xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "/home/fred/Projects/fpga_projects/vga_controller/top_module.xst" -ofn "/home/fred/Projects/fpga_projects/vga_controller/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top_module.ucf -p xc3s100e-cp132-5 top_module.ngc top_module.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -t 1 top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
