[["A microprogrammed interpreter for concurrent Euclid.", ["K. Lall", "J. William Atwood"], "https://doi.org/10.1145/75362.75396", 10], ["Functional languages in microcode compilers.", ["Stephen J. Allan"], "https://doi.org/10.1145/75362.75397", 10], ["Design and performance measurements of a parallel machine for the unification algorithm.", ["Fadi N. Sibai", "Karan L. Watson", "Mi Lu"], "https://doi.org/10.1145/75362.75398", 10], ["A direct execution architecture for Prolog?", ["M. Brady"], "https://doi.org/10.1145/75362.75399", 4], ["Cost-effective design of application specific VLIW processors using the SCARCE framework.", ["Hans Mulder", "R. J. Portier"], "https://doi.org/10.1145/75362.75400", 8], ["\"Combining\" as a compilation technique for VLIW architectures.", ["Toshio Nakatani", "Kemal Ebcioglu"], "https://doi.org/10.1145/75362.75401", 13], ["Microprogramming instruction systolic arrays.", ["Patrick M. Lenders", "Heiko Schroder", "Peter E. Strazdins"], "https://doi.org/10.1145/75362.75402", 14], ["Design methodology and microdiagnostics development for a self-checking microprocessor.", ["Rubin A. Parekhji", "N. K. Nanda"], "https://doi.org/10.1145/75362.75403", 13], ["Extended microcode error checking on a pipelined machine.", ["L. A. Kovacs", "S. F. Gilli"], "https://doi.org/10.1145/75362.75404", 5], ["On inherent untestability of unaugmented microprogrammed control.", ["Yashwant K. Malaiya"], "https://doi.org/10.1145/75362.75405", 9], ["Abstract computing machines.", ["Giacomo R. Sechi"], "https://doi.org/10.1145/75362.75406", 15], ["Peephole optimization as a targeting and coupling tool.", ["Vicki H. Allan"], "https://doi.org/10.1145/75362.75407", 10], ["Information structures in language directed architectures.", ["Raj S. Katti", "L. Manwaring"], "https://doi.org/10.1145/75362.75408", 5], ["DOAS: an object oriented architecture supporting secure languages.", ["A. J. van de Goor", "Henk Corporaal"], "https://doi.org/10.1145/75362.75409", 8], ["A loop optimization technique based on scheduling table.", ["D. Liu", "Wolfgang K. Giloi"], "https://doi.org/10.1145/75362.75410", 6], ["On optimal loop parallelization.", ["Franco Gasperoni", "Uwe Schwiegelshohn", "Kemal Ebcioglu"], "https://doi.org/10.1145/75362.75411", 7], ["A microprogramming teaching environment using the Macintosh computer.", ["E. Sanchez"], "https://doi.org/10.1145/75362.75412", 8], ["A VLSI based microprogramming evaluation system to support an instructional laboratory.", ["A. Parker", "James O. Hamblen"], "https://doi.org/10.1145/75362.75413", 4], ["Definition of elementary arithmetic operations by using ACM.", ["Sergio DAngelo", "Giacomo R. Sechi"], "https://doi.org/10.1145/75362.75414", 3], ["Incremental foresighted local compaction.", ["Pantung Wijaya", "Vicki H. Allan"], "https://doi.org/10.1145/75362.75415", 9], ["All example of using pseudofields to eliminate version shuffling in horizontal code compaction.", ["J. L. Linn", "C. D. Ardoin"], "https://doi.org/10.1145/75362.75416", 9], ["Multiple operation memory structures.", ["M. C. Ertem"], "https://doi.org/10.1145/75362.75417", 7], ["Forward semantic: a compiler-assisted instruction fetch method for heavily pipelined processors.", ["P.-H. Chang", "Wen-mei W. Hwu"], "https://doi.org/10.1145/75362.75418", 11], ["On reordering instruction streams for pipelined computers.", ["Jong-Jiann Shieh", "Christos A. Papachristou"], "https://doi.org/10.1145/75362.75419", 8], ["A functional model of clocked microarchitectures.", ["Colin C. Charlton", "D. Jackson", "Paul H. Leng"], "https://doi.org/10.1145/75362.75420", 6], ["Microarchitecture choices (implementation of the VAX).", ["Yale N. Patt"], "https://doi.org/10.1145/75362.75421", 4], ["MIES: a microarchitecture design tool.", ["John A. Nestor", "Bassel Soudan", "Zubair Mayet"], "https://doi.org/10.1145/75362.75422", 6], ["A flexible VLSI core for an adaptable architecture.", ["Hans Mulder", "P. Stravers"], "https://doi.org/10.1145/75362.75423", 9], ["A model for microarchitecture structure evaluation.", ["Edil S. Tavares Fernandes"], "https://doi.org/10.1145/75362.75424", 5], ["ASIC microprocessors.", ["Michael J. Flynn", "Robert I. Winner"], "https://doi.org/10.1145/75362.75425", 7], ["A computing unit for FFP function evaluation in support of correctness proofs.", ["Monica Alderighi", "Giacomo R. Sechi", "Roberto Vaccaro", "Lorenzo Verdoscia"], "https://doi.org/10.1145/75362.75426", 10]]