$date
	Sat Oct 22 23:12:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#593353
b1010 !
1"
#593354
b1010 &
b1010 %
1$
#593355
0"
#593358
b101 &
b101 %
#593362
b10000 &
b10000 %
#593366
b1000 &
b1000 %
#593370
b100 &
b100 %
#593374
b10 &
b10 %
#593378
b1 &
b1 %
1#
#593382
b0 &
0#
b0 %
0$
#1619895
b1110 !
1"
#1619898
b1110 &
b1110 %
1$
#1619899
0"
#1619902
b111 &
b111 %
#1619906
b10110 &
b10110 %
#1619910
b1011 &
b1011 %
#1619914
b100010 &
b100010 %
#1619918
b10001 &
b10001 %
#1619922
b110100 &
b110100 %
#1619926
b11010 &
b11010 %
#1619930
b1101 &
b1101 %
#1619934
b101000 &
b101000 %
#1619938
b10100 &
b10100 %
#1619942
b1010 &
b1010 %
#1619946
b101 &
b101 %
#1619950
b10000 &
b10000 %
#1619954
b1000 &
b1000 %
#1619958
b100 &
b100 %
#1619962
b10 &
b10 %
#1619966
b1 &
1#
b1 %
#1619970
b0 &
b0 %
0#
0$
#2577273
b10100 !
1"
#2577274
b10100 &
b10100 %
1$
#2577275
0"
#2577278
b1010 &
b1010 %
#2577282
b101 &
b101 %
#2577286
b10000 &
b10000 %
#2577290
b1000 &
b1000 %
#2577294
b100 &
b100 %
#2577298
b10 &
b10 %
#2577302
b1 &
1#
b1 %
#2577306
b0 &
b0 %
0#
0$
#4500012
