# RISC_V_Chip
This repository is created to make notes, upload files and maybe for task submissions during the RISC V Tapeout Program with IITG/VSD

# WEEK 0
This comprised of 3 steps: 
1. Getting started with Digital VLSI SOC Design and Planning (Video Session).
2. Tools Installations.
3. Github repo submission.

All these steps are completed.
