
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003587                       # Number of seconds simulated
sim_ticks                                  3586792557                       # Number of ticks simulated
final_tick                               533158136811                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 340075                       # Simulator instruction rate (inst/s)
host_op_rate                                   440284                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 307880                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918424                       # Number of bytes of host memory used
host_seconds                                 11649.95                       # Real time elapsed on the host
sim_insts                                  3961861852                       # Number of instructions simulated
sim_ops                                    5129288876                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       343680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       267776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       184448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       135168                       # Number of bytes read from this memory
system.physmem.bytes_read::total               952320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       256000                       # Number of bytes written to this memory
system.physmem.bytes_written::total            256000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2092                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1441                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1056                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7440                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2000                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2000                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1570205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     95818198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1463146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     74656116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1427459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51424217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1463146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     37684923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               265507409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1570205                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1463146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1427459                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1463146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5923956                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          71372960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               71372960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          71372960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1570205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     95818198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1463146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     74656116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1427459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51424217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1463146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     37684923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              336880369                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8601422                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084994                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532104                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206482                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1248072                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193416                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299364                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8881                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3317582                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16792248                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084994                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492780                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597515                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037670                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        722494                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632369                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92288                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8465661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.434081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4868146     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355575      4.20%     61.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336013      3.97%     65.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315832      3.73%     69.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260882      3.08%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189582      2.24%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134108      1.58%     76.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209260      2.47%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796263     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8465661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358661                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.952264                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473146                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       688651                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437778                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41874                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824209                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496795                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19964103                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10481                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824209                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3656133                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         337551                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        69001                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290026                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288738                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19368928                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           60                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        157214                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81188                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26857306                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90225136                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90225136                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10062134                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3554                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1830                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           703714                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897418                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23660                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413781                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18047831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3441                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14607693                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23632                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5715508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17460641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          188                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8465661                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.725523                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841701                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2986628     35.28%     35.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712304     20.23%     55.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353275     15.99%     71.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815498      9.63%     81.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836454      9.88%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380165      4.49%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243658      2.88%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67676      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70003      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8465661                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63982     58.20%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21496     19.55%     77.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24455     22.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12014834     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200701      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542513     10.56%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848051      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14607693                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.698288                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109934                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007526                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37814612                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23767007                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235999                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14717627                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45926                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665056                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          441                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232187                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824209                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         250530                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13968                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18051273                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897418                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014157                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1818                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1399                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116690                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238557                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366682                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465550                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241010                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300305                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018134                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834755                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.670268                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246587                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235999                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202524                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24900799                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.655075                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369567                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5812870                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205580                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7641452                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.601684                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116325                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3051870     39.94%     39.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049774     26.82%     66.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849649     11.12%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430087      5.63%     83.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450595      5.90%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226289      2.96%     92.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155108      2.03%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89255      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338825      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7641452                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338825                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25354532                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36928871                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 135761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860142                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860142                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.162598                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.162598                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64939913                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19480055                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18728714                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8601422                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3073192                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2676018                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201610                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1538512                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1484634                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216950                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6210                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3745008                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17058493                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3073192                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1701584                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3617196                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         936880                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        377724                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1841330                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8473948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.323373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4856752     57.31%     57.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          644596      7.61%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320493      3.78%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          238419      2.81%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          195733      2.31%     73.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          169445      2.00%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58963      0.70%     76.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213009      2.51%     79.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1776538     20.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8473948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357289                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.983218                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3878411                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       351917                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3494919                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17733                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        730964                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341482                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3072                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19095878                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4674                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        730964                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4040510                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         153940                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43139                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3349050                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       156341                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18496400                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77682                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        65267                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24531806                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84259617                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84259617                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16142849                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8388905                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2323                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1235                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           397307                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2810322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       647340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8117                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       206313                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17411356                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2330                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14852094                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19644                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4988036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13624523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8473948                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.752677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.859529                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3014103     35.57%     35.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1812672     21.39%     56.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       918933     10.84%     67.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1070810     12.64%     80.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       805062      9.50%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513700      6.06%     96.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       221550      2.61%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65866      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51252      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8473948                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63552     73.30%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13239     15.27%     88.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9907     11.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11670413     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119245      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2524049     16.99%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       537299      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14852094                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.726702                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86698                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005837                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38284476                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22401831                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14343827                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14938792                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24218                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       780737                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168951                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        730964                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          86197                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7916                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17413686                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2810322                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       647340                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1222                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           47                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          113                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102116                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118518                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220634                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14533892                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2416267                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318200                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2939623                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2177265                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            523356                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689708                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14370221                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14343827                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8644636                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21361481                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.667611                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404683                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10807837                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12302890                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5110902                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2221                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199715                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7742984                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.588908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.295896                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3592885     46.40%     46.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1662985     21.48%     67.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       900091     11.62%     79.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       330374      4.27%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       283426      3.66%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126255      1.63%     89.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305228      3.94%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81666      1.05%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       460074      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7742984                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10807837                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12302890                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2507970                       # Number of memory references committed
system.switch_cpus1.commit.loads              2029581                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1923093                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10747466                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168223                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       460074                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24696598                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35559545                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 127474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10807837                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12302890                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10807837                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.795850                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.795850                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.256517                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.256517                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67263318                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18846219                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19665159                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2218                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8601422                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3230664                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2632910                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214300                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1337564                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1256199                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345674                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9621                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3329505                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17651103                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3230664                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1601873                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3697790                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1153496                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        506812                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1633913                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        92667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8470297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.581157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.371979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4772507     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257185      3.04%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          269100      3.18%     62.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424887      5.02%     67.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          200709      2.37%     69.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          284296      3.36%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          191756      2.26%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          140587      1.66%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1929270     22.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8470297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375597                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.052115                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3505975                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       461221                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3538167                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29667                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        935266                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       547424                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          926                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21085400                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3621                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        935266                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3682279                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         104350                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       129411                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3389778                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       229205                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20325566                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        132672                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67489                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28459148                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94770461                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94770461                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17360892                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11098187                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3493                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1782                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           599087                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1891788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       977323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10434                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       324062                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19050181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3507                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15134411                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27874                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6563846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20258379                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8470297                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786763                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.931017                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2940078     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1834300     21.66%     56.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1201174     14.18%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       805436      9.51%     80.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       741158      8.75%     88.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       412494      4.87%     93.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374283      4.42%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        82337      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        79037      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8470297                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         113604     78.03%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16041     11.02%     89.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15954     10.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12629831     83.45%     83.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201108      1.33%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1502755      9.93%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       799009      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15134411                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759524                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             145599                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009620                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38912590                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25617645                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14700131                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15280010                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21043                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       755335                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       257841                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        935266                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          63118                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13018                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19053691                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49906                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1891788                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       977323                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1773                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          115                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249555                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14859353                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1401556                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       275056                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2171694                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2111485                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            770138                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727546                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14711316                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14700131                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9648015                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27433419                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.709035                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351688                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10117161                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12456992                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6596713                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216332                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7535031                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653210                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173665                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2886374     38.31%     38.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2131297     28.29%     66.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       849195     11.27%     77.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       425755      5.65%     83.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       391538      5.20%     88.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       179252      2.38%     91.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       193100      2.56%     93.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99132      1.32%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       379388      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7535031                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10117161                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12456992                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1855932                       # Number of memory references committed
system.switch_cpus2.commit.loads              1136450                       # Number of loads committed
system.switch_cpus2.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1798671                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11222018                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256868                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       379388                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26209179                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39043744                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 131125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10117161                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12456992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10117161                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850181                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850181                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.176220                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.176220                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66721818                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20384714                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19413695                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8601422                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3186240                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2595226                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215355                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1312028                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1244253                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          336685                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9551                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3340615                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17384157                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3186240                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1580938                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3856440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1106801                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        475068                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1637040                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87669                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8561618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.511765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.324231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4705178     54.96%     54.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          399334      4.66%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          398840      4.66%     64.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          497177      5.81%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          153595      1.79%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          193962      2.27%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163286      1.91%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          149646      1.75%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1900600     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8561618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370432                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.021079                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3503350                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       447668                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3686842                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34572                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        889179                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       539754                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          307                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20729696                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1811                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        889179                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3661418                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          52164                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       212268                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3561088                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       185494                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20019622                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        115170                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49924                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28103407                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93284235                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93284235                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17473887                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10629494                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3730                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1989                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           508729                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1853493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       961712                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8890                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       316481                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18821514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15164917                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31185                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6261216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18921581                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          194                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8561618                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771268                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.908429                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3032170     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1776617     20.75%     56.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1200782     14.03%     70.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       830825      9.70%     79.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       819302      9.57%     89.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397060      4.64%     94.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       373443      4.36%     98.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60257      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        71162      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8561618                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96063     75.81%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15621     12.33%     88.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15035     11.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12674425     83.58%     83.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189731      1.25%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1733      0.01%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1502214      9.91%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       796814      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15164917                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.763071                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126719                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008356                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39049354                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25086595                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14742737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15291636                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18920                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       712929                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       237631                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        889179                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28753                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4591                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18825258                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        41185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1853493                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       961712                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1972                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          129                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251835                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14904780                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1402549                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       260135                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2173381                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2129254                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            770832                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.732827                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14760057                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14742737                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9572946                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27010969                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.713988                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354410                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10164280                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12529479                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6295827                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3546                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216949                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7672439                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.633050                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.161931                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3013913     39.28%     39.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2098123     27.35%     66.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       853318     11.12%     77.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       463629      6.04%     83.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       407438      5.31%     89.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       166753      2.17%     91.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       187015      2.44%     93.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109774      1.43%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       372476      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7672439                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10164280                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12529479                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1864645                       # Number of memory references committed
system.switch_cpus3.commit.loads              1140564                       # Number of loads committed
system.switch_cpus3.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1818289                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11278964                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258950                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       372476                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26125087                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38540621                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  39804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10164280                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12529479                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10164280                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.846240                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.846240                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.181698                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.181698                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66904701                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20489605                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19146879                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3540                       # number of misc regfile writes
system.l2.replacements                           7445                       # number of replacements
system.l2.tagsinuse                       8188.120368                       # Cycle average of tags in use
system.l2.total_refs                           495140                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15632                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.674770                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            70.669559                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     30.900438                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1224.231843                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.220033                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    991.674410                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     27.255344                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    658.111713                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     28.596932                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    491.196882                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1649.968404                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1243.795843                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            936.082608                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            807.416358                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008627                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003772                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.149442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003445                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.121054                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003327                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.080336                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003491                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.059961                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.201412                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.151831                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.114268                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.098562                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999526                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7688                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3588                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3058                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2900                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17242                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3973                       # number of Writeback hits
system.l2.Writeback_hits::total                  3973                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   165                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3612                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3110                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2942                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17407                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7735                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3612                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3110                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2942                       # number of overall hits
system.l2.overall_hits::total                   17407                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2685                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2092                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1441                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1056                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7440                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2685                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2092                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1441                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1056                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7440                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2685                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2092                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1441                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1056                       # number of overall misses
system.l2.overall_misses::total                  7440                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1934785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    132170472                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1821053                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     95244080                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1811242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     67418238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1939023                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     48401722                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       350740615                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1934785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    132170472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1821053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     95244080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1811242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     67418238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1939023                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     48401722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        350740615                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1934785                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    132170472                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1821053                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     95244080                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1811242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     67418238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1939023                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     48401722                       # number of overall miss cycles
system.l2.overall_miss_latency::total       350740615                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10373                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5680                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4499                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24682                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3973                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3973                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               165                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10420                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5704                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4551                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3998                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24847                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10420                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5704                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4551                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3998                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24847                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.258845                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.368310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.320293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.266936                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.301434                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.257678                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.366760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.316634                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.264132                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.299433                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.257678                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.366760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.316634                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.264132                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.299433                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43972.386364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49225.501676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44415.926829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45527.762906                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45281.050000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46785.730743                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47293.243902                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45834.964015                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47142.555780                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43972.386364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49225.501676                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44415.926829                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45527.762906                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45281.050000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46785.730743                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47293.243902                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45834.964015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47142.555780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43972.386364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49225.501676                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44415.926829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45527.762906                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45281.050000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46785.730743                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47293.243902                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45834.964015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47142.555780                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2000                       # number of writebacks
system.l2.writebacks::total                      2000                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2685                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2092                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1441                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1056                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7440                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7440                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1686287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    116833042                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1589984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     83123661                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1586037                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     59074297                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1704595                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     42300161                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    307898064                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1686287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    116833042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1589984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     83123661                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1586037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     59074297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1704595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     42300161                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    307898064                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1686287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    116833042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1589984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     83123661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1586037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     59074297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1704595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     42300161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    307898064                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258845                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.368310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.320293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.266936                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.301434                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.257678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.366760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.316634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.264132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.299433                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.257678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.366760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.316634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.264132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.299433                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38324.704545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43513.237244                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38780.097561                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39734.063576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39650.925000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40995.348369                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41575.487805                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40056.970644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41384.148387                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38324.704545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43513.237244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38780.097561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39734.063576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39650.925000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40995.348369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41575.487805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40056.970644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41384.148387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38324.704545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43513.237244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38780.097561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39734.063576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39650.925000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40995.348369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41575.487805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40056.970644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41384.148387                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.981744                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641001                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709284.984642                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.420318                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.561427                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064776                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861477                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926253                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632307                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632307                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632307                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632307                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632307                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632307                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3208623                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3208623                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3208623                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3208623                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3208623                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3208623                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632369                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632369                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632369                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632369                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632369                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632369                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51751.983871                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51751.983871                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51751.983871                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51751.983871                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51751.983871                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51751.983871                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2327728                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2327728                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2327728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2327728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2327728                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2327728                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51727.288889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51727.288889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51727.288889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51727.288889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51727.288889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51727.288889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10420                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373673                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10676                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16333.240259                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.228339                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.771661                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899329                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100671                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128919                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128919                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778496                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778496                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1729                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1729                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907415                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907415                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907415                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907415                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37116                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37116                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          149                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37265                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37265                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37265                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37265                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1207551703                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1207551703                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4286695                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4286695                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1211838398                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1211838398                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1211838398                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1211838398                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031831                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031831                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000191                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000191                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019163                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019163                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019163                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019163                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32534.532358                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32534.532358                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28769.765101                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28769.765101                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32519.479351                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32519.479351                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32519.479351                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32519.479351                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1300                       # number of writebacks
system.cpu0.dcache.writebacks::total             1300                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26743                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26743                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          102                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26845                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26845                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26845                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26845                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10373                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10373                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10420                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10420                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    213123910                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    213123910                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       935917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       935917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    214059827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    214059827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    214059827                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    214059827                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005358                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005358                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005358                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20546.024294                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20546.024294                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19913.127660                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19913.127660                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20543.169578                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20543.169578                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20543.169578                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20543.169578                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               555.938834                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913282586                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1622171.555950                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.235817                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.703016                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064480                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.826447                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.890928                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1841277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1841277                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1841277                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1841277                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1841277                       # number of overall hits
system.cpu1.icache.overall_hits::total        1841277                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2649674                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2649674                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2649674                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2649674                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2649674                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2649674                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1841330                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1841330                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1841330                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1841330                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1841330                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1841330                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49993.849057                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49993.849057                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49993.849057                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49993.849057                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49993.849057                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49993.849057                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2351584                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2351584                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2351584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2351584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2351584                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2351584                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52257.422222                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52257.422222                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52257.422222                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52257.422222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52257.422222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52257.422222                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5704                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206884071                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5960                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34712.092450                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.134850                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.865150                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.805214                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.194786                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2197263                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2197263                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476032                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476032                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1201                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1201                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1109                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1109                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2673295                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2673295                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2673295                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2673295                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18785                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18785                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18857                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18857                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18857                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18857                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    746140463                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    746140463                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2906538                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2906538                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    749047001                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    749047001                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    749047001                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    749047001                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2216048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2216048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476104                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476104                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2692152                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2692152                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2692152                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2692152                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008477                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008477                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007004                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007004                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007004                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007004                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39720.014001                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39720.014001                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40368.583333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40368.583333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39722.490375                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39722.490375                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39722.490375                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39722.490375                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          853                       # number of writebacks
system.cpu1.dcache.writebacks::total              853                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13105                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13105                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13153                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13153                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5680                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5704                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    132445030                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    132445030                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       717083                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       717083                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    133162113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    133162113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    133162113                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    133162113                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002119                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002119                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23317.786972                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23317.786972                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 29878.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 29878.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23345.391480                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23345.391480                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23345.391480                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23345.391480                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.512378                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004682426                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1993417.511905                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.512378                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061719                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.802103                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1633863                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1633863                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1633863                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1633863                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1633863                       # number of overall hits
system.cpu2.icache.overall_hits::total        1633863                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2619388                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2619388                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2619388                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2619388                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2619388                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2619388                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1633913                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1633913                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1633913                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1633913                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1633913                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1633913                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52387.760000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52387.760000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52387.760000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52387.760000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52387.760000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52387.760000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2095970                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2095970                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2095970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2095970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2095970                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2095970                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49904.047619                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49904.047619                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49904.047619                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49904.047619                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49904.047619                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49904.047619                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4551                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153823410                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4807                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31999.877262                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.336617                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.663383                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884127                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115873                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097714                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097714                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       715833                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        715833                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1735                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1734                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1813547                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1813547                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1813547                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1813547                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11411                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11411                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11576                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11576                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11576                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11576                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    420371520                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    420371520                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5813792                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5813792                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    426185312                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    426185312                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    426185312                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    426185312                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1109125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1109125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       715998                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       715998                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1825123                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1825123                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1825123                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1825123                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010288                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010288                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000230                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006343                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006343                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006343                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006343                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 36839.148190                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 36839.148190                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35235.103030                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35235.103030                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 36816.284727                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36816.284727                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 36816.284727                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36816.284727                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          955                       # number of writebacks
system.cpu2.dcache.writebacks::total              955                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6912                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6912                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7025                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7025                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7025                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7025                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4499                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4499                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4551                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4551                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     99732634                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     99732634                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1294413                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1294413                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    101027047                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    101027047                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    101027047                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    101027047                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002494                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002494                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002494                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002494                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22167.733719                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22167.733719                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24892.557692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24892.557692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22198.867721                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22198.867721                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22198.867721                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22198.867721                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.579352                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007969733                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1976411.241176                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.579352                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063428                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813428                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1636985                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1636985                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1636985                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1636985                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1636985                       # number of overall hits
system.cpu3.icache.overall_hits::total        1636985                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2833390                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2833390                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2833390                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2833390                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2833390                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2833390                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1637040                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1637040                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1637040                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1637040                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1637040                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1637040                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51516.181818                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51516.181818                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51516.181818                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51516.181818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51516.181818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51516.181818                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2232453                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2232453                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2232453                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2232453                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2232453                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2232453                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 53153.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53153.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 53153.642857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53153.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 53153.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53153.642857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3998                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148896711                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4254                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35001.577574                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.495112                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.504888                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.873028                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.126972                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1099040                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1099040                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720250                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720250                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1912                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1770                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1770                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1819290                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1819290                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1819290                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1819290                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7938                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7938                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          174                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8112                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8112                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8112                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8112                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    244024825                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    244024825                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6652534                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6652534                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    250677359                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    250677359                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    250677359                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    250677359                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1106978                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1106978                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720424                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720424                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1770                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1770                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1827402                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1827402                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1827402                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1827402                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007171                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007171                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000242                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000242                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004439                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004439                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004439                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004439                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30741.348576                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30741.348576                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 38232.954023                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 38232.954023                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 30902.041297                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30902.041297                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 30902.041297                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30902.041297                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          865                       # number of writebacks
system.cpu3.dcache.writebacks::total              865                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3982                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3982                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          132                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4114                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4114                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4114                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4114                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3956                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3956                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3998                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3998                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3998                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3998                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     81439334                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     81439334                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1227548                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1227548                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     82666882                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     82666882                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     82666882                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     82666882                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003574                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003574                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002188                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002188                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002188                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002188                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20586.282609                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20586.282609                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 29227.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 29227.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 20677.059030                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20677.059030                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 20677.059030                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20677.059030                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
