edge_buffer.v,verilog,xil_defaultlib,../../../../digit_reco11.srcs/sources_1/ip/edge_buffer/sim/edge_buffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
