#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56340c15bdc0 .scope module, "datapath_tb" "datapath_tb" 2 2;
 .timescale -9 -12;
v0x56340c18ac90_0 .var "clk", 0 0;
v0x56340c18ad80_0 .net "pc", 31 0, v0x56340c18a6e0_0;  1 drivers
v0x56340c18ae90_0 .var "rst", 0 0;
S_0x56340c15bf40 .scope module, "uut" "datapath" 2 9, 3 1 0, S_0x56340c15bdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "pc"
L_0x7ff8e55ad018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56340c18a210_0 .net/2u *"_s0", 31 0, L_0x7ff8e55ad018;  1 drivers
o0x7ff8e55f6078 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x56340c18a310_0 .net "alu_control", 2 0, o0x7ff8e55f6078;  0 drivers
v0x56340c18a3d0_0 .net "alu_result", 31 0, v0x56340c185900_0;  1 drivers
v0x56340c18a4d0_0 .net "clk", 0 0, v0x56340c18ac90_0;  1 drivers
v0x56340c18a5a0_0 .net "instruction", 31 0, v0x56340c186690_0;  1 drivers
v0x56340c18a640_0 .net "next_pc", 31 0, L_0x56340c19afa0;  1 drivers
v0x56340c18a6e0_0 .var "pc", 31 0;
v0x56340c18a7b0_0 .net "read_data1", 31 0, v0x56340c189670_0;  1 drivers
v0x56340c18a8a0_0 .net "read_data2", 31 0, v0x56340c189730_0;  1 drivers
o0x7ff8e55f9378 .functor BUFZ 1, C4<z>; HiZ drive
v0x56340c18a960_0 .net "reg_write", 0 0, o0x7ff8e55f9378;  0 drivers
v0x56340c18aa00_0 .net "rst", 0 0, v0x56340c18ae90_0;  1 drivers
o0x7ff8e55f99a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56340c18aaa0_0 .net "write_data", 31 0, o0x7ff8e55f99a8;  0 drivers
o0x7ff8e55f99d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x56340c18ab60_0 .net "write_reg", 4 0, o0x7ff8e55f99d8;  0 drivers
E_0x56340c160780 .event posedge, v0x56340c18aa00_0, v0x56340c1895b0_0;
L_0x56340c19afa0 .arith/sum 32, v0x56340c18a6e0_0, L_0x7ff8e55ad018;
L_0x56340c19b130 .part v0x56340c186690_0, 21, 5;
L_0x56340c19b220 .part v0x56340c186690_0, 16, 5;
S_0x56340c125050 .scope module, "alu_unit" "alu" 3 38, 4 1 0, S_0x56340c15bf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "alu_control"
    .port_info 3 /OUTPUT 32 "alu_result"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7ff8e55ad060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56340c125220_0 .net/2u *"_s0", 31 0, L_0x7ff8e55ad060;  1 drivers
v0x56340c185760_0 .net "a", 31 0, v0x56340c189670_0;  alias, 1 drivers
v0x56340c185840_0 .net "alu_control", 2 0, o0x7ff8e55f6078;  alias, 0 drivers
v0x56340c185900_0 .var "alu_result", 31 0;
v0x56340c1859e0_0 .net "b", 31 0, v0x56340c189730_0;  alias, 1 drivers
v0x56340c185b10_0 .net "zero", 0 0, L_0x56340c19b2f0;  1 drivers
E_0x56340c160ba0 .event edge, v0x56340c185840_0, v0x56340c185760_0, v0x56340c1859e0_0;
L_0x56340c19b2f0 .cmp/eq 32, v0x56340c185900_0, L_0x7ff8e55ad060;
S_0x56340c185c70 .scope module, "imem" "instruction_memory" 3 20, 5 1 0, S_0x56340c15bf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "instruction"
v0x56340c186690_0 .var "instruction", 31 0;
v0x56340c186790 .array "memory", 255 0, 31 0;
v0x56340c189060_0 .net "pc", 31 0, v0x56340c18a6e0_0;  alias, 1 drivers
v0x56340c186790_0 .array/port v0x56340c186790, 0;
v0x56340c186790_1 .array/port v0x56340c186790, 1;
v0x56340c186790_2 .array/port v0x56340c186790, 2;
E_0x56340c160da0/0 .event edge, v0x56340c189060_0, v0x56340c186790_0, v0x56340c186790_1, v0x56340c186790_2;
v0x56340c186790_3 .array/port v0x56340c186790, 3;
v0x56340c186790_4 .array/port v0x56340c186790, 4;
v0x56340c186790_5 .array/port v0x56340c186790, 5;
v0x56340c186790_6 .array/port v0x56340c186790, 6;
E_0x56340c160da0/1 .event edge, v0x56340c186790_3, v0x56340c186790_4, v0x56340c186790_5, v0x56340c186790_6;
v0x56340c186790_7 .array/port v0x56340c186790, 7;
v0x56340c186790_8 .array/port v0x56340c186790, 8;
v0x56340c186790_9 .array/port v0x56340c186790, 9;
v0x56340c186790_10 .array/port v0x56340c186790, 10;
E_0x56340c160da0/2 .event edge, v0x56340c186790_7, v0x56340c186790_8, v0x56340c186790_9, v0x56340c186790_10;
v0x56340c186790_11 .array/port v0x56340c186790, 11;
v0x56340c186790_12 .array/port v0x56340c186790, 12;
v0x56340c186790_13 .array/port v0x56340c186790, 13;
v0x56340c186790_14 .array/port v0x56340c186790, 14;
E_0x56340c160da0/3 .event edge, v0x56340c186790_11, v0x56340c186790_12, v0x56340c186790_13, v0x56340c186790_14;
v0x56340c186790_15 .array/port v0x56340c186790, 15;
v0x56340c186790_16 .array/port v0x56340c186790, 16;
v0x56340c186790_17 .array/port v0x56340c186790, 17;
v0x56340c186790_18 .array/port v0x56340c186790, 18;
E_0x56340c160da0/4 .event edge, v0x56340c186790_15, v0x56340c186790_16, v0x56340c186790_17, v0x56340c186790_18;
v0x56340c186790_19 .array/port v0x56340c186790, 19;
v0x56340c186790_20 .array/port v0x56340c186790, 20;
v0x56340c186790_21 .array/port v0x56340c186790, 21;
v0x56340c186790_22 .array/port v0x56340c186790, 22;
E_0x56340c160da0/5 .event edge, v0x56340c186790_19, v0x56340c186790_20, v0x56340c186790_21, v0x56340c186790_22;
v0x56340c186790_23 .array/port v0x56340c186790, 23;
v0x56340c186790_24 .array/port v0x56340c186790, 24;
v0x56340c186790_25 .array/port v0x56340c186790, 25;
v0x56340c186790_26 .array/port v0x56340c186790, 26;
E_0x56340c160da0/6 .event edge, v0x56340c186790_23, v0x56340c186790_24, v0x56340c186790_25, v0x56340c186790_26;
v0x56340c186790_27 .array/port v0x56340c186790, 27;
v0x56340c186790_28 .array/port v0x56340c186790, 28;
v0x56340c186790_29 .array/port v0x56340c186790, 29;
v0x56340c186790_30 .array/port v0x56340c186790, 30;
E_0x56340c160da0/7 .event edge, v0x56340c186790_27, v0x56340c186790_28, v0x56340c186790_29, v0x56340c186790_30;
v0x56340c186790_31 .array/port v0x56340c186790, 31;
v0x56340c186790_32 .array/port v0x56340c186790, 32;
v0x56340c186790_33 .array/port v0x56340c186790, 33;
v0x56340c186790_34 .array/port v0x56340c186790, 34;
E_0x56340c160da0/8 .event edge, v0x56340c186790_31, v0x56340c186790_32, v0x56340c186790_33, v0x56340c186790_34;
v0x56340c186790_35 .array/port v0x56340c186790, 35;
v0x56340c186790_36 .array/port v0x56340c186790, 36;
v0x56340c186790_37 .array/port v0x56340c186790, 37;
v0x56340c186790_38 .array/port v0x56340c186790, 38;
E_0x56340c160da0/9 .event edge, v0x56340c186790_35, v0x56340c186790_36, v0x56340c186790_37, v0x56340c186790_38;
v0x56340c186790_39 .array/port v0x56340c186790, 39;
v0x56340c186790_40 .array/port v0x56340c186790, 40;
v0x56340c186790_41 .array/port v0x56340c186790, 41;
v0x56340c186790_42 .array/port v0x56340c186790, 42;
E_0x56340c160da0/10 .event edge, v0x56340c186790_39, v0x56340c186790_40, v0x56340c186790_41, v0x56340c186790_42;
v0x56340c186790_43 .array/port v0x56340c186790, 43;
v0x56340c186790_44 .array/port v0x56340c186790, 44;
v0x56340c186790_45 .array/port v0x56340c186790, 45;
v0x56340c186790_46 .array/port v0x56340c186790, 46;
E_0x56340c160da0/11 .event edge, v0x56340c186790_43, v0x56340c186790_44, v0x56340c186790_45, v0x56340c186790_46;
v0x56340c186790_47 .array/port v0x56340c186790, 47;
v0x56340c186790_48 .array/port v0x56340c186790, 48;
v0x56340c186790_49 .array/port v0x56340c186790, 49;
v0x56340c186790_50 .array/port v0x56340c186790, 50;
E_0x56340c160da0/12 .event edge, v0x56340c186790_47, v0x56340c186790_48, v0x56340c186790_49, v0x56340c186790_50;
v0x56340c186790_51 .array/port v0x56340c186790, 51;
v0x56340c186790_52 .array/port v0x56340c186790, 52;
v0x56340c186790_53 .array/port v0x56340c186790, 53;
v0x56340c186790_54 .array/port v0x56340c186790, 54;
E_0x56340c160da0/13 .event edge, v0x56340c186790_51, v0x56340c186790_52, v0x56340c186790_53, v0x56340c186790_54;
v0x56340c186790_55 .array/port v0x56340c186790, 55;
v0x56340c186790_56 .array/port v0x56340c186790, 56;
v0x56340c186790_57 .array/port v0x56340c186790, 57;
v0x56340c186790_58 .array/port v0x56340c186790, 58;
E_0x56340c160da0/14 .event edge, v0x56340c186790_55, v0x56340c186790_56, v0x56340c186790_57, v0x56340c186790_58;
v0x56340c186790_59 .array/port v0x56340c186790, 59;
v0x56340c186790_60 .array/port v0x56340c186790, 60;
v0x56340c186790_61 .array/port v0x56340c186790, 61;
v0x56340c186790_62 .array/port v0x56340c186790, 62;
E_0x56340c160da0/15 .event edge, v0x56340c186790_59, v0x56340c186790_60, v0x56340c186790_61, v0x56340c186790_62;
v0x56340c186790_63 .array/port v0x56340c186790, 63;
v0x56340c186790_64 .array/port v0x56340c186790, 64;
v0x56340c186790_65 .array/port v0x56340c186790, 65;
v0x56340c186790_66 .array/port v0x56340c186790, 66;
E_0x56340c160da0/16 .event edge, v0x56340c186790_63, v0x56340c186790_64, v0x56340c186790_65, v0x56340c186790_66;
v0x56340c186790_67 .array/port v0x56340c186790, 67;
v0x56340c186790_68 .array/port v0x56340c186790, 68;
v0x56340c186790_69 .array/port v0x56340c186790, 69;
v0x56340c186790_70 .array/port v0x56340c186790, 70;
E_0x56340c160da0/17 .event edge, v0x56340c186790_67, v0x56340c186790_68, v0x56340c186790_69, v0x56340c186790_70;
v0x56340c186790_71 .array/port v0x56340c186790, 71;
v0x56340c186790_72 .array/port v0x56340c186790, 72;
v0x56340c186790_73 .array/port v0x56340c186790, 73;
v0x56340c186790_74 .array/port v0x56340c186790, 74;
E_0x56340c160da0/18 .event edge, v0x56340c186790_71, v0x56340c186790_72, v0x56340c186790_73, v0x56340c186790_74;
v0x56340c186790_75 .array/port v0x56340c186790, 75;
v0x56340c186790_76 .array/port v0x56340c186790, 76;
v0x56340c186790_77 .array/port v0x56340c186790, 77;
v0x56340c186790_78 .array/port v0x56340c186790, 78;
E_0x56340c160da0/19 .event edge, v0x56340c186790_75, v0x56340c186790_76, v0x56340c186790_77, v0x56340c186790_78;
v0x56340c186790_79 .array/port v0x56340c186790, 79;
v0x56340c186790_80 .array/port v0x56340c186790, 80;
v0x56340c186790_81 .array/port v0x56340c186790, 81;
v0x56340c186790_82 .array/port v0x56340c186790, 82;
E_0x56340c160da0/20 .event edge, v0x56340c186790_79, v0x56340c186790_80, v0x56340c186790_81, v0x56340c186790_82;
v0x56340c186790_83 .array/port v0x56340c186790, 83;
v0x56340c186790_84 .array/port v0x56340c186790, 84;
v0x56340c186790_85 .array/port v0x56340c186790, 85;
v0x56340c186790_86 .array/port v0x56340c186790, 86;
E_0x56340c160da0/21 .event edge, v0x56340c186790_83, v0x56340c186790_84, v0x56340c186790_85, v0x56340c186790_86;
v0x56340c186790_87 .array/port v0x56340c186790, 87;
v0x56340c186790_88 .array/port v0x56340c186790, 88;
v0x56340c186790_89 .array/port v0x56340c186790, 89;
v0x56340c186790_90 .array/port v0x56340c186790, 90;
E_0x56340c160da0/22 .event edge, v0x56340c186790_87, v0x56340c186790_88, v0x56340c186790_89, v0x56340c186790_90;
v0x56340c186790_91 .array/port v0x56340c186790, 91;
v0x56340c186790_92 .array/port v0x56340c186790, 92;
v0x56340c186790_93 .array/port v0x56340c186790, 93;
v0x56340c186790_94 .array/port v0x56340c186790, 94;
E_0x56340c160da0/23 .event edge, v0x56340c186790_91, v0x56340c186790_92, v0x56340c186790_93, v0x56340c186790_94;
v0x56340c186790_95 .array/port v0x56340c186790, 95;
v0x56340c186790_96 .array/port v0x56340c186790, 96;
v0x56340c186790_97 .array/port v0x56340c186790, 97;
v0x56340c186790_98 .array/port v0x56340c186790, 98;
E_0x56340c160da0/24 .event edge, v0x56340c186790_95, v0x56340c186790_96, v0x56340c186790_97, v0x56340c186790_98;
v0x56340c186790_99 .array/port v0x56340c186790, 99;
v0x56340c186790_100 .array/port v0x56340c186790, 100;
v0x56340c186790_101 .array/port v0x56340c186790, 101;
v0x56340c186790_102 .array/port v0x56340c186790, 102;
E_0x56340c160da0/25 .event edge, v0x56340c186790_99, v0x56340c186790_100, v0x56340c186790_101, v0x56340c186790_102;
v0x56340c186790_103 .array/port v0x56340c186790, 103;
v0x56340c186790_104 .array/port v0x56340c186790, 104;
v0x56340c186790_105 .array/port v0x56340c186790, 105;
v0x56340c186790_106 .array/port v0x56340c186790, 106;
E_0x56340c160da0/26 .event edge, v0x56340c186790_103, v0x56340c186790_104, v0x56340c186790_105, v0x56340c186790_106;
v0x56340c186790_107 .array/port v0x56340c186790, 107;
v0x56340c186790_108 .array/port v0x56340c186790, 108;
v0x56340c186790_109 .array/port v0x56340c186790, 109;
v0x56340c186790_110 .array/port v0x56340c186790, 110;
E_0x56340c160da0/27 .event edge, v0x56340c186790_107, v0x56340c186790_108, v0x56340c186790_109, v0x56340c186790_110;
v0x56340c186790_111 .array/port v0x56340c186790, 111;
v0x56340c186790_112 .array/port v0x56340c186790, 112;
v0x56340c186790_113 .array/port v0x56340c186790, 113;
v0x56340c186790_114 .array/port v0x56340c186790, 114;
E_0x56340c160da0/28 .event edge, v0x56340c186790_111, v0x56340c186790_112, v0x56340c186790_113, v0x56340c186790_114;
v0x56340c186790_115 .array/port v0x56340c186790, 115;
v0x56340c186790_116 .array/port v0x56340c186790, 116;
v0x56340c186790_117 .array/port v0x56340c186790, 117;
v0x56340c186790_118 .array/port v0x56340c186790, 118;
E_0x56340c160da0/29 .event edge, v0x56340c186790_115, v0x56340c186790_116, v0x56340c186790_117, v0x56340c186790_118;
v0x56340c186790_119 .array/port v0x56340c186790, 119;
v0x56340c186790_120 .array/port v0x56340c186790, 120;
v0x56340c186790_121 .array/port v0x56340c186790, 121;
v0x56340c186790_122 .array/port v0x56340c186790, 122;
E_0x56340c160da0/30 .event edge, v0x56340c186790_119, v0x56340c186790_120, v0x56340c186790_121, v0x56340c186790_122;
v0x56340c186790_123 .array/port v0x56340c186790, 123;
v0x56340c186790_124 .array/port v0x56340c186790, 124;
v0x56340c186790_125 .array/port v0x56340c186790, 125;
v0x56340c186790_126 .array/port v0x56340c186790, 126;
E_0x56340c160da0/31 .event edge, v0x56340c186790_123, v0x56340c186790_124, v0x56340c186790_125, v0x56340c186790_126;
v0x56340c186790_127 .array/port v0x56340c186790, 127;
v0x56340c186790_128 .array/port v0x56340c186790, 128;
v0x56340c186790_129 .array/port v0x56340c186790, 129;
v0x56340c186790_130 .array/port v0x56340c186790, 130;
E_0x56340c160da0/32 .event edge, v0x56340c186790_127, v0x56340c186790_128, v0x56340c186790_129, v0x56340c186790_130;
v0x56340c186790_131 .array/port v0x56340c186790, 131;
v0x56340c186790_132 .array/port v0x56340c186790, 132;
v0x56340c186790_133 .array/port v0x56340c186790, 133;
v0x56340c186790_134 .array/port v0x56340c186790, 134;
E_0x56340c160da0/33 .event edge, v0x56340c186790_131, v0x56340c186790_132, v0x56340c186790_133, v0x56340c186790_134;
v0x56340c186790_135 .array/port v0x56340c186790, 135;
v0x56340c186790_136 .array/port v0x56340c186790, 136;
v0x56340c186790_137 .array/port v0x56340c186790, 137;
v0x56340c186790_138 .array/port v0x56340c186790, 138;
E_0x56340c160da0/34 .event edge, v0x56340c186790_135, v0x56340c186790_136, v0x56340c186790_137, v0x56340c186790_138;
v0x56340c186790_139 .array/port v0x56340c186790, 139;
v0x56340c186790_140 .array/port v0x56340c186790, 140;
v0x56340c186790_141 .array/port v0x56340c186790, 141;
v0x56340c186790_142 .array/port v0x56340c186790, 142;
E_0x56340c160da0/35 .event edge, v0x56340c186790_139, v0x56340c186790_140, v0x56340c186790_141, v0x56340c186790_142;
v0x56340c186790_143 .array/port v0x56340c186790, 143;
v0x56340c186790_144 .array/port v0x56340c186790, 144;
v0x56340c186790_145 .array/port v0x56340c186790, 145;
v0x56340c186790_146 .array/port v0x56340c186790, 146;
E_0x56340c160da0/36 .event edge, v0x56340c186790_143, v0x56340c186790_144, v0x56340c186790_145, v0x56340c186790_146;
v0x56340c186790_147 .array/port v0x56340c186790, 147;
v0x56340c186790_148 .array/port v0x56340c186790, 148;
v0x56340c186790_149 .array/port v0x56340c186790, 149;
v0x56340c186790_150 .array/port v0x56340c186790, 150;
E_0x56340c160da0/37 .event edge, v0x56340c186790_147, v0x56340c186790_148, v0x56340c186790_149, v0x56340c186790_150;
v0x56340c186790_151 .array/port v0x56340c186790, 151;
v0x56340c186790_152 .array/port v0x56340c186790, 152;
v0x56340c186790_153 .array/port v0x56340c186790, 153;
v0x56340c186790_154 .array/port v0x56340c186790, 154;
E_0x56340c160da0/38 .event edge, v0x56340c186790_151, v0x56340c186790_152, v0x56340c186790_153, v0x56340c186790_154;
v0x56340c186790_155 .array/port v0x56340c186790, 155;
v0x56340c186790_156 .array/port v0x56340c186790, 156;
v0x56340c186790_157 .array/port v0x56340c186790, 157;
v0x56340c186790_158 .array/port v0x56340c186790, 158;
E_0x56340c160da0/39 .event edge, v0x56340c186790_155, v0x56340c186790_156, v0x56340c186790_157, v0x56340c186790_158;
v0x56340c186790_159 .array/port v0x56340c186790, 159;
v0x56340c186790_160 .array/port v0x56340c186790, 160;
v0x56340c186790_161 .array/port v0x56340c186790, 161;
v0x56340c186790_162 .array/port v0x56340c186790, 162;
E_0x56340c160da0/40 .event edge, v0x56340c186790_159, v0x56340c186790_160, v0x56340c186790_161, v0x56340c186790_162;
v0x56340c186790_163 .array/port v0x56340c186790, 163;
v0x56340c186790_164 .array/port v0x56340c186790, 164;
v0x56340c186790_165 .array/port v0x56340c186790, 165;
v0x56340c186790_166 .array/port v0x56340c186790, 166;
E_0x56340c160da0/41 .event edge, v0x56340c186790_163, v0x56340c186790_164, v0x56340c186790_165, v0x56340c186790_166;
v0x56340c186790_167 .array/port v0x56340c186790, 167;
v0x56340c186790_168 .array/port v0x56340c186790, 168;
v0x56340c186790_169 .array/port v0x56340c186790, 169;
v0x56340c186790_170 .array/port v0x56340c186790, 170;
E_0x56340c160da0/42 .event edge, v0x56340c186790_167, v0x56340c186790_168, v0x56340c186790_169, v0x56340c186790_170;
v0x56340c186790_171 .array/port v0x56340c186790, 171;
v0x56340c186790_172 .array/port v0x56340c186790, 172;
v0x56340c186790_173 .array/port v0x56340c186790, 173;
v0x56340c186790_174 .array/port v0x56340c186790, 174;
E_0x56340c160da0/43 .event edge, v0x56340c186790_171, v0x56340c186790_172, v0x56340c186790_173, v0x56340c186790_174;
v0x56340c186790_175 .array/port v0x56340c186790, 175;
v0x56340c186790_176 .array/port v0x56340c186790, 176;
v0x56340c186790_177 .array/port v0x56340c186790, 177;
v0x56340c186790_178 .array/port v0x56340c186790, 178;
E_0x56340c160da0/44 .event edge, v0x56340c186790_175, v0x56340c186790_176, v0x56340c186790_177, v0x56340c186790_178;
v0x56340c186790_179 .array/port v0x56340c186790, 179;
v0x56340c186790_180 .array/port v0x56340c186790, 180;
v0x56340c186790_181 .array/port v0x56340c186790, 181;
v0x56340c186790_182 .array/port v0x56340c186790, 182;
E_0x56340c160da0/45 .event edge, v0x56340c186790_179, v0x56340c186790_180, v0x56340c186790_181, v0x56340c186790_182;
v0x56340c186790_183 .array/port v0x56340c186790, 183;
v0x56340c186790_184 .array/port v0x56340c186790, 184;
v0x56340c186790_185 .array/port v0x56340c186790, 185;
v0x56340c186790_186 .array/port v0x56340c186790, 186;
E_0x56340c160da0/46 .event edge, v0x56340c186790_183, v0x56340c186790_184, v0x56340c186790_185, v0x56340c186790_186;
v0x56340c186790_187 .array/port v0x56340c186790, 187;
v0x56340c186790_188 .array/port v0x56340c186790, 188;
v0x56340c186790_189 .array/port v0x56340c186790, 189;
v0x56340c186790_190 .array/port v0x56340c186790, 190;
E_0x56340c160da0/47 .event edge, v0x56340c186790_187, v0x56340c186790_188, v0x56340c186790_189, v0x56340c186790_190;
v0x56340c186790_191 .array/port v0x56340c186790, 191;
v0x56340c186790_192 .array/port v0x56340c186790, 192;
v0x56340c186790_193 .array/port v0x56340c186790, 193;
v0x56340c186790_194 .array/port v0x56340c186790, 194;
E_0x56340c160da0/48 .event edge, v0x56340c186790_191, v0x56340c186790_192, v0x56340c186790_193, v0x56340c186790_194;
v0x56340c186790_195 .array/port v0x56340c186790, 195;
v0x56340c186790_196 .array/port v0x56340c186790, 196;
v0x56340c186790_197 .array/port v0x56340c186790, 197;
v0x56340c186790_198 .array/port v0x56340c186790, 198;
E_0x56340c160da0/49 .event edge, v0x56340c186790_195, v0x56340c186790_196, v0x56340c186790_197, v0x56340c186790_198;
v0x56340c186790_199 .array/port v0x56340c186790, 199;
v0x56340c186790_200 .array/port v0x56340c186790, 200;
v0x56340c186790_201 .array/port v0x56340c186790, 201;
v0x56340c186790_202 .array/port v0x56340c186790, 202;
E_0x56340c160da0/50 .event edge, v0x56340c186790_199, v0x56340c186790_200, v0x56340c186790_201, v0x56340c186790_202;
v0x56340c186790_203 .array/port v0x56340c186790, 203;
v0x56340c186790_204 .array/port v0x56340c186790, 204;
v0x56340c186790_205 .array/port v0x56340c186790, 205;
v0x56340c186790_206 .array/port v0x56340c186790, 206;
E_0x56340c160da0/51 .event edge, v0x56340c186790_203, v0x56340c186790_204, v0x56340c186790_205, v0x56340c186790_206;
v0x56340c186790_207 .array/port v0x56340c186790, 207;
v0x56340c186790_208 .array/port v0x56340c186790, 208;
v0x56340c186790_209 .array/port v0x56340c186790, 209;
v0x56340c186790_210 .array/port v0x56340c186790, 210;
E_0x56340c160da0/52 .event edge, v0x56340c186790_207, v0x56340c186790_208, v0x56340c186790_209, v0x56340c186790_210;
v0x56340c186790_211 .array/port v0x56340c186790, 211;
v0x56340c186790_212 .array/port v0x56340c186790, 212;
v0x56340c186790_213 .array/port v0x56340c186790, 213;
v0x56340c186790_214 .array/port v0x56340c186790, 214;
E_0x56340c160da0/53 .event edge, v0x56340c186790_211, v0x56340c186790_212, v0x56340c186790_213, v0x56340c186790_214;
v0x56340c186790_215 .array/port v0x56340c186790, 215;
v0x56340c186790_216 .array/port v0x56340c186790, 216;
v0x56340c186790_217 .array/port v0x56340c186790, 217;
v0x56340c186790_218 .array/port v0x56340c186790, 218;
E_0x56340c160da0/54 .event edge, v0x56340c186790_215, v0x56340c186790_216, v0x56340c186790_217, v0x56340c186790_218;
v0x56340c186790_219 .array/port v0x56340c186790, 219;
v0x56340c186790_220 .array/port v0x56340c186790, 220;
v0x56340c186790_221 .array/port v0x56340c186790, 221;
v0x56340c186790_222 .array/port v0x56340c186790, 222;
E_0x56340c160da0/55 .event edge, v0x56340c186790_219, v0x56340c186790_220, v0x56340c186790_221, v0x56340c186790_222;
v0x56340c186790_223 .array/port v0x56340c186790, 223;
v0x56340c186790_224 .array/port v0x56340c186790, 224;
v0x56340c186790_225 .array/port v0x56340c186790, 225;
v0x56340c186790_226 .array/port v0x56340c186790, 226;
E_0x56340c160da0/56 .event edge, v0x56340c186790_223, v0x56340c186790_224, v0x56340c186790_225, v0x56340c186790_226;
v0x56340c186790_227 .array/port v0x56340c186790, 227;
v0x56340c186790_228 .array/port v0x56340c186790, 228;
v0x56340c186790_229 .array/port v0x56340c186790, 229;
v0x56340c186790_230 .array/port v0x56340c186790, 230;
E_0x56340c160da0/57 .event edge, v0x56340c186790_227, v0x56340c186790_228, v0x56340c186790_229, v0x56340c186790_230;
v0x56340c186790_231 .array/port v0x56340c186790, 231;
v0x56340c186790_232 .array/port v0x56340c186790, 232;
v0x56340c186790_233 .array/port v0x56340c186790, 233;
v0x56340c186790_234 .array/port v0x56340c186790, 234;
E_0x56340c160da0/58 .event edge, v0x56340c186790_231, v0x56340c186790_232, v0x56340c186790_233, v0x56340c186790_234;
v0x56340c186790_235 .array/port v0x56340c186790, 235;
v0x56340c186790_236 .array/port v0x56340c186790, 236;
v0x56340c186790_237 .array/port v0x56340c186790, 237;
v0x56340c186790_238 .array/port v0x56340c186790, 238;
E_0x56340c160da0/59 .event edge, v0x56340c186790_235, v0x56340c186790_236, v0x56340c186790_237, v0x56340c186790_238;
v0x56340c186790_239 .array/port v0x56340c186790, 239;
v0x56340c186790_240 .array/port v0x56340c186790, 240;
v0x56340c186790_241 .array/port v0x56340c186790, 241;
v0x56340c186790_242 .array/port v0x56340c186790, 242;
E_0x56340c160da0/60 .event edge, v0x56340c186790_239, v0x56340c186790_240, v0x56340c186790_241, v0x56340c186790_242;
v0x56340c186790_243 .array/port v0x56340c186790, 243;
v0x56340c186790_244 .array/port v0x56340c186790, 244;
v0x56340c186790_245 .array/port v0x56340c186790, 245;
v0x56340c186790_246 .array/port v0x56340c186790, 246;
E_0x56340c160da0/61 .event edge, v0x56340c186790_243, v0x56340c186790_244, v0x56340c186790_245, v0x56340c186790_246;
v0x56340c186790_247 .array/port v0x56340c186790, 247;
v0x56340c186790_248 .array/port v0x56340c186790, 248;
v0x56340c186790_249 .array/port v0x56340c186790, 249;
v0x56340c186790_250 .array/port v0x56340c186790, 250;
E_0x56340c160da0/62 .event edge, v0x56340c186790_247, v0x56340c186790_248, v0x56340c186790_249, v0x56340c186790_250;
v0x56340c186790_251 .array/port v0x56340c186790, 251;
v0x56340c186790_252 .array/port v0x56340c186790, 252;
v0x56340c186790_253 .array/port v0x56340c186790, 253;
v0x56340c186790_254 .array/port v0x56340c186790, 254;
E_0x56340c160da0/63 .event edge, v0x56340c186790_251, v0x56340c186790_252, v0x56340c186790_253, v0x56340c186790_254;
v0x56340c186790_255 .array/port v0x56340c186790, 255;
E_0x56340c160da0/64 .event edge, v0x56340c186790_255;
E_0x56340c160da0 .event/or E_0x56340c160da0/0, E_0x56340c160da0/1, E_0x56340c160da0/2, E_0x56340c160da0/3, E_0x56340c160da0/4, E_0x56340c160da0/5, E_0x56340c160da0/6, E_0x56340c160da0/7, E_0x56340c160da0/8, E_0x56340c160da0/9, E_0x56340c160da0/10, E_0x56340c160da0/11, E_0x56340c160da0/12, E_0x56340c160da0/13, E_0x56340c160da0/14, E_0x56340c160da0/15, E_0x56340c160da0/16, E_0x56340c160da0/17, E_0x56340c160da0/18, E_0x56340c160da0/19, E_0x56340c160da0/20, E_0x56340c160da0/21, E_0x56340c160da0/22, E_0x56340c160da0/23, E_0x56340c160da0/24, E_0x56340c160da0/25, E_0x56340c160da0/26, E_0x56340c160da0/27, E_0x56340c160da0/28, E_0x56340c160da0/29, E_0x56340c160da0/30, E_0x56340c160da0/31, E_0x56340c160da0/32, E_0x56340c160da0/33, E_0x56340c160da0/34, E_0x56340c160da0/35, E_0x56340c160da0/36, E_0x56340c160da0/37, E_0x56340c160da0/38, E_0x56340c160da0/39, E_0x56340c160da0/40, E_0x56340c160da0/41, E_0x56340c160da0/42, E_0x56340c160da0/43, E_0x56340c160da0/44, E_0x56340c160da0/45, E_0x56340c160da0/46, E_0x56340c160da0/47, E_0x56340c160da0/48, E_0x56340c160da0/49, E_0x56340c160da0/50, E_0x56340c160da0/51, E_0x56340c160da0/52, E_0x56340c160da0/53, E_0x56340c160da0/54, E_0x56340c160da0/55, E_0x56340c160da0/56, E_0x56340c160da0/57, E_0x56340c160da0/58, E_0x56340c160da0/59, E_0x56340c160da0/60, E_0x56340c160da0/61, E_0x56340c160da0/62, E_0x56340c160da0/63, E_0x56340c160da0/64;
S_0x56340c189180 .scope module, "regfile" "register_file" 3 26, 6 1 0, S_0x56340c15bf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reg_write"
    .port_info 2 /INPUT 5 "read_reg1"
    .port_info 3 /INPUT 5 "read_reg2"
    .port_info 4 /INPUT 5 "write_reg"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "read_data1"
    .port_info 7 /OUTPUT 32 "read_data2"
v0x56340c1895b0_0 .net "clk", 0 0, v0x56340c18ac90_0;  alias, 1 drivers
v0x56340c189670_0 .var "read_data1", 31 0;
v0x56340c189730_0 .var "read_data2", 31 0;
v0x56340c189800_0 .net "read_reg1", 4 0, L_0x56340c19b130;  1 drivers
v0x56340c1898a0_0 .net "read_reg2", 4 0, L_0x56340c19b220;  1 drivers
v0x56340c1899d0_0 .net "reg_write", 0 0, o0x7ff8e55f9378;  alias, 0 drivers
v0x56340c189a90 .array "registers", 0 31, 31 0;
v0x56340c189f50_0 .net "write_data", 31 0, o0x7ff8e55f99a8;  alias, 0 drivers
v0x56340c18a030_0 .net "write_reg", 4 0, o0x7ff8e55f99d8;  alias, 0 drivers
E_0x56340c167ba0 .event posedge, v0x56340c1895b0_0;
v0x56340c189a90_0 .array/port v0x56340c189a90, 0;
v0x56340c189a90_1 .array/port v0x56340c189a90, 1;
v0x56340c189a90_2 .array/port v0x56340c189a90, 2;
E_0x56340c167e30/0 .event edge, v0x56340c189800_0, v0x56340c189a90_0, v0x56340c189a90_1, v0x56340c189a90_2;
v0x56340c189a90_3 .array/port v0x56340c189a90, 3;
v0x56340c189a90_4 .array/port v0x56340c189a90, 4;
v0x56340c189a90_5 .array/port v0x56340c189a90, 5;
v0x56340c189a90_6 .array/port v0x56340c189a90, 6;
E_0x56340c167e30/1 .event edge, v0x56340c189a90_3, v0x56340c189a90_4, v0x56340c189a90_5, v0x56340c189a90_6;
v0x56340c189a90_7 .array/port v0x56340c189a90, 7;
v0x56340c189a90_8 .array/port v0x56340c189a90, 8;
v0x56340c189a90_9 .array/port v0x56340c189a90, 9;
v0x56340c189a90_10 .array/port v0x56340c189a90, 10;
E_0x56340c167e30/2 .event edge, v0x56340c189a90_7, v0x56340c189a90_8, v0x56340c189a90_9, v0x56340c189a90_10;
v0x56340c189a90_11 .array/port v0x56340c189a90, 11;
v0x56340c189a90_12 .array/port v0x56340c189a90, 12;
v0x56340c189a90_13 .array/port v0x56340c189a90, 13;
v0x56340c189a90_14 .array/port v0x56340c189a90, 14;
E_0x56340c167e30/3 .event edge, v0x56340c189a90_11, v0x56340c189a90_12, v0x56340c189a90_13, v0x56340c189a90_14;
v0x56340c189a90_15 .array/port v0x56340c189a90, 15;
v0x56340c189a90_16 .array/port v0x56340c189a90, 16;
v0x56340c189a90_17 .array/port v0x56340c189a90, 17;
v0x56340c189a90_18 .array/port v0x56340c189a90, 18;
E_0x56340c167e30/4 .event edge, v0x56340c189a90_15, v0x56340c189a90_16, v0x56340c189a90_17, v0x56340c189a90_18;
v0x56340c189a90_19 .array/port v0x56340c189a90, 19;
v0x56340c189a90_20 .array/port v0x56340c189a90, 20;
v0x56340c189a90_21 .array/port v0x56340c189a90, 21;
v0x56340c189a90_22 .array/port v0x56340c189a90, 22;
E_0x56340c167e30/5 .event edge, v0x56340c189a90_19, v0x56340c189a90_20, v0x56340c189a90_21, v0x56340c189a90_22;
v0x56340c189a90_23 .array/port v0x56340c189a90, 23;
v0x56340c189a90_24 .array/port v0x56340c189a90, 24;
v0x56340c189a90_25 .array/port v0x56340c189a90, 25;
v0x56340c189a90_26 .array/port v0x56340c189a90, 26;
E_0x56340c167e30/6 .event edge, v0x56340c189a90_23, v0x56340c189a90_24, v0x56340c189a90_25, v0x56340c189a90_26;
v0x56340c189a90_27 .array/port v0x56340c189a90, 27;
v0x56340c189a90_28 .array/port v0x56340c189a90, 28;
v0x56340c189a90_29 .array/port v0x56340c189a90, 29;
v0x56340c189a90_30 .array/port v0x56340c189a90, 30;
E_0x56340c167e30/7 .event edge, v0x56340c189a90_27, v0x56340c189a90_28, v0x56340c189a90_29, v0x56340c189a90_30;
v0x56340c189a90_31 .array/port v0x56340c189a90, 31;
E_0x56340c167e30/8 .event edge, v0x56340c189a90_31, v0x56340c1898a0_0;
E_0x56340c167e30 .event/or E_0x56340c167e30/0, E_0x56340c167e30/1, E_0x56340c167e30/2, E_0x56340c167e30/3, E_0x56340c167e30/4, E_0x56340c167e30/5, E_0x56340c167e30/6, E_0x56340c167e30/7, E_0x56340c167e30/8;
    .scope S_0x56340c185c70;
T_0 ;
    %vpi_call 5 8 "$readmemh", "instructions.mem", v0x56340c186790 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x56340c185c70;
T_1 ;
    %wait E_0x56340c160da0;
    %load/vec4 v0x56340c189060_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x56340c186790, 4;
    %store/vec4 v0x56340c186690_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56340c189180;
T_2 ;
    %wait E_0x56340c167e30;
    %load/vec4 v0x56340c189800_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56340c189a90, 4;
    %store/vec4 v0x56340c189670_0, 0, 32;
    %load/vec4 v0x56340c1898a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56340c189a90, 4;
    %store/vec4 v0x56340c189730_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56340c189180;
T_3 ;
    %wait E_0x56340c167ba0;
    %load/vec4 v0x56340c189f50_0;
    %load/vec4 v0x56340c18a030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56340c189a90, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56340c125050;
T_4 ;
    %wait E_0x56340c160ba0;
    %load/vec4 v0x56340c185840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56340c185900_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x56340c185760_0;
    %load/vec4 v0x56340c1859e0_0;
    %add;
    %store/vec4 v0x56340c185900_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x56340c185760_0;
    %load/vec4 v0x56340c1859e0_0;
    %sub;
    %store/vec4 v0x56340c185900_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x56340c185760_0;
    %load/vec4 v0x56340c1859e0_0;
    %and;
    %store/vec4 v0x56340c185900_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x56340c185760_0;
    %load/vec4 v0x56340c1859e0_0;
    %or;
    %store/vec4 v0x56340c185900_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x56340c185760_0;
    %load/vec4 v0x56340c1859e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v0x56340c185900_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56340c15bf40;
T_5 ;
    %wait E_0x56340c160780;
    %load/vec4 v0x56340c18aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56340c18a6e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56340c18a640_0;
    %assign/vec4 v0x56340c18a6e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56340c15bdc0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x56340c18ac90_0;
    %inv;
    %store/vec4 v0x56340c18ac90_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56340c15bdc0;
T_7 ;
    %vpi_call 2 19 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56340c15bdc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56340c18ac90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56340c18ae90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56340c18ae90_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "datapath.v";
    "alu.v";
    "instruction_memory.v";
    "register_file.v";
