// Seed: 3772500302
module module_0 (
    input supply0 id_0,
    input uwire   id_1
    , id_5,
    input supply0 id_2,
    input supply0 id_3
);
  assign id_5 = -1;
  assign module_2.id_0 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd28
) (
    input  tri0 id_0,
    output tri  id_1
    , _id_4,
    output wire id_2
);
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire [id_4 : -1] id_5;
  assign id_2 = -1;
endmodule
module module_2 (
    output tri0 id_0,
    input  wor  id_1
);
  parameter id_3 = -1;
  assign id_0 = id_3;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
