// Seed: 3778503243
module module_0;
  wire  id_1;
  uwire id_2 = 1;
  assign id_2 = 'b0;
  module_2(
      id_2, id_1, id_1, id_2
  );
endmodule
module module_1 (
    output wand  id_0,
    output uwire id_1
    , id_7,
    input  wire  id_2,
    input  wor   id_3,
    input  uwire id_4,
    output wire  id_5
);
  assign id_1 = 1;
  module_0();
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
