#ifndef__STM32L496xx_H#define__STM32L496xx_H#ifdef__cplusplusextern"C"{#endif#define__CM4_REV0x0001U#define__MPU_PRESENT1U#define__NVIC_PRIO_BITS4U#define__Vendor_SysTickConfig0U#define__FPU_PRESENT1Utypedefenum{NonMaskableInt_IRQn=-14,HardFault_IRQn=-13,MemoryManagement_IRQn=-12,BusFault_IRQn=-11,UsageFault_IRQn=-10,SVCall_IRQn=-5,DebugMonitor_IRQn=-4,PendSV_IRQn=-2,SysTick_IRQn=-1,WWDG_IRQn=0,PVD_PVM_IRQn=1,TAMP_STAMP_IRQn=2,RTC_WKUP_IRQn=3,FLASH_IRQn=4,RCC_IRQn=5,EXTI0_IRQn=6,EXTI1_IRQn=7,EXTI2_IRQn=8,EXTI3_IRQn=9,EXTI4_IRQn=10,DMA1_Channel1_IRQn=11,DMA1_Channel2_IRQn=12,DMA1_Channel3_IRQn=13,DMA1_Channel4_IRQn=14,DMA1_Channel5_IRQn=15,DMA1_Channel6_IRQn=16,DMA1_Channel7_IRQn=17,ADC1_2_IRQn=18,CAN1_TX_IRQn=19,CAN1_RX0_IRQn=20,CAN1_RX1_IRQn=21,CAN1_SCE_IRQn=22,EXTI9_5_IRQn=23,TIM1_BRK_TIM15_IRQn=24,TIM1_UP_TIM16_IRQn=25,TIM1_TRG_COM_TIM17_IRQn=26,TIM1_CC_IRQn=27,TIM2_IRQn=28,TIM3_IRQn=29,TIM4_IRQn=30,I2C1_EV_IRQn=31,I2C1_ER_IRQn=32,I2C2_EV_IRQn=33,I2C2_ER_IRQn=34,SPI1_IRQn=35,SPI2_IRQn=36,USART1_IRQn=37,USART2_IRQn=38,USART3_IRQn=39,EXTI15_10_IRQn=40,RTC_Alarm_IRQn=41,DFSDM1_FLT3_IRQn=42,TIM8_BRK_IRQn=43,TIM8_UP_IRQn=44,TIM8_TRG_COM_IRQn=45,TIM8_CC_IRQn=46,ADC3_IRQn=47,FMC_IRQn=48,SDMMC1_IRQn=49,TIM5_IRQn=50,SPI3_IRQn=51,UART4_IRQn=52,UART5_IRQn=53,TIM6_DAC_IRQn=54,TIM7_IRQn=55,DMA2_Channel1_IRQn=56,DMA2_Channel2_IRQn=57,DMA2_Channel3_IRQn=58,DMA2_Channel4_IRQn=59,DMA2_Channel5_IRQn=60,DFSDM1_FLT0_IRQn=61,DFSDM1_FLT1_IRQn=62,DFSDM1_FLT2_IRQn=63,COMP_IRQn=64,LPTIM1_IRQn=65,LPTIM2_IRQn=66,OTG_FS_IRQn=67,DMA2_Channel6_IRQn=68,DMA2_Channel7_IRQn=69,LPUART1_IRQn=70,QUADSPI_IRQn=71,I2C3_EV_IRQn=72,I2C3_ER_IRQn=73,SAI1_IRQn=74,SAI2_IRQn=75,SWPMI1_IRQn=76,TSC_IRQn=77,LCD_IRQn=78,RNG_IRQn=80,FPU_IRQn=81,CRS_IRQn=82,I2C4_EV_IRQn=83,I2C4_ER_IRQn=84,DCMI_IRQn=85,CAN2_TX_IRQn=86,CAN2_RX0_IRQn=87,CAN2_RX1_IRQn=88,CAN2_SCE_IRQn=89,DMA2D_IRQn=90}IRQn_Type;#include"core_cm4.h"#include"system_stm32l4xx.h"#include<stdint.h>typedefstruct{__IOuint32_tISR;__IOuint32_tIER;__IOuint32_tCR;__IOuint32_tCFGR;__IOuint32_tCFGR2;__IOuint32_tSMPR1;__IOuint32_tSMPR2;uint32_tRESERVED1;__IOuint32_tTR1;__IOuint32_tTR2;__IOuint32_tTR3;uint32_tRESERVED2;__IOuint32_tSQR1;__IOuint32_tSQR2;__IOuint32_tSQR3;__IOuint32_tSQR4;__IOuint32_tDR;uint32_tRESERVED3;uint32_tRESERVED4;__IOuint32_tJSQR;uint32_tRESERVED5[4];__IOuint32_tOFR1;__IOuint32_tOFR2;__IOuint32_tOFR3;__IOuint32_tOFR4;uint32_tRESERVED6[4];__IOuint32_tJDR1;__IOuint32_tJDR2;__IOuint32_tJDR3;__IOuint32_tJDR4;uint32_tRESERVED7[4];__IOuint32_tAWD2CR;__IOuint32_tAWD3CR;uint32_tRESERVED8;uint32_tRESERVED9;__IOuint32_tDIFSEL;__IOuint32_tCALFACT;}ADC_TypeDef;typedefstruct{__IOuint32_tCSR;uint32_tRESERVED;__IOuint32_tCCR;__IOuint32_tCDR;}ADC_Common_TypeDef;typedefstruct{__IOuint32_tCR;__IOuint32_tSR;__IOuint32_tRISR;__IOuint32_tIER;__IOuint32_tMISR;__IOuint32_tICR;__IOuint32_tESCR;__IOuint32_tESUR;__IOuint32_tCWSTRTR;__IOuint32_tCWSIZER;__IOuint32_tDR;}DCMI_TypeDef;typedefstruct{__IOuint32_tTIR;__IOuint32_tTDTR;__IOuint32_tTDLR;__IOuint32_tTDHR;}CAN_TxMailBox_TypeDef;typedefstruct{__IOuint32_tRIR;__IOuint32_tRDTR;__IOuint32_tRDLR;__IOuint32_tRDHR;}CAN_FIFOMailBox_TypeDef;typedefstruct{__IOuint32_tFR1;__IOuint32_tFR2;}CAN_FilterRegister_TypeDef;typedefstruct{__IOuint32_tMCR;__IOuint32_tMSR;__IOuint32_tTSR;__IOuint32_tRF0R;__IOuint32_tRF1R;__IOuint32_tIER;__IOuint32_tESR;__IOuint32_tBTR;uint32_tRESERVED0[88];CAN_TxMailBox_TypeDefsTxMailBox[3];CAN_FIFOMailBox_TypeDefsFIFOMailBox[2];uint32_tRESERVED1[12];__IOuint32_tFMR;__IOuint32_tFM1R;uint32_tRESERVED2;__IOuint32_tFS1R;uint32_tRESERVED3;__IOuint32_tFFA1R;uint32_tRESERVED4;__IOuint32_tFA1R;uint32_tRESERVED5[8];CAN_FilterRegister_TypeDefsFilterRegister[28];}CAN_TypeDef;typedefstruct{__IOuint32_tCSR;}COMP_TypeDef;typedefstruct{__IOuint32_tCSR;}COMP_Common_TypeDef;typedefstruct{__IOuint32_tDR;__IOuint8_tIDR;uint8_tRESERVED0;uint16_tRESERVED1;__IOuint32_tCR;uint32_tRESERVED2;__IOuint32_tINIT;__IOuint32_tPOL;}CRC_TypeDef;typedefstruct{__IOuint32_tCR;__IOuint32_tCFGR;__IOuint32_tISR;__IOuint32_tICR;}CRS_TypeDef;typedefstruct{__IOuint32_tCR;__IOuint32_tSWTRIGR;__IOuint32_tDHR12R1;__IOuint32_tDHR12L1;__IOuint32_tDHR8R1;__IOuint32_tDHR12R2;__IOuint32_tDHR12L2;__IOuint32_tDHR8R2;__IOuint32_tDHR12RD;__IOuint32_tDHR12LD;__IOuint32_tDHR8RD;__IOuint32_tDOR1;__IOuint32_tDOR2;__IOuint32_tSR;__IOuint32_tCCR;__IOuint32_tMCR;__IOuint32_tSHSR1;__IOuint32_tSHSR2;__IOuint32_tSHHR;__IOuint32_tSHRR;}DAC_TypeDef;typedefstruct{__IOuint32_tFLTCR1;__IOuint32_tFLTCR2;__IOuint32_tFLTISR;__IOuint32_tFLTICR;__IOuint32_tFLTJCHGR;__IOuint32_tFLTFCR;__IOuint32_tFLTJDATAR;__IOuint32_tFLTRDATAR;__IOuint32_tFLTAWHTR;__IOuint32_tFLTAWLTR;__IOuint32_tFLTAWSR;__IOuint32_tFLTAWCFR;__IOuint32_tFLTEXMAX;__IOuint32_tFLTEXMIN;__IOuint32_tFLTCNVTIMR;}DFSDM_Filter_TypeDef;typedefstruct{__IOuint32_tCHCFGR1;__IOuint32_tCHCFGR2;__IOuint32_tCHAWSCDR;__IOuint32_tCHWDATAR;__IOuint32_tCHDATINR;}DFSDM_Channel_TypeDef;typedefstruct{__IOuint32_tIDCODE;__IOuint32_tCR;__IOuint32_tAPB1FZR1;__IOuint32_tAPB1FZR2;__IOuint32_tAPB2FZ;}DBGMCU_TypeDef;typedefstruct{__IOuint32_tCCR;__IOuint32_tCNDTR;__IOuint32_tCPAR;__IOuint32_tCMAR;}DMA_Channel_TypeDef;typedefstruct{__IOuint32_tISR;__IOuint32_tIFCR;}DMA_TypeDef;typedefstruct{__IOuint32_tCSELR;}DMA_Request_TypeDef;#defineDMA_request_TypeDefDMA_Request_TypeDeftypedefstruct{__IOuint32_tCR;__IOuint32_tISR;__IOuint32_tIFCR;__IOuint32_tFGMAR;__IOuint32_tFGOR;__IOuint32_tBGMAR;__IOuint32_tBGOR;__IOuint32_tFGPFCCR;__IOuint32_tFGCOLR;__IOuint32_tBGPFCCR;__IOuint32_tBGCOLR;__IOuint32_tFGCMAR;__IOuint32_tBGCMAR;__IOuint32_tOPFCCR;__IOuint32_tOCOLR;__IOuint32_tOMAR;__IOuint32_tOOR;__IOuint32_tNLR;__IOuint32_tLWR;__IOuint32_tAMTCR;uint32_tRESERVED[236];__IOuint32_tFGCLUT[256];__IOuint32_tBGCLUT[256];}DMA2D_TypeDef;typedefstruct{__IOuint32_tIMR1;__IOuint32_tEMR1;__IOuint32_tRTSR1;__IOuint32_tFTSR1;__IOuint32_tSWIER1;__IOuint32_tPR1;uint32_tRESERVED1;uint32_tRESERVED2;__IOuint32_tIMR2;__IOuint32_tEMR2;__IOuint32_tRTSR2;__IOuint32_tFTSR2;__IOuint32_tSWIER2;__IOuint32_tPR2;}EXTI_TypeDef;typedefstruct{__IOuint32_tCSSA;__IOuint32_tCSL;__IOuint32_tNVDSSA;__IOuint32_tNVDSL;__IOuint32_tVDSSA;__IOuint32_tVDSL;uint32_tRESERVED1;uint32_tRESERVED2;__IOuint32_tCR;}FIREWALL_TypeDef;typedefstruct{__IOuint32_tACR;__IOuint32_tPDKEYR;__IOuint32_tKEYR;__IOuint32_tOPTKEYR;__IOuint32_tSR;__IOuint32_tCR;__IOuint32_tECCR;__IOuint32_tRESERVED1;__IOuint32_tOPTR;__IOuint32_tPCROP1SR;__IOuint32_tPCROP1ER;__IOuint32_tWRP1AR;__IOuint32_tWRP1BR;uint32_tRESERVED2[4];__IOuint32_tPCROP2SR;__IOuint32_tPCROP2ER;__IOuint32_tWRP2AR;__IOuint32_tWRP2BR;}FLASH_TypeDef;typedefstruct{__IOuint32_tBTCR[8];}FMC_Bank1_TypeDef;typedefstruct{__IOuint32_tBWTR[7];}FMC_Bank1E_TypeDef;typedefstruct{__IOuint32_tPCR;__IOuint32_tSR;__IOuint32_tPMEM;__IOuint32_tPATT;uint32_tRESERVED0;__IOuint32_tECCR;}FMC_Bank3_TypeDef;typedefstruct{__IOuint32_tMODER;__IOuint32_tOTYPER;__IOuint32_tOSPEEDR;__IOuint32_tPUPDR;__IOuint32_tIDR;__IOuint32_tODR;__IOuint32_tBSRR;__IOuint32_tLCKR;__IOuint32_tAFR[2];__IOuint32_tBRR;}GPIO_TypeDef;typedefstruct{__IOuint32_tCR1;__IOuint32_tCR2;__IOuint32_tOAR1;__IOuint32_tOAR2;__IOuint32_tTIMINGR;__IOuint32_tTIMEOUTR;__IOuint32_tISR;__IOuint32_tICR;__IOuint32_tPECR;__IOuint32_tRXDR;__IOuint32_tTXDR;}I2C_TypeDef;typedefstruct{__IOuint32_tKR;__IOuint32_tPR;__IOuint32_tRLR;__IOuint32_tSR;__IOuint32_tWINR;}IWDG_TypeDef;typedefstruct{__IOuint32_tCR;__IOuint32_tFCR;__IOuint32_tSR;__IOuint32_tCLR;uint32_tRESERVED;__IOuint32_tRAM[16];}LCD_TypeDef;typedefstruct{__IOuint32_tISR;__IOuint32_tICR;__IOuint32_tIER;__IOuint32_tCFGR;__IOuint32_tCR;__IOuint32_tCMP;__IOuint32_tARR;__IOuint32_tCNT;__IOuint32_tOR;}LPTIM_TypeDef;typedefstruct{__IOuint32_tCSR;__IOuint32_tOTR;__IOuint32_tLPOTR;}OPAMP_TypeDef;typedefstruct{__IOuint32_tCSR;}OPAMP_Common_TypeDef;typedefstruct{__IOuint32_tCR1;__IOuint32_tCR2;__IOuint32_tCR3;__IOuint32_tCR4;__IOuint32_tSR1;__IOuint32_tSR2;__IOuint32_tSCR;uint32_tRESERVED;__IOuint32_tPUCRA;__IOuint32_tPDCRA;__IOuint32_tPUCRB;__IOuint32_tPDCRB;__IOuint32_tPUCRC;__IOuint32_tPDCRC;__IOuint32_tPUCRD;__IOuint32_tPDCRD;__IOuint32_tPUCRE;__IOuint32_tPDCRE;__IOuint32_tPUCRF;__IOuint32_tPDCRF;__IOuint32_tPUCRG;__IOuint32_tPDCRG;__IOuint32_tPUCRH;__IOuint32_tPDCRH;__IOuint32_tPUCRI;__IOuint32_tPDCRI;}PWR_TypeDef;typedefstruct{__IOuint32_tCR;__IOuint32_tDCR;__IOuint32_tSR;__IOuint32_tFCR;__IOuint32_tDLR;__IOuint32_tCCR;__IOuint32_tAR;__IOuint32_tABR;__IOuint32_tDR;__IOuint32_tPSMKR;__IOuint32_tPSMAR;__IOuint32_tPIR;__IOuint32_tLPTR;}QUADSPI_TypeDef;typedefstruct{__IOuint32_tCR;__IOuint32_tICSCR;__IOuint32_tCFGR;__IOuint32_tPLLCFGR;__IOuint32_tPLLSAI1CFGR;__IOuint32_tPLLSAI2CFGR;__IOuint32_tCIER;__IOuint32_tCIFR;__IOuint32_tCICR;uint32_tRESERVED0;__IOuint32_tAHB1RSTR;__IOuint32_tAHB2RSTR;__IOuint32_tAHB3RSTR;uint32_tRESERVED1;__IOuint32_tAPB1RSTR1;__IOuint32_tAPB1RSTR2;__IOuint32_tAPB2RSTR;uint32_tRESERVED2;__IOuint32_tAHB1ENR;__IOuint32_tAHB2ENR;__IOuint32_tAHB3ENR;uint32_tRESERVED3;__IOuint32_tAPB1ENR1;__IOuint32_tAPB1ENR2;__IOuint32_tAPB2ENR;uint32_tRESERVED4;__IOuint32_tAHB1SMENR;__IOuint32_tAHB2SMENR;__IOuint32_tAHB3SMENR;uint32_tRESERVED5;__IOuint32_tAPB1SMENR1;__IOuint32_tAPB1SMENR2;__IOuint32_tAPB2SMENR;uint32_tRESERVED6;__IOuint32_tCCIPR;uint32_tRESERVED7;__IOuint32_tBDCR;__IOuint32_tCSR;__IOuint32_tCRRCR;__IOuint32_tCCIPR2;}RCC_TypeDef;typedefstruct{__IOuint32_tTR;__IOuint32_tDR;__IOuint32_tCR;__IOuint32_tISR;__IOuint32_tPRER;__IOuint32_tWUTR;uint32_treserved;__IOuint32_tALRMAR;__IOuint32_tALRMBR;__IOuint32_tWPR;__IOuint32_tSSR;__IOuint32_tSHIFTR;__IOuint32_tTSTR;__IOuint32_tTSDR;__IOuint32_tTSSSR;__IOuint32_tCALR;__IOuint32_tTAMPCR;__IOuint32_tALRMASSR;__IOuint32_tALRMBSSR;__IOuint32_tOR;__IOuint32_tBKP0R;__IOuint32_tBKP1R;__IOuint32_tBKP2R;__IOuint32_tBKP3R;__IOuint32_tBKP4R;__IOuint32_tBKP5R;__IOuint32_tBKP6R;__IOuint32_tBKP7R;__IOuint32_tBKP8R;__IOuint32_tBKP9R;__IOuint32_tBKP10R;__IOuint32_tBKP11R;__IOuint32_tBKP12R;__IOuint32_tBKP13R;__IOuint32_tBKP14R;__IOuint32_tBKP15R;__IOuint32_tBKP16R;__IOuint32_tBKP17R;__IOuint32_tBKP18R;__IOuint32_tBKP19R;__IOuint32_tBKP20R;__IOuint32_tBKP21R;__IOuint32_tBKP22R;__IOuint32_tBKP23R;__IOuint32_tBKP24R;__IOuint32_tBKP25R;__IOuint32_tBKP26R;__IOuint32_tBKP27R;__IOuint32_tBKP28R;__IOuint32_tBKP29R;__IOuint32_tBKP30R;__IOuint32_tBKP31R;}RTC_TypeDef;typedefstruct{__IOuint32_tGCR;}SAI_TypeDef;typedefstruct{__IOuint32_tCR1;__IOuint32_tCR2;__IOuint32_tFRCR;__IOuint32_tSLOTR;__IOuint32_tIMR;__IOuint32_tSR;__IOuint32_tCLRFR;__IOuint32_tDR;}SAI_Block_TypeDef;typedefstruct{__IOuint32_tPOWER;__IOuint32_tCLKCR;__IOuint32_tARG;__IOuint32_tCMD;__Iuint32_tRESPCMD;__Iuint32_tRESP1;__Iuint32_tRESP2;__Iuint32_tRESP3;__Iuint32_tRESP4;__IOuint32_tDTIMER;__IOuint32_tDLEN;__IOuint32_tDCTRL;__Iuint32_tDCOUNT;__Iuint32_tSTA;__IOuint32_tICR;__IOuint32_tMASK;uint32_tRESERVED0[2];__Iuint32_tFIFOCNT;uint32_tRESERVED1[13];__IOuint32_tFIFO;}SDMMC_TypeDef;typedefstruct{__IOuint32_tCR1;__IOuint32_tCR2;__IOuint32_tSR;__IOuint32_tDR;__IOuint32_tCRCPR;__IOuint32_tRXCRCR;__IOuint32_tTXCRCR;}SPI_TypeDef;typedefstruct{__IOuint32_tCR;__IOuint32_tBRR;uint32_tRESERVED1;__IOuint32_tISR;__IOuint32_tICR;__IOuint32_tIER;__IOuint32_tRFL;__IOuint32_tTDR;__IOuint32_tRDR;__IOuint32_tOR;}SWPMI_TypeDef;typedefstruct{__IOuint32_tMEMRMP;__IOuint32_tCFGR1;__IOuint32_tEXTICR[4];__IOuint32_tSCSR;__IOuint32_tCFGR2;__IOuint32_tSWPR;__IOuint32_tSKR;__IOuint32_tSWPR2;}SYSCFG_TypeDef;typedefstruct{__IOuint32_tCR1;__IOuint32_tCR2;__IOuint32_tSMCR;__IOuint32_tDIER;__IOuint32_tSR;__IOuint32_tEGR;__IOuint32_tCCMR1;__IOuint32_tCCMR2;__IOuint32_tCCER;__IOuint32_tCNT;__IOuint32_tPSC;__IOuint32_tARR;__IOuint32_tRCR;__IOuint32_tCCR1;__IOuint32_tCCR2;__IOuint32_tCCR3;__IOuint32_tCCR4;__IOuint32_tBDTR;__IOuint32_tDCR;__IOuint32_tDMAR;__IOuint32_tOR1;__IOuint32_tCCMR3;__IOuint32_tCCR5;__IOuint32_tCCR6;__IOuint32_tOR2;__IOuint32_tOR3;}TIM_TypeDef;typedefstruct{__IOuint32_tCR;__IOuint32_tIER;__IOuint32_tICR;__IOuint32_tISR;__IOuint32_tIOHCR;uint32_tRESERVED1;__IOuint32_tIOASCR;uint32_tRESERVED2;__IOuint32_tIOSCR;uint32_tRESERVED3;__IOuint32_tIOCCR;uint32_tRESERVED4;__IOuint32_tIOGCSR;__IOuint32_tIOGXCR[8];}TSC_TypeDef;typedefstruct{__IOuint32_tCR1;__IOuint32_tCR2;__IOuint32_tCR3;__IOuint32_tBRR;__IOuint16_tGTPR;uint16_tRESERVED2;__IOuint32_tRTOR;__IOuint16_tRQR;uint16_tRESERVED3;__IOuint32_tISR;__IOuint32_tICR;__IOuint16_tRDR;uint16_tRESERVED4;__IOuint16_tTDR;uint16_tRESERVED5;}USART_TypeDef;typedefstruct{__IOuint32_tCSR;__IOuint32_tCCR;}VREFBUF_TypeDef;typedefstruct{__IOuint32_tCR;__IOuint32_tCFR;__IOuint32_tSR;}WWDG_TypeDef;typedefstruct{__IOuint32_tCR;__IOuint32_tSR;__IOuint32_tDR;}RNG_TypeDef;typedefstruct{__IOuint32_tGOTGCTL;__IOuint32_tGOTGINT;__IOuint32_tGAHBCFG;__IOuint32_tGUSBCFG;__IOuint32_tGRSTCTL;__IOuint32_tGINTSTS;__IOuint32_tGINTMSK;__IOuint32_tGRXSTSR;__IOuint32_tGRXSTSP;__IOuint32_tGRXFSIZ;__IOuint32_tDIEPTXF0_HNPTXFSIZ;__IOuint32_tHNPTXSTS;uint32_tReserved30[2];__IOuint32_tGCCFG;__IOuint32_tCID;__IOuint32_tGSNPSID;__IOuint32_tGHWCFG1;__IOuint32_tGHWCFG2;__IOuint32_tGHWCFG3;uint32_tReserved6;__IOuint32_tGLPMCFG;__IOuint32_tGPWRDN;__IOuint32_tGDFIFOCFG;__IOuint32_tGADPCTL;uint32_tReserved43[39];__IOuint32_tHPTXFSIZ;__IOuint32_tDIEPTXF[0x0F];}USB_OTG_GlobalTypeDef;typedefstruct{__IOuint32_tDCFG;__IOuint32_tDCTL;__IOuint32_tDSTS;uint32_tReserved0C;__IOuint32_tDIEPMSK;__IOuint32_tDOEPMSK;__IOuint32_tDAINT;__IOuint32_tDAINTMSK;uint32_tReserved20;uint32_tReserved24;__IOuint32_tDVBUSDIS;__IOuint32_tDVBUSPULSE;__IOuint32_tDTHRCTL;__IOuint32_tDIEPEMPMSK;__IOuint32_tDEACHINT;__IOuint32_tDEACHMSK;uint32_tReserved40;__IOuint32_tDINEP1MSK;uint32_tReserved44[15];__IOuint32_tDOUTEP1MSK;}USB_OTG_DeviceTypeDef;typedefstruct{__IOuint32_tDIEPCTL;uint32_tReserved04;__IOuint32_tDIEPINT;uint32_tReserved0C;__IOuint32_tDIEPTSIZ;__IOuint32_tDIEPDMA;__IOuint32_tDTXFSTS;uint32_tReserved18;}USB_OTG_INEndpointTypeDef;typedefstruct{__IOuint32_tDOEPCTL;uint32_tReserved04;__IOuint32_tDOEPINT;uint32_tReserved0C;__IOuint32_tDOEPTSIZ;__IOuint32_tDOEPDMA;uint32_tReserved18[2];}USB_OTG_OUTEndpointTypeDef;typedefstruct{__IOuint32_tHCFG;__IOuint32_tHFIR;__IOuint32_tHFNUM;uint32_tReserved40C;__IOuint32_tHPTXSTS;__IOuint32_tHAINT;__IOuint32_tHAINTMSK;}USB_OTG_HostTypeDef;typedefstruct{__IOuint32_tHCCHAR;__IOuint32_tHCSPLT;__IOuint32_tHCINT;__IOuint32_tHCINTMSK;__IOuint32_tHCTSIZ;__IOuint32_tHCDMA;uint32_tReserved[2];}USB_OTG_HostChannelTypeDef;#defineFLASH_BASE(0x08000000UL)#defineFLASH_END(0x080FFFFFUL)#defineFLASH_BANK1_END(0x0807FFFFUL)#defineFLASH_BANK2_END(0x080FFFFFUL)#defineSRAM1_BASE(0x20000000UL)#defineSRAM2_BASE(0x10000000UL)#definePERIPH_BASE(0x40000000UL)#defineFMC_BASE(0x60000000UL)#defineQSPI_BASE(0x90000000UL)#defineFMC_R_BASE(0xA0000000UL)#defineQSPI_R_BASE(0xA0001000UL)#defineSRAM1_BB_BASE(0x22000000UL)#definePERIPH_BB_BASE(0x42000000UL)#defineSRAM_BASESRAM1_BASE#defineSRAM_BB_BASESRAM1_BB_BASE#defineSRAM1_SIZE_MAX(0x00040000UL)#defineSRAM2_SIZE(0x00010000UL)#defineFLASH_SIZE_DATA_REGISTER(0x1FFF75E0UL)#defineFLASH_SIZE(((((*((uint32_t*)FLASH_SIZE_DATA_REGISTER))&(0x0000FFFFU))==0x0000FFFFU))?(0x400U<<10U):\(((*((uint32_t*)FLASH_SIZE_DATA_REGISTER))&(0x0000FFFFU))<<10U))#defineAPB1PERIPH_BASEPERIPH_BASE#defineAPB2PERIPH_BASE(PERIPH_BASE+0x00010000UL)#defineAHB1PERIPH_BASE(PERIPH_BASE+0x00020000UL)#defineAHB2PERIPH_BASE(PERIPH_BASE+0x08000000UL)#defineFMC_BANK1FMC_BASE#defineFMC_BANK1_1FMC_BANK1#defineFMC_BANK1_2(FMC_BANK1+0x04000000UL)#defineFMC_BANK1_3(FMC_BANK1+0x08000000UL)#defineFMC_BANK1_4(FMC_BANK1+0x0C000000UL)#defineFMC_BANK3(FMC_BASE+0x20000000UL)#defineTIM2_BASE(APB1PERIPH_BASE+0x0000UL)#defineTIM3_BASE(APB1PERIPH_BASE+0x0400UL)#defineTIM4_BASE(APB1PERIPH_BASE+0x0800UL)#defineTIM5_BASE(APB1PERIPH_BASE+0x0C00UL)#defineTIM6_BASE(APB1PERIPH_BASE+0x1000UL)#defineTIM7_BASE(APB1PERIPH_BASE+0x1400UL)#defineLCD_BASE(APB1PERIPH_BASE+0x2400UL)#defineRTC_BASE(APB1PERIPH_BASE+0x2800UL)#defineWWDG_BASE(APB1PERIPH_BASE+0x2C00UL)#defineIWDG_BASE(APB1PERIPH_BASE+0x3000UL)#defineSPI2_BASE(APB1PERIPH_BASE+0x3800UL)#defineSPI3_BASE(APB1PERIPH_BASE+0x3C00UL)#defineUSART2_BASE(APB1PERIPH_BASE+0x4400UL)#defineUSART3_BASE(APB1PERIPH_BASE+0x4800UL)#defineUART4_BASE(APB1PERIPH_BASE+0x4C00UL)#defineUART5_BASE(APB1PERIPH_BASE+0x5000UL)#defineI2C1_BASE(APB1PERIPH_BASE+0x5400UL)#defineI2C2_BASE(APB1PERIPH_BASE+0x5800UL)#defineI2C3_BASE(APB1PERIPH_BASE+0x5C00UL)#defineCRS_BASE(APB1PERIPH_BASE+0x6000UL)#defineCAN1_BASE(APB1PERIPH_BASE+0x6400UL)#defineCAN2_BASE(APB1PERIPH_BASE+0x6800UL)#defineI2C4_BASE(APB1PERIPH_BASE+0x8400UL)#definePWR_BASE(APB1PERIPH_BASE+0x7000UL)#defineDAC_BASE(APB1PERIPH_BASE+0x7400UL)#defineDAC1_BASE(APB1PERIPH_BASE+0x7400UL)#defineOPAMP_BASE(APB1PERIPH_BASE+0x7800UL)#defineOPAMP1_BASE(APB1PERIPH_BASE+0x7800UL)#defineOPAMP2_BASE(APB1PERIPH_BASE+0x7810UL)#defineLPTIM1_BASE(APB1PERIPH_BASE+0x7C00UL)#defineLPUART1_BASE(APB1PERIPH_BASE+0x8000UL)#defineSWPMI1_BASE(APB1PERIPH_BASE+0x8800UL)#defineLPTIM2_BASE(APB1PERIPH_BASE+0x9400UL)#defineSYSCFG_BASE(APB2PERIPH_BASE+0x0000UL)#defineVREFBUF_BASE(APB2PERIPH_BASE+0x0030UL)#defineCOMP1_BASE(APB2PERIPH_BASE+0x0200UL)#defineCOMP2_BASE(APB2PERIPH_BASE+0x0204UL)#defineEXTI_BASE(APB2PERIPH_BASE+0x0400UL)#defineFIREWALL_BASE(APB2PERIPH_BASE+0x1C00UL)#defineSDMMC1_BASE(APB2PERIPH_BASE+0x2800UL)#defineTIM1_BASE(APB2PERIPH_BASE+0x2C00UL)#defineSPI1_BASE(APB2PERIPH_BASE+0x3000UL)#defineTIM8_BASE(APB2PERIPH_BASE+0x3400UL)#defineUSART1_BASE(APB2PERIPH_BASE+0x3800UL)#defineTIM15_BASE(APB2PERIPH_BASE+0x4000UL)#defineTIM16_BASE(APB2PERIPH_BASE+0x4400UL)#defineTIM17_BASE(APB2PERIPH_BASE+0x4800UL)#defineSAI1_BASE(APB2PERIPH_BASE+0x5400UL)#defineSAI1_Block_A_BASE(SAI1_BASE+0x0004UL)#defineSAI1_Block_B_BASE(SAI1_BASE+0x0024UL)#defineSAI2_BASE(APB2PERIPH_BASE+0x5800UL)#defineSAI2_Block_A_BASE(SAI2_BASE+0x0004UL)#defineSAI2_Block_B_BASE(SAI2_BASE+0x0024UL)#defineDFSDM1_BASE(APB2PERIPH_BASE+0x6000UL)#defineDFSDM1_Channel0_BASE(DFSDM1_BASE+0x0000UL)#defineDFSDM1_Channel1_BASE(DFSDM1_BASE+0x0020UL)#defineDFSDM1_Channel2_BASE(DFSDM1_BASE+0x0040UL)#defineDFSDM1_Channel3_BASE(DFSDM1_BASE+0x0060UL)#defineDFSDM1_Channel4_BASE(DFSDM1_BASE+0x0080UL)#defineDFSDM1_Channel5_BASE(DFSDM1_BASE+0x00A0UL)#defineDFSDM1_Channel6_BASE(DFSDM1_BASE+0x00C0UL)#defineDFSDM1_Channel7_BASE(DFSDM1_BASE+0x00E0UL)#defineDFSDM1_Filter0_BASE(DFSDM1_BASE+0x0100UL)#defineDFSDM1_Filter1_BASE(DFSDM1_BASE+0x0180UL)#defineDFSDM1_Filter2_BASE(DFSDM1_BASE+0x0200UL)#defineDFSDM1_Filter3_BASE(DFSDM1_BASE+0x0280UL)#defineDMA1_BASE(AHB1PERIPH_BASE)#defineDMA2_BASE(AHB1PERIPH_BASE+0x0400UL)#defineRCC_BASE(AHB1PERIPH_BASE+0x1000UL)#defineFLASH_R_BASE(AHB1PERIPH_BASE+0x2000UL)#defineCRC_BASE(AHB1PERIPH_BASE+0x3000UL)#defineTSC_BASE(AHB1PERIPH_BASE+0x4000UL)#defineDMA2D_BASE(AHB1PERIPH_BASE+0xB000UL)#defineDMA1_Channel1_BASE(DMA1_BASE+0x0008UL)#defineDMA1_Channel2_BASE(DMA1_BASE+0x001CUL)#defineDMA1_Channel3_BASE(DMA1_BASE+0x0030UL)#defineDMA1_Channel4_BASE(DMA1_BASE+0x0044UL)#defineDMA1_Channel5_BASE(DMA1_BASE+0x0058UL)#defineDMA1_Channel6_BASE(DMA1_BASE+0x006CUL)#defineDMA1_Channel7_BASE(DMA1_BASE+0x0080UL)#defineDMA1_CSELR_BASE(DMA1_BASE+0x00A8UL)#defineDMA2_Channel1_BASE(DMA2_BASE+0x0008UL)#defineDMA2_Channel2_BASE(DMA2_BASE+0x001CUL)#defineDMA2_Channel3_BASE(DMA2_BASE+0x0030UL)#defineDMA2_Channel4_BASE(DMA2_BASE+0x0044UL)#defineDMA2_Channel5_BASE(DMA2_BASE+0x0058UL)#defineDMA2_Channel6_BASE(DMA2_BASE+0x006CUL)#defineDMA2_Channel7_BASE(DMA2_BASE+0x0080UL)#defineDMA2_CSELR_BASE(DMA2_BASE+0x00A8UL)#defineGPIOA_BASE(AHB2PERIPH_BASE+0x0000UL)#defineGPIOB_BASE(AHB2PERIPH_BASE+0x0400UL)#defineGPIOC_BASE(AHB2PERIPH_BASE+0x0800UL)#defineGPIOD_BASE(AHB2PERIPH_BASE+0x0C00UL)#defineGPIOE_BASE(AHB2PERIPH_BASE+0x1000UL)#defineGPIOF_BASE(AHB2PERIPH_BASE+0x1400UL)#defineGPIOG_BASE(AHB2PERIPH_BASE+0x1800UL)#defineGPIOH_BASE(AHB2PERIPH_BASE+0x1C00UL)#defineGPIOI_BASE(AHB2PERIPH_BASE+0x2000UL)#defineUSBOTG_BASE(AHB2PERIPH_BASE+0x08000000UL)#defineADC1_BASE(AHB2PERIPH_BASE+0x08040000UL)#defineADC2_BASE(AHB2PERIPH_BASE+0x08040100UL)#defineADC3_BASE(AHB2PERIPH_BASE+0x08040200UL)#defineADC123_COMMON_BASE(AHB2PERIPH_BASE+0x08040300UL)#defineDCMI_BASE(AHB2PERIPH_BASE+0x08050000UL)#defineRNG_BASE(AHB2PERIPH_BASE+0x08060800UL)#defineFMC_Bank1_R_BASE(FMC_R_BASE+0x0000UL)#defineFMC_Bank1E_R_BASE(FMC_R_BASE+0x0104UL)#defineFMC_Bank3_R_BASE(FMC_R_BASE+0x0080UL)#defineDBGMCU_BASE(0xE0042000UL)#defineUSB_OTG_FS_PERIPH_BASE(0x50000000UL)#defineUSB_OTG_GLOBAL_BASE(0x00000000UL)#defineUSB_OTG_DEVICE_BASE(0x00000800UL)#defineUSB_OTG_IN_ENDPOINT_BASE(0x00000900UL)#defineUSB_OTG_OUT_ENDPOINT_BASE(0x00000B00UL)#defineUSB_OTG_EP_REG_SIZE(0x00000020UL)#defineUSB_OTG_HOST_BASE(0x00000400UL)#defineUSB_OTG_HOST_PORT_BASE(0x00000440UL)#defineUSB_OTG_HOST_CHANNEL_BASE(0x00000500UL)#defineUSB_OTG_HOST_CHANNEL_SIZE(0x00000020UL)#defineUSB_OTG_PCGCCTL_BASE(0x00000E00UL)#defineUSB_OTG_FIFO_BASE(0x00001000UL)#defineUSB_OTG_FIFO_SIZE(0x00001000UL)#definePACKAGE_BASE(0x1FFF7500UL)#defineUID_BASE(0x1FFF7590UL)#defineFLASHSIZE_BASE(0x1FFF75E0UL)#defineTIM2((TIM_TypeDef*)TIM2_BASE)#defineTIM3((TIM_TypeDef*)TIM3_BASE)#defineTIM4((TIM_TypeDef*)TIM4_BASE)#defineTIM5((TIM_TypeDef*)TIM5_BASE)#defineTIM6((TIM_TypeDef*)TIM6_BASE)#defineTIM7((TIM_TypeDef*)TIM7_BASE)#defineLCD((LCD_TypeDef*)LCD_BASE)#defineRTC((RTC_TypeDef*)RTC_BASE)#defineWWDG((WWDG_TypeDef*)WWDG_BASE)#defineIWDG((IWDG_TypeDef*)IWDG_BASE)#defineSPI2((SPI_TypeDef*)SPI2_BASE)#defineSPI3((SPI_TypeDef*)SPI3_BASE)#defineUSART2((USART_TypeDef*)USART2_BASE)#defineUSART3((USART_TypeDef*)USART3_BASE)#defineUART4((USART_TypeDef*)UART4_BASE)#defineUART5((USART_TypeDef*)UART5_BASE)#defineI2C1((I2C_TypeDef*)I2C1_BASE)#defineI2C2((I2C_TypeDef*)I2C2_BASE)#defineI2C3((I2C_TypeDef*)I2C3_BASE)#defineCRS((CRS_TypeDef*)CRS_BASE)#defineCAN((CAN_TypeDef*)CAN1_BASE)#defineCAN1((CAN_TypeDef*)CAN1_BASE)#defineCAN2((CAN_TypeDef*)CAN2_BASE)#defineI2C4((I2C_TypeDef*)I2C4_BASE)#definePWR((PWR_TypeDef*)PWR_BASE)#defineDAC((DAC_TypeDef*)DAC1_BASE)#defineDAC1((DAC_TypeDef*)DAC1_BASE)#defineOPAMP((OPAMP_TypeDef*)OPAMP_BASE)#defineOPAMP1((OPAMP_TypeDef*)OPAMP1_BASE)#defineOPAMP2((OPAMP_TypeDef*)OPAMP2_BASE)#defineOPAMP12_COMMON((OPAMP_Common_TypeDef*)OPAMP1_BASE)#defineLPTIM1((LPTIM_TypeDef*)LPTIM1_BASE)#defineLPUART1((USART_TypeDef*)LPUART1_BASE)#defineSWPMI1((SWPMI_TypeDef*)SWPMI1_BASE)#defineLPTIM2((LPTIM_TypeDef*)LPTIM2_BASE)#defineSYSCFG((SYSCFG_TypeDef*)SYSCFG_BASE)#defineVREFBUF((VREFBUF_TypeDef*)VREFBUF_BASE)#defineCOMP1((COMP_TypeDef*)COMP1_BASE)#defineCOMP2((COMP_TypeDef*)COMP2_BASE)#defineCOMP12_COMMON((COMP_Common_TypeDef*)COMP2_BASE)#defineEXTI((EXTI_TypeDef*)EXTI_BASE)#defineFIREWALL((FIREWALL_TypeDef*)FIREWALL_BASE)#defineSDMMC1((SDMMC_TypeDef*)SDMMC1_BASE)#defineTIM1((TIM_TypeDef*)TIM1_BASE)#defineSPI1((SPI_TypeDef*)SPI1_BASE)#defineTIM8((TIM_TypeDef*)TIM8_BASE)#defineUSART1((USART_TypeDef*)USART1_BASE)#defineTIM15((TIM_TypeDef*)TIM15_BASE)#defineTIM16((TIM_TypeDef*)TIM16_BASE)#defineTIM17((TIM_TypeDef*)TIM17_BASE)#defineSAI1((SAI_TypeDef*)SAI1_BASE)#defineSAI1_Block_A((SAI_Block_TypeDef*)SAI1_Block_A_BASE)#defineSAI1_Block_B((SAI_Block_TypeDef*)SAI1_Block_B_BASE)#defineSAI2((SAI_TypeDef*)SAI2_BASE)#defineSAI2_Block_A((SAI_Block_TypeDef*)SAI2_Block_A_BASE)#defineSAI2_Block_B((SAI_Block_TypeDef*)SAI2_Block_B_BASE)#defineDFSDM1_Channel0((DFSDM_Channel_TypeDef*)DFSDM1_Channel0_BASE)#defineDFSDM1_Channel1((DFSDM_Channel_TypeDef*)DFSDM1_Channel1_BASE)#defineDFSDM1_Channel2((DFSDM_Channel_TypeDef*)DFSDM1_Channel2_BASE)#defineDFSDM1_Channel3((DFSDM_Channel_TypeDef*)DFSDM1_Channel3_BASE)#defineDFSDM1_Channel4((DFSDM_Channel_TypeDef*)DFSDM1_Channel4_BASE)#defineDFSDM1_Channel5((DFSDM_Channel_TypeDef*)DFSDM1_Channel5_BASE)#defineDFSDM1_Channel6((DFSDM_Channel_TypeDef*)DFSDM1_Channel6_BASE)#defineDFSDM1_Channel7((DFSDM_Channel_TypeDef*)DFSDM1_Channel7_BASE)#defineDFSDM1_Filter0((DFSDM_Filter_TypeDef*)DFSDM1_Filter0_BASE)#defineDFSDM1_Filter1((DFSDM_Filter_TypeDef*)DFSDM1_Filter1_BASE)#defineDFSDM1_Filter2((DFSDM_Filter_TypeDef*)DFSDM1_Filter2_BASE)#defineDFSDM1_Filter3((DFSDM_Filter_TypeDef*)DFSDM1_Filter3_BASE)#defineDFSDM_Channel0DFSDM1_Channel0#defineDFSDM_Channel1DFSDM1_Channel1#defineDFSDM_Channel2DFSDM1_Channel2#defineDFSDM_Channel3DFSDM1_Channel3#defineDFSDM_Channel4DFSDM1_Channel4#defineDFSDM_Channel5DFSDM1_Channel5#defineDFSDM_Channel6DFSDM1_Channel6#defineDFSDM_Channel7DFSDM1_Channel7#defineDFSDM_Filter0DFSDM1_Filter0#defineDFSDM_Filter1DFSDM1_Filter1#defineDFSDM_Filter2DFSDM1_Filter2#defineDFSDM_Filter3DFSDM1_Filter3#defineDMA1((DMA_TypeDef*)DMA1_BASE)#defineDMA2((DMA_TypeDef*)DMA2_BASE)#defineRCC((RCC_TypeDef*)RCC_BASE)#defineFLASH((FLASH_TypeDef*)FLASH_R_BASE)#defineCRC((CRC_TypeDef*)CRC_BASE)#defineTSC((TSC_TypeDef*)TSC_BASE)#defineGPIOA((GPIO_TypeDef*)GPIOA_BASE)#defineGPIOB((GPIO_TypeDef*)GPIOB_BASE)#defineGPIOC((GPIO_TypeDef*)GPIOC_BASE)#defineGPIOD((GPIO_TypeDef*)GPIOD_BASE)#defineGPIOE((GPIO_TypeDef*)GPIOE_BASE)#defineGPIOF((GPIO_TypeDef*)GPIOF_BASE)#defineGPIOG((GPIO_TypeDef*)GPIOG_BASE)#defineGPIOH((GPIO_TypeDef*)GPIOH_BASE)#defineGPIOI((GPIO_TypeDef*)GPIOI_BASE)#defineADC1((ADC_TypeDef*)ADC1_BASE)#defineADC2((ADC_TypeDef*)ADC2_BASE)#defineADC3((ADC_TypeDef*)ADC3_BASE)#defineADC123_COMMON((ADC_Common_TypeDef*)ADC123_COMMON_BASE)#defineDCMI((DCMI_TypeDef*)DCMI_BASE)#defineDMA2D((DMA2D_TypeDef*)DMA2D_BASE)#defineRNG((RNG_TypeDef*)RNG_BASE)#defineDMA1_Channel1((DMA_Channel_TypeDef*)DMA1_Channel1_BASE)#defineDMA1_Channel2((DMA_Channel_TypeDef*)DMA1_Channel2_BASE)#defineDMA1_Channel3((DMA_Channel_TypeDef*)DMA1_Channel3_BASE)#defineDMA1_Channel4((DMA_Channel_TypeDef*)DMA1_Channel4_BASE)#defineDMA1_Channel5((DMA_Channel_TypeDef*)DMA1_Channel5_BASE)#defineDMA1_Channel6((DMA_Channel_TypeDef*)DMA1_Channel6_BASE)#defineDMA1_Channel7((DMA_Channel_TypeDef*)DMA1_Channel7_BASE)#defineDMA1_CSELR((DMA_Request_TypeDef*)DMA1_CSELR_BASE)#defineDMA2_Channel1((DMA_Channel_TypeDef*)DMA2_Channel1_BASE)#defineDMA2_Channel2((DMA_Channel_TypeDef*)DMA2_Channel2_BASE)#defineDMA2_Channel3((DMA_Channel_TypeDef*)DMA2_Channel3_BASE)#defineDMA2_Channel4((DMA_Channel_TypeDef*)DMA2_Channel4_BASE)#defineDMA2_Channel5((DMA_Channel_TypeDef*)DMA2_Channel5_BASE)#defineDMA2_Channel6((DMA_Channel_TypeDef*)DMA2_Channel6_BASE)#defineDMA2_Channel7((DMA_Channel_TypeDef*)DMA2_Channel7_BASE)#defineDMA2_CSELR((DMA_Request_TypeDef*)DMA2_CSELR_BASE)#defineFMC_Bank1_R((FMC_Bank1_TypeDef*)FMC_Bank1_R_BASE)#defineFMC_Bank1E_R((FMC_Bank1E_TypeDef*)FMC_Bank1E_R_BASE)#defineFMC_Bank3_R((FMC_Bank3_TypeDef*)FMC_Bank3_R_BASE)#defineQUADSPI((QUADSPI_TypeDef*)QSPI_R_BASE)#defineDBGMCU((DBGMCU_TypeDef*)DBGMCU_BASE)#defineUSB_OTG_FS((USB_OTG_GlobalTypeDef*)USB_OTG_FS_PERIPH_BASE)#defineLSI_STARTUP_TIME130U#defineADC_MULTIMODE_SUPPORT#defineADC_ISR_ADRDY_Pos(0U)#defineADC_ISR_ADRDY_Msk(0x1UL<<ADC_ISR_ADRDY_Pos)#defineADC_ISR_ADRDYADC_ISR_ADRDY_Msk#defineADC_ISR_EOSMP_Pos(1U)#defineADC_ISR_EOSMP_Msk(0x1UL<<ADC_ISR_EOSMP_Pos)#defineADC_ISR_EOSMPADC_ISR_EOSMP_Msk#defineADC_ISR_EOC_Pos(2U)#defineADC_ISR_EOC_Msk(0x1UL<<ADC_ISR_EOC_Pos)#defineADC_ISR_EOCADC_ISR_EOC_Msk#defineADC_ISR_EOS_Pos(3U)#defineADC_ISR_EOS_Msk(0x1UL<<ADC_ISR_EOS_Pos)#defineADC_ISR_EOSADC_ISR_EOS_Msk#defineADC_ISR_OVR_Pos(4U)#defineADC_ISR_OVR_Msk(0x1UL<<ADC_ISR_OVR_Pos)#defineADC_ISR_OVRADC_ISR_OVR_Msk#defineADC_ISR_JEOC_Pos(5U)#defineADC_ISR_JEOC_Msk(0x1UL<<ADC_ISR_JEOC_Pos)#defineADC_ISR_JEOCADC_ISR_JEOC_Msk#defineADC_ISR_JEOS_Pos(6U)#defineADC_ISR_JEOS_Msk(0x1UL<<ADC_ISR_JEOS_Pos)#defineADC_ISR_JEOSADC_ISR_JEOS_Msk#defineADC_ISR_AWD1_Pos(7U)#defineADC_ISR_AWD1_Msk(0x1UL<<ADC_ISR_AWD1_Pos)#defineADC_ISR_AWD1ADC_ISR_AWD1_Msk#defineADC_ISR_AWD2_Pos(8U)#defineADC_ISR_AWD2_Msk(0x1UL<<ADC_ISR_AWD2_Pos)#defineADC_ISR_AWD2ADC_ISR_AWD2_Msk#defineADC_ISR_AWD3_Pos(9U)#defineADC_ISR_AWD3_Msk(0x1UL<<ADC_ISR_AWD3_Pos)#defineADC_ISR_AWD3ADC_ISR_AWD3_Msk#defineADC_ISR_JQOVF_Pos(10U)#defineADC_ISR_JQOVF_Msk(0x1UL<<ADC_ISR_JQOVF_Pos)#defineADC_ISR_JQOVFADC_ISR_JQOVF_Msk#defineADC_IER_ADRDYIE_Pos(0U)#defineADC_IER_ADRDYIE_Msk(0x1UL<<ADC_IER_ADRDYIE_Pos)#defineADC_IER_ADRDYIEADC_IER_ADRDYIE_Msk#defineADC_IER_EOSMPIE_Pos(1U)#defineADC_IER_EOSMPIE_Msk(0x1UL<<ADC_IER_EOSMPIE_Pos)#defineADC_IER_EOSMPIEADC_IER_EOSMPIE_Msk#defineADC_IER_EOCIE_Pos(2U)#defineADC_IER_EOCIE_Msk(0x1UL<<ADC_IER_EOCIE_Pos)#defineADC_IER_EOCIEADC_IER_EOCIE_Msk#defineADC_IER_EOSIE_Pos(3U)#defineADC_IER_EOSIE_Msk(0x1UL<<ADC_IER_EOSIE_Pos)#defineADC_IER_EOSIEADC_IER_EOSIE_Msk#defineADC_IER_OVRIE_Pos(4U)#defineADC_IER_OVRIE_Msk(0x1UL<<ADC_IER_OVRIE_Pos)#defineADC_IER_OVRIEADC_IER_OVRIE_Msk#defineADC_IER_JEOCIE_Pos(5U)#defineADC_IER_JEOCIE_Msk(0x1UL<<ADC_IER_JEOCIE_Pos)#defineADC_IER_JEOCIEADC_IER_JEOCIE_Msk#defineADC_IER_JEOSIE_Pos(6U)#defineADC_IER_JEOSIE_Msk(0x1UL<<ADC_IER_JEOSIE_Pos)#defineADC_IER_JEOSIEADC_IER_JEOSIE_Msk#defineADC_IER_AWD1IE_Pos(7U)#defineADC_IER_AWD1IE_Msk(0x1UL<<ADC_IER_AWD1IE_Pos)#defineADC_IER_AWD1IEADC_IER_AWD1IE_Msk#defineADC_IER_AWD2IE_Pos(8U)#defineADC_IER_AWD2IE_Msk(0x1UL<<ADC_IER_AWD2IE_Pos)#defineADC_IER_AWD2IEADC_IER_AWD2IE_Msk#defineADC_IER_AWD3IE_Pos(9U)#defineADC_IER_AWD3IE_Msk(0x1UL<<ADC_IER_AWD3IE_Pos)#defineADC_IER_AWD3IEADC_IER_AWD3IE_Msk#defineADC_IER_JQOVFIE_Pos(10U)#defineADC_IER_JQOVFIE_Msk(0x1UL<<ADC_IER_JQOVFIE_Pos)#defineADC_IER_JQOVFIEADC_IER_JQOVFIE_Msk#defineADC_IER_ADRDY(ADC_IER_ADRDYIE)#defineADC_IER_EOSMP(ADC_IER_EOSMPIE)#defineADC_IER_EOC(ADC_IER_EOCIE)#defineADC_IER_EOS(ADC_IER_EOSIE)#defineADC_IER_OVR(ADC_IER_OVRIE)#defineADC_IER_JEOC(ADC_IER_JEOCIE)#defineADC_IER_JEOS(ADC_IER_JEOSIE)#defineADC_IER_AWD1(ADC_IER_AWD1IE)#defineADC_IER_AWD2(ADC_IER_AWD2IE)#defineADC_IER_AWD3(ADC_IER_AWD3IE)#defineADC_IER_JQOVF(ADC_IER_JQOVFIE)#defineADC_CR_ADEN_Pos(0U)#defineADC_CR_ADEN_Msk(0x1UL<<ADC_CR_ADEN_Pos)#defineADC_CR_ADENADC_CR_ADEN_Msk#defineADC_CR_ADDIS_Pos(1U)#defineADC_CR_ADDIS_Msk(0x1UL<<ADC_CR_ADDIS_Pos)#defineADC_CR_ADDISADC_CR_ADDIS_Msk#defineADC_CR_ADSTART_Pos(2U)#defineADC_CR_ADSTART_Msk(0x1UL<<ADC_CR_ADSTART_Pos)#defineADC_CR_ADSTARTADC_CR_ADSTART_Msk#defineADC_CR_JADSTART_Pos(3U)#defineADC_CR_JADSTART_Msk(0x1UL<<ADC_CR_JADSTART_Pos)#defineADC_CR_JADSTARTADC_CR_JADSTART_Msk#defineADC_CR_ADSTP_Pos(4U)#defineADC_CR_ADSTP_Msk(0x1UL<<ADC_CR_ADSTP_Pos)#defineADC_CR_ADSTPADC_CR_ADSTP_Msk#defineADC_CR_JADSTP_Pos(5U)#defineADC_CR_JADSTP_Msk(0x1UL<<ADC_CR_JADSTP_Pos)#defineADC_CR_JADSTPADC_CR_JADSTP_Msk#defineADC_CR_ADVREGEN_Pos(28U)#defineADC_CR_ADVREGEN_Msk(0x1UL<<ADC_CR_ADVREGEN_Pos)#defineADC_CR_ADVREGENADC_CR_ADVREGEN_Msk#defineADC_CR_DEEPPWD_Pos(29U)#defineADC_CR_DEEPPWD_Msk(0x1UL<<ADC_CR_DEEPPWD_Pos)#defineADC_CR_DEEPPWDADC_CR_DEEPPWD_Msk#defineADC_CR_ADCALDIF_Pos(30U)#defineADC_CR_ADCALDIF_Msk(0x1UL<<ADC_CR_ADCALDIF_Pos)#defineADC_CR_ADCALDIFADC_CR_ADCALDIF_Msk#defineADC_CR_ADCAL_Pos(31U)#defineADC_CR_ADCAL_Msk(0x1UL<<ADC_CR_ADCAL_Pos)#defineADC_CR_ADCALADC_CR_ADCAL_Msk#defineADC_CFGR_DMAEN_Pos(0U)#defineADC_CFGR_DMAEN_Msk(0x1UL<<ADC_CFGR_DMAEN_Pos)#defineADC_CFGR_DMAENADC_CFGR_DMAEN_Msk#defineADC_CFGR_DMACFG_Pos(1U)#defineADC_CFGR_DMACFG_Msk(0x1UL<<ADC_CFGR_DMACFG_Pos)#defineADC_CFGR_DMACFGADC_CFGR_DMACFG_Msk#defineADC_CFGR_DFSDMCFG_Pos(2U)#defineADC_CFGR_DFSDMCFG_Msk(0x1UL<<ADC_CFGR_DFSDMCFG_Pos)#defineADC_CFGR_DFSDMCFGADC_CFGR_DFSDMCFG_Msk#defineADC_CFGR_RES_Pos(3U)#defineADC_CFGR_RES_Msk(0x3UL<<ADC_CFGR_RES_Pos)#defineADC_CFGR_RESADC_CFGR_RES_Msk#defineADC_CFGR_RES_0(0x1UL<<ADC_CFGR_RES_Pos)#defineADC_CFGR_RES_1(0x2UL<<ADC_CFGR_RES_Pos)#defineADC_CFGR_ALIGN_Pos(5U)#defineADC_CFGR_ALIGN_Msk(0x1UL<<ADC_CFGR_ALIGN_Pos)#defineADC_CFGR_ALIGNADC_CFGR_ALIGN_Msk#defineADC_CFGR_EXTSEL_Pos(6U)#defineADC_CFGR_EXTSEL_Msk(0xFUL<<ADC_CFGR_EXTSEL_Pos)#defineADC_CFGR_EXTSELADC_CFGR_EXTSEL_Msk#defineADC_CFGR_EXTSEL_0(0x1UL<<ADC_CFGR_EXTSEL_Pos)#defineADC_CFGR_EXTSEL_1(0x2UL<<ADC_CFGR_EXTSEL_Pos)#defineADC_CFGR_EXTSEL_2(0x4UL<<ADC_CFGR_EXTSEL_Pos)#defineADC_CFGR_EXTSEL_3(0x8UL<<ADC_CFGR_EXTSEL_Pos)#defineADC_CFGR_EXTEN_Pos(10U)#defineADC_CFGR_EXTEN_Msk(0x3UL<<ADC_CFGR_EXTEN_Pos)#defineADC_CFGR_EXTENADC_CFGR_EXTEN_Msk#defineADC_CFGR_EXTEN_0(0x1UL<<ADC_CFGR_EXTEN_Pos)#defineADC_CFGR_EXTEN_1(0x2UL<<ADC_CFGR_EXTEN_Pos)#defineADC_CFGR_OVRMOD_Pos(12U)#defineADC_CFGR_OVRMOD_Msk(0x1UL<<ADC_CFGR_OVRMOD_Pos)#defineADC_CFGR_OVRMODADC_CFGR_OVRMOD_Msk#defineADC_CFGR_CONT_Pos(13U)#defineADC_CFGR_CONT_Msk(0x1UL<<ADC_CFGR_CONT_Pos)#defineADC_CFGR_CONTADC_CFGR_CONT_Msk#defineADC_CFGR_AUTDLY_Pos(14U)#defineADC_CFGR_AUTDLY_Msk(0x1UL<<ADC_CFGR_AUTDLY_Pos)#defineADC_CFGR_AUTDLYADC_CFGR_AUTDLY_Msk#defineADC_CFGR_DISCEN_Pos(16U)#defineADC_CFGR_DISCEN_Msk(0x1UL<<ADC_CFGR_DISCEN_Pos)#defineADC_CFGR_DISCENADC_CFGR_DISCEN_Msk#defineADC_CFGR_DISCNUM_Pos(17U)#defineADC_CFGR_DISCNUM_Msk(0x7UL<<ADC_CFGR_DISCNUM_Pos)#defineADC_CFGR_DISCNUMADC_CFGR_DISCNUM_Msk#defineADC_CFGR_DISCNUM_0(0x1UL<<ADC_CFGR_DISCNUM_Pos)#defineADC_CFGR_DISCNUM_1(0x2UL<<ADC_CFGR_DISCNUM_Pos)#defineADC_CFGR_DISCNUM_2(0x4UL<<ADC_CFGR_DISCNUM_Pos)#defineADC_CFGR_JDISCEN_Pos(20U)#defineADC_CFGR_JDISCEN_Msk(0x1UL<<ADC_CFGR_JDISCEN_Pos)#defineADC_CFGR_JDISCENADC_CFGR_JDISCEN_Msk#defineADC_CFGR_JQM_Pos(21U)#defineADC_CFGR_JQM_Msk(0x1UL<<ADC_CFGR_JQM_Pos)#defineADC_CFGR_JQMADC_CFGR_JQM_Msk#defineADC_CFGR_AWD1SGL_Pos(22U)#defineADC_CFGR_AWD1SGL_Msk(0x1UL<<ADC_CFGR_AWD1SGL_Pos)#defineADC_CFGR_AWD1SGLADC_CFGR_AWD1SGL_Msk#defineADC_CFGR_AWD1EN_Pos(23U)#defineADC_CFGR_AWD1EN_Msk(0x1UL<<ADC_CFGR_AWD1EN_Pos)#defineADC_CFGR_AWD1ENADC_CFGR_AWD1EN_Msk#defineADC_CFGR_JAWD1EN_Pos(24U)#defineADC_CFGR_JAWD1EN_Msk(0x1UL<<ADC_CFGR_JAWD1EN_Pos)#defineADC_CFGR_JAWD1ENADC_CFGR_JAWD1EN_Msk#defineADC_CFGR_JAUTO_Pos(25U)#defineADC_CFGR_JAUTO_Msk(0x1UL<<ADC_CFGR_JAUTO_Pos)#defineADC_CFGR_JAUTOADC_CFGR_JAUTO_Msk#defineADC_CFGR_AWD1CH_Pos(26U)#defineADC_CFGR_AWD1CH_Msk(0x1FUL<<ADC_CFGR_AWD1CH_Pos)#defineADC_CFGR_AWD1CHADC_CFGR_AWD1CH_Msk#defineADC_CFGR_AWD1CH_0(0x01UL<<ADC_CFGR_AWD1CH_Pos)#defineADC_CFGR_AWD1CH_1(0x02UL<<ADC_CFGR_AWD1CH_Pos)#defineADC_CFGR_AWD1CH_2(0x04UL<<ADC_CFGR_AWD1CH_Pos)#defineADC_CFGR_AWD1CH_3(0x08UL<<ADC_CFGR_AWD1CH_Pos)#defineADC_CFGR_AWD1CH_4(0x10UL<<ADC_CFGR_AWD1CH_Pos)#defineADC_CFGR_JQDIS_Pos(31U)#defineADC_CFGR_JQDIS_Msk(0x1UL<<ADC_CFGR_JQDIS_Pos)#defineADC_CFGR_JQDISADC_CFGR_JQDIS_Msk#defineADC_CFGR2_ROVSE_Pos(0U)#defineADC_CFGR2_ROVSE_Msk(0x1UL<<ADC_CFGR2_ROVSE_Pos)#defineADC_CFGR2_ROVSEADC_CFGR2_ROVSE_Msk#defineADC_CFGR2_JOVSE_Pos(1U)#defineADC_CFGR2_JOVSE_Msk(0x1UL<<ADC_CFGR2_JOVSE_Pos)#defineADC_CFGR2_JOVSEADC_CFGR2_JOVSE_Msk#defineADC_CFGR2_OVSR_Pos(2U)#defineADC_CFGR2_OVSR_Msk(0x7UL<<ADC_CFGR2_OVSR_Pos)#defineADC_CFGR2_OVSRADC_CFGR2_OVSR_Msk#defineADC_CFGR2_OVSR_0(0x1UL<<ADC_CFGR2_OVSR_Pos)#defineADC_CFGR2_OVSR_1(0x2UL<<ADC_CFGR2_OVSR_Pos)#defineADC_CFGR2_OVSR_2(0x4UL<<ADC_CFGR2_OVSR_Pos)#defineADC_CFGR2_OVSS_Pos(5U)#defineADC_CFGR2_OVSS_Msk(0xFUL<<ADC_CFGR2_OVSS_Pos)#defineADC_CFGR2_OVSSADC_CFGR2_OVSS_Msk#defineADC_CFGR2_OVSS_0(0x1UL<<ADC_CFGR2_OVSS_Pos)#defineADC_CFGR2_OVSS_1(0x2UL<<ADC_CFGR2_OVSS_Pos)#defineADC_CFGR2_OVSS_2(0x4UL<<ADC_CFGR2_OVSS_Pos)#defineADC_CFGR2_OVSS_3(0x8UL<<ADC_CFGR2_OVSS_Pos)#defineADC_CFGR2_TROVS_Pos(9U)#defineADC_CFGR2_TROVS_Msk(0x1UL<<ADC_CFGR2_TROVS_Pos)#defineADC_CFGR2_TROVSADC_CFGR2_TROVS_Msk#defineADC_CFGR2_ROVSM_Pos(10U)#defineADC_CFGR2_ROVSM_Msk(0x1UL<<ADC_CFGR2_ROVSM_Pos)#defineADC_CFGR2_ROVSMADC_CFGR2_ROVSM_Msk#defineADC_SMPR1_SMP0_Pos(0U)#defineADC_SMPR1_SMP0_Msk(0x7UL<<ADC_SMPR1_SMP0_Pos)#defineADC_SMPR1_SMP0ADC_SMPR1_SMP0_Msk#defineADC_SMPR1_SMP0_0(0x1UL<<ADC_SMPR1_SMP0_Pos)#defineADC_SMPR1_SMP0_1(0x2UL<<ADC_SMPR1_SMP0_Pos)#defineADC_SMPR1_SMP0_2(0x4UL<<ADC_SMPR1_SMP0_Pos)#defineADC_SMPR1_SMP1_Pos(3U)#defineADC_SMPR1_SMP1_Msk(0x7UL<<ADC_SMPR1_SMP1_Pos)#defineADC_SMPR1_SMP1ADC_SMPR1_SMP1_Msk#defineADC_SMPR1_SMP1_0(0x1UL<<ADC_SMPR1_SMP1_Pos)#defineADC_SMPR1_SMP1_1(0x2UL<<ADC_SMPR1_SMP1_Pos)#defineADC_SMPR1_SMP1_2(0x4UL<<ADC_SMPR1_SMP1_Pos)#defineADC_SMPR1_SMP2_Pos(6U)#defineADC_SMPR1_SMP2_Msk(0x7UL<<ADC_SMPR1_SMP2_Pos)#defineADC_SMPR1_SMP2ADC_SMPR1_SMP2_Msk#defineADC_SMPR1_SMP2_0(0x1UL<<ADC_SMPR1_SMP2_Pos)#defineADC_SMPR1_SMP2_1(0x2UL<<ADC_SMPR1_SMP2_Pos)#defineADC_SMPR1_SMP2_2(0x4UL<<ADC_SMPR1_SMP2_Pos)#defineADC_SMPR1_SMP3_Pos(9U)#defineADC_SMPR1_SMP3_Msk(0x7UL<<ADC_SMPR1_SMP3_Pos)#defineADC_SMPR1_SMP3ADC_SMPR1_SMP3_Msk#defineADC_SMPR1_SMP3_0(0x1UL<<ADC_SMPR1_SMP3_Pos)#defineADC_SMPR1_SMP3_1(0x2UL<<ADC_SMPR1_SMP3_Pos)#defineADC_SMPR1_SMP3_2(0x4UL<<ADC_SMPR1_SMP3_Pos)#defineADC_SMPR1_SMP4_Pos(12U)#defineADC_SMPR1_SMP4_Msk(0x7UL<<ADC_SMPR1_SMP4_Pos)#defineADC_SMPR1_SMP4ADC_SMPR1_SMP4_Msk#defineADC_SMPR1_SMP4_0(0x1UL<<ADC_SMPR1_SMP4_Pos)#defineADC_SMPR1_SMP4_1(0x2UL<<ADC_SMPR1_SMP4_Pos)#defineADC_SMPR1_SMP4_2(0x4UL<<ADC_SMPR1_SMP4_Pos)#defineADC_SMPR1_SMP5_Pos(15U)#defineADC_SMPR1_SMP5_Msk(0x7UL<<ADC_SMPR1_SMP5_Pos)#defineADC_SMPR1_SMP5ADC_SMPR1_SMP5_Msk#defineADC_SMPR1_SMP5_0(0x1UL<<ADC_SMPR1_SMP5_Pos)#defineADC_SMPR1_SMP5_1(0x2UL<<ADC_SMPR1_SMP5_Pos)#defineADC_SMPR1_SMP5_2(0x4UL<<ADC_SMPR1_SMP5_Pos)#defineADC_SMPR1_SMP6_Pos(18U)#defineADC_SMPR1_SMP6_Msk(0x7UL<<ADC_SMPR1_SMP6_Pos)#defineADC_SMPR1_SMP6ADC_SMPR1_SMP6_Msk#defineADC_SMPR1_SMP6_0(0x1UL<<ADC_SMPR1_SMP6_Pos)#defineADC_SMPR1_SMP6_1(0x2UL<<ADC_SMPR1_SMP6_Pos)#defineADC_SMPR1_SMP6_2(0x4UL<<ADC_SMPR1_SMP6_Pos)#defineADC_SMPR1_SMP7_Pos(21U)#defineADC_SMPR1_SMP7_Msk(0x7UL<<ADC_SMPR1_SMP7_Pos)#defineADC_SMPR1_SMP7ADC_SMPR1_SMP7_Msk#defineADC_SMPR1_SMP7_0(0x1UL<<ADC_SMPR1_SMP7_Pos)#defineADC_SMPR1_SMP7_1(0x2UL<<ADC_SMPR1_SMP7_Pos)#defineADC_SMPR1_SMP7_2(0x4UL<<ADC_SMPR1_SMP7_Pos)#defineADC_SMPR1_SMP8_Pos(24U)#defineADC_SMPR1_SMP8_Msk(0x7UL<<ADC_SMPR1_SMP8_Pos)#defineADC_SMPR1_SMP8ADC_SMPR1_SMP8_Msk#defineADC_SMPR1_SMP8_0(0x1UL<<ADC_SMPR1_SMP8_Pos)#defineADC_SMPR1_SMP8_1(0x2UL<<ADC_SMPR1_SMP8_Pos)#defineADC_SMPR1_SMP8_2(0x4UL<<ADC_SMPR1_SMP8_Pos)#defineADC_SMPR1_SMP9_Pos(27U)#defineADC_SMPR1_SMP9_Msk(0x7UL<<ADC_SMPR1_SMP9_Pos)#defineADC_SMPR1_SMP9ADC_SMPR1_SMP9_Msk#defineADC_SMPR1_SMP9_0(0x1UL<<ADC_SMPR1_SMP9_Pos)#defineADC_SMPR1_SMP9_1(0x2UL<<ADC_SMPR1_SMP9_Pos)#defineADC_SMPR1_SMP9_2(0x4UL<<ADC_SMPR1_SMP9_Pos)#defineADC_SMPR1_SMPPLUS_Pos(31U)#defineADC_SMPR1_SMPPLUS_Msk(0x1UL<<ADC_SMPR1_SMPPLUS_Pos)#defineADC_SMPR1_SMPPLUSADC_SMPR1_SMPPLUS_Msk#defineADC_SMPR2_SMP10_Pos(0U)#defineADC_SMPR2_SMP10_Msk(0x7UL<<ADC_SMPR2_SMP10_Pos)#defineADC_SMPR2_SMP10ADC_SMPR2_SMP10_Msk#defineADC_SMPR2_SMP10_0(0x1UL<<ADC_SMPR2_SMP10_Pos)#defineADC_SMPR2_SMP10_1(0x2UL<<ADC_SMPR2_SMP10_Pos)#defineADC_SMPR2_SMP10_2(0x4UL<<ADC_SMPR2_SMP10_Pos)#defineADC_SMPR2_SMP11_Pos(3U)#defineADC_SMPR2_SMP11_Msk(0x7UL<<ADC_SMPR2_SMP11_Pos)#defineADC_SMPR2_SMP11ADC_SMPR2_SMP11_Msk#defineADC_SMPR2_SMP11_0(0x1UL<<ADC_SMPR2_SMP11_Pos)#defineADC_SMPR2_SMP11_1(0x2UL<<ADC_SMPR2_SMP11_Pos)#defineADC_SMPR2_SMP11_2(0x4UL<<ADC_SMPR2_SMP11_Pos)#defineADC_SMPR2_SMP12_Pos(6U)#defineADC_SMPR2_SMP12_Msk(0x7UL<<ADC_SMPR2_SMP12_Pos)#defineADC_SMPR2_SMP12ADC_SMPR2_SMP12_Msk#defineADC_SMPR2_SMP12_0(0x1UL<<ADC_SMPR2_SMP12_Pos)#defineADC_SMPR2_SMP12_1(0x2UL<<ADC_SMPR2_SMP12_Pos)#defineADC_SMPR2_SMP12_2(0x4UL<<ADC_SMPR2_SMP12_Pos)#defineADC_SMPR2_SMP13_Pos(9U)#defineADC_SMPR2_SMP13_Msk(0x7UL<<ADC_SMPR2_SMP13_Pos)#defineADC_SMPR2_SMP13ADC_SMPR2_SMP13_Msk#defineADC_SMPR2_SMP13_0(0x1UL<<ADC_SMPR2_SMP13_Pos)#defineADC_SMPR2_SMP13_1(0x2UL<<ADC_SMPR2_SMP13_Pos)#defineADC_SMPR2_SMP13_2(0x4UL<<ADC_SMPR2_SMP13_Pos)#defineADC_SMPR2_SMP14_Pos(12U)#defineADC_SMPR2_SMP14_Msk(0x7UL<<ADC_SMPR2_SMP14_Pos)#defineADC_SMPR2_SMP14ADC_SMPR2_SMP14_Msk#defineADC_SMPR2_SMP14_0(0x1UL<<ADC_SMPR2_SMP14_Pos)#defineADC_SMPR2_SMP14_1(0x2UL<<ADC_SMPR2_SMP14_Pos)#defineADC_SMPR2_SMP14_2(0x4UL<<ADC_SMPR2_SMP14_Pos)#defineADC_SMPR2_SMP15_Pos(15U)#defineADC_SMPR2_SMP15_Msk(0x7UL<<ADC_SMPR2_SMP15_Pos)#defineADC_SMPR2_SMP15ADC_SMPR2_SMP15_Msk#defineADC_SMPR2_SMP15_0(0x1UL<<ADC_SMPR2_SMP15_Pos)#defineADC_SMPR2_SMP15_1(0x2UL<<ADC_SMPR2_SMP15_Pos)#defineADC_SMPR2_SMP15_2(0x4UL<<ADC_SMPR2_SMP15_Pos)#defineADC_SMPR2_SMP16_Pos(18U)#defineADC_SMPR2_SMP16_Msk(0x7UL<<ADC_SMPR2_SMP16_Pos)#defineADC_SMPR2_SMP16ADC_SMPR2_SMP16_Msk#defineADC_SMPR2_SMP16_0(0x1UL<<ADC_SMPR2_SMP16_Pos)#defineADC_SMPR2_SMP16_1(0x2UL<<ADC_SMPR2_SMP16_Pos)#defineADC_SMPR2_SMP16_2(0x4UL<<ADC_SMPR2_SMP16_Pos)#defineADC_SMPR2_SMP17_Pos(21U)#defineADC_SMPR2_SMP17_Msk(0x7UL<<ADC_SMPR2_SMP17_Pos)#defineADC_SMPR2_SMP17ADC_SMPR2_SMP17_Msk#defineADC_SMPR2_SMP17_0(0x1UL<<ADC_SMPR2_SMP17_Pos)#defineADC_SMPR2_SMP17_1(0x2UL<<ADC_SMPR2_SMP17_Pos)#defineADC_SMPR2_SMP17_2(0x4UL<<ADC_SMPR2_SMP17_Pos)#defineADC_SMPR2_SMP18_Pos(24U)#defineADC_SMPR2_SMP18_Msk(0x7UL<<ADC_SMPR2_SMP18_Pos)#defineADC_SMPR2_SMP18ADC_SMPR2_SMP18_Msk#defineADC_SMPR2_SMP18_0(0x1UL<<ADC_SMPR2_SMP18_Pos)#defineADC_SMPR2_SMP18_1(0x2UL<<ADC_SMPR2_SMP18_Pos)#defineADC_SMPR2_SMP18_2(0x4UL<<ADC_SMPR2_SMP18_Pos)#defineADC_TR1_LT1_Pos(0U)#defineADC_TR1_LT1_Msk(0xFFFUL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1ADC_TR1_LT1_Msk#defineADC_TR1_LT1_0(0x001UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_1(0x002UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_2(0x004UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_3(0x008UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_4(0x010UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_5(0x020UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_6(0x040UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_7(0x080UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_8(0x100UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_9(0x200UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_10(0x400UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_LT1_11(0x800UL<<ADC_TR1_LT1_Pos)#defineADC_TR1_HT1_Pos(16U)#defineADC_TR1_HT1_Msk(0xFFFUL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1ADC_TR1_HT1_Msk#defineADC_TR1_HT1_0(0x001UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_1(0x002UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_2(0x004UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_3(0x008UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_4(0x010UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_5(0x020UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_6(0x040UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_7(0x080UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_8(0x100UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_9(0x200UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_10(0x400UL<<ADC_TR1_HT1_Pos)#defineADC_TR1_HT1_11(0x800UL<<ADC_TR1_HT1_Pos)#defineADC_TR2_LT2_Pos(0U)#defineADC_TR2_LT2_Msk(0xFFUL<<ADC_TR2_LT2_Pos)#defineADC_TR2_LT2ADC_TR2_LT2_Msk#defineADC_TR2_LT2_0(0x01UL<<ADC_TR2_LT2_Pos)#defineADC_TR2_LT2_1(0x02UL<<ADC_TR2_LT2_Pos)#defineADC_TR2_LT2_2(0x04UL<<ADC_TR2_LT2_Pos)#defineADC_TR2_LT2_3(0x08UL<<ADC_TR2_LT2_Pos)#defineADC_TR2_LT2_4(0x10UL<<ADC_TR2_LT2_Pos)#defineADC_TR2_LT2_5(0x20UL<<ADC_TR2_LT2_Pos)#defineADC_TR2_LT2_6(0x40UL<<ADC_TR2_LT2_Pos)#defineADC_TR2_LT2_7(0x80UL<<ADC_TR2_LT2_Pos)#defineADC_TR2_HT2_Pos(16U)#defineADC_TR2_HT2_Msk(0xFFUL<<ADC_TR2_HT2_Pos)#defineADC_TR2_HT2ADC_TR2_HT2_Msk#defineADC_TR2_HT2_0(0x01UL<<ADC_TR2_HT2_Pos)#defineADC_TR2_HT2_1(0x02UL<<ADC_TR2_HT2_Pos)#defineADC_TR2_HT2_2(0x04UL<<ADC_TR2_HT2_Pos)#defineADC_TR2_HT2_3(0x08UL<<ADC_TR2_HT2_Pos)#defineADC_TR2_HT2_4(0x10UL<<ADC_TR2_HT2_Pos)#defineADC_TR2_HT2_5(0x20UL<<ADC_TR2_HT2_Pos)#defineADC_TR2_HT2_6(0x40UL<<ADC_TR2_HT2_Pos)#defineADC_TR2_HT2_7(0x80UL<<ADC_TR2_HT2_Pos)#defineADC_TR3_LT3_Pos(0U)#defineADC_TR3_LT3_Msk(0xFFUL<<ADC_TR3_LT3_Pos)#defineADC_TR3_LT3ADC_TR3_LT3_Msk#defineADC_TR3_LT3_0(0x01UL<<ADC_TR3_LT3_Pos)#defineADC_TR3_LT3_1(0x02UL<<ADC_TR3_LT3_Pos)#defineADC_TR3_LT3_2(0x04UL<<ADC_TR3_LT3_Pos)#defineADC_TR3_LT3_3(0x08UL<<ADC_TR3_LT3_Pos)#defineADC_TR3_LT3_4(0x10UL<<ADC_TR3_LT3_Pos)#defineADC_TR3_LT3_5(0x20UL<<ADC_TR3_LT3_Pos)#defineADC_TR3_LT3_6(0x40UL<<ADC_TR3_LT3_Pos)#defineADC_TR3_LT3_7(0x80UL<<ADC_TR3_LT3_Pos)#defineADC_TR3_HT3_Pos(16U)#defineADC_TR3_HT3_Msk(0xFFUL<<ADC_TR3_HT3_Pos)#defineADC_TR3_HT3ADC_TR3_HT3_Msk#defineADC_TR3_HT3_0(0x01UL<<ADC_TR3_HT3_Pos)#defineADC_TR3_HT3_1(0x02UL<<ADC_TR3_HT3_Pos)#defineADC_TR3_HT3_2(0x04UL<<ADC_TR3_HT3_Pos)#defineADC_TR3_HT3_3(0x08UL<<ADC_TR3_HT3_Pos)#defineADC_TR3_HT3_4(0x10UL<<ADC_TR3_HT3_Pos)#defineADC_TR3_HT3_5(0x20UL<<ADC_TR3_HT3_Pos)#defineADC_TR3_HT3_6(0x40UL<<ADC_TR3_HT3_Pos)#defineADC_TR3_HT3_7(0x80UL<<ADC_TR3_HT3_Pos)#defineADC_SQR1_L_Pos(0U)#defineADC_SQR1_L_Msk(0xFUL<<ADC_SQR1_L_Pos)#defineADC_SQR1_LADC_SQR1_L_Msk#defineADC_SQR1_L_0(0x1UL<<ADC_SQR1_L_Pos)#defineADC_SQR1_L_1(0x2UL<<ADC_SQR1_L_Pos)#defineADC_SQR1_L_2(0x4UL<<ADC_SQR1_L_Pos)#defineADC_SQR1_L_3(0x8UL<<ADC_SQR1_L_Pos)#defineADC_SQR1_SQ1_Pos(6U)#defineADC_SQR1_SQ1_Msk(0x1FUL<<ADC_SQR1_SQ1_Pos)#defineADC_SQR1_SQ1ADC_SQR1_SQ1_Msk#defineADC_SQR1_SQ1_0(0x01UL<<ADC_SQR1_SQ1_Pos)#defineADC_SQR1_SQ1_1(0x02UL<<ADC_SQR1_SQ1_Pos)#defineADC_SQR1_SQ1_2(0x04UL<<ADC_SQR1_SQ1_Pos)#defineADC_SQR1_SQ1_3(0x08UL<<ADC_SQR1_SQ1_Pos)#defineADC_SQR1_SQ1_4(0x10UL<<ADC_SQR1_SQ1_Pos)#defineADC_SQR1_SQ2_Pos(12U)#defineADC_SQR1_SQ2_Msk(0x1FUL<<ADC_SQR1_SQ2_Pos)#defineADC_SQR1_SQ2ADC_SQR1_SQ2_Msk#defineADC_SQR1_SQ2_0(0x01UL<<ADC_SQR1_SQ2_Pos)#defineADC_SQR1_SQ2_1(0x02UL<<ADC_SQR1_SQ2_Pos)#defineADC_SQR1_SQ2_2(0x04UL<<ADC_SQR1_SQ2_Pos)#defineADC_SQR1_SQ2_3(0x08UL<<ADC_SQR1_SQ2_Pos)#defineADC_SQR1_SQ2_4(0x10UL<<ADC_SQR1_SQ2_Pos)#defineADC_SQR1_SQ3_Pos(18U)#defineADC_SQR1_SQ3_Msk(0x1FUL<<ADC_SQR1_SQ3_Pos)#defineADC_SQR1_SQ3ADC_SQR1_SQ3_Msk#defineADC_SQR1_SQ3_0(0x01UL<<ADC_SQR1_SQ3_Pos)#defineADC_SQR1_SQ3_1(0x02UL<<ADC_SQR1_SQ3_Pos)#defineADC_SQR1_SQ3_2(0x04UL<<ADC_SQR1_SQ3_Pos)#defineADC_SQR1_SQ3_3(0x08UL<<ADC_SQR1_SQ3_Pos)#defineADC_SQR1_SQ3_4(0x10UL<<ADC_SQR1_SQ3_Pos)#defineADC_SQR1_SQ4_Pos(24U)#defineADC_SQR1_SQ4_Msk(0x1FUL<<ADC_SQR1_SQ4_Pos)#defineADC_SQR1_SQ4ADC_SQR1_SQ4_Msk#defineADC_SQR1_SQ4_0(0x01UL<<ADC_SQR1_SQ4_Pos)#defineADC_SQR1_SQ4_1(0x02UL<<ADC_SQR1_SQ4_Pos)#defineADC_SQR1_SQ4_2(0x04UL<<ADC_SQR1_SQ4_Pos)#defineADC_SQR1_SQ4_3(0x08UL<<ADC_SQR1_SQ4_Pos)#defineADC_SQR1_SQ4_4(0x10UL<<ADC_SQR1_SQ4_Pos)#defineADC_SQR2_SQ5_Pos(0U)#defineADC_SQR2_SQ5_Msk(0x1FUL<<ADC_SQR2_SQ5_Pos)#defineADC_SQR2_SQ5ADC_SQR2_SQ5_Msk#defineADC_SQR2_SQ5_0(0x01UL<<ADC_SQR2_SQ5_Pos)#defineADC_SQR2_SQ5_1(0x02UL<<ADC_SQR2_SQ5_Pos)#defineADC_SQR2_SQ5_2(0x04UL<<ADC_SQR2_SQ5_Pos)#defineADC_SQR2_SQ5_3(0x08UL<<ADC_SQR2_SQ5_Pos)#defineADC_SQR2_SQ5_4(0x10UL<<ADC_SQR2_SQ5_Pos)#defineADC_SQR2_SQ6_Pos(6U)#defineADC_SQR2_SQ6_Msk(0x1FUL<<ADC_SQR2_SQ6_Pos)#defineADC_SQR2_SQ6ADC_SQR2_SQ6_Msk#defineADC_SQR2_SQ6_0(0x01UL<<ADC_SQR2_SQ6_Pos)#defineADC_SQR2_SQ6_1(0x02UL<<ADC_SQR2_SQ6_Pos)#defineADC_SQR2_SQ6_2(0x04UL<<ADC_SQR2_SQ6_Pos)#defineADC_SQR2_SQ6_3(0x08UL<<ADC_SQR2_SQ6_Pos)#defineADC_SQR2_SQ6_4(0x10UL<<ADC_SQR2_SQ6_Pos)#defineADC_SQR2_SQ7_Pos(12U)#defineADC_SQR2_SQ7_Msk(0x1FUL<<ADC_SQR2_SQ7_Pos)#defineADC_SQR2_SQ7ADC_SQR2_SQ7_Msk#defineADC_SQR2_SQ7_0(0x01UL<<ADC_SQR2_SQ7_Pos)#defineADC_SQR2_SQ7_1(0x02UL<<ADC_SQR2_SQ7_Pos)#defineADC_SQR2_SQ7_2(0x04UL<<ADC_SQR2_SQ7_Pos)#defineADC_SQR2_SQ7_3(0x08UL<<ADC_SQR2_SQ7_Pos)#defineADC_SQR2_SQ7_4(0x10UL<<ADC_SQR2_SQ7_Pos)#defineADC_SQR2_SQ8_Pos(18U)#defineADC_SQR2_SQ8_Msk(0x1FUL<<ADC_SQR2_SQ8_Pos)#defineADC_SQR2_SQ8ADC_SQR2_SQ8_Msk#defineADC_SQR2_SQ8_0(0x01UL<<ADC_SQR2_SQ8_Pos)#defineADC_SQR2_SQ8_1(0x02UL<<ADC_SQR2_SQ8_Pos)#defineADC_SQR2_SQ8_2(0x04UL<<ADC_SQR2_SQ8_Pos)#defineADC_SQR2_SQ8_3(0x08UL<<ADC_SQR2_SQ8_Pos)#defineADC_SQR2_SQ8_4(0x10UL<<ADC_SQR2_SQ8_Pos)#defineADC_SQR2_SQ9_Pos(24U)#defineADC_SQR2_SQ9_Msk(0x1FUL<<ADC_SQR2_SQ9_Pos)#defineADC_SQR2_SQ9ADC_SQR2_SQ9_Msk#defineADC_SQR2_SQ9_0(0x01UL<<ADC_SQR2_SQ9_Pos)#defineADC_SQR2_SQ9_1(0x02UL<<ADC_SQR2_SQ9_Pos)#defineADC_SQR2_SQ9_2(0x04UL<<ADC_SQR2_SQ9_Pos)#defineADC_SQR2_SQ9_3(0x08UL<<ADC_SQR2_SQ9_Pos)#defineADC_SQR2_SQ9_4(0x10UL<<ADC_SQR2_SQ9_Pos)#defineADC_SQR3_SQ10_Pos(0U)#defineADC_SQR3_SQ10_Msk(0x1FUL<<ADC_SQR3_SQ10_Pos)#defineADC_SQR3_SQ10ADC_SQR3_SQ10_Msk#defineADC_SQR3_SQ10_0(0x01UL<<ADC_SQR3_SQ10_Pos)#defineADC_SQR3_SQ10_1(0x02UL<<ADC_SQR3_SQ10_Pos)#defineADC_SQR3_SQ10_2(0x04UL<<ADC_SQR3_SQ10_Pos)#defineADC_SQR3_SQ10_3(0x08UL<<ADC_SQR3_SQ10_Pos)#defineADC_SQR3_SQ10_4(0x10UL<<ADC_SQR3_SQ10_Pos)#defineADC_SQR3_SQ11_Pos(6U)#defineADC_SQR3_SQ11_Msk(0x1FUL<<ADC_SQR3_SQ11_Pos)#defineADC_SQR3_SQ11ADC_SQR3_SQ11_Msk#defineADC_SQR3_SQ11_0(0x01UL<<ADC_SQR3_SQ11_Pos)#defineADC_SQR3_SQ11_1(0x02UL<<ADC_SQR3_SQ11_Pos)#defineADC_SQR3_SQ11_2(0x04UL<<ADC_SQR3_SQ11_Pos)#defineADC_SQR3_SQ11_3(0x08UL<<ADC_SQR3_SQ11_Pos)#defineADC_SQR3_SQ11_4(0x10UL<<ADC_SQR3_SQ11_Pos)#defineADC_SQR3_SQ12_Pos(12U)#defineADC_SQR3_SQ12_Msk(0x1FUL<<ADC_SQR3_SQ12_Pos)#defineADC_SQR3_SQ12ADC_SQR3_SQ12_Msk#defineADC_SQR3_SQ12_0(0x01UL<<ADC_SQR3_SQ12_Pos)#defineADC_SQR3_SQ12_1(0x02UL<<ADC_SQR3_SQ12_Pos)#defineADC_SQR3_SQ12_2(0x04UL<<ADC_SQR3_SQ12_Pos)#defineADC_SQR3_SQ12_3(0x08UL<<ADC_SQR3_SQ12_Pos)#defineADC_SQR3_SQ12_4(0x10UL<<ADC_SQR3_SQ12_Pos)#defineADC_SQR3_SQ13_Pos(18U)#defineADC_SQR3_SQ13_Msk(0x1FUL<<ADC_SQR3_SQ13_Pos)#defineADC_SQR3_SQ13ADC_SQR3_SQ13_Msk#defineADC_SQR3_SQ13_0(0x01UL<<ADC_SQR3_SQ13_Pos)#defineADC_SQR3_SQ13_1(0x02UL<<ADC_SQR3_SQ13_Pos)#defineADC_SQR3_SQ13_2(0x04UL<<ADC_SQR3_SQ13_Pos)#defineADC_SQR3_SQ13_3(0x08UL<<ADC_SQR3_SQ13_Pos)#defineADC_SQR3_SQ13_4(0x10UL<<ADC_SQR3_SQ13_Pos)#defineADC_SQR3_SQ14_Pos(24U)#defineADC_SQR3_SQ14_Msk(0x1FUL<<ADC_SQR3_SQ14_Pos)#defineADC_SQR3_SQ14ADC_SQR3_SQ14_Msk#defineADC_SQR3_SQ14_0(0x01UL<<ADC_SQR3_SQ14_Pos)#defineADC_SQR3_SQ14_1(0x02UL<<ADC_SQR3_SQ14_Pos)#defineADC_SQR3_SQ14_2(0x04UL<<ADC_SQR3_SQ14_Pos)#defineADC_SQR3_SQ14_3(0x08UL<<ADC_SQR3_SQ14_Pos)#defineADC_SQR3_SQ14_4(0x10UL<<ADC_SQR3_SQ14_Pos)#defineADC_SQR4_SQ15_Pos(0U)#defineADC_SQR4_SQ15_Msk(0x1FUL<<ADC_SQR4_SQ15_Pos)#defineADC_SQR4_SQ15ADC_SQR4_SQ15_Msk#defineADC_SQR4_SQ15_0(0x01UL<<ADC_SQR4_SQ15_Pos)#defineADC_SQR4_SQ15_1(0x02UL<<ADC_SQR4_SQ15_Pos)#defineADC_SQR4_SQ15_2(0x04UL<<ADC_SQR4_SQ15_Pos)#defineADC_SQR4_SQ15_3(0x08UL<<ADC_SQR4_SQ15_Pos)#defineADC_SQR4_SQ15_4(0x10UL<<ADC_SQR4_SQ15_Pos)#defineADC_SQR4_SQ16_Pos(6U)#defineADC_SQR4_SQ16_Msk(0x1FUL<<ADC_SQR4_SQ16_Pos)#defineADC_SQR4_SQ16ADC_SQR4_SQ16_Msk#defineADC_SQR4_SQ16_0(0x01UL<<ADC_SQR4_SQ16_Pos)#defineADC_SQR4_SQ16_1(0x02UL<<ADC_SQR4_SQ16_Pos)#defineADC_SQR4_SQ16_2(0x04UL<<ADC_SQR4_SQ16_Pos)#defineADC_SQR4_SQ16_3(0x08UL<<ADC_SQR4_SQ16_Pos)#defineADC_SQR4_SQ16_4(0x10UL<<ADC_SQR4_SQ16_Pos)#defineADC_DR_RDATA_Pos(0U)#defineADC_DR_RDATA_Msk(0xFFFFUL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATAADC_DR_RDATA_Msk#defineADC_DR_RDATA_0(0x0001UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_1(0x0002UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_2(0x0004UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_3(0x0008UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_4(0x0010UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_5(0x0020UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_6(0x0040UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_7(0x0080UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_8(0x0100UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_9(0x0200UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_10(0x0400UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_11(0x0800UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_12(0x1000UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_13(0x2000UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_14(0x4000UL<<ADC_DR_RDATA_Pos)#defineADC_DR_RDATA_15(0x8000UL<<ADC_DR_RDATA_Pos)#defineADC_JSQR_JL_Pos(0U)#defineADC_JSQR_JL_Msk(0x3UL<<ADC_JSQR_JL_Pos)#defineADC_JSQR_JLADC_JSQR_JL_Msk#defineADC_JSQR_JL_0(0x1UL<<ADC_JSQR_JL_Pos)#defineADC_JSQR_JL_1(0x2UL<<ADC_JSQR_JL_Pos)#defineADC_JSQR_JEXTSEL_Pos(2U)#defineADC_JSQR_JEXTSEL_Msk(0xFUL<<ADC_JSQR_JEXTSEL_Pos)#defineADC_JSQR_JEXTSELADC_JSQR_JEXTSEL_Msk#defineADC_JSQR_JEXTSEL_0(0x1UL<<ADC_JSQR_JEXTSEL_Pos)#defineADC_JSQR_JEXTSEL_1(0x2UL<<ADC_JSQR_JEXTSEL_Pos)#defineADC_JSQR_JEXTSEL_2(0x4UL<<ADC_JSQR_JEXTSEL_Pos)#defineADC_JSQR_JEXTSEL_3(0x8UL<<ADC_JSQR_JEXTSEL_Pos)#defineADC_JSQR_JEXTEN_Pos(6U)#defineADC_JSQR_JEXTEN_Msk(0x3UL<<ADC_JSQR_JEXTEN_Pos)#defineADC_JSQR_JEXTENADC_JSQR_JEXTEN_Msk#defineADC_JSQR_JEXTEN_0(0x1UL<<ADC_JSQR_JEXTEN_Pos)#defineADC_JSQR_JEXTEN_1(0x2UL<<ADC_JSQR_JEXTEN_Pos)#defineADC_JSQR_JSQ1_Pos(8U)#defineADC_JSQR_JSQ1_Msk(0x1FUL<<ADC_JSQR_JSQ1_Pos)#defineADC_JSQR_JSQ1ADC_JSQR_JSQ1_Msk#defineADC_JSQR_JSQ1_0(0x01UL<<ADC_JSQR_JSQ1_Pos)#defineADC_JSQR_JSQ1_1(0x02UL<<ADC_JSQR_JSQ1_Pos)#defineADC_JSQR_JSQ1_2(0x04UL<<ADC_JSQR_JSQ1_Pos)#defineADC_JSQR_JSQ1_3(0x08UL<<ADC_JSQR_JSQ1_Pos)#defineADC_JSQR_JSQ1_4(0x10UL<<ADC_JSQR_JSQ1_Pos)#defineADC_JSQR_JSQ2_Pos(14U)#defineADC_JSQR_JSQ2_Msk(0x1FUL<<ADC_JSQR_JSQ2_Pos)#defineADC_JSQR_JSQ2ADC_JSQR_JSQ2_Msk#defineADC_JSQR_JSQ2_0(0x01UL<<ADC_JSQR_JSQ2_Pos)#defineADC_JSQR_JSQ2_1(0x02UL<<ADC_JSQR_JSQ2_Pos)#defineADC_JSQR_JSQ2_2(0x04UL<<ADC_JSQR_JSQ2_Pos)#defineADC_JSQR_JSQ2_3(0x08UL<<ADC_JSQR_JSQ2_Pos)#defineADC_JSQR_JSQ2_4(0x10UL<<ADC_JSQR_JSQ2_Pos)#defineADC_JSQR_JSQ3_Pos(20U)#defineADC_JSQR_JSQ3_Msk(0x1FUL<<ADC_JSQR_JSQ3_Pos)#defineADC_JSQR_JSQ3ADC_JSQR_JSQ3_Msk#defineADC_JSQR_JSQ3_0(0x01UL<<ADC_JSQR_JSQ3_Pos)#defineADC_JSQR_JSQ3_1(0x02UL<<ADC_JSQR_JSQ3_Pos)#defineADC_JSQR_JSQ3_2(0x04UL<<ADC_JSQR_JSQ3_Pos)#defineADC_JSQR_JSQ3_3(0x08UL<<ADC_JSQR_JSQ3_Pos)#defineADC_JSQR_JSQ3_4(0x10UL<<ADC_JSQR_JSQ3_Pos)#defineADC_JSQR_JSQ4_Pos(26U)#defineADC_JSQR_JSQ4_Msk(0x1FUL<<ADC_JSQR_JSQ4_Pos)#defineADC_JSQR_JSQ4ADC_JSQR_JSQ4_Msk#defineADC_JSQR_JSQ4_0(0x01UL<<ADC_JSQR_JSQ4_Pos)#defineADC_JSQR_JSQ4_1(0x02UL<<ADC_JSQR_JSQ4_Pos)#defineADC_JSQR_JSQ4_2(0x04UL<<ADC_JSQR_JSQ4_Pos)#defineADC_JSQR_JSQ4_3(0x08UL<<ADC_JSQR_JSQ4_Pos)#defineADC_JSQR_JSQ4_4(0x10UL<<ADC_JSQR_JSQ4_Pos)#defineADC_OFR1_OFFSET1_Pos(0U)#defineADC_OFR1_OFFSET1_Msk(0xFFFUL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1ADC_OFR1_OFFSET1_Msk#defineADC_OFR1_OFFSET1_0(0x001UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_1(0x002UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_2(0x004UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_3(0x008UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_4(0x010UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_5(0x020UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_6(0x040UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_7(0x080UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_8(0x100UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_9(0x200UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_10(0x400UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_11(0x800UL<<ADC_OFR1_OFFSET1_Pos)#defineADC_OFR1_OFFSET1_CH_Pos(26U)#defineADC_OFR1_OFFSET1_CH_Msk(0x1FUL<<ADC_OFR1_OFFSET1_CH_Pos)#defineADC_OFR1_OFFSET1_CHADC_OFR1_OFFSET1_CH_Msk#defineADC_OFR1_OFFSET1_CH_0(0x01UL<<ADC_OFR1_OFFSET1_CH_Pos)#defineADC_OFR1_OFFSET1_CH_1(0x02UL<<ADC_OFR1_OFFSET1_CH_Pos)#defineADC_OFR1_OFFSET1_CH_2(0x04UL<<ADC_OFR1_OFFSET1_CH_Pos)#defineADC_OFR1_OFFSET1_CH_3(0x08UL<<ADC_OFR1_OFFSET1_CH_Pos)#defineADC_OFR1_OFFSET1_CH_4(0x10UL<<ADC_OFR1_OFFSET1_CH_Pos)#defineADC_OFR1_OFFSET1_EN_Pos(31U)#defineADC_OFR1_OFFSET1_EN_Msk(0x1UL<<ADC_OFR1_OFFSET1_EN_Pos)#defineADC_OFR1_OFFSET1_ENADC_OFR1_OFFSET1_EN_Msk#defineADC_OFR2_OFFSET2_Pos(0U)#defineADC_OFR2_OFFSET2_Msk(0xFFFUL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2ADC_OFR2_OFFSET2_Msk#defineADC_OFR2_OFFSET2_0(0x001UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_1(0x002UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_2(0x004UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_3(0x008UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_4(0x010UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_5(0x020UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_6(0x040UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_7(0x080UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_8(0x100UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_9(0x200UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_10(0x400UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_11(0x800UL<<ADC_OFR2_OFFSET2_Pos)#defineADC_OFR2_OFFSET2_CH_Pos(26U)#defineADC_OFR2_OFFSET2_CH_Msk(0x1FUL<<ADC_OFR2_OFFSET2_CH_Pos)#defineADC_OFR2_OFFSET2_CHADC_OFR2_OFFSET2_CH_Msk#defineADC_OFR2_OFFSET2_CH_0(0x01UL<<ADC_OFR2_OFFSET2_CH_Pos)#defineADC_OFR2_OFFSET2_CH_1(0x02UL<<ADC_OFR2_OFFSET2_CH_Pos)#defineADC_OFR2_OFFSET2_CH_2(0x04UL<<ADC_OFR2_OFFSET2_CH_Pos)#defineADC_OFR2_OFFSET2_CH_3(0x08UL<<ADC_OFR2_OFFSET2_CH_Pos)#defineADC_OFR2_OFFSET2_CH_4(0x10UL<<ADC_OFR2_OFFSET2_CH_Pos)#defineADC_OFR2_OFFSET2_EN_Pos(31U)#defineADC_OFR2_OFFSET2_EN_Msk(0x1UL<<ADC_OFR2_OFFSET2_EN_Pos)#defineADC_OFR2_OFFSET2_ENADC_OFR2_OFFSET2_EN_Msk#defineADC_OFR3_OFFSET3_Pos(0U)#defineADC_OFR3_OFFSET3_Msk(0xFFFUL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3ADC_OFR3_OFFSET3_Msk#defineADC_OFR3_OFFSET3_0(0x001UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_1(0x002UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_2(0x004UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_3(0x008UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_4(0x010UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_5(0x020UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_6(0x040UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_7(0x080UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_8(0x100UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_9(0x200UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_10(0x400UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_11(0x800UL<<ADC_OFR3_OFFSET3_Pos)#defineADC_OFR3_OFFSET3_CH_Pos(26U)#defineADC_OFR3_OFFSET3_CH_Msk(0x1FUL<<ADC_OFR3_OFFSET3_CH_Pos)#defineADC_OFR3_OFFSET3_CHADC_OFR3_OFFSET3_CH_Msk#defineADC_OFR3_OFFSET3_CH_0(0x01UL<<ADC_OFR3_OFFSET3_CH_Pos)#defineADC_OFR3_OFFSET3_CH_1(0x02UL<<ADC_OFR3_OFFSET3_CH_Pos)#defineADC_OFR3_OFFSET3_CH_2(0x04UL<<ADC_OFR3_OFFSET3_CH_Pos)#defineADC_OFR3_OFFSET3_CH_3(0x08UL<<ADC_OFR3_OFFSET3_CH_Pos)#defineADC_OFR3_OFFSET3_CH_4(0x10UL<<ADC_OFR3_OFFSET3_CH_Pos)#defineADC_OFR3_OFFSET3_EN_Pos(31U)#defineADC_OFR3_OFFSET3_EN_Msk(0x1UL<<ADC_OFR3_OFFSET3_EN_Pos)#defineADC_OFR3_OFFSET3_ENADC_OFR3_OFFSET3_EN_Msk#defineADC_OFR4_OFFSET4_Pos(0U)#defineADC_OFR4_OFFSET4_Msk(0xFFFUL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4ADC_OFR4_OFFSET4_Msk#defineADC_OFR4_OFFSET4_0(0x001UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_1(0x002UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_2(0x004UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_3(0x008UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_4(0x010UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_5(0x020UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_6(0x040UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_7(0x080UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_8(0x100UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_9(0x200UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_10(0x400UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_11(0x800UL<<ADC_OFR4_OFFSET4_Pos)#defineADC_OFR4_OFFSET4_CH_Pos(26U)#defineADC_OFR4_OFFSET4_CH_Msk(0x1FUL<<ADC_OFR4_OFFSET4_CH_Pos)#defineADC_OFR4_OFFSET4_CHADC_OFR4_OFFSET4_CH_Msk#defineADC_OFR4_OFFSET4_CH_0(0x01UL<<ADC_OFR4_OFFSET4_CH_Pos)#defineADC_OFR4_OFFSET4_CH_1(0x02UL<<ADC_OFR4_OFFSET4_CH_Pos)#defineADC_OFR4_OFFSET4_CH_2(0x04UL<<ADC_OFR4_OFFSET4_CH_Pos)#defineADC_OFR4_OFFSET4_CH_3(0x08UL<<ADC_OFR4_OFFSET4_CH_Pos)#defineADC_OFR4_OFFSET4_CH_4(0x10UL<<ADC_OFR4_OFFSET4_CH_Pos)#defineADC_OFR4_OFFSET4_EN_Pos(31U)#defineADC_OFR4_OFFSET4_EN_Msk(0x1UL<<ADC_OFR4_OFFSET4_EN_Pos)#defineADC_OFR4_OFFSET4_ENADC_OFR4_OFFSET4_EN_Msk#defineADC_JDR1_JDATA_Pos(0U)#defineADC_JDR1_JDATA_Msk(0xFFFFUL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATAADC_JDR1_JDATA_Msk#defineADC_JDR1_JDATA_0(0x0001UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_1(0x0002UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_2(0x0004UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_3(0x0008UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_4(0x0010UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_5(0x0020UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_6(0x0040UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_7(0x0080UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_8(0x0100UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_9(0x0200UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_10(0x0400UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_11(0x0800UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_12(0x1000UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_13(0x2000UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_14(0x4000UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR1_JDATA_15(0x8000UL<<ADC_JDR1_JDATA_Pos)#defineADC_JDR2_JDATA_Pos(0U)#defineADC_JDR2_JDATA_Msk(0xFFFFUL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATAADC_JDR2_JDATA_Msk#defineADC_JDR2_JDATA_0(0x0001UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_1(0x0002UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_2(0x0004UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_3(0x0008UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_4(0x0010UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_5(0x0020UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_6(0x0040UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_7(0x0080UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_8(0x0100UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_9(0x0200UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_10(0x0400UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_11(0x0800UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_12(0x1000UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_13(0x2000UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_14(0x4000UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR2_JDATA_15(0x8000UL<<ADC_JDR2_JDATA_Pos)#defineADC_JDR3_JDATA_Pos(0U)#defineADC_JDR3_JDATA_Msk(0xFFFFUL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATAADC_JDR3_JDATA_Msk#defineADC_JDR3_JDATA_0(0x0001UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_1(0x0002UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_2(0x0004UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_3(0x0008UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_4(0x0010UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_5(0x0020UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_6(0x0040UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_7(0x0080UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_8(0x0100UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_9(0x0200UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_10(0x0400UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_11(0x0800UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_12(0x1000UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_13(0x2000UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_14(0x4000UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR3_JDATA_15(0x8000UL<<ADC_JDR3_JDATA_Pos)#defineADC_JDR4_JDATA_Pos(0U)#defineADC_JDR4_JDATA_Msk(0xFFFFUL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATAADC_JDR4_JDATA_Msk#defineADC_JDR4_JDATA_0(0x0001UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_1(0x0002UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_2(0x0004UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_3(0x0008UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_4(0x0010UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_5(0x0020UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_6(0x0040UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_7(0x0080UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_8(0x0100UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_9(0x0200UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_10(0x0400UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_11(0x0800UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_12(0x1000UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_13(0x2000UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_14(0x4000UL<<ADC_JDR4_JDATA_Pos)#defineADC_JDR4_JDATA_15(0x8000UL<<ADC_JDR4_JDATA_Pos)#defineADC_AWD2CR_AWD2CH_Pos(0U)#defineADC_AWD2CR_AWD2CH_Msk(0x7FFFFUL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CHADC_AWD2CR_AWD2CH_Msk#defineADC_AWD2CR_AWD2CH_0(0x00001UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_1(0x00002UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_2(0x00004UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_3(0x00008UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_4(0x00010UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_5(0x00020UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_6(0x00040UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_7(0x00080UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_8(0x00100UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_9(0x00200UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_10(0x00400UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_11(0x00800UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_12(0x01000UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_13(0x02000UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_14(0x04000UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_15(0x08000UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_16(0x10000UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_17(0x20000UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD2CR_AWD2CH_18(0x40000UL<<ADC_AWD2CR_AWD2CH_Pos)#defineADC_AWD3CR_AWD3CH_Pos(0U)#defineADC_AWD3CR_AWD3CH_Msk(0x7FFFFUL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CHADC_AWD3CR_AWD3CH_Msk#defineADC_AWD3CR_AWD3CH_0(0x00001UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_1(0x00002UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_2(0x00004UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_3(0x00008UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_4(0x00010UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_5(0x00020UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_6(0x00040UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_7(0x00080UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_8(0x00100UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_9(0x00200UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_10(0x00400UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_11(0x00800UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_12(0x01000UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_13(0x02000UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_14(0x04000UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_15(0x08000UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_16(0x10000UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_17(0x20000UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_AWD3CR_AWD3CH_18(0x40000UL<<ADC_AWD3CR_AWD3CH_Pos)#defineADC_DIFSEL_DIFSEL_Pos(0U)#defineADC_DIFSEL_DIFSEL_Msk(0x7FFFFUL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSELADC_DIFSEL_DIFSEL_Msk#defineADC_DIFSEL_DIFSEL_0(0x00001UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_1(0x00002UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_2(0x00004UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_3(0x00008UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_4(0x00010UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_5(0x00020UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_6(0x00040UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_7(0x00080UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_8(0x00100UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_9(0x00200UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_10(0x00400UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_11(0x00800UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_12(0x01000UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_13(0x02000UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_14(0x04000UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_15(0x08000UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_16(0x10000UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_17(0x20000UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_DIFSEL_DIFSEL_18(0x40000UL<<ADC_DIFSEL_DIFSEL_Pos)#defineADC_CALFACT_CALFACT_S_Pos(0U)#defineADC_CALFACT_CALFACT_S_Msk(0x7FUL<<ADC_CALFACT_CALFACT_S_Pos)#defineADC_CALFACT_CALFACT_SADC_CALFACT_CALFACT_S_Msk#defineADC_CALFACT_CALFACT_S_0(0x01UL<<ADC_CALFACT_CALFACT_S_Pos)#defineADC_CALFACT_CALFACT_S_1(0x02UL<<ADC_CALFACT_CALFACT_S_Pos)#defineADC_CALFACT_CALFACT_S_2(0x04UL<<ADC_CALFACT_CALFACT_S_Pos)#defineADC_CALFACT_CALFACT_S_3(0x08UL<<ADC_CALFACT_CALFACT_S_Pos)#defineADC_CALFACT_CALFACT_S_4(0x10UL<<ADC_CALFACT_CALFACT_S_Pos)#defineADC_CALFACT_CALFACT_S_5(0x20UL<<ADC_CALFACT_CALFACT_S_Pos)#defineADC_CALFACT_CALFACT_S_6(0x40UL<<ADC_CALFACT_CALFACT_S_Pos)#defineADC_CALFACT_CALFACT_D_Pos(16U)#defineADC_CALFACT_CALFACT_D_Msk(0x7FUL<<ADC_CALFACT_CALFACT_D_Pos)#defineADC_CALFACT_CALFACT_DADC_CALFACT_CALFACT_D_Msk#defineADC_CALFACT_CALFACT_D_0(0x01UL<<ADC_CALFACT_CALFACT_D_Pos)#defineADC_CALFACT_CALFACT_D_1(0x02UL<<ADC_CALFACT_CALFACT_D_Pos)#defineADC_CALFACT_CALFACT_D_2(0x04UL<<ADC_CALFACT_CALFACT_D_Pos)#defineADC_CALFACT_CALFACT_D_3(0x08UL<<ADC_CALFACT_CALFACT_D_Pos)#defineADC_CALFACT_CALFACT_D_4(0x10UL<<ADC_CALFACT_CALFACT_D_Pos)#defineADC_CALFACT_CALFACT_D_5(0x20UL<<ADC_CALFACT_CALFACT_D_Pos)#defineADC_CALFACT_CALFACT_D_6(0x40UL<<ADC_CALFACT_CALFACT_D_Pos)#defineADC_CSR_ADRDY_MST_Pos(0U)#defineADC_CSR_ADRDY_MST_Msk(0x1UL<<ADC_CSR_ADRDY_MST_Pos)#defineADC_CSR_ADRDY_MSTADC_CSR_ADRDY_MST_Msk#defineADC_CSR_EOSMP_MST_Pos(1U)#defineADC_CSR_EOSMP_MST_Msk(0x1UL<<ADC_CSR_EOSMP_MST_Pos)#defineADC_CSR_EOSMP_MSTADC_CSR_EOSMP_MST_Msk#defineADC_CSR_EOC_MST_Pos(2U)#defineADC_CSR_EOC_MST_Msk(0x1UL<<ADC_CSR_EOC_MST_Pos)#defineADC_CSR_EOC_MSTADC_CSR_EOC_MST_Msk#defineADC_CSR_EOS_MST_Pos(3U)#defineADC_CSR_EOS_MST_Msk(0x1UL<<ADC_CSR_EOS_MST_Pos)#defineADC_CSR_EOS_MSTADC_CSR_EOS_MST_Msk#defineADC_CSR_OVR_MST_Pos(4U)#defineADC_CSR_OVR_MST_Msk(0x1UL<<ADC_CSR_OVR_MST_Pos)#defineADC_CSR_OVR_MSTADC_CSR_OVR_MST_Msk#defineADC_CSR_JEOC_MST_Pos(5U)#defineADC_CSR_JEOC_MST_Msk(0x1UL<<ADC_CSR_JEOC_MST_Pos)#defineADC_CSR_JEOC_MSTADC_CSR_JEOC_MST_Msk#defineADC_CSR_JEOS_MST_Pos(6U)#defineADC_CSR_JEOS_MST_Msk(0x1UL<<ADC_CSR_JEOS_MST_Pos)#defineADC_CSR_JEOS_MSTADC_CSR_JEOS_MST_Msk#defineADC_CSR_AWD1_MST_Pos(7U)#defineADC_CSR_AWD1_MST_Msk(0x1UL<<ADC_CSR_AWD1_MST_Pos)#defineADC_CSR_AWD1_MSTADC_CSR_AWD1_MST_Msk#defineADC_CSR_AWD2_MST_Pos(8U)#defineADC_CSR_AWD2_MST_Msk(0x1UL<<ADC_CSR_AWD2_MST_Pos)#defineADC_CSR_AWD2_MSTADC_CSR_AWD2_MST_Msk#defineADC_CSR_AWD3_MST_Pos(9U)#defineADC_CSR_AWD3_MST_Msk(0x1UL<<ADC_CSR_AWD3_MST_Pos)#defineADC_CSR_AWD3_MSTADC_CSR_AWD3_MST_Msk#defineADC_CSR_JQOVF_MST_Pos(10U)#defineADC_CSR_JQOVF_MST_Msk(0x1UL<<ADC_CSR_JQOVF_MST_Pos)#defineADC_CSR_JQOVF_MSTADC_CSR_JQOVF_MST_Msk#defineADC_CSR_ADRDY_SLV_Pos(16U)#defineADC_CSR_ADRDY_SLV_Msk(0x1UL<<ADC_CSR_ADRDY_SLV_Pos)#defineADC_CSR_ADRDY_SLVADC_CSR_ADRDY_SLV_Msk#defineADC_CSR_EOSMP_SLV_Pos(17U)#defineADC_CSR_EOSMP_SLV_Msk(0x1UL<<ADC_CSR_EOSMP_SLV_Pos)#defineADC_CSR_EOSMP_SLVADC_CSR_EOSMP_SLV_Msk#defineADC_CSR_EOC_SLV_Pos(18U)#defineADC_CSR_EOC_SLV_Msk(0x1UL<<ADC_CSR_EOC_SLV_Pos)#defineADC_CSR_EOC_SLVADC_CSR_EOC_SLV_Msk#defineADC_CSR_EOS_SLV_Pos(19U)#defineADC_CSR_EOS_SLV_Msk(0x1UL<<ADC_CSR_EOS_SLV_Pos)#defineADC_CSR_EOS_SLVADC_CSR_EOS_SLV_Msk#defineADC_CSR_OVR_SLV_Pos(20U)#defineADC_CSR_OVR_SLV_Msk(0x1UL<<ADC_CSR_OVR_SLV_Pos)#defineADC_CSR_OVR_SLVADC_CSR_OVR_SLV_Msk#defineADC_CSR_JEOC_SLV_Pos(21U)#defineADC_CSR_JEOC_SLV_Msk(0x1UL<<ADC_CSR_JEOC_SLV_Pos)#defineADC_CSR_JEOC_SLVADC_CSR_JEOC_SLV_Msk#defineADC_CSR_JEOS_SLV_Pos(22U)#defineADC_CSR_JEOS_SLV_Msk(0x1UL<<ADC_CSR_JEOS_SLV_Pos)#defineADC_CSR_JEOS_SLVADC_CSR_JEOS_SLV_Msk#defineADC_CSR_AWD1_SLV_Pos(23U)#defineADC_CSR_AWD1_SLV_Msk(0x1UL<<ADC_CSR_AWD1_SLV_Pos)#defineADC_CSR_AWD1_SLVADC_CSR_AWD1_SLV_Msk#defineADC_CSR_AWD2_SLV_Pos(24U)#defineADC_CSR_AWD2_SLV_Msk(0x1UL<<ADC_CSR_AWD2_SLV_Pos)#defineADC_CSR_AWD2_SLVADC_CSR_AWD2_SLV_Msk#defineADC_CSR_AWD3_SLV_Pos(25U)#defineADC_CSR_AWD3_SLV_Msk(0x1UL<<ADC_CSR_AWD3_SLV_Pos)#defineADC_CSR_AWD3_SLVADC_CSR_AWD3_SLV_Msk#defineADC_CSR_JQOVF_SLV_Pos(26U)#defineADC_CSR_JQOVF_SLV_Msk(0x1UL<<ADC_CSR_JQOVF_SLV_Pos)#defineADC_CSR_JQOVF_SLVADC_CSR_JQOVF_SLV_Msk#defineADC_CCR_DUAL_Pos(0U)#defineADC_CCR_DUAL_Msk(0x1FUL<<ADC_CCR_DUAL_Pos)#defineADC_CCR_DUALADC_CCR_DUAL_Msk#defineADC_CCR_DUAL_0(0x01UL<<ADC_CCR_DUAL_Pos)#defineADC_CCR_DUAL_1(0x02UL<<ADC_CCR_DUAL_Pos)#defineADC_CCR_DUAL_2(0x04UL<<ADC_CCR_DUAL_Pos)#defineADC_CCR_DUAL_3(0x08UL<<ADC_CCR_DUAL_Pos)#defineADC_CCR_DUAL_4(0x10UL<<ADC_CCR_DUAL_Pos)#defineADC_CCR_DELAY_Pos(8U)#defineADC_CCR_DELAY_Msk(0xFUL<<ADC_CCR_DELAY_Pos)#defineADC_CCR_DELAYADC_CCR_DELAY_Msk#defineADC_CCR_DELAY_0(0x1UL<<ADC_CCR_DELAY_Pos)#defineADC_CCR_DELAY_1(0x2UL<<ADC_CCR_DELAY_Pos)#defineADC_CCR_DELAY_2(0x4UL<<ADC_CCR_DELAY_Pos)#defineADC_CCR_DELAY_3(0x8UL<<ADC_CCR_DELAY_Pos)#defineADC_CCR_DMACFG_Pos(13U)#defineADC_CCR_DMACFG_Msk(0x1UL<<ADC_CCR_DMACFG_Pos)#defineADC_CCR_DMACFGADC_CCR_DMACFG_Msk#defineADC_CCR_MDMA_Pos(14U)#defineADC_CCR_MDMA_Msk(0x3UL<<ADC_CCR_MDMA_Pos)#defineADC_CCR_MDMAADC_CCR_MDMA_Msk#defineADC_CCR_MDMA_0(0x1UL<<ADC_CCR_MDMA_Pos)#defineADC_CCR_MDMA_1(0x2UL<<ADC_CCR_MDMA_Pos)#defineADC_CCR_CKMODE_Pos(16U)#defineADC_CCR_CKMODE_Msk(0x3UL<<ADC_CCR_CKMODE_Pos)#defineADC_CCR_CKMODEADC_CCR_CKMODE_Msk#defineADC_CCR_CKMODE_0(0x1UL<<ADC_CCR_CKMODE_Pos)#defineADC_CCR_CKMODE_1(0x2UL<<ADC_CCR_CKMODE_Pos)#defineADC_CCR_PRESC_Pos(18U)#defineADC_CCR_PRESC_Msk(0xFUL<<ADC_CCR_PRESC_Pos)#defineADC_CCR_PRESCADC_CCR_PRESC_Msk#defineADC_CCR_PRESC_0(0x1UL<<ADC_CCR_PRESC_Pos)#defineADC_CCR_PRESC_1(0x2UL<<ADC_CCR_PRESC_Pos)#defineADC_CCR_PRESC_2(0x4UL<<ADC_CCR_PRESC_Pos)#defineADC_CCR_PRESC_3(0x8UL<<ADC_CCR_PRESC_Pos)#defineADC_CCR_VREFEN_Pos(22U)#defineADC_CCR_VREFEN_Msk(0x1UL<<ADC_CCR_VREFEN_Pos)#defineADC_CCR_VREFENADC_CCR_VREFEN_Msk#defineADC_CCR_TSEN_Pos(23U)#defineADC_CCR_TSEN_Msk(0x1UL<<ADC_CCR_TSEN_Pos)#defineADC_CCR_TSENADC_CCR_TSEN_Msk#defineADC_CCR_VBATEN_Pos(24U)#defineADC_CCR_VBATEN_Msk(0x1UL<<ADC_CCR_VBATEN_Pos)#defineADC_CCR_VBATENADC_CCR_VBATEN_Msk#defineADC_CDR_RDATA_MST_Pos(0U)#defineADC_CDR_RDATA_MST_Msk(0xFFFFUL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MSTADC_CDR_RDATA_MST_Msk#defineADC_CDR_RDATA_MST_0(0x0001UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_1(0x0002UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_2(0x0004UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_3(0x0008UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_4(0x0010UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_5(0x0020UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_6(0x0040UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_7(0x0080UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_8(0x0100UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_9(0x0200UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_10(0x0400UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_11(0x0800UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_12(0x1000UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_13(0x2000UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_14(0x4000UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_MST_15(0x8000UL<<ADC_CDR_RDATA_MST_Pos)#defineADC_CDR_RDATA_SLV_Pos(16U)#defineADC_CDR_RDATA_SLV_Msk(0xFFFFUL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLVADC_CDR_RDATA_SLV_Msk#defineADC_CDR_RDATA_SLV_0(0x0001UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_1(0x0002UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_2(0x0004UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_3(0x0008UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_4(0x0010UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_5(0x0020UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_6(0x0040UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_7(0x0080UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_8(0x0100UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_9(0x0200UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_10(0x0400UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_11(0x0800UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_12(0x1000UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_13(0x2000UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_14(0x4000UL<<ADC_CDR_RDATA_SLV_Pos)#defineADC_CDR_RDATA_SLV_15(0x8000UL<<ADC_CDR_RDATA_SLV_Pos)#defineCAN_MCR_INRQ_Pos(0U)#defineCAN_MCR_INRQ_Msk(0x1UL<<CAN_MCR_INRQ_Pos)#defineCAN_MCR_INRQCAN_MCR_INRQ_Msk#defineCAN_MCR_SLEEP_Pos(1U)#defineCAN_MCR_SLEEP_Msk(0x1UL<<CAN_MCR_SLEEP_Pos)#defineCAN_MCR_SLEEPCAN_MCR_SLEEP_Msk#defineCAN_MCR_TXFP_Pos(2U)#defineCAN_MCR_TXFP_Msk(0x1UL<<CAN_MCR_TXFP_Pos)#defineCAN_MCR_TXFPCAN_MCR_TXFP_Msk#defineCAN_MCR_RFLM_Pos(3U)#defineCAN_MCR_RFLM_Msk(0x1UL<<CAN_MCR_RFLM_Pos)#defineCAN_MCR_RFLMCAN_MCR_RFLM_Msk#defineCAN_MCR_NART_Pos(4U)#defineCAN_MCR_NART_Msk(0x1UL<<CAN_MCR_NART_Pos)#defineCAN_MCR_NARTCAN_MCR_NART_Msk#defineCAN_MCR_AWUM_Pos(5U)#defineCAN_MCR_AWUM_Msk(0x1UL<<CAN_MCR_AWUM_Pos)#defineCAN_MCR_AWUMCAN_MCR_AWUM_Msk#defineCAN_MCR_ABOM_Pos(6U)#defineCAN_MCR_ABOM_Msk(0x1UL<<CAN_MCR_ABOM_Pos)#defineCAN_MCR_ABOMCAN_MCR_ABOM_Msk#defineCAN_MCR_TTCM_Pos(7U)#defineCAN_MCR_TTCM_Msk(0x1UL<<CAN_MCR_TTCM_Pos)#defineCAN_MCR_TTCMCAN_MCR_TTCM_Msk#defineCAN_MCR_RESET_Pos(15U)#defineCAN_MCR_RESET_Msk(0x1UL<<CAN_MCR_RESET_Pos)#defineCAN_MCR_RESETCAN_MCR_RESET_Msk#defineCAN_MSR_INAK_Pos(0U)#defineCAN_MSR_INAK_Msk(0x1UL<<CAN_MSR_INAK_Pos)#defineCAN_MSR_INAKCAN_MSR_INAK_Msk#defineCAN_MSR_SLAK_Pos(1U)#defineCAN_MSR_SLAK_Msk(0x1UL<<CAN_MSR_SLAK_Pos)#defineCAN_MSR_SLAKCAN_MSR_SLAK_Msk#defineCAN_MSR_ERRI_Pos(2U)#defineCAN_MSR_ERRI_Msk(0x1UL<<CAN_MSR_ERRI_Pos)#defineCAN_MSR_ERRICAN_MSR_ERRI_Msk#defineCAN_MSR_WKUI_Pos(3U)#defineCAN_MSR_WKUI_Msk(0x1UL<<CAN_MSR_WKUI_Pos)#defineCAN_MSR_WKUICAN_MSR_WKUI_Msk#defineCAN_MSR_SLAKI_Pos(4U)#defineCAN_MSR_SLAKI_Msk(0x1UL<<CAN_MSR_SLAKI_Pos)#defineCAN_MSR_SLAKICAN_MSR_SLAKI_Msk#defineCAN_MSR_TXM_Pos(8U)#defineCAN_MSR_TXM_Msk(0x1UL<<CAN_MSR_TXM_Pos)#defineCAN_MSR_TXMCAN_MSR_TXM_Msk#defineCAN_MSR_RXM_Pos(9U)#defineCAN_MSR_RXM_Msk(0x1UL<<CAN_MSR_RXM_Pos)#defineCAN_MSR_RXMCAN_MSR_RXM_Msk#defineCAN_MSR_SAMP_Pos(10U)#defineCAN_MSR_SAMP_Msk(0x1UL<<CAN_MSR_SAMP_Pos)#defineCAN_MSR_SAMPCAN_MSR_SAMP_Msk#defineCAN_MSR_RX_Pos(11U)#defineCAN_MSR_RX_Msk(0x1UL<<CAN_MSR_RX_Pos)#defineCAN_MSR_RXCAN_MSR_RX_Msk#defineCAN_TSR_RQCP0_Pos(0U)#defineCAN_TSR_RQCP0_Msk(0x1UL<<CAN_TSR_RQCP0_Pos)#defineCAN_TSR_RQCP0CAN_TSR_RQCP0_Msk#defineCAN_TSR_TXOK0_Pos(1U)#defineCAN_TSR_TXOK0_Msk(0x1UL<<CAN_TSR_TXOK0_Pos)#defineCAN_TSR_TXOK0CAN_TSR_TXOK0_Msk#defineCAN_TSR_ALST0_Pos(2U)#defineCAN_TSR_ALST0_Msk(0x1UL<<CAN_TSR_ALST0_Pos)#defineCAN_TSR_ALST0CAN_TSR_ALST0_Msk#defineCAN_TSR_TERR0_Pos(3U)#defineCAN_TSR_TERR0_Msk(0x1UL<<CAN_TSR_TERR0_Pos)#defineCAN_TSR_TERR0CAN_TSR_TERR0_Msk#defineCAN_TSR_ABRQ0_Pos(7U)#defineCAN_TSR_ABRQ0_Msk(0x1UL<<CAN_TSR_ABRQ0_Pos)#defineCAN_TSR_ABRQ0CAN_TSR_ABRQ0_Msk#defineCAN_TSR_RQCP1_Pos(8U)#defineCAN_TSR_RQCP1_Msk(0x1UL<<CAN_TSR_RQCP1_Pos)#defineCAN_TSR_RQCP1CAN_TSR_RQCP1_Msk#defineCAN_TSR_TXOK1_Pos(9U)#defineCAN_TSR_TXOK1_Msk(0x1UL<<CAN_TSR_TXOK1_Pos)#defineCAN_TSR_TXOK1CAN_TSR_TXOK1_Msk#defineCAN_TSR_ALST1_Pos(10U)#defineCAN_TSR_ALST1_Msk(0x1UL<<CAN_TSR_ALST1_Pos)#defineCAN_TSR_ALST1CAN_TSR_ALST1_Msk#defineCAN_TSR_TERR1_Pos(11U)#defineCAN_TSR_TERR1_Msk(0x1UL<<CAN_TSR_TERR1_Pos)#defineCAN_TSR_TERR1CAN_TSR_TERR1_Msk#defineCAN_TSR_ABRQ1_Pos(15U)#defineCAN_TSR_ABRQ1_Msk(0x1UL<<CAN_TSR_ABRQ1_Pos)#defineCAN_TSR_ABRQ1CAN_TSR_ABRQ1_Msk#defineCAN_TSR_RQCP2_Pos(16U)#defineCAN_TSR_RQCP2_Msk(0x1UL<<CAN_TSR_RQCP2_Pos)#defineCAN_TSR_RQCP2CAN_TSR_RQCP2_Msk#defineCAN_TSR_TXOK2_Pos(17U)#defineCAN_TSR_TXOK2_Msk(0x1UL<<CAN_TSR_TXOK2_Pos)#defineCAN_TSR_TXOK2CAN_TSR_TXOK2_Msk#defineCAN_TSR_ALST2_Pos(18U)#defineCAN_TSR_ALST2_Msk(0x1UL<<CAN_TSR_ALST2_Pos)#defineCAN_TSR_ALST2CAN_TSR_ALST2_Msk#defineCAN_TSR_TERR2_Pos(19U)#defineCAN_TSR_TERR2_Msk(0x1UL<<CAN_TSR_TERR2_Pos)#defineCAN_TSR_TERR2CAN_TSR_TERR2_Msk#defineCAN_TSR_ABRQ2_Pos(23U)#defineCAN_TSR_ABRQ2_Msk(0x1UL<<CAN_TSR_ABRQ2_Pos)#defineCAN_TSR_ABRQ2CAN_TSR_ABRQ2_Msk#defineCAN_TSR_CODE_Pos(24U)#defineCAN_TSR_CODE_Msk(0x3UL<<CAN_TSR_CODE_Pos)#defineCAN_TSR_CODECAN_TSR_CODE_Msk#defineCAN_TSR_TME_Pos(26U)#defineCAN_TSR_TME_Msk(0x7UL<<CAN_TSR_TME_Pos)#defineCAN_TSR_TMECAN_TSR_TME_Msk#defineCAN_TSR_TME0_Pos(26U)#defineCAN_TSR_TME0_Msk(0x1UL<<CAN_TSR_TME0_Pos)#defineCAN_TSR_TME0CAN_TSR_TME0_Msk#defineCAN_TSR_TME1_Pos(27U)#defineCAN_TSR_TME1_Msk(0x1UL<<CAN_TSR_TME1_Pos)#defineCAN_TSR_TME1CAN_TSR_TME1_Msk#defineCAN_TSR_TME2_Pos(28U)#defineCAN_TSR_TME2_Msk(0x1UL<<CAN_TSR_TME2_Pos)#defineCAN_TSR_TME2CAN_TSR_TME2_Msk#defineCAN_TSR_LOW_Pos(29U)#defineCAN_TSR_LOW_Msk(0x7UL<<CAN_TSR_LOW_Pos)#defineCAN_TSR_LOWCAN_TSR_LOW_Msk#defineCAN_TSR_LOW0_Pos(29U)#defineCAN_TSR_LOW0_Msk(0x1UL<<CAN_TSR_LOW0_Pos)#defineCAN_TSR_LOW0CAN_TSR_LOW0_Msk#defineCAN_TSR_LOW1_Pos(30U)#defineCAN_TSR_LOW1_Msk(0x1UL<<CAN_TSR_LOW1_Pos)#defineCAN_TSR_LOW1CAN_TSR_LOW1_Msk#defineCAN_TSR_LOW2_Pos(31U)#defineCAN_TSR_LOW2_Msk(0x1UL<<CAN_TSR_LOW2_Pos)#defineCAN_TSR_LOW2CAN_TSR_LOW2_Msk#defineCAN_RF0R_FMP0_Pos(0U)#defineCAN_RF0R_FMP0_Msk(0x3UL<<CAN_RF0R_FMP0_Pos)#defineCAN_RF0R_FMP0CAN_RF0R_FMP0_Msk#defineCAN_RF0R_FULL0_Pos(3U)#defineCAN_RF0R_FULL0_Msk(0x1UL<<CAN_RF0R_FULL0_Pos)#defineCAN_RF0R_FULL0CAN_RF0R_FULL0_Msk#defineCAN_RF0R_FOVR0_Pos(4U)#defineCAN_RF0R_FOVR0_Msk(0x1UL<<CAN_RF0R_FOVR0_Pos)#defineCAN_RF0R_FOVR0CAN_RF0R_FOVR0_Msk#defineCAN_RF0R_RFOM0_Pos(5U)#defineCAN_RF0R_RFOM0_Msk(0x1UL<<CAN_RF0R_RFOM0_Pos)#defineCAN_RF0R_RFOM0CAN_RF0R_RFOM0_Msk#defineCAN_RF1R_FMP1_Pos(0U)#defineCAN_RF1R_FMP1_Msk(0x3UL<<CAN_RF1R_FMP1_Pos)#defineCAN_RF1R_FMP1CAN_RF1R_FMP1_Msk#defineCAN_RF1R_FULL1_Pos(3U)#defineCAN_RF1R_FULL1_Msk(0x1UL<<CAN_RF1R_FULL1_Pos)#defineCAN_RF1R_FULL1CAN_RF1R_FULL1_Msk#defineCAN_RF1R_FOVR1_Pos(4U)#defineCAN_RF1R_FOVR1_Msk(0x1UL<<CAN_RF1R_FOVR1_Pos)#defineCAN_RF1R_FOVR1CAN_RF1R_FOVR1_Msk#defineCAN_RF1R_RFOM1_Pos(5U)#defineCAN_RF1R_RFOM1_Msk(0x1UL<<CAN_RF1R_RFOM1_Pos)#defineCAN_RF1R_RFOM1CAN_RF1R_RFOM1_Msk#defineCAN_IER_TMEIE_Pos(0U)#defineCAN_IER_TMEIE_Msk(0x1UL<<CAN_IER_TMEIE_Pos)#defineCAN_IER_TMEIECAN_IER_TMEIE_Msk#defineCAN_IER_FMPIE0_Pos(1U)#defineCAN_IER_FMPIE0_Msk(0x1UL<<CAN_IER_FMPIE0_Pos)#defineCAN_IER_FMPIE0CAN_IER_FMPIE0_Msk#defineCAN_IER_FFIE0_Pos(2U)#defineCAN_IER_FFIE0_Msk(0x1UL<<CAN_IER_FFIE0_Pos)#defineCAN_IER_FFIE0CAN_IER_FFIE0_Msk#defineCAN_IER_FOVIE0_Pos(3U)#defineCAN_IER_FOVIE0_Msk(0x1UL<<CAN_IER_FOVIE0_Pos)#defineCAN_IER_FOVIE0CAN_IER_FOVIE0_Msk#defineCAN_IER_FMPIE1_Pos(4U)#defineCAN_IER_FMPIE1_Msk(0x1UL<<CAN_IER_FMPIE1_Pos)#defineCAN_IER_FMPIE1CAN_IER_FMPIE1_Msk#defineCAN_IER_FFIE1_Pos(5U)#defineCAN_IER_FFIE1_Msk(0x1UL<<CAN_IER_FFIE1_Pos)#defineCAN_IER_FFIE1CAN_IER_FFIE1_Msk#defineCAN_IER_FOVIE1_Pos(6U)#defineCAN_IER_FOVIE1_Msk(0x1UL<<CAN_IER_FOVIE1_Pos)#defineCAN_IER_FOVIE1CAN_IER_FOVIE1_Msk#defineCAN_IER_EWGIE_Pos(8U)#defineCAN_IER_EWGIE_Msk(0x1UL<<CAN_IER_EWGIE_Pos)#defineCAN_IER_EWGIECAN_IER_EWGIE_Msk#defineCAN_IER_EPVIE_Pos(9U)#defineCAN_IER_EPVIE_Msk(0x1UL<<CAN_IER_EPVIE_Pos)#defineCAN_IER_EPVIECAN_IER_EPVIE_Msk#defineCAN_IER_BOFIE_Pos(10U)#defineCAN_IER_BOFIE_Msk(0x1UL<<CAN_IER_BOFIE_Pos)#defineCAN_IER_BOFIECAN_IER_BOFIE_Msk#defineCAN_IER_LECIE_Pos(11U)#defineCAN_IER_LECIE_Msk(0x1UL<<CAN_IER_LECIE_Pos)#defineCAN_IER_LECIECAN_IER_LECIE_Msk#defineCAN_IER_ERRIE_Pos(15U)#defineCAN_IER_ERRIE_Msk(0x1UL<<CAN_IER_ERRIE_Pos)#defineCAN_IER_ERRIECAN_IER_ERRIE_Msk#defineCAN_IER_WKUIE_Pos(16U)#defineCAN_IER_WKUIE_Msk(0x1UL<<CAN_IER_WKUIE_Pos)#defineCAN_IER_WKUIECAN_IER_WKUIE_Msk#defineCAN_IER_SLKIE_Pos(17U)#defineCAN_IER_SLKIE_Msk(0x1UL<<CAN_IER_SLKIE_Pos)#defineCAN_IER_SLKIECAN_IER_SLKIE_Msk#defineCAN_ESR_EWGF_Pos(0U)#defineCAN_ESR_EWGF_Msk(0x1UL<<CAN_ESR_EWGF_Pos)#defineCAN_ESR_EWGFCAN_ESR_EWGF_Msk#defineCAN_ESR_EPVF_Pos(1U)#defineCAN_ESR_EPVF_Msk(0x1UL<<CAN_ESR_EPVF_Pos)#defineCAN_ESR_EPVFCAN_ESR_EPVF_Msk#defineCAN_ESR_BOFF_Pos(2U)#defineCAN_ESR_BOFF_Msk(0x1UL<<CAN_ESR_BOFF_Pos)#defineCAN_ESR_BOFFCAN_ESR_BOFF_Msk#defineCAN_ESR_LEC_Pos(4U)#defineCAN_ESR_LEC_Msk(0x7UL<<CAN_ESR_LEC_Pos)#defineCAN_ESR_LECCAN_ESR_LEC_Msk#defineCAN_ESR_LEC_0(0x1UL<<CAN_ESR_LEC_Pos)#defineCAN_ESR_LEC_1(0x2UL<<CAN_ESR_LEC_Pos)#defineCAN_ESR_LEC_2(0x4UL<<CAN_ESR_LEC_Pos)#defineCAN_ESR_TEC_Pos(16U)#defineCAN_ESR_TEC_Msk(0xFFUL<<CAN_ESR_TEC_Pos)#defineCAN_ESR_TECCAN_ESR_TEC_Msk#defineCAN_ESR_REC_Pos(24U)#defineCAN_ESR_REC_Msk(0xFFUL<<CAN_ESR_REC_Pos)#defineCAN_ESR_RECCAN_ESR_REC_Msk#defineCAN_BTR_BRP_Pos(0U)#defineCAN_BTR_BRP_Msk(0x3FFUL<<CAN_BTR_BRP_Pos)#defineCAN_BTR_BRPCAN_BTR_BRP_Msk#defineCAN_BTR_TS1_Pos(16U)#defineCAN_BTR_TS1_Msk(0xFUL<<CAN_BTR_TS1_Pos)#defineCAN_BTR_TS1CAN_BTR_TS1_Msk#defineCAN_BTR_TS1_0(0x1UL<<CAN_BTR_TS1_Pos)#defineCAN_BTR_TS1_1(0x2UL<<CAN_BTR_TS1_Pos)#defineCAN_BTR_TS1_2(0x4UL<<CAN_BTR_TS1_Pos)#defineCAN_BTR_TS1_3(0x8UL<<CAN_BTR_TS1_Pos)#defineCAN_BTR_TS2_Pos(20U)#defineCAN_BTR_TS2_Msk(0x7UL<<CAN_BTR_TS2_Pos)#defineCAN_BTR_TS2CAN_BTR_TS2_Msk#defineCAN_BTR_TS2_0(0x1UL<<CAN_BTR_TS2_Pos)#defineCAN_BTR_TS2_1(0x2UL<<CAN_BTR_TS2_Pos)#defineCAN_BTR_TS2_2(0x4UL<<CAN_BTR_TS2_Pos)#defineCAN_BTR_SJW_Pos(24U)#defineCAN_BTR_SJW_Msk(0x3UL<<CAN_BTR_SJW_Pos)#defineCAN_BTR_SJWCAN_BTR_SJW_Msk#defineCAN_BTR_SJW_0(0x1UL<<CAN_BTR_SJW_Pos)#defineCAN_BTR_SJW_1(0x2UL<<CAN_BTR_SJW_Pos)#defineCAN_BTR_LBKM_Pos(30U)#defineCAN_BTR_LBKM_Msk(0x1UL<<CAN_BTR_LBKM_Pos)#defineCAN_BTR_LBKMCAN_BTR_LBKM_Msk#defineCAN_BTR_SILM_Pos(31U)#defineCAN_BTR_SILM_Msk(0x1UL<<CAN_BTR_SILM_Pos)#defineCAN_BTR_SILMCAN_BTR_SILM_Msk#defineCAN_TI0R_TXRQ_Pos(0U)#defineCAN_TI0R_TXRQ_Msk(0x1UL<<CAN_TI0R_TXRQ_Pos)#defineCAN_TI0R_TXRQCAN_TI0R_TXRQ_Msk#defineCAN_TI0R_RTR_Pos(1U)#defineCAN_TI0R_RTR_Msk(0x1UL<<CAN_TI0R_RTR_Pos)#defineCAN_TI0R_RTRCAN_TI0R_RTR_Msk#defineCAN_TI0R_IDE_Pos(2U)#defineCAN_TI0R_IDE_Msk(0x1UL<<CAN_TI0R_IDE_Pos)#defineCAN_TI0R_IDECAN_TI0R_IDE_Msk#defineCAN_TI0R_EXID_Pos(3U)#defineCAN_TI0R_EXID_Msk(0x3FFFFUL<<CAN_TI0R_EXID_Pos)#defineCAN_TI0R_EXIDCAN_TI0R_EXID_Msk#defineCAN_TI0R_STID_Pos(21U)#defineCAN_TI0R_STID_Msk(0x7FFUL<<CAN_TI0R_STID_Pos)#defineCAN_TI0R_STIDCAN_TI0R_STID_Msk#defineCAN_TDT0R_DLC_Pos(0U)#defineCAN_TDT0R_DLC_Msk(0xFUL<<CAN_TDT0R_DLC_Pos)#defineCAN_TDT0R_DLCCAN_TDT0R_DLC_Msk#defineCAN_TDT0R_TGT_Pos(8U)#defineCAN_TDT0R_TGT_Msk(0x1UL<<CAN_TDT0R_TGT_Pos)#defineCAN_TDT0R_TGTCAN_TDT0R_TGT_Msk#defineCAN_TDT0R_TIME_Pos(16U)#defineCAN_TDT0R_TIME_Msk(0xFFFFUL<<CAN_TDT0R_TIME_Pos)#defineCAN_TDT0R_TIMECAN_TDT0R_TIME_Msk#defineCAN_TDL0R_DATA0_Pos(0U)#defineCAN_TDL0R_DATA0_Msk(0xFFUL<<CAN_TDL0R_DATA0_Pos)#defineCAN_TDL0R_DATA0CAN_TDL0R_DATA0_Msk#defineCAN_TDL0R_DATA1_Pos(8U)#defineCAN_TDL0R_DATA1_Msk(0xFFUL<<CAN_TDL0R_DATA1_Pos)#defineCAN_TDL0R_DATA1CAN_TDL0R_DATA1_Msk#defineCAN_TDL0R_DATA2_Pos(16U)#defineCAN_TDL0R_DATA2_Msk(0xFFUL<<CAN_TDL0R_DATA2_Pos)#defineCAN_TDL0R_DATA2CAN_TDL0R_DATA2_Msk#defineCAN_TDL0R_DATA3_Pos(24U)#defineCAN_TDL0R_DATA3_Msk(0xFFUL<<CAN_TDL0R_DATA3_Pos)#defineCAN_TDL0R_DATA3CAN_TDL0R_DATA3_Msk#defineCAN_TDH0R_DATA4_Pos(0U)#defineCAN_TDH0R_DATA4_Msk(0xFFUL<<CAN_TDH0R_DATA4_Pos)#defineCAN_TDH0R_DATA4CAN_TDH0R_DATA4_Msk#defineCAN_TDH0R_DATA5_Pos(8U)#defineCAN_TDH0R_DATA5_Msk(0xFFUL<<CAN_TDH0R_DATA5_Pos)#defineCAN_TDH0R_DATA5CAN_TDH0R_DATA5_Msk#defineCAN_TDH0R_DATA6_Pos(16U)#defineCAN_TDH0R_DATA6_Msk(0xFFUL<<CAN_TDH0R_DATA6_Pos)#defineCAN_TDH0R_DATA6CAN_TDH0R_DATA6_Msk#defineCAN_TDH0R_DATA7_Pos(24U)#defineCAN_TDH0R_DATA7_Msk(0xFFUL<<CAN_TDH0R_DATA7_Pos)#defineCAN_TDH0R_DATA7CAN_TDH0R_DATA7_Msk#defineCAN_TI1R_TXRQ_Pos(0U)#defineCAN_TI1R_TXRQ_Msk(0x1UL<<CAN_TI1R_TXRQ_Pos)#defineCAN_TI1R_TXRQCAN_TI1R_TXRQ_Msk#defineCAN_TI1R_RTR_Pos(1U)#defineCAN_TI1R_RTR_Msk(0x1UL<<CAN_TI1R_RTR_Pos)#defineCAN_TI1R_RTRCAN_TI1R_RTR_Msk#defineCAN_TI1R_IDE_Pos(2U)#defineCAN_TI1R_IDE_Msk(0x1UL<<CAN_TI1R_IDE_Pos)#defineCAN_TI1R_IDECAN_TI1R_IDE_Msk#defineCAN_TI1R_EXID_Pos(3U)#defineCAN_TI1R_EXID_Msk(0x3FFFFUL<<CAN_TI1R_EXID_Pos)#defineCAN_TI1R_EXIDCAN_TI1R_EXID_Msk#defineCAN_TI1R_STID_Pos(21U)#defineCAN_TI1R_STID_Msk(0x7FFUL<<CAN_TI1R_STID_Pos)#defineCAN_TI1R_STIDCAN_TI1R_STID_Msk#defineCAN_TDT1R_DLC_Pos(0U)#defineCAN_TDT1R_DLC_Msk(0xFUL<<CAN_TDT1R_DLC_Pos)#defineCAN_TDT1R_DLCCAN_TDT1R_DLC_Msk#defineCAN_TDT1R_TGT_Pos(8U)#defineCAN_TDT1R_TGT_Msk(0x1UL<<CAN_TDT1R_TGT_Pos)#defineCAN_TDT1R_TGTCAN_TDT1R_TGT_Msk#defineCAN_TDT1R_TIME_Pos(16U)#defineCAN_TDT1R_TIME_Msk(0xFFFFUL<<CAN_TDT1R_TIME_Pos)#defineCAN_TDT1R_TIMECAN_TDT1R_TIME_Msk#defineCAN_TDL1R_DATA0_Pos(0U)#defineCAN_TDL1R_DATA0_Msk(0xFFUL<<CAN_TDL1R_DATA0_Pos)#defineCAN_TDL1R_DATA0CAN_TDL1R_DATA0_Msk#defineCAN_TDL1R_DATA1_Pos(8U)#defineCAN_TDL1R_DATA1_Msk(0xFFUL<<CAN_TDL1R_DATA1_Pos)#defineCAN_TDL1R_DATA1CAN_TDL1R_DATA1_Msk#defineCAN_TDL1R_DATA2_Pos(16U)#defineCAN_TDL1R_DATA2_Msk(0xFFUL<<CAN_TDL1R_DATA2_Pos)#defineCAN_TDL1R_DATA2CAN_TDL1R_DATA2_Msk#defineCAN_TDL1R_DATA3_Pos(24U)#defineCAN_TDL1R_DATA3_Msk(0xFFUL<<CAN_TDL1R_DATA3_Pos)#defineCAN_TDL1R_DATA3CAN_TDL1R_DATA3_Msk#defineCAN_TDH1R_DATA4_Pos(0U)#defineCAN_TDH1R_DATA4_Msk(0xFFUL<<CAN_TDH1R_DATA4_Pos)#defineCAN_TDH1R_DATA4CAN_TDH1R_DATA4_Msk#defineCAN_TDH1R_DATA5_Pos(8U)#defineCAN_TDH1R_DATA5_Msk(0xFFUL<<CAN_TDH1R_DATA5_Pos)#defineCAN_TDH1R_DATA5CAN_TDH1R_DATA5_Msk#defineCAN_TDH1R_DATA6_Pos(16U)#defineCAN_TDH1R_DATA6_Msk(0xFFUL<<CAN_TDH1R_DATA6_Pos)#defineCAN_TDH1R_DATA6CAN_TDH1R_DATA6_Msk#defineCAN_TDH1R_DATA7_Pos(24U)#defineCAN_TDH1R_DATA7_Msk(0xFFUL<<CAN_TDH1R_DATA7_Pos)#defineCAN_TDH1R_DATA7CAN_TDH1R_DATA7_Msk#defineCAN_TI2R_TXRQ_Pos(0U)#defineCAN_TI2R_TXRQ_Msk(0x1UL<<CAN_TI2R_TXRQ_Pos)#defineCAN_TI2R_TXRQCAN_TI2R_TXRQ_Msk#defineCAN_TI2R_RTR_Pos(1U)#defineCAN_TI2R_RTR_Msk(0x1UL<<CAN_TI2R_RTR_Pos)#defineCAN_TI2R_RTRCAN_TI2R_RTR_Msk#defineCAN_TI2R_IDE_Pos(2U)#defineCAN_TI2R_IDE_Msk(0x1UL<<CAN_TI2R_IDE_Pos)#defineCAN_TI2R_IDECAN_TI2R_IDE_Msk#defineCAN_TI2R_EXID_Pos(3U)#defineCAN_TI2R_EXID_Msk(0x3FFFFUL<<CAN_TI2R_EXID_Pos)#defineCAN_TI2R_EXIDCAN_TI2R_EXID_Msk#defineCAN_TI2R_STID_Pos(21U)#defineCAN_TI2R_STID_Msk(0x7FFUL<<CAN_TI2R_STID_Pos)#defineCAN_TI2R_STIDCAN_TI2R_STID_Msk#defineCAN_TDT2R_DLC_Pos(0U)#defineCAN_TDT2R_DLC_Msk(0xFUL<<CAN_TDT2R_DLC_Pos)#defineCAN_TDT2R_DLCCAN_TDT2R_DLC_Msk#defineCAN_TDT2R_TGT_Pos(8U)#defineCAN_TDT2R_TGT_Msk(0x1UL<<CAN_TDT2R_TGT_Pos)#defineCAN_TDT2R_TGTCAN_TDT2R_TGT_Msk#defineCAN_TDT2R_TIME_Pos(16U)#defineCAN_TDT2R_TIME_Msk(0xFFFFUL<<CAN_TDT2R_TIME_Pos)#defineCAN_TDT2R_TIMECAN_TDT2R_TIME_Msk#defineCAN_TDL2R_DATA0_Pos(0U)#defineCAN_TDL2R_DATA0_Msk(0xFFUL<<CAN_TDL2R_DATA0_Pos)#defineCAN_TDL2R_DATA0CAN_TDL2R_DATA0_Msk#defineCAN_TDL2R_DATA1_Pos(8U)#defineCAN_TDL2R_DATA1_Msk(0xFFUL<<CAN_TDL2R_DATA1_Pos)#defineCAN_TDL2R_DATA1CAN_TDL2R_DATA1_Msk#defineCAN_TDL2R_DATA2_Pos(16U)#defineCAN_TDL2R_DATA2_Msk(0xFFUL<<CAN_TDL2R_DATA2_Pos)#defineCAN_TDL2R_DATA2CAN_TDL2R_DATA2_Msk#defineCAN_TDL2R_DATA3_Pos(24U)#defineCAN_TDL2R_DATA3_Msk(0xFFUL<<CAN_TDL2R_DATA3_Pos)#defineCAN_TDL2R_DATA3CAN_TDL2R_DATA3_Msk#defineCAN_TDH2R_DATA4_Pos(0U)#defineCAN_TDH2R_DATA4_Msk(0xFFUL<<CAN_TDH2R_DATA4_Pos)#defineCAN_TDH2R_DATA4CAN_TDH2R_DATA4_Msk#defineCAN_TDH2R_DATA5_Pos(8U)#defineCAN_TDH2R_DATA5_Msk(0xFFUL<<CAN_TDH2R_DATA5_Pos)#defineCAN_TDH2R_DATA5CAN_TDH2R_DATA5_Msk#defineCAN_TDH2R_DATA6_Pos(16U)#defineCAN_TDH2R_DATA6_Msk(0xFFUL<<CAN_TDH2R_DATA6_Pos)#defineCAN_TDH2R_DATA6CAN_TDH2R_DATA6_Msk#defineCAN_TDH2R_DATA7_Pos(24U)#defineCAN_TDH2R_DATA7_Msk(0xFFUL<<CAN_TDH2R_DATA7_Pos)#defineCAN_TDH2R_DATA7CAN_TDH2R_DATA7_Msk#defineCAN_RI0R_RTR_Pos(1U)#defineCAN_RI0R_RTR_Msk(0x1UL<<CAN_RI0R_RTR_Pos)#defineCAN_RI0R_RTRCAN_RI0R_RTR_Msk#defineCAN_RI0R_IDE_Pos(2U)#defineCAN_RI0R_IDE_Msk(0x1UL<<CAN_RI0R_IDE_Pos)#defineCAN_RI0R_IDECAN_RI0R_IDE_Msk#defineCAN_RI0R_EXID_Pos(3U)#defineCAN_RI0R_EXID_Msk(0x3FFFFUL<<CAN_RI0R_EXID_Pos)#defineCAN_RI0R_EXIDCAN_RI0R_EXID_Msk#defineCAN_RI0R_STID_Pos(21U)#defineCAN_RI0R_STID_Msk(0x7FFUL<<CAN_RI0R_STID_Pos)#defineCAN_RI0R_STIDCAN_RI0R_STID_Msk#defineCAN_RDT0R_DLC_Pos(0U)#defineCAN_RDT0R_DLC_Msk(0xFUL<<CAN_RDT0R_DLC_Pos)#defineCAN_RDT0R_DLCCAN_RDT0R_DLC_Msk#defineCAN_RDT0R_FMI_Pos(8U)#defineCAN_RDT0R_FMI_Msk(0xFFUL<<CAN_RDT0R_FMI_Pos)#defineCAN_RDT0R_FMICAN_RDT0R_FMI_Msk#defineCAN_RDT0R_TIME_Pos(16U)#defineCAN_RDT0R_TIME_Msk(0xFFFFUL<<CAN_RDT0R_TIME_Pos)#defineCAN_RDT0R_TIMECAN_RDT0R_TIME_Msk#defineCAN_RDL0R_DATA0_Pos(0U)#defineCAN_RDL0R_DATA0_Msk(0xFFUL<<CAN_RDL0R_DATA0_Pos)#defineCAN_RDL0R_DATA0CAN_RDL0R_DATA0_Msk#defineCAN_RDL0R_DATA1_Pos(8U)#defineCAN_RDL0R_DATA1_Msk(0xFFUL<<CAN_RDL0R_DATA1_Pos)#defineCAN_RDL0R_DATA1CAN_RDL0R_DATA1_Msk#defineCAN_RDL0R_DATA2_Pos(16U)#defineCAN_RDL0R_DATA2_Msk(0xFFUL<<CAN_RDL0R_DATA2_Pos)#defineCAN_RDL0R_DATA2CAN_RDL0R_DATA2_Msk#defineCAN_RDL0R_DATA3_Pos(24U)#defineCAN_RDL0R_DATA3_Msk(0xFFUL<<CAN_RDL0R_DATA3_Pos)#defineCAN_RDL0R_DATA3CAN_RDL0R_DATA3_Msk#defineCAN_RDH0R_DATA4_Pos(0U)#defineCAN_RDH0R_DATA4_Msk(0xFFUL<<CAN_RDH0R_DATA4_Pos)#defineCAN_RDH0R_DATA4CAN_RDH0R_DATA4_Msk#defineCAN_RDH0R_DATA5_Pos(8U)#defineCAN_RDH0R_DATA5_Msk(0xFFUL<<CAN_RDH0R_DATA5_Pos)#defineCAN_RDH0R_DATA5CAN_RDH0R_DATA5_Msk#defineCAN_RDH0R_DATA6_Pos(16U)#defineCAN_RDH0R_DATA6_Msk(0xFFUL<<CAN_RDH0R_DATA6_Pos)#defineCAN_RDH0R_DATA6CAN_RDH0R_DATA6_Msk#defineCAN_RDH0R_DATA7_Pos(24U)#defineCAN_RDH0R_DATA7_Msk(0xFFUL<<CAN_RDH0R_DATA7_Pos)#defineCAN_RDH0R_DATA7CAN_RDH0R_DATA7_Msk#defineCAN_RI1R_RTR_Pos(1U)#defineCAN_RI1R_RTR_Msk(0x1UL<<CAN_RI1R_RTR_Pos)#defineCAN_RI1R_RTRCAN_RI1R_RTR_Msk#defineCAN_RI1R_IDE_Pos(2U)#defineCAN_RI1R_IDE_Msk(0x1UL<<CAN_RI1R_IDE_Pos)#defineCAN_RI1R_IDECAN_RI1R_IDE_Msk#defineCAN_RI1R_EXID_Pos(3U)#defineCAN_RI1R_EXID_Msk(0x3FFFFUL<<CAN_RI1R_EXID_Pos)#defineCAN_RI1R_EXIDCAN_RI1R_EXID_Msk#defineCAN_RI1R_STID_Pos(21U)#defineCAN_RI1R_STID_Msk(0x7FFUL<<CAN_RI1R_STID_Pos)#defineCAN_RI1R_STIDCAN_RI1R_STID_Msk#defineCAN_RDT1R_DLC_Pos(0U)#defineCAN_RDT1R_DLC_Msk(0xFUL<<CAN_RDT1R_DLC_Pos)#defineCAN_RDT1R_DLCCAN_RDT1R_DLC_Msk#defineCAN_RDT1R_FMI_Pos(8U)#defineCAN_RDT1R_FMI_Msk(0xFFUL<<CAN_RDT1R_FMI_Pos)#defineCAN_RDT1R_FMICAN_RDT1R_FMI_Msk#defineCAN_RDT1R_TIME_Pos(16U)#defineCAN_RDT1R_TIME_Msk(0xFFFFUL<<CAN_RDT1R_TIME_Pos)#defineCAN_RDT1R_TIMECAN_RDT1R_TIME_Msk#defineCAN_RDL1R_DATA0_Pos(0U)#defineCAN_RDL1R_DATA0_Msk(0xFFUL<<CAN_RDL1R_DATA0_Pos)#defineCAN_RDL1R_DATA0CAN_RDL1R_DATA0_Msk#defineCAN_RDL1R_DATA1_Pos(8U)#defineCAN_RDL1R_DATA1_Msk(0xFFUL<<CAN_RDL1R_DATA1_Pos)#defineCAN_RDL1R_DATA1CAN_RDL1R_DATA1_Msk#defineCAN_RDL1R_DATA2_Pos(16U)#defineCAN_RDL1R_DATA2_Msk(0xFFUL<<CAN_RDL1R_DATA2_Pos)#defineCAN_RDL1R_DATA2CAN_RDL1R_DATA2_Msk#defineCAN_RDL1R_DATA3_Pos(24U)#defineCAN_RDL1R_DATA3_Msk(0xFFUL<<CAN_RDL1R_DATA3_Pos)#defineCAN_RDL1R_DATA3CAN_RDL1R_DATA3_Msk#defineCAN_RDH1R_DATA4_Pos(0U)#defineCAN_RDH1R_DATA4_Msk(0xFFUL<<CAN_RDH1R_DATA4_Pos)#defineCAN_RDH1R_DATA4CAN_RDH1R_DATA4_Msk#defineCAN_RDH1R_DATA5_Pos(8U)#defineCAN_RDH1R_DATA5_Msk(0xFFUL<<CAN_RDH1R_DATA5_Pos)#defineCAN_RDH1R_DATA5CAN_RDH1R_DATA5_Msk#defineCAN_RDH1R_DATA6_Pos(16U)#defineCAN_RDH1R_DATA6_Msk(0xFFUL<<CAN_RDH1R_DATA6_Pos)#defineCAN_RDH1R_DATA6CAN_RDH1R_DATA6_Msk#defineCAN_RDH1R_DATA7_Pos(24U)#defineCAN_RDH1R_DATA7_Msk(0xFFUL<<CAN_RDH1R_DATA7_Pos)#defineCAN_RDH1R_DATA7CAN_RDH1R_DATA7_Msk#defineCAN_FMR_FINIT_Pos(0U)#defineCAN_FMR_FINIT_Msk(0x1UL<<CAN_FMR_FINIT_Pos)#defineCAN_FMR_FINITCAN_FMR_FINIT_Msk#defineCAN_FMR_CAN2SB_Pos(8U)#defineCAN_FMR_CAN2SB_Msk(0x3FUL<<CAN_FMR_CAN2SB_Pos)#defineCAN_FMR_CAN2SBCAN_FMR_CAN2SB_Msk#defineCAN_FM1R_FBM_Pos(0U)#defineCAN_FM1R_FBM_Msk(0x3FFFUL<<CAN_FM1R_FBM_Pos)#defineCAN_FM1R_FBMCAN_FM1R_FBM_Msk#defineCAN_FM1R_FBM0_Pos(0U)#defineCAN_FM1R_FBM0_Msk(0x1UL<<CAN_FM1R_FBM0_Pos)#defineCAN_FM1R_FBM0CAN_FM1R_FBM0_Msk#defineCAN_FM1R_FBM1_Pos(1U)#defineCAN_FM1R_FBM1_Msk(0x1UL<<CAN_FM1R_FBM1_Pos)#defineCAN_FM1R_FBM1CAN_FM1R_FBM1_Msk#defineCAN_FM1R_FBM2_Pos(2U)#defineCAN_FM1R_FBM2_Msk(0x1UL<<CAN_FM1R_FBM2_Pos)#defineCAN_FM1R_FBM2CAN_FM1R_FBM2_Msk#defineCAN_FM1R_FBM3_Pos(3U)#defineCAN_FM1R_FBM3_Msk(0x1UL<<CAN_FM1R_FBM3_Pos)#defineCAN_FM1R_FBM3CAN_FM1R_FBM3_Msk#defineCAN_FM1R_FBM4_Pos(4U)#defineCAN_FM1R_FBM4_Msk(0x1UL<<CAN_FM1R_FBM4_Pos)#defineCAN_FM1R_FBM4CAN_FM1R_FBM4_Msk#defineCAN_FM1R_FBM5_Pos(5U)#defineCAN_FM1R_FBM5_Msk(0x1UL<<CAN_FM1R_FBM5_Pos)#defineCAN_FM1R_FBM5CAN_FM1R_FBM5_Msk#defineCAN_FM1R_FBM6_Pos(6U)#defineCAN_FM1R_FBM6_Msk(0x1UL<<CAN_FM1R_FBM6_Pos)#defineCAN_FM1R_FBM6CAN_FM1R_FBM6_Msk#defineCAN_FM1R_FBM7_Pos(7U)#defineCAN_FM1R_FBM7_Msk(0x1UL<<CAN_FM1R_FBM7_Pos)#defineCAN_FM1R_FBM7CAN_FM1R_FBM7_Msk#defineCAN_FM1R_FBM8_Pos(8U)#defineCAN_FM1R_FBM8_Msk(0x1UL<<CAN_FM1R_FBM8_Pos)#defineCAN_FM1R_FBM8CAN_FM1R_FBM8_Msk#defineCAN_FM1R_FBM9_Pos(9U)#defineCAN_FM1R_FBM9_Msk(0x1UL<<CAN_FM1R_FBM9_Pos)#defineCAN_FM1R_FBM9CAN_FM1R_FBM9_Msk#defineCAN_FM1R_FBM10_Pos(10U)#defineCAN_FM1R_FBM10_Msk(0x1UL<<CAN_FM1R_FBM10_Pos)#defineCAN_FM1R_FBM10CAN_FM1R_FBM10_Msk#defineCAN_FM1R_FBM11_Pos(11U)#defineCAN_FM1R_FBM11_Msk(0x1UL<<CAN_FM1R_FBM11_Pos)#defineCAN_FM1R_FBM11CAN_FM1R_FBM11_Msk#defineCAN_FM1R_FBM12_Pos(12U)#defineCAN_FM1R_FBM12_Msk(0x1UL<<CAN_FM1R_FBM12_Pos)#defineCAN_FM1R_FBM12CAN_FM1R_FBM12_Msk#defineCAN_FM1R_FBM13_Pos(13U)#defineCAN_FM1R_FBM13_Msk(0x1UL<<CAN_FM1R_FBM13_Pos)#defineCAN_FM1R_FBM13CAN_FM1R_FBM13_Msk#defineCAN_FS1R_FSC_Pos(0U)#defineCAN_FS1R_FSC_Msk(0x3FFFUL<<CAN_FS1R_FSC_Pos)#defineCAN_FS1R_FSCCAN_FS1R_FSC_Msk#defineCAN_FS1R_FSC0_Pos(0U)#defineCAN_FS1R_FSC0_Msk(0x1UL<<CAN_FS1R_FSC0_Pos)#defineCAN_FS1R_FSC0CAN_FS1R_FSC0_Msk#defineCAN_FS1R_FSC1_Pos(1U)#defineCAN_FS1R_FSC1_Msk(0x1UL<<CAN_FS1R_FSC1_Pos)#defineCAN_FS1R_FSC1CAN_FS1R_FSC1_Msk#defineCAN_FS1R_FSC2_Pos(2U)#defineCAN_FS1R_FSC2_Msk(0x1UL<<CAN_FS1R_FSC2_Pos)#defineCAN_FS1R_FSC2CAN_FS1R_FSC2_Msk#defineCAN_FS1R_FSC3_Pos(3U)#defineCAN_FS1R_FSC3_Msk(0x1UL<<CAN_FS1R_FSC3_Pos)#defineCAN_FS1R_FSC3CAN_FS1R_FSC3_Msk#defineCAN_FS1R_FSC4_Pos(4U)#defineCAN_FS1R_FSC4_Msk(0x1UL<<CAN_FS1R_FSC4_Pos)#defineCAN_FS1R_FSC4CAN_FS1R_FSC4_Msk#defineCAN_FS1R_FSC5_Pos(5U)#defineCAN_FS1R_FSC5_Msk(0x1UL<<CAN_FS1R_FSC5_Pos)#defineCAN_FS1R_FSC5CAN_FS1R_FSC5_Msk#defineCAN_FS1R_FSC6_Pos(6U)#defineCAN_FS1R_FSC6_Msk(0x1UL<<CAN_FS1R_FSC6_Pos)#defineCAN_FS1R_FSC6CAN_FS1R_FSC6_Msk#defineCAN_FS1R_FSC7_Pos(7U)#defineCAN_FS1R_FSC7_Msk(0x1UL<<CAN_FS1R_FSC7_Pos)#defineCAN_FS1R_FSC7CAN_FS1R_FSC7_Msk#defineCAN_FS1R_FSC8_Pos(8U)#defineCAN_FS1R_FSC8_Msk(0x1UL<<CAN_FS1R_FSC8_Pos)#defineCAN_FS1R_FSC8CAN_FS1R_FSC8_Msk#defineCAN_FS1R_FSC9_Pos(9U)#defineCAN_FS1R_FSC9_Msk(0x1UL<<CAN_FS1R_FSC9_Pos)#defineCAN_FS1R_FSC9CAN_FS1R_FSC9_Msk#defineCAN_FS1R_FSC10_Pos(10U)#defineCAN_FS1R_FSC10_Msk(0x1UL<<CAN_FS1R_FSC10_Pos)#defineCAN_FS1R_FSC10CAN_FS1R_FSC10_Msk#defineCAN_FS1R_FSC11_Pos(11U)#defineCAN_FS1R_FSC11_Msk(0x1UL<<CAN_FS1R_FSC11_Pos)#defineCAN_FS1R_FSC11CAN_FS1R_FSC11_Msk#defineCAN_FS1R_FSC12_Pos(12U)#defineCAN_FS1R_FSC12_Msk(0x1UL<<CAN_FS1R_FSC12_Pos)#defineCAN_FS1R_FSC12CAN_FS1R_FSC12_Msk#defineCAN_FS1R_FSC13_Pos(13U)#defineCAN_FS1R_FSC13_Msk(0x1UL<<CAN_FS1R_FSC13_Pos)#defineCAN_FS1R_FSC13CAN_FS1R_FSC13_Msk#defineCAN_FFA1R_FFA_Pos(0U)#defineCAN_FFA1R_FFA_Msk(0x3FFFUL<<CAN_FFA1R_FFA_Pos)#defineCAN_FFA1R_FFACAN_FFA1R_FFA_Msk#defineCAN_FFA1R_FFA0_Pos(0U)#defineCAN_FFA1R_FFA0_Msk(0x1UL<<CAN_FFA1R_FFA0_Pos)#defineCAN_FFA1R_FFA0CAN_FFA1R_FFA0_Msk#defineCAN_FFA1R_FFA1_Pos(1U)#defineCAN_FFA1R_FFA1_Msk(0x1UL<<CAN_FFA1R_FFA1_Pos)#defineCAN_FFA1R_FFA1CAN_FFA1R_FFA1_Msk#defineCAN_FFA1R_FFA2_Pos(2U)#defineCAN_FFA1R_FFA2_Msk(0x1UL<<CAN_FFA1R_FFA2_Pos)#defineCAN_FFA1R_FFA2CAN_FFA1R_FFA2_Msk#defineCAN_FFA1R_FFA3_Pos(3U)#defineCAN_FFA1R_FFA3_Msk(0x1UL<<CAN_FFA1R_FFA3_Pos)#defineCAN_FFA1R_FFA3CAN_FFA1R_FFA3_Msk#defineCAN_FFA1R_FFA4_Pos(4U)#defineCAN_FFA1R_FFA4_Msk(0x1UL<<CAN_FFA1R_FFA4_Pos)#defineCAN_FFA1R_FFA4CAN_FFA1R_FFA4_Msk#defineCAN_FFA1R_FFA5_Pos(5U)#defineCAN_FFA1R_FFA5_Msk(0x1UL<<CAN_FFA1R_FFA5_Pos)#defineCAN_FFA1R_FFA5CAN_FFA1R_FFA5_Msk#defineCAN_FFA1R_FFA6_Pos(6U)#defineCAN_FFA1R_FFA6_Msk(0x1UL<<CAN_FFA1R_FFA6_Pos)#defineCAN_FFA1R_FFA6CAN_FFA1R_FFA6_Msk#defineCAN_FFA1R_FFA7_Pos(7U)#defineCAN_FFA1R_FFA7_Msk(0x1UL<<CAN_FFA1R_FFA7_Pos)#defineCAN_FFA1R_FFA7CAN_FFA1R_FFA7_Msk#defineCAN_FFA1R_FFA8_Pos(8U)#defineCAN_FFA1R_FFA8_Msk(0x1UL<<CAN_FFA1R_FFA8_Pos)#defineCAN_FFA1R_FFA8CAN_FFA1R_FFA8_Msk#defineCAN_FFA1R_FFA9_Pos(9U)#defineCAN_FFA1R_FFA9_Msk(0x1UL<<CAN_FFA1R_FFA9_Pos)#defineCAN_FFA1R_FFA9CAN_FFA1R_FFA9_Msk#defineCAN_FFA1R_FFA10_Pos(10U)#defineCAN_FFA1R_FFA10_Msk(0x1UL<<CAN_FFA1R_FFA10_Pos)#defineCAN_FFA1R_FFA10CAN_FFA1R_FFA10_Msk#defineCAN_FFA1R_FFA11_Pos(11U)#defineCAN_FFA1R_FFA11_Msk(0x1UL<<CAN_FFA1R_FFA11_Pos)#defineCAN_FFA1R_FFA11CAN_FFA1R_FFA11_Msk#defineCAN_FFA1R_FFA12_Pos(12U)#defineCAN_FFA1R_FFA12_Msk(0x1UL<<CAN_FFA1R_FFA12_Pos)#defineCAN_FFA1R_FFA12CAN_FFA1R_FFA12_Msk#defineCAN_FFA1R_FFA13_Pos(13U)#defineCAN_FFA1R_FFA13_Msk(0x1UL<<CAN_FFA1R_FFA13_Pos)#defineCAN_FFA1R_FFA13CAN_FFA1R_FFA13_Msk#defineCAN_FA1R_FACT_Pos(0U)#defineCAN_FA1R_FACT_Msk(0x3FFFUL<<CAN_FA1R_FACT_Pos)#defineCAN_FA1R_FACTCAN_FA1R_FACT_Msk#defineCAN_FA1R_FACT0_Pos(0U)#defineCAN_FA1R_FACT0_Msk(0x1UL<<CAN_FA1R_FACT0_Pos)#defineCAN_FA1R_FACT0CAN_FA1R_FACT0_Msk#defineCAN_FA1R_FACT1_Pos(1U)#defineCAN_FA1R_FACT1_Msk(0x1UL<<CAN_FA1R_FACT1_Pos)#defineCAN_FA1R_FACT1CAN_FA1R_FACT1_Msk#defineCAN_FA1R_FACT2_Pos(2U)#defineCAN_FA1R_FACT2_Msk(0x1UL<<CAN_FA1R_FACT2_Pos)#defineCAN_FA1R_FACT2CAN_FA1R_FACT2_Msk#defineCAN_FA1R_FACT3_Pos(3U)#defineCAN_FA1R_FACT3_Msk(0x1UL<<CAN_FA1R_FACT3_Pos)#defineCAN_FA1R_FACT3CAN_FA1R_FACT3_Msk#defineCAN_FA1R_FACT4_Pos(4U)#defineCAN_FA1R_FACT4_Msk(0x1UL<<CAN_FA1R_FACT4_Pos)#defineCAN_FA1R_FACT4CAN_FA1R_FACT4_Msk#defineCAN_FA1R_FACT5_Pos(5U)#defineCAN_FA1R_FACT5_Msk(0x1UL<<CAN_FA1R_FACT5_Pos)#defineCAN_FA1R_FACT5CAN_FA1R_FACT5_Msk#defineCAN_FA1R_FACT6_Pos(6U)#defineCAN_FA1R_FACT6_Msk(0x1UL<<CAN_FA1R_FACT6_Pos)#defineCAN_FA1R_FACT6CAN_FA1R_FACT6_Msk#defineCAN_FA1R_FACT7_Pos(7U)#defineCAN_FA1R_FACT7_Msk(0x1UL<<CAN_FA1R_FACT7_Pos)#defineCAN_FA1R_FACT7CAN_FA1R_FACT7_Msk#defineCAN_FA1R_FACT8_Pos(8U)#defineCAN_FA1R_FACT8_Msk(0x1UL<<CAN_FA1R_FACT8_Pos)#defineCAN_FA1R_FACT8CAN_FA1R_FACT8_Msk#defineCAN_FA1R_FACT9_Pos(9U)#defineCAN_FA1R_FACT9_Msk(0x1UL<<CAN_FA1R_FACT9_Pos)#defineCAN_FA1R_FACT9CAN_FA1R_FACT9_Msk#defineCAN_FA1R_FACT10_Pos(10U)#defineCAN_FA1R_FACT10_Msk(0x1UL<<CAN_FA1R_FACT10_Pos)#defineCAN_FA1R_FACT10CAN_FA1R_FACT10_Msk#defineCAN_FA1R_FACT11_Pos(11U)#defineCAN_FA1R_FACT11_Msk(0x1UL<<CAN_FA1R_FACT11_Pos)#defineCAN_FA1R_FACT11CAN_FA1R_FACT11_Msk#defineCAN_FA1R_FACT12_Pos(12U)#defineCAN_FA1R_FACT12_Msk(0x1UL<<CAN_FA1R_FACT12_Pos)#defineCAN_FA1R_FACT12CAN_FA1R_FACT12_Msk#defineCAN_FA1R_FACT13_Pos(13U)#defineCAN_FA1R_FACT13_Msk(0x1UL<<CAN_FA1R_FACT13_Pos)#defineCAN_FA1R_FACT13CAN_FA1R_FACT13_Msk#defineCAN_F0R1_FB0_Pos(0U)#defineCAN_F0R1_FB0_Msk(0x1UL<<CAN_F0R1_FB0_Pos)#defineCAN_F0R1_FB0CAN_F0R1_FB0_Msk#defineCAN_F0R1_FB1_Pos(1U)#defineCAN_F0R1_FB1_Msk(0x1UL<<CAN_F0R1_FB1_Pos)#defineCAN_F0R1_FB1CAN_F0R1_FB1_Msk#defineCAN_F0R1_FB2_Pos(2U)#defineCAN_F0R1_FB2_Msk(0x1UL<<CAN_F0R1_FB2_Pos)#defineCAN_F0R1_FB2CAN_F0R1_FB2_Msk#defineCAN_F0R1_FB3_Pos(3U)#defineCAN_F0R1_FB3_Msk(0x1UL<<CAN_F0R1_FB3_Pos)#defineCAN_F0R1_FB3CAN_F0R1_FB3_Msk#defineCAN_F0R1_FB4_Pos(4U)#defineCAN_F0R1_FB4_Msk(0x1UL<<CAN_F0R1_FB4_Pos)#defineCAN_F0R1_FB4CAN_F0R1_FB4_Msk#defineCAN_F0R1_FB5_Pos(5U)#defineCAN_F0R1_FB5_Msk(0x1UL<<CAN_F0R1_FB5_Pos)#defineCAN_F0R1_FB5CAN_F0R1_FB5_Msk#defineCAN_F0R1_FB6_Pos(6U)#defineCAN_F0R1_FB6_Msk(0x1UL<<CAN_F0R1_FB6_Pos)#defineCAN_F0R1_FB6CAN_F0R1_FB6_Msk#defineCAN_F0R1_FB7_Pos(7U)#defineCAN_F0R1_FB7_Msk(0x1UL<<CAN_F0R1_FB7_Pos)#defineCAN_F0R1_FB7CAN_F0R1_FB7_Msk#defineCAN_F0R1_FB8_Pos(8U)#defineCAN_F0R1_FB8_Msk(0x1UL<<CAN_F0R1_FB8_Pos)#defineCAN_F0R1_FB8CAN_F0R1_FB8_Msk#defineCAN_F0R1_FB9_Pos(9U)#defineCAN_F0R1_FB9_Msk(0x1UL<<CAN_F0R1_FB9_Pos)#defineCAN_F0R1_FB9CAN_F0R1_FB9_Msk#defineCAN_F0R1_FB10_Pos(10U)#defineCAN_F0R1_FB10_Msk(0x1UL<<CAN_F0R1_FB10_Pos)#defineCAN_F0R1_FB10CAN_F0R1_FB10_Msk#defineCAN_F0R1_FB11_Pos(11U)#defineCAN_F0R1_FB11_Msk(0x1UL<<CAN_F0R1_FB11_Pos)#defineCAN_F0R1_FB11CAN_F0R1_FB11_Msk#defineCAN_F0R1_FB12_Pos(12U)#defineCAN_F0R1_FB12_Msk(0x1UL<<CAN_F0R1_FB12_Pos)#defineCAN_F0R1_FB12CAN_F0R1_FB12_Msk#defineCAN_F0R1_FB13_Pos(13U)#defineCAN_F0R1_FB13_Msk(0x1UL<<CAN_F0R1_FB13_Pos)#defineCAN_F0R1_FB13CAN_F0R1_FB13_Msk#defineCAN_F0R1_FB14_Pos(14U)#defineCAN_F0R1_FB14_Msk(0x1UL<<CAN_F0R1_FB14_Pos)#defineCAN_F0R1_FB14CAN_F0R1_FB14_Msk#defineCAN_F0R1_FB15_Pos(15U)#defineCAN_F0R1_FB15_Msk(0x1UL<<CAN_F0R1_FB15_Pos)#defineCAN_F0R1_FB15CAN_F0R1_FB15_Msk#defineCAN_F0R1_FB16_Pos(16U)#defineCAN_F0R1_FB16_Msk(0x1UL<<CAN_F0R1_FB16_Pos)#defineCAN_F0R1_FB16CAN_F0R1_FB16_Msk#defineCAN_F0R1_FB17_Pos(17U)#defineCAN_F0R1_FB17_Msk(0x1UL<<CAN_F0R1_FB17_Pos)#defineCAN_F0R1_FB17CAN_F0R1_FB17_Msk#defineCAN_F0R1_FB18_Pos(18U)#defineCAN_F0R1_FB18_Msk(0x1UL<<CAN_F0R1_FB18_Pos)#defineCAN_F0R1_FB18CAN_F0R1_FB18_Msk#defineCAN_F0R1_FB19_Pos(19U)#defineCAN_F0R1_FB19_Msk(0x1UL<<CAN_F0R1_FB19_Pos)#defineCAN_F0R1_FB19CAN_F0R1_FB19_Msk#defineCAN_F0R1_FB20_Pos(20U)#defineCAN_F0R1_FB20_Msk(0x1UL<<CAN_F0R1_FB20_Pos)#defineCAN_F0R1_FB20CAN_F0R1_FB20_Msk#defineCAN_F0R1_FB21_Pos(21U)#defineCAN_F0R1_FB21_Msk(0x1UL<<CAN_F0R1_FB21_Pos)#defineCAN_F0R1_FB21CAN_F0R1_FB21_Msk#defineCAN_F0R1_FB22_Pos(22U)#defineCAN_F0R1_FB22_Msk(0x1UL<<CAN_F0R1_FB22_Pos)#defineCAN_F0R1_FB22CAN_F0R1_FB22_Msk#defineCAN_F0R1_FB23_Pos(23U)#defineCAN_F0R1_FB23_Msk(0x1UL<<CAN_F0R1_FB23_Pos)#defineCAN_F0R1_FB23CAN_F0R1_FB23_Msk#defineCAN_F0R1_FB24_Pos(24U)#defineCAN_F0R1_FB24_Msk(0x1UL<<CAN_F0R1_FB24_Pos)#defineCAN_F0R1_FB24CAN_F0R1_FB24_Msk#defineCAN_F0R1_FB25_Pos(25U)#defineCAN_F0R1_FB25_Msk(0x1UL<<CAN_F0R1_FB25_Pos)#defineCAN_F0R1_FB25CAN_F0R1_FB25_Msk#defineCAN_F0R1_FB26_Pos(26U)#defineCAN_F0R1_FB26_Msk(0x1UL<<CAN_F0R1_FB26_Pos)#defineCAN_F0R1_FB26CAN_F0R1_FB26_Msk#defineCAN_F0R1_FB27_Pos(27U)#defineCAN_F0R1_FB27_Msk(0x1UL<<CAN_F0R1_FB27_Pos)#defineCAN_F0R1_FB27CAN_F0R1_FB27_Msk#defineCAN_F0R1_FB28_Pos(28U)#defineCAN_F0R1_FB28_Msk(0x1UL<<CAN_F0R1_FB28_Pos)#defineCAN_F0R1_FB28CAN_F0R1_FB28_Msk#defineCAN_F0R1_FB29_Pos(29U)#defineCAN_F0R1_FB29_Msk(0x1UL<<CAN_F0R1_FB29_Pos)#defineCAN_F0R1_FB29CAN_F0R1_FB29_Msk#defineCAN_F0R1_FB30_Pos(30U)#defineCAN_F0R1_FB30_Msk(0x1UL<<CAN_F0R1_FB30_Pos)#defineCAN_F0R1_FB30CAN_F0R1_FB30_Msk#defineCAN_F0R1_FB31_Pos(31U)#defineCAN_F0R1_FB31_Msk(0x1UL<<CAN_F0R1_FB31_Pos)#defineCAN_F0R1_FB31CAN_F0R1_FB31_Msk#defineCAN_F1R1_FB0_Pos(0U)#defineCAN_F1R1_FB0_Msk(0x1UL<<CAN_F1R1_FB0_Pos)#defineCAN_F1R1_FB0CAN_F1R1_FB0_Msk#defineCAN_F1R1_FB1_Pos(1U)#defineCAN_F1R1_FB1_Msk(0x1UL<<CAN_F1R1_FB1_Pos)#defineCAN_F1R1_FB1CAN_F1R1_FB1_Msk#defineCAN_F1R1_FB2_Pos(2U)#defineCAN_F1R1_FB2_Msk(0x1UL<<CAN_F1R1_FB2_Pos)#defineCAN_F1R1_FB2CAN_F1R1_FB2_Msk#defineCAN_F1R1_FB3_Pos(3U)#defineCAN_F1R1_FB3_Msk(0x1UL<<CAN_F1R1_FB3_Pos)#defineCAN_F1R1_FB3CAN_F1R1_FB3_Msk#defineCAN_F1R1_FB4_Pos(4U)#defineCAN_F1R1_FB4_Msk(0x1UL<<CAN_F1R1_FB4_Pos)#defineCAN_F1R1_FB4CAN_F1R1_FB4_Msk#defineCAN_F1R1_FB5_Pos(5U)#defineCAN_F1R1_FB5_Msk(0x1UL<<CAN_F1R1_FB5_Pos)#defineCAN_F1R1_FB5CAN_F1R1_FB5_Msk#defineCAN_F1R1_FB6_Pos(6U)#defineCAN_F1R1_FB6_Msk(0x1UL<<CAN_F1R1_FB6_Pos)#defineCAN_F1R1_FB6CAN_F1R1_FB6_Msk#defineCAN_F1R1_FB7_Pos(7U)#defineCAN_F1R1_FB7_Msk(0x1UL<<CAN_F1R1_FB7_Pos)#defineCAN_F1R1_FB7CAN_F1R1_FB7_Msk#defineCAN_F1R1_FB8_Pos(8U)#defineCAN_F1R1_FB8_Msk(0x1UL<<CAN_F1R1_FB8_Pos)#defineCAN_F1R1_FB8CAN_F1R1_FB8_Msk#defineCAN_F1R1_FB9_Pos(9U)#defineCAN_F1R1_FB9_Msk(0x1UL<<CAN_F1R1_FB9_Pos)#defineCAN_F1R1_FB9CAN_F1R1_FB9_Msk#defineCAN_F1R1_FB10_Pos(10U)#defineCAN_F1R1_FB10_Msk(0x1UL<<CAN_F1R1_FB10_Pos)#defineCAN_F1R1_FB10CAN_F1R1_FB10_Msk#defineCAN_F1R1_FB11_Pos(11U)#defineCAN_F1R1_FB11_Msk(0x1UL<<CAN_F1R1_FB11_Pos)#defineCAN_F1R1_FB11CAN_F1R1_FB11_Msk#defineCAN_F1R1_FB12_Pos(12U)#defineCAN_F1R1_FB12_Msk(0x1UL<<CAN_F1R1_FB12_Pos)#defineCAN_F1R1_FB12CAN_F1R1_FB12_Msk#defineCAN_F1R1_FB13_Pos(13U)#defineCAN_F1R1_FB13_Msk(0x1UL<<CAN_F1R1_FB13_Pos)#defineCAN_F1R1_FB13CAN_F1R1_FB13_Msk#defineCAN_F1R1_FB14_Pos(14U)#defineCAN_F1R1_FB14_Msk(0x1UL<<CAN_F1R1_FB14_Pos)#defineCAN_F1R1_FB14CAN_F1R1_FB14_Msk#defineCAN_F1R1_FB15_Pos(15U)#defineCAN_F1R1_FB15_Msk(0x1UL<<CAN_F1R1_FB15_Pos)#defineCAN_F1R1_FB15CAN_F1R1_FB15_Msk#defineCAN_F1R1_FB16_Pos(16U)#defineCAN_F1R1_FB16_Msk(0x1UL<<CAN_F1R1_FB16_Pos)#defineCAN_F1R1_FB16CAN_F1R1_FB16_Msk#defineCAN_F1R1_FB17_Pos(17U)#defineCAN_F1R1_FB17_Msk(0x1UL<<CAN_F1R1_FB17_Pos)#defineCAN_F1R1_FB17CAN_F1R1_FB17_Msk#defineCAN_F1R1_FB18_Pos(18U)#defineCAN_F1R1_FB18_Msk(0x1UL<<CAN_F1R1_FB18_Pos)#defineCAN_F1R1_FB18CAN_F1R1_FB18_Msk#defineCAN_F1R1_FB19_Pos(19U)#defineCAN_F1R1_FB19_Msk(0x1UL<<CAN_F1R1_FB19_Pos)#defineCAN_F1R1_FB19CAN_F1R1_FB19_Msk#defineCAN_F1R1_FB20_Pos(20U)#defineCAN_F1R1_FB20_Msk(0x1UL<<CAN_F1R1_FB20_Pos)#defineCAN_F1R1_FB20CAN_F1R1_FB20_Msk#defineCAN_F1R1_FB21_Pos(21U)#defineCAN_F1R1_FB21_Msk(0x1UL<<CAN_F1R1_FB21_Pos)#defineCAN_F1R1_FB21CAN_F1R1_FB21_Msk#defineCAN_F1R1_FB22_Pos(22U)#defineCAN_F1R1_FB22_Msk(0x1UL<<CAN_F1R1_FB22_Pos)#defineCAN_F1R1_FB22CAN_F1R1_FB22_Msk#defineCAN_F1R1_FB23_Pos(23U)#defineCAN_F1R1_FB23_Msk(0x1UL<<CAN_F1R1_FB23_Pos)#defineCAN_F1R1_FB23CAN_F1R1_FB23_Msk#defineCAN_F1R1_FB24_Pos(24U)#defineCAN_F1R1_FB24_Msk(0x1UL<<CAN_F1R1_FB24_Pos)#defineCAN_F1R1_FB24CAN_F1R1_FB24_Msk#defineCAN_F1R1_FB25_Pos(25U)#defineCAN_F1R1_FB25_Msk(0x1UL<<CAN_F1R1_FB25_Pos)#defineCAN_F1R1_FB25CAN_F1R1_FB25_Msk#defineCAN_F1R1_FB26_Pos(26U)#defineCAN_F1R1_FB26_Msk(0x1UL<<CAN_F1R1_FB26_Pos)#defineCAN_F1R1_FB26CAN_F1R1_FB26_Msk#defineCAN_F1R1_FB27_Pos(27U)#defineCAN_F1R1_FB27_Msk(0x1UL<<CAN_F1R1_FB27_Pos)#defineCAN_F1R1_FB27CAN_F1R1_FB27_Msk#defineCAN_F1R1_FB28_Pos(28U)#defineCAN_F1R1_FB28_Msk(0x1UL<<CAN_F1R1_FB28_Pos)#defineCAN_F1R1_FB28CAN_F1R1_FB28_Msk#defineCAN_F1R1_FB29_Pos(29U)#defineCAN_F1R1_FB29_Msk(0x1UL<<CAN_F1R1_FB29_Pos)#defineCAN_F1R1_FB29CAN_F1R1_FB29_Msk#defineCAN_F1R1_FB30_Pos(30U)#defineCAN_F1R1_FB30_Msk(0x1UL<<CAN_F1R1_FB30_Pos)#defineCAN_F1R1_FB30CAN_F1R1_FB30_Msk#defineCAN_F1R1_FB31_Pos(31U)#defineCAN_F1R1_FB31_Msk(0x1UL<<CAN_F1R1_FB31_Pos)#defineCAN_F1R1_FB31CAN_F1R1_FB31_Msk#defineCAN_F2R1_FB0_Pos(0U)#defineCAN_F2R1_FB0_Msk(0x1UL<<CAN_F2R1_FB0_Pos)#defineCAN_F2R1_FB0CAN_F2R1_FB0_Msk#defineCAN_F2R1_FB1_Pos(1U)#defineCAN_F2R1_FB1_Msk(0x1UL<<CAN_F2R1_FB1_Pos)#defineCAN_F2R1_FB1CAN_F2R1_FB1_Msk#defineCAN_F2R1_FB2_Pos(2U)#defineCAN_F2R1_FB2_Msk(0x1UL<<CAN_F2R1_FB2_Pos)#defineCAN_F2R1_FB2CAN_F2R1_FB2_Msk#defineCAN_F2R1_FB3_Pos(3U)#defineCAN_F2R1_FB3_Msk(0x1UL<<CAN_F2R1_FB3_Pos)#defineCAN_F2R1_FB3CAN_F2R1_FB3_Msk#defineCAN_F2R1_FB4_Pos(4U)#defineCAN_F2R1_FB4_Msk(0x1UL<<CAN_F2R1_FB4_Pos)#defineCAN_F2R1_FB4CAN_F2R1_FB4_Msk#defineCAN_F2R1_FB5_Pos(5U)#defineCAN_F2R1_FB5_Msk(0x1UL<<CAN_F2R1_FB5_Pos)#defineCAN_F2R1_FB5CAN_F2R1_FB5_Msk#defineCAN_F2R1_FB6_Pos(6U)#defineCAN_F2R1_FB6_Msk(0x1UL<<CAN_F2R1_FB6_Pos)#defineCAN_F2R1_FB6CAN_F2R1_FB6_Msk#defineCAN_F2R1_FB7_Pos(7U)#defineCAN_F2R1_FB7_Msk(0x1UL<<CAN_F2R1_FB7_Pos)#defineCAN_F2R1_FB7CAN_F2R1_FB7_Msk#defineCAN_F2R1_FB8_Pos(8U)#defineCAN_F2R1_FB8_Msk(0x1UL<<CAN_F2R1_FB8_Pos)#defineCAN_F2R1_FB8CAN_F2R1_FB8_Msk#defineCAN_F2R1_FB9_Pos(9U)#defineCAN_F2R1_FB9_Msk(0x1UL<<CAN_F2R1_FB9_Pos)#defineCAN_F2R1_FB9CAN_F2R1_FB9_Msk#defineCAN_F2R1_FB10_Pos(10U)#defineCAN_F2R1_FB10_Msk(0x1UL<<CAN_F2R1_FB10_Pos)#defineCAN_F2R1_FB10CAN_F2R1_FB10_Msk#defineCAN_F2R1_FB11_Pos(11U)#defineCAN_F2R1_FB11_Msk(0x1UL<<CAN_F2R1_FB11_Pos)#defineCAN_F2R1_FB11CAN_F2R1_FB11_Msk#defineCAN_F2R1_FB12_Pos(12U)#defineCAN_F2R1_FB12_Msk(0x1UL<<CAN_F2R1_FB12_Pos)#defineCAN_F2R1_FB12CAN_F2R1_FB12_Msk#defineCAN_F2R1_FB13_Pos(13U)#defineCAN_F2R1_FB13_Msk(0x1UL<<CAN_F2R1_FB13_Pos)#defineCAN_F2R1_FB13CAN_F2R1_FB13_Msk#defineCAN_F2R1_FB14_Pos(14U)#defineCAN_F2R1_FB14_Msk(0x1UL<<CAN_F2R1_FB14_Pos)#defineCAN_F2R1_FB14CAN_F2R1_FB14_Msk#defineCAN_F2R1_FB15_Pos(15U)#defineCAN_F2R1_FB15_Msk(0x1UL<<CAN_F2R1_FB15_Pos)#defineCAN_F2R1_FB15CAN_F2R1_FB15_Msk#defineCAN_F2R1_FB16_Pos(16U)#defineCAN_F2R1_FB16_Msk(0x1UL<<CAN_F2R1_FB16_Pos)#defineCAN_F2R1_FB16CAN_F2R1_FB16_Msk#defineCAN_F2R1_FB17_Pos(17U)#defineCAN_F2R1_FB17_Msk(0x1UL<<CAN_F2R1_FB17_Pos)#defineCAN_F2R1_FB17CAN_F2R1_FB17_Msk#defineCAN_F2R1_FB18_Pos(18U)#defineCAN_F2R1_FB18_Msk(0x1UL<<CAN_F2R1_FB18_Pos)#defineCAN_F2R1_FB18CAN_F2R1_FB18_Msk#defineCAN_F2R1_FB19_Pos(19U)#defineCAN_F2R1_FB19_Msk(0x1UL<<CAN_F2R1_FB19_Pos)#defineCAN_F2R1_FB19CAN_F2R1_FB19_Msk#defineCAN_F2R1_FB20_Pos(20U)#defineCAN_F2R1_FB20_Msk(0x1UL<<CAN_F2R1_FB20_Pos)#defineCAN_F2R1_FB20CAN_F2R1_FB20_Msk#defineCAN_F2R1_FB21_Pos(21U)#defineCAN_F2R1_FB21_Msk(0x1UL<<CAN_F2R1_FB21_Pos)#defineCAN_F2R1_FB21CAN_F2R1_FB21_Msk#defineCAN_F2R1_FB22_Pos(22U)#defineCAN_F2R1_FB22_Msk(0x1UL<<CAN_F2R1_FB22_Pos)#defineCAN_F2R1_FB22CAN_F2R1_FB22_Msk#defineCAN_F2R1_FB23_Pos(23U)#defineCAN_F2R1_FB23_Msk(0x1UL<<CAN_F2R1_FB23_Pos)#defineCAN_F2R1_FB23CAN_F2R1_FB23_Msk#defineCAN_F2R1_FB24_Pos(24U)#defineCAN_F2R1_FB24_Msk(0x1UL<<CAN_F2R1_FB24_Pos)#defineCAN_F2R1_FB24CAN_F2R1_FB24_Msk#defineCAN_F2R1_FB25_Pos(25U)#defineCAN_F2R1_FB25_Msk(0x1UL<<CAN_F2R1_FB25_Pos)#defineCAN_F2R1_FB25CAN_F2R1_FB25_Msk#defineCAN_F2R1_FB26_Pos(26U)#defineCAN_F2R1_FB26_Msk(0x1UL<<CAN_F2R1_FB26_Pos)#defineCAN_F2R1_FB26CAN_F2R1_FB26_Msk#defineCAN_F2R1_FB27_Pos(27U)#defineCAN_F2R1_FB27_Msk(0x1UL<<CAN_F2R1_FB27_Pos)#defineCAN_F2R1_FB27CAN_F2R1_FB27_Msk#defineCAN_F2R1_FB28_Pos(28U)#defineCAN_F2R1_FB28_Msk(0x1UL<<CAN_F2R1_FB28_Pos)#defineCAN_F2R1_FB28CAN_F2R1_FB28_Msk#defineCAN_F2R1_FB29_Pos(29U)#defineCAN_F2R1_FB29_Msk(0x1UL<<CAN_F2R1_FB29_Pos)#defineCAN_F2R1_FB29CAN_F2R1_FB29_Msk#defineCAN_F2R1_FB30_Pos(30U)#defineCAN_F2R1_FB30_Msk(0x1UL<<CAN_F2R1_FB30_Pos)#defineCAN_F2R1_FB30CAN_F2R1_FB30_Msk#defineCAN_F2R1_FB31_Pos(31U)#defineCAN_F2R1_FB31_Msk(0x1UL<<CAN_F2R1_FB31_Pos)#defineCAN_F2R1_FB31CAN_F2R1_FB31_Msk#defineCAN_F3R1_FB0_Pos(0U)#defineCAN_F3R1_FB0_Msk(0x1UL<<CAN_F3R1_FB0_Pos)#defineCAN_F3R1_FB0CAN_F3R1_FB0_Msk#defineCAN_F3R1_FB1_Pos(1U)#defineCAN_F3R1_FB1_Msk(0x1UL<<CAN_F3R1_FB1_Pos)#defineCAN_F3R1_FB1CAN_F3R1_FB1_Msk#defineCAN_F3R1_FB2_Pos(2U)#defineCAN_F3R1_FB2_Msk(0x1UL<<CAN_F3R1_FB2_Pos)#defineCAN_F3R1_FB2CAN_F3R1_FB2_Msk#defineCAN_F3R1_FB3_Pos(3U)#defineCAN_F3R1_FB3_Msk(0x1UL<<CAN_F3R1_FB3_Pos)#defineCAN_F3R1_FB3CAN_F3R1_FB3_Msk#defineCAN_F3R1_FB4_Pos(4U)#defineCAN_F3R1_FB4_Msk(0x1UL<<CAN_F3R1_FB4_Pos)#defineCAN_F3R1_FB4CAN_F3R1_FB4_Msk#defineCAN_F3R1_FB5_Pos(5U)#defineCAN_F3R1_FB5_Msk(0x1UL<<CAN_F3R1_FB5_Pos)#defineCAN_F3R1_FB5CAN_F3R1_FB5_Msk#defineCAN_F3R1_FB6_Pos(6U)#defineCAN_F3R1_FB6_Msk(0x1UL<<CAN_F3R1_FB6_Pos)#defineCAN_F3R1_FB6CAN_F3R1_FB6_Msk#defineCAN_F3R1_FB7_Pos(7U)#defineCAN_F3R1_FB7_Msk(0x1UL<<CAN_F3R1_FB7_Pos)#defineCAN_F3R1_FB7CAN_F3R1_FB7_Msk#defineCAN_F3R1_FB8_Pos(8U)#defineCAN_F3R1_FB8_Msk(0x1UL<<CAN_F3R1_FB8_Pos)#defineCAN_F3R1_FB8CAN_F3R1_FB8_Msk#defineCAN_F3R1_FB9_Pos(9U)#defineCAN_F3R1_FB9_Msk(0x1UL<<CAN_F3R1_FB9_Pos)#defineCAN_F3R1_FB9CAN_F3R1_FB9_Msk#defineCAN_F3R1_FB10_Pos(10U)#defineCAN_F3R1_FB10_Msk(0x1UL<<CAN_F3R1_FB10_Pos)#defineCAN_F3R1_FB10CAN_F3R1_FB10_Msk#defineCAN_F3R1_FB11_Pos(11U)#defineCAN_F3R1_FB11_Msk(0x1UL<<CAN_F3R1_FB11_Pos)#defineCAN_F3R1_FB11CAN_F3R1_FB11_Msk#defineCAN_F3R1_FB12_Pos(12U)#defineCAN_F3R1_FB12_Msk(0x1UL<<CAN_F3R1_FB12_Pos)#defineCAN_F3R1_FB12CAN_F3R1_FB12_Msk#defineCAN_F3R1_FB13_Pos(13U)#defineCAN_F3R1_FB13_Msk(0x1UL<<CAN_F3R1_FB13_Pos)#defineCAN_F3R1_FB13CAN_F3R1_FB13_Msk#defineCAN_F3R1_FB14_Pos(14U)#defineCAN_F3R1_FB14_Msk(0x1UL<<CAN_F3R1_FB14_Pos)#defineCAN_F3R1_FB14CAN_F3R1_FB14_Msk#defineCAN_F3R1_FB15_Pos(15U)#defineCAN_F3R1_FB15_Msk(0x1UL<<CAN_F3R1_FB15_Pos)#defineCAN_F3R1_FB15CAN_F3R1_FB15_Msk#defineCAN_F3R1_FB16_Pos(16U)#defineCAN_F3R1_FB16_Msk(0x1UL<<CAN_F3R1_FB16_Pos)#defineCAN_F3R1_FB16CAN_F3R1_FB16_Msk#defineCAN_F3R1_FB17_Pos(17U)#defineCAN_F3R1_FB17_Msk(0x1UL<<CAN_F3R1_FB17_Pos)#defineCAN_F3R1_FB17CAN_F3R1_FB17_Msk#defineCAN_F3R1_FB18_Pos(18U)#defineCAN_F3R1_FB18_Msk(0x1UL<<CAN_F3R1_FB18_Pos)#defineCAN_F3R1_FB18CAN_F3R1_FB18_Msk#defineCAN_F3R1_FB19_Pos(19U)#defineCAN_F3R1_FB19_Msk(0x1UL<<CAN_F3R1_FB19_Pos)#defineCAN_F3R1_FB19CAN_F3R1_FB19_Msk#defineCAN_F3R1_FB20_Pos(20U)#defineCAN_F3R1_FB20_Msk(0x1UL<<CAN_F3R1_FB20_Pos)#defineCAN_F3R1_FB20CAN_F3R1_FB20_Msk#defineCAN_F3R1_FB21_Pos(21U)#defineCAN_F3R1_FB21_Msk(0x1UL<<CAN_F3R1_FB21_Pos)#defineCAN_F3R1_FB21CAN_F3R1_FB21_Msk#defineCAN_F3R1_FB22_Pos(22U)#defineCAN_F3R1_FB22_Msk(0x1UL<<CAN_F3R1_FB22_Pos)#defineCAN_F3R1_FB22CAN_F3R1_FB22_Msk#defineCAN_F3R1_FB23_Pos(23U)#defineCAN_F3R1_FB23_Msk(0x1UL<<CAN_F3R1_FB23_Pos)#defineCAN_F3R1_FB23CAN_F3R1_FB23_Msk#defineCAN_F3R1_FB24_Pos(24U)#defineCAN_F3R1_FB24_Msk(0x1UL<<CAN_F3R1_FB24_Pos)#defineCAN_F3R1_FB24CAN_F3R1_FB24_Msk#defineCAN_F3R1_FB25_Pos(25U)#defineCAN_F3R1_FB25_Msk(0x1UL<<CAN_F3R1_FB25_Pos)#defineCAN_F3R1_FB25CAN_F3R1_FB25_Msk#defineCAN_F3R1_FB26_Pos(26U)#defineCAN_F3R1_FB26_Msk(0x1UL<<CAN_F3R1_FB26_Pos)#defineCAN_F3R1_FB26CAN_F3R1_FB26_Msk#defineCAN_F3R1_FB27_Pos(27U)#defineCAN_F3R1_FB27_Msk(0x1UL<<CAN_F3R1_FB27_Pos)#defineCAN_F3R1_FB27CAN_F3R1_FB27_Msk#defineCAN_F3R1_FB28_Pos(28U)#defineCAN_F3R1_FB28_Msk(0x1UL<<CAN_F3R1_FB28_Pos)#defineCAN_F3R1_FB28CAN_F3R1_FB28_Msk#defineCAN_F3R1_FB29_Pos(29U)#defineCAN_F3R1_FB29_Msk(0x1UL<<CAN_F3R1_FB29_Pos)#defineCAN_F3R1_FB29CAN_F3R1_FB29_Msk#defineCAN_F3R1_FB30_Pos(30U)#defineCAN_F3R1_FB30_Msk(0x1UL<<CAN_F3R1_FB30_Pos)#defineCAN_F3R1_FB30CAN_F3R1_FB30_Msk#defineCAN_F3R1_FB31_Pos(31U)#defineCAN_F3R1_FB31_Msk(0x1UL<<CAN_F3R1_FB31_Pos)#defineCAN_F3R1_FB31CAN_F3R1_FB31_Msk#defineCAN_F4R1_FB0_Pos(0U)#defineCAN_F4R1_FB0_Msk(0x1UL<<CAN_F4R1_FB0_Pos)#defineCAN_F4R1_FB0CAN_F4R1_FB0_Msk#defineCAN_F4R1_FB1_Pos(1U)#defineCAN_F4R1_FB1_Msk(0x1UL<<CAN_F4R1_FB1_Pos)#defineCAN_F4R1_FB1CAN_F4R1_FB1_Msk#defineCAN_F4R1_FB2_Pos(2U)#defineCAN_F4R1_FB2_Msk(0x1UL<<CAN_F4R1_FB2_Pos)#defineCAN_F4R1_FB2CAN_F4R1_FB2_Msk#defineCAN_F4R1_FB3_Pos(3U)#defineCAN_F4R1_FB3_Msk(0x1UL<<CAN_F4R1_FB3_Pos)#defineCAN_F4R1_FB3CAN_F4R1_FB3_Msk#defineCAN_F4R1_FB4_Pos(4U)#defineCAN_F4R1_FB4_Msk(0x1UL<<CAN_F4R1_FB4_Pos)#defineCAN_F4R1_FB4CAN_F4R1_FB4_Msk#defineCAN_F4R1_FB5_Pos(5U)#defineCAN_F4R1_FB5_Msk(0x1UL<<CAN_F4R1_FB5_Pos)#defineCAN_F4R1_FB5CAN_F4R1_FB5_Msk#defineCAN_F4R1_FB6_Pos(6U)#defineCAN_F4R1_FB6_Msk(0x1UL<<CAN_F4R1_FB6_Pos)#defineCAN_F4R1_FB6CAN_F4R1_FB6_Msk#defineCAN_F4R1_FB7_Pos(7U)#defineCAN_F4R1_FB7_Msk(0x1UL<<CAN_F4R1_FB7_Pos)#defineCAN_F4R1_FB7CAN_F4R1_FB7_Msk#defineCAN_F4R1_FB8_Pos(8U)#defineCAN_F4R1_FB8_Msk(0x1UL<<CAN_F4R1_FB8_Pos)#defineCAN_F4R1_FB8CAN_F4R1_FB8_Msk#defineCAN_F4R1_FB9_Pos(9U)#defineCAN_F4R1_FB9_Msk(0x1UL<<CAN_F4R1_FB9_Pos)#defineCAN_F4R1_FB9CAN_F4R1_FB9_Msk#defineCAN_F4R1_FB10_Pos(10U)#defineCAN_F4R1_FB10_Msk(0x1UL<<CAN_F4R1_FB10_Pos)#defineCAN_F4R1_FB10CAN_F4R1_FB10_Msk#defineCAN_F4R1_FB11_Pos(11U)#defineCAN_F4R1_FB11_Msk(0x1UL<<CAN_F4R1_FB11_Pos)#defineCAN_F4R1_FB11CAN_F4R1_FB11_Msk#defineCAN_F4R1_FB12_Pos(12U)#defineCAN_F4R1_FB12_Msk(0x1UL<<CAN_F4R1_FB12_Pos)#defineCAN_F4R1_FB12CAN_F4R1_FB12_Msk#defineCAN_F4R1_FB13_Pos(13U)#defineCAN_F4R1_FB13_Msk(0x1UL<<CAN_F4R1_FB13_Pos)#defineCAN_F4R1_FB13CAN_F4R1_FB13_Msk#defineCAN_F4R1_FB14_Pos(14U)#defineCAN_F4R1_FB14_Msk(0x1UL<<CAN_F4R1_FB14_Pos)#defineCAN_F4R1_FB14CAN_F4R1_FB14_Msk#defineCAN_F4R1_FB15_Pos(15U)#defineCAN_F4R1_FB15_Msk(0x1UL<<CAN_F4R1_FB15_Pos)#defineCAN_F4R1_FB15CAN_F4R1_FB15_Msk#defineCAN_F4R1_FB16_Pos(16U)#defineCAN_F4R1_FB16_Msk(0x1UL<<CAN_F4R1_FB16_Pos)#defineCAN_F4R1_FB16CAN_F4R1_FB16_Msk#defineCAN_F4R1_FB17_Pos(17U)#defineCAN_F4R1_FB17_Msk(0x1UL<<CAN_F4R1_FB17_Pos)#defineCAN_F4R1_FB17CAN_F4R1_FB17_Msk#defineCAN_F4R1_FB18_Pos(18U)#defineCAN_F4R1_FB18_Msk(0x1UL<<CAN_F4R1_FB18_Pos)#defineCAN_F4R1_FB18CAN_F4R1_FB18_Msk#defineCAN_F4R1_FB19_Pos(19U)#defineCAN_F4R1_FB19_Msk(0x1UL<<CAN_F4R1_FB19_Pos)#defineCAN_F4R1_FB19CAN_F4R1_FB19_Msk#defineCAN_F4R1_FB20_Pos(20U)#defineCAN_F4R1_FB20_Msk(0x1UL<<CAN_F4R1_FB20_Pos)#defineCAN_F4R1_FB20CAN_F4R1_FB20_Msk#defineCAN_F4R1_FB21_Pos(21U)#defineCAN_F4R1_FB21_Msk(0x1UL<<CAN_F4R1_FB21_Pos)#defineCAN_F4R1_FB21CAN_F4R1_FB21_Msk#defineCAN_F4R1_FB22_Pos(22U)#defineCAN_F4R1_FB22_Msk(0x1UL<<CAN_F4R1_FB22_Pos)#defineCAN_F4R1_FB22CAN_F4R1_FB22_Msk#defineCAN_F4R1_FB23_Pos(23U)#defineCAN_F4R1_FB23_Msk(0x1UL<<CAN_F4R1_FB23_Pos)#defineCAN_F4R1_FB23CAN_F4R1_FB23_Msk#defineCAN_F4R1_FB24_Pos(24U)#defineCAN_F4R1_FB24_Msk(0x1UL<<CAN_F4R1_FB24_Pos)#defineCAN_F4R1_FB24CAN_F4R1_FB24_Msk#defineCAN_F4R1_FB25_Pos(25U)#defineCAN_F4R1_FB25_Msk(0x1UL<<CAN_F4R1_FB25_Pos)#defineCAN_F4R1_FB25CAN_F4R1_FB25_Msk#defineCAN_F4R1_FB26_Pos(26U)#defineCAN_F4R1_FB26_Msk(0x1UL<<CAN_F4R1_FB26_Pos)#defineCAN_F4R1_FB26CAN_F4R1_FB26_Msk#defineCAN_F4R1_FB27_Pos(27U)#defineCAN_F4R1_FB27_Msk(0x1UL<<CAN_F4R1_FB27_Pos)#defineCAN_F4R1_FB27CAN_F4R1_FB27_Msk#defineCAN_F4R1_FB28_Pos(28U)#defineCAN_F4R1_FB28_Msk(0x1UL<<CAN_F4R1_FB28_Pos)#defineCAN_F4R1_FB28CAN_F4R1_FB28_Msk#defineCAN_F4R1_FB29_Pos(29U)#defineCAN_F4R1_FB29_Msk(0x1UL<<CAN_F4R1_FB29_Pos)#defineCAN_F4R1_FB29CAN_F4R1_FB29_Msk#defineCAN_F4R1_FB30_Pos(30U)#defineCAN_F4R1_FB30_Msk(0x1UL<<CAN_F4R1_FB30_Pos)#defineCAN_F4R1_FB30CAN_F4R1_FB30_Msk#defineCAN_F4R1_FB31_Pos(31U)#defineCAN_F4R1_FB31_Msk(0x1UL<<CAN_F4R1_FB31_Pos)#defineCAN_F4R1_FB31CAN_F4R1_FB31_Msk#defineCAN_F5R1_FB0_Pos(0U)#defineCAN_F5R1_FB0_Msk(0x1UL<<CAN_F5R1_FB0_Pos)#defineCAN_F5R1_FB0CAN_F5R1_FB0_Msk#defineCAN_F5R1_FB1_Pos(1U)#defineCAN_F5R1_FB1_Msk(0x1UL<<CAN_F5R1_FB1_Pos)#defineCAN_F5R1_FB1CAN_F5R1_FB1_Msk#defineCAN_F5R1_FB2_Pos(2U)#defineCAN_F5R1_FB2_Msk(0x1UL<<CAN_F5R1_FB2_Pos)#defineCAN_F5R1_FB2CAN_F5R1_FB2_Msk#defineCAN_F5R1_FB3_Pos(3U)#defineCAN_F5R1_FB3_Msk(0x1UL<<CAN_F5R1_FB3_Pos)#defineCAN_F5R1_FB3CAN_F5R1_FB3_Msk#defineCAN_F5R1_FB4_Pos(4U)#defineCAN_F5R1_FB4_Msk(0x1UL<<CAN_F5R1_FB4_Pos)#defineCAN_F5R1_FB4CAN_F5R1_FB4_Msk#defineCAN_F5R1_FB5_Pos(5U)#defineCAN_F5R1_FB5_Msk(0x1UL<<CAN_F5R1_FB5_Pos)#defineCAN_F5R1_FB5CAN_F5R1_FB5_Msk#defineCAN_F5R1_FB6_Pos(6U)#defineCAN_F5R1_FB6_Msk(0x1UL<<CAN_F5R1_FB6_Pos)#defineCAN_F5R1_FB6CAN_F5R1_FB6_Msk#defineCAN_F5R1_FB7_Pos(7U)#defineCAN_F5R1_FB7_Msk(0x1UL<<CAN_F5R1_FB7_Pos)#defineCAN_F5R1_FB7CAN_F5R1_FB7_Msk#defineCAN_F5R1_FB8_Pos(8U)#defineCAN_F5R1_FB8_Msk(0x1UL<<CAN_F5R1_FB8_Pos)#defineCAN_F5R1_FB8CAN_F5R1_FB8_Msk#defineCAN_F5R1_FB9_Pos(9U)#defineCAN_F5R1_FB9_Msk(0x1UL<<CAN_F5R1_FB9_Pos)#defineCAN_F5R1_FB9CAN_F5R1_FB9_Msk#defineCAN_F5R1_FB10_Pos(10U)#defineCAN_F5R1_FB10_Msk(0x1UL<<CAN_F5R1_FB10_Pos)#defineCAN_F5R1_FB10CAN_F5R1_FB10_Msk#defineCAN_F5R1_FB11_Pos(11U)#defineCAN_F5R1_FB11_Msk(0x1UL<<CAN_F5R1_FB11_Pos)#defineCAN_F5R1_FB11CAN_F5R1_FB11_Msk#defineCAN_F5R1_FB12_Pos(12U)#defineCAN_F5R1_FB12_Msk(0x1UL<<CAN_F5R1_FB12_Pos)#defineCAN_F5R1_FB12CAN_F5R1_FB12_Msk#defineCAN_F5R1_FB13_Pos(13U)#defineCAN_F5R1_FB13_Msk(0x1UL<<CAN_F5R1_FB13_Pos)#defineCAN_F5R1_FB13CAN_F5R1_FB13_Msk#defineCAN_F5R1_FB14_Pos(14U)#defineCAN_F5R1_FB14_Msk(0x1UL<<CAN_F5R1_FB14_Pos)#defineCAN_F5R1_FB14CAN_F5R1_FB14_Msk#defineCAN_F5R1_FB15_Pos(15U)#defineCAN_F5R1_FB15_Msk(0x1UL<<CAN_F5R1_FB15_Pos)#defineCAN_F5R1_FB15CAN_F5R1_FB15_Msk#defineCAN_F5R1_FB16_Pos(16U)#defineCAN_F5R1_FB16_Msk(0x1UL<<CAN_F5R1_FB16_Pos)#defineCAN_F5R1_FB16CAN_F5R1_FB16_Msk#defineCAN_F5R1_FB17_Pos(17U)#defineCAN_F5R1_FB17_Msk(0x1UL<<CAN_F5R1_FB17_Pos)#defineCAN_F5R1_FB17CAN_F5R1_FB17_Msk#defineCAN_F5R1_FB18_Pos(18U)#defineCAN_F5R1_FB18_Msk(0x1UL<<CAN_F5R1_FB18_Pos)#defineCAN_F5R1_FB18CAN_F5R1_FB18_Msk#defineCAN_F5R1_FB19_Pos(19U)#defineCAN_F5R1_FB19_Msk(0x1UL<<CAN_F5R1_FB19_Pos)#defineCAN_F5R1_FB19CAN_F5R1_FB19_Msk#defineCAN_F5R1_FB20_Pos(20U)#defineCAN_F5R1_FB20_Msk(0x1UL<<CAN_F5R1_FB20_Pos)#defineCAN_F5R1_FB20CAN_F5R1_FB20_Msk#defineCAN_F5R1_FB21_Pos(21U)#defineCAN_F5R1_FB21_Msk(0x1UL<<CAN_F5R1_FB21_Pos)#defineCAN_F5R1_FB21CAN_F5R1_FB21_Msk#defineCAN_F5R1_FB22_Pos(22U)#defineCAN_F5R1_FB22_Msk(0x1UL<<CAN_F5R1_FB22_Pos)#defineCAN_F5R1_FB22CAN_F5R1_FB22_Msk#defineCAN_F5R1_FB23_Pos(23U)#defineCAN_F5R1_FB23_Msk(0x1UL<<CAN_F5R1_FB23_Pos)#defineCAN_F5R1_FB23CAN_F5R1_FB23_Msk#defineCAN_F5R1_FB24_Pos(24U)#defineCAN_F5R1_FB24_Msk(0x1UL<<CAN_F5R1_FB24_Pos)#defineCAN_F5R1_FB24CAN_F5R1_FB24_Msk#defineCAN_F5R1_FB25_Pos(25U)#defineCAN_F5R1_FB25_Msk(0x1UL<<CAN_F5R1_FB25_Pos)#defineCAN_F5R1_FB25CAN_F5R1_FB25_Msk#defineCAN_F5R1_FB26_Pos(26U)#defineCAN_F5R1_FB26_Msk(0x1UL<<CAN_F5R1_FB26_Pos)#defineCAN_F5R1_FB26CAN_F5R1_FB26_Msk#defineCAN_F5R1_FB27_Pos(27U)#defineCAN_F5R1_FB27_Msk(0x1UL<<CAN_F5R1_FB27_Pos)#defineCAN_F5R1_FB27CAN_F5R1_FB27_Msk#defineCAN_F5R1_FB28_Pos(28U)#defineCAN_F5R1_FB28_Msk(0x1UL<<CAN_F5R1_FB28_Pos)#defineCAN_F5R1_FB28CAN_F5R1_FB28_Msk#defineCAN_F5R1_FB29_Pos(29U)#defineCAN_F5R1_FB29_Msk(0x1UL<<CAN_F5R1_FB29_Pos)#defineCAN_F5R1_FB29CAN_F5R1_FB29_Msk#defineCAN_F5R1_FB30_Pos(30U)#defineCAN_F5R1_FB30_Msk(0x1UL<<CAN_F5R1_FB30_Pos)#defineCAN_F5R1_FB30CAN_F5R1_FB30_Msk#defineCAN_F5R1_FB31_Pos(31U)#defineCAN_F5R1_FB31_Msk(0x1UL<<CAN_F5R1_FB31_Pos)#defineCAN_F5R1_FB31CAN_F5R1_FB31_Msk#defineCAN_F6R1_FB0_Pos(0U)#defineCAN_F6R1_FB0_Msk(0x1UL<<CAN_F6R1_FB0_Pos)#defineCAN_F6R1_FB0CAN_F6R1_FB0_Msk#defineCAN_F6R1_FB1_Pos(1U)#defineCAN_F6R1_FB1_Msk(0x1UL<<CAN_F6R1_FB1_Pos)#defineCAN_F6R1_FB1CAN_F6R1_FB1_Msk#defineCAN_F6R1_FB2_Pos(2U)#defineCAN_F6R1_FB2_Msk(0x1UL<<CAN_F6R1_FB2_Pos)#defineCAN_F6R1_FB2CAN_F6R1_FB2_Msk#defineCAN_F6R1_FB3_Pos(3U)#defineCAN_F6R1_FB3_Msk(0x1UL<<CAN_F6R1_FB3_Pos)#defineCAN_F6R1_FB3CAN_F6R1_FB3_Msk#defineCAN_F6R1_FB4_Pos(4U)#defineCAN_F6R1_FB4_Msk(0x1UL<<CAN_F6R1_FB4_Pos)#defineCAN_F6R1_FB4CAN_F6R1_FB4_Msk#defineCAN_F6R1_FB5_Pos(5U)#defineCAN_F6R1_FB5_Msk(0x1UL<<CAN_F6R1_FB5_Pos)#defineCAN_F6R1_FB5CAN_F6R1_FB5_Msk#defineCAN_F6R1_FB6_Pos(6U)#defineCAN_F6R1_FB6_Msk(0x1UL<<CAN_F6R1_FB6_Pos)#defineCAN_F6R1_FB6CAN_F6R1_FB6_Msk#defineCAN_F6R1_FB7_Pos(7U)#defineCAN_F6R1_FB7_Msk(0x1UL<<CAN_F6R1_FB7_Pos)#defineCAN_F6R1_FB7CAN_F6R1_FB7_Msk#defineCAN_F6R1_FB8_Pos(8U)#defineCAN_F6R1_FB8_Msk(0x1UL<<CAN_F6R1_FB8_Pos)#defineCAN_F6R1_FB8CAN_F6R1_FB8_Msk#defineCAN_F6R1_FB9_Pos(9U)#defineCAN_F6R1_FB9_Msk(0x1UL<<CAN_F6R1_FB9_Pos)#defineCAN_F6R1_FB9CAN_F6R1_FB9_Msk#defineCAN_F6R1_FB10_Pos(10U)#defineCAN_F6R1_FB10_Msk(0x1UL<<CAN_F6R1_FB10_Pos)#defineCAN_F6R1_FB10CAN_F6R1_FB10_Msk#defineCAN_F6R1_FB11_Pos(11U)#defineCAN_F6R1_FB11_Msk(0x1UL<<CAN_F6R1_FB11_Pos)#defineCAN_F6R1_FB11CAN_F6R1_FB11_Msk#defineCAN_F6R1_FB12_Pos(12U)#defineCAN_F6R1_FB12_Msk(0x1UL<<CAN_F6R1_FB12_Pos)#defineCAN_F6R1_FB12CAN_F6R1_FB12_Msk#defineCAN_F6R1_FB13_Pos(13U)#defineCAN_F6R1_FB13_Msk(0x1UL<<CAN_F6R1_FB13_Pos)#defineCAN_F6R1_FB13CAN_F6R1_FB13_Msk#defineCAN_F6R1_FB14_Pos(14U)#defineCAN_F6R1_FB14_Msk(0x1UL<<CAN_F6R1_FB14_Pos)#defineCAN_F6R1_FB14CAN_F6R1_FB14_Msk#defineCAN_F6R1_FB15_Pos(15U)#defineCAN_F6R1_FB15_Msk(0x1UL<<CAN_F6R1_FB15_Pos)#defineCAN_F6R1_FB15CAN_F6R1_FB15_Msk#defineCAN_F6R1_FB16_Pos(16U)#defineCAN_F6R1_FB16_Msk(0x1UL<<CAN_F6R1_FB16_Pos)#defineCAN_F6R1_FB16CAN_F6R1_FB16_Msk#defineCAN_F6R1_FB17_Pos(17U)#defineCAN_F6R1_FB17_Msk(0x1UL<<CAN_F6R1_FB17_Pos)#defineCAN_F6R1_FB17CAN_F6R1_FB17_Msk#defineCAN_F6R1_FB18_Pos(18U)#defineCAN_F6R1_FB18_Msk(0x1UL<<CAN_F6R1_FB18_Pos)#defineCAN_F6R1_FB18CAN_F6R1_FB18_Msk#defineCAN_F6R1_FB19_Pos(19U)#defineCAN_F6R1_FB19_Msk(0x1UL<<CAN_F6R1_FB19_Pos)#defineCAN_F6R1_FB19CAN_F6R1_FB19_Msk#defineCAN_F6R1_FB20_Pos(20U)#defineCAN_F6R1_FB20_Msk(0x1UL<<CAN_F6R1_FB20_Pos)#defineCAN_F6R1_FB20CAN_F6R1_FB20_Msk#defineCAN_F6R1_FB21_Pos(21U)#defineCAN_F6R1_FB21_Msk(0x1UL<<CAN_F6R1_FB21_Pos)#defineCAN_F6R1_FB21CAN_F6R1_FB21_Msk#defineCAN_F6R1_FB22_Pos(22U)#defineCAN_F6R1_FB22_Msk(0x1UL<<CAN_F6R1_FB22_Pos)#defineCAN_F6R1_FB22CAN_F6R1_FB22_Msk#defineCAN_F6R1_FB23_Pos(23U)#defineCAN_F6R1_FB23_Msk(0x1UL<<CAN_F6R1_FB23_Pos)#defineCAN_F6R1_FB23CAN_F6R1_FB23_Msk#defineCAN_F6R1_FB24_Pos(24U)#defineCAN_F6R1_FB24_Msk(0x1UL<<CAN_F6R1_FB24_Pos)#defineCAN_F6R1_FB24CAN_F6R1_FB24_Msk#defineCAN_F6R1_FB25_Pos(25U)#defineCAN_F6R1_FB25_Msk(0x1UL<<CAN_F6R1_FB25_Pos)#defineCAN_F6R1_FB25CAN_F6R1_FB25_Msk#defineCAN_F6R1_FB26_Pos(26U)#defineCAN_F6R1_FB26_Msk(0x1UL<<CAN_F6R1_FB26_Pos)#defineCAN_F6R1_FB26CAN_F6R1_FB26_Msk#defineCAN_F6R1_FB27_Pos(27U)#defineCAN_F6R1_FB27_Msk(0x1UL<<CAN_F6R1_FB27_Pos)#defineCAN_F6R1_FB27CAN_F6R1_FB27_Msk#defineCAN_F6R1_FB28_Pos(28U)#defineCAN_F6R1_FB28_Msk(0x1UL<<CAN_F6R1_FB28_Pos)#defineCAN_F6R1_FB28CAN_F6R1_FB28_Msk#defineCAN_F6R1_FB29_Pos(29U)#defineCAN_F6R1_FB29_Msk(0x1UL<<CAN_F6R1_FB29_Pos)#defineCAN_F6R1_FB29CAN_F6R1_FB29_Msk#defineCAN_F6R1_FB30_Pos(30U)#defineCAN_F6R1_FB30_Msk(0x1UL<<CAN_F6R1_FB30_Pos)#defineCAN_F6R1_FB30CAN_F6R1_FB30_Msk#defineCAN_F6R1_FB31_Pos(31U)#defineCAN_F6R1_FB31_Msk(0x1UL<<CAN_F6R1_FB31_Pos)#defineCAN_F6R1_FB31CAN_F6R1_FB31_Msk#defineCAN_F7R1_FB0_Pos(0U)#defineCAN_F7R1_FB0_Msk(0x1UL<<CAN_F7R1_FB0_Pos)#defineCAN_F7R1_FB0CAN_F7R1_FB0_Msk#defineCAN_F7R1_FB1_Pos(1U)#defineCAN_F7R1_FB1_Msk(0x1UL<<CAN_F7R1_FB1_Pos)#defineCAN_F7R1_FB1CAN_F7R1_FB1_Msk#defineCAN_F7R1_FB2_Pos(2U)#defineCAN_F7R1_FB2_Msk(0x1UL<<CAN_F7R1_FB2_Pos)#defineCAN_F7R1_FB2CAN_F7R1_FB2_Msk#defineCAN_F7R1_FB3_Pos(3U)#defineCAN_F7R1_FB3_Msk(0x1UL<<CAN_F7R1_FB3_Pos)#defineCAN_F7R1_FB3CAN_F7R1_FB3_Msk#defineCAN_F7R1_FB4_Pos(4U)#defineCAN_F7R1_FB4_Msk(0x1UL<<CAN_F7R1_FB4_Pos)#defineCAN_F7R1_FB4CAN_F7R1_FB4_Msk#defineCAN_F7R1_FB5_Pos(5U)#defineCAN_F7R1_FB5_Msk(0x1UL<<CAN_F7R1_FB5_Pos)#defineCAN_F7R1_FB5CAN_F7R1_FB5_Msk#defineCAN_F7R1_FB6_Pos(6U)#defineCAN_F7R1_FB6_Msk(0x1UL<<CAN_F7R1_FB6_Pos)#defineCAN_F7R1_FB6CAN_F7R1_FB6_Msk#defineCAN_F7R1_FB7_Pos(7U)#defineCAN_F7R1_FB7_Msk(0x1UL<<CAN_F7R1_FB7_Pos)#defineCAN_F7R1_FB7CAN_F7R1_FB7_Msk#defineCAN_F7R1_FB8_Pos(8U)#defineCAN_F7R1_FB8_Msk(0x1UL<<CAN_F7R1_FB8_Pos)#defineCAN_F7R1_FB8CAN_F7R1_FB8_Msk#defineCAN_F7R1_FB9_Pos(9U)#defineCAN_F7R1_FB9_Msk(0x1UL<<CAN_F7R1_FB9_Pos)#defineCAN_F7R1_FB9CAN_F7R1_FB9_Msk#defineCAN_F7R1_FB10_Pos(10U)#defineCAN_F7R1_FB10_Msk(0x1UL<<CAN_F7R1_FB10_Pos)#defineCAN_F7R1_FB10CAN_F7R1_FB10_Msk#defineCAN_F7R1_FB11_Pos(11U)#defineCAN_F7R1_FB11_Msk(0x1UL<<CAN_F7R1_FB11_Pos)#defineCAN_F7R1_FB11CAN_F7R1_FB11_Msk#defineCAN_F7R1_FB12_Pos(12U)#defineCAN_F7R1_FB12_Msk(0x1UL<<CAN_F7R1_FB12_Pos)#defineCAN_F7R1_FB12CAN_F7R1_FB12_Msk#defineCAN_F7R1_FB13_Pos(13U)#defineCAN_F7R1_FB13_Msk(0x1UL<<CAN_F7R1_FB13_Pos)#defineCAN_F7R1_FB13CAN_F7R1_FB13_Msk#defineCAN_F7R1_FB14_Pos(14U)#defineCAN_F7R1_FB14_Msk(0x1UL<<CAN_F7R1_FB14_Pos)#defineCAN_F7R1_FB14CAN_F7R1_FB14_Msk#defineCAN_F7R1_FB15_Pos(15U)#defineCAN_F7R1_FB15_Msk(0x1UL<<CAN_F7R1_FB15_Pos)#defineCAN_F7R1_FB15CAN_F7R1_FB15_Msk#defineCAN_F7R1_FB16_Pos(16U)#defineCAN_F7R1_FB16_Msk(0x1UL<<CAN_F7R1_FB16_Pos)#defineCAN_F7R1_FB16CAN_F7R1_FB16_Msk#defineCAN_F7R1_FB17_Pos(17U)#defineCAN_F7R1_FB17_Msk(0x1UL<<CAN_F7R1_FB17_Pos)#defineCAN_F7R1_FB17CAN_F7R1_FB17_Msk#defineCAN_F7R1_FB18_Pos(18U)#defineCAN_F7R1_FB18_Msk(0x1UL<<CAN_F7R1_FB18_Pos)#defineCAN_F7R1_FB18CAN_F7R1_FB18_Msk#defineCAN_F7R1_FB19_Pos(19U)#defineCAN_F7R1_FB19_Msk(0x1UL<<CAN_F7R1_FB19_Pos)#defineCAN_F7R1_FB19CAN_F7R1_FB19_Msk#defineCAN_F7R1_FB20_Pos(20U)#defineCAN_F7R1_FB20_Msk(0x1UL<<CAN_F7R1_FB20_Pos)#defineCAN_F7R1_FB20CAN_F7R1_FB20_Msk#defineCAN_F7R1_FB21_Pos(21U)#defineCAN_F7R1_FB21_Msk(0x1UL<<CAN_F7R1_FB21_Pos)#defineCAN_F7R1_FB21CAN_F7R1_FB21_Msk#defineCAN_F7R1_FB22_Pos(22U)#defineCAN_F7R1_FB22_Msk(0x1UL<<CAN_F7R1_FB22_Pos)#defineCAN_F7R1_FB22CAN_F7R1_FB22_Msk#defineCAN_F7R1_FB23_Pos(23U)#defineCAN_F7R1_FB23_Msk(0x1UL<<CAN_F7R1_FB23_Pos)#defineCAN_F7R1_FB23CAN_F7R1_FB23_Msk#defineCAN_F7R1_FB24_Pos(24U)#defineCAN_F7R1_FB24_Msk(0x1UL<<CAN_F7R1_FB24_Pos)#defineCAN_F7R1_FB24CAN_F7R1_FB24_Msk#defineCAN_F7R1_FB25_Pos(25U)#defineCAN_F7R1_FB25_Msk(0x1UL<<CAN_F7R1_FB25_Pos)#defineCAN_F7R1_FB25CAN_F7R1_FB25_Msk#defineCAN_F7R1_FB26_Pos(26U)#defineCAN_F7R1_FB26_Msk(0x1UL<<CAN_F7R1_FB26_Pos)#defineCAN_F7R1_FB26CAN_F7R1_FB26_Msk#defineCAN_F7R1_FB27_Pos(27U)#defineCAN_F7R1_FB27_Msk(0x1UL<<CAN_F7R1_FB27_Pos)#defineCAN_F7R1_FB27CAN_F7R1_FB27_Msk#defineCAN_F7R1_FB28_Pos(28U)#defineCAN_F7R1_FB28_Msk(0x1UL<<CAN_F7R1_FB28_Pos)#defineCAN_F7R1_FB28CAN_F7R1_FB28_Msk#defineCAN_F7R1_FB29_Pos(29U)#defineCAN_F7R1_FB29_Msk(0x1UL<<CAN_F7R1_FB29_Pos)#defineCAN_F7R1_FB29CAN_F7R1_FB29_Msk#defineCAN_F7R1_FB30_Pos(30U)#defineCAN_F7R1_FB30_Msk(0x1UL<<CAN_F7R1_FB30_Pos)#defineCAN_F7R1_FB30CAN_F7R1_FB30_Msk#defineCAN_F7R1_FB31_Pos(31U)#defineCAN_F7R1_FB31_Msk(0x1UL<<CAN_F7R1_FB31_Pos)#defineCAN_F7R1_FB31CAN_F7R1_FB31_Msk#defineCAN_F8R1_FB0_Pos(0U)#defineCAN_F8R1_FB0_Msk(0x1UL<<CAN_F8R1_FB0_Pos)#defineCAN_F8R1_FB0CAN_F8R1_FB0_Msk#defineCAN_F8R1_FB1_Pos(1U)#defineCAN_F8R1_FB1_Msk(0x1UL<<CAN_F8R1_FB1_Pos)#defineCAN_F8R1_FB1CAN_F8R1_FB1_Msk#defineCAN_F8R1_FB2_Pos(2U)#defineCAN_F8R1_FB2_Msk(0x1UL<<CAN_F8R1_FB2_Pos)#defineCAN_F8R1_FB2CAN_F8R1_FB2_Msk#defineCAN_F8R1_FB3_Pos(3U)#defineCAN_F8R1_FB3_Msk(0x1UL<<CAN_F8R1_FB3_Pos)#defineCAN_F8R1_FB3CAN_F8R1_FB3_Msk#defineCAN_F8R1_FB4_Pos(4U)#defineCAN_F8R1_FB4_Msk(0x1UL<<CAN_F8R1_FB4_Pos)#defineCAN_F8R1_FB4CAN_F8R1_FB4_Msk#defineCAN_F8R1_FB5_Pos(5U)#defineCAN_F8R1_FB5_Msk(0x1UL<<CAN_F8R1_FB5_Pos)#defineCAN_F8R1_FB5CAN_F8R1_FB5_Msk#defineCAN_F8R1_FB6_Pos(6U)#defineCAN_F8R1_FB6_Msk(0x1UL<<CAN_F8R1_FB6_Pos)#defineCAN_F8R1_FB6CAN_F8R1_FB6_Msk#defineCAN_F8R1_FB7_Pos(7U)#defineCAN_F8R1_FB7_Msk(0x1UL<<CAN_F8R1_FB7_Pos)#defineCAN_F8R1_FB7CAN_F8R1_FB7_Msk#defineCAN_F8R1_FB8_Pos(8U)#defineCAN_F8R1_FB8_Msk(0x1UL<<CAN_F8R1_FB8_Pos)#defineCAN_F8R1_FB8CAN_F8R1_FB8_Msk#defineCAN_F8R1_FB9_Pos(9U)#defineCAN_F8R1_FB9_Msk(0x1UL<<CAN_F8R1_FB9_Pos)#defineCAN_F8R1_FB9CAN_F8R1_FB9_Msk#defineCAN_F8R1_FB10_Pos(10U)#defineCAN_F8R1_FB10_Msk(0x1UL<<CAN_F8R1_FB10_Pos)#defineCAN_F8R1_FB10CAN_F8R1_FB10_Msk#defineCAN_F8R1_FB11_Pos(11U)#defineCAN_F8R1_FB11_Msk(0x1UL<<CAN_F8R1_FB11_Pos)#defineCAN_F8R1_FB11CAN_F8R1_FB11_Msk#defineCAN_F8R1_FB12_Pos(12U)#defineCAN_F8R1_FB12_Msk(0x1UL<<CAN_F8R1_FB12_Pos)#defineCAN_F8R1_FB12CAN_F8R1_FB12_Msk#defineCAN_F8R1_FB13_Pos(13U)#defineCAN_F8R1_FB13_Msk(0x1UL<<CAN_F8R1_FB13_Pos)#defineCAN_F8R1_FB13CAN_F8R1_FB13_Msk#defineCAN_F8R1_FB14_Pos(14U)#defineCAN_F8R1_FB14_Msk(0x1UL<<CAN_F8R1_FB14_Pos)#defineCAN_F8R1_FB14CAN_F8R1_FB14_Msk#defineCAN_F8R1_FB15_Pos(15U)#defineCAN_F8R1_FB15_Msk(0x1UL<<CAN_F8R1_FB15_Pos)#defineCAN_F8R1_FB15CAN_F8R1_FB15_Msk#defineCAN_F8R1_FB16_Pos(16U)#defineCAN_F8R1_FB16_Msk(0x1UL<<CAN_F8R1_FB16_Pos)#defineCAN_F8R1_FB16CAN_F8R1_FB16_Msk#defineCAN_F8R1_FB17_Pos(17U)#defineCAN_F8R1_FB17_Msk(0x1UL<<CAN_F8R1_FB17_Pos)#defineCAN_F8R1_FB17CAN_F8R1_FB17_Msk#defineCAN_F8R1_FB18_Pos(18U)#defineCAN_F8R1_FB18_Msk(0x1UL<<CAN_F8R1_FB18_Pos)#defineCAN_F8R1_FB18CAN_F8R1_FB18_Msk#defineCAN_F8R1_FB19_Pos(19U)#defineCAN_F8R1_FB19_Msk(0x1UL<<CAN_F8R1_FB19_Pos)#defineCAN_F8R1_FB19CAN_F8R1_FB19_Msk#defineCAN_F8R1_FB20_Pos(20U)#defineCAN_F8R1_FB20_Msk(0x1UL<<CAN_F8R1_FB20_Pos)#defineCAN_F8R1_FB20CAN_F8R1_FB20_Msk#defineCAN_F8R1_FB21_Pos(21U)#defineCAN_F8R1_FB21_Msk(0x1UL<<CAN_F8R1_FB21_Pos)#defineCAN_F8R1_FB21CAN_F8R1_FB21_Msk#defineCAN_F8R1_FB22_Pos(22U)#defineCAN_F8R1_FB22_Msk(0x1UL<<CAN_F8R1_FB22_Pos)#defineCAN_F8R1_FB22CAN_F8R1_FB22_Msk#defineCAN_F8R1_FB23_Pos(23U)#defineCAN_F8R1_FB23_Msk(0x1UL<<CAN_F8R1_FB23_Pos)#defineCAN_F8R1_FB23CAN_F8R1_FB23_Msk#defineCAN_F8R1_FB24_Pos(24U)#defineCAN_F8R1_FB24_Msk(0x1UL<<CAN_F8R1_FB24_Pos)#defineCAN_F8R1_FB24CAN_F8R1_FB24_Msk#defineCAN_F8R1_FB25_Pos(25U)#defineCAN_F8R1_FB25_Msk(0x1UL<<CAN_F8R1_FB25_Pos)#defineCAN_F8R1_FB25CAN_F8R1_FB25_Msk#defineCAN_F8R1_FB26_Pos(26U)#defineCAN_F8R1_FB26_Msk(0x1UL<<CAN_F8R1_FB26_Pos)#defineCAN_F8R1_FB26CAN_F8R1_FB26_Msk#defineCAN_F8R1_FB27_Pos(27U)#defineCAN_F8R1_FB27_Msk(0x1UL<<CAN_F8R1_FB27_Pos)#defineCAN_F8R1_FB27CAN_F8R1_FB27_Msk#defineCAN_F8R1_FB28_Pos(28U)#defineCAN_F8R1_FB28_Msk(0x1UL<<CAN_F8R1_FB28_Pos)#defineCAN_F8R1_FB28CAN_F8R1_FB28_Msk#defineCAN_F8R1_FB29_Pos(29U)#defineCAN_F8R1_FB29_Msk(0x1UL<<CAN_F8R1_FB29_Pos)#defineCAN_F8R1_FB29CAN_F8R1_FB29_Msk#defineCAN_F8R1_FB30_Pos(30U)#defineCAN_F8R1_FB30_Msk(0x1UL<<CAN_F8R1_FB30_Pos)#defineCAN_F8R1_FB30CAN_F8R1_FB30_Msk#defineCAN_F8R1_FB31_Pos(31U)#defineCAN_F8R1_FB31_Msk(0x1UL<<CAN_F8R1_FB31_Pos)#defineCAN_F8R1_FB31CAN_F8R1_FB31_Msk#defineCAN_F9R1_FB0_Pos(0U)#defineCAN_F9R1_FB0_Msk(0x1UL<<CAN_F9R1_FB0_Pos)#defineCAN_F9R1_FB0CAN_F9R1_FB0_Msk#defineCAN_F9R1_FB1_Pos(1U)#defineCAN_F9R1_FB1_Msk(0x1UL<<CAN_F9R1_FB1_Pos)#defineCAN_F9R1_FB1CAN_F9R1_FB1_Msk#defineCAN_F9R1_FB2_Pos(2U)#defineCAN_F9R1_FB2_Msk(0x1UL<<CAN_F9R1_FB2_Pos)#defineCAN_F9R1_FB2CAN_F9R1_FB2_Msk#defineCAN_F9R1_FB3_Pos(3U)#defineCAN_F9R1_FB3_Msk(0x1UL<<CAN_F9R1_FB3_Pos)#defineCAN_F9R1_FB3CAN_F9R1_FB3_Msk#defineCAN_F9R1_FB4_Pos(4U)#defineCAN_F9R1_FB4_Msk(0x1UL<<CAN_F9R1_FB4_Pos)#defineCAN_F9R1_FB4CAN_F9R1_FB4_Msk#defineCAN_F9R1_FB5_Pos(5U)#defineCAN_F9R1_FB5_Msk(0x1UL<<CAN_F9R1_FB5_Pos)#defineCAN_F9R1_FB5CAN_F9R1_FB5_Msk#defineCAN_F9R1_FB6_Pos(6U)#defineCAN_F9R1_FB6_Msk(0x1UL<<CAN_F9R1_FB6_Pos)#defineCAN_F9R1_FB6CAN_F9R1_FB6_Msk#defineCAN_F9R1_FB7_Pos(7U)#defineCAN_F9R1_FB7_Msk(0x1UL<<CAN_F9R1_FB7_Pos)#defineCAN_F9R1_FB7CAN_F9R1_FB7_Msk#defineCAN_F9R1_FB8_Pos(8U)#defineCAN_F9R1_FB8_Msk(0x1UL<<CAN_F9R1_FB8_Pos)#defineCAN_F9R1_FB8CAN_F9R1_FB8_Msk#defineCAN_F9R1_FB9_Pos(9U)#defineCAN_F9R1_FB9_Msk(0x1UL<<CAN_F9R1_FB9_Pos)#defineCAN_F9R1_FB9CAN_F9R1_FB9_Msk#defineCAN_F9R1_FB10_Pos(10U)#defineCAN_F9R1_FB10_Msk(0x1UL<<CAN_F9R1_FB10_Pos)#defineCAN_F9R1_FB10CAN_F9R1_FB10_Msk#defineCAN_F9R1_FB11_Pos(11U)#defineCAN_F9R1_FB11_Msk(0x1UL<<CAN_F9R1_FB11_Pos)#defineCAN_F9R1_FB11CAN_F9R1_FB11_Msk#defineCAN_F9R1_FB12_Pos(12U)#defineCAN_F9R1_FB12_Msk(0x1UL<<CAN_F9R1_FB12_Pos)#defineCAN_F9R1_FB12CAN_F9R1_FB12_Msk#defineCAN_F9R1_FB13_Pos(13U)#defineCAN_F9R1_FB13_Msk(0x1UL<<CAN_F9R1_FB13_Pos)#defineCAN_F9R1_FB13CAN_F9R1_FB13_Msk#defineCAN_F9R1_FB14_Pos(14U)#defineCAN_F9R1_FB14_Msk(0x1UL<<CAN_F9R1_FB14_Pos)#defineCAN_F9R1_FB14CAN_F9R1_FB14_Msk#defineCAN_F9R1_FB15_Pos(15U)#defineCAN_F9R1_FB15_Msk(0x1UL<<CAN_F9R1_FB15_Pos)#defineCAN_F9R1_FB15CAN_F9R1_FB15_Msk#defineCAN_F9R1_FB16_Pos(16U)#defineCAN_F9R1_FB16_Msk(0x1UL<<CAN_F9R1_FB16_Pos)#defineCAN_F9R1_FB16CAN_F9R1_FB16_Msk#defineCAN_F9R1_FB17_Pos(17U)#defineCAN_F9R1_FB17_Msk(0x1UL<<CAN_F9R1_FB17_Pos)#defineCAN_F9R1_FB17CAN_F9R1_FB17_Msk#defineCAN_F9R1_FB18_Pos(18U)#defineCAN_F9R1_FB18_Msk(0x1UL<<CAN_F9R1_FB18_Pos)#defineCAN_F9R1_FB18CAN_F9R1_FB18_Msk#defineCAN_F9R1_FB19_Pos(19U)#defineCAN_F9R1_FB19_Msk(0x1UL<<CAN_F9R1_FB19_Pos)#defineCAN_F9R1_FB19CAN_F9R1_FB19_Msk#defineCAN_F9R1_FB20_Pos(20U)#defineCAN_F9R1_FB20_Msk(0x1UL<<CAN_F9R1_FB20_Pos)#defineCAN_F9R1_FB20CAN_F9R1_FB20_Msk#defineCAN_F9R1_FB21_Pos(21U)#defineCAN_F9R1_FB21_Msk(0x1UL<<CAN_F9R1_FB21_Pos)#defineCAN_F9R1_FB21CAN_F9R1_FB21_Msk#defineCAN_F9R1_FB22_Pos(22U)#defineCAN_F9R1_FB22_Msk(0x1UL<<CAN_F9R1_FB22_Pos)#defineCAN_F9R1_FB22CAN_F9R1_FB22_Msk#defineCAN_F9R1_FB23_Pos(23U)#defineCAN_F9R1_FB23_Msk(0x1UL<<CAN_F9R1_FB23_Pos)#defineCAN_F9R1_FB23CAN_F9R1_FB23_Msk#defineCAN_F9R1_FB24_Pos(24U)#defineCAN_F9R1_FB24_Msk(0x1UL<<CAN_F9R1_FB24_Pos)#defineCAN_F9R1_FB24CAN_F9R1_FB24_Msk#defineCAN_F9R1_FB25_Pos(25U)#defineCAN_F9R1_FB25_Msk(0x1UL<<CAN_F9R1_FB25_Pos)#defineCAN_F9R1_FB25CAN_F9R1_FB25_Msk#defineCAN_F9R1_FB26_Pos(26U)#defineCAN_F9R1_FB26_Msk(0x1UL<<CAN_F9R1_FB26_Pos)#defineCAN_F9R1_FB26CAN_F9R1_FB26_Msk#defineCAN_F9R1_FB27_Pos(27U)#defineCAN_F9R1_FB27_Msk(0x1UL<<CAN_F9R1_FB27_Pos)#defineCAN_F9R1_FB27CAN_F9R1_FB27_Msk#defineCAN_F9R1_FB28_Pos(28U)#defineCAN_F9R1_FB28_Msk(0x1UL<<CAN_F9R1_FB28_Pos)#defineCAN_F9R1_FB28CAN_F9R1_FB28_Msk#defineCAN_F9R1_FB29_Pos(29U)#defineCAN_F9R1_FB29_Msk(0x1UL<<CAN_F9R1_FB29_Pos)#defineCAN_F9R1_FB29CAN_F9R1_FB29_Msk#defineCAN_F9R1_FB30_Pos(30U)#defineCAN_F9R1_FB30_Msk(0x1UL<<CAN_F9R1_FB30_Pos)#defineCAN_F9R1_FB30CAN_F9R1_FB30_Msk#defineCAN_F9R1_FB31_Pos(31U)#defineCAN_F9R1_FB31_Msk(0x1UL<<CAN_F9R1_FB31_Pos)#defineCAN_F9R1_FB31CAN_F9R1_FB31_Msk#defineCAN_F10R1_FB0_Pos(0U)#defineCAN_F10R1_FB0_Msk(0x1UL<<CAN_F10R1_FB0_Pos)#defineCAN_F10R1_FB0CAN_F10R1_FB0_Msk#defineCAN_F10R1_FB1_Pos(1U)#defineCAN_F10R1_FB1_Msk(0x1UL<<CAN_F10R1_FB1_Pos)#defineCAN_F10R1_FB1CAN_F10R1_FB1_Msk#defineCAN_F10R1_FB2_Pos(2U)#defineCAN_F10R1_FB2_Msk(0x1UL<<CAN_F10R1_FB2_Pos)#defineCAN_F10R1_FB2CAN_F10R1_FB2_Msk#defineCAN_F10R1_FB3_Pos(3U)#defineCAN_F10R1_FB3_Msk(0x1UL<<CAN_F10R1_FB3_Pos)#defineCAN_F10R1_FB3CAN_F10R1_FB3_Msk#defineCAN_F10R1_FB4_Pos(4U)#defineCAN_F10R1_FB4_Msk(0x1UL<<CAN_F10R1_FB4_Pos)#defineCAN_F10R1_FB4CAN_F10R1_FB4_Msk#defineCAN_F10R1_FB5_Pos(5U)#defineCAN_F10R1_FB5_Msk(0x1UL<<CAN_F10R1_FB5_Pos)#defineCAN_F10R1_FB5CAN_F10R1_FB5_Msk#defineCAN_F10R1_FB6_Pos(6U)#defineCAN_F10R1_FB6_Msk(0x1UL<<CAN_F10R1_FB6_Pos)#defineCAN_F10R1_FB6CAN_F10R1_FB6_Msk#defineCAN_F10R1_FB7_Pos(7U)#defineCAN_F10R1_FB7_Msk(0x1UL<<CAN_F10R1_FB7_Pos)#defineCAN_F10R1_FB7CAN_F10R1_FB7_Msk#defineCAN_F10R1_FB8_Pos(8U)#defineCAN_F10R1_FB8_Msk(0x1UL<<CAN_F10R1_FB8_Pos)#defineCAN_F10R1_FB8CAN_F10R1_FB8_Msk#defineCAN_F10R1_FB9_Pos(9U)#defineCAN_F10R1_FB9_Msk(0x1UL<<CAN_F10R1_FB9_Pos)#defineCAN_F10R1_FB9CAN_F10R1_FB9_Msk#defineCAN_F10R1_FB10_Pos(10U)#defineCAN_F10R1_FB10_Msk(0x1UL<<CAN_F10R1_FB10_Pos)#defineCAN_F10R1_FB10CAN_F10R1_FB10_Msk#defineCAN_F10R1_FB11_Pos(11U)#defineCAN_F10R1_FB11_Msk(0x1UL<<CAN_F10R1_FB11_Pos)#defineCAN_F10R1_FB11CAN_F10R1_FB11_Msk#defineCAN_F10R1_FB12_Pos(12U)#defineCAN_F10R1_FB12_Msk(0x1UL<<CAN_F10R1_FB12_Pos)#defineCAN_F10R1_FB12CAN_F10R1_FB12_Msk#defineCAN_F10R1_FB13_Pos(13U)#defineCAN_F10R1_FB13_Msk(0x1UL<<CAN_F10R1_FB13_Pos)#defineCAN_F10R1_FB13CAN_F10R1_FB13_Msk#defineCAN_F10R1_FB14_Pos(14U)#defineCAN_F10R1_FB14_Msk(0x1UL<<CAN_F10R1_FB14_Pos)#defineCAN_F10R1_FB14CAN_F10R1_FB14_Msk#defineCAN_F10R1_FB15_Pos(15U)#defineCAN_F10R1_FB15_Msk(0x1UL<<CAN_F10R1_FB15_Pos)#defineCAN_F10R1_FB15CAN_F10R1_FB15_Msk#defineCAN_F10R1_FB16_Pos(16U)#defineCAN_F10R1_FB16_Msk(0x1UL<<CAN_F10R1_FB16_Pos)#defineCAN_F10R1_FB16CAN_F10R1_FB16_Msk#defineCAN_F10R1_FB17_Pos(17U)#defineCAN_F10R1_FB17_Msk(0x1UL<<CAN_F10R1_FB17_Pos)#defineCAN_F10R1_FB17CAN_F10R1_FB17_Msk#defineCAN_F10R1_FB18_Pos(18U)#defineCAN_F10R1_FB18_Msk(0x1UL<<CAN_F10R1_FB18_Pos)#defineCAN_F10R1_FB18CAN_F10R1_FB18_Msk#defineCAN_F10R1_FB19_Pos(19U)#defineCAN_F10R1_FB19_Msk(0x1UL<<CAN_F10R1_FB19_Pos)#defineCAN_F10R1_FB19CAN_F10R1_FB19_Msk#defineCAN_F10R1_FB20_Pos(20U)#defineCAN_F10R1_FB20_Msk(0x1UL<<CAN_F10R1_FB20_Pos)#defineCAN_F10R1_FB20CAN_F10R1_FB20_Msk#defineCAN_F10R1_FB21_Pos(21U)#defineCAN_F10R1_FB21_Msk(0x1UL<<CAN_F10R1_FB21_Pos)#defineCAN_F10R1_FB21CAN_F10R1_FB21_Msk#defineCAN_F10R1_FB22_Pos(22U)#defineCAN_F10R1_FB22_Msk(0x1UL<<CAN_F10R1_FB22_Pos)#defineCAN_F10R1_FB22CAN_F10R1_FB22_Msk#defineCAN_F10R1_FB23_Pos(23U)#defineCAN_F10R1_FB23_Msk(0x1UL<<CAN_F10R1_FB23_Pos)#defineCAN_F10R1_FB23CAN_F10R1_FB23_Msk#defineCAN_F10R1_FB24_Pos(24U)#defineCAN_F10R1_FB24_Msk(0x1UL<<CAN_F10R1_FB24_Pos)#defineCAN_F10R1_FB24CAN_F10R1_FB24_Msk#defineCAN_F10R1_FB25_Pos(25U)#defineCAN_F10R1_FB25_Msk(0x1UL<<CAN_F10R1_FB25_Pos)#defineCAN_F10R1_FB25CAN_F10R1_FB25_Msk#defineCAN_F10R1_FB26_Pos(26U)#defineCAN_F10R1_FB26_Msk(0x1UL<<CAN_F10R1_FB26_Pos)#defineCAN_F10R1_FB26CAN_F10R1_FB26_Msk#defineCAN_F10R1_FB27_Pos(27U)#defineCAN_F10R1_FB27_Msk(0x1UL<<CAN_F10R1_FB27_Pos)#defineCAN_F10R1_FB27CAN_F10R1_FB27_Msk#defineCAN_F10R1_FB28_Pos(28U)#defineCAN_F10R1_FB28_Msk(0x1UL<<CAN_F10R1_FB28_Pos)#defineCAN_F10R1_FB28CAN_F10R1_FB28_Msk#defineCAN_F10R1_FB29_Pos(29U)#defineCAN_F10R1_FB29_Msk(0x1UL<<CAN_F10R1_FB29_Pos)#defineCAN_F10R1_FB29CAN_F10R1_FB29_Msk#defineCAN_F10R1_FB30_Pos(30U)#defineCAN_F10R1_FB30_Msk(0x1UL<<CAN_F10R1_FB30_Pos)#defineCAN_F10R1_FB30CAN_F10R1_FB30_Msk#defineCAN_F10R1_FB31_Pos(31U)#defineCAN_F10R1_FB31_Msk(0x1UL<<CAN_F10R1_FB31_Pos)#defineCAN_F10R1_FB31CAN_F10R1_FB31_Msk#defineCAN_F11R1_FB0_Pos(0U)#defineCAN_F11R1_FB0_Msk(0x1UL<<CAN_F11R1_FB0_Pos)#defineCAN_F11R1_FB0CAN_F11R1_FB0_Msk#defineCAN_F11R1_FB1_Pos(1U)#defineCAN_F11R1_FB1_Msk(0x1UL<<CAN_F11R1_FB1_Pos)#defineCAN_F11R1_FB1CAN_F11R1_FB1_Msk#defineCAN_F11R1_FB2_Pos(2U)#defineCAN_F11R1_FB2_Msk(0x1UL<<CAN_F11R1_FB2_Pos)#defineCAN_F11R1_FB2CAN_F11R1_FB2_Msk#defineCAN_F11R1_FB3_Pos(3U)#defineCAN_F11R1_FB3_Msk(0x1UL<<CAN_F11R1_FB3_Pos)#defineCAN_F11R1_FB3CAN_F11R1_FB3_Msk#defineCAN_F11R1_FB4_Pos(4U)#defineCAN_F11R1_FB4_Msk(0x1UL<<CAN_F11R1_FB4_Pos)#defineCAN_F11R1_FB4CAN_F11R1_FB4_Msk#defineCAN_F11R1_FB5_Pos(5U)#defineCAN_F11R1_FB5_Msk(0x1UL<<CAN_F11R1_FB5_Pos)#defineCAN_F11R1_FB5CAN_F11R1_FB5_Msk#defineCAN_F11R1_FB6_Pos(6U)#defineCAN_F11R1_FB6_Msk(0x1UL<<CAN_F11R1_FB6_Pos)#defineCAN_F11R1_FB6CAN_F11R1_FB6_Msk#defineCAN_F11R1_FB7_Pos(7U)#defineCAN_F11R1_FB7_Msk(0x1UL<<CAN_F11R1_FB7_Pos)#defineCAN_F11R1_FB7CAN_F11R1_FB7_Msk#defineCAN_F11R1_FB8_Pos(8U)#defineCAN_F11R1_FB8_Msk(0x1UL<<CAN_F11R1_FB8_Pos)#defineCAN_F11R1_FB8CAN_F11R1_FB8_Msk#defineCAN_F11R1_FB9_Pos(9U)#defineCAN_F11R1_FB9_Msk(0x1UL<<CAN_F11R1_FB9_Pos)#defineCAN_F11R1_FB9CAN_F11R1_FB9_Msk#defineCAN_F11R1_FB10_Pos(10U)#defineCAN_F11R1_FB10_Msk(0x1UL<<CAN_F11R1_FB10_Pos)#defineCAN_F11R1_FB10CAN_F11R1_FB10_Msk#defineCAN_F11R1_FB11_Pos(11U)#defineCAN_F11R1_FB11_Msk(0x1UL<<CAN_F11R1_FB11_Pos)#defineCAN_F11R1_FB11CAN_F11R1_FB11_Msk#defineCAN_F11R1_FB12_Pos(12U)#defineCAN_F11R1_FB12_Msk(0x1UL<<CAN_F11R1_FB12_Pos)#defineCAN_F11R1_FB12CAN_F11R1_FB12_Msk#defineCAN_F11R1_FB13_Pos(13U)#defineCAN_F11R1_FB13_Msk(0x1UL<<CAN_F11R1_FB13_Pos)#defineCAN_F11R1_FB13CAN_F11R1_FB13_Msk#defineCAN_F11R1_FB14_Pos(14U)#defineCAN_F11R1_FB14_Msk(0x1UL<<CAN_F11R1_FB14_Pos)#defineCAN_F11R1_FB14CAN_F11R1_FB14_Msk#defineCAN_F11R1_FB15_Pos(15U)#defineCAN_F11R1_FB15_Msk(0x1UL<<CAN_F11R1_FB15_Pos)#defineCAN_F11R1_FB15CAN_F11R1_FB15_Msk#defineCAN_F11R1_FB16_Pos(16U)#defineCAN_F11R1_FB16_Msk(0x1UL<<CAN_F11R1_FB16_Pos)#defineCAN_F11R1_FB16CAN_F11R1_FB16_Msk#defineCAN_F11R1_FB17_Pos(17U)#defineCAN_F11R1_FB17_Msk(0x1UL<<CAN_F11R1_FB17_Pos)#defineCAN_F11R1_FB17CAN_F11R1_FB17_Msk#defineCAN_F11R1_FB18_Pos(18U)#defineCAN_F11R1_FB18_Msk(0x1UL<<CAN_F11R1_FB18_Pos)#defineCAN_F11R1_FB18CAN_F11R1_FB18_Msk#defineCAN_F11R1_FB19_Pos(19U)#defineCAN_F11R1_FB19_Msk(0x1UL<<CAN_F11R1_FB19_Pos)#defineCAN_F11R1_FB19CAN_F11R1_FB19_Msk#defineCAN_F11R1_FB20_Pos(20U)#defineCAN_F11R1_FB20_Msk(0x1UL<<CAN_F11R1_FB20_Pos)#defineCAN_F11R1_FB20CAN_F11R1_FB20_Msk#defineCAN_F11R1_FB21_Pos(21U)#defineCAN_F11R1_FB21_Msk(0x1UL<<CAN_F11R1_FB21_Pos)#defineCAN_F11R1_FB21CAN_F11R1_FB21_Msk#defineCAN_F11R1_FB22_Pos(22U)#defineCAN_F11R1_FB22_Msk(0x1UL<<CAN_F11R1_FB22_Pos)#defineCAN_F11R1_FB22CAN_F11R1_FB22_Msk#defineCAN_F11R1_FB23_Pos(23U)#defineCAN_F11R1_FB23_Msk(0x1UL<<CAN_F11R1_FB23_Pos)#defineCAN_F11R1_FB23CAN_F11R1_FB23_Msk#defineCAN_F11R1_FB24_Pos(24U)#defineCAN_F11R1_FB24_Msk(0x1UL<<CAN_F11R1_FB24_Pos)#defineCAN_F11R1_FB24CAN_F11R1_FB24_Msk#defineCAN_F11R1_FB25_Pos(25U)#defineCAN_F11R1_FB25_Msk(0x1UL<<CAN_F11R1_FB25_Pos)#defineCAN_F11R1_FB25CAN_F11R1_FB25_Msk#defineCAN_F11R1_FB26_Pos(26U)#defineCAN_F11R1_FB26_Msk(0x1UL<<CAN_F11R1_FB26_Pos)#defineCAN_F11R1_FB26CAN_F11R1_FB26_Msk#defineCAN_F11R1_FB27_Pos(27U)#defineCAN_F11R1_FB27_Msk(0x1UL<<CAN_F11R1_FB27_Pos)#defineCAN_F11R1_FB27CAN_F11R1_FB27_Msk#defineCAN_F11R1_FB28_Pos(28U)#defineCAN_F11R1_FB28_Msk(0x1UL<<CAN_F11R1_FB28_Pos)#defineCAN_F11R1_FB28CAN_F11R1_FB28_Msk#defineCAN_F11R1_FB29_Pos(29U)#defineCAN_F11R1_FB29_Msk(0x1UL<<CAN_F11R1_FB29_Pos)#defineCAN_F11R1_FB29CAN_F11R1_FB29_Msk#defineCAN_F11R1_FB30_Pos(30U)#defineCAN_F11R1_FB30_Msk(0x1UL<<CAN_F11R1_FB30_Pos)#defineCAN_F11R1_FB30CAN_F11R1_FB30_Msk#defineCAN_F11R1_FB31_Pos(31U)#defineCAN_F11R1_FB31_Msk(0x1UL<<CAN_F11R1_FB31_Pos)#defineCAN_F11R1_FB31CAN_F11R1_FB31_Msk#defineCAN_F12R1_FB0_Pos(0U)#defineCAN_F12R1_FB0_Msk(0x1UL<<CAN_F12R1_FB0_Pos)#defineCAN_F12R1_FB0CAN_F12R1_FB0_Msk#defineCAN_F12R1_FB1_Pos(1U)#defineCAN_F12R1_FB1_Msk(0x1UL<<CAN_F12R1_FB1_Pos)#defineCAN_F12R1_FB1CAN_F12R1_FB1_Msk#defineCAN_F12R1_FB2_Pos(2U)#defineCAN_F12R1_FB2_Msk(0x1UL<<CAN_F12R1_FB2_Pos)#defineCAN_F12R1_FB2CAN_F12R1_FB2_Msk#defineCAN_F12R1_FB3_Pos(3U)#defineCAN_F12R1_FB3_Msk(0x1UL<<CAN_F12R1_FB3_Pos)#defineCAN_F12R1_FB3CAN_F12R1_FB3_Msk#defineCAN_F12R1_FB4_Pos(4U)#defineCAN_F12R1_FB4_Msk(0x1UL<<CAN_F12R1_FB4_Pos)#defineCAN_F12R1_FB4CAN_F12R1_FB4_Msk#defineCAN_F12R1_FB5_Pos(5U)#defineCAN_F12R1_FB5_Msk(0x1UL<<CAN_F12R1_FB5_Pos)#defineCAN_F12R1_FB5CAN_F12R1_FB5_Msk#defineCAN_F12R1_FB6_Pos(6U)#defineCAN_F12R1_FB6_Msk(0x1UL<<CAN_F12R1_FB6_Pos)#defineCAN_F12R1_FB6CAN_F12R1_FB6_Msk#defineCAN_F12R1_FB7_Pos(7U)#defineCAN_F12R1_FB7_Msk(0x1UL<<CAN_F12R1_FB7_Pos)#defineCAN_F12R1_FB7CAN_F12R1_FB7_Msk#defineCAN_F12R1_FB8_Pos(8U)#defineCAN_F12R1_FB8_Msk(0x1UL<<CAN_F12R1_FB8_Pos)#defineCAN_F12R1_FB8CAN_F12R1_FB8_Msk#defineCAN_F12R1_FB9_Pos(9U)#defineCAN_F12R1_FB9_Msk(0x1UL<<CAN_F12R1_FB9_Pos)#defineCAN_F12R1_FB9CAN_F12R1_FB9_Msk#defineCAN_F12R1_FB10_Pos(10U)#defineCAN_F12R1_FB10_Msk(0x1UL<<CAN_F12R1_FB10_Pos)#defineCAN_F12R1_FB10CAN_F12R1_FB10_Msk#defineCAN_F12R1_FB11_Pos(11U)#defineCAN_F12R1_FB11_Msk(0x1UL<<CAN_F12R1_FB11_Pos)#defineCAN_F12R1_FB11CAN_F12R1_FB11_Msk#defineCAN_F12R1_FB12_Pos(12U)#defineCAN_F12R1_FB12_Msk(0x1UL<<CAN_F12R1_FB12_Pos)#defineCAN_F12R1_FB12CAN_F12R1_FB12_Msk#defineCAN_F12R1_FB13_Pos(13U)#defineCAN_F12R1_FB13_Msk(0x1UL<<CAN_F12R1_FB13_Pos)#defineCAN_F12R1_FB13CAN_F12R1_FB13_Msk#defineCAN_F12R1_FB14_Pos(14U)#defineCAN_F12R1_FB14_Msk(0x1UL<<CAN_F12R1_FB14_Pos)#defineCAN_F12R1_FB14CAN_F12R1_FB14_Msk#defineCAN_F12R1_FB15_Pos(15U)#defineCAN_F12R1_FB15_Msk(0x1UL<<CAN_F12R1_FB15_Pos)#defineCAN_F12R1_FB15CAN_F12R1_FB15_Msk#defineCAN_F12R1_FB16_Pos(16U)#defineCAN_F12R1_FB16_Msk(0x1UL<<CAN_F12R1_FB16_Pos)#defineCAN_F12R1_FB16CAN_F12R1_FB16_Msk#defineCAN_F12R1_FB17_Pos(17U)#defineCAN_F12R1_FB17_Msk(0x1UL<<CAN_F12R1_FB17_Pos)#defineCAN_F12R1_FB17CAN_F12R1_FB17_Msk#defineCAN_F12R1_FB18_Pos(18U)#defineCAN_F12R1_FB18_Msk(0x1UL<<CAN_F12R1_FB18_Pos)#defineCAN_F12R1_FB18CAN_F12R1_FB18_Msk#defineCAN_F12R1_FB19_Pos(19U)#defineCAN_F12R1_FB19_Msk(0x1UL<<CAN_F12R1_FB19_Pos)#defineCAN_F12R1_FB19CAN_F12R1_FB19_Msk#defineCAN_F12R1_FB20_Pos(20U)#defineCAN_F12R1_FB20_Msk(0x1UL<<CAN_F12R1_FB20_Pos)#defineCAN_F12R1_FB20CAN_F12R1_FB20_Msk#defineCAN_F12R1_FB21_Pos(21U)#defineCAN_F12R1_FB21_Msk(0x1UL<<CAN_F12R1_FB21_Pos)#defineCAN_F12R1_FB21CAN_F12R1_FB21_Msk#defineCAN_F12R1_FB22_Pos(22U)#defineCAN_F12R1_FB22_Msk(0x1UL<<CAN_F12R1_FB22_Pos)#defineCAN_F12R1_FB22CAN_F12R1_FB22_Msk#defineCAN_F12R1_FB23_Pos(23U)#defineCAN_F12R1_FB23_Msk(0x1UL<<CAN_F12R1_FB23_Pos)#defineCAN_F12R1_FB23CAN_F12R1_FB23_Msk#defineCAN_F12R1_FB24_Pos(24U)#defineCAN_F12R1_FB24_Msk(0x1UL<<CAN_F12R1_FB24_Pos)#defineCAN_F12R1_FB24CAN_F12R1_FB24_Msk#defineCAN_F12R1_FB25_Pos(25U)#defineCAN_F12R1_FB25_Msk(0x1UL<<CAN_F12R1_FB25_Pos)#defineCAN_F12R1_FB25CAN_F12R1_FB25_Msk#defineCAN_F12R1_FB26_Pos(26U)#defineCAN_F12R1_FB26_Msk(0x1UL<<CAN_F12R1_FB26_Pos)#defineCAN_F12R1_FB26CAN_F12R1_FB26_Msk#defineCAN_F12R1_FB27_Pos(27U)#defineCAN_F12R1_FB27_Msk(0x1UL<<CAN_F12R1_FB27_Pos)#defineCAN_F12R1_FB27CAN_F12R1_FB27_Msk#defineCAN_F12R1_FB28_Pos(28U)#defineCAN_F12R1_FB28_Msk(0x1UL<<CAN_F12R1_FB28_Pos)#defineCAN_F12R1_FB28CAN_F12R1_FB28_Msk#defineCAN_F12R1_FB29_Pos(29U)#defineCAN_F12R1_FB29_Msk(0x1UL<<CAN_F12R1_FB29_Pos)#defineCAN_F12R1_FB29CAN_F12R1_FB29_Msk#defineCAN_F12R1_FB30_Pos(30U)#defineCAN_F12R1_FB30_Msk(0x1UL<<CAN_F12R1_FB30_Pos)#defineCAN_F12R1_FB30CAN_F12R1_FB30_Msk#defineCAN_F12R1_FB31_Pos(31U)#defineCAN_F12R1_FB31_Msk(0x1UL<<CAN_F12R1_FB31_Pos)#defineCAN_F12R1_FB31CAN_F12R1_FB31_Msk#defineCAN_F13R1_FB0_Pos(0U)#defineCAN_F13R1_FB0_Msk(0x1UL<<CAN_F13R1_FB0_Pos)#defineCAN_F13R1_FB0CAN_F13R1_FB0_Msk#defineCAN_F13R1_FB1_Pos(1U)#defineCAN_F13R1_FB1_Msk(0x1UL<<CAN_F13R1_FB1_Pos)#defineCAN_F13R1_FB1CAN_F13R1_FB1_Msk#defineCAN_F13R1_FB2_Pos(2U)#defineCAN_F13R1_FB2_Msk(0x1UL<<CAN_F13R1_FB2_Pos)#defineCAN_F13R1_FB2CAN_F13R1_FB2_Msk#defineCAN_F13R1_FB3_Pos(3U)#defineCAN_F13R1_FB3_Msk(0x1UL<<CAN_F13R1_FB3_Pos)#defineCAN_F13R1_FB3CAN_F13R1_FB3_Msk#defineCAN_F13R1_FB4_Pos(4U)#defineCAN_F13R1_FB4_Msk(0x1UL<<CAN_F13R1_FB4_Pos)#defineCAN_F13R1_FB4CAN_F13R1_FB4_Msk#defineCAN_F13R1_FB5_Pos(5U)#defineCAN_F13R1_FB5_Msk(0x1UL<<CAN_F13R1_FB5_Pos)#defineCAN_F13R1_FB5CAN_F13R1_FB5_Msk#defineCAN_F13R1_FB6_Pos(6U)#defineCAN_F13R1_FB6_Msk(0x1UL<<CAN_F13R1_FB6_Pos)#defineCAN_F13R1_FB6CAN_F13R1_FB6_Msk#defineCAN_F13R1_FB7_Pos(7U)#defineCAN_F13R1_FB7_Msk(0x1UL<<CAN_F13R1_FB7_Pos)#defineCAN_F13R1_FB7CAN_F13R1_FB7_Msk#defineCAN_F13R1_FB8_Pos(8U)#defineCAN_F13R1_FB8_Msk(0x1UL<<CAN_F13R1_FB8_Pos)#defineCAN_F13R1_FB8CAN_F13R1_FB8_Msk#defineCAN_F13R1_FB9_Pos(9U)#defineCAN_F13R1_FB9_Msk(0x1UL<<CAN_F13R1_FB9_Pos)#defineCAN_F13R1_FB9CAN_F13R1_FB9_Msk#defineCAN_F13R1_FB10_Pos(10U)#defineCAN_F13R1_FB10_Msk(0x1UL<<CAN_F13R1_FB10_Pos)#defineCAN_F13R1_FB10CAN_F13R1_FB10_Msk#defineCAN_F13R1_FB11_Pos(11U)#defineCAN_F13R1_FB11_Msk(0x1UL<<CAN_F13R1_FB11_Pos)#defineCAN_F13R1_FB11CAN_F13R1_FB11_Msk#defineCAN_F13R1_FB12_Pos(12U)#defineCAN_F13R1_FB12_Msk(0x1UL<<CAN_F13R1_FB12_Pos)#defineCAN_F13R1_FB12CAN_F13R1_FB12_Msk#defineCAN_F13R1_FB13_Pos(13U)#defineCAN_F13R1_FB13_Msk(0x1UL<<CAN_F13R1_FB13_Pos)#defineCAN_F13R1_FB13CAN_F13R1_FB13_Msk#defineCAN_F13R1_FB14_Pos(14U)#defineCAN_F13R1_FB14_Msk(0x1UL<<CAN_F13R1_FB14_Pos)#defineCAN_F13R1_FB14CAN_F13R1_FB14_Msk#defineCAN_F13R1_FB15_Pos(15U)#defineCAN_F13R1_FB15_Msk(0x1UL<<CAN_F13R1_FB15_Pos)#defineCAN_F13R1_FB15CAN_F13R1_FB15_Msk#defineCAN_F13R1_FB16_Pos(16U)#defineCAN_F13R1_FB16_Msk(0x1UL<<CAN_F13R1_FB16_Pos)#defineCAN_F13R1_FB16CAN_F13R1_FB16_Msk#defineCAN_F13R1_FB17_Pos(17U)#defineCAN_F13R1_FB17_Msk(0x1UL<<CAN_F13R1_FB17_Pos)#defineCAN_F13R1_FB17CAN_F13R1_FB17_Msk#defineCAN_F13R1_FB18_Pos(18U)#defineCAN_F13R1_FB18_Msk(0x1UL<<CAN_F13R1_FB18_Pos)#defineCAN_F13R1_FB18CAN_F13R1_FB18_Msk#defineCAN_F13R1_FB19_Pos(19U)#defineCAN_F13R1_FB19_Msk(0x1UL<<CAN_F13R1_FB19_Pos)#defineCAN_F13R1_FB19CAN_F13R1_FB19_Msk#defineCAN_F13R1_FB20_Pos(20U)#defineCAN_F13R1_FB20_Msk(0x1UL<<CAN_F13R1_FB20_Pos)#defineCAN_F13R1_FB20CAN_F13R1_FB20_Msk#defineCAN_F13R1_FB21_Pos(21U)#defineCAN_F13R1_FB21_Msk(0x1UL<<CAN_F13R1_FB21_Pos)#defineCAN_F13R1_FB21CAN_F13R1_FB21_Msk#defineCAN_F13R1_FB22_Pos(22U)#defineCAN_F13R1_FB22_Msk(0x1UL<<CAN_F13R1_FB22_Pos)#defineCAN_F13R1_FB22CAN_F13R1_FB22_Msk#defineCAN_F13R1_FB23_Pos(23U)#defineCAN_F13R1_FB23_Msk(0x1UL<<CAN_F13R1_FB23_Pos)#defineCAN_F13R1_FB23CAN_F13R1_FB23_Msk#defineCAN_F13R1_FB24_Pos(24U)#defineCAN_F13R1_FB24_Msk(0x1UL<<CAN_F13R1_FB24_Pos)#defineCAN_F13R1_FB24CAN_F13R1_FB24_Msk#defineCAN_F13R1_FB25_Pos(25U)#defineCAN_F13R1_FB25_Msk(0x1UL<<CAN_F13R1_FB25_Pos)#defineCAN_F13R1_FB25CAN_F13R1_FB25_Msk#defineCAN_F13R1_FB26_Pos(26U)#defineCAN_F13R1_FB26_Msk(0x1UL<<CAN_F13R1_FB26_Pos)#defineCAN_F13R1_FB26CAN_F13R1_FB26_Msk#defineCAN_F13R1_FB27_Pos(27U)#defineCAN_F13R1_FB27_Msk(0x1UL<<CAN_F13R1_FB27_Pos)#defineCAN_F13R1_FB27CAN_F13R1_FB27_Msk#defineCAN_F13R1_FB28_Pos(28U)#defineCAN_F13R1_FB28_Msk(0x1UL<<CAN_F13R1_FB28_Pos)#defineCAN_F13R1_FB28CAN_F13R1_FB28_Msk#defineCAN_F13R1_FB29_Pos(29U)#defineCAN_F13R1_FB29_Msk(0x1UL<<CAN_F13R1_FB29_Pos)#defineCAN_F13R1_FB29CAN_F13R1_FB29_Msk#defineCAN_F13R1_FB30_Pos(30U)#defineCAN_F13R1_FB30_Msk(0x1UL<<CAN_F13R1_FB30_Pos)#defineCAN_F13R1_FB30CAN_F13R1_FB30_Msk#defineCAN_F13R1_FB31_Pos(31U)#defineCAN_F13R1_FB31_Msk(0x1UL<<CAN_F13R1_FB31_Pos)#defineCAN_F13R1_FB31CAN_F13R1_FB31_Msk#defineCAN_F0R2_FB0_Pos(0U)#defineCAN_F0R2_FB0_Msk(0x1UL<<CAN_F0R2_FB0_Pos)#defineCAN_F0R2_FB0CAN_F0R2_FB0_Msk#defineCAN_F0R2_FB1_Pos(1U)#defineCAN_F0R2_FB1_Msk(0x1UL<<CAN_F0R2_FB1_Pos)#defineCAN_F0R2_FB1CAN_F0R2_FB1_Msk#defineCAN_F0R2_FB2_Pos(2U)#defineCAN_F0R2_FB2_Msk(0x1UL<<CAN_F0R2_FB2_Pos)#defineCAN_F0R2_FB2CAN_F0R2_FB2_Msk#defineCAN_F0R2_FB3_Pos(3U)#defineCAN_F0R2_FB3_Msk(0x1UL<<CAN_F0R2_FB3_Pos)#defineCAN_F0R2_FB3CAN_F0R2_FB3_Msk#defineCAN_F0R2_FB4_Pos(4U)#defineCAN_F0R2_FB4_Msk(0x1UL<<CAN_F0R2_FB4_Pos)#defineCAN_F0R2_FB4CAN_F0R2_FB4_Msk#defineCAN_F0R2_FB5_Pos(5U)#defineCAN_F0R2_FB5_Msk(0x1UL<<CAN_F0R2_FB5_Pos)#defineCAN_F0R2_FB5CAN_F0R2_FB5_Msk#defineCAN_F0R2_FB6_Pos(6U)#defineCAN_F0R2_FB6_Msk(0x1UL<<CAN_F0R2_FB6_Pos)#defineCAN_F0R2_FB6CAN_F0R2_FB6_Msk#defineCAN_F0R2_FB7_Pos(7U)#defineCAN_F0R2_FB7_Msk(0x1UL<<CAN_F0R2_FB7_Pos)#defineCAN_F0R2_FB7CAN_F0R2_FB7_Msk#defineCAN_F0R2_FB8_Pos(8U)#defineCAN_F0R2_FB8_Msk(0x1UL<<CAN_F0R2_FB8_Pos)#defineCAN_F0R2_FB8CAN_F0R2_FB8_Msk#defineCAN_F0R2_FB9_Pos(9U)#defineCAN_F0R2_FB9_Msk(0x1UL<<CAN_F0R2_FB9_Pos)#defineCAN_F0R2_FB9CAN_F0R2_FB9_Msk#defineCAN_F0R2_FB10_Pos(10U)#defineCAN_F0R2_FB10_Msk(0x1UL<<CAN_F0R2_FB10_Pos)#defineCAN_F0R2_FB10CAN_F0R2_FB10_Msk#defineCAN_F0R2_FB11_Pos(11U)#defineCAN_F0R2_FB11_Msk(0x1UL<<CAN_F0R2_FB11_Pos)#defineCAN_F0R2_FB11CAN_F0R2_FB11_Msk#defineCAN_F0R2_FB12_Pos(12U)#defineCAN_F0R2_FB12_Msk(0x1UL<<CAN_F0R2_FB12_Pos)#defineCAN_F0R2_FB12CAN_F0R2_FB12_Msk#defineCAN_F0R2_FB13_Pos(13U)#defineCAN_F0R2_FB13_Msk(0x1UL<<CAN_F0R2_FB13_Pos)#defineCAN_F0R2_FB13CAN_F0R2_FB13_Msk#defineCAN_F0R2_FB14_Pos(14U)#defineCAN_F0R2_FB14_Msk(0x1UL<<CAN_F0R2_FB14_Pos)#defineCAN_F0R2_FB14CAN_F0R2_FB14_Msk#defineCAN_F0R2_FB15_Pos(15U)#defineCAN_F0R2_FB15_Msk(0x1UL<<CAN_F0R2_FB15_Pos)#defineCAN_F0R2_FB15CAN_F0R2_FB15_Msk#defineCAN_F0R2_FB16_Pos(16U)#defineCAN_F0R2_FB16_Msk(0x1UL<<CAN_F0R2_FB16_Pos)#defineCAN_F0R2_FB16CAN_F0R2_FB16_Msk#defineCAN_F0R2_FB17_Pos(17U)#defineCAN_F0R2_FB17_Msk(0x1UL<<CAN_F0R2_FB17_Pos)#defineCAN_F0R2_FB17CAN_F0R2_FB17_Msk#defineCAN_F0R2_FB18_Pos(18U)#defineCAN_F0R2_FB18_Msk(0x1UL<<CAN_F0R2_FB18_Pos)#defineCAN_F0R2_FB18CAN_F0R2_FB18_Msk#defineCAN_F0R2_FB19_Pos(19U)#defineCAN_F0R2_FB19_Msk(0x1UL<<CAN_F0R2_FB19_Pos)#defineCAN_F0R2_FB19CAN_F0R2_FB19_Msk#defineCAN_F0R2_FB20_Pos(20U)#defineCAN_F0R2_FB20_Msk(0x1UL<<CAN_F0R2_FB20_Pos)#defineCAN_F0R2_FB20CAN_F0R2_FB20_Msk#defineCAN_F0R2_FB21_Pos(21U)#defineCAN_F0R2_FB21_Msk(0x1UL<<CAN_F0R2_FB21_Pos)#defineCAN_F0R2_FB21CAN_F0R2_FB21_Msk#defineCAN_F0R2_FB22_Pos(22U)#defineCAN_F0R2_FB22_Msk(0x1UL<<CAN_F0R2_FB22_Pos)#defineCAN_F0R2_FB22CAN_F0R2_FB22_Msk#defineCAN_F0R2_FB23_Pos(23U)#defineCAN_F0R2_FB23_Msk(0x1UL<<CAN_F0R2_FB23_Pos)#defineCAN_F0R2_FB23CAN_F0R2_FB23_Msk#defineCAN_F0R2_FB24_Pos(24U)#defineCAN_F0R2_FB24_Msk(0x1UL<<CAN_F0R2_FB24_Pos)#defineCAN_F0R2_FB24CAN_F0R2_FB24_Msk#defineCAN_F0R2_FB25_Pos(25U)#defineCAN_F0R2_FB25_Msk(0x1UL<<CAN_F0R2_FB25_Pos)#defineCAN_F0R2_FB25CAN_F0R2_FB25_Msk#defineCAN_F0R2_FB26_Pos(26U)#defineCAN_F0R2_FB26_Msk(0x1UL<<CAN_F0R2_FB26_Pos)#defineCAN_F0R2_FB26CAN_F0R2_FB26_Msk#defineCAN_F0R2_FB27_Pos(27U)#defineCAN_F0R2_FB27_Msk(0x1UL<<CAN_F0R2_FB27_Pos)#defineCAN_F0R2_FB27CAN_F0R2_FB27_Msk#defineCAN_F0R2_FB28_Pos(28U)#defineCAN_F0R2_FB28_Msk(0x1UL<<CAN_F0R2_FB28_Pos)#defineCAN_F0R2_FB28CAN_F0R2_FB28_Msk#defineCAN_F0R2_FB29_Pos(29U)#defineCAN_F0R2_FB29_Msk(0x1UL<<CAN_F0R2_FB29_Pos)#defineCAN_F0R2_FB29CAN_F0R2_FB29_Msk#defineCAN_F0R2_FB30_Pos(30U)#defineCAN_F0R2_FB30_Msk(0x1UL<<CAN_F0R2_FB30_Pos)#defineCAN_F0R2_FB30CAN_F0R2_FB30_Msk#defineCAN_F0R2_FB31_Pos(31U)#defineCAN_F0R2_FB31_Msk(0x1UL<<CAN_F0R2_FB31_Pos)#defineCAN_F0R2_FB31CAN_F0R2_FB31_Msk#defineCAN_F1R2_FB0_Pos(0U)#defineCAN_F1R2_FB0_Msk(0x1UL<<CAN_F1R2_FB0_Pos)#defineCAN_F1R2_FB0CAN_F1R2_FB0_Msk#defineCAN_F1R2_FB1_Pos(1U)#defineCAN_F1R2_FB1_Msk(0x1UL<<CAN_F1R2_FB1_Pos)#defineCAN_F1R2_FB1CAN_F1R2_FB1_Msk#defineCAN_F1R2_FB2_Pos(2U)#defineCAN_F1R2_FB2_Msk(0x1UL<<CAN_F1R2_FB2_Pos)#defineCAN_F1R2_FB2CAN_F1R2_FB2_Msk#defineCAN_F1R2_FB3_Pos(3U)#defineCAN_F1R2_FB3_Msk(0x1UL<<CAN_F1R2_FB3_Pos)#defineCAN_F1R2_FB3CAN_F1R2_FB3_Msk#defineCAN_F1R2_FB4_Pos(4U)#defineCAN_F1R2_FB4_Msk(0x1UL<<CAN_F1R2_FB4_Pos)#defineCAN_F1R2_FB4CAN_F1R2_FB4_Msk#defineCAN_F1R2_FB5_Pos(5U)#defineCAN_F1R2_FB5_Msk(0x1UL<<CAN_F1R2_FB5_Pos)#defineCAN_F1R2_FB5CAN_F1R2_FB5_Msk#defineCAN_F1R2_FB6_Pos(6U)#defineCAN_F1R2_FB6_Msk(0x1UL<<CAN_F1R2_FB6_Pos)#defineCAN_F1R2_FB6CAN_F1R2_FB6_Msk#defineCAN_F1R2_FB7_Pos(7U)#defineCAN_F1R2_FB7_Msk(0x1UL<<CAN_F1R2_FB7_Pos)#defineCAN_F1R2_FB7CAN_F1R2_FB7_Msk#defineCAN_F1R2_FB8_Pos(8U)#defineCAN_F1R2_FB8_Msk(0x1UL<<CAN_F1R2_FB8_Pos)#defineCAN_F1R2_FB8CAN_F1R2_FB8_Msk#defineCAN_F1R2_FB9_Pos(9U)#defineCAN_F1R2_FB9_Msk(0x1UL<<CAN_F1R2_FB9_Pos)#defineCAN_F1R2_FB9CAN_F1R2_FB9_Msk#defineCAN_F1R2_FB10_Pos(10U)#defineCAN_F1R2_FB10_Msk(0x1UL<<CAN_F1R2_FB10_Pos)#defineCAN_F1R2_FB10CAN_F1R2_FB10_Msk#defineCAN_F1R2_FB11_Pos(11U)#defineCAN_F1R2_FB11_Msk(0x1UL<<CAN_F1R2_FB11_Pos)#defineCAN_F1R2_FB11CAN_F1R2_FB11_Msk#defineCAN_F1R2_FB12_Pos(12U)#defineCAN_F1R2_FB12_Msk(0x1UL<<CAN_F1R2_FB12_Pos)#defineCAN_F1R2_FB12CAN_F1R2_FB12_Msk#defineCAN_F1R2_FB13_Pos(13U)#defineCAN_F1R2_FB13_Msk(0x1UL<<CAN_F1R2_FB13_Pos)#defineCAN_F1R2_FB13CAN_F1R2_FB13_Msk#defineCAN_F1R2_FB14_Pos(14U)#defineCAN_F1R2_FB14_Msk(0x1UL<<CAN_F1R2_FB14_Pos)#defineCAN_F1R2_FB14CAN_F1R2_FB14_Msk#defineCAN_F1R2_FB15_Pos(15U)#defineCAN_F1R2_FB15_Msk(0x1UL<<CAN_F1R2_FB15_Pos)#defineCAN_F1R2_FB15CAN_F1R2_FB15_Msk#defineCAN_F1R2_FB16_Pos(16U)#defineCAN_F1R2_FB16_Msk(0x1UL<<CAN_F1R2_FB16_Pos)#defineCAN_F1R2_FB16CAN_F1R2_FB16_Msk#defineCAN_F1R2_FB17_Pos(17U)#defineCAN_F1R2_FB17_Msk(0x1UL<<CAN_F1R2_FB17_Pos)#defineCAN_F1R2_FB17CAN_F1R2_FB17_Msk#defineCAN_F1R2_FB18_Pos(18U)#defineCAN_F1R2_FB18_Msk(0x1UL<<CAN_F1R2_FB18_Pos)#defineCAN_F1R2_FB18CAN_F1R2_FB18_Msk#defineCAN_F1R2_FB19_Pos(19U)#defineCAN_F1R2_FB19_Msk(0x1UL<<CAN_F1R2_FB19_Pos)#defineCAN_F1R2_FB19CAN_F1R2_FB19_Msk#defineCAN_F1R2_FB20_Pos(20U)#defineCAN_F1R2_FB20_Msk(0x1UL<<CAN_F1R2_FB20_Pos)#defineCAN_F1R2_FB20CAN_F1R2_FB20_Msk#defineCAN_F1R2_FB21_Pos(21U)#defineCAN_F1R2_FB21_Msk(0x1UL<<CAN_F1R2_FB21_Pos)#defineCAN_F1R2_FB21CAN_F1R2_FB21_Msk#defineCAN_F1R2_FB22_Pos(22U)#defineCAN_F1R2_FB22_Msk(0x1UL<<CAN_F1R2_FB22_Pos)#defineCAN_F1R2_FB22CAN_F1R2_FB22_Msk#defineCAN_F1R2_FB23_Pos(23U)#defineCAN_F1R2_FB23_Msk(0x1UL<<CAN_F1R2_FB23_Pos)#defineCAN_F1R2_FB23CAN_F1R2_FB23_Msk#defineCAN_F1R2_FB24_Pos(24U)#defineCAN_F1R2_FB24_Msk(0x1UL<<CAN_F1R2_FB24_Pos)#defineCAN_F1R2_FB24CAN_F1R2_FB24_Msk#defineCAN_F1R2_FB25_Pos(25U)#defineCAN_F1R2_FB25_Msk(0x1UL<<CAN_F1R2_FB25_Pos)#defineCAN_F1R2_FB25CAN_F1R2_FB25_Msk#defineCAN_F1R2_FB26_Pos(26U)#defineCAN_F1R2_FB26_Msk(0x1UL<<CAN_F1R2_FB26_Pos)#defineCAN_F1R2_FB26CAN_F1R2_FB26_Msk#defineCAN_F1R2_FB27_Pos(27U)#defineCAN_F1R2_FB27_Msk(0x1UL<<CAN_F1R2_FB27_Pos)#defineCAN_F1R2_FB27CAN_F1R2_FB27_Msk#defineCAN_F1R2_FB28_Pos(28U)#defineCAN_F1R2_FB28_Msk(0x1UL<<CAN_F1R2_FB28_Pos)#defineCAN_F1R2_FB28CAN_F1R2_FB28_Msk#defineCAN_F1R2_FB29_Pos(29U)#defineCAN_F1R2_FB29_Msk(0x1UL<<CAN_F1R2_FB29_Pos)#defineCAN_F1R2_FB29CAN_F1R2_FB29_Msk#defineCAN_F1R2_FB30_Pos(30U)#defineCAN_F1R2_FB30_Msk(0x1UL<<CAN_F1R2_FB30_Pos)#defineCAN_F1R2_FB30CAN_F1R2_FB30_Msk#defineCAN_F1R2_FB31_Pos(31U)#defineCAN_F1R2_FB31_Msk(0x1UL<<CAN_F1R2_FB31_Pos)#defineCAN_F1R2_FB31CAN_F1R2_FB31_Msk#defineCAN_F2R2_FB0_Pos(0U)#defineCAN_F2R2_FB0_Msk(0x1UL<<CAN_F2R2_FB0_Pos)#defineCAN_F2R2_FB0CAN_F2R2_FB0_Msk#defineCAN_F2R2_FB1_Pos(1U)#defineCAN_F2R2_FB1_Msk(0x1UL<<CAN_F2R2_FB1_Pos)#defineCAN_F2R2_FB1CAN_F2R2_FB1_Msk#defineCAN_F2R2_FB2_Pos(2U)#defineCAN_F2R2_FB2_Msk(0x1UL<<CAN_F2R2_FB2_Pos)#defineCAN_F2R2_FB2CAN_F2R2_FB2_Msk#defineCAN_F2R2_FB3_Pos(3U)#defineCAN_F2R2_FB3_Msk(0x1UL<<CAN_F2R2_FB3_Pos)#defineCAN_F2R2_FB3CAN_F2R2_FB3_Msk#defineCAN_F2R2_FB4_Pos(4U)#defineCAN_F2R2_FB4_Msk(0x1UL<<CAN_F2R2_FB4_Pos)#defineCAN_F2R2_FB4CAN_F2R2_FB4_Msk#defineCAN_F2R2_FB5_Pos(5U)#defineCAN_F2R2_FB5_Msk(0x1UL<<CAN_F2R2_FB5_Pos)#defineCAN_F2R2_FB5CAN_F2R2_FB5_Msk#defineCAN_F2R2_FB6_Pos(6U)#defineCAN_F2R2_FB6_Msk(0x1UL<<CAN_F2R2_FB6_Pos)#defineCAN_F2R2_FB6CAN_F2R2_FB6_Msk#defineCAN_F2R2_FB7_Pos(7U)#defineCAN_F2R2_FB7_Msk(0x1UL<<CAN_F2R2_FB7_Pos)#defineCAN_F2R2_FB7CAN_F2R2_FB7_Msk#defineCAN_F2R2_FB8_Pos(8U)#defineCAN_F2R2_FB8_Msk(0x1UL<<CAN_F2R2_FB8_Pos)#defineCAN_F2R2_FB8CAN_F2R2_FB8_Msk#defineCAN_F2R2_FB9_Pos(9U)#defineCAN_F2R2_FB9_Msk(0x1UL<<CAN_F2R2_FB9_Pos)#defineCAN_F2R2_FB9CAN_F2R2_FB9_Msk#defineCAN_F2R2_FB10_Pos(10U)#defineCAN_F2R2_FB10_Msk(0x1UL<<CAN_F2R2_FB10_Pos)#defineCAN_F2R2_FB10CAN_F2R2_FB10_Msk#defineCAN_F2R2_FB11_Pos(11U)#defineCAN_F2R2_FB11_Msk(0x1UL<<CAN_F2R2_FB11_Pos)#defineCAN_F2R2_FB11CAN_F2R2_FB11_Msk#defineCAN_F2R2_FB12_Pos(12U)#defineCAN_F2R2_FB12_Msk(0x1UL<<CAN_F2R2_FB12_Pos)#defineCAN_F2R2_FB12CAN_F2R2_FB12_Msk#defineCAN_F2R2_FB13_Pos(13U)#defineCAN_F2R2_FB13_Msk(0x1UL<<CAN_F2R2_FB13_Pos)#defineCAN_F2R2_FB13CAN_F2R2_FB13_Msk#defineCAN_F2R2_FB14_Pos(14U)#defineCAN_F2R2_FB14_Msk(0x1UL<<CAN_F2R2_FB14_Pos)#defineCAN_F2R2_FB14CAN_F2R2_FB14_Msk#defineCAN_F2R2_FB15_Pos(15U)#defineCAN_F2R2_FB15_Msk(0x1UL<<CAN_F2R2_FB15_Pos)#defineCAN_F2R2_FB15CAN_F2R2_FB15_Msk#defineCAN_F2R2_FB16_Pos(16U)#defineCAN_F2R2_FB16_Msk(0x1UL<<CAN_F2R2_FB16_Pos)#defineCAN_F2R2_FB16CAN_F2R2_FB16_Msk#defineCAN_F2R2_FB17_Pos(17U)#defineCAN_F2R2_FB17_Msk(0x1UL<<CAN_F2R2_FB17_Pos)#defineCAN_F2R2_FB17CAN_F2R2_FB17_Msk#defineCAN_F2R2_FB18_Pos(18U)#defineCAN_F2R2_FB18_Msk(0x1UL<<CAN_F2R2_FB18_Pos)#defineCAN_F2R2_FB18CAN_F2R2_FB18_Msk#defineCAN_F2R2_FB19_Pos(19U)#defineCAN_F2R2_FB19_Msk(0x1UL<<CAN_F2R2_FB19_Pos)#defineCAN_F2R2_FB19CAN_F2R2_FB19_Msk#defineCAN_F2R2_FB20_Pos(20U)#defineCAN_F2R2_FB20_Msk(0x1UL<<CAN_F2R2_FB20_Pos)#defineCAN_F2R2_FB20CAN_F2R2_FB20_Msk#defineCAN_F2R2_FB21_Pos(21U)#defineCAN_F2R2_FB21_Msk(0x1UL<<CAN_F2R2_FB21_Pos)#defineCAN_F2R2_FB21CAN_F2R2_FB21_Msk#defineCAN_F2R2_FB22_Pos(22U)#defineCAN_F2R2_FB22_Msk(0x1UL<<CAN_F2R2_FB22_Pos)#defineCAN_F2R2_FB22CAN_F2R2_FB22_Msk#defineCAN_F2R2_FB23_Pos(23U)#defineCAN_F2R2_FB23_Msk(0x1UL<<CAN_F2R2_FB23_Pos)#defineCAN_F2R2_FB23CAN_F2R2_FB23_Msk#defineCAN_F2R2_FB24_Pos(24U)#defineCAN_F2R2_FB24_Msk(0x1UL<<CAN_F2R2_FB24_Pos)#defineCAN_F2R2_FB24CAN_F2R2_FB24_Msk#defineCAN_F2R2_FB25_Pos(25U)#defineCAN_F2R2_FB25_Msk(0x1UL<<CAN_F2R2_FB25_Pos)#defineCAN_F2R2_FB25CAN_F2R2_FB25_Msk#defineCAN_F2R2_FB26_Pos(26U)#defineCAN_F2R2_FB26_Msk(0x1UL<<CAN_F2R2_FB26_Pos)#defineCAN_F2R2_FB26CAN_F2R2_FB26_Msk#defineCAN_F2R2_FB27_Pos(27U)#defineCAN_F2R2_FB27_Msk(0x1UL<<CAN_F2R2_FB27_Pos)#defineCAN_F2R2_FB27CAN_F2R2_FB27_Msk#defineCAN_F2R2_FB28_Pos(28U)#defineCAN_F2R2_FB28_Msk(0x1UL<<CAN_F2R2_FB28_Pos)#defineCAN_F2R2_FB28CAN_F2R2_FB28_Msk#defineCAN_F2R2_FB29_Pos(29U)#defineCAN_F2R2_FB29_Msk(0x1UL<<CAN_F2R2_FB29_Pos)#defineCAN_F2R2_FB29CAN_F2R2_FB29_Msk#defineCAN_F2R2_FB30_Pos(30U)#defineCAN_F2R2_FB30_Msk(0x1UL<<CAN_F2R2_FB30_Pos)#defineCAN_F2R2_FB30CAN_F2R2_FB30_Msk#defineCAN_F2R2_FB31_Pos(31U)#defineCAN_F2R2_FB31_Msk(0x1UL<<CAN_F2R2_FB31_Pos)#defineCAN_F2R2_FB31CAN_F2R2_FB31_Msk#defineCAN_F3R2_FB0_Pos(0U)#defineCAN_F3R2_FB0_Msk(0x1UL<<CAN_F3R2_FB0_Pos)#defineCAN_F3R2_FB0CAN_F3R2_FB0_Msk#defineCAN_F3R2_FB1_Pos(1U)#defineCAN_F3R2_FB1_Msk(0x1UL<<CAN_F3R2_FB1_Pos)#defineCAN_F3R2_FB1CAN_F3R2_FB1_Msk#defineCAN_F3R2_FB2_Pos(2U)#defineCAN_F3R2_FB2_Msk(0x1UL<<CAN_F3R2_FB2_Pos)#defineCAN_F3R2_FB2CAN_F3R2_FB2_Msk#defineCAN_F3R2_FB3_Pos(3U)#defineCAN_F3R2_FB3_Msk(0x1UL<<CAN_F3R2_FB3_Pos)#defineCAN_F3R2_FB3CAN_F3R2_FB3_Msk#defineCAN_F3R2_FB4_Pos(4U)#defineCAN_F3R2_FB4_Msk(0x1UL<<CAN_F3R2_FB4_Pos)#defineCAN_F3R2_FB4CAN_F3R2_FB4_Msk#defineCAN_F3R2_FB5_Pos(5U)#defineCAN_F3R2_FB5_Msk(0x1UL<<CAN_F3R2_FB5_Pos)#defineCAN_F3R2_FB5CAN_F3R2_FB5_Msk#defineCAN_F3R2_FB6_Pos(6U)#defineCAN_F3R2_FB6_Msk(0x1UL<<CAN_F3R2_FB6_Pos)#defineCAN_F3R2_FB6CAN_F3R2_FB6_Msk#defineCAN_F3R2_FB7_Pos(7U)#defineCAN_F3R2_FB7_Msk(0x1UL<<CAN_F3R2_FB7_Pos)#defineCAN_F3R2_FB7CAN_F3R2_FB7_Msk#defineCAN_F3R2_FB8_Pos(8U)#defineCAN_F3R2_FB8_Msk(0x1UL<<CAN_F3R2_FB8_Pos)#defineCAN_F3R2_FB8CAN_F3R2_FB8_Msk#defineCAN_F3R2_FB9_Pos(9U)#defineCAN_F3R2_FB9_Msk(0x1UL<<CAN_F3R2_FB9_Pos)#defineCAN_F3R2_FB9CAN_F3R2_FB9_Msk#defineCAN_F3R2_FB10_Pos(10U)#defineCAN_F3R2_FB10_Msk(0x1UL<<CAN_F3R2_FB10_Pos)#defineCAN_F3R2_FB10CAN_F3R2_FB10_Msk#defineCAN_F3R2_FB11_Pos(11U)#defineCAN_F3R2_FB11_Msk(0x1UL<<CAN_F3R2_FB11_Pos)#defineCAN_F3R2_FB11CAN_F3R2_FB11_Msk#defineCAN_F3R2_FB12_Pos(12U)#defineCAN_F3R2_FB12_Msk(0x1UL<<CAN_F3R2_FB12_Pos)#defineCAN_F3R2_FB12CAN_F3R2_FB12_Msk#defineCAN_F3R2_FB13_Pos(13U)#defineCAN_F3R2_FB13_Msk(0x1UL<<CAN_F3R2_FB13_Pos)#defineCAN_F3R2_FB13CAN_F3R2_FB13_Msk#defineCAN_F3R2_FB14_Pos(14U)#defineCAN_F3R2_FB14_Msk(0x1UL<<CAN_F3R2_FB14_Pos)#defineCAN_F3R2_FB14CAN_F3R2_FB14_Msk#defineCAN_F3R2_FB15_Pos(15U)#defineCAN_F3R2_FB15_Msk(0x1UL<<CAN_F3R2_FB15_Pos)#defineCAN_F3R2_FB15CAN_F3R2_FB15_Msk#defineCAN_F3R2_FB16_Pos(16U)#defineCAN_F3R2_FB16_Msk(0x1UL<<CAN_F3R2_FB16_Pos)#defineCAN_F3R2_FB16CAN_F3R2_FB16_Msk#defineCAN_F3R2_FB17_Pos(17U)#defineCAN_F3R2_FB17_Msk(0x1UL<<CAN_F3R2_FB17_Pos)#defineCAN_F3R2_FB17CAN_F3R2_FB17_Msk#defineCAN_F3R2_FB18_Pos(18U)#defineCAN_F3R2_FB18_Msk(0x1UL<<CAN_F3R2_FB18_Pos)#defineCAN_F3R2_FB18CAN_F3R2_FB18_Msk#defineCAN_F3R2_FB19_Pos(19U)#defineCAN_F3R2_FB19_Msk(0x1UL<<CAN_F3R2_FB19_Pos)#defineCAN_F3R2_FB19CAN_F3R2_FB19_Msk#defineCAN_F3R2_FB20_Pos(20U)#defineCAN_F3R2_FB20_Msk(0x1UL<<CAN_F3R2_FB20_Pos)#defineCAN_F3R2_FB20CAN_F3R2_FB20_Msk#defineCAN_F3R2_FB21_Pos(21U)#defineCAN_F3R2_FB21_Msk(0x1UL<<CAN_F3R2_FB21_Pos)#defineCAN_F3R2_FB21CAN_F3R2_FB21_Msk#defineCAN_F3R2_FB22_Pos(22U)#defineCAN_F3R2_FB22_Msk(0x1UL<<CAN_F3R2_FB22_Pos)#defineCAN_F3R2_FB22CAN_F3R2_FB22_Msk#defineCAN_F3R2_FB23_Pos(23U)#defineCAN_F3R2_FB23_Msk(0x1UL<<CAN_F3R2_FB23_Pos)#defineCAN_F3R2_FB23CAN_F3R2_FB23_Msk#defineCAN_F3R2_FB24_Pos(24U)#defineCAN_F3R2_FB24_Msk(0x1UL<<CAN_F3R2_FB24_Pos)#defineCAN_F3R2_FB24CAN_F3R2_FB24_Msk#defineCAN_F3R2_FB25_Pos(25U)#defineCAN_F3R2_FB25_Msk(0x1UL<<CAN_F3R2_FB25_Pos)#defineCAN_F3R2_FB25CAN_F3R2_FB25_Msk#defineCAN_F3R2_FB26_Pos(26U)#defineCAN_F3R2_FB26_Msk(0x1UL<<CAN_F3R2_FB26_Pos)#defineCAN_F3R2_FB26CAN_F3R2_FB26_Msk#defineCAN_F3R2_FB27_Pos(27U)#defineCAN_F3R2_FB27_Msk(0x1UL<<CAN_F3R2_FB27_Pos)#defineCAN_F3R2_FB27CAN_F3R2_FB27_Msk#defineCAN_F3R2_FB28_Pos(28U)#defineCAN_F3R2_FB28_Msk(0x1UL<<CAN_F3R2_FB28_Pos)#defineCAN_F3R2_FB28CAN_F3R2_FB28_Msk#defineCAN_F3R2_FB29_Pos(29U)#defineCAN_F3R2_FB29_Msk(0x1UL<<CAN_F3R2_FB29_Pos)#defineCAN_F3R2_FB29CAN_F3R2_FB29_Msk#defineCAN_F3R2_FB30_Pos(30U)#defineCAN_F3R2_FB30_Msk(0x1UL<<CAN_F3R2_FB30_Pos)#defineCAN_F3R2_FB30CAN_F3R2_FB30_Msk#defineCAN_F3R2_FB31_Pos(31U)#defineCAN_F3R2_FB31_Msk(0x1UL<<CAN_F3R2_FB31_Pos)#defineCAN_F3R2_FB31CAN_F3R2_FB31_Msk#defineCAN_F4R2_FB0_Pos(0U)#defineCAN_F4R2_FB0_Msk(0x1UL<<CAN_F4R2_FB0_Pos)#defineCAN_F4R2_FB0CAN_F4R2_FB0_Msk#defineCAN_F4R2_FB1_Pos(1U)#defineCAN_F4R2_FB1_Msk(0x1UL<<CAN_F4R2_FB1_Pos)#defineCAN_F4R2_FB1CAN_F4R2_FB1_Msk#defineCAN_F4R2_FB2_Pos(2U)#defineCAN_F4R2_FB2_Msk(0x1UL<<CAN_F4R2_FB2_Pos)#defineCAN_F4R2_FB2CAN_F4R2_FB2_Msk#defineCAN_F4R2_FB3_Pos(3U)#defineCAN_F4R2_FB3_Msk(0x1UL<<CAN_F4R2_FB3_Pos)#defineCAN_F4R2_FB3CAN_F4R2_FB3_Msk#defineCAN_F4R2_FB4_Pos(4U)#defineCAN_F4R2_FB4_Msk(0x1UL<<CAN_F4R2_FB4_Pos)#defineCAN_F4R2_FB4CAN_F4R2_FB4_Msk#defineCAN_F4R2_FB5_Pos(5U)#defineCAN_F4R2_FB5_Msk(0x1UL<<CAN_F4R2_FB5_Pos)#defineCAN_F4R2_FB5CAN_F4R2_FB5_Msk#defineCAN_F4R2_FB6_Pos(6U)#defineCAN_F4R2_FB6_Msk(0x1UL<<CAN_F4R2_FB6_Pos)#defineCAN_F4R2_FB6CAN_F4R2_FB6_Msk#defineCAN_F4R2_FB7_Pos(7U)#defineCAN_F4R2_FB7_Msk(0x1UL<<CAN_F4R2_FB7_Pos)#defineCAN_F4R2_FB7CAN_F4R2_FB7_Msk#defineCAN_F4R2_FB8_Pos(8U)#defineCAN_F4R2_FB8_Msk(0x1UL<<CAN_F4R2_FB8_Pos)#defineCAN_F4R2_FB8CAN_F4R2_FB8_Msk#defineCAN_F4R2_FB9_Pos(9U)#defineCAN_F4R2_FB9_Msk(0x1UL<<CAN_F4R2_FB9_Pos)#defineCAN_F4R2_FB9CAN_F4R2_FB9_Msk#defineCAN_F4R2_FB10_Pos(10U)#defineCAN_F4R2_FB10_Msk(0x1UL<<CAN_F4R2_FB10_Pos)#defineCAN_F4R2_FB10CAN_F4R2_FB10_Msk#defineCAN_F4R2_FB11_Pos(11U)#defineCAN_F4R2_FB11_Msk(0x1UL<<CAN_F4R2_FB11_Pos)#defineCAN_F4R2_FB11CAN_F4R2_FB11_Msk#defineCAN_F4R2_FB12_Pos(12U)#defineCAN_F4R2_FB12_Msk(0x1UL<<CAN_F4R2_FB12_Pos)#defineCAN_F4R2_FB12CAN_F4R2_FB12_Msk#defineCAN_F4R2_FB13_Pos(13U)#defineCAN_F4R2_FB13_Msk(0x1UL<<CAN_F4R2_FB13_Pos)#defineCAN_F4R2_FB13CAN_F4R2_FB13_Msk#defineCAN_F4R2_FB14_Pos(14U)#defineCAN_F4R2_FB14_Msk(0x1UL<<CAN_F4R2_FB14_Pos)#defineCAN_F4R2_FB14CAN_F4R2_FB14_Msk#defineCAN_F4R2_FB15_Pos(15U)#defineCAN_F4R2_FB15_Msk(0x1UL<<CAN_F4R2_FB15_Pos)#defineCAN_F4R2_FB15CAN_F4R2_FB15_Msk#defineCAN_F4R2_FB16_Pos(16U)#defineCAN_F4R2_FB16_Msk(0x1UL<<CAN_F4R2_FB16_Pos)#defineCAN_F4R2_FB16CAN_F4R2_FB16_Msk#defineCAN_F4R2_FB17_Pos(17U)#defineCAN_F4R2_FB17_Msk(0x1UL<<CAN_F4R2_FB17_Pos)#defineCAN_F4R2_FB17CAN_F4R2_FB17_Msk#defineCAN_F4R2_FB18_Pos(18U)#defineCAN_F4R2_FB18_Msk(0x1UL<<CAN_F4R2_FB18_Pos)#defineCAN_F4R2_FB18CAN_F4R2_FB18_Msk#defineCAN_F4R2_FB19_Pos(19U)#defineCAN_F4R2_FB19_Msk(0x1UL<<CAN_F4R2_FB19_Pos)#defineCAN_F4R2_FB19CAN_F4R2_FB19_Msk#defineCAN_F4R2_FB20_Pos(20U)#defineCAN_F4R2_FB20_Msk(0x1UL<<CAN_F4R2_FB20_Pos)#defineCAN_F4R2_FB20CAN_F4R2_FB20_Msk#defineCAN_F4R2_FB21_Pos(21U)#defineCAN_F4R2_FB21_Msk(0x1UL<<CAN_F4R2_FB21_Pos)#defineCAN_F4R2_FB21CAN_F4R2_FB21_Msk#defineCAN_F4R2_FB22_Pos(22U)#defineCAN_F4R2_FB22_Msk(0x1UL<<CAN_F4R2_FB22_Pos)#defineCAN_F4R2_FB22CAN_F4R2_FB22_Msk#defineCAN_F4R2_FB23_Pos(23U)#defineCAN_F4R2_FB23_Msk(0x1UL<<CAN_F4R2_FB23_Pos)#defineCAN_F4R2_FB23CAN_F4R2_FB23_Msk#defineCAN_F4R2_FB24_Pos(24U)#defineCAN_F4R2_FB24_Msk(0x1UL<<CAN_F4R2_FB24_Pos)#defineCAN_F4R2_FB24CAN_F4R2_FB24_Msk#defineCAN_F4R2_FB25_Pos(25U)#defineCAN_F4R2_FB25_Msk(0x1UL<<CAN_F4R2_FB25_Pos)#defineCAN_F4R2_FB25CAN_F4R2_FB25_Msk#defineCAN_F4R2_FB26_Pos(26U)#defineCAN_F4R2_FB26_Msk(0x1UL<<CAN_F4R2_FB26_Pos)#defineCAN_F4R2_FB26CAN_F4R2_FB26_Msk#defineCAN_F4R2_FB27_Pos(27U)#defineCAN_F4R2_FB27_Msk(0x1UL<<CAN_F4R2_FB27_Pos)#defineCAN_F4R2_FB27CAN_F4R2_FB27_Msk#defineCAN_F4R2_FB28_Pos(28U)#defineCAN_F4R2_FB28_Msk(0x1UL<<CAN_F4R2_FB28_Pos)#defineCAN_F4R2_FB28CAN_F4R2_FB28_Msk#defineCAN_F4R2_FB29_Pos(29U)#defineCAN_F4R2_FB29_Msk(0x1UL<<CAN_F4R2_FB29_Pos)#defineCAN_F4R2_FB29CAN_F4R2_FB29_Msk#defineCAN_F4R2_FB30_Pos(30U)#defineCAN_F4R2_FB30_Msk(0x1UL<<CAN_F4R2_FB30_Pos)#defineCAN_F4R2_FB30CAN_F4R2_FB30_Msk#defineCAN_F4R2_FB31_Pos(31U)#defineCAN_F4R2_FB31_Msk(0x1UL<<CAN_F4R2_FB31_Pos)#defineCAN_F4R2_FB31CAN_F4R2_FB31_Msk#defineCAN_F5R2_FB0_Pos(0U)#defineCAN_F5R2_FB0_Msk(0x1UL<<CAN_F5R2_FB0_Pos)#defineCAN_F5R2_FB0CAN_F5R2_FB0_Msk#defineCAN_F5R2_FB1_Pos(1U)#defineCAN_F5R2_FB1_Msk(0x1UL<<CAN_F5R2_FB1_Pos)#defineCAN_F5R2_FB1CAN_F5R2_FB1_Msk#defineCAN_F5R2_FB2_Pos(2U)#defineCAN_F5R2_FB2_Msk(0x1UL<<CAN_F5R2_FB2_Pos)#defineCAN_F5R2_FB2CAN_F5R2_FB2_Msk#defineCAN_F5R2_FB3_Pos(3U)#defineCAN_F5R2_FB3_Msk(0x1UL<<CAN_F5R2_FB3_Pos)#defineCAN_F5R2_FB3CAN_F5R2_FB3_Msk#defineCAN_F5R2_FB4_Pos(4U)#defineCAN_F5R2_FB4_Msk(0x1UL<<CAN_F5R2_FB4_Pos)#defineCAN_F5R2_FB4CAN_F5R2_FB4_Msk#defineCAN_F5R2_FB5_Pos(5U)#defineCAN_F5R2_FB5_Msk(0x1UL<<CAN_F5R2_FB5_Pos)#defineCAN_F5R2_FB5CAN_F5R2_FB5_Msk#defineCAN_F5R2_FB6_Pos(6U)#defineCAN_F5R2_FB6_Msk(0x1UL<<CAN_F5R2_FB6_Pos)#defineCAN_F5R2_FB6CAN_F5R2_FB6_Msk#defineCAN_F5R2_FB7_Pos(7U)#defineCAN_F5R2_FB7_Msk(0x1UL<<CAN_F5R2_FB7_Pos)#defineCAN_F5R2_FB7CAN_F5R2_FB7_Msk#defineCAN_F5R2_FB8_Pos(8U)#defineCAN_F5R2_FB8_Msk(0x1UL<<CAN_F5R2_FB8_Pos)#defineCAN_F5R2_FB8CAN_F5R2_FB8_Msk#defineCAN_F5R2_FB9_Pos(9U)#defineCAN_F5R2_FB9_Msk(0x1UL<<CAN_F5R2_FB9_Pos)#defineCAN_F5R2_FB9CAN_F5R2_FB9_Msk#defineCAN_F5R2_FB10_Pos(10U)#defineCAN_F5R2_FB10_Msk(0x1UL<<CAN_F5R2_FB10_Pos)#defineCAN_F5R2_FB10CAN_F5R2_FB10_Msk#defineCAN_F5R2_FB11_Pos(11U)#defineCAN_F5R2_FB11_Msk(0x1UL<<CAN_F5R2_FB11_Pos)#defineCAN_F5R2_FB11CAN_F5R2_FB11_Msk#defineCAN_F5R2_FB12_Pos(12U)#defineCAN_F5R2_FB12_Msk(0x1UL<<CAN_F5R2_FB12_Pos)#defineCAN_F5R2_FB12CAN_F5R2_FB12_Msk#defineCAN_F5R2_FB13_Pos(13U)#defineCAN_F5R2_FB13_Msk(0x1UL<<CAN_F5R2_FB13_Pos)#defineCAN_F5R2_FB13CAN_F5R2_FB13_Msk#defineCAN_F5R2_FB14_Pos(14U)#defineCAN_F5R2_FB14_Msk(0x1UL<<CAN_F5R2_FB14_Pos)#defineCAN_F5R2_FB14CAN_F5R2_FB14_Msk#defineCAN_F5R2_FB15_Pos(15U)#defineCAN_F5R2_FB15_Msk(0x1UL<<CAN_F5R2_FB15_Pos)#defineCAN_F5R2_FB15CAN_F5R2_FB15_Msk#defineCAN_F5R2_FB16_Pos(16U)#defineCAN_F5R2_FB16_Msk(0x1UL<<CAN_F5R2_FB16_Pos)#defineCAN_F5R2_FB16CAN_F5R2_FB16_Msk#defineCAN_F5R2_FB17_Pos(17U)#defineCAN_F5R2_FB17_Msk(0x1UL<<CAN_F5R2_FB17_Pos)#defineCAN_F5R2_FB17CAN_F5R2_FB17_Msk#defineCAN_F5R2_FB18_Pos(18U)#defineCAN_F5R2_FB18_Msk(0x1UL<<CAN_F5R2_FB18_Pos)#defineCAN_F5R2_FB18CAN_F5R2_FB18_Msk#defineCAN_F5R2_FB19_Pos(19U)#defineCAN_F5R2_FB19_Msk(0x1UL<<CAN_F5R2_FB19_Pos)#defineCAN_F5R2_FB19CAN_F5R2_FB19_Msk#defineCAN_F5R2_FB20_Pos(20U)#defineCAN_F5R2_FB20_Msk(0x1UL<<CAN_F5R2_FB20_Pos)#defineCAN_F5R2_FB20CAN_F5R2_FB20_Msk#defineCAN_F5R2_FB21_Pos(21U)#defineCAN_F5R2_FB21_Msk(0x1UL<<CAN_F5R2_FB21_Pos)#defineCAN_F5R2_FB21CAN_F5R2_FB21_Msk#defineCAN_F5R2_FB22_Pos(22U)#defineCAN_F5R2_FB22_Msk(0x1UL<<CAN_F5R2_FB22_Pos)#defineCAN_F5R2_FB22CAN_F5R2_FB22_Msk#defineCAN_F5R2_FB23_Pos(23U)#defineCAN_F5R2_FB23_Msk(0x1UL<<CAN_F5R2_FB23_Pos)#defineCAN_F5R2_FB23CAN_F5R2_FB23_Msk#defineCAN_F5R2_FB24_Pos(24U)#defineCAN_F5R2_FB24_Msk(0x1UL<<CAN_F5R2_FB24_Pos)#defineCAN_F5R2_FB24CAN_F5R2_FB24_Msk#defineCAN_F5R2_FB25_Pos(25U)#defineCAN_F5R2_FB25_Msk(0x1UL<<CAN_F5R2_FB25_Pos)#defineCAN_F5R2_FB25CAN_F5R2_FB25_Msk#defineCAN_F5R2_FB26_Pos(26U)#defineCAN_F5R2_FB26_Msk(0x1UL<<CAN_F5R2_FB26_Pos)#defineCAN_F5R2_FB26CAN_F5R2_FB26_Msk#defineCAN_F5R2_FB27_Pos(27U)#defineCAN_F5R2_FB27_Msk(0x1UL<<CAN_F5R2_FB27_Pos)#defineCAN_F5R2_FB27CAN_F5R2_FB27_Msk#defineCAN_F5R2_FB28_Pos(28U)#defineCAN_F5R2_FB28_Msk(0x1UL<<CAN_F5R2_FB28_Pos)#defineCAN_F5R2_FB28CAN_F5R2_FB28_Msk#defineCAN_F5R2_FB29_Pos(29U)#defineCAN_F5R2_FB29_Msk(0x1UL<<CAN_F5R2_FB29_Pos)#defineCAN_F5R2_FB29CAN_F5R2_FB29_Msk#defineCAN_F5R2_FB30_Pos(30U)#defineCAN_F5R2_FB30_Msk(0x1UL<<CAN_F5R2_FB30_Pos)#defineCAN_F5R2_FB30CAN_F5R2_FB30_Msk#defineCAN_F5R2_FB31_Pos(31U)#defineCAN_F5R2_FB31_Msk(0x1UL<<CAN_F5R2_FB31_Pos)#defineCAN_F5R2_FB31CAN_F5R2_FB31_Msk#defineCAN_F6R2_FB0_Pos(0U)#defineCAN_F6R2_FB0_Msk(0x1UL<<CAN_F6R2_FB0_Pos)#defineCAN_F6R2_FB0CAN_F6R2_FB0_Msk#defineCAN_F6R2_FB1_Pos(1U)#defineCAN_F6R2_FB1_Msk(0x1UL<<CAN_F6R2_FB1_Pos)#defineCAN_F6R2_FB1CAN_F6R2_FB1_Msk#defineCAN_F6R2_FB2_Pos(2U)#defineCAN_F6R2_FB2_Msk(0x1UL<<CAN_F6R2_FB2_Pos)#defineCAN_F6R2_FB2CAN_F6R2_FB2_Msk#defineCAN_F6R2_FB3_Pos(3U)#defineCAN_F6R2_FB3_Msk(0x1UL<<CAN_F6R2_FB3_Pos)#defineCAN_F6R2_FB3CAN_F6R2_FB3_Msk#defineCAN_F6R2_FB4_Pos(4U)#defineCAN_F6R2_FB4_Msk(0x1UL<<CAN_F6R2_FB4_Pos)#defineCAN_F6R2_FB4CAN_F6R2_FB4_Msk#defineCAN_F6R2_FB5_Pos(5U)#defineCAN_F6R2_FB5_Msk(0x1UL<<CAN_F6R2_FB5_Pos)#defineCAN_F6R2_FB5CAN_F6R2_FB5_Msk#defineCAN_F6R2_FB6_Pos(6U)#defineCAN_F6R2_FB6_Msk(0x1UL<<CAN_F6R2_FB6_Pos)#defineCAN_F6R2_FB6CAN_F6R2_FB6_Msk#defineCAN_F6R2_FB7_Pos(7U)#defineCAN_F6R2_FB7_Msk(0x1UL<<CAN_F6R2_FB7_Pos)#defineCAN_F6R2_FB7CAN_F6R2_FB7_Msk#defineCAN_F6R2_FB8_Pos(8U)#defineCAN_F6R2_FB8_Msk(0x1UL<<CAN_F6R2_FB8_Pos)#defineCAN_F6R2_FB8CAN_F6R2_FB8_Msk#defineCAN_F6R2_FB9_Pos(9U)#defineCAN_F6R2_FB9_Msk(0x1UL<<CAN_F6R2_FB9_Pos)#defineCAN_F6R2_FB9CAN_F6R2_FB9_Msk#defineCAN_F6R2_FB10_Pos(10U)#defineCAN_F6R2_FB10_Msk(0x1UL<<CAN_F6R2_FB10_Pos)#defineCAN_F6R2_FB10CAN_F6R2_FB10_Msk#defineCAN_F6R2_FB11_Pos(11U)#defineCAN_F6R2_FB11_Msk(0x1UL<<CAN_F6R2_FB11_Pos)#defineCAN_F6R2_FB11CAN_F6R2_FB11_Msk#defineCAN_F6R2_FB12_Pos(12U)#defineCAN_F6R2_FB12_Msk(0x1UL<<CAN_F6R2_FB12_Pos)#defineCAN_F6R2_FB12CAN_F6R2_FB12_Msk#defineCAN_F6R2_FB13_Pos(13U)#defineCAN_F6R2_FB13_Msk(0x1UL<<CAN_F6R2_FB13_Pos)#defineCAN_F6R2_FB13CAN_F6R2_FB13_Msk#defineCAN_F6R2_FB14_Pos(14U)#defineCAN_F6R2_FB14_Msk(0x1UL<<CAN_F6R2_FB14_Pos)#defineCAN_F6R2_FB14CAN_F6R2_FB14_Msk#defineCAN_F6R2_FB15_Pos(15U)#defineCAN_F6R2_FB15_Msk(0x1UL<<CAN_F6R2_FB15_Pos)#defineCAN_F6R2_FB15CAN_F6R2_FB15_Msk#defineCAN_F6R2_FB16_Pos(16U)#defineCAN_F6R2_FB16_Msk(0x1UL<<CAN_F6R2_FB16_Pos)#defineCAN_F6R2_FB16CAN_F6R2_FB16_Msk#defineCAN_F6R2_FB17_Pos(17U)#defineCAN_F6R2_FB17_Msk(0x1UL<<CAN_F6R2_FB17_Pos)#defineCAN_F6R2_FB17CAN_F6R2_FB17_Msk#defineCAN_F6R2_FB18_Pos(18U)#defineCAN_F6R2_FB18_Msk(0x1UL<<CAN_F6R2_FB18_Pos)#defineCAN_F6R2_FB18CAN_F6R2_FB18_Msk#defineCAN_F6R2_FB19_Pos(19U)#defineCAN_F6R2_FB19_Msk(0x1UL<<CAN_F6R2_FB19_Pos)#defineCAN_F6R2_FB19CAN_F6R2_FB19_Msk#defineCAN_F6R2_FB20_Pos(20U)#defineCAN_F6R2_FB20_Msk(0x1UL<<CAN_F6R2_FB20_Pos)#defineCAN_F6R2_FB20CAN_F6R2_FB20_Msk#defineCAN_F6R2_FB21_Pos(21U)#defineCAN_F6R2_FB21_Msk(0x1UL<<CAN_F6R2_FB21_Pos)#defineCAN_F6R2_FB21CAN_F6R2_FB21_Msk#defineCAN_F6R2_FB22_Pos(22U)#defineCAN_F6R2_FB22_Msk(0x1UL<<CAN_F6R2_FB22_Pos)#defineCAN_F6R2_FB22CAN_F6R2_FB22_Msk#defineCAN_F6R2_FB23_Pos(23U)#defineCAN_F6R2_FB23_Msk(0x1UL<<CAN_F6R2_FB23_Pos)#defineCAN_F6R2_FB23CAN_F6R2_FB23_Msk#defineCAN_F6R2_FB24_Pos(24U)#defineCAN_F6R2_FB24_Msk(0x1UL<<CAN_F6R2_FB24_Pos)#defineCAN_F6R2_FB24CAN_F6R2_FB24_Msk#defineCAN_F6R2_FB25_Pos(25U)#defineCAN_F6R2_FB25_Msk(0x1UL<<CAN_F6R2_FB25_Pos)#defineCAN_F6R2_FB25CAN_F6R2_FB25_Msk#defineCAN_F6R2_FB26_Pos(26U)#defineCAN_F6R2_FB26_Msk(0x1UL<<CAN_F6R2_FB26_Pos)#defineCAN_F6R2_FB26CAN_F6R2_FB26_Msk#defineCAN_F6R2_FB27_Pos(27U)#defineCAN_F6R2_FB27_Msk(0x1UL<<CAN_F6R2_FB27_Pos)#defineCAN_F6R2_FB27CAN_F6R2_FB27_Msk#defineCAN_F6R2_FB28_Pos(28U)#defineCAN_F6R2_FB28_Msk(0x1UL<<CAN_F6R2_FB28_Pos)#defineCAN_F6R2_FB28CAN_F6R2_FB28_Msk#defineCAN_F6R2_FB29_Pos(29U)#defineCAN_F6R2_FB29_Msk(0x1UL<<CAN_F6R2_FB29_Pos)#defineCAN_F6R2_FB29CAN_F6R2_FB29_Msk#defineCAN_F6R2_FB30_Pos(30U)#defineCAN_F6R2_FB30_Msk(0x1UL<<CAN_F6R2_FB30_Pos)#defineCAN_F6R2_FB30CAN_F6R2_FB30_Msk#defineCAN_F6R2_FB31_Pos(31U)#defineCAN_F6R2_FB31_Msk(0x1UL<<CAN_F6R2_FB31_Pos)#defineCAN_F6R2_FB31CAN_F6R2_FB31_Msk#defineCAN_F7R2_FB0_Pos(0U)#defineCAN_F7R2_FB0_Msk(0x1UL<<CAN_F7R2_FB0_Pos)#defineCAN_F7R2_FB0CAN_F7R2_FB0_Msk#defineCAN_F7R2_FB1_Pos(1U)#defineCAN_F7R2_FB1_Msk(0x1UL<<CAN_F7R2_FB1_Pos)#defineCAN_F7R2_FB1CAN_F7R2_FB1_Msk#defineCAN_F7R2_FB2_Pos(2U)#defineCAN_F7R2_FB2_Msk(0x1UL<<CAN_F7R2_FB2_Pos)#defineCAN_F7R2_FB2CAN_F7R2_FB2_Msk#defineCAN_F7R2_FB3_Pos(3U)#defineCAN_F7R2_FB3_Msk(0x1UL<<CAN_F7R2_FB3_Pos)#defineCAN_F7R2_FB3CAN_F7R2_FB3_Msk#defineCAN_F7R2_FB4_Pos(4U)#defineCAN_F7R2_FB4_Msk(0x1UL<<CAN_F7R2_FB4_Pos)#defineCAN_F7R2_FB4CAN_F7R2_FB4_Msk#defineCAN_F7R2_FB5_Pos(5U)#defineCAN_F7R2_FB5_Msk(0x1UL<<CAN_F7R2_FB5_Pos)#defineCAN_F7R2_FB5CAN_F7R2_FB5_Msk#defineCAN_F7R2_FB6_Pos(6U)#defineCAN_F7R2_FB6_Msk(0x1UL<<CAN_F7R2_FB6_Pos)#defineCAN_F7R2_FB6CAN_F7R2_FB6_Msk#defineCAN_F7R2_FB7_Pos(7U)#defineCAN_F7R2_FB7_Msk(0x1UL<<CAN_F7R2_FB7_Pos)#defineCAN_F7R2_FB7CAN_F7R2_FB7_Msk#defineCAN_F7R2_FB8_Pos(8U)#defineCAN_F7R2_FB8_Msk(0x1UL<<CAN_F7R2_FB8_Pos)#defineCAN_F7R2_FB8CAN_F7R2_FB8_Msk#defineCAN_F7R2_FB9_Pos(9U)#defineCAN_F7R2_FB9_Msk(0x1UL<<CAN_F7R2_FB9_Pos)#defineCAN_F7R2_FB9CAN_F7R2_FB9_Msk#defineCAN_F7R2_FB10_Pos(10U)#defineCAN_F7R2_FB10_Msk(0x1UL<<CAN_F7R2_FB10_Pos)#defineCAN_F7R2_FB10CAN_F7R2_FB10_Msk#defineCAN_F7R2_FB11_Pos(11U)#defineCAN_F7R2_FB11_Msk(0x1UL<<CAN_F7R2_FB11_Pos)#defineCAN_F7R2_FB11CAN_F7R2_FB11_Msk#defineCAN_F7R2_FB12_Pos(12U)#defineCAN_F7R2_FB12_Msk(0x1UL<<CAN_F7R2_FB12_Pos)#defineCAN_F7R2_FB12CAN_F7R2_FB12_Msk#defineCAN_F7R2_FB13_Pos(13U)#defineCAN_F7R2_FB13_Msk(0x1UL<<CAN_F7R2_FB13_Pos)#defineCAN_F7R2_FB13CAN_F7R2_FB13_Msk#defineCAN_F7R2_FB14_Pos(14U)#defineCAN_F7R2_FB14_Msk(0x1UL<<CAN_F7R2_FB14_Pos)#defineCAN_F7R2_FB14CAN_F7R2_FB14_Msk#defineCAN_F7R2_FB15_Pos(15U)#defineCAN_F7R2_FB15_Msk(0x1UL<<CAN_F7R2_FB15_Pos)#defineCAN_F7R2_FB15CAN_F7R2_FB15_Msk#defineCAN_F7R2_FB16_Pos(16U)#defineCAN_F7R2_FB16_Msk(0x1UL<<CAN_F7R2_FB16_Pos)#defineCAN_F7R2_FB16CAN_F7R2_FB16_Msk#defineCAN_F7R2_FB17_Pos(17U)#defineCAN_F7R2_FB17_Msk(0x1UL<<CAN_F7R2_FB17_Pos)#defineCAN_F7R2_FB17CAN_F7R2_FB17_Msk#defineCAN_F7R2_FB18_Pos(18U)#defineCAN_F7R2_FB18_Msk(0x1UL<<CAN_F7R2_FB18_Pos)#defineCAN_F7R2_FB18CAN_F7R2_FB18_Msk#defineCAN_F7R2_FB19_Pos(19U)#defineCAN_F7R2_FB19_Msk(0x1UL<<CAN_F7R2_FB19_Pos)#defineCAN_F7R2_FB19CAN_F7R2_FB19_Msk#defineCAN_F7R2_FB20_Pos(20U)#defineCAN_F7R2_FB20_Msk(0x1UL<<CAN_F7R2_FB20_Pos)#defineCAN_F7R2_FB20CAN_F7R2_FB20_Msk#defineCAN_F7R2_FB21_Pos(21U)#defineCAN_F7R2_FB21_Msk(0x1UL<<CAN_F7R2_FB21_Pos)#defineCAN_F7R2_FB21CAN_F7R2_FB21_Msk#defineCAN_F7R2_FB22_Pos(22U)#defineCAN_F7R2_FB22_Msk(0x1UL<<CAN_F7R2_FB22_Pos)#defineCAN_F7R2_FB22CAN_F7R2_FB22_Msk#defineCAN_F7R2_FB23_Pos(23U)#defineCAN_F7R2_FB23_Msk(0x1UL<<CAN_F7R2_FB23_Pos)#defineCAN_F7R2_FB23CAN_F7R2_FB23_Msk#defineCAN_F7R2_FB24_Pos(24U)#defineCAN_F7R2_FB24_Msk(0x1UL<<CAN_F7R2_FB24_Pos)#defineCAN_F7R2_FB24CAN_F7R2_FB24_Msk#defineCAN_F7R2_FB25_Pos(25U)#defineCAN_F7R2_FB25_Msk(0x1UL<<CAN_F7R2_FB25_Pos)#defineCAN_F7R2_FB25CAN_F7R2_FB25_Msk#defineCAN_F7R2_FB26_Pos(26U)#defineCAN_F7R2_FB26_Msk(0x1UL<<CAN_F7R2_FB26_Pos)#defineCAN_F7R2_FB26CAN_F7R2_FB26_Msk#defineCAN_F7R2_FB27_Pos(27U)#defineCAN_F7R2_FB27_Msk(0x1UL<<CAN_F7R2_FB27_Pos)#defineCAN_F7R2_FB27CAN_F7R2_FB27_Msk#defineCAN_F7R2_FB28_Pos(28U)#defineCAN_F7R2_FB28_Msk(0x1UL<<CAN_F7R2_FB28_Pos)#defineCAN_F7R2_FB28CAN_F7R2_FB28_Msk#defineCAN_F7R2_FB29_Pos(29U)#defineCAN_F7R2_FB29_Msk(0x1UL<<CAN_F7R2_FB29_Pos)#defineCAN_F7R2_FB29CAN_F7R2_FB29_Msk#defineCAN_F7R2_FB30_Pos(30U)#defineCAN_F7R2_FB30_Msk(0x1UL<<CAN_F7R2_FB30_Pos)#defineCAN_F7R2_FB30CAN_F7R2_FB30_Msk#defineCAN_F7R2_FB31_Pos(31U)#defineCAN_F7R2_FB31_Msk(0x1UL<<CAN_F7R2_FB31_Pos)#defineCAN_F7R2_FB31CAN_F7R2_FB31_Msk#defineCAN_F8R2_FB0_Pos(0U)#defineCAN_F8R2_FB0_Msk(0x1UL<<CAN_F8R2_FB0_Pos)#defineCAN_F8R2_FB0CAN_F8R2_FB0_Msk#defineCAN_F8R2_FB1_Pos(1U)#defineCAN_F8R2_FB1_Msk(0x1UL<<CAN_F8R2_FB1_Pos)#defineCAN_F8R2_FB1CAN_F8R2_FB1_Msk#defineCAN_F8R2_FB2_Pos(2U)#defineCAN_F8R2_FB2_Msk(0x1UL<<CAN_F8R2_FB2_Pos)#defineCAN_F8R2_FB2CAN_F8R2_FB2_Msk#defineCAN_F8R2_FB3_Pos(3U)#defineCAN_F8R2_FB3_Msk(0x1UL<<CAN_F8R2_FB3_Pos)#defineCAN_F8R2_FB3CAN_F8R2_FB3_Msk#defineCAN_F8R2_FB4_Pos(4U)#defineCAN_F8R2_FB4_Msk(0x1UL<<CAN_F8R2_FB4_Pos)#defineCAN_F8R2_FB4CAN_F8R2_FB4_Msk#defineCAN_F8R2_FB5_Pos(5U)#defineCAN_F8R2_FB5_Msk(0x1UL<<CAN_F8R2_FB5_Pos)#defineCAN_F8R2_FB5CAN_F8R2_FB5_Msk#defineCAN_F8R2_FB6_Pos(6U)#defineCAN_F8R2_FB6_Msk(0x1UL<<CAN_F8R2_FB6_Pos)#defineCAN_F8R2_FB6CAN_F8R2_FB6_Msk#defineCAN_F8R2_FB7_Pos(7U)#defineCAN_F8R2_FB7_Msk(0x1UL<<CAN_F8R2_FB7_Pos)#defineCAN_F8R2_FB7CAN_F8R2_FB7_Msk#defineCAN_F8R2_FB8_Pos(8U)#defineCAN_F8R2_FB8_Msk(0x1UL<<CAN_F8R2_FB8_Pos)#defineCAN_F8R2_FB8CAN_F8R2_FB8_Msk#defineCAN_F8R2_FB9_Pos(9U)#defineCAN_F8R2_FB9_Msk(0x1UL<<CAN_F8R2_FB9_Pos)#defineCAN_F8R2_FB9CAN_F8R2_FB9_Msk#defineCAN_F8R2_FB10_Pos(10U)#defineCAN_F8R2_FB10_Msk(0x1UL<<CAN_F8R2_FB10_Pos)#defineCAN_F8R2_FB10CAN_F8R2_FB10_Msk#defineCAN_F8R2_FB11_Pos(11U)#defineCAN_F8R2_FB11_Msk(0x1UL<<CAN_F8R2_FB11_Pos)#defineCAN_F8R2_FB11CAN_F8R2_FB11_Msk#defineCAN_F8R2_FB12_Pos(12U)#defineCAN_F8R2_FB12_Msk(0x1UL<<CAN_F8R2_FB12_Pos)#defineCAN_F8R2_FB12CAN_F8R2_FB12_Msk#defineCAN_F8R2_FB13_Pos(13U)#defineCAN_F8R2_FB13_Msk(0x1UL<<CAN_F8R2_FB13_Pos)#defineCAN_F8R2_FB13CAN_F8R2_FB13_Msk#defineCAN_F8R2_FB14_Pos(14U)#defineCAN_F8R2_FB14_Msk(0x1UL<<CAN_F8R2_FB14_Pos)#defineCAN_F8R2_FB14CAN_F8R2_FB14_Msk#defineCAN_F8R2_FB15_Pos(15U)#defineCAN_F8R2_FB15_Msk(0x1UL<<CAN_F8R2_FB15_Pos)#defineCAN_F8R2_FB15CAN_F8R2_FB15_Msk#defineCAN_F8R2_FB16_Pos(16U)#defineCAN_F8R2_FB16_Msk(0x1UL<<CAN_F8R2_FB16_Pos)#defineCAN_F8R2_FB16CAN_F8R2_FB16_Msk#defineCAN_F8R2_FB17_Pos(17U)#defineCAN_F8R2_FB17_Msk(0x1UL<<CAN_F8R2_FB17_Pos)#defineCAN_F8R2_FB17CAN_F8R2_FB17_Msk#defineCAN_F8R2_FB18_Pos(18U)#defineCAN_F8R2_FB18_Msk(0x1UL<<CAN_F8R2_FB18_Pos)#defineCAN_F8R2_FB18CAN_F8R2_FB18_Msk#defineCAN_F8R2_FB19_Pos(19U)#defineCAN_F8R2_FB19_Msk(0x1UL<<CAN_F8R2_FB19_Pos)#defineCAN_F8R2_FB19CAN_F8R2_FB19_Msk#defineCAN_F8R2_FB20_Pos(20U)#defineCAN_F8R2_FB20_Msk(0x1UL<<CAN_F8R2_FB20_Pos)#defineCAN_F8R2_FB20CAN_F8R2_FB20_Msk#defineCAN_F8R2_FB21_Pos(21U)#defineCAN_F8R2_FB21_Msk(0x1UL<<CAN_F8R2_FB21_Pos)#defineCAN_F8R2_FB21CAN_F8R2_FB21_Msk#defineCAN_F8R2_FB22_Pos(22U)#defineCAN_F8R2_FB22_Msk(0x1UL<<CAN_F8R2_FB22_Pos)#defineCAN_F8R2_FB22CAN_F8R2_FB22_Msk#defineCAN_F8R2_FB23_Pos(23U)#defineCAN_F8R2_FB23_Msk(0x1UL<<CAN_F8R2_FB23_Pos)#defineCAN_F8R2_FB23CAN_F8R2_FB23_Msk#defineCAN_F8R2_FB24_Pos(24U)#defineCAN_F8R2_FB24_Msk(0x1UL<<CAN_F8R2_FB24_Pos)#defineCAN_F8R2_FB24CAN_F8R2_FB24_Msk#defineCAN_F8R2_FB25_Pos(25U)#defineCAN_F8R2_FB25_Msk(0x1UL<<CAN_F8R2_FB25_Pos)#defineCAN_F8R2_FB25CAN_F8R2_FB25_Msk#defineCAN_F8R2_FB26_Pos(26U)#defineCAN_F8R2_FB26_Msk(0x1UL<<CAN_F8R2_FB26_Pos)#defineCAN_F8R2_FB26CAN_F8R2_FB26_Msk#defineCAN_F8R2_FB27_Pos(27U)#defineCAN_F8R2_FB27_Msk(0x1UL<<CAN_F8R2_FB27_Pos)#defineCAN_F8R2_FB27CAN_F8R2_FB27_Msk#defineCAN_F8R2_FB28_Pos(28U)#defineCAN_F8R2_FB28_Msk(0x1UL<<CAN_F8R2_FB28_Pos)#defineCAN_F8R2_FB28CAN_F8R2_FB28_Msk#defineCAN_F8R2_FB29_Pos(29U)#defineCAN_F8R2_FB29_Msk(0x1UL<<CAN_F8R2_FB29_Pos)#defineCAN_F8R2_FB29CAN_F8R2_FB29_Msk#defineCAN_F8R2_FB30_Pos(30U)#defineCAN_F8R2_FB30_Msk(0x1UL<<CAN_F8R2_FB30_Pos)#defineCAN_F8R2_FB30CAN_F8R2_FB30_Msk#defineCAN_F8R2_FB31_Pos(31U)#defineCAN_F8R2_FB31_Msk(0x1UL<<CAN_F8R2_FB31_Pos)#defineCAN_F8R2_FB31CAN_F8R2_FB31_Msk#defineCAN_F9R2_FB0_Pos(0U)#defineCAN_F9R2_FB0_Msk(0x1UL<<CAN_F9R2_FB0_Pos)#defineCAN_F9R2_FB0CAN_F9R2_FB0_Msk#defineCAN_F9R2_FB1_Pos(1U)#defineCAN_F9R2_FB1_Msk(0x1UL<<CAN_F9R2_FB1_Pos)#defineCAN_F9R2_FB1CAN_F9R2_FB1_Msk#defineCAN_F9R2_FB2_Pos(2U)#defineCAN_F9R2_FB2_Msk(0x1UL<<CAN_F9R2_FB2_Pos)#defineCAN_F9R2_FB2CAN_F9R2_FB2_Msk#defineCAN_F9R2_FB3_Pos(3U)#defineCAN_F9R2_FB3_Msk(0x1UL<<CAN_F9R2_FB3_Pos)#defineCAN_F9R2_FB3CAN_F9R2_FB3_Msk#defineCAN_F9R2_FB4_Pos(4U)#defineCAN_F9R2_FB4_Msk(0x1UL<<CAN_F9R2_FB4_Pos)#defineCAN_F9R2_FB4CAN_F9R2_FB4_Msk#defineCAN_F9R2_FB5_Pos(5U)#defineCAN_F9R2_FB5_Msk(0x1UL<<CAN_F9R2_FB5_Pos)#defineCAN_F9R2_FB5CAN_F9R2_FB5_Msk#defineCAN_F9R2_FB6_Pos(6U)#defineCAN_F9R2_FB6_Msk(0x1UL<<CAN_F9R2_FB6_Pos)#defineCAN_F9R2_FB6CAN_F9R2_FB6_Msk#defineCAN_F9R2_FB7_Pos(7U)#defineCAN_F9R2_FB7_Msk(0x1UL<<CAN_F9R2_FB7_Pos)#defineCAN_F9R2_FB7CAN_F9R2_FB7_Msk#defineCAN_F9R2_FB8_Pos(8U)#defineCAN_F9R2_FB8_Msk(0x1UL<<CAN_F9R2_FB8_Pos)#defineCAN_F9R2_FB8CAN_F9R2_FB8_Msk#defineCAN_F9R2_FB9_Pos(9U)#defineCAN_F9R2_FB9_Msk(0x1UL<<CAN_F9R2_FB9_Pos)#defineCAN_F9R2_FB9CAN_F9R2_FB9_Msk#defineCAN_F9R2_FB10_Pos(10U)#defineCAN_F9R2_FB10_Msk(0x1UL<<CAN_F9R2_FB10_Pos)#defineCAN_F9R2_FB10CAN_F9R2_FB10_Msk#defineCAN_F9R2_FB11_Pos(11U)#defineCAN_F9R2_FB11_Msk(0x1UL<<CAN_F9R2_FB11_Pos)#defineCAN_F9R2_FB11CAN_F9R2_FB11_Msk#defineCAN_F9R2_FB12_Pos(12U)#defineCAN_F9R2_FB12_Msk(0x1UL<<CAN_F9R2_FB12_Pos)#defineCAN_F9R2_FB12CAN_F9R2_FB12_Msk#defineCAN_F9R2_FB13_Pos(13U)#defineCAN_F9R2_FB13_Msk(0x1UL<<CAN_F9R2_FB13_Pos)#defineCAN_F9R2_FB13CAN_F9R2_FB13_Msk#defineCAN_F9R2_FB14_Pos(14U)#defineCAN_F9R2_FB14_Msk(0x1UL<<CAN_F9R2_FB14_Pos)#defineCAN_F9R2_FB14CAN_F9R2_FB14_Msk#defineCAN_F9R2_FB15_Pos(15U)#defineCAN_F9R2_FB15_Msk(0x1UL<<CAN_F9R2_FB15_Pos)#defineCAN_F9R2_FB15CAN_F9R2_FB15_Msk#defineCAN_F9R2_FB16_Pos(16U)#defineCAN_F9R2_FB16_Msk(0x1UL<<CAN_F9R2_FB16_Pos)#defineCAN_F9R2_FB16CAN_F9R2_FB16_Msk#defineCAN_F9R2_FB17_Pos(17U)#defineCAN_F9R2_FB17_Msk(0x1UL<<CAN_F9R2_FB17_Pos)#defineCAN_F9R2_FB17CAN_F9R2_FB17_Msk#defineCAN_F9R2_FB18_Pos(18U)#defineCAN_F9R2_FB18_Msk(0x1UL<<CAN_F9R2_FB18_Pos)#defineCAN_F9R2_FB18CAN_F9R2_FB18_Msk#defineCAN_F9R2_FB19_Pos(19U)#defineCAN_F9R2_FB19_Msk(0x1UL<<CAN_F9R2_FB19_Pos)#defineCAN_F9R2_FB19CAN_F9R2_FB19_Msk#defineCAN_F9R2_FB20_Pos(20U)#defineCAN_F9R2_FB20_Msk(0x1UL<<CAN_F9R2_FB20_Pos)#defineCAN_F9R2_FB20CAN_F9R2_FB20_Msk#defineCAN_F9R2_FB21_Pos(21U)#defineCAN_F9R2_FB21_Msk(0x1UL<<CAN_F9R2_FB21_Pos)#defineCAN_F9R2_FB21CAN_F9R2_FB21_Msk#defineCAN_F9R2_FB22_Pos(22U)#defineCAN_F9R2_FB22_Msk(0x1UL<<CAN_F9R2_FB22_Pos)#defineCAN_F9R2_FB22CAN_F9R2_FB22_Msk#defineCAN_F9R2_FB23_Pos(23U)#defineCAN_F9R2_FB23_Msk(0x1UL<<CAN_F9R2_FB23_Pos)#defineCAN_F9R2_FB23CAN_F9R2_FB23_Msk#defineCAN_F9R2_FB24_Pos(24U)#defineCAN_F9R2_FB24_Msk(0x1UL<<CAN_F9R2_FB24_Pos)#defineCAN_F9R2_FB24CAN_F9R2_FB24_Msk#defineCAN_F9R2_FB25_Pos(25U)#defineCAN_F9R2_FB25_Msk(0x1UL<<CAN_F9R2_FB25_Pos)#defineCAN_F9R2_FB25CAN_F9R2_FB25_Msk#defineCAN_F9R2_FB26_Pos(26U)#defineCAN_F9R2_FB26_Msk(0x1UL<<CAN_F9R2_FB26_Pos)#defineCAN_F9R2_FB26CAN_F9R2_FB26_Msk#defineCAN_F9R2_FB27_Pos(27U)#defineCAN_F9R2_FB27_Msk(0x1UL<<CAN_F9R2_FB27_Pos)#defineCAN_F9R2_FB27CAN_F9R2_FB27_Msk#defineCAN_F9R2_FB28_Pos(28U)#defineCAN_F9R2_FB28_Msk(0x1UL<<CAN_F9R2_FB28_Pos)#defineCAN_F9R2_FB28CAN_F9R2_FB28_Msk#defineCAN_F9R2_FB29_Pos(29U)#defineCAN_F9R2_FB29_Msk(0x1UL<<CAN_F9R2_FB29_Pos)#defineCAN_F9R2_FB29CAN_F9R2_FB29_Msk#defineCAN_F9R2_FB30_Pos(30U)#defineCAN_F9R2_FB30_Msk(0x1UL<<CAN_F9R2_FB30_Pos)#defineCAN_F9R2_FB30CAN_F9R2_FB30_Msk#defineCAN_F9R2_FB31_Pos(31U)#defineCAN_F9R2_FB31_Msk(0x1UL<<CAN_F9R2_FB31_Pos)#defineCAN_F9R2_FB31CAN_F9R2_FB31_Msk#defineCAN_F10R2_FB0_Pos(0U)#defineCAN_F10R2_FB0_Msk(0x1UL<<CAN_F10R2_FB0_Pos)#defineCAN_F10R2_FB0CAN_F10R2_FB0_Msk#defineCAN_F10R2_FB1_Pos(1U)#defineCAN_F10R2_FB1_Msk(0x1UL<<CAN_F10R2_FB1_Pos)#defineCAN_F10R2_FB1CAN_F10R2_FB1_Msk#defineCAN_F10R2_FB2_Pos(2U)#defineCAN_F10R2_FB2_Msk(0x1UL<<CAN_F10R2_FB2_Pos)#defineCAN_F10R2_FB2CAN_F10R2_FB2_Msk#defineCAN_F10R2_FB3_Pos(3U)#defineCAN_F10R2_FB3_Msk(0x1UL<<CAN_F10R2_FB3_Pos)#defineCAN_F10R2_FB3CAN_F10R2_FB3_Msk#defineCAN_F10R2_FB4_Pos(4U)#defineCAN_F10R2_FB4_Msk(0x1UL<<CAN_F10R2_FB4_Pos)#defineCAN_F10R2_FB4CAN_F10R2_FB4_Msk#defineCAN_F10R2_FB5_Pos(5U)#defineCAN_F10R2_FB5_Msk(0x1UL<<CAN_F10R2_FB5_Pos)#defineCAN_F10R2_FB5CAN_F10R2_FB5_Msk#defineCAN_F10R2_FB6_Pos(6U)#defineCAN_F10R2_FB6_Msk(0x1UL<<CAN_F10R2_FB6_Pos)#defineCAN_F10R2_FB6CAN_F10R2_FB6_Msk#defineCAN_F10R2_FB7_Pos(7U)#defineCAN_F10R2_FB7_Msk(0x1UL<<CAN_F10R2_FB7_Pos)#defineCAN_F10R2_FB7CAN_F10R2_FB7_Msk#defineCAN_F10R2_FB8_Pos(8U)#defineCAN_F10R2_FB8_Msk(0x1UL<<CAN_F10R2_FB8_Pos)#defineCAN_F10R2_FB8CAN_F10R2_FB8_Msk#defineCAN_F10R2_FB9_Pos(9U)#defineCAN_F10R2_FB9_Msk(0x1UL<<CAN_F10R2_FB9_Pos)#defineCAN_F10R2_FB9CAN_F10R2_FB9_Msk#defineCAN_F10R2_FB10_Pos(10U)#defineCAN_F10R2_FB10_Msk(0x1UL<<CAN_F10R2_FB10_Pos)#defineCAN_F10R2_FB10CAN_F10R2_FB10_Msk#defineCAN_F10R2_FB11_Pos(11U)#defineCAN_F10R2_FB11_Msk(0x1UL<<CAN_F10R2_FB11_Pos)#defineCAN_F10R2_FB11CAN_F10R2_FB11_Msk#defineCAN_F10R2_FB12_Pos(12U)#defineCAN_F10R2_FB12_Msk(0x1UL<<CAN_F10R2_FB12_Pos)#defineCAN_F10R2_FB12CAN_F10R2_FB12_Msk#defineCAN_F10R2_FB13_Pos(13U)#defineCAN_F10R2_FB13_Msk(0x1UL<<CAN_F10R2_FB13_Pos)#defineCAN_F10R2_FB13CAN_F10R2_FB13_Msk#defineCAN_F10R2_FB14_Pos(14U)#defineCAN_F10R2_FB14_Msk(0x1UL<<CAN_F10R2_FB14_Pos)#defineCAN_F10R2_FB14CAN_F10R2_FB14_Msk#defineCAN_F10R2_FB15_Pos(15U)#defineCAN_F10R2_FB15_Msk(0x1UL<<CAN_F10R2_FB15_Pos)#defineCAN_F10R2_FB15CAN_F10R2_FB15_Msk#defineCAN_F10R2_FB16_Pos(16U)#defineCAN_F10R2_FB16_Msk(0x1UL<<CAN_F10R2_FB16_Pos)#defineCAN_F10R2_FB16CAN_F10R2_FB16_Msk#defineCAN_F10R2_FB17_Pos(17U)#defineCAN_F10R2_FB17_Msk(0x1UL<<CAN_F10R2_FB17_Pos)#defineCAN_F10R2_FB17CAN_F10R2_FB17_Msk#defineCAN_F10R2_FB18_Pos(18U)#defineCAN_F10R2_FB18_Msk(0x1UL<<CAN_F10R2_FB18_Pos)#defineCAN_F10R2_FB18CAN_F10R2_FB18_Msk#defineCAN_F10R2_FB19_Pos(19U)#defineCAN_F10R2_FB19_Msk(0x1UL<<CAN_F10R2_FB19_Pos)#defineCAN_F10R2_FB19CAN_F10R2_FB19_Msk#defineCAN_F10R2_FB20_Pos(20U)#defineCAN_F10R2_FB20_Msk(0x1UL<<CAN_F10R2_FB20_Pos)#defineCAN_F10R2_FB20CAN_F10R2_FB20_Msk#defineCAN_F10R2_FB21_Pos(21U)#defineCAN_F10R2_FB21_Msk(0x1UL<<CAN_F10R2_FB21_Pos)#defineCAN_F10R2_FB21CAN_F10R2_FB21_Msk#defineCAN_F10R2_FB22_Pos(22U)#defineCAN_F10R2_FB22_Msk(0x1UL<<CAN_F10R2_FB22_Pos)#defineCAN_F10R2_FB22CAN_F10R2_FB22_Msk#defineCAN_F10R2_FB23_Pos(23U)#defineCAN_F10R2_FB23_Msk(0x1UL<<CAN_F10R2_FB23_Pos)#defineCAN_F10R2_FB23CAN_F10R2_FB23_Msk#defineCAN_F10R2_FB24_Pos(24U)#defineCAN_F10R2_FB24_Msk(0x1UL<<CAN_F10R2_FB24_Pos)#defineCAN_F10R2_FB24CAN_F10R2_FB24_Msk#defineCAN_F10R2_FB25_Pos(25U)#defineCAN_F10R2_FB25_Msk(0x1UL<<CAN_F10R2_FB25_Pos)#defineCAN_F10R2_FB25CAN_F10R2_FB25_Msk#defineCAN_F10R2_FB26_Pos(26U)#defineCAN_F10R2_FB26_Msk(0x1UL<<CAN_F10R2_FB26_Pos)#defineCAN_F10R2_FB26CAN_F10R2_FB26_Msk#defineCAN_F10R2_FB27_Pos(27U)#defineCAN_F10R2_FB27_Msk(0x1UL<<CAN_F10R2_FB27_Pos)#defineCAN_F10R2_FB27CAN_F10R2_FB27_Msk#defineCAN_F10R2_FB28_Pos(28U)#defineCAN_F10R2_FB28_Msk(0x1UL<<CAN_F10R2_FB28_Pos)#defineCAN_F10R2_FB28CAN_F10R2_FB28_Msk#defineCAN_F10R2_FB29_Pos(29U)#defineCAN_F10R2_FB29_Msk(0x1UL<<CAN_F10R2_FB29_Pos)#defineCAN_F10R2_FB29CAN_F10R2_FB29_Msk#defineCAN_F10R2_FB30_Pos(30U)#defineCAN_F10R2_FB30_Msk(0x1UL<<CAN_F10R2_FB30_Pos)#defineCAN_F10R2_FB30CAN_F10R2_FB30_Msk#defineCAN_F10R2_FB31_Pos(31U)#defineCAN_F10R2_FB31_Msk(0x1UL<<CAN_F10R2_FB31_Pos)#defineCAN_F10R2_FB31CAN_F10R2_FB31_Msk#defineCAN_F11R2_FB0_Pos(0U)#defineCAN_F11R2_FB0_Msk(0x1UL<<CAN_F11R2_FB0_Pos)#defineCAN_F11R2_FB0CAN_F11R2_FB0_Msk#defineCAN_F11R2_FB1_Pos(1U)#defineCAN_F11R2_FB1_Msk(0x1UL<<CAN_F11R2_FB1_Pos)#defineCAN_F11R2_FB1CAN_F11R2_FB1_Msk#defineCAN_F11R2_FB2_Pos(2U)#defineCAN_F11R2_FB2_Msk(0x1UL<<CAN_F11R2_FB2_Pos)#defineCAN_F11R2_FB2CAN_F11R2_FB2_Msk#defineCAN_F11R2_FB3_Pos(3U)#defineCAN_F11R2_FB3_Msk(0x1UL<<CAN_F11R2_FB3_Pos)#defineCAN_F11R2_FB3CAN_F11R2_FB3_Msk#defineCAN_F11R2_FB4_Pos(4U)#defineCAN_F11R2_FB4_Msk(0x1UL<<CAN_F11R2_FB4_Pos)#defineCAN_F11R2_FB4CAN_F11R2_FB4_Msk#defineCAN_F11R2_FB5_Pos(5U)#defineCAN_F11R2_FB5_Msk(0x1UL<<CAN_F11R2_FB5_Pos)#defineCAN_F11R2_FB5CAN_F11R2_FB5_Msk#defineCAN_F11R2_FB6_Pos(6U)#defineCAN_F11R2_FB6_Msk(0x1UL<<CAN_F11R2_FB6_Pos)#defineCAN_F11R2_FB6CAN_F11R2_FB6_Msk#defineCAN_F11R2_FB7_Pos(7U)#defineCAN_F11R2_FB7_Msk(0x1UL<<CAN_F11R2_FB7_Pos)#defineCAN_F11R2_FB7CAN_F11R2_FB7_Msk#defineCAN_F11R2_FB8_Pos(8U)#defineCAN_F11R2_FB8_Msk(0x1UL<<CAN_F11R2_FB8_Pos)#defineCAN_F11R2_FB8CAN_F11R2_FB8_Msk#defineCAN_F11R2_FB9_Pos(9U)#defineCAN_F11R2_FB9_Msk(0x1UL<<CAN_F11R2_FB9_Pos)#defineCAN_F11R2_FB9CAN_F11R2_FB9_Msk#defineCAN_F11R2_FB10_Pos(10U)#defineCAN_F11R2_FB10_Msk(0x1UL<<CAN_F11R2_FB10_Pos)#defineCAN_F11R2_FB10CAN_F11R2_FB10_Msk#defineCAN_F11R2_FB11_Pos(11U)#defineCAN_F11R2_FB11_Msk(0x1UL<<CAN_F11R2_FB11_Pos)#defineCAN_F11R2_FB11CAN_F11R2_FB11_Msk#defineCAN_F11R2_FB12_Pos(12U)#defineCAN_F11R2_FB12_Msk(0x1UL<<CAN_F11R2_FB12_Pos)#defineCAN_F11R2_FB12CAN_F11R2_FB12_Msk#defineCAN_F11R2_FB13_Pos(13U)#defineCAN_F11R2_FB13_Msk(0x1UL<<CAN_F11R2_FB13_Pos)#defineCAN_F11R2_FB13CAN_F11R2_FB13_Msk#defineCAN_F11R2_FB14_Pos(14U)#defineCAN_F11R2_FB14_Msk(0x1UL<<CAN_F11R2_FB14_Pos)#defineCAN_F11R2_FB14CAN_F11R2_FB14_Msk#defineCAN_F11R2_FB15_Pos(15U)#defineCAN_F11R2_FB15_Msk(0x1UL<<CAN_F11R2_FB15_Pos)#defineCAN_F11R2_FB15CAN_F11R2_FB15_Msk#defineCAN_F11R2_FB16_Pos(16U)#defineCAN_F11R2_FB16_Msk(0x1UL<<CAN_F11R2_FB16_Pos)#defineCAN_F11R2_FB16CAN_F11R2_FB16_Msk#defineCAN_F11R2_FB17_Pos(17U)#defineCAN_F11R2_FB17_Msk(0x1UL<<CAN_F11R2_FB17_Pos)#defineCAN_F11R2_FB17CAN_F11R2_FB17_Msk#defineCAN_F11R2_FB18_Pos(18U)#defineCAN_F11R2_FB18_Msk(0x1UL<<CAN_F11R2_FB18_Pos)#defineCAN_F11R2_FB18CAN_F11R2_FB18_Msk#defineCAN_F11R2_FB19_Pos(19U)#defineCAN_F11R2_FB19_Msk(0x1UL<<CAN_F11R2_FB19_Pos)#defineCAN_F11R2_FB19CAN_F11R2_FB19_Msk#defineCAN_F11R2_FB20_Pos(20U)#defineCAN_F11R2_FB20_Msk(0x1UL<<CAN_F11R2_FB20_Pos)#defineCAN_F11R2_FB20CAN_F11R2_FB20_Msk#defineCAN_F11R2_FB21_Pos(21U)#defineCAN_F11R2_FB21_Msk(0x1UL<<CAN_F11R2_FB21_Pos)#defineCAN_F11R2_FB21CAN_F11R2_FB21_Msk#defineCAN_F11R2_FB22_Pos(22U)#defineCAN_F11R2_FB22_Msk(0x1UL<<CAN_F11R2_FB22_Pos)#defineCAN_F11R2_FB22CAN_F11R2_FB22_Msk#defineCAN_F11R2_FB23_Pos(23U)#defineCAN_F11R2_FB23_Msk(0x1UL<<CAN_F11R2_FB23_Pos)#defineCAN_F11R2_FB23CAN_F11R2_FB23_Msk#defineCAN_F11R2_FB24_Pos(24U)#defineCAN_F11R2_FB24_Msk(0x1UL<<CAN_F11R2_FB24_Pos)#defineCAN_F11R2_FB24CAN_F11R2_FB24_Msk#defineCAN_F11R2_FB25_Pos(25U)#defineCAN_F11R2_FB25_Msk(0x1UL<<CAN_F11R2_FB25_Pos)#defineCAN_F11R2_FB25CAN_F11R2_FB25_Msk#defineCAN_F11R2_FB26_Pos(26U)#defineCAN_F11R2_FB26_Msk(0x1UL<<CAN_F11R2_FB26_Pos)#defineCAN_F11R2_FB26CAN_F11R2_FB26_Msk#defineCAN_F11R2_FB27_Pos(27U)#defineCAN_F11R2_FB27_Msk(0x1UL<<CAN_F11R2_FB27_Pos)#defineCAN_F11R2_FB27CAN_F11R2_FB27_Msk#defineCAN_F11R2_FB28_Pos(28U)#defineCAN_F11R2_FB28_Msk(0x1UL<<CAN_F11R2_FB28_Pos)#defineCAN_F11R2_FB28CAN_F11R2_FB28_Msk#defineCAN_F11R2_FB29_Pos(29U)#defineCAN_F11R2_FB29_Msk(0x1UL<<CAN_F11R2_FB29_Pos)#defineCAN_F11R2_FB29CAN_F11R2_FB29_Msk#defineCAN_F11R2_FB30_Pos(30U)#defineCAN_F11R2_FB30_Msk(0x1UL<<CAN_F11R2_FB30_Pos)#defineCAN_F11R2_FB30CAN_F11R2_FB30_Msk#defineCAN_F11R2_FB31_Pos(31U)#defineCAN_F11R2_FB31_Msk(0x1UL<<CAN_F11R2_FB31_Pos)#defineCAN_F11R2_FB31CAN_F11R2_FB31_Msk#defineCAN_F12R2_FB0_Pos(0U)#defineCAN_F12R2_FB0_Msk(0x1UL<<CAN_F12R2_FB0_Pos)#defineCAN_F12R2_FB0CAN_F12R2_FB0_Msk#defineCAN_F12R2_FB1_Pos(1U)#defineCAN_F12R2_FB1_Msk(0x1UL<<CAN_F12R2_FB1_Pos)#defineCAN_F12R2_FB1CAN_F12R2_FB1_Msk#defineCAN_F12R2_FB2_Pos(2U)#defineCAN_F12R2_FB2_Msk(0x1UL<<CAN_F12R2_FB2_Pos)#defineCAN_F12R2_FB2CAN_F12R2_FB2_Msk#defineCAN_F12R2_FB3_Pos(3U)#defineCAN_F12R2_FB3_Msk(0x1UL<<CAN_F12R2_FB3_Pos)#defineCAN_F12R2_FB3CAN_F12R2_FB3_Msk#defineCAN_F12R2_FB4_Pos(4U)#defineCAN_F12R2_FB4_Msk(0x1UL<<CAN_F12R2_FB4_Pos)#defineCAN_F12R2_FB4CAN_F12R2_FB4_Msk#defineCAN_F12R2_FB5_Pos(5U)#defineCAN_F12R2_FB5_Msk(0x1UL<<CAN_F12R2_FB5_Pos)#defineCAN_F12R2_FB5CAN_F12R2_FB5_Msk#defineCAN_F12R2_FB6_Pos(6U)#defineCAN_F12R2_FB6_Msk(0x1UL<<CAN_F12R2_FB6_Pos)#defineCAN_F12R2_FB6CAN_F12R2_FB6_Msk#defineCAN_F12R2_FB7_Pos(7U)#defineCAN_F12R2_FB7_Msk(0x1UL<<CAN_F12R2_FB7_Pos)#defineCAN_F12R2_FB7CAN_F12R2_FB7_Msk#defineCAN_F12R2_FB8_Pos(8U)#defineCAN_F12R2_FB8_Msk(0x1UL<<CAN_F12R2_FB8_Pos)#defineCAN_F12R2_FB8CAN_F12R2_FB8_Msk#defineCAN_F12R2_FB9_Pos(9U)#defineCAN_F12R2_FB9_Msk(0x1UL<<CAN_F12R2_FB9_Pos)#defineCAN_F12R2_FB9CAN_F12R2_FB9_Msk#defineCAN_F12R2_FB10_Pos(10U)#defineCAN_F12R2_FB10_Msk(0x1UL<<CAN_F12R2_FB10_Pos)#defineCAN_F12R2_FB10CAN_F12R2_FB10_Msk#defineCAN_F12R2_FB11_Pos(11U)#defineCAN_F12R2_FB11_Msk(0x1UL<<CAN_F12R2_FB11_Pos)#defineCAN_F12R2_FB11CAN_F12R2_FB11_Msk#defineCAN_F12R2_FB12_Pos(12U)#defineCAN_F12R2_FB12_Msk(0x1UL<<CAN_F12R2_FB12_Pos)#defineCAN_F12R2_FB12CAN_F12R2_FB12_Msk#defineCAN_F12R2_FB13_Pos(13U)#defineCAN_F12R2_FB13_Msk(0x1UL<<CAN_F12R2_FB13_Pos)#defineCAN_F12R2_FB13CAN_F12R2_FB13_Msk#defineCAN_F12R2_FB14_Pos(14U)#defineCAN_F12R2_FB14_Msk(0x1UL<<CAN_F12R2_FB14_Pos)#defineCAN_F12R2_FB14CAN_F12R2_FB14_Msk#defineCAN_F12R2_FB15_Pos(15U)#defineCAN_F12R2_FB15_Msk(0x1UL<<CAN_F12R2_FB15_Pos)#defineCAN_F12R2_FB15CAN_F12R2_FB15_Msk#defineCAN_F12R2_FB16_Pos(16U)#defineCAN_F12R2_FB16_Msk(0x1UL<<CAN_F12R2_FB16_Pos)#defineCAN_F12R2_FB16CAN_F12R2_FB16_Msk#defineCAN_F12R2_FB17_Pos(17U)#defineCAN_F12R2_FB17_Msk(0x1UL<<CAN_F12R2_FB17_Pos)#defineCAN_F12R2_FB17CAN_F12R2_FB17_Msk#defineCAN_F12R2_FB18_Pos(18U)#defineCAN_F12R2_FB18_Msk(0x1UL<<CAN_F12R2_FB18_Pos)#defineCAN_F12R2_FB18CAN_F12R2_FB18_Msk#defineCAN_F12R2_FB19_Pos(19U)#defineCAN_F12R2_FB19_Msk(0x1UL<<CAN_F12R2_FB19_Pos)#defineCAN_F12R2_FB19CAN_F12R2_FB19_Msk#defineCAN_F12R2_FB20_Pos(20U)#defineCAN_F12R2_FB20_Msk(0x1UL<<CAN_F12R2_FB20_Pos)#defineCAN_F12R2_FB20CAN_F12R2_FB20_Msk#defineCAN_F12R2_FB21_Pos(21U)#defineCAN_F12R2_FB21_Msk(0x1UL<<CAN_F12R2_FB21_Pos)#defineCAN_F12R2_FB21CAN_F12R2_FB21_Msk#defineCAN_F12R2_FB22_Pos(22U)#defineCAN_F12R2_FB22_Msk(0x1UL<<CAN_F12R2_FB22_Pos)#defineCAN_F12R2_FB22CAN_F12R2_FB22_Msk#defineCAN_F12R2_FB23_Pos(23U)#defineCAN_F12R2_FB23_Msk(0x1UL<<CAN_F12R2_FB23_Pos)#defineCAN_F12R2_FB23CAN_F12R2_FB23_Msk#defineCAN_F12R2_FB24_Pos(24U)#defineCAN_F12R2_FB24_Msk(0x1UL<<CAN_F12R2_FB24_Pos)#defineCAN_F12R2_FB24CAN_F12R2_FB24_Msk#defineCAN_F12R2_FB25_Pos(25U)#defineCAN_F12R2_FB25_Msk(0x1UL<<CAN_F12R2_FB25_Pos)#defineCAN_F12R2_FB25CAN_F12R2_FB25_Msk#defineCAN_F12R2_FB26_Pos(26U)#defineCAN_F12R2_FB26_Msk(0x1UL<<CAN_F12R2_FB26_Pos)#defineCAN_F12R2_FB26CAN_F12R2_FB26_Msk#defineCAN_F12R2_FB27_Pos(27U)#defineCAN_F12R2_FB27_Msk(0x1UL<<CAN_F12R2_FB27_Pos)#defineCAN_F12R2_FB27CAN_F12R2_FB27_Msk#defineCAN_F12R2_FB28_Pos(28U)#defineCAN_F12R2_FB28_Msk(0x1UL<<CAN_F12R2_FB28_Pos)#defineCAN_F12R2_FB28CAN_F12R2_FB28_Msk#defineCAN_F12R2_FB29_Pos(29U)#defineCAN_F12R2_FB29_Msk(0x1UL<<CAN_F12R2_FB29_Pos)#defineCAN_F12R2_FB29CAN_F12R2_FB29_Msk#defineCAN_F12R2_FB30_Pos(30U)#defineCAN_F12R2_FB30_Msk(0x1UL<<CAN_F12R2_FB30_Pos)#defineCAN_F12R2_FB30CAN_F12R2_FB30_Msk#defineCAN_F12R2_FB31_Pos(31U)#defineCAN_F12R2_FB31_Msk(0x1UL<<CAN_F12R2_FB31_Pos)#defineCAN_F12R2_FB31CAN_F12R2_FB31_Msk#defineCAN_F13R2_FB0_Pos(0U)#defineCAN_F13R2_FB0_Msk(0x1UL<<CAN_F13R2_FB0_Pos)#defineCAN_F13R2_FB0CAN_F13R2_FB0_Msk#defineCAN_F13R2_FB1_Pos(1U)#defineCAN_F13R2_FB1_Msk(0x1UL<<CAN_F13R2_FB1_Pos)#defineCAN_F13R2_FB1CAN_F13R2_FB1_Msk#defineCAN_F13R2_FB2_Pos(2U)#defineCAN_F13R2_FB2_Msk(0x1UL<<CAN_F13R2_FB2_Pos)#defineCAN_F13R2_FB2CAN_F13R2_FB2_Msk#defineCAN_F13R2_FB3_Pos(3U)#defineCAN_F13R2_FB3_Msk(0x1UL<<CAN_F13R2_FB3_Pos)#defineCAN_F13R2_FB3CAN_F13R2_FB3_Msk#defineCAN_F13R2_FB4_Pos(4U)#defineCAN_F13R2_FB4_Msk(0x1UL<<CAN_F13R2_FB4_Pos)#defineCAN_F13R2_FB4CAN_F13R2_FB4_Msk#defineCAN_F13R2_FB5_Pos(5U)#defineCAN_F13R2_FB5_Msk(0x1UL<<CAN_F13R2_FB5_Pos)#defineCAN_F13R2_FB5CAN_F13R2_FB5_Msk#defineCAN_F13R2_FB6_Pos(6U)#defineCAN_F13R2_FB6_Msk(0x1UL<<CAN_F13R2_FB6_Pos)#defineCAN_F13R2_FB6CAN_F13R2_FB6_Msk#defineCAN_F13R2_FB7_Pos(7U)#defineCAN_F13R2_FB7_Msk(0x1UL<<CAN_F13R2_FB7_Pos)#defineCAN_F13R2_FB7CAN_F13R2_FB7_Msk#defineCAN_F13R2_FB8_Pos(8U)#defineCAN_F13R2_FB8_Msk(0x1UL<<CAN_F13R2_FB8_Pos)#defineCAN_F13R2_FB8CAN_F13R2_FB8_Msk#defineCAN_F13R2_FB9_Pos(9U)#defineCAN_F13R2_FB9_Msk(0x1UL<<CAN_F13R2_FB9_Pos)#defineCAN_F13R2_FB9CAN_F13R2_FB9_Msk#defineCAN_F13R2_FB10_Pos(10U)#defineCAN_F13R2_FB10_Msk(0x1UL<<CAN_F13R2_FB10_Pos)#defineCAN_F13R2_FB10CAN_F13R2_FB10_Msk#defineCAN_F13R2_FB11_Pos(11U)#defineCAN_F13R2_FB11_Msk(0x1UL<<CAN_F13R2_FB11_Pos)#defineCAN_F13R2_FB11CAN_F13R2_FB11_Msk#defineCAN_F13R2_FB12_Pos(12U)#defineCAN_F13R2_FB12_Msk(0x1UL<<CAN_F13R2_FB12_Pos)#defineCAN_F13R2_FB12CAN_F13R2_FB12_Msk#defineCAN_F13R2_FB13_Pos(13U)#defineCAN_F13R2_FB13_Msk(0x1UL<<CAN_F13R2_FB13_Pos)#defineCAN_F13R2_FB13CAN_F13R2_FB13_Msk#defineCAN_F13R2_FB14_Pos(14U)#defineCAN_F13R2_FB14_Msk(0x1UL<<CAN_F13R2_FB14_Pos)#defineCAN_F13R2_FB14CAN_F13R2_FB14_Msk#defineCAN_F13R2_FB15_Pos(15U)#defineCAN_F13R2_FB15_Msk(0x1UL<<CAN_F13R2_FB15_Pos)#defineCAN_F13R2_FB15CAN_F13R2_FB15_Msk#defineCAN_F13R2_FB16_Pos(16U)#defineCAN_F13R2_FB16_Msk(0x1UL<<CAN_F13R2_FB16_Pos)#defineCAN_F13R2_FB16CAN_F13R2_FB16_Msk#defineCAN_F13R2_FB17_Pos(17U)#defineCAN_F13R2_FB17_Msk(0x1UL<<CAN_F13R2_FB17_Pos)#defineCAN_F13R2_FB17CAN_F13R2_FB17_Msk#defineCAN_F13R2_FB18_Pos(18U)#defineCAN_F13R2_FB18_Msk(0x1UL<<CAN_F13R2_FB18_Pos)#defineCAN_F13R2_FB18CAN_F13R2_FB18_Msk#defineCAN_F13R2_FB19_Pos(19U)#defineCAN_F13R2_FB19_Msk(0x1UL<<CAN_F13R2_FB19_Pos)#defineCAN_F13R2_FB19CAN_F13R2_FB19_Msk#defineCAN_F13R2_FB20_Pos(20U)#defineCAN_F13R2_FB20_Msk(0x1UL<<CAN_F13R2_FB20_Pos)#defineCAN_F13R2_FB20CAN_F13R2_FB20_Msk#defineCAN_F13R2_FB21_Pos(21U)#defineCAN_F13R2_FB21_Msk(0x1UL<<CAN_F13R2_FB21_Pos)#defineCAN_F13R2_FB21CAN_F13R2_FB21_Msk#defineCAN_F13R2_FB22_Pos(22U)#defineCAN_F13R2_FB22_Msk(0x1UL<<CAN_F13R2_FB22_Pos)#defineCAN_F13R2_FB22CAN_F13R2_FB22_Msk#defineCAN_F13R2_FB23_Pos(23U)#defineCAN_F13R2_FB23_Msk(0x1UL<<CAN_F13R2_FB23_Pos)#defineCAN_F13R2_FB23CAN_F13R2_FB23_Msk#defineCAN_F13R2_FB24_Pos(24U)#defineCAN_F13R2_FB24_Msk(0x1UL<<CAN_F13R2_FB24_Pos)#defineCAN_F13R2_FB24CAN_F13R2_FB24_Msk#defineCAN_F13R2_FB25_Pos(25U)#defineCAN_F13R2_FB25_Msk(0x1UL<<CAN_F13R2_FB25_Pos)#defineCAN_F13R2_FB25CAN_F13R2_FB25_Msk#defineCAN_F13R2_FB26_Pos(26U)#defineCAN_F13R2_FB26_Msk(0x1UL<<CAN_F13R2_FB26_Pos)#defineCAN_F13R2_FB26CAN_F13R2_FB26_Msk#defineCAN_F13R2_FB27_Pos(27U)#defineCAN_F13R2_FB27_Msk(0x1UL<<CAN_F13R2_FB27_Pos)#defineCAN_F13R2_FB27CAN_F13R2_FB27_Msk#defineCAN_F13R2_FB28_Pos(28U)#defineCAN_F13R2_FB28_Msk(0x1UL<<CAN_F13R2_FB28_Pos)#defineCAN_F13R2_FB28CAN_F13R2_FB28_Msk#defineCAN_F13R2_FB29_Pos(29U)#defineCAN_F13R2_FB29_Msk(0x1UL<<CAN_F13R2_FB29_Pos)#defineCAN_F13R2_FB29CAN_F13R2_FB29_Msk#defineCAN_F13R2_FB30_Pos(30U)#defineCAN_F13R2_FB30_Msk(0x1UL<<CAN_F13R2_FB30_Pos)#defineCAN_F13R2_FB30CAN_F13R2_FB30_Msk#defineCAN_F13R2_FB31_Pos(31U)#defineCAN_F13R2_FB31_Msk(0x1UL<<CAN_F13R2_FB31_Pos)#defineCAN_F13R2_FB31CAN_F13R2_FB31_Msk#defineCRC_DR_DR_Pos(0U)#defineCRC_DR_DR_Msk(0xFFFFFFFFUL<<CRC_DR_DR_Pos)#defineCRC_DR_DRCRC_DR_DR_Msk#defineCRC_IDR_IDR_Pos(0U)#defineCRC_IDR_IDR_Msk(0xFFU<<CRC_IDR_IDR_Pos)#defineCRC_IDR_IDRCRC_IDR_IDR_Msk#defineCRC_CR_RESET_Pos(0U)#defineCRC_CR_RESET_Msk(0x1UL<<CRC_CR_RESET_Pos)#defineCRC_CR_RESETCRC_CR_RESET_Msk#defineCRC_CR_POLYSIZE_Pos(3U)#defineCRC_CR_POLYSIZE_Msk(0x3UL<<CRC_CR_POLYSIZE_Pos)#defineCRC_CR_POLYSIZECRC_CR_POLYSIZE_Msk#defineCRC_CR_POLYSIZE_0(0x1UL<<CRC_CR_POLYSIZE_Pos)#defineCRC_CR_POLYSIZE_1(0x2UL<<CRC_CR_POLYSIZE_Pos)#defineCRC_CR_REV_IN_Pos(5U)#defineCRC_CR_REV_IN_Msk(0x3UL<<CRC_CR_REV_IN_Pos)#defineCRC_CR_REV_INCRC_CR_REV_IN_Msk#defineCRC_CR_REV_IN_0(0x1UL<<CRC_CR_REV_IN_Pos)#defineCRC_CR_REV_IN_1(0x2UL<<CRC_CR_REV_IN_Pos)#defineCRC_CR_REV_OUT_Pos(7U)#defineCRC_CR_REV_OUT_Msk(0x1UL<<CRC_CR_REV_OUT_Pos)#defineCRC_CR_REV_OUTCRC_CR_REV_OUT_Msk#defineCRC_INIT_INIT_Pos(0U)#defineCRC_INIT_INIT_Msk(0xFFFFFFFFUL<<CRC_INIT_INIT_Pos)#defineCRC_INIT_INITCRC_INIT_INIT_Msk#defineCRC_POL_POL_Pos(0U)#defineCRC_POL_POL_Msk(0xFFFFFFFFUL<<CRC_POL_POL_Pos)#defineCRC_POL_POLCRC_POL_POL_Msk#defineCRS_CR_SYNCOKIE_Pos(0U)#defineCRS_CR_SYNCOKIE_Msk(0x1UL<<CRS_CR_SYNCOKIE_Pos)#defineCRS_CR_SYNCOKIECRS_CR_SYNCOKIE_Msk#defineCRS_CR_SYNCWARNIE_Pos(1U)#defineCRS_CR_SYNCWARNIE_Msk(0x1UL<<CRS_CR_SYNCWARNIE_Pos)#defineCRS_CR_SYNCWARNIECRS_CR_SYNCWARNIE_Msk#defineCRS_CR_ERRIE_Pos(2U)#defineCRS_CR_ERRIE_Msk(0x1UL<<CRS_CR_ERRIE_Pos)#defineCRS_CR_ERRIECRS_CR_ERRIE_Msk#defineCRS_CR_ESYNCIE_Pos(3U)#defineCRS_CR_ESYNCIE_Msk(0x1UL<<CRS_CR_ESYNCIE_Pos)#defineCRS_CR_ESYNCIECRS_CR_ESYNCIE_Msk#defineCRS_CR_CEN_Pos(5U)#defineCRS_CR_CEN_Msk(0x1UL<<CRS_CR_CEN_Pos)#defineCRS_CR_CENCRS_CR_CEN_Msk#defineCRS_CR_AUTOTRIMEN_Pos(6U)#defineCRS_CR_AUTOTRIMEN_Msk(0x1UL<<CRS_CR_AUTOTRIMEN_Pos)#defineCRS_CR_AUTOTRIMENCRS_CR_AUTOTRIMEN_Msk#defineCRS_CR_SWSYNC_Pos(7U)#defineCRS_CR_SWSYNC_Msk(0x1UL<<CRS_CR_SWSYNC_Pos)#defineCRS_CR_SWSYNCCRS_CR_SWSYNC_Msk#defineCRS_CR_TRIM_Pos(8U)#defineCRS_CR_TRIM_Msk(0x3FUL<<CRS_CR_TRIM_Pos)#defineCRS_CR_TRIMCRS_CR_TRIM_Msk#defineCRS_CR_TRIM_0(0x01UL<<CRS_CR_TRIM_Pos)#defineCRS_CR_TRIM_1(0x02UL<<CRS_CR_TRIM_Pos)#defineCRS_CR_TRIM_2(0x04UL<<CRS_CR_TRIM_Pos)#defineCRS_CR_TRIM_3(0x08UL<<CRS_CR_TRIM_Pos)#defineCRS_CR_TRIM_4(0x10UL<<CRS_CR_TRIM_Pos)#defineCRS_CR_TRIM_5(0x20UL<<CRS_CR_TRIM_Pos)#defineCRS_CFGR_RELOAD_Pos(0U)#defineCRS_CFGR_RELOAD_Msk(0xFFFFUL<<CRS_CFGR_RELOAD_Pos)#defineCRS_CFGR_RELOADCRS_CFGR_RELOAD_Msk#defineCRS_CFGR_FELIM_Pos(16U)#defineCRS_CFGR_FELIM_Msk(0xFFUL<<CRS_CFGR_FELIM_Pos)#defineCRS_CFGR_FELIMCRS_CFGR_FELIM_Msk#defineCRS_CFGR_SYNCDIV_Pos(24U)#defineCRS_CFGR_SYNCDIV_Msk(0x7UL<<CRS_CFGR_SYNCDIV_Pos)#defineCRS_CFGR_SYNCDIVCRS_CFGR_SYNCDIV_Msk#defineCRS_CFGR_SYNCDIV_0(0x1UL<<CRS_CFGR_SYNCDIV_Pos)#defineCRS_CFGR_SYNCDIV_1(0x2UL<<CRS_CFGR_SYNCDIV_Pos)#defineCRS_CFGR_SYNCDIV_2(0x4UL<<CRS_CFGR_SYNCDIV_Pos)#defineCRS_CFGR_SYNCSRC_Pos(28U)#defineCRS_CFGR_SYNCSRC_Msk(0x3UL<<CRS_CFGR_SYNCSRC_Pos)#defineCRS_CFGR_SYNCSRCCRS_CFGR_SYNCSRC_Msk#defineCRS_CFGR_SYNCSRC_0(0x1UL<<CRS_CFGR_SYNCSRC_Pos)#defineCRS_CFGR_SYNCSRC_1(0x2UL<<CRS_CFGR_SYNCSRC_Pos)#defineCRS_CFGR_SYNCPOL_Pos(31U)#defineCRS_CFGR_SYNCPOL_Msk(0x1UL<<CRS_CFGR_SYNCPOL_Pos)#defineCRS_CFGR_SYNCPOLCRS_CFGR_SYNCPOL_Msk#defineCRS_ISR_SYNCOKF_Pos(0U)#defineCRS_ISR_SYNCOKF_Msk(0x1UL<<CRS_ISR_SYNCOKF_Pos)#defineCRS_ISR_SYNCOKFCRS_ISR_SYNCOKF_Msk#defineCRS_ISR_SYNCWARNF_Pos(1U)#defineCRS_ISR_SYNCWARNF_Msk(0x1UL<<CRS_ISR_SYNCWARNF_Pos)#defineCRS_ISR_SYNCWARNFCRS_ISR_SYNCWARNF_Msk#defineCRS_ISR_ERRF_Pos(2U)#defineCRS_ISR_ERRF_Msk(0x1UL<<CRS_ISR_ERRF_Pos)#defineCRS_ISR_ERRFCRS_ISR_ERRF_Msk#defineCRS_ISR_ESYNCF_Pos(3U)#defineCRS_ISR_ESYNCF_Msk(0x1UL<<CRS_ISR_ESYNCF_Pos)#defineCRS_ISR_ESYNCFCRS_ISR_ESYNCF_Msk#defineCRS_ISR_SYNCERR_Pos(8U)#defineCRS_ISR_SYNCERR_Msk(0x1UL<<CRS_ISR_SYNCERR_Pos)#defineCRS_ISR_SYNCERRCRS_ISR_SYNCERR_Msk#defineCRS_ISR_SYNCMISS_Pos(9U)#defineCRS_ISR_SYNCMISS_Msk(0x1UL<<CRS_ISR_SYNCMISS_Pos)#defineCRS_ISR_SYNCMISSCRS_ISR_SYNCMISS_Msk#defineCRS_ISR_TRIMOVF_Pos(10U)#defineCRS_ISR_TRIMOVF_Msk(0x1UL<<CRS_ISR_TRIMOVF_Pos)#defineCRS_ISR_TRIMOVFCRS_ISR_TRIMOVF_Msk#defineCRS_ISR_FEDIR_Pos(15U)#defineCRS_ISR_FEDIR_Msk(0x1UL<<CRS_ISR_FEDIR_Pos)#defineCRS_ISR_FEDIRCRS_ISR_FEDIR_Msk#defineCRS_ISR_FECAP_Pos(16U)#defineCRS_ISR_FECAP_Msk(0xFFFFUL<<CRS_ISR_FECAP_Pos)#defineCRS_ISR_FECAPCRS_ISR_FECAP_Msk#defineCRS_ICR_SYNCOKC_Pos(0U)#defineCRS_ICR_SYNCOKC_Msk(0x1UL<<CRS_ICR_SYNCOKC_Pos)#defineCRS_ICR_SYNCOKCCRS_ICR_SYNCOKC_Msk#defineCRS_ICR_SYNCWARNC_Pos(1U)#defineCRS_ICR_SYNCWARNC_Msk(0x1UL<<CRS_ICR_SYNCWARNC_Pos)#defineCRS_ICR_SYNCWARNCCRS_ICR_SYNCWARNC_Msk#defineCRS_ICR_ERRC_Pos(2U)#defineCRS_ICR_ERRC_Msk(0x1UL<<CRS_ICR_ERRC_Pos)#defineCRS_ICR_ERRCCRS_ICR_ERRC_Msk#defineCRS_ICR_ESYNCC_Pos(3U)#defineCRS_ICR_ESYNCC_Msk(0x1UL<<CRS_ICR_ESYNCC_Pos)#defineCRS_ICR_ESYNCCCRS_ICR_ESYNCC_Msk#defineDAC_CHANNEL2_SUPPORT#defineDAC_CR_EN1_Pos(0U)#defineDAC_CR_EN1_Msk(0x1UL<<DAC_CR_EN1_Pos)#defineDAC_CR_EN1DAC_CR_EN1_Msk#defineDAC_CR_TEN1_Pos(2U)#defineDAC_CR_TEN1_Msk(0x1UL<<DAC_CR_TEN1_Pos)#defineDAC_CR_TEN1DAC_CR_TEN1_Msk#defineDAC_CR_TSEL1_Pos(3U)#defineDAC_CR_TSEL1_Msk(0x7UL<<DAC_CR_TSEL1_Pos)#defineDAC_CR_TSEL1DAC_CR_TSEL1_Msk#defineDAC_CR_TSEL1_0(0x1UL<<DAC_CR_TSEL1_Pos)#defineDAC_CR_TSEL1_1(0x2UL<<DAC_CR_TSEL1_Pos)#defineDAC_CR_TSEL1_2(0x4UL<<DAC_CR_TSEL1_Pos)#defineDAC_CR_WAVE1_Pos(6U)#defineDAC_CR_WAVE1_Msk(0x3UL<<DAC_CR_WAVE1_Pos)#defineDAC_CR_WAVE1DAC_CR_WAVE1_Msk#defineDAC_CR_WAVE1_0(0x1UL<<DAC_CR_WAVE1_Pos)#defineDAC_CR_WAVE1_1(0x2UL<<DAC_CR_WAVE1_Pos)#defineDAC_CR_MAMP1_Pos(8U)#defineDAC_CR_MAMP1_Msk(0xFUL<<DAC_CR_MAMP1_Pos)#defineDAC_CR_MAMP1DAC_CR_MAMP1_Msk#defineDAC_CR_MAMP1_0(0x1UL<<DAC_CR_MAMP1_Pos)#defineDAC_CR_MAMP1_1(0x2UL<<DAC_CR_MAMP1_Pos)#defineDAC_CR_MAMP1_2(0x4UL<<DAC_CR_MAMP1_Pos)#defineDAC_CR_MAMP1_3(0x8UL<<DAC_CR_MAMP1_Pos)#defineDAC_CR_DMAEN1_Pos(12U)#defineDAC_CR_DMAEN1_Msk(0x1UL<<DAC_CR_DMAEN1_Pos)#defineDAC_CR_DMAEN1DAC_CR_DMAEN1_Msk#defineDAC_CR_DMAUDRIE1_Pos(13U)#defineDAC_CR_DMAUDRIE1_Msk(0x1UL<<DAC_CR_DMAUDRIE1_Pos)#defineDAC_CR_DMAUDRIE1DAC_CR_DMAUDRIE1_Msk#defineDAC_CR_CEN1_Pos(14U)#defineDAC_CR_CEN1_Msk(0x1UL<<DAC_CR_CEN1_Pos)#defineDAC_CR_CEN1DAC_CR_CEN1_Msk#defineDAC_CR_EN2_Pos(16U)#defineDAC_CR_EN2_Msk(0x1UL<<DAC_CR_EN2_Pos)#defineDAC_CR_EN2DAC_CR_EN2_Msk#defineDAC_CR_TEN2_Pos(18U)#defineDAC_CR_TEN2_Msk(0x1UL<<DAC_CR_TEN2_Pos)#defineDAC_CR_TEN2DAC_CR_TEN2_Msk#defineDAC_CR_TSEL2_Pos(19U)#defineDAC_CR_TSEL2_Msk(0x7UL<<DAC_CR_TSEL2_Pos)#defineDAC_CR_TSEL2DAC_CR_TSEL2_Msk#defineDAC_CR_TSEL2_0(0x1UL<<DAC_CR_TSEL2_Pos)#defineDAC_CR_TSEL2_1(0x2UL<<DAC_CR_TSEL2_Pos)#defineDAC_CR_TSEL2_2(0x4UL<<DAC_CR_TSEL2_Pos)#defineDAC_CR_WAVE2_Pos(22U)#defineDAC_CR_WAVE2_Msk(0x3UL<<DAC_CR_WAVE2_Pos)#defineDAC_CR_WAVE2DAC_CR_WAVE2_Msk#defineDAC_CR_WAVE2_0(0x1UL<<DAC_CR_WAVE2_Pos)#defineDAC_CR_WAVE2_1(0x2UL<<DAC_CR_WAVE2_Pos)#defineDAC_CR_MAMP2_Pos(24U)#defineDAC_CR_MAMP2_Msk(0xFUL<<DAC_CR_MAMP2_Pos)#defineDAC_CR_MAMP2DAC_CR_MAMP2_Msk#defineDAC_CR_MAMP2_0(0x1UL<<DAC_CR_MAMP2_Pos)#defineDAC_CR_MAMP2_1(0x2UL<<DAC_CR_MAMP2_Pos)#defineDAC_CR_MAMP2_2(0x4UL<<DAC_CR_MAMP2_Pos)#defineDAC_CR_MAMP2_3(0x8UL<<DAC_CR_MAMP2_Pos)#defineDAC_CR_DMAEN2_Pos(28U)#defineDAC_CR_DMAEN2_Msk(0x1UL<<DAC_CR_DMAEN2_Pos)#defineDAC_CR_DMAEN2DAC_CR_DMAEN2_Msk#defineDAC_CR_DMAUDRIE2_Pos(29U)#defineDAC_CR_DMAUDRIE2_Msk(0x1UL<<DAC_CR_DMAUDRIE2_Pos)#defineDAC_CR_DMAUDRIE2DAC_CR_DMAUDRIE2_Msk#defineDAC_CR_CEN2_Pos(30U)#defineDAC_CR_CEN2_Msk(0x1UL<<DAC_CR_CEN2_Pos)#defineDAC_CR_CEN2DAC_CR_CEN2_Msk#defineDAC_SWTRIGR_SWTRIG1_Pos(0U)#defineDAC_SWTRIGR_SWTRIG1_Msk(0x1UL<<DAC_SWTRIGR_SWTRIG1_Pos)#defineDAC_SWTRIGR_SWTRIG1DAC_SWTRIGR_SWTRIG1_Msk#defineDAC_SWTRIGR_SWTRIG2_Pos(1U)#defineDAC_SWTRIGR_SWTRIG2_Msk(0x1UL<<DAC_SWTRIGR_SWTRIG2_Pos)#defineDAC_SWTRIGR_SWTRIG2DAC_SWTRIGR_SWTRIG2_Msk#defineDAC_DHR12R1_DACC1DHR_Pos(0U)#defineDAC_DHR12R1_DACC1DHR_Msk(0xFFFUL<<DAC_DHR12R1_DACC1DHR_Pos)#defineDAC_DHR12R1_DACC1DHRDAC_DHR12R1_DACC1DHR_Msk#defineDAC_DHR12L1_DACC1DHR_Pos(4U)#defineDAC_DHR12L1_DACC1DHR_Msk(0xFFFUL<<DAC_DHR12L1_DACC1DHR_Pos)#defineDAC_DHR12L1_DACC1DHRDAC_DHR12L1_DACC1DHR_Msk#defineDAC_DHR8R1_DACC1DHR_Pos(0U)#defineDAC_DHR8R1_DACC1DHR_Msk(0xFFUL<<DAC_DHR8R1_DACC1DHR_Pos)#defineDAC_DHR8R1_DACC1DHRDAC_DHR8R1_DACC1DHR_Msk#defineDAC_DHR12R2_DACC2DHR_Pos(0U)#defineDAC_DHR12R2_DACC2DHR_Msk(0xFFFUL<<DAC_DHR12R2_DACC2DHR_Pos)#defineDAC_DHR12R2_DACC2DHRDAC_DHR12R2_DACC2DHR_Msk#defineDAC_DHR12L2_DACC2DHR_Pos(4U)#defineDAC_DHR12L2_DACC2DHR_Msk(0xFFFUL<<DAC_DHR12L2_DACC2DHR_Pos)#defineDAC_DHR12L2_DACC2DHRDAC_DHR12L2_DACC2DHR_Msk#defineDAC_DHR8R2_DACC2DHR_Pos(0U)#defineDAC_DHR8R2_DACC2DHR_Msk(0xFFUL<<DAC_DHR8R2_DACC2DHR_Pos)#defineDAC_DHR8R2_DACC2DHRDAC_DHR8R2_DACC2DHR_Msk#defineDAC_DHR12RD_DACC1DHR_Pos(0U)#defineDAC_DHR12RD_DACC1DHR_Msk(0xFFFUL<<DAC_DHR12RD_DACC1DHR_Pos)#defineDAC_DHR12RD_DACC1DHRDAC_DHR12RD_DACC1DHR_Msk#defineDAC_DHR12RD_DACC2DHR_Pos(16U)#defineDAC_DHR12RD_DACC2DHR_Msk(0xFFFUL<<DAC_DHR12RD_DACC2DHR_Pos)#defineDAC_DHR12RD_DACC2DHRDAC_DHR12RD_DACC2DHR_Msk#defineDAC_DHR12LD_DACC1DHR_Pos(4U)#defineDAC_DHR12LD_DACC1DHR_Msk(0xFFFUL<<DAC_DHR12LD_DACC1DHR_Pos)#defineDAC_DHR12LD_DACC1DHRDAC_DHR12LD_DACC1DHR_Msk#defineDAC_DHR12LD_DACC2DHR_Pos(20U)#defineDAC_DHR12LD_DACC2DHR_Msk(0xFFFUL<<DAC_DHR12LD_DACC2DHR_Pos)#defineDAC_DHR12LD_DACC2DHRDAC_DHR12LD_DACC2DHR_Msk#defineDAC_DHR8RD_DACC1DHR_Pos(0U)#defineDAC_DHR8RD_DACC1DHR_Msk(0xFFUL<<DAC_DHR8RD_DACC1DHR_Pos)#defineDAC_DHR8RD_DACC1DHRDAC_DHR8RD_DACC1DHR_Msk#defineDAC_DHR8RD_DACC2DHR_Pos(8U)#defineDAC_DHR8RD_DACC2DHR_Msk(0xFFUL<<DAC_DHR8RD_DACC2DHR_Pos)#defineDAC_DHR8RD_DACC2DHRDAC_DHR8RD_DACC2DHR_Msk#defineDAC_DOR1_DACC1DOR_Pos(0U)#defineDAC_DOR1_DACC1DOR_Msk(0xFFFUL<<DAC_DOR1_DACC1DOR_Pos)#defineDAC_DOR1_DACC1DORDAC_DOR1_DACC1DOR_Msk#defineDAC_DOR2_DACC2DOR_Pos(0U)#defineDAC_DOR2_DACC2DOR_Msk(0xFFFUL<<DAC_DOR2_DACC2DOR_Pos)#defineDAC_DOR2_DACC2DORDAC_DOR2_DACC2DOR_Msk#defineDAC_SR_DMAUDR1_Pos(13U)#defineDAC_SR_DMAUDR1_Msk(0x1UL<<DAC_SR_DMAUDR1_Pos)#defineDAC_SR_DMAUDR1DAC_SR_DMAUDR1_Msk#defineDAC_SR_CAL_FLAG1_Pos(14U)#defineDAC_SR_CAL_FLAG1_Msk(0x1UL<<DAC_SR_CAL_FLAG1_Pos)#defineDAC_SR_CAL_FLAG1DAC_SR_CAL_FLAG1_Msk#defineDAC_SR_BWST1_Pos(15U)#defineDAC_SR_BWST1_Msk(0x1UL<<DAC_SR_BWST1_Pos)#defineDAC_SR_BWST1DAC_SR_BWST1_Msk#defineDAC_SR_DMAUDR2_Pos(29U)#defineDAC_SR_DMAUDR2_Msk(0x1UL<<DAC_SR_DMAUDR2_Pos)#defineDAC_SR_DMAUDR2DAC_SR_DMAUDR2_Msk#defineDAC_SR_CAL_FLAG2_Pos(30U)#defineDAC_SR_CAL_FLAG2_Msk(0x1UL<<DAC_SR_CAL_FLAG2_Pos)#defineDAC_SR_CAL_FLAG2DAC_SR_CAL_FLAG2_Msk#defineDAC_SR_BWST2_Pos(31U)#defineDAC_SR_BWST2_Msk(0x1UL<<DAC_SR_BWST2_Pos)#defineDAC_SR_BWST2DAC_SR_BWST2_Msk#defineDAC_CCR_OTRIM1_Pos(0U)#defineDAC_CCR_OTRIM1_Msk(0x1FUL<<DAC_CCR_OTRIM1_Pos)#defineDAC_CCR_OTRIM1DAC_CCR_OTRIM1_Msk#defineDAC_CCR_OTRIM2_Pos(16U)#defineDAC_CCR_OTRIM2_Msk(0x1FUL<<DAC_CCR_OTRIM2_Pos)#defineDAC_CCR_OTRIM2DAC_CCR_OTRIM2_Msk#defineDAC_MCR_MODE1_Pos(0U)#defineDAC_MCR_MODE1_Msk(0x7UL<<DAC_MCR_MODE1_Pos)#defineDAC_MCR_MODE1DAC_MCR_MODE1_Msk#defineDAC_MCR_MODE1_0(0x1UL<<DAC_MCR_MODE1_Pos)#defineDAC_MCR_MODE1_1(0x2UL<<DAC_MCR_MODE1_Pos)#defineDAC_MCR_MODE1_2(0x4UL<<DAC_MCR_MODE1_Pos)#defineDAC_MCR_MODE2_Pos(16U)#defineDAC_MCR_MODE2_Msk(0x7UL<<DAC_MCR_MODE2_Pos)#defineDAC_MCR_MODE2DAC_MCR_MODE2_Msk#defineDAC_MCR_MODE2_0(0x1UL<<DAC_MCR_MODE2_Pos)#defineDAC_MCR_MODE2_1(0x2UL<<DAC_MCR_MODE2_Pos)#defineDAC_MCR_MODE2_2(0x4UL<<DAC_MCR_MODE2_Pos)#defineDAC_SHSR1_TSAMPLE1_Pos(0U)#defineDAC_SHSR1_TSAMPLE1_Msk(0x3FFUL<<DAC_SHSR1_TSAMPLE1_Pos)#defineDAC_SHSR1_TSAMPLE1DAC_SHSR1_TSAMPLE1_Msk#defineDAC_SHSR2_TSAMPLE2_Pos(0U)#defineDAC_SHSR2_TSAMPLE2_Msk(0x3FFUL<<DAC_SHSR2_TSAMPLE2_Pos)#defineDAC_SHSR2_TSAMPLE2DAC_SHSR2_TSAMPLE2_Msk#defineDAC_SHHR_THOLD1_Pos(0U)#defineDAC_SHHR_THOLD1_Msk(0x3FFUL<<DAC_SHHR_THOLD1_Pos)#defineDAC_SHHR_THOLD1DAC_SHHR_THOLD1_Msk#defineDAC_SHHR_THOLD2_Pos(16U)#defineDAC_SHHR_THOLD2_Msk(0x3FFUL<<DAC_SHHR_THOLD2_Pos)#defineDAC_SHHR_THOLD2DAC_SHHR_THOLD2_Msk#defineDAC_SHRR_TREFRESH1_Pos(0U)#defineDAC_SHRR_TREFRESH1_Msk(0xFFUL<<DAC_SHRR_TREFRESH1_Pos)#defineDAC_SHRR_TREFRESH1DAC_SHRR_TREFRESH1_Msk#defineDAC_SHRR_TREFRESH2_Pos(16U)#defineDAC_SHRR_TREFRESH2_Msk(0xFFUL<<DAC_SHRR_TREFRESH2_Pos)#defineDAC_SHRR_TREFRESH2DAC_SHRR_TREFRESH2_Msk#defineDCMI_CR_CAPTURE_Pos(0U)#defineDCMI_CR_CAPTURE_Msk(0x1UL<<DCMI_CR_CAPTURE_Pos)#defineDCMI_CR_CAPTUREDCMI_CR_CAPTURE_Msk#defineDCMI_CR_CM_Pos(1U)#defineDCMI_CR_CM_Msk(0x1UL<<DCMI_CR_CM_Pos)#defineDCMI_CR_CMDCMI_CR_CM_Msk#defineDCMI_CR_CROP_Pos(2U)#defineDCMI_CR_CROP_Msk(0x1UL<<DCMI_CR_CROP_Pos)#defineDCMI_CR_CROPDCMI_CR_CROP_Msk#defineDCMI_CR_JPEG_Pos(3U)#defineDCMI_CR_JPEG_Msk(0x1UL<<DCMI_CR_JPEG_Pos)#defineDCMI_CR_JPEGDCMI_CR_JPEG_Msk#defineDCMI_CR_ESS_Pos(4U)#defineDCMI_CR_ESS_Msk(0x1UL<<DCMI_CR_ESS_Pos)#defineDCMI_CR_ESSDCMI_CR_ESS_Msk#defineDCMI_CR_PCKPOL_Pos(5U)#defineDCMI_CR_PCKPOL_Msk(0x1UL<<DCMI_CR_PCKPOL_Pos)#defineDCMI_CR_PCKPOLDCMI_CR_PCKPOL_Msk#defineDCMI_CR_HSPOL_Pos(6U)#defineDCMI_CR_HSPOL_Msk(0x1UL<<DCMI_CR_HSPOL_Pos)#defineDCMI_CR_HSPOLDCMI_CR_HSPOL_Msk#defineDCMI_CR_VSPOL_Pos(7U)#defineDCMI_CR_VSPOL_Msk(0x1UL<<DCMI_CR_VSPOL_Pos)#defineDCMI_CR_VSPOLDCMI_CR_VSPOL_Msk#defineDCMI_CR_FCRC_Pos(8U)#defineDCMI_CR_FCRC_Msk(0x3UL<<DCMI_CR_FCRC_Pos)#defineDCMI_CR_FCRCDCMI_CR_FCRC_Msk#defineDCMI_CR_FCRC_0(0x1UL<<DCMI_CR_FCRC_Pos)#defineDCMI_CR_FCRC_1(0x2UL<<DCMI_CR_FCRC_Pos)#defineDCMI_CR_EDM_Pos(10U)#defineDCMI_CR_EDM_Msk(0x3UL<<DCMI_CR_EDM_Pos)#defineDCMI_CR_EDMDCMI_CR_EDM_Msk#defineDCMI_CR_EDM_0(0x1UL<<DCMI_CR_EDM_Pos)#defineDCMI_CR_EDM_1(0x2UL<<DCMI_CR_EDM_Pos)#defineDCMI_CR_ENABLE_Pos(14U)#defineDCMI_CR_ENABLE_Msk(0x1UL<<DCMI_CR_ENABLE_Pos)#defineDCMI_CR_ENABLEDCMI_CR_ENABLE_Msk#defineDCMI_CR_BSM_Pos(16U)#defineDCMI_CR_BSM_Msk(0x3UL<<DCMI_CR_BSM_Pos)#defineDCMI_CR_BSMDCMI_CR_BSM_Msk#defineDCMI_CR_BSM_0(0x1UL<<DCMI_CR_BSM_Pos)#defineDCMI_CR_BSM_1(0x2UL<<DCMI_CR_BSM_Pos)#defineDCMI_CR_OEBS_Pos(18U)#defineDCMI_CR_OEBS_Msk(0x1UL<<DCMI_CR_OEBS_Pos)#defineDCMI_CR_OEBSDCMI_CR_OEBS_Msk#defineDCMI_CR_LSM_Pos(19U)#defineDCMI_CR_LSM_Msk(0x1UL<<DCMI_CR_LSM_Pos)#defineDCMI_CR_LSMDCMI_CR_LSM_Msk#defineDCMI_CR_OELS_Pos(20U)#defineDCMI_CR_OELS_Msk(0x1UL<<DCMI_CR_OELS_Pos)#defineDCMI_CR_OELSDCMI_CR_OELS_Msk#defineDCMI_SR_HSYNC_Pos(0U)#defineDCMI_SR_HSYNC_Msk(0x1UL<<DCMI_SR_HSYNC_Pos)#defineDCMI_SR_HSYNCDCMI_SR_HSYNC_Msk#defineDCMI_SR_VSYNC_Pos(1U)#defineDCMI_SR_VSYNC_Msk(0x1UL<<DCMI_SR_VSYNC_Pos)#defineDCMI_SR_VSYNCDCMI_SR_VSYNC_Msk#defineDCMI_SR_FNE_Pos(2U)#defineDCMI_SR_FNE_Msk(0x1UL<<DCMI_SR_FNE_Pos)#defineDCMI_SR_FNEDCMI_SR_FNE_Msk#defineDCMI_RIS_FRAME_RIS_Pos(0U)#defineDCMI_RIS_FRAME_RIS_Msk(0x1UL<<DCMI_RIS_FRAME_RIS_Pos)#defineDCMI_RIS_FRAME_RISDCMI_RIS_FRAME_RIS_Msk#defineDCMI_RIS_OVR_RIS_Pos(1U)#defineDCMI_RIS_OVR_RIS_Msk(0x1UL<<DCMI_RIS_OVR_RIS_Pos)#defineDCMI_RIS_OVR_RISDCMI_RIS_OVR_RIS_Msk#defineDCMI_RIS_ERR_RIS_Pos(2U)#defineDCMI_RIS_ERR_RIS_Msk(0x1UL<<DCMI_RIS_ERR_RIS_Pos)#defineDCMI_RIS_ERR_RISDCMI_RIS_ERR_RIS_Msk#defineDCMI_RIS_VSYNC_RIS_Pos(3U)#defineDCMI_RIS_VSYNC_RIS_Msk(0x1UL<<DCMI_RIS_VSYNC_RIS_Pos)#defineDCMI_RIS_VSYNC_RISDCMI_RIS_VSYNC_RIS_Msk#defineDCMI_RIS_LINE_RIS_Pos(4U)#defineDCMI_RIS_LINE_RIS_Msk(0x1UL<<DCMI_RIS_LINE_RIS_Pos)#defineDCMI_RIS_LINE_RISDCMI_RIS_LINE_RIS_Msk#defineDCMI_IER_FRAME_IE_Pos(0U)#defineDCMI_IER_FRAME_IE_Msk(0x1UL<<DCMI_IER_FRAME_IE_Pos)#defineDCMI_IER_FRAME_IEDCMI_IER_FRAME_IE_Msk#defineDCMI_IER_OVR_IE_Pos(1U)#defineDCMI_IER_OVR_IE_Msk(0x1UL<<DCMI_IER_OVR_IE_Pos)#defineDCMI_IER_OVR_IEDCMI_IER_OVR_IE_Msk#defineDCMI_IER_ERR_IE_Pos(2U)#defineDCMI_IER_ERR_IE_Msk(0x1UL<<DCMI_IER_ERR_IE_Pos)#defineDCMI_IER_ERR_IEDCMI_IER_ERR_IE_Msk#defineDCMI_IER_VSYNC_IE_Pos(3U)#defineDCMI_IER_VSYNC_IE_Msk(0x1UL<<DCMI_IER_VSYNC_IE_Pos)#defineDCMI_IER_VSYNC_IEDCMI_IER_VSYNC_IE_Msk#defineDCMI_IER_LINE_IE_Pos(4U)#defineDCMI_IER_LINE_IE_Msk(0x1UL<<DCMI_IER_LINE_IE_Pos)#defineDCMI_IER_LINE_IEDCMI_IER_LINE_IE_Msk#defineDCMI_IER_INT_IE_Pos(0U)#defineDCMI_IER_INT_IE_Msk(0x1FUL<<DCMI_IER_INT_IE_Pos)#defineDCMI_IER_INT_IEDCMI_IER_INT_IE_Msk#defineDCMI_MIS_FRAME_MIS_Pos(0U)#defineDCMI_MIS_FRAME_MIS_Msk(0x1UL<<DCMI_MIS_FRAME_MIS_Pos)#defineDCMI_MIS_FRAME_MISDCMI_MIS_FRAME_MIS_Msk#defineDCMI_MIS_OVR_MIS_Pos(1U)#defineDCMI_MIS_OVR_MIS_Msk(0x1UL<<DCMI_MIS_OVR_MIS_Pos)#defineDCMI_MIS_OVR_MISDCMI_MIS_OVR_MIS_Msk#defineDCMI_MIS_ERR_MIS_Pos(2U)#defineDCMI_MIS_ERR_MIS_Msk(0x1UL<<DCMI_MIS_ERR_MIS_Pos)#defineDCMI_MIS_ERR_MISDCMI_MIS_ERR_MIS_Msk#defineDCMI_MIS_VSYNC_MIS_Pos(3U)#defineDCMI_MIS_VSYNC_MIS_Msk(0x1UL<<DCMI_MIS_VSYNC_MIS_Pos)#defineDCMI_MIS_VSYNC_MISDCMI_MIS_VSYNC_MIS_Msk#defineDCMI_MIS_LINE_MIS_Pos(4U)#defineDCMI_MIS_LINE_MIS_Msk(0x1UL<<DCMI_MIS_LINE_MIS_Pos)#defineDCMI_MIS_LINE_MISDCMI_MIS_LINE_MIS_Msk#defineDCMI_ICR_FRAME_ISC_Pos(0U)#defineDCMI_ICR_FRAME_ISC_Msk(0x1UL<<DCMI_ICR_FRAME_ISC_Pos)#defineDCMI_ICR_FRAME_ISCDCMI_ICR_FRAME_ISC_Msk#defineDCMI_ICR_OVR_ISC_Pos(1U)#defineDCMI_ICR_OVR_ISC_Msk(0x1UL<<DCMI_ICR_OVR_ISC_Pos)#defineDCMI_ICR_OVR_ISCDCMI_ICR_OVR_ISC_Msk#defineDCMI_ICR_ERR_ISC_Pos(2U)#defineDCMI_ICR_ERR_ISC_Msk(0x1UL<<DCMI_ICR_ERR_ISC_Pos)#defineDCMI_ICR_ERR_ISCDCMI_ICR_ERR_ISC_Msk#defineDCMI_ICR_VSYNC_ISC_Pos(3U)#defineDCMI_ICR_VSYNC_ISC_Msk(0x1UL<<DCMI_ICR_VSYNC_ISC_Pos)#defineDCMI_ICR_VSYNC_ISCDCMI_ICR_VSYNC_ISC_Msk#defineDCMI_ICR_LINE_ISC_Pos(4U)#defineDCMI_ICR_LINE_ISC_Msk(0x1UL<<DCMI_ICR_LINE_ISC_Pos)#defineDCMI_ICR_LINE_ISCDCMI_ICR_LINE_ISC_Msk#defineDCMI_ESCR_FSC_Pos(0U)#defineDCMI_ESCR_FSC_Msk(0xFFUL<<DCMI_ESCR_FSC_Pos)#defineDCMI_ESCR_FSCDCMI_ESCR_FSC_Msk#defineDCMI_ESCR_FSC_0(0x01UL<<DCMI_ESCR_FSC_Pos)#defineDCMI_ESCR_FSC_1(0x02UL<<DCMI_ESCR_FSC_Pos)#defineDCMI_ESCR_FSC_2(0x04UL<<DCMI_ESCR_FSC_Pos)#defineDCMI_ESCR_FSC_3(0x08UL<<DCMI_ESCR_FSC_Pos)#defineDCMI_ESCR_FSC_4(0x10UL<<DCMI_ESCR_FSC_Pos)#defineDCMI_ESCR_FSC_5(0x20UL<<DCMI_ESCR_FSC_Pos)#defineDCMI_ESCR_FSC_6(0x40UL<<DCMI_ESCR_FSC_Pos)#defineDCMI_ESCR_FSC_7(0x80UL<<DCMI_ESCR_FSC_Pos)#defineDCMI_ESCR_LSC_Pos(8U)#defineDCMI_ESCR_LSC_Msk(0xFFUL<<DCMI_ESCR_LSC_Pos)#defineDCMI_ESCR_LSCDCMI_ESCR_LSC_Msk#defineDCMI_ESCR_LSC_0(0x01UL<<DCMI_ESCR_LSC_Pos)#defineDCMI_ESCR_LSC_1(0x02UL<<DCMI_ESCR_LSC_Pos)#defineDCMI_ESCR_LSC_2(0x04UL<<DCMI_ESCR_LSC_Pos)#defineDCMI_ESCR_LSC_3(0x08UL<<DCMI_ESCR_LSC_Pos)#defineDCMI_ESCR_LSC_4(0x10UL<<DCMI_ESCR_LSC_Pos)#defineDCMI_ESCR_LSC_5(0x20UL<<DCMI_ESCR_LSC_Pos)#defineDCMI_ESCR_LSC_6(0x40UL<<DCMI_ESCR_LSC_Pos)#defineDCMI_ESCR_LSC_7(0x80UL<<DCMI_ESCR_LSC_Pos)#defineDCMI_ESCR_LEC_Pos(16U)#defineDCMI_ESCR_LEC_Msk(0xFFUL<<DCMI_ESCR_LEC_Pos)#defineDCMI_ESCR_LECDCMI_ESCR_LEC_Msk#defineDCMI_ESCR_LEC_0(0x01UL<<DCMI_ESCR_LEC_Pos)#defineDCMI_ESCR_LEC_1(0x02UL<<DCMI_ESCR_LEC_Pos)#defineDCMI_ESCR_LEC_2(0x04UL<<DCMI_ESCR_LEC_Pos)#defineDCMI_ESCR_LEC_3(0x08UL<<DCMI_ESCR_LEC_Pos)#defineDCMI_ESCR_LEC_4(0x10UL<<DCMI_ESCR_LEC_Pos)#defineDCMI_ESCR_LEC_5(0x20UL<<DCMI_ESCR_LEC_Pos)#defineDCMI_ESCR_LEC_6(0x40UL<<DCMI_ESCR_LEC_Pos)#defineDCMI_ESCR_LEC_7(0x80UL<<DCMI_ESCR_LEC_Pos)#defineDCMI_ESCR_FEC_Pos(24U)#defineDCMI_ESCR_FEC_Msk(0xFFUL<<DCMI_ESCR_FEC_Pos)#defineDCMI_ESCR_FECDCMI_ESCR_FEC_Msk#defineDCMI_ESCR_FEC_0(0x01UL<<DCMI_ESCR_FEC_Pos)#defineDCMI_ESCR_FEC_1(0x02UL<<DCMI_ESCR_FEC_Pos)#defineDCMI_ESCR_FEC_2(0x04UL<<DCMI_ESCR_FEC_Pos)#defineDCMI_ESCR_FEC_3(0x08UL<<DCMI_ESCR_FEC_Pos)#defineDCMI_ESCR_FEC_4(0x10UL<<DCMI_ESCR_FEC_Pos)#defineDCMI_ESCR_FEC_5(0x20UL<<DCMI_ESCR_FEC_Pos)#defineDCMI_ESCR_FEC_6(0x40UL<<DCMI_ESCR_FEC_Pos)#defineDCMI_ESCR_FEC_7(0x80UL<<DCMI_ESCR_FEC_Pos)#defineDCMI_ESUR_FSU_Pos(0U)#defineDCMI_ESUR_FSU_Msk(0xFFUL<<DCMI_ESUR_FSU_Pos)#defineDCMI_ESUR_FSUDCMI_ESUR_FSU_Msk#defineDCMI_ESUR_FSU_0(0x01UL<<DCMI_ESUR_FSU_Pos)#defineDCMI_ESUR_FSU_1(0x02UL<<DCMI_ESUR_FSU_Pos)#defineDCMI_ESUR_FSU_2(0x04UL<<DCMI_ESUR_FSU_Pos)#defineDCMI_ESUR_FSU_3(0x08UL<<DCMI_ESUR_FSU_Pos)#defineDCMI_ESUR_FSU_4(0x10UL<<DCMI_ESUR_FSU_Pos)#defineDCMI_ESUR_FSU_5(0x20UL<<DCMI_ESUR_FSU_Pos)#defineDCMI_ESUR_FSU_6(0x40UL<<DCMI_ESUR_FSU_Pos)#defineDCMI_ESUR_FSU_7(0x80UL<<DCMI_ESUR_FSU_Pos)#defineDCMI_ESUR_LSU_Pos(8U)#defineDCMI_ESUR_LSU_Msk(0xFFUL<<DCMI_ESUR_LSU_Pos)#defineDCMI_ESUR_LSUDCMI_ESUR_LSU_Msk#defineDCMI_ESUR_LSU_0(0x01UL<<DCMI_ESUR_LSU_Pos)#defineDCMI_ESUR_LSU_1(0x02UL<<DCMI_ESUR_LSU_Pos)#defineDCMI_ESUR_LSU_2(0x04UL<<DCMI_ESUR_LSU_Pos)#defineDCMI_ESUR_LSU_3(0x08UL<<DCMI_ESUR_LSU_Pos)#defineDCMI_ESUR_LSU_4(0x10UL<<DCMI_ESUR_LSU_Pos)#defineDCMI_ESUR_LSU_5(0x20UL<<DCMI_ESUR_LSU_Pos)#defineDCMI_ESUR_LSU_6(0x40UL<<DCMI_ESUR_LSU_Pos)#defineDCMI_ESUR_LSU_7(0x80UL<<DCMI_ESUR_LSU_Pos)#defineDCMI_ESUR_LEU_Pos(16U)#defineDCMI_ESUR_LEU_Msk(0xFFUL<<DCMI_ESUR_LEU_Pos)#defineDCMI_ESUR_LEUDCMI_ESUR_LEU_Msk#defineDCMI_ESUR_LEU_0(0x01UL<<DCMI_ESUR_LEU_Pos)#defineDCMI_ESUR_LEU_1(0x02UL<<DCMI_ESUR_LEU_Pos)#defineDCMI_ESUR_LEU_2(0x04UL<<DCMI_ESUR_LEU_Pos)#defineDCMI_ESUR_LEU_3(0x08UL<<DCMI_ESUR_LEU_Pos)#defineDCMI_ESUR_LEU_4(0x10UL<<DCMI_ESUR_LEU_Pos)#defineDCMI_ESUR_LEU_5(0x20UL<<DCMI_ESUR_LEU_Pos)#defineDCMI_ESUR_LEU_6(0x40UL<<DCMI_ESUR_LEU_Pos)#defineDCMI_ESUR_LEU_7(0x80UL<<DCMI_ESUR_LEU_Pos)#defineDCMI_ESUR_FEU_Pos(24U)#defineDCMI_ESUR_FEU_Msk(0xFFUL<<DCMI_ESUR_FEU_Pos)#defineDCMI_ESUR_FEUDCMI_ESUR_FEU_Msk#defineDCMI_ESUR_FEU_0(0x01UL<<DCMI_ESUR_FEU_Pos)#defineDCMI_ESUR_FEU_1(0x02UL<<DCMI_ESUR_FEU_Pos)#defineDCMI_ESUR_FEU_2(0x04UL<<DCMI_ESUR_FEU_Pos)#defineDCMI_ESUR_FEU_3(0x08UL<<DCMI_ESUR_FEU_Pos)#defineDCMI_ESUR_FEU_4(0x10UL<<DCMI_ESUR_FEU_Pos)#defineDCMI_ESUR_FEU_5(0x20UL<<DCMI_ESUR_FEU_Pos)#defineDCMI_ESUR_FEU_6(0x40UL<<DCMI_ESUR_FEU_Pos)#defineDCMI_ESUR_FEU_7(0x80UL<<DCMI_ESUR_FEU_Pos)#defineDCMI_CWSTRT_HOFFCNT_Pos(0U)#defineDCMI_CWSTRT_HOFFCNT_Msk(0x3FFFUL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNTDCMI_CWSTRT_HOFFCNT_Msk#defineDCMI_CWSTRT_HOFFCNT_0(0x0001UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_1(0x0002UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_2(0x0004UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_3(0x0008UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_4(0x0010UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_5(0x0020UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_6(0x0040UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_7(0x0080UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_8(0x0100UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_9(0x0200UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_10(0x0400UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_11(0x0800UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_12(0x1000UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_HOFFCNT_13(0x2000UL<<DCMI_CWSTRT_HOFFCNT_Pos)#defineDCMI_CWSTRT_VST_Pos(16U)#defineDCMI_CWSTRT_VST_Msk(0x1FFFUL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VSTDCMI_CWSTRT_VST_Msk#defineDCMI_CWSTRT_VST_0(0x0001UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_1(0x0002UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_2(0x0004UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_3(0x0008UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_4(0x0010UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_5(0x0020UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_6(0x0040UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_7(0x0080UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_8(0x0100UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_9(0x0200UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_10(0x0400UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_11(0x0800UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSTRT_VST_12(0x1000UL<<DCMI_CWSTRT_VST_Pos)#defineDCMI_CWSIZE_CAPCNT_Pos(0U)#defineDCMI_CWSIZE_CAPCNT_Msk(0x3FFFUL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNTDCMI_CWSIZE_CAPCNT_Msk#defineDCMI_CWSIZE_CAPCNT_0(0x0001UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_1(0x0002UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_2(0x0004UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_3(0x0008UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_4(0x0010UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_5(0x0020UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_6(0x0040UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_7(0x0080UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_8(0x0100UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_9(0x0200UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_10(0x0400UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_11(0x0800UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_12(0x1000UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_CAPCNT_13(0x2000UL<<DCMI_CWSIZE_CAPCNT_Pos)#defineDCMI_CWSIZE_VLINE_Pos(16U)#defineDCMI_CWSIZE_VLINE_Msk(0x3FFFUL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINEDCMI_CWSIZE_VLINE_Msk#defineDCMI_CWSIZE_VLINE_0(0x0001UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_1(0x0002UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_2(0x0004UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_3(0x0008UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_4(0x0010UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_5(0x0020UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_6(0x0040UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_7(0x0080UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_8(0x0100UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_9(0x0200UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_10(0x0400UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_11(0x0800UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_12(0x1000UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_CWSIZE_VLINE_13(0x2000UL<<DCMI_CWSIZE_VLINE_Pos)#defineDCMI_DR_BYTE0_Pos(0U)#defineDCMI_DR_BYTE0_Msk(0xFFUL<<DCMI_DR_BYTE0_Pos)#defineDCMI_DR_BYTE0DCMI_DR_BYTE0_Msk#defineDCMI_DR_BYTE0_0(0x01UL<<DCMI_DR_BYTE0_Pos)#defineDCMI_DR_BYTE0_1(0x02UL<<DCMI_DR_BYTE0_Pos)#defineDCMI_DR_BYTE0_2(0x04UL<<DCMI_DR_BYTE0_Pos)#defineDCMI_DR_BYTE0_3(0x08UL<<DCMI_DR_BYTE0_Pos)#defineDCMI_DR_BYTE0_4(0x10UL<<DCMI_DR_BYTE0_Pos)#defineDCMI_DR_BYTE0_5(0x20UL<<DCMI_DR_BYTE0_Pos)#defineDCMI_DR_BYTE0_6(0x40UL<<DCMI_DR_BYTE0_Pos)#defineDCMI_DR_BYTE0_7(0x80UL<<DCMI_DR_BYTE0_Pos)#defineDCMI_DR_BYTE1_Pos(8U)#defineDCMI_DR_BYTE1_Msk(0xFFUL<<DCMI_DR_BYTE1_Pos)#defineDCMI_DR_BYTE1DCMI_DR_BYTE1_Msk#defineDCMI_DR_BYTE1_0(0x01UL<<DCMI_DR_BYTE1_Pos)#defineDCMI_DR_BYTE1_1(0x02UL<<DCMI_DR_BYTE1_Pos)#defineDCMI_DR_BYTE1_2(0x04UL<<DCMI_DR_BYTE1_Pos)#defineDCMI_DR_BYTE1_3(0x08UL<<DCMI_DR_BYTE1_Pos)#defineDCMI_DR_BYTE1_4(0x10UL<<DCMI_DR_BYTE1_Pos)#defineDCMI_DR_BYTE1_5(0x20UL<<DCMI_DR_BYTE1_Pos)#defineDCMI_DR_BYTE1_6(0x40UL<<DCMI_DR_BYTE1_Pos)#defineDCMI_DR_BYTE1_7(0x80UL<<DCMI_DR_BYTE1_Pos)#defineDCMI_DR_BYTE2_Pos(16U)#defineDCMI_DR_BYTE2_Msk(0xFFUL<<DCMI_DR_BYTE2_Pos)#defineDCMI_DR_BYTE2DCMI_DR_BYTE2_Msk#defineDCMI_DR_BYTE2_0(0x01UL<<DCMI_DR_BYTE2_Pos)#defineDCMI_DR_BYTE2_1(0x02UL<<DCMI_DR_BYTE2_Pos)#defineDCMI_DR_BYTE2_2(0x04UL<<DCMI_DR_BYTE2_Pos)#defineDCMI_DR_BYTE2_3(0x08UL<<DCMI_DR_BYTE2_Pos)#defineDCMI_DR_BYTE2_4(0x10UL<<DCMI_DR_BYTE2_Pos)#defineDCMI_DR_BYTE2_5(0x20UL<<DCMI_DR_BYTE2_Pos)#defineDCMI_DR_BYTE2_6(0x40UL<<DCMI_DR_BYTE2_Pos)#defineDCMI_DR_BYTE2_7(0x80UL<<DCMI_DR_BYTE2_Pos)#defineDCMI_DR_BYTE3_Pos(24U)#defineDCMI_DR_BYTE3_Msk(0xFFUL<<DCMI_DR_BYTE3_Pos)#defineDCMI_DR_BYTE3DCMI_DR_BYTE3_Msk#defineDCMI_DR_BYTE3_0(0x01UL<<DCMI_DR_BYTE3_Pos)#defineDCMI_DR_BYTE3_1(0x02UL<<DCMI_DR_BYTE3_Pos)#defineDCMI_DR_BYTE3_2(0x04UL<<DCMI_DR_BYTE3_Pos)#defineDCMI_DR_BYTE3_3(0x08UL<<DCMI_DR_BYTE3_Pos)#defineDCMI_DR_BYTE3_4(0x10UL<<DCMI_DR_BYTE3_Pos)#defineDCMI_DR_BYTE3_5(0x20UL<<DCMI_DR_BYTE3_Pos)#defineDCMI_DR_BYTE3_6(0x40UL<<DCMI_DR_BYTE3_Pos)#defineDCMI_DR_BYTE3_7(0x80UL<<DCMI_DR_BYTE3_Pos)#defineDFSDM_CHCFGR1_DFSDMEN_Pos(31U)#defineDFSDM_CHCFGR1_DFSDMEN_Msk(0x1UL<<DFSDM_CHCFGR1_DFSDMEN_Pos)#defineDFSDM_CHCFGR1_DFSDMENDFSDM_CHCFGR1_DFSDMEN_Msk#defineDFSDM_CHCFGR1_CKOUTSRC_Pos(30U)#defineDFSDM_CHCFGR1_CKOUTSRC_Msk(0x1UL<<DFSDM_CHCFGR1_CKOUTSRC_Pos)#defineDFSDM_CHCFGR1_CKOUTSRCDFSDM_CHCFGR1_CKOUTSRC_Msk#defineDFSDM_CHCFGR1_CKOUTDIV_Pos(16U)#defineDFSDM_CHCFGR1_CKOUTDIV_Msk(0xFFUL<<DFSDM_CHCFGR1_CKOUTDIV_Pos)#defineDFSDM_CHCFGR1_CKOUTDIVDFSDM_CHCFGR1_CKOUTDIV_Msk#defineDFSDM_CHCFGR1_DATPACK_Pos(14U)#defineDFSDM_CHCFGR1_DATPACK_Msk(0x3UL<<DFSDM_CHCFGR1_DATPACK_Pos)#defineDFSDM_CHCFGR1_DATPACKDFSDM_CHCFGR1_DATPACK_Msk#defineDFSDM_CHCFGR1_DATPACK_1(0x2UL<<DFSDM_CHCFGR1_DATPACK_Pos)#defineDFSDM_CHCFGR1_DATPACK_0(0x1UL<<DFSDM_CHCFGR1_DATPACK_Pos)#defineDFSDM_CHCFGR1_DATMPX_Pos(12U)#defineDFSDM_CHCFGR1_DATMPX_Msk(0x3UL<<DFSDM_CHCFGR1_DATMPX_Pos)#defineDFSDM_CHCFGR1_DATMPXDFSDM_CHCFGR1_DATMPX_Msk#defineDFSDM_CHCFGR1_DATMPX_1(0x2UL<<DFSDM_CHCFGR1_DATMPX_Pos)#defineDFSDM_CHCFGR1_DATMPX_0(0x1UL<<DFSDM_CHCFGR1_DATMPX_Pos)#defineDFSDM_CHCFGR1_CHINSEL_Pos(8U)#defineDFSDM_CHCFGR1_CHINSEL_Msk(0x1UL<<DFSDM_CHCFGR1_CHINSEL_Pos)#defineDFSDM_CHCFGR1_CHINSELDFSDM_CHCFGR1_CHINSEL_Msk#defineDFSDM_CHCFGR1_CHEN_Pos(7U)#defineDFSDM_CHCFGR1_CHEN_Msk(0x1UL<<DFSDM_CHCFGR1_CHEN_Pos)#defineDFSDM_CHCFGR1_CHENDFSDM_CHCFGR1_CHEN_Msk#defineDFSDM_CHCFGR1_CKABEN_Pos(6U)#defineDFSDM_CHCFGR1_CKABEN_Msk(0x1UL<<DFSDM_CHCFGR1_CKABEN_Pos)#defineDFSDM_CHCFGR1_CKABENDFSDM_CHCFGR1_CKABEN_Msk#defineDFSDM_CHCFGR1_SCDEN_Pos(5U)#defineDFSDM_CHCFGR1_SCDEN_Msk(0x1UL<<DFSDM_CHCFGR1_SCDEN_Pos)#defineDFSDM_CHCFGR1_SCDENDFSDM_CHCFGR1_SCDEN_Msk#defineDFSDM_CHCFGR1_SPICKSEL_Pos(2U)#defineDFSDM_CHCFGR1_SPICKSEL_Msk(0x3UL<<DFSDM_CHCFGR1_SPICKSEL_Pos)#defineDFSDM_CHCFGR1_SPICKSELDFSDM_CHCFGR1_SPICKSEL_Msk#defineDFSDM_CHCFGR1_SPICKSEL_1(0x2UL<<DFSDM_CHCFGR1_SPICKSEL_Pos)#defineDFSDM_CHCFGR1_SPICKSEL_0(0x1UL<<DFSDM_CHCFGR1_SPICKSEL_Pos)#defineDFSDM_CHCFGR1_SITP_Pos(0U)#defineDFSDM_CHCFGR1_SITP_Msk(0x3UL<<DFSDM_CHCFGR1_SITP_Pos)#defineDFSDM_CHCFGR1_SITPDFSDM_CHCFGR1_SITP_Msk#defineDFSDM_CHCFGR1_SITP_1(0x2UL<<DFSDM_CHCFGR1_SITP_Pos)#defineDFSDM_CHCFGR1_SITP_0(0x1UL<<DFSDM_CHCFGR1_SITP_Pos)#defineDFSDM_CHCFGR2_OFFSET_Pos(8U)#defineDFSDM_CHCFGR2_OFFSET_Msk(0xFFFFFFUL<<DFSDM_CHCFGR2_OFFSET_Pos)#defineDFSDM_CHCFGR2_OFFSETDFSDM_CHCFGR2_OFFSET_Msk#defineDFSDM_CHCFGR2_DTRBS_Pos(3U)#defineDFSDM_CHCFGR2_DTRBS_Msk(0x1FUL<<DFSDM_CHCFGR2_DTRBS_Pos)#defineDFSDM_CHCFGR2_DTRBSDFSDM_CHCFGR2_DTRBS_Msk#defineDFSDM_CHAWSCDR_AWFORD_Pos(22U)#defineDFSDM_CHAWSCDR_AWFORD_Msk(0x3UL<<DFSDM_CHAWSCDR_AWFORD_Pos)#defineDFSDM_CHAWSCDR_AWFORDDFSDM_CHAWSCDR_AWFORD_Msk#defineDFSDM_CHAWSCDR_AWFORD_1(0x2UL<<DFSDM_CHAWSCDR_AWFORD_Pos)#defineDFSDM_CHAWSCDR_AWFORD_0(0x1UL<<DFSDM_CHAWSCDR_AWFORD_Pos)#defineDFSDM_CHAWSCDR_AWFOSR_Pos(16U)#defineDFSDM_CHAWSCDR_AWFOSR_Msk(0x1FUL<<DFSDM_CHAWSCDR_AWFOSR_Pos)#defineDFSDM_CHAWSCDR_AWFOSRDFSDM_CHAWSCDR_AWFOSR_Msk#defineDFSDM_CHAWSCDR_BKSCD_Pos(12U)#defineDFSDM_CHAWSCDR_BKSCD_Msk(0xFUL<<DFSDM_CHAWSCDR_BKSCD_Pos)#defineDFSDM_CHAWSCDR_BKSCDDFSDM_CHAWSCDR_BKSCD_Msk#defineDFSDM_CHAWSCDR_SCDT_Pos(0U)#defineDFSDM_CHAWSCDR_SCDT_Msk(0xFFUL<<DFSDM_CHAWSCDR_SCDT_Pos)#defineDFSDM_CHAWSCDR_SCDTDFSDM_CHAWSCDR_SCDT_Msk#defineDFSDM_CHWDATR_WDATA_Pos(0U)#defineDFSDM_CHWDATR_WDATA_Msk(0xFFFFUL<<DFSDM_CHWDATR_WDATA_Pos)#defineDFSDM_CHWDATR_WDATADFSDM_CHWDATR_WDATA_Msk#defineDFSDM_CHDATINR_INDAT0_Pos(0U)#defineDFSDM_CHDATINR_INDAT0_Msk(0xFFFFUL<<DFSDM_CHDATINR_INDAT0_Pos)#defineDFSDM_CHDATINR_INDAT0DFSDM_CHDATINR_INDAT0_Msk#defineDFSDM_CHDATINR_INDAT1_Pos(16U)#defineDFSDM_CHDATINR_INDAT1_Msk(0xFFFFUL<<DFSDM_CHDATINR_INDAT1_Pos)#defineDFSDM_CHDATINR_INDAT1DFSDM_CHDATINR_INDAT1_Msk#defineDFSDM_FLTCR1_AWFSEL_Pos(30U)#defineDFSDM_FLTCR1_AWFSEL_Msk(0x1UL<<DFSDM_FLTCR1_AWFSEL_Pos)#defineDFSDM_FLTCR1_AWFSELDFSDM_FLTCR1_AWFSEL_Msk#defineDFSDM_FLTCR1_FAST_Pos(29U)#defineDFSDM_FLTCR1_FAST_Msk(0x1UL<<DFSDM_FLTCR1_FAST_Pos)#defineDFSDM_FLTCR1_FASTDFSDM_FLTCR1_FAST_Msk#defineDFSDM_FLTCR1_RCH_Pos(24U)#defineDFSDM_FLTCR1_RCH_Msk(0x7UL<<DFSDM_FLTCR1_RCH_Pos)#defineDFSDM_FLTCR1_RCHDFSDM_FLTCR1_RCH_Msk#defineDFSDM_FLTCR1_RDMAEN_Pos(21U)#defineDFSDM_FLTCR1_RDMAEN_Msk(0x1UL<<DFSDM_FLTCR1_RDMAEN_Pos)#defineDFSDM_FLTCR1_RDMAENDFSDM_FLTCR1_RDMAEN_Msk#defineDFSDM_FLTCR1_RSYNC_Pos(19U)#defineDFSDM_FLTCR1_RSYNC_Msk(0x1UL<<DFSDM_FLTCR1_RSYNC_Pos)#defineDFSDM_FLTCR1_RSYNCDFSDM_FLTCR1_RSYNC_Msk#defineDFSDM_FLTCR1_RCONT_Pos(18U)#defineDFSDM_FLTCR1_RCONT_Msk(0x1UL<<DFSDM_FLTCR1_RCONT_Pos)#defineDFSDM_FLTCR1_RCONTDFSDM_FLTCR1_RCONT_Msk#defineDFSDM_FLTCR1_RSWSTART_Pos(17U)#defineDFSDM_FLTCR1_RSWSTART_Msk(0x1UL<<DFSDM_FLTCR1_RSWSTART_Pos)#defineDFSDM_FLTCR1_RSWSTARTDFSDM_FLTCR1_RSWSTART_Msk#defineDFSDM_FLTCR1_JEXTEN_Pos(13U)#defineDFSDM_FLTCR1_JEXTEN_Msk(0x3UL<<DFSDM_FLTCR1_JEXTEN_Pos)#defineDFSDM_FLTCR1_JEXTENDFSDM_FLTCR1_JEXTEN_Msk#defineDFSDM_FLTCR1_JEXTEN_1(0x2UL<<DFSDM_FLTCR1_JEXTEN_Pos)#defineDFSDM_FLTCR1_JEXTEN_0(0x1UL<<DFSDM_FLTCR1_JEXTEN_Pos)#defineDFSDM_FLTCR1_JEXTSEL_Pos(8U)#defineDFSDM_FLTCR1_JEXTSEL_Msk(0x7UL<<DFSDM_FLTCR1_JEXTSEL_Pos)#defineDFSDM_FLTCR1_JEXTSELDFSDM_FLTCR1_JEXTSEL_Msk#defineDFSDM_FLTCR1_JEXTSEL_2(0x4UL<<DFSDM_FLTCR1_JEXTSEL_Pos)#defineDFSDM_FLTCR1_JEXTSEL_1(0x2UL<<DFSDM_FLTCR1_JEXTSEL_Pos)#defineDFSDM_FLTCR1_JEXTSEL_0(0x1UL<<DFSDM_FLTCR1_JEXTSEL_Pos)#defineDFSDM_FLTCR1_JDMAEN_Pos(5U)#defineDFSDM_FLTCR1_JDMAEN_Msk(0x1UL<<DFSDM_FLTCR1_JDMAEN_Pos)#defineDFSDM_FLTCR1_JDMAENDFSDM_FLTCR1_JDMAEN_Msk#defineDFSDM_FLTCR1_JSCAN_Pos(4U)#defineDFSDM_FLTCR1_JSCAN_Msk(0x1UL<<DFSDM_FLTCR1_JSCAN_Pos)#defineDFSDM_FLTCR1_JSCANDFSDM_FLTCR1_JSCAN_Msk#defineDFSDM_FLTCR1_JSYNC_Pos(3U)#defineDFSDM_FLTCR1_JSYNC_Msk(0x1UL<<DFSDM_FLTCR1_JSYNC_Pos)#defineDFSDM_FLTCR1_JSYNCDFSDM_FLTCR1_JSYNC_Msk#defineDFSDM_FLTCR1_JSWSTART_Pos(1U)#defineDFSDM_FLTCR1_JSWSTART_Msk(0x1UL<<DFSDM_FLTCR1_JSWSTART_Pos)#defineDFSDM_FLTCR1_JSWSTARTDFSDM_FLTCR1_JSWSTART_Msk#defineDFSDM_FLTCR1_DFEN_Pos(0U)#defineDFSDM_FLTCR1_DFEN_Msk(0x1UL<<DFSDM_FLTCR1_DFEN_Pos)#defineDFSDM_FLTCR1_DFENDFSDM_FLTCR1_DFEN_Msk#defineDFSDM_FLTCR2_AWDCH_Pos(16U)#defineDFSDM_FLTCR2_AWDCH_Msk(0xFFUL<<DFSDM_FLTCR2_AWDCH_Pos)#defineDFSDM_FLTCR2_AWDCHDFSDM_FLTCR2_AWDCH_Msk#defineDFSDM_FLTCR2_EXCH_Pos(8U)#defineDFSDM_FLTCR2_EXCH_Msk(0xFFUL<<DFSDM_FLTCR2_EXCH_Pos)#defineDFSDM_FLTCR2_EXCHDFSDM_FLTCR2_EXCH_Msk#defineDFSDM_FLTCR2_CKABIE_Pos(6U)#defineDFSDM_FLTCR2_CKABIE_Msk(0x1UL<<DFSDM_FLTCR2_CKABIE_Pos)#defineDFSDM_FLTCR2_CKABIEDFSDM_FLTCR2_CKABIE_Msk#defineDFSDM_FLTCR2_SCDIE_Pos(5U)#defineDFSDM_FLTCR2_SCDIE_Msk(0x1UL<<DFSDM_FLTCR2_SCDIE_Pos)#defineDFSDM_FLTCR2_SCDIEDFSDM_FLTCR2_SCDIE_Msk#defineDFSDM_FLTCR2_AWDIE_Pos(4U)#defineDFSDM_FLTCR2_AWDIE_Msk(0x1UL<<DFSDM_FLTCR2_AWDIE_Pos)#defineDFSDM_FLTCR2_AWDIEDFSDM_FLTCR2_AWDIE_Msk#defineDFSDM_FLTCR2_ROVRIE_Pos(3U)#defineDFSDM_FLTCR2_ROVRIE_Msk(0x1UL<<DFSDM_FLTCR2_ROVRIE_Pos)#defineDFSDM_FLTCR2_ROVRIEDFSDM_FLTCR2_ROVRIE_Msk#defineDFSDM_FLTCR2_JOVRIE_Pos(2U)#defineDFSDM_FLTCR2_JOVRIE_Msk(0x1UL<<DFSDM_FLTCR2_JOVRIE_Pos)#defineDFSDM_FLTCR2_JOVRIEDFSDM_FLTCR2_JOVRIE_Msk#defineDFSDM_FLTCR2_REOCIE_Pos(1U)#defineDFSDM_FLTCR2_REOCIE_Msk(0x1UL<<DFSDM_FLTCR2_REOCIE_Pos)#defineDFSDM_FLTCR2_REOCIEDFSDM_FLTCR2_REOCIE_Msk#defineDFSDM_FLTCR2_JEOCIE_Pos(0U)#defineDFSDM_FLTCR2_JEOCIE_Msk(0x1UL<<DFSDM_FLTCR2_JEOCIE_Pos)#defineDFSDM_FLTCR2_JEOCIEDFSDM_FLTCR2_JEOCIE_Msk#defineDFSDM_FLTISR_SCDF_Pos(24U)#defineDFSDM_FLTISR_SCDF_Msk(0xFFUL<<DFSDM_FLTISR_SCDF_Pos)#defineDFSDM_FLTISR_SCDFDFSDM_FLTISR_SCDF_Msk#defineDFSDM_FLTISR_CKABF_Pos(16U)#defineDFSDM_FLTISR_CKABF_Msk(0xFFUL<<DFSDM_FLTISR_CKABF_Pos)#defineDFSDM_FLTISR_CKABFDFSDM_FLTISR_CKABF_Msk#defineDFSDM_FLTISR_RCIP_Pos(14U)#defineDFSDM_FLTISR_RCIP_Msk(0x1UL<<DFSDM_FLTISR_RCIP_Pos)#defineDFSDM_FLTISR_RCIPDFSDM_FLTISR_RCIP_Msk#defineDFSDM_FLTISR_JCIP_Pos(13U)#defineDFSDM_FLTISR_JCIP_Msk(0x1UL<<DFSDM_FLTISR_JCIP_Pos)#defineDFSDM_FLTISR_JCIPDFSDM_FLTISR_JCIP_Msk#defineDFSDM_FLTISR_AWDF_Pos(4U)#defineDFSDM_FLTISR_AWDF_Msk(0x1UL<<DFSDM_FLTISR_AWDF_Pos)#defineDFSDM_FLTISR_AWDFDFSDM_FLTISR_AWDF_Msk#defineDFSDM_FLTISR_ROVRF_Pos(3U)#defineDFSDM_FLTISR_ROVRF_Msk(0x1UL<<DFSDM_FLTISR_ROVRF_Pos)#defineDFSDM_FLTISR_ROVRFDFSDM_FLTISR_ROVRF_Msk#defineDFSDM_FLTISR_JOVRF_Pos(2U)#defineDFSDM_FLTISR_JOVRF_Msk(0x1UL<<DFSDM_FLTISR_JOVRF_Pos)#defineDFSDM_FLTISR_JOVRFDFSDM_FLTISR_JOVRF_Msk#defineDFSDM_FLTISR_REOCF_Pos(1U)#defineDFSDM_FLTISR_REOCF_Msk(0x1UL<<DFSDM_FLTISR_REOCF_Pos)#defineDFSDM_FLTISR_REOCFDFSDM_FLTISR_REOCF_Msk#defineDFSDM_FLTISR_JEOCF_Pos(0U)#defineDFSDM_FLTISR_JEOCF_Msk(0x1UL<<DFSDM_FLTISR_JEOCF_Pos)#defineDFSDM_FLTISR_JEOCFDFSDM_FLTISR_JEOCF_Msk#defineDFSDM_FLTICR_CLRSCDF_Pos(24U)#defineDFSDM_FLTICR_CLRSCDF_Msk(0xFFUL<<DFSDM_FLTICR_CLRSCDF_Pos)#defineDFSDM_FLTICR_CLRSCDFDFSDM_FLTICR_CLRSCDF_Msk#defineDFSDM_FLTICR_CLRCKABF_Pos(16U)#defineDFSDM_FLTICR_CLRCKABF_Msk(0xFFUL<<DFSDM_FLTICR_CLRCKABF_Pos)#defineDFSDM_FLTICR_CLRCKABFDFSDM_FLTICR_CLRCKABF_Msk#defineDFSDM_FLTICR_CLRROVRF_Pos(3U)#defineDFSDM_FLTICR_CLRROVRF_Msk(0x1UL<<DFSDM_FLTICR_CLRROVRF_Pos)#defineDFSDM_FLTICR_CLRROVRFDFSDM_FLTICR_CLRROVRF_Msk#defineDFSDM_FLTICR_CLRJOVRF_Pos(2U)#defineDFSDM_FLTICR_CLRJOVRF_Msk(0x1UL<<DFSDM_FLTICR_CLRJOVRF_Pos)#defineDFSDM_FLTICR_CLRJOVRFDFSDM_FLTICR_CLRJOVRF_Msk#defineDFSDM_FLTJCHGR_JCHG_Pos(0U)#defineDFSDM_FLTJCHGR_JCHG_Msk(0xFFUL<<DFSDM_FLTJCHGR_JCHG_Pos)#defineDFSDM_FLTJCHGR_JCHGDFSDM_FLTJCHGR_JCHG_Msk#defineDFSDM_FLTFCR_FORD_Pos(29U)#defineDFSDM_FLTFCR_FORD_Msk(0x7UL<<DFSDM_FLTFCR_FORD_Pos)#defineDFSDM_FLTFCR_FORDDFSDM_FLTFCR_FORD_Msk#defineDFSDM_FLTFCR_FORD_2(0x4UL<<DFSDM_FLTFCR_FORD_Pos)#defineDFSDM_FLTFCR_FORD_1(0x2UL<<DFSDM_FLTFCR_FORD_Pos)#defineDFSDM_FLTFCR_FORD_0(0x1UL<<DFSDM_FLTFCR_FORD_Pos)#defineDFSDM_FLTFCR_FOSR_Pos(16U)#defineDFSDM_FLTFCR_FOSR_Msk(0x3FFUL<<DFSDM_FLTFCR_FOSR_Pos)#defineDFSDM_FLTFCR_FOSRDFSDM_FLTFCR_FOSR_Msk#defineDFSDM_FLTFCR_IOSR_Pos(0U)#defineDFSDM_FLTFCR_IOSR_Msk(0xFFUL<<DFSDM_FLTFCR_IOSR_Pos)#defineDFSDM_FLTFCR_IOSRDFSDM_FLTFCR_IOSR_Msk#defineDFSDM_FLTJDATAR_JDATA_Pos(8U)#defineDFSDM_FLTJDATAR_JDATA_Msk(0xFFFFFFUL<<DFSDM_FLTJDATAR_JDATA_Pos)#defineDFSDM_FLTJDATAR_JDATADFSDM_FLTJDATAR_JDATA_Msk#defineDFSDM_FLTJDATAR_JDATACH_Pos(0U)#defineDFSDM_FLTJDATAR_JDATACH_Msk(0x7UL<<DFSDM_FLTJDATAR_JDATACH_Pos)#defineDFSDM_FLTJDATAR_JDATACHDFSDM_FLTJDATAR_JDATACH_Msk#defineDFSDM_FLTRDATAR_RDATA_Pos(8U)#defineDFSDM_FLTRDATAR_RDATA_Msk(0xFFFFFFUL<<DFSDM_FLTRDATAR_RDATA_Pos)#defineDFSDM_FLTRDATAR_RDATADFSDM_FLTRDATAR_RDATA_Msk#defineDFSDM_FLTRDATAR_RPEND_Pos(4U)#defineDFSDM_FLTRDATAR_RPEND_Msk(0x1UL<<DFSDM_FLTRDATAR_RPEND_Pos)#defineDFSDM_FLTRDATAR_RPENDDFSDM_FLTRDATAR_RPEND_Msk#defineDFSDM_FLTRDATAR_RDATACH_Pos(0U)#defineDFSDM_FLTRDATAR_RDATACH_Msk(0x7UL<<DFSDM_FLTRDATAR_RDATACH_Pos)#defineDFSDM_FLTRDATAR_RDATACHDFSDM_FLTRDATAR_RDATACH_Msk#defineDFSDM_FLTAWHTR_AWHT_Pos(8U)#defineDFSDM_FLTAWHTR_AWHT_Msk(0xFFFFFFUL<<DFSDM_FLTAWHTR_AWHT_Pos)#defineDFSDM_FLTAWHTR_AWHTDFSDM_FLTAWHTR_AWHT_Msk#defineDFSDM_FLTAWHTR_BKAWH_Pos(0U)#defineDFSDM_FLTAWHTR_BKAWH_Msk(0xFUL<<DFSDM_FLTAWHTR_BKAWH_Pos)#defineDFSDM_FLTAWHTR_BKAWHDFSDM_FLTAWHTR_BKAWH_Msk#defineDFSDM_FLTAWLTR_AWLT_Pos(8U)#defineDFSDM_FLTAWLTR_AWLT_Msk(0xFFFFFFUL<<DFSDM_FLTAWLTR_AWLT_Pos)#defineDFSDM_FLTAWLTR_AWLTDFSDM_FLTAWLTR_AWLT_Msk#defineDFSDM_FLTAWLTR_BKAWL_Pos(0U)#defineDFSDM_FLTAWLTR_BKAWL_Msk(0xFUL<<DFSDM_FLTAWLTR_BKAWL_Pos)#defineDFSDM_FLTAWLTR_BKAWLDFSDM_FLTAWLTR_BKAWL_Msk#defineDFSDM_FLTAWSR_AWHTF_Pos(8U)#defineDFSDM_FLTAWSR_AWHTF_Msk(0xFFUL<<DFSDM_FLTAWSR_AWHTF_Pos)#defineDFSDM_FLTAWSR_AWHTFDFSDM_FLTAWSR_AWHTF_Msk#defineDFSDM_FLTAWSR_AWLTF_Pos(0U)#defineDFSDM_FLTAWSR_AWLTF_Msk(0xFFUL<<DFSDM_FLTAWSR_AWLTF_Pos)#defineDFSDM_FLTAWSR_AWLTFDFSDM_FLTAWSR_AWLTF_Msk#defineDFSDM_FLTAWCFR_CLRAWHTF_Pos(8U)#defineDFSDM_FLTAWCFR_CLRAWHTF_Msk(0xFFUL<<DFSDM_FLTAWCFR_CLRAWHTF_Pos)#defineDFSDM_FLTAWCFR_CLRAWHTFDFSDM_FLTAWCFR_CLRAWHTF_Msk#defineDFSDM_FLTAWCFR_CLRAWLTF_Pos(0U)#defineDFSDM_FLTAWCFR_CLRAWLTF_Msk(0xFFUL<<DFSDM_FLTAWCFR_CLRAWLTF_Pos)#defineDFSDM_FLTAWCFR_CLRAWLTFDFSDM_FLTAWCFR_CLRAWLTF_Msk#defineDFSDM_FLTEXMAX_EXMAX_Pos(8U)#defineDFSDM_FLTEXMAX_EXMAX_Msk(0xFFFFFFUL<<DFSDM_FLTEXMAX_EXMAX_Pos)#defineDFSDM_FLTEXMAX_EXMAXDFSDM_FLTEXMAX_EXMAX_Msk#defineDFSDM_FLTEXMAX_EXMAXCH_Pos(0U)#defineDFSDM_FLTEXMAX_EXMAXCH_Msk(0x7UL<<DFSDM_FLTEXMAX_EXMAXCH_Pos)#defineDFSDM_FLTEXMAX_EXMAXCHDFSDM_FLTEXMAX_EXMAXCH_Msk#defineDFSDM_FLTEXMIN_EXMIN_Pos(8U)#defineDFSDM_FLTEXMIN_EXMIN_Msk(0xFFFFFFUL<<DFSDM_FLTEXMIN_EXMIN_Pos)#defineDFSDM_FLTEXMIN_EXMINDFSDM_FLTEXMIN_EXMIN_Msk#defineDFSDM_FLTEXMIN_EXMINCH_Pos(0U)#defineDFSDM_FLTEXMIN_EXMINCH_Msk(0x7UL<<DFSDM_FLTEXMIN_EXMINCH_Pos)#defineDFSDM_FLTEXMIN_EXMINCHDFSDM_FLTEXMIN_EXMINCH_Msk#defineDFSDM_FLTCNVTIMR_CNVCNT_Pos(4U)#defineDFSDM_FLTCNVTIMR_CNVCNT_Msk(0xFFFFFFFUL<<DFSDM_FLTCNVTIMR_CNVCNT_Pos)#defineDFSDM_FLTCNVTIMR_CNVCNTDFSDM_FLTCNVTIMR_CNVCNT_Msk#defineDMA_ISR_GIF1_Pos(0U)#defineDMA_ISR_GIF1_Msk(0x1UL<<DMA_ISR_GIF1_Pos)#defineDMA_ISR_GIF1DMA_ISR_GIF1_Msk#defineDMA_ISR_TCIF1_Pos(1U)#defineDMA_ISR_TCIF1_Msk(0x1UL<<DMA_ISR_TCIF1_Pos)#defineDMA_ISR_TCIF1DMA_ISR_TCIF1_Msk#defineDMA_ISR_HTIF1_Pos(2U)#defineDMA_ISR_HTIF1_Msk(0x1UL<<DMA_ISR_HTIF1_Pos)#defineDMA_ISR_HTIF1DMA_ISR_HTIF1_Msk#defineDMA_ISR_TEIF1_Pos(3U)#defineDMA_ISR_TEIF1_Msk(0x1UL<<DMA_ISR_TEIF1_Pos)#defineDMA_ISR_TEIF1DMA_ISR_TEIF1_Msk#defineDMA_ISR_GIF2_Pos(4U)#defineDMA_ISR_GIF2_Msk(0x1UL<<DMA_ISR_GIF2_Pos)#defineDMA_ISR_GIF2DMA_ISR_GIF2_Msk#defineDMA_ISR_TCIF2_Pos(5U)#defineDMA_ISR_TCIF2_Msk(0x1UL<<DMA_ISR_TCIF2_Pos)#defineDMA_ISR_TCIF2DMA_ISR_TCIF2_Msk#defineDMA_ISR_HTIF2_Pos(6U)#defineDMA_ISR_HTIF2_Msk(0x1UL<<DMA_ISR_HTIF2_Pos)#defineDMA_ISR_HTIF2DMA_ISR_HTIF2_Msk#defineDMA_ISR_TEIF2_Pos(7U)#defineDMA_ISR_TEIF2_Msk(0x1UL<<DMA_ISR_TEIF2_Pos)#defineDMA_ISR_TEIF2DMA_ISR_TEIF2_Msk#defineDMA_ISR_GIF3_Pos(8U)#defineDMA_ISR_GIF3_Msk(0x1UL<<DMA_ISR_GIF3_Pos)#defineDMA_ISR_GIF3DMA_ISR_GIF3_Msk#defineDMA_ISR_TCIF3_Pos(9U)#defineDMA_ISR_TCIF3_Msk(0x1UL<<DMA_ISR_TCIF3_Pos)#defineDMA_ISR_TCIF3DMA_ISR_TCIF3_Msk#defineDMA_ISR_HTIF3_Pos(10U)#defineDMA_ISR_HTIF3_Msk(0x1UL<<DMA_ISR_HTIF3_Pos)#defineDMA_ISR_HTIF3DMA_ISR_HTIF3_Msk#defineDMA_ISR_TEIF3_Pos(11U)#defineDMA_ISR_TEIF3_Msk(0x1UL<<DMA_ISR_TEIF3_Pos)#defineDMA_ISR_TEIF3DMA_ISR_TEIF3_Msk#defineDMA_ISR_GIF4_Pos(12U)#defineDMA_ISR_GIF4_Msk(0x1UL<<DMA_ISR_GIF4_Pos)#defineDMA_ISR_GIF4DMA_ISR_GIF4_Msk#defineDMA_ISR_TCIF4_Pos(13U)#defineDMA_ISR_TCIF4_Msk(0x1UL<<DMA_ISR_TCIF4_Pos)#defineDMA_ISR_TCIF4DMA_ISR_TCIF4_Msk#defineDMA_ISR_HTIF4_Pos(14U)#defineDMA_ISR_HTIF4_Msk(0x1UL<<DMA_ISR_HTIF4_Pos)#defineDMA_ISR_HTIF4DMA_ISR_HTIF4_Msk#defineDMA_ISR_TEIF4_Pos(15U)#defineDMA_ISR_TEIF4_Msk(0x1UL<<DMA_ISR_TEIF4_Pos)#defineDMA_ISR_TEIF4DMA_ISR_TEIF4_Msk#defineDMA_ISR_GIF5_Pos(16U)#defineDMA_ISR_GIF5_Msk(0x1UL<<DMA_ISR_GIF5_Pos)#defineDMA_ISR_GIF5DMA_ISR_GIF5_Msk#defineDMA_ISR_TCIF5_Pos(17U)#defineDMA_ISR_TCIF5_Msk(0x1UL<<DMA_ISR_TCIF5_Pos)#defineDMA_ISR_TCIF5DMA_ISR_TCIF5_Msk#defineDMA_ISR_HTIF5_Pos(18U)#defineDMA_ISR_HTIF5_Msk(0x1UL<<DMA_ISR_HTIF5_Pos)#defineDMA_ISR_HTIF5DMA_ISR_HTIF5_Msk#defineDMA_ISR_TEIF5_Pos(19U)#defineDMA_ISR_TEIF5_Msk(0x1UL<<DMA_ISR_TEIF5_Pos)#defineDMA_ISR_TEIF5DMA_ISR_TEIF5_Msk#defineDMA_ISR_GIF6_Pos(20U)#defineDMA_ISR_GIF6_Msk(0x1UL<<DMA_ISR_GIF6_Pos)#defineDMA_ISR_GIF6DMA_ISR_GIF6_Msk#defineDMA_ISR_TCIF6_Pos(21U)#defineDMA_ISR_TCIF6_Msk(0x1UL<<DMA_ISR_TCIF6_Pos)#defineDMA_ISR_TCIF6DMA_ISR_TCIF6_Msk#defineDMA_ISR_HTIF6_Pos(22U)#defineDMA_ISR_HTIF6_Msk(0x1UL<<DMA_ISR_HTIF6_Pos)#defineDMA_ISR_HTIF6DMA_ISR_HTIF6_Msk#defineDMA_ISR_TEIF6_Pos(23U)#defineDMA_ISR_TEIF6_Msk(0x1UL<<DMA_ISR_TEIF6_Pos)#defineDMA_ISR_TEIF6DMA_ISR_TEIF6_Msk#defineDMA_ISR_GIF7_Pos(24U)#defineDMA_ISR_GIF7_Msk(0x1UL<<DMA_ISR_GIF7_Pos)#defineDMA_ISR_GIF7DMA_ISR_GIF7_Msk#defineDMA_ISR_TCIF7_Pos(25U)#defineDMA_ISR_TCIF7_Msk(0x1UL<<DMA_ISR_TCIF7_Pos)#defineDMA_ISR_TCIF7DMA_ISR_TCIF7_Msk#defineDMA_ISR_HTIF7_Pos(26U)#defineDMA_ISR_HTIF7_Msk(0x1UL<<DMA_ISR_HTIF7_Pos)#defineDMA_ISR_HTIF7DMA_ISR_HTIF7_Msk#defineDMA_ISR_TEIF7_Pos(27U)#defineDMA_ISR_TEIF7_Msk(0x1UL<<DMA_ISR_TEIF7_Pos)#defineDMA_ISR_TEIF7DMA_ISR_TEIF7_Msk#defineDMA_IFCR_CGIF1_Pos(0U)#defineDMA_IFCR_CGIF1_Msk(0x1UL<<DMA_IFCR_CGIF1_Pos)#defineDMA_IFCR_CGIF1DMA_IFCR_CGIF1_Msk#defineDMA_IFCR_CTCIF1_Pos(1U)#defineDMA_IFCR_CTCIF1_Msk(0x1UL<<DMA_IFCR_CTCIF1_Pos)#defineDMA_IFCR_CTCIF1DMA_IFCR_CTCIF1_Msk#defineDMA_IFCR_CHTIF1_Pos(2U)#defineDMA_IFCR_CHTIF1_Msk(0x1UL<<DMA_IFCR_CHTIF1_Pos)#defineDMA_IFCR_CHTIF1DMA_IFCR_CHTIF1_Msk#defineDMA_IFCR_CTEIF1_Pos(3U)#defineDMA_IFCR_CTEIF1_Msk(0x1UL<<DMA_IFCR_CTEIF1_Pos)#defineDMA_IFCR_CTEIF1DMA_IFCR_CTEIF1_Msk#defineDMA_IFCR_CGIF2_Pos(4U)#defineDMA_IFCR_CGIF2_Msk(0x1UL<<DMA_IFCR_CGIF2_Pos)#defineDMA_IFCR_CGIF2DMA_IFCR_CGIF2_Msk#defineDMA_IFCR_CTCIF2_Pos(5U)#defineDMA_IFCR_CTCIF2_Msk(0x1UL<<DMA_IFCR_CTCIF2_Pos)#defineDMA_IFCR_CTCIF2DMA_IFCR_CTCIF2_Msk#defineDMA_IFCR_CHTIF2_Pos(6U)#defineDMA_IFCR_CHTIF2_Msk(0x1UL<<DMA_IFCR_CHTIF2_Pos)#defineDMA_IFCR_CHTIF2DMA_IFCR_CHTIF2_Msk#defineDMA_IFCR_CTEIF2_Pos(7U)#defineDMA_IFCR_CTEIF2_Msk(0x1UL<<DMA_IFCR_CTEIF2_Pos)#defineDMA_IFCR_CTEIF2DMA_IFCR_CTEIF2_Msk#defineDMA_IFCR_CGIF3_Pos(8U)#defineDMA_IFCR_CGIF3_Msk(0x1UL<<DMA_IFCR_CGIF3_Pos)#defineDMA_IFCR_CGIF3DMA_IFCR_CGIF3_Msk#defineDMA_IFCR_CTCIF3_Pos(9U)#defineDMA_IFCR_CTCIF3_Msk(0x1UL<<DMA_IFCR_CTCIF3_Pos)#defineDMA_IFCR_CTCIF3DMA_IFCR_CTCIF3_Msk#defineDMA_IFCR_CHTIF3_Pos(10U)#defineDMA_IFCR_CHTIF3_Msk(0x1UL<<DMA_IFCR_CHTIF3_Pos)#defineDMA_IFCR_CHTIF3DMA_IFCR_CHTIF3_Msk#defineDMA_IFCR_CTEIF3_Pos(11U)#defineDMA_IFCR_CTEIF3_Msk(0x1UL<<DMA_IFCR_CTEIF3_Pos)#defineDMA_IFCR_CTEIF3DMA_IFCR_CTEIF3_Msk#defineDMA_IFCR_CGIF4_Pos(12U)#defineDMA_IFCR_CGIF4_Msk(0x1UL<<DMA_IFCR_CGIF4_Pos)#defineDMA_IFCR_CGIF4DMA_IFCR_CGIF4_Msk#defineDMA_IFCR_CTCIF4_Pos(13U)#defineDMA_IFCR_CTCIF4_Msk(0x1UL<<DMA_IFCR_CTCIF4_Pos)#defineDMA_IFCR_CTCIF4DMA_IFCR_CTCIF4_Msk#defineDMA_IFCR_CHTIF4_Pos(14U)#defineDMA_IFCR_CHTIF4_Msk(0x1UL<<DMA_IFCR_CHTIF4_Pos)#defineDMA_IFCR_CHTIF4DMA_IFCR_CHTIF4_Msk#defineDMA_IFCR_CTEIF4_Pos(15U)#defineDMA_IFCR_CTEIF4_Msk(0x1UL<<DMA_IFCR_CTEIF4_Pos)#defineDMA_IFCR_CTEIF4DMA_IFCR_CTEIF4_Msk#defineDMA_IFCR_CGIF5_Pos(16U)#defineDMA_IFCR_CGIF5_Msk(0x1UL<<DMA_IFCR_CGIF5_Pos)#defineDMA_IFCR_CGIF5DMA_IFCR_CGIF5_Msk#defineDMA_IFCR_CTCIF5_Pos(17U)#defineDMA_IFCR_CTCIF5_Msk(0x1UL<<DMA_IFCR_CTCIF5_Pos)#defineDMA_IFCR_CTCIF5DMA_IFCR_CTCIF5_Msk#defineDMA_IFCR_CHTIF5_Pos(18U)#defineDMA_IFCR_CHTIF5_Msk(0x1UL<<DMA_IFCR_CHTIF5_Pos)#defineDMA_IFCR_CHTIF5DMA_IFCR_CHTIF5_Msk#defineDMA_IFCR_CTEIF5_Pos(19U)#defineDMA_IFCR_CTEIF5_Msk(0x1UL<<DMA_IFCR_CTEIF5_Pos)#defineDMA_IFCR_CTEIF5DMA_IFCR_CTEIF5_Msk#defineDMA_IFCR_CGIF6_Pos(20U)#defineDMA_IFCR_CGIF6_Msk(0x1UL<<DMA_IFCR_CGIF6_Pos)#defineDMA_IFCR_CGIF6DMA_IFCR_CGIF6_Msk#defineDMA_IFCR_CTCIF6_Pos(21U)#defineDMA_IFCR_CTCIF6_Msk(0x1UL<<DMA_IFCR_CTCIF6_Pos)#defineDMA_IFCR_CTCIF6DMA_IFCR_CTCIF6_Msk#defineDMA_IFCR_CHTIF6_Pos(22U)#defineDMA_IFCR_CHTIF6_Msk(0x1UL<<DMA_IFCR_CHTIF6_Pos)#defineDMA_IFCR_CHTIF6DMA_IFCR_CHTIF6_Msk#defineDMA_IFCR_CTEIF6_Pos(23U)#defineDMA_IFCR_CTEIF6_Msk(0x1UL<<DMA_IFCR_CTEIF6_Pos)#defineDMA_IFCR_CTEIF6DMA_IFCR_CTEIF6_Msk#defineDMA_IFCR_CGIF7_Pos(24U)#defineDMA_IFCR_CGIF7_Msk(0x1UL<<DMA_IFCR_CGIF7_Pos)#defineDMA_IFCR_CGIF7DMA_IFCR_CGIF7_Msk#defineDMA_IFCR_CTCIF7_Pos(25U)#defineDMA_IFCR_CTCIF7_Msk(0x1UL<<DMA_IFCR_CTCIF7_Pos)#defineDMA_IFCR_CTCIF7DMA_IFCR_CTCIF7_Msk#defineDMA_IFCR_CHTIF7_Pos(26U)#defineDMA_IFCR_CHTIF7_Msk(0x1UL<<DMA_IFCR_CHTIF7_Pos)#defineDMA_IFCR_CHTIF7DMA_IFCR_CHTIF7_Msk#defineDMA_IFCR_CTEIF7_Pos(27U)#defineDMA_IFCR_CTEIF7_Msk(0x1UL<<DMA_IFCR_CTEIF7_Pos)#defineDMA_IFCR_CTEIF7DMA_IFCR_CTEIF7_Msk#defineDMA_CCR_EN_Pos(0U)#defineDMA_CCR_EN_Msk(0x1UL<<DMA_CCR_EN_Pos)#defineDMA_CCR_ENDMA_CCR_EN_Msk#defineDMA_CCR_TCIE_Pos(1U)#defineDMA_CCR_TCIE_Msk(0x1UL<<DMA_CCR_TCIE_Pos)#defineDMA_CCR_TCIEDMA_CCR_TCIE_Msk#defineDMA_CCR_HTIE_Pos(2U)#defineDMA_CCR_HTIE_Msk(0x1UL<<DMA_CCR_HTIE_Pos)#defineDMA_CCR_HTIEDMA_CCR_HTIE_Msk#defineDMA_CCR_TEIE_Pos(3U)#defineDMA_CCR_TEIE_Msk(0x1UL<<DMA_CCR_TEIE_Pos)#defineDMA_CCR_TEIEDMA_CCR_TEIE_Msk#defineDMA_CCR_DIR_Pos(4U)#defineDMA_CCR_DIR_Msk(0x1UL<<DMA_CCR_DIR_Pos)#defineDMA_CCR_DIRDMA_CCR_DIR_Msk#defineDMA_CCR_CIRC_Pos(5U)#defineDMA_CCR_CIRC_Msk(0x1UL<<DMA_CCR_CIRC_Pos)#defineDMA_CCR_CIRCDMA_CCR_CIRC_Msk#defineDMA_CCR_PINC_Pos(6U)#defineDMA_CCR_PINC_Msk(0x1UL<<DMA_CCR_PINC_Pos)#defineDMA_CCR_PINCDMA_CCR_PINC_Msk#defineDMA_CCR_MINC_Pos(7U)#defineDMA_CCR_MINC_Msk(0x1UL<<DMA_CCR_MINC_Pos)#defineDMA_CCR_MINCDMA_CCR_MINC_Msk#defineDMA_CCR_PSIZE_Pos(8U)#defineDMA_CCR_PSIZE_Msk(0x3UL<<DMA_CCR_PSIZE_Pos)#defineDMA_CCR_PSIZEDMA_CCR_PSIZE_Msk#defineDMA_CCR_PSIZE_0(0x1UL<<DMA_CCR_PSIZE_Pos)#defineDMA_CCR_PSIZE_1(0x2UL<<DMA_CCR_PSIZE_Pos)#defineDMA_CCR_MSIZE_Pos(10U)#defineDMA_CCR_MSIZE_Msk(0x3UL<<DMA_CCR_MSIZE_Pos)#defineDMA_CCR_MSIZEDMA_CCR_MSIZE_Msk#defineDMA_CCR_MSIZE_0(0x1UL<<DMA_CCR_MSIZE_Pos)#defineDMA_CCR_MSIZE_1(0x2UL<<DMA_CCR_MSIZE_Pos)#defineDMA_CCR_PL_Pos(12U)#defineDMA_CCR_PL_Msk(0x3UL<<DMA_CCR_PL_Pos)#defineDMA_CCR_PLDMA_CCR_PL_Msk#defineDMA_CCR_PL_0(0x1UL<<DMA_CCR_PL_Pos)#defineDMA_CCR_PL_1(0x2UL<<DMA_CCR_PL_Pos)#defineDMA_CCR_MEM2MEM_Pos(14U)#defineDMA_CCR_MEM2MEM_Msk(0x1UL<<DMA_CCR_MEM2MEM_Pos)#defineDMA_CCR_MEM2MEMDMA_CCR_MEM2MEM_Msk#defineDMA_CNDTR_NDT_Pos(0U)#defineDMA_CNDTR_NDT_Msk(0xFFFFUL<<DMA_CNDTR_NDT_Pos)#defineDMA_CNDTR_NDTDMA_CNDTR_NDT_Msk#defineDMA_CPAR_PA_Pos(0U)#defineDMA_CPAR_PA_Msk(0xFFFFFFFFUL<<DMA_CPAR_PA_Pos)#defineDMA_CPAR_PADMA_CPAR_PA_Msk#defineDMA_CMAR_MA_Pos(0U)#defineDMA_CMAR_MA_Msk(0xFFFFFFFFUL<<DMA_CMAR_MA_Pos)#defineDMA_CMAR_MADMA_CMAR_MA_Msk#defineDMA_CSELR_C1S_Pos(0U)#defineDMA_CSELR_C1S_Msk(0xFUL<<DMA_CSELR_C1S_Pos)#defineDMA_CSELR_C1SDMA_CSELR_C1S_Msk#defineDMA_CSELR_C2S_Pos(4U)#defineDMA_CSELR_C2S_Msk(0xFUL<<DMA_CSELR_C2S_Pos)#defineDMA_CSELR_C2SDMA_CSELR_C2S_Msk#defineDMA_CSELR_C3S_Pos(8U)#defineDMA_CSELR_C3S_Msk(0xFUL<<DMA_CSELR_C3S_Pos)#defineDMA_CSELR_C3SDMA_CSELR_C3S_Msk#defineDMA_CSELR_C4S_Pos(12U)#defineDMA_CSELR_C4S_Msk(0xFUL<<DMA_CSELR_C4S_Pos)#defineDMA_CSELR_C4SDMA_CSELR_C4S_Msk#defineDMA_CSELR_C5S_Pos(16U)#defineDMA_CSELR_C5S_Msk(0xFUL<<DMA_CSELR_C5S_Pos)#defineDMA_CSELR_C5SDMA_CSELR_C5S_Msk#defineDMA_CSELR_C6S_Pos(20U)#defineDMA_CSELR_C6S_Msk(0xFUL<<DMA_CSELR_C6S_Pos)#defineDMA_CSELR_C6SDMA_CSELR_C6S_Msk#defineDMA_CSELR_C7S_Pos(24U)#defineDMA_CSELR_C7S_Msk(0xFUL<<DMA_CSELR_C7S_Pos)#defineDMA_CSELR_C7SDMA_CSELR_C7S_Msk#defineDMA2D_CR_START_Pos(0U)#defineDMA2D_CR_START_Msk(0x1UL<<DMA2D_CR_START_Pos)#defineDMA2D_CR_STARTDMA2D_CR_START_Msk#defineDMA2D_CR_SUSP_Pos(1U)#defineDMA2D_CR_SUSP_Msk(0x1UL<<DMA2D_CR_SUSP_Pos)#defineDMA2D_CR_SUSPDMA2D_CR_SUSP_Msk#defineDMA2D_CR_ABORT_Pos(2U)#defineDMA2D_CR_ABORT_Msk(0x1UL<<DMA2D_CR_ABORT_Pos)#defineDMA2D_CR_ABORTDMA2D_CR_ABORT_Msk#defineDMA2D_CR_TEIE_Pos(8U)#defineDMA2D_CR_TEIE_Msk(0x1UL<<DMA2D_CR_TEIE_Pos)#defineDMA2D_CR_TEIEDMA2D_CR_TEIE_Msk#defineDMA2D_CR_TCIE_Pos(9U)#defineDMA2D_CR_TCIE_Msk(0x1UL<<DMA2D_CR_TCIE_Pos)#defineDMA2D_CR_TCIEDMA2D_CR_TCIE_Msk#defineDMA2D_CR_TWIE_Pos(10U)#defineDMA2D_CR_TWIE_Msk(0x1UL<<DMA2D_CR_TWIE_Pos)#defineDMA2D_CR_TWIEDMA2D_CR_TWIE_Msk#defineDMA2D_CR_CAEIE_Pos(11U)#defineDMA2D_CR_CAEIE_Msk(0x1UL<<DMA2D_CR_CAEIE_Pos)#defineDMA2D_CR_CAEIEDMA2D_CR_CAEIE_Msk#defineDMA2D_CR_CTCIE_Pos(12U)#defineDMA2D_CR_CTCIE_Msk(0x1UL<<DMA2D_CR_CTCIE_Pos)#defineDMA2D_CR_CTCIEDMA2D_CR_CTCIE_Msk#defineDMA2D_CR_CEIE_Pos(13U)#defineDMA2D_CR_CEIE_Msk(0x1UL<<DMA2D_CR_CEIE_Pos)#defineDMA2D_CR_CEIEDMA2D_CR_CEIE_Msk#defineDMA2D_CR_MODE_Pos(16U)#defineDMA2D_CR_MODE_Msk(0x3UL<<DMA2D_CR_MODE_Pos)#defineDMA2D_CR_MODEDMA2D_CR_MODE_Msk#defineDMA2D_CR_MODE_0(0x1UL<<DMA2D_CR_MODE_Pos)#defineDMA2D_CR_MODE_1(0x2UL<<DMA2D_CR_MODE_Pos)#defineDMA2D_ISR_TEIF_Pos(0U)#defineDMA2D_ISR_TEIF_Msk(0x1UL<<DMA2D_ISR_TEIF_Pos)#defineDMA2D_ISR_TEIFDMA2D_ISR_TEIF_Msk#defineDMA2D_ISR_TCIF_Pos(1U)#defineDMA2D_ISR_TCIF_Msk(0x1UL<<DMA2D_ISR_TCIF_Pos)#defineDMA2D_ISR_TCIFDMA2D_ISR_TCIF_Msk#defineDMA2D_ISR_TWIF_Pos(2U)#defineDMA2D_ISR_TWIF_Msk(0x1UL<<DMA2D_ISR_TWIF_Pos)#defineDMA2D_ISR_TWIFDMA2D_ISR_TWIF_Msk#defineDMA2D_ISR_CAEIF_Pos(3U)#defineDMA2D_ISR_CAEIF_Msk(0x1UL<<DMA2D_ISR_CAEIF_Pos)#defineDMA2D_ISR_CAEIFDMA2D_ISR_CAEIF_Msk#defineDMA2D_ISR_CTCIF_Pos(4U)#defineDMA2D_ISR_CTCIF_Msk(0x1UL<<DMA2D_ISR_CTCIF_Pos)#defineDMA2D_ISR_CTCIFDMA2D_ISR_CTCIF_Msk#defineDMA2D_ISR_CEIF_Pos(5U)#defineDMA2D_ISR_CEIF_Msk(0x1UL<<DMA2D_ISR_CEIF_Pos)#defineDMA2D_ISR_CEIFDMA2D_ISR_CEIF_Msk#defineDMA2D_IFCR_CTEIF_Pos(0U)#defineDMA2D_IFCR_CTEIF_Msk(0x1UL<<DMA2D_IFCR_CTEIF_Pos)#defineDMA2D_IFCR_CTEIFDMA2D_IFCR_CTEIF_Msk#defineDMA2D_IFCR_CTCIF_Pos(1U)#defineDMA2D_IFCR_CTCIF_Msk(0x1UL<<DMA2D_IFCR_CTCIF_Pos)#defineDMA2D_IFCR_CTCIFDMA2D_IFCR_CTCIF_Msk#defineDMA2D_IFCR_CTWIF_Pos(2U)#defineDMA2D_IFCR_CTWIF_Msk(0x1UL<<DMA2D_IFCR_CTWIF_Pos)#defineDMA2D_IFCR_CTWIFDMA2D_IFCR_CTWIF_Msk#defineDMA2D_IFCR_CAECIF_Pos(3U)#defineDMA2D_IFCR_CAECIF_Msk(0x1UL<<DMA2D_IFCR_CAECIF_Pos)#defineDMA2D_IFCR_CAECIFDMA2D_IFCR_CAECIF_Msk#defineDMA2D_IFCR_CCTCIF_Pos(4U)#defineDMA2D_IFCR_CCTCIF_Msk(0x1UL<<DMA2D_IFCR_CCTCIF_Pos)#defineDMA2D_IFCR_CCTCIFDMA2D_IFCR_CCTCIF_Msk#defineDMA2D_IFCR_CCEIF_Pos(5U)#defineDMA2D_IFCR_CCEIF_Msk(0x1UL<<DMA2D_IFCR_CCEIF_Pos)#defineDMA2D_IFCR_CCEIFDMA2D_IFCR_CCEIF_Msk#defineDMA2D_FGMAR_MA_Pos(0U)#defineDMA2D_FGMAR_MA_Msk(0xFFFFFFFFUL<<DMA2D_FGMAR_MA_Pos)#defineDMA2D_FGMAR_MADMA2D_FGMAR_MA_Msk#defineDMA2D_FGOR_LO_Pos(0U)#defineDMA2D_FGOR_LO_Msk(0x3FFFUL<<DMA2D_FGOR_LO_Pos)#defineDMA2D_FGOR_LODMA2D_FGOR_LO_Msk#defineDMA2D_BGMAR_MA_Pos(0U)#defineDMA2D_BGMAR_MA_Msk(0xFFFFFFFFUL<<DMA2D_BGMAR_MA_Pos)#defineDMA2D_BGMAR_MADMA2D_BGMAR_MA_Msk#defineDMA2D_BGOR_LO_Pos(0U)#defineDMA2D_BGOR_LO_Msk(0x3FFFUL<<DMA2D_BGOR_LO_Pos)#defineDMA2D_BGOR_LODMA2D_BGOR_LO_Msk#defineDMA2D_FGPFCCR_CM_Pos(0U)#defineDMA2D_FGPFCCR_CM_Msk(0xFUL<<DMA2D_FGPFCCR_CM_Pos)#defineDMA2D_FGPFCCR_CMDMA2D_FGPFCCR_CM_Msk#defineDMA2D_FGPFCCR_CM_0(0x1UL<<DMA2D_FGPFCCR_CM_Pos)#defineDMA2D_FGPFCCR_CM_1(0x2UL<<DMA2D_FGPFCCR_CM_Pos)#defineDMA2D_FGPFCCR_CM_2(0x4UL<<DMA2D_FGPFCCR_CM_Pos)#defineDMA2D_FGPFCCR_CM_3(0x8UL<<DMA2D_FGPFCCR_CM_Pos)#defineDMA2D_FGPFCCR_CCM_Pos(4U)#defineDMA2D_FGPFCCR_CCM_Msk(0x1UL<<DMA2D_FGPFCCR_CCM_Pos)#defineDMA2D_FGPFCCR_CCMDMA2D_FGPFCCR_CCM_Msk#defineDMA2D_FGPFCCR_START_Pos(5U)#defineDMA2D_FGPFCCR_START_Msk(0x1UL<<DMA2D_FGPFCCR_START_Pos)#defineDMA2D_FGPFCCR_STARTDMA2D_FGPFCCR_START_Msk#defineDMA2D_FGPFCCR_CS_Pos(8U)#defineDMA2D_FGPFCCR_CS_Msk(0xFFUL<<DMA2D_FGPFCCR_CS_Pos)#defineDMA2D_FGPFCCR_CSDMA2D_FGPFCCR_CS_Msk#defineDMA2D_FGPFCCR_AM_Pos(16U)#defineDMA2D_FGPFCCR_AM_Msk(0x3UL<<DMA2D_FGPFCCR_AM_Pos)#defineDMA2D_FGPFCCR_AMDMA2D_FGPFCCR_AM_Msk#defineDMA2D_FGPFCCR_AM_0(0x1UL<<DMA2D_FGPFCCR_AM_Pos)#defineDMA2D_FGPFCCR_AM_1(0x2UL<<DMA2D_FGPFCCR_AM_Pos)#defineDMA2D_FGPFCCR_AI_Pos(20U)#defineDMA2D_FGPFCCR_AI_Msk(0x1UL<<DMA2D_FGPFCCR_AI_Pos)#defineDMA2D_FGPFCCR_AIDMA2D_FGPFCCR_AI_Msk#defineDMA2D_FGPFCCR_RBS_Pos(21U)#defineDMA2D_FGPFCCR_RBS_Msk(0x1UL<<DMA2D_FGPFCCR_RBS_Pos)#defineDMA2D_FGPFCCR_RBSDMA2D_FGPFCCR_RBS_Msk#defineDMA2D_FGPFCCR_ALPHA_Pos(24U)#defineDMA2D_FGPFCCR_ALPHA_Msk(0xFFUL<<DMA2D_FGPFCCR_ALPHA_Pos)#defineDMA2D_FGPFCCR_ALPHADMA2D_FGPFCCR_ALPHA_Msk#defineDMA2D_FGCOLR_BLUE_Pos(0U)#defineDMA2D_FGCOLR_BLUE_Msk(0xFFUL<<DMA2D_FGCOLR_BLUE_Pos)#defineDMA2D_FGCOLR_BLUEDMA2D_FGCOLR_BLUE_Msk#defineDMA2D_FGCOLR_GREEN_Pos(8U)#defineDMA2D_FGCOLR_GREEN_Msk(0xFFUL<<DMA2D_FGCOLR_GREEN_Pos)#defineDMA2D_FGCOLR_GREENDMA2D_FGCOLR_GREEN_Msk#defineDMA2D_FGCOLR_RED_Pos(16U)#defineDMA2D_FGCOLR_RED_Msk(0xFFUL<<DMA2D_FGCOLR_RED_Pos)#defineDMA2D_FGCOLR_REDDMA2D_FGCOLR_RED_Msk#defineDMA2D_BGPFCCR_CM_Pos(0U)#defineDMA2D_BGPFCCR_CM_Msk(0xFUL<<DMA2D_BGPFCCR_CM_Pos)#defineDMA2D_BGPFCCR_CMDMA2D_BGPFCCR_CM_Msk#defineDMA2D_BGPFCCR_CM_0(0x1UL<<DMA2D_BGPFCCR_CM_Pos)#defineDMA2D_BGPFCCR_CM_1(0x2UL<<DMA2D_BGPFCCR_CM_Pos)#defineDMA2D_BGPFCCR_CM_2(0x4UL<<DMA2D_BGPFCCR_CM_Pos)#defineDMA2D_BGPFCCR_CM_3(0x8UL<<DMA2D_BGPFCCR_CM_Pos)#defineDMA2D_BGPFCCR_CCM_Pos(4U)#defineDMA2D_BGPFCCR_CCM_Msk(0x1UL<<DMA2D_BGPFCCR_CCM_Pos)#defineDMA2D_BGPFCCR_CCMDMA2D_BGPFCCR_CCM_Msk#defineDMA2D_BGPFCCR_START_Pos(5U)#defineDMA2D_BGPFCCR_START_Msk(0x1UL<<DMA2D_BGPFCCR_START_Pos)#defineDMA2D_BGPFCCR_STARTDMA2D_BGPFCCR_START_Msk#defineDMA2D_BGPFCCR_CS_Pos(8U)#defineDMA2D_BGPFCCR_CS_Msk(0xFFUL<<DMA2D_BGPFCCR_CS_Pos)#defineDMA2D_BGPFCCR_CSDMA2D_BGPFCCR_CS_Msk#defineDMA2D_BGPFCCR_AM_Pos(16U)#defineDMA2D_BGPFCCR_AM_Msk(0x3UL<<DMA2D_BGPFCCR_AM_Pos)#defineDMA2D_BGPFCCR_AMDMA2D_BGPFCCR_AM_Msk#defineDMA2D_BGPFCCR_AM_0(0x1UL<<DMA2D_BGPFCCR_AM_Pos)#defineDMA2D_BGPFCCR_AM_1(0x2UL<<DMA2D_BGPFCCR_AM_Pos)#defineDMA2D_BGPFCCR_AI_Pos(20U)#defineDMA2D_BGPFCCR_AI_Msk(0x1UL<<DMA2D_BGPFCCR_AI_Pos)#defineDMA2D_BGPFCCR_AIDMA2D_BGPFCCR_AI_Msk#defineDMA2D_BGPFCCR_RBS_Pos(21U)#defineDMA2D_BGPFCCR_RBS_Msk(0x1UL<<DMA2D_BGPFCCR_RBS_Pos)#defineDMA2D_BGPFCCR_RBSDMA2D_BGPFCCR_RBS_Msk#defineDMA2D_BGPFCCR_ALPHA_Pos(24U)#defineDMA2D_BGPFCCR_ALPHA_Msk(0xFFUL<<DMA2D_BGPFCCR_ALPHA_Pos)#defineDMA2D_BGPFCCR_ALPHADMA2D_BGPFCCR_ALPHA_Msk#defineDMA2D_BGCOLR_BLUE_Pos(0U)#defineDMA2D_BGCOLR_BLUE_Msk(0xFFUL<<DMA2D_BGCOLR_BLUE_Pos)#defineDMA2D_BGCOLR_BLUEDMA2D_BGCOLR_BLUE_Msk#defineDMA2D_BGCOLR_GREEN_Pos(8U)#defineDMA2D_BGCOLR_GREEN_Msk(0xFFUL<<DMA2D_BGCOLR_GREEN_Pos)#defineDMA2D_BGCOLR_GREENDMA2D_BGCOLR_GREEN_Msk#defineDMA2D_BGCOLR_RED_Pos(16U)#defineDMA2D_BGCOLR_RED_Msk(0xFFUL<<DMA2D_BGCOLR_RED_Pos)#defineDMA2D_BGCOLR_REDDMA2D_BGCOLR_RED_Msk#defineDMA2D_FGCMAR_MA_Pos(0U)#defineDMA2D_FGCMAR_MA_Msk(0xFFFFFFFFUL<<DMA2D_FGCMAR_MA_Pos)#defineDMA2D_FGCMAR_MADMA2D_FGCMAR_MA_Msk#defineDMA2D_BGCMAR_MA_Pos(0U)#defineDMA2D_BGCMAR_MA_Msk(0xFFFFFFFFUL<<DMA2D_BGCMAR_MA_Pos)#defineDMA2D_BGCMAR_MADMA2D_BGCMAR_MA_Msk#defineDMA2D_OPFCCR_CM_Pos(0U)#defineDMA2D_OPFCCR_CM_Msk(0x7UL<<DMA2D_OPFCCR_CM_Pos)#defineDMA2D_OPFCCR_CMDMA2D_OPFCCR_CM_Msk#defineDMA2D_OPFCCR_CM_0(0x1UL<<DMA2D_OPFCCR_CM_Pos)#defineDMA2D_OPFCCR_CM_1(0x2UL<<DMA2D_OPFCCR_CM_Pos)#defineDMA2D_OPFCCR_CM_2(0x4UL<<DMA2D_OPFCCR_CM_Pos)#defineDMA2D_OPFCCR_AI_Pos(20U)#defineDMA2D_OPFCCR_AI_Msk(0x1UL<<DMA2D_OPFCCR_AI_Pos)#defineDMA2D_OPFCCR_AIDMA2D_OPFCCR_AI_Msk#defineDMA2D_OPFCCR_RBS_Pos(21U)#defineDMA2D_OPFCCR_RBS_Msk(0x1UL<<DMA2D_OPFCCR_RBS_Pos)#defineDMA2D_OPFCCR_RBSDMA2D_OPFCCR_RBS_Msk#defineDMA2D_OCOLR_BLUE_1(0x000000FFUL)#defineDMA2D_OCOLR_GREEN_1(0x0000FF00UL)#defineDMA2D_OCOLR_RED_1(0x00FF0000UL)#defineDMA2D_OCOLR_ALPHA_1(0xFF000000UL)#defineDMA2D_OCOLR_BLUE_2(0x0000001FUL)#defineDMA2D_OCOLR_GREEN_2(0x000007E0UL)#defineDMA2D_OCOLR_RED_2(0x0000F800UL)#defineDMA2D_OCOLR_BLUE_3(0x0000001FUL)#defineDMA2D_OCOLR_GREEN_3(0x000003E0UL)#defineDMA2D_OCOLR_RED_3(0x00007C00UL)#defineDMA2D_OCOLR_ALPHA_3(0x00008000UL)#defineDMA2D_OCOLR_BLUE_4(0x0000000FUL)#defineDMA2D_OCOLR_GREEN_4(0x000000F0UL)#defineDMA2D_OCOLR_RED_4(0x00000F00UL)#defineDMA2D_OCOLR_ALPHA_4(0x0000F000UL)#defineDMA2D_OMAR_MA_Pos(0U)#defineDMA2D_OMAR_MA_Msk(0xFFFFFFFFUL<<DMA2D_OMAR_MA_Pos)#defineDMA2D_OMAR_MADMA2D_OMAR_MA_Msk#defineDMA2D_OOR_LO_Pos(0U)#defineDMA2D_OOR_LO_Msk(0x3FFFUL<<DMA2D_OOR_LO_Pos)#defineDMA2D_OOR_LODMA2D_OOR_LO_Msk#defineDMA2D_NLR_NL_Pos(0U)#defineDMA2D_NLR_NL_Msk(0xFFFFUL<<DMA2D_NLR_NL_Pos)#defineDMA2D_NLR_NLDMA2D_NLR_NL_Msk#defineDMA2D_NLR_PL_Pos(16U)#defineDMA2D_NLR_PL_Msk(0x3FFFUL<<DMA2D_NLR_PL_Pos)#defineDMA2D_NLR_PLDMA2D_NLR_PL_Msk#defineDMA2D_LWR_LW_Pos(0U)#defineDMA2D_LWR_LW_Msk(0xFFFFUL<<DMA2D_LWR_LW_Pos)#defineDMA2D_LWR_LWDMA2D_LWR_LW_Msk#defineDMA2D_AMTCR_EN_Pos(0U)#defineDMA2D_AMTCR_EN_Msk(0x1UL<<DMA2D_AMTCR_EN_Pos)#defineDMA2D_AMTCR_ENDMA2D_AMTCR_EN_Msk#defineDMA2D_AMTCR_DT_Pos(8U)#defineDMA2D_AMTCR_DT_Msk(0xFFUL<<DMA2D_AMTCR_DT_Pos)#defineDMA2D_AMTCR_DTDMA2D_AMTCR_DT_Msk#defineEXTI_IMR1_IM0_Pos(0U)#defineEXTI_IMR1_IM0_Msk(0x1UL<<EXTI_IMR1_IM0_Pos)#defineEXTI_IMR1_IM0EXTI_IMR1_IM0_Msk#defineEXTI_IMR1_IM1_Pos(1U)#defineEXTI_IMR1_IM1_Msk(0x1UL<<EXTI_IMR1_IM1_Pos)#defineEXTI_IMR1_IM1EXTI_IMR1_IM1_Msk#defineEXTI_IMR1_IM2_Pos(2U)#defineEXTI_IMR1_IM2_Msk(0x1UL<<EXTI_IMR1_IM2_Pos)#defineEXTI_IMR1_IM2EXTI_IMR1_IM2_Msk#defineEXTI_IMR1_IM3_Pos(3U)#defineEXTI_IMR1_IM3_Msk(0x1UL<<EXTI_IMR1_IM3_Pos)#defineEXTI_IMR1_IM3EXTI_IMR1_IM3_Msk#defineEXTI_IMR1_IM4_Pos(4U)#defineEXTI_IMR1_IM4_Msk(0x1UL<<EXTI_IMR1_IM4_Pos)#defineEXTI_IMR1_IM4EXTI_IMR1_IM4_Msk#defineEXTI_IMR1_IM5_Pos(5U)#defineEXTI_IMR1_IM5_Msk(0x1UL<<EXTI_IMR1_IM5_Pos)#defineEXTI_IMR1_IM5EXTI_IMR1_IM5_Msk#defineEXTI_IMR1_IM6_Pos(6U)#defineEXTI_IMR1_IM6_Msk(0x1UL<<EXTI_IMR1_IM6_Pos)#defineEXTI_IMR1_IM6EXTI_IMR1_IM6_Msk#defineEXTI_IMR1_IM7_Pos(7U)#defineEXTI_IMR1_IM7_Msk(0x1UL<<EXTI_IMR1_IM7_Pos)#defineEXTI_IMR1_IM7EXTI_IMR1_IM7_Msk#defineEXTI_IMR1_IM8_Pos(8U)#defineEXTI_IMR1_IM8_Msk(0x1UL<<EXTI_IMR1_IM8_Pos)#defineEXTI_IMR1_IM8EXTI_IMR1_IM8_Msk#defineEXTI_IMR1_IM9_Pos(9U)#defineEXTI_IMR1_IM9_Msk(0x1UL<<EXTI_IMR1_IM9_Pos)#defineEXTI_IMR1_IM9EXTI_IMR1_IM9_Msk#defineEXTI_IMR1_IM10_Pos(10U)#defineEXTI_IMR1_IM10_Msk(0x1UL<<EXTI_IMR1_IM10_Pos)#defineEXTI_IMR1_IM10EXTI_IMR1_IM10_Msk#defineEXTI_IMR1_IM11_Pos(11U)#defineEXTI_IMR1_IM11_Msk(0x1UL<<EXTI_IMR1_IM11_Pos)#defineEXTI_IMR1_IM11EXTI_IMR1_IM11_Msk#defineEXTI_IMR1_IM12_Pos(12U)#defineEXTI_IMR1_IM12_Msk(0x1UL<<EXTI_IMR1_IM12_Pos)#defineEXTI_IMR1_IM12EXTI_IMR1_IM12_Msk#defineEXTI_IMR1_IM13_Pos(13U)#defineEXTI_IMR1_IM13_Msk(0x1UL<<EXTI_IMR1_IM13_Pos)#defineEXTI_IMR1_IM13EXTI_IMR1_IM13_Msk#defineEXTI_IMR1_IM14_Pos(14U)#defineEXTI_IMR1_IM14_Msk(0x1UL<<EXTI_IMR1_IM14_Pos)#defineEXTI_IMR1_IM14EXTI_IMR1_IM14_Msk#defineEXTI_IMR1_IM15_Pos(15U)#defineEXTI_IMR1_IM15_Msk(0x1UL<<EXTI_IMR1_IM15_Pos)#defineEXTI_IMR1_IM15EXTI_IMR1_IM15_Msk#defineEXTI_IMR1_IM16_Pos(16U)#defineEXTI_IMR1_IM16_Msk(0x1UL<<EXTI_IMR1_IM16_Pos)#defineEXTI_IMR1_IM16EXTI_IMR1_IM16_Msk#defineEXTI_IMR1_IM17_Pos(17U)#defineEXTI_IMR1_IM17_Msk(0x1UL<<EXTI_IMR1_IM17_Pos)#defineEXTI_IMR1_IM17EXTI_IMR1_IM17_Msk#defineEXTI_IMR1_IM18_Pos(18U)#defineEXTI_IMR1_IM18_Msk(0x1UL<<EXTI_IMR1_IM18_Pos)#defineEXTI_IMR1_IM18EXTI_IMR1_IM18_Msk#defineEXTI_IMR1_IM19_Pos(19U)#defineEXTI_IMR1_IM19_Msk(0x1UL<<EXTI_IMR1_IM19_Pos)#defineEXTI_IMR1_IM19EXTI_IMR1_IM19_Msk#defineEXTI_IMR1_IM20_Pos(20U)#defineEXTI_IMR1_IM20_Msk(0x1UL<<EXTI_IMR1_IM20_Pos)#defineEXTI_IMR1_IM20EXTI_IMR1_IM20_Msk#defineEXTI_IMR1_IM21_Pos(21U)#defineEXTI_IMR1_IM21_Msk(0x1UL<<EXTI_IMR1_IM21_Pos)#defineEXTI_IMR1_IM21EXTI_IMR1_IM21_Msk#defineEXTI_IMR1_IM22_Pos(22U)#defineEXTI_IMR1_IM22_Msk(0x1UL<<EXTI_IMR1_IM22_Pos)#defineEXTI_IMR1_IM22EXTI_IMR1_IM22_Msk#defineEXTI_IMR1_IM23_Pos(23U)#defineEXTI_IMR1_IM23_Msk(0x1UL<<EXTI_IMR1_IM23_Pos)#defineEXTI_IMR1_IM23EXTI_IMR1_IM23_Msk#defineEXTI_IMR1_IM24_Pos(24U)#defineEXTI_IMR1_IM24_Msk(0x1UL<<EXTI_IMR1_IM24_Pos)#defineEXTI_IMR1_IM24EXTI_IMR1_IM24_Msk#defineEXTI_IMR1_IM25_Pos(25U)#defineEXTI_IMR1_IM25_Msk(0x1UL<<EXTI_IMR1_IM25_Pos)#defineEXTI_IMR1_IM25EXTI_IMR1_IM25_Msk#defineEXTI_IMR1_IM26_Pos(26U)#defineEXTI_IMR1_IM26_Msk(0x1UL<<EXTI_IMR1_IM26_Pos)#defineEXTI_IMR1_IM26EXTI_IMR1_IM26_Msk#defineEXTI_IMR1_IM27_Pos(27U)#defineEXTI_IMR1_IM27_Msk(0x1UL<<EXTI_IMR1_IM27_Pos)#defineEXTI_IMR1_IM27EXTI_IMR1_IM27_Msk#defineEXTI_IMR1_IM28_Pos(28U)#defineEXTI_IMR1_IM28_Msk(0x1UL<<EXTI_IMR1_IM28_Pos)#defineEXTI_IMR1_IM28EXTI_IMR1_IM28_Msk#defineEXTI_IMR1_IM29_Pos(29U)#defineEXTI_IMR1_IM29_Msk(0x1UL<<EXTI_IMR1_IM29_Pos)#defineEXTI_IMR1_IM29EXTI_IMR1_IM29_Msk#defineEXTI_IMR1_IM30_Pos(30U)#defineEXTI_IMR1_IM30_Msk(0x1UL<<EXTI_IMR1_IM30_Pos)#defineEXTI_IMR1_IM30EXTI_IMR1_IM30_Msk#defineEXTI_IMR1_IM31_Pos(31U)#defineEXTI_IMR1_IM31_Msk(0x1UL<<EXTI_IMR1_IM31_Pos)#defineEXTI_IMR1_IM31EXTI_IMR1_IM31_Msk#defineEXTI_IMR1_IM_Pos(0U)#defineEXTI_IMR1_IM_Msk(0xFFFFFFFFUL<<EXTI_IMR1_IM_Pos)#defineEXTI_IMR1_IMEXTI_IMR1_IM_Msk#defineEXTI_EMR1_EM0_Pos(0U)#defineEXTI_EMR1_EM0_Msk(0x1UL<<EXTI_EMR1_EM0_Pos)#defineEXTI_EMR1_EM0EXTI_EMR1_EM0_Msk#defineEXTI_EMR1_EM1_Pos(1U)#defineEXTI_EMR1_EM1_Msk(0x1UL<<EXTI_EMR1_EM1_Pos)#defineEXTI_EMR1_EM1EXTI_EMR1_EM1_Msk#defineEXTI_EMR1_EM2_Pos(2U)#defineEXTI_EMR1_EM2_Msk(0x1UL<<EXTI_EMR1_EM2_Pos)#defineEXTI_EMR1_EM2EXTI_EMR1_EM2_Msk#defineEXTI_EMR1_EM3_Pos(3U)#defineEXTI_EMR1_EM3_Msk(0x1UL<<EXTI_EMR1_EM3_Pos)#defineEXTI_EMR1_EM3EXTI_EMR1_EM3_Msk#defineEXTI_EMR1_EM4_Pos(4U)#defineEXTI_EMR1_EM4_Msk(0x1UL<<EXTI_EMR1_EM4_Pos)#defineEXTI_EMR1_EM4EXTI_EMR1_EM4_Msk#defineEXTI_EMR1_EM5_Pos(5U)#defineEXTI_EMR1_EM5_Msk(0x1UL<<EXTI_EMR1_EM5_Pos)#defineEXTI_EMR1_EM5EXTI_EMR1_EM5_Msk#defineEXTI_EMR1_EM6_Pos(6U)#defineEXTI_EMR1_EM6_Msk(0x1UL<<EXTI_EMR1_EM6_Pos)#defineEXTI_EMR1_EM6EXTI_EMR1_EM6_Msk#defineEXTI_EMR1_EM7_Pos(7U)#defineEXTI_EMR1_EM7_Msk(0x1UL<<EXTI_EMR1_EM7_Pos)#defineEXTI_EMR1_EM7EXTI_EMR1_EM7_Msk#defineEXTI_EMR1_EM8_Pos(8U)#defineEXTI_EMR1_EM8_Msk(0x1UL<<EXTI_EMR1_EM8_Pos)#defineEXTI_EMR1_EM8EXTI_EMR1_EM8_Msk#defineEXTI_EMR1_EM9_Pos(9U)#defineEXTI_EMR1_EM9_Msk(0x1UL<<EXTI_EMR1_EM9_Pos)#defineEXTI_EMR1_EM9EXTI_EMR1_EM9_Msk#defineEXTI_EMR1_EM10_Pos(10U)#defineEXTI_EMR1_EM10_Msk(0x1UL<<EXTI_EMR1_EM10_Pos)#defineEXTI_EMR1_EM10EXTI_EMR1_EM10_Msk#defineEXTI_EMR1_EM11_Pos(11U)#defineEXTI_EMR1_EM11_Msk(0x1UL<<EXTI_EMR1_EM11_Pos)#defineEXTI_EMR1_EM11EXTI_EMR1_EM11_Msk#defineEXTI_EMR1_EM12_Pos(12U)#defineEXTI_EMR1_EM12_Msk(0x1UL<<EXTI_EMR1_EM12_Pos)#defineEXTI_EMR1_EM12EXTI_EMR1_EM12_Msk#defineEXTI_EMR1_EM13_Pos(13U)#defineEXTI_EMR1_EM13_Msk(0x1UL<<EXTI_EMR1_EM13_Pos)#defineEXTI_EMR1_EM13EXTI_EMR1_EM13_Msk#defineEXTI_EMR1_EM14_Pos(14U)#defineEXTI_EMR1_EM14_Msk(0x1UL<<EXTI_EMR1_EM14_Pos)#defineEXTI_EMR1_EM14EXTI_EMR1_EM14_Msk#defineEXTI_EMR1_EM15_Pos(15U)#defineEXTI_EMR1_EM15_Msk(0x1UL<<EXTI_EMR1_EM15_Pos)#defineEXTI_EMR1_EM15EXTI_EMR1_EM15_Msk#defineEXTI_EMR1_EM16_Pos(16U)#defineEXTI_EMR1_EM16_Msk(0x1UL<<EXTI_EMR1_EM16_Pos)#defineEXTI_EMR1_EM16EXTI_EMR1_EM16_Msk#defineEXTI_EMR1_EM17_Pos(17U)#defineEXTI_EMR1_EM17_Msk(0x1UL<<EXTI_EMR1_EM17_Pos)#defineEXTI_EMR1_EM17EXTI_EMR1_EM17_Msk#defineEXTI_EMR1_EM18_Pos(18U)#defineEXTI_EMR1_EM18_Msk(0x1UL<<EXTI_EMR1_EM18_Pos)#defineEXTI_EMR1_EM18EXTI_EMR1_EM18_Msk#defineEXTI_EMR1_EM19_Pos(19U)#defineEXTI_EMR1_EM19_Msk(0x1UL<<EXTI_EMR1_EM19_Pos)#defineEXTI_EMR1_EM19EXTI_EMR1_EM19_Msk#defineEXTI_EMR1_EM20_Pos(20U)#defineEXTI_EMR1_EM20_Msk(0x1UL<<EXTI_EMR1_EM20_Pos)#defineEXTI_EMR1_EM20EXTI_EMR1_EM20_Msk#defineEXTI_EMR1_EM21_Pos(21U)#defineEXTI_EMR1_EM21_Msk(0x1UL<<EXTI_EMR1_EM21_Pos)#defineEXTI_EMR1_EM21EXTI_EMR1_EM21_Msk#defineEXTI_EMR1_EM22_Pos(22U)#defineEXTI_EMR1_EM22_Msk(0x1UL<<EXTI_EMR1_EM22_Pos)#defineEXTI_EMR1_EM22EXTI_EMR1_EM22_Msk#defineEXTI_EMR1_EM23_Pos(23U)#defineEXTI_EMR1_EM23_Msk(0x1UL<<EXTI_EMR1_EM23_Pos)#defineEXTI_EMR1_EM23EXTI_EMR1_EM23_Msk#defineEXTI_EMR1_EM24_Pos(24U)#defineEXTI_EMR1_EM24_Msk(0x1UL<<EXTI_EMR1_EM24_Pos)#defineEXTI_EMR1_EM24EXTI_EMR1_EM24_Msk#defineEXTI_EMR1_EM25_Pos(25U)#defineEXTI_EMR1_EM25_Msk(0x1UL<<EXTI_EMR1_EM25_Pos)#defineEXTI_EMR1_EM25EXTI_EMR1_EM25_Msk#defineEXTI_EMR1_EM26_Pos(26U)#defineEXTI_EMR1_EM26_Msk(0x1UL<<EXTI_EMR1_EM26_Pos)#defineEXTI_EMR1_EM26EXTI_EMR1_EM26_Msk#defineEXTI_EMR1_EM27_Pos(27U)#defineEXTI_EMR1_EM27_Msk(0x1UL<<EXTI_EMR1_EM27_Pos)#defineEXTI_EMR1_EM27EXTI_EMR1_EM27_Msk#defineEXTI_EMR1_EM28_Pos(28U)#defineEXTI_EMR1_EM28_Msk(0x1UL<<EXTI_EMR1_EM28_Pos)#defineEXTI_EMR1_EM28EXTI_EMR1_EM28_Msk#defineEXTI_EMR1_EM29_Pos(29U)#defineEXTI_EMR1_EM29_Msk(0x1UL<<EXTI_EMR1_EM29_Pos)#defineEXTI_EMR1_EM29EXTI_EMR1_EM29_Msk#defineEXTI_EMR1_EM30_Pos(30U)#defineEXTI_EMR1_EM30_Msk(0x1UL<<EXTI_EMR1_EM30_Pos)#defineEXTI_EMR1_EM30EXTI_EMR1_EM30_Msk#defineEXTI_EMR1_EM31_Pos(31U)#defineEXTI_EMR1_EM31_Msk(0x1UL<<EXTI_EMR1_EM31_Pos)#defineEXTI_EMR1_EM31EXTI_EMR1_EM31_Msk#defineEXTI_RTSR1_RT0_Pos(0U)#defineEXTI_RTSR1_RT0_Msk(0x1UL<<EXTI_RTSR1_RT0_Pos)#defineEXTI_RTSR1_RT0EXTI_RTSR1_RT0_Msk#defineEXTI_RTSR1_RT1_Pos(1U)#defineEXTI_RTSR1_RT1_Msk(0x1UL<<EXTI_RTSR1_RT1_Pos)#defineEXTI_RTSR1_RT1EXTI_RTSR1_RT1_Msk#defineEXTI_RTSR1_RT2_Pos(2U)#defineEXTI_RTSR1_RT2_Msk(0x1UL<<EXTI_RTSR1_RT2_Pos)#defineEXTI_RTSR1_RT2EXTI_RTSR1_RT2_Msk#defineEXTI_RTSR1_RT3_Pos(3U)#defineEXTI_RTSR1_RT3_Msk(0x1UL<<EXTI_RTSR1_RT3_Pos)#defineEXTI_RTSR1_RT3EXTI_RTSR1_RT3_Msk#defineEXTI_RTSR1_RT4_Pos(4U)#defineEXTI_RTSR1_RT4_Msk(0x1UL<<EXTI_RTSR1_RT4_Pos)#defineEXTI_RTSR1_RT4EXTI_RTSR1_RT4_Msk#defineEXTI_RTSR1_RT5_Pos(5U)#defineEXTI_RTSR1_RT5_Msk(0x1UL<<EXTI_RTSR1_RT5_Pos)#defineEXTI_RTSR1_RT5EXTI_RTSR1_RT5_Msk#defineEXTI_RTSR1_RT6_Pos(6U)#defineEXTI_RTSR1_RT6_Msk(0x1UL<<EXTI_RTSR1_RT6_Pos)#defineEXTI_RTSR1_RT6EXTI_RTSR1_RT6_Msk#defineEXTI_RTSR1_RT7_Pos(7U)#defineEXTI_RTSR1_RT7_Msk(0x1UL<<EXTI_RTSR1_RT7_Pos)#defineEXTI_RTSR1_RT7EXTI_RTSR1_RT7_Msk#defineEXTI_RTSR1_RT8_Pos(8U)#defineEXTI_RTSR1_RT8_Msk(0x1UL<<EXTI_RTSR1_RT8_Pos)#defineEXTI_RTSR1_RT8EXTI_RTSR1_RT8_Msk#defineEXTI_RTSR1_RT9_Pos(9U)#defineEXTI_RTSR1_RT9_Msk(0x1UL<<EXTI_RTSR1_RT9_Pos)#defineEXTI_RTSR1_RT9EXTI_RTSR1_RT9_Msk#defineEXTI_RTSR1_RT10_Pos(10U)#defineEXTI_RTSR1_RT10_Msk(0x1UL<<EXTI_RTSR1_RT10_Pos)#defineEXTI_RTSR1_RT10EXTI_RTSR1_RT10_Msk#defineEXTI_RTSR1_RT11_Pos(11U)#defineEXTI_RTSR1_RT11_Msk(0x1UL<<EXTI_RTSR1_RT11_Pos)#defineEXTI_RTSR1_RT11EXTI_RTSR1_RT11_Msk#defineEXTI_RTSR1_RT12_Pos(12U)#defineEXTI_RTSR1_RT12_Msk(0x1UL<<EXTI_RTSR1_RT12_Pos)#defineEXTI_RTSR1_RT12EXTI_RTSR1_RT12_Msk#defineEXTI_RTSR1_RT13_Pos(13U)#defineEXTI_RTSR1_RT13_Msk(0x1UL<<EXTI_RTSR1_RT13_Pos)#defineEXTI_RTSR1_RT13EXTI_RTSR1_RT13_Msk#defineEXTI_RTSR1_RT14_Pos(14U)#defineEXTI_RTSR1_RT14_Msk(0x1UL<<EXTI_RTSR1_RT14_Pos)#defineEXTI_RTSR1_RT14EXTI_RTSR1_RT14_Msk#defineEXTI_RTSR1_RT15_Pos(15U)#defineEXTI_RTSR1_RT15_Msk(0x1UL<<EXTI_RTSR1_RT15_Pos)#defineEXTI_RTSR1_RT15EXTI_RTSR1_RT15_Msk#defineEXTI_RTSR1_RT16_Pos(16U)#defineEXTI_RTSR1_RT16_Msk(0x1UL<<EXTI_RTSR1_RT16_Pos)#defineEXTI_RTSR1_RT16EXTI_RTSR1_RT16_Msk#defineEXTI_RTSR1_RT18_Pos(18U)#defineEXTI_RTSR1_RT18_Msk(0x1UL<<EXTI_RTSR1_RT18_Pos)#defineEXTI_RTSR1_RT18EXTI_RTSR1_RT18_Msk#defineEXTI_RTSR1_RT19_Pos(19U)#defineEXTI_RTSR1_RT19_Msk(0x1UL<<EXTI_RTSR1_RT19_Pos)#defineEXTI_RTSR1_RT19EXTI_RTSR1_RT19_Msk#defineEXTI_RTSR1_RT20_Pos(20U)#defineEXTI_RTSR1_RT20_Msk(0x1UL<<EXTI_RTSR1_RT20_Pos)#defineEXTI_RTSR1_RT20EXTI_RTSR1_RT20_Msk#defineEXTI_RTSR1_RT21_Pos(21U)#defineEXTI_RTSR1_RT21_Msk(0x1UL<<EXTI_RTSR1_RT21_Pos)#defineEXTI_RTSR1_RT21EXTI_RTSR1_RT21_Msk#defineEXTI_RTSR1_RT22_Pos(22U)#defineEXTI_RTSR1_RT22_Msk(0x1UL<<EXTI_RTSR1_RT22_Pos)#defineEXTI_RTSR1_RT22EXTI_RTSR1_RT22_Msk#defineEXTI_FTSR1_FT0_Pos(0U)#defineEXTI_FTSR1_FT0_Msk(0x1UL<<EXTI_FTSR1_FT0_Pos)#defineEXTI_FTSR1_FT0EXTI_FTSR1_FT0_Msk#defineEXTI_FTSR1_FT1_Pos(1U)#defineEXTI_FTSR1_FT1_Msk(0x1UL<<EXTI_FTSR1_FT1_Pos)#defineEXTI_FTSR1_FT1EXTI_FTSR1_FT1_Msk#defineEXTI_FTSR1_FT2_Pos(2U)#defineEXTI_FTSR1_FT2_Msk(0x1UL<<EXTI_FTSR1_FT2_Pos)#defineEXTI_FTSR1_FT2EXTI_FTSR1_FT2_Msk#defineEXTI_FTSR1_FT3_Pos(3U)#defineEXTI_FTSR1_FT3_Msk(0x1UL<<EXTI_FTSR1_FT3_Pos)#defineEXTI_FTSR1_FT3EXTI_FTSR1_FT3_Msk#defineEXTI_FTSR1_FT4_Pos(4U)#defineEXTI_FTSR1_FT4_Msk(0x1UL<<EXTI_FTSR1_FT4_Pos)#defineEXTI_FTSR1_FT4EXTI_FTSR1_FT4_Msk#defineEXTI_FTSR1_FT5_Pos(5U)#defineEXTI_FTSR1_FT5_Msk(0x1UL<<EXTI_FTSR1_FT5_Pos)#defineEXTI_FTSR1_FT5EXTI_FTSR1_FT5_Msk#defineEXTI_FTSR1_FT6_Pos(6U)#defineEXTI_FTSR1_FT6_Msk(0x1UL<<EXTI_FTSR1_FT6_Pos)#defineEXTI_FTSR1_FT6EXTI_FTSR1_FT6_Msk#defineEXTI_FTSR1_FT7_Pos(7U)#defineEXTI_FTSR1_FT7_Msk(0x1UL<<EXTI_FTSR1_FT7_Pos)#defineEXTI_FTSR1_FT7EXTI_FTSR1_FT7_Msk#defineEXTI_FTSR1_FT8_Pos(8U)#defineEXTI_FTSR1_FT8_Msk(0x1UL<<EXTI_FTSR1_FT8_Pos)#defineEXTI_FTSR1_FT8EXTI_FTSR1_FT8_Msk#defineEXTI_FTSR1_FT9_Pos(9U)#defineEXTI_FTSR1_FT9_Msk(0x1UL<<EXTI_FTSR1_FT9_Pos)#defineEXTI_FTSR1_FT9EXTI_FTSR1_FT9_Msk#defineEXTI_FTSR1_FT10_Pos(10U)#defineEXTI_FTSR1_FT10_Msk(0x1UL<<EXTI_FTSR1_FT10_Pos)#defineEXTI_FTSR1_FT10EXTI_FTSR1_FT10_Msk#defineEXTI_FTSR1_FT11_Pos(11U)#defineEXTI_FTSR1_FT11_Msk(0x1UL<<EXTI_FTSR1_FT11_Pos)#defineEXTI_FTSR1_FT11EXTI_FTSR1_FT11_Msk#defineEXTI_FTSR1_FT12_Pos(12U)#defineEXTI_FTSR1_FT12_Msk(0x1UL<<EXTI_FTSR1_FT12_Pos)#defineEXTI_FTSR1_FT12EXTI_FTSR1_FT12_Msk#defineEXTI_FTSR1_FT13_Pos(13U)#defineEXTI_FTSR1_FT13_Msk(0x1UL<<EXTI_FTSR1_FT13_Pos)#defineEXTI_FTSR1_FT13EXTI_FTSR1_FT13_Msk#defineEXTI_FTSR1_FT14_Pos(14U)#defineEXTI_FTSR1_FT14_Msk(0x1UL<<EXTI_FTSR1_FT14_Pos)#defineEXTI_FTSR1_FT14EXTI_FTSR1_FT14_Msk#defineEXTI_FTSR1_FT15_Pos(15U)#defineEXTI_FTSR1_FT15_Msk(0x1UL<<EXTI_FTSR1_FT15_Pos)#defineEXTI_FTSR1_FT15EXTI_FTSR1_FT15_Msk#defineEXTI_FTSR1_FT16_Pos(16U)#defineEXTI_FTSR1_FT16_Msk(0x1UL<<EXTI_FTSR1_FT16_Pos)#defineEXTI_FTSR1_FT16EXTI_FTSR1_FT16_Msk#defineEXTI_FTSR1_FT18_Pos(18U)#defineEXTI_FTSR1_FT18_Msk(0x1UL<<EXTI_FTSR1_FT18_Pos)#defineEXTI_FTSR1_FT18EXTI_FTSR1_FT18_Msk#defineEXTI_FTSR1_FT19_Pos(19U)#defineEXTI_FTSR1_FT19_Msk(0x1UL<<EXTI_FTSR1_FT19_Pos)#defineEXTI_FTSR1_FT19EXTI_FTSR1_FT19_Msk#defineEXTI_FTSR1_FT20_Pos(20U)#defineEXTI_FTSR1_FT20_Msk(0x1UL<<EXTI_FTSR1_FT20_Pos)#defineEXTI_FTSR1_FT20EXTI_FTSR1_FT20_Msk#defineEXTI_FTSR1_FT21_Pos(21U)#defineEXTI_FTSR1_FT21_Msk(0x1UL<<EXTI_FTSR1_FT21_Pos)#defineEXTI_FTSR1_FT21EXTI_FTSR1_FT21_Msk#defineEXTI_FTSR1_FT22_Pos(22U)#defineEXTI_FTSR1_FT22_Msk(0x1UL<<EXTI_FTSR1_FT22_Pos)#defineEXTI_FTSR1_FT22EXTI_FTSR1_FT22_Msk#defineEXTI_SWIER1_SWI0_Pos(0U)#defineEXTI_SWIER1_SWI0_Msk(0x1UL<<EXTI_SWIER1_SWI0_Pos)#defineEXTI_SWIER1_SWI0EXTI_SWIER1_SWI0_Msk#defineEXTI_SWIER1_SWI1_Pos(1U)#defineEXTI_SWIER1_SWI1_Msk(0x1UL<<EXTI_SWIER1_SWI1_Pos)#defineEXTI_SWIER1_SWI1EXTI_SWIER1_SWI1_Msk#defineEXTI_SWIER1_SWI2_Pos(2U)#defineEXTI_SWIER1_SWI2_Msk(0x1UL<<EXTI_SWIER1_SWI2_Pos)#defineEXTI_SWIER1_SWI2EXTI_SWIER1_SWI2_Msk#defineEXTI_SWIER1_SWI3_Pos(3U)#defineEXTI_SWIER1_SWI3_Msk(0x1UL<<EXTI_SWIER1_SWI3_Pos)#defineEXTI_SWIER1_SWI3EXTI_SWIER1_SWI3_Msk#defineEXTI_SWIER1_SWI4_Pos(4U)#defineEXTI_SWIER1_SWI4_Msk(0x1UL<<EXTI_SWIER1_SWI4_Pos)#defineEXTI_SWIER1_SWI4EXTI_SWIER1_SWI4_Msk#defineEXTI_SWIER1_SWI5_Pos(5U)#defineEXTI_SWIER1_SWI5_Msk(0x1UL<<EXTI_SWIER1_SWI5_Pos)#defineEXTI_SWIER1_SWI5EXTI_SWIER1_SWI5_Msk#defineEXTI_SWIER1_SWI6_Pos(6U)#defineEXTI_SWIER1_SWI6_Msk(0x1UL<<EXTI_SWIER1_SWI6_Pos)#defineEXTI_SWIER1_SWI6EXTI_SWIER1_SWI6_Msk#defineEXTI_SWIER1_SWI7_Pos(7U)#defineEXTI_SWIER1_SWI7_Msk(0x1UL<<EXTI_SWIER1_SWI7_Pos)#defineEXTI_SWIER1_SWI7EXTI_SWIER1_SWI7_Msk#defineEXTI_SWIER1_SWI8_Pos(8U)#defineEXTI_SWIER1_SWI8_Msk(0x1UL<<EXTI_SWIER1_SWI8_Pos)#defineEXTI_SWIER1_SWI8EXTI_SWIER1_SWI8_Msk#defineEXTI_SWIER1_SWI9_Pos(9U)#defineEXTI_SWIER1_SWI9_Msk(0x1UL<<EXTI_SWIER1_SWI9_Pos)#defineEXTI_SWIER1_SWI9EXTI_SWIER1_SWI9_Msk#defineEXTI_SWIER1_SWI10_Pos(10U)#defineEXTI_SWIER1_SWI10_Msk(0x1UL<<EXTI_SWIER1_SWI10_Pos)#defineEXTI_SWIER1_SWI10EXTI_SWIER1_SWI10_Msk#defineEXTI_SWIER1_SWI11_Pos(11U)#defineEXTI_SWIER1_SWI11_Msk(0x1UL<<EXTI_SWIER1_SWI11_Pos)#defineEXTI_SWIER1_SWI11EXTI_SWIER1_SWI11_Msk#defineEXTI_SWIER1_SWI12_Pos(12U)#defineEXTI_SWIER1_SWI12_Msk(0x1UL<<EXTI_SWIER1_SWI12_Pos)#defineEXTI_SWIER1_SWI12EXTI_SWIER1_SWI12_Msk#defineEXTI_SWIER1_SWI13_Pos(13U)#defineEXTI_SWIER1_SWI13_Msk(0x1UL<<EXTI_SWIER1_SWI13_Pos)#defineEXTI_SWIER1_SWI13EXTI_SWIER1_SWI13_Msk#defineEXTI_SWIER1_SWI14_Pos(14U)#defineEXTI_SWIER1_SWI14_Msk(0x1UL<<EXTI_SWIER1_SWI14_Pos)#defineEXTI_SWIER1_SWI14EXTI_SWIER1_SWI14_Msk#defineEXTI_SWIER1_SWI15_Pos(15U)#defineEXTI_SWIER1_SWI15_Msk(0x1UL<<EXTI_SWIER1_SWI15_Pos)#defineEXTI_SWIER1_SWI15EXTI_SWIER1_SWI15_Msk#defineEXTI_SWIER1_SWI16_Pos(16U)#defineEXTI_SWIER1_SWI16_Msk(0x1UL<<EXTI_SWIER1_SWI16_Pos)#defineEXTI_SWIER1_SWI16EXTI_SWIER1_SWI16_Msk#defineEXTI_SWIER1_SWI18_Pos(18U)#defineEXTI_SWIER1_SWI18_Msk(0x1UL<<EXTI_SWIER1_SWI18_Pos)#defineEXTI_SWIER1_SWI18EXTI_SWIER1_SWI18_Msk#defineEXTI_SWIER1_SWI19_Pos(19U)#defineEXTI_SWIER1_SWI19_Msk(0x1UL<<EXTI_SWIER1_SWI19_Pos)#defineEXTI_SWIER1_SWI19EXTI_SWIER1_SWI19_Msk#defineEXTI_SWIER1_SWI20_Pos(20U)#defineEXTI_SWIER1_SWI20_Msk(0x1UL<<EXTI_SWIER1_SWI20_Pos)#defineEXTI_SWIER1_SWI20EXTI_SWIER1_SWI20_Msk#defineEXTI_SWIER1_SWI21_Pos(21U)#defineEXTI_SWIER1_SWI21_Msk(0x1UL<<EXTI_SWIER1_SWI21_Pos)#defineEXTI_SWIER1_SWI21EXTI_SWIER1_SWI21_Msk#defineEXTI_SWIER1_SWI22_Pos(22U)#defineEXTI_SWIER1_SWI22_Msk(0x1UL<<EXTI_SWIER1_SWI22_Pos)#defineEXTI_SWIER1_SWI22EXTI_SWIER1_SWI22_Msk#defineEXTI_PR1_PIF0_Pos(0U)#defineEXTI_PR1_PIF0_Msk(0x1UL<<EXTI_PR1_PIF0_Pos)#defineEXTI_PR1_PIF0EXTI_PR1_PIF0_Msk#defineEXTI_PR1_PIF1_Pos(1U)#defineEXTI_PR1_PIF1_Msk(0x1UL<<EXTI_PR1_PIF1_Pos)#defineEXTI_PR1_PIF1EXTI_PR1_PIF1_Msk#defineEXTI_PR1_PIF2_Pos(2U)#defineEXTI_PR1_PIF2_Msk(0x1UL<<EXTI_PR1_PIF2_Pos)#defineEXTI_PR1_PIF2EXTI_PR1_PIF2_Msk#defineEXTI_PR1_PIF3_Pos(3U)#defineEXTI_PR1_PIF3_Msk(0x1UL<<EXTI_PR1_PIF3_Pos)#defineEXTI_PR1_PIF3EXTI_PR1_PIF3_Msk#defineEXTI_PR1_PIF4_Pos(4U)#defineEXTI_PR1_PIF4_Msk(0x1UL<<EXTI_PR1_PIF4_Pos)#defineEXTI_PR1_PIF4EXTI_PR1_PIF4_Msk#defineEXTI_PR1_PIF5_Pos(5U)#defineEXTI_PR1_PIF5_Msk(0x1UL<<EXTI_PR1_PIF5_Pos)#defineEXTI_PR1_PIF5EXTI_PR1_PIF5_Msk#defineEXTI_PR1_PIF6_Pos(6U)#defineEXTI_PR1_PIF6_Msk(0x1UL<<EXTI_PR1_PIF6_Pos)#defineEXTI_PR1_PIF6EXTI_PR1_PIF6_Msk#defineEXTI_PR1_PIF7_Pos(7U)#defineEXTI_PR1_PIF7_Msk(0x1UL<<EXTI_PR1_PIF7_Pos)#defineEXTI_PR1_PIF7EXTI_PR1_PIF7_Msk#defineEXTI_PR1_PIF8_Pos(8U)#defineEXTI_PR1_PIF8_Msk(0x1UL<<EXTI_PR1_PIF8_Pos)#defineEXTI_PR1_PIF8EXTI_PR1_PIF8_Msk#defineEXTI_PR1_PIF9_Pos(9U)#defineEXTI_PR1_PIF9_Msk(0x1UL<<EXTI_PR1_PIF9_Pos)#defineEXTI_PR1_PIF9EXTI_PR1_PIF9_Msk#defineEXTI_PR1_PIF10_Pos(10U)#defineEXTI_PR1_PIF10_Msk(0x1UL<<EXTI_PR1_PIF10_Pos)#defineEXTI_PR1_PIF10EXTI_PR1_PIF10_Msk#defineEXTI_PR1_PIF11_Pos(11U)#defineEXTI_PR1_PIF11_Msk(0x1UL<<EXTI_PR1_PIF11_Pos)#defineEXTI_PR1_PIF11EXTI_PR1_PIF11_Msk#defineEXTI_PR1_PIF12_Pos(12U)#defineEXTI_PR1_PIF12_Msk(0x1UL<<EXTI_PR1_PIF12_Pos)#defineEXTI_PR1_PIF12EXTI_PR1_PIF12_Msk#defineEXTI_PR1_PIF13_Pos(13U)#defineEXTI_PR1_PIF13_Msk(0x1UL<<EXTI_PR1_PIF13_Pos)#defineEXTI_PR1_PIF13EXTI_PR1_PIF13_Msk#defineEXTI_PR1_PIF14_Pos(14U)#defineEXTI_PR1_PIF14_Msk(0x1UL<<EXTI_PR1_PIF14_Pos)#defineEXTI_PR1_PIF14EXTI_PR1_PIF14_Msk#defineEXTI_PR1_PIF15_Pos(15U)#defineEXTI_PR1_PIF15_Msk(0x1UL<<EXTI_PR1_PIF15_Pos)#defineEXTI_PR1_PIF15EXTI_PR1_PIF15_Msk#defineEXTI_PR1_PIF16_Pos(16U)#defineEXTI_PR1_PIF16_Msk(0x1UL<<EXTI_PR1_PIF16_Pos)#defineEXTI_PR1_PIF16EXTI_PR1_PIF16_Msk#defineEXTI_PR1_PIF18_Pos(18U)#defineEXTI_PR1_PIF18_Msk(0x1UL<<EXTI_PR1_PIF18_Pos)#defineEXTI_PR1_PIF18EXTI_PR1_PIF18_Msk#defineEXTI_PR1_PIF19_Pos(19U)#defineEXTI_PR1_PIF19_Msk(0x1UL<<EXTI_PR1_PIF19_Pos)#defineEXTI_PR1_PIF19EXTI_PR1_PIF19_Msk#defineEXTI_PR1_PIF20_Pos(20U)#defineEXTI_PR1_PIF20_Msk(0x1UL<<EXTI_PR1_PIF20_Pos)#defineEXTI_PR1_PIF20EXTI_PR1_PIF20_Msk#defineEXTI_PR1_PIF21_Pos(21U)#defineEXTI_PR1_PIF21_Msk(0x1UL<<EXTI_PR1_PIF21_Pos)#defineEXTI_PR1_PIF21EXTI_PR1_PIF21_Msk#defineEXTI_PR1_PIF22_Pos(22U)#defineEXTI_PR1_PIF22_Msk(0x1UL<<EXTI_PR1_PIF22_Pos)#defineEXTI_PR1_PIF22EXTI_PR1_PIF22_Msk#defineEXTI_IMR2_IM32_Pos(0U)#defineEXTI_IMR2_IM32_Msk(0x1UL<<EXTI_IMR2_IM32_Pos)#defineEXTI_IMR2_IM32EXTI_IMR2_IM32_Msk#defineEXTI_IMR2_IM33_Pos(1U)#defineEXTI_IMR2_IM33_Msk(0x1UL<<EXTI_IMR2_IM33_Pos)#defineEXTI_IMR2_IM33EXTI_IMR2_IM33_Msk#defineEXTI_IMR2_IM34_Pos(2U)#defineEXTI_IMR2_IM34_Msk(0x1UL<<EXTI_IMR2_IM34_Pos)#defineEXTI_IMR2_IM34EXTI_IMR2_IM34_Msk#defineEXTI_IMR2_IM35_Pos(3U)#defineEXTI_IMR2_IM35_Msk(0x1UL<<EXTI_IMR2_IM35_Pos)#defineEXTI_IMR2_IM35EXTI_IMR2_IM35_Msk#defineEXTI_IMR2_IM36_Pos(4U)#defineEXTI_IMR2_IM36_Msk(0x1UL<<EXTI_IMR2_IM36_Pos)#defineEXTI_IMR2_IM36EXTI_IMR2_IM36_Msk#defineEXTI_IMR2_IM37_Pos(5U)#defineEXTI_IMR2_IM37_Msk(0x1UL<<EXTI_IMR2_IM37_Pos)#defineEXTI_IMR2_IM37EXTI_IMR2_IM37_Msk#defineEXTI_IMR2_IM38_Pos(6U)#defineEXTI_IMR2_IM38_Msk(0x1UL<<EXTI_IMR2_IM38_Pos)#defineEXTI_IMR2_IM38EXTI_IMR2_IM38_Msk#defineEXTI_IMR2_IM39_Pos(7U)#defineEXTI_IMR2_IM39_Msk(0x1UL<<EXTI_IMR2_IM39_Pos)#defineEXTI_IMR2_IM39EXTI_IMR2_IM39_Msk#defineEXTI_IMR2_IM40_Pos(8U)#defineEXTI_IMR2_IM40_Msk(0x1UL<<EXTI_IMR2_IM40_Pos)#defineEXTI_IMR2_IM40EXTI_IMR2_IM40_Msk#defineEXTI_IMR2_IM_Pos(0U)#defineEXTI_IMR2_IM_Msk(0x1FFUL<<EXTI_IMR2_IM_Pos)#defineEXTI_IMR2_IMEXTI_IMR2_IM_Msk#defineEXTI_EMR2_EM32_Pos(0U)#defineEXTI_EMR2_EM32_Msk(0x1UL<<EXTI_EMR2_EM32_Pos)#defineEXTI_EMR2_EM32EXTI_EMR2_EM32_Msk#defineEXTI_EMR2_EM33_Pos(1U)#defineEXTI_EMR2_EM33_Msk(0x1UL<<EXTI_EMR2_EM33_Pos)#defineEXTI_EMR2_EM33EXTI_EMR2_EM33_Msk#defineEXTI_EMR2_EM34_Pos(2U)#defineEXTI_EMR2_EM34_Msk(0x1UL<<EXTI_EMR2_EM34_Pos)#defineEXTI_EMR2_EM34EXTI_EMR2_EM34_Msk#defineEXTI_EMR2_EM35_Pos(3U)#defineEXTI_EMR2_EM35_Msk(0x1UL<<EXTI_EMR2_EM35_Pos)#defineEXTI_EMR2_EM35EXTI_EMR2_EM35_Msk#defineEXTI_EMR2_EM36_Pos(4U)#defineEXTI_EMR2_EM36_Msk(0x1UL<<EXTI_EMR2_EM36_Pos)#defineEXTI_EMR2_EM36EXTI_EMR2_EM36_Msk#defineEXTI_EMR2_EM37_Pos(5U)#defineEXTI_EMR2_EM37_Msk(0x1UL<<EXTI_EMR2_EM37_Pos)#defineEXTI_EMR2_EM37EXTI_EMR2_EM37_Msk#defineEXTI_EMR2_EM38_Pos(6U)#defineEXTI_EMR2_EM38_Msk(0x1UL<<EXTI_EMR2_EM38_Pos)#defineEXTI_EMR2_EM38EXTI_EMR2_EM38_Msk#defineEXTI_EMR2_EM39_Pos(7U)#defineEXTI_EMR2_EM39_Msk(0x1UL<<EXTI_EMR2_EM39_Pos)#defineEXTI_EMR2_EM39EXTI_EMR2_EM39_Msk#defineEXTI_EMR2_EM40_Pos(8U)#defineEXTI_EMR2_EM40_Msk(0x1UL<<EXTI_EMR2_EM40_Pos)#defineEXTI_EMR2_EM40EXTI_EMR2_EM40_Msk#defineEXTI_EMR2_EM_Pos(0U)#defineEXTI_EMR2_EM_Msk(0x1FFUL<<EXTI_EMR2_EM_Pos)#defineEXTI_EMR2_EMEXTI_EMR2_EM_Msk#defineEXTI_RTSR2_RT35_Pos(3U)#defineEXTI_RTSR2_RT35_Msk(0x1UL<<EXTI_RTSR2_RT35_Pos)#defineEXTI_RTSR2_RT35EXTI_RTSR2_RT35_Msk#defineEXTI_RTSR2_RT36_Pos(4U)#defineEXTI_RTSR2_RT36_Msk(0x1UL<<EXTI_RTSR2_RT36_Pos)#defineEXTI_RTSR2_RT36EXTI_RTSR2_RT36_Msk#defineEXTI_RTSR2_RT37_Pos(5U)#defineEXTI_RTSR2_RT37_Msk(0x1UL<<EXTI_RTSR2_RT37_Pos)#defineEXTI_RTSR2_RT37EXTI_RTSR2_RT37_Msk#defineEXTI_RTSR2_RT38_Pos(6U)#defineEXTI_RTSR2_RT38_Msk(0x1UL<<EXTI_RTSR2_RT38_Pos)#defineEXTI_RTSR2_RT38EXTI_RTSR2_RT38_Msk#defineEXTI_FTSR2_FT35_Pos(3U)#defineEXTI_FTSR2_FT35_Msk(0x1UL<<EXTI_FTSR2_FT35_Pos)#defineEXTI_FTSR2_FT35EXTI_FTSR2_FT35_Msk#defineEXTI_FTSR2_FT36_Pos(4U)#defineEXTI_FTSR2_FT36_Msk(0x1UL<<EXTI_FTSR2_FT36_Pos)#defineEXTI_FTSR2_FT36EXTI_FTSR2_FT36_Msk#defineEXTI_FTSR2_FT37_Pos(5U)#defineEXTI_FTSR2_FT37_Msk(0x1UL<<EXTI_FTSR2_FT37_Pos)#defineEXTI_FTSR2_FT37EXTI_FTSR2_FT37_Msk#defineEXTI_FTSR2_FT38_Pos(6U)#defineEXTI_FTSR2_FT38_Msk(0x1UL<<EXTI_FTSR2_FT38_Pos)#defineEXTI_FTSR2_FT38EXTI_FTSR2_FT38_Msk#defineEXTI_SWIER2_SWI35_Pos(3U)#defineEXTI_SWIER2_SWI35_Msk(0x1UL<<EXTI_SWIER2_SWI35_Pos)#defineEXTI_SWIER2_SWI35EXTI_SWIER2_SWI35_Msk#defineEXTI_SWIER2_SWI36_Pos(4U)#defineEXTI_SWIER2_SWI36_Msk(0x1UL<<EXTI_SWIER2_SWI36_Pos)#defineEXTI_SWIER2_SWI36EXTI_SWIER2_SWI36_Msk#defineEXTI_SWIER2_SWI37_Pos(5U)#defineEXTI_SWIER2_SWI37_Msk(0x1UL<<EXTI_SWIER2_SWI37_Pos)#defineEXTI_SWIER2_SWI37EXTI_SWIER2_SWI37_Msk#defineEXTI_SWIER2_SWI38_Pos(6U)#defineEXTI_SWIER2_SWI38_Msk(0x1UL<<EXTI_SWIER2_SWI38_Pos)#defineEXTI_SWIER2_SWI38EXTI_SWIER2_SWI38_Msk#defineEXTI_PR2_PIF35_Pos(3U)#defineEXTI_PR2_PIF35_Msk(0x1UL<<EXTI_PR2_PIF35_Pos)#defineEXTI_PR2_PIF35EXTI_PR2_PIF35_Msk#defineEXTI_PR2_PIF36_Pos(4U)#defineEXTI_PR2_PIF36_Msk(0x1UL<<EXTI_PR2_PIF36_Pos)#defineEXTI_PR2_PIF36EXTI_PR2_PIF36_Msk#defineEXTI_PR2_PIF37_Pos(5U)#defineEXTI_PR2_PIF37_Msk(0x1UL<<EXTI_PR2_PIF37_Pos)#defineEXTI_PR2_PIF37EXTI_PR2_PIF37_Msk#defineEXTI_PR2_PIF38_Pos(6U)#defineEXTI_PR2_PIF38_Msk(0x1UL<<EXTI_PR2_PIF38_Pos)#defineEXTI_PR2_PIF38EXTI_PR2_PIF38_Msk#defineFLASH_ACR_LATENCY_Pos(0U)#defineFLASH_ACR_LATENCY_Msk(0x7UL<<FLASH_ACR_LATENCY_Pos)#defineFLASH_ACR_LATENCYFLASH_ACR_LATENCY_Msk#defineFLASH_ACR_LATENCY_0WS(0x00000000UL)#defineFLASH_ACR_LATENCY_1WS(0x00000001UL)#defineFLASH_ACR_LATENCY_2WS(0x00000002UL)#defineFLASH_ACR_LATENCY_3WS(0x00000003UL)#defineFLASH_ACR_LATENCY_4WS(0x00000004UL)#defineFLASH_ACR_PRFTEN_Pos(8U)#defineFLASH_ACR_PRFTEN_Msk(0x1UL<<FLASH_ACR_PRFTEN_Pos)#defineFLASH_ACR_PRFTENFLASH_ACR_PRFTEN_Msk#defineFLASH_ACR_ICEN_Pos(9U)#defineFLASH_ACR_ICEN_Msk(0x1UL<<FLASH_ACR_ICEN_Pos)#defineFLASH_ACR_ICENFLASH_ACR_ICEN_Msk#defineFLASH_ACR_DCEN_Pos(10U)#defineFLASH_ACR_DCEN_Msk(0x1UL<<FLASH_ACR_DCEN_Pos)#defineFLASH_ACR_DCENFLASH_ACR_DCEN_Msk#defineFLASH_ACR_ICRST_Pos(11U)#defineFLASH_ACR_ICRST_Msk(0x1UL<<FLASH_ACR_ICRST_Pos)#defineFLASH_ACR_ICRSTFLASH_ACR_ICRST_Msk#defineFLASH_ACR_DCRST_Pos(12U)#defineFLASH_ACR_DCRST_Msk(0x1UL<<FLASH_ACR_DCRST_Pos)#defineFLASH_ACR_DCRSTFLASH_ACR_DCRST_Msk#defineFLASH_ACR_RUN_PD_Pos(13U)#defineFLASH_ACR_RUN_PD_Msk(0x1UL<<FLASH_ACR_RUN_PD_Pos)#defineFLASH_ACR_RUN_PDFLASH_ACR_RUN_PD_Msk#defineFLASH_ACR_SLEEP_PD_Pos(14U)#defineFLASH_ACR_SLEEP_PD_Msk(0x1UL<<FLASH_ACR_SLEEP_PD_Pos)#defineFLASH_ACR_SLEEP_PDFLASH_ACR_SLEEP_PD_Msk#defineFLASH_SR_EOP_Pos(0U)#defineFLASH_SR_EOP_Msk(0x1UL<<FLASH_SR_EOP_Pos)#defineFLASH_SR_EOPFLASH_SR_EOP_Msk#defineFLASH_SR_OPERR_Pos(1U)#defineFLASH_SR_OPERR_Msk(0x1UL<<FLASH_SR_OPERR_Pos)#defineFLASH_SR_OPERRFLASH_SR_OPERR_Msk#defineFLASH_SR_PROGERR_Pos(3U)#defineFLASH_SR_PROGERR_Msk(0x1UL<<FLASH_SR_PROGERR_Pos)#defineFLASH_SR_PROGERRFLASH_SR_PROGERR_Msk#defineFLASH_SR_WRPERR_Pos(4U)#defineFLASH_SR_WRPERR_Msk(0x1UL<<FLASH_SR_WRPERR_Pos)#defineFLASH_SR_WRPERRFLASH_SR_WRPERR_Msk#defineFLASH_SR_PGAERR_Pos(5U)#defineFLASH_SR_PGAERR_Msk(0x1UL<<FLASH_SR_PGAERR_Pos)#defineFLASH_SR_PGAERRFLASH_SR_PGAERR_Msk#defineFLASH_SR_SIZERR_Pos(6U)#defineFLASH_SR_SIZERR_Msk(0x1UL<<FLASH_SR_SIZERR_Pos)#defineFLASH_SR_SIZERRFLASH_SR_SIZERR_Msk#defineFLASH_SR_PGSERR_Pos(7U)#defineFLASH_SR_PGSERR_Msk(0x1UL<<FLASH_SR_PGSERR_Pos)#defineFLASH_SR_PGSERRFLASH_SR_PGSERR_Msk#defineFLASH_SR_MISERR_Pos(8U)#defineFLASH_SR_MISERR_Msk(0x1UL<<FLASH_SR_MISERR_Pos)#defineFLASH_SR_MISERRFLASH_SR_MISERR_Msk#defineFLASH_SR_FASTERR_Pos(9U)#defineFLASH_SR_FASTERR_Msk(0x1UL<<FLASH_SR_FASTERR_Pos)#defineFLASH_SR_FASTERRFLASH_SR_FASTERR_Msk#defineFLASH_SR_RDERR_Pos(14U)#defineFLASH_SR_RDERR_Msk(0x1UL<<FLASH_SR_RDERR_Pos)#defineFLASH_SR_RDERRFLASH_SR_RDERR_Msk#defineFLASH_SR_OPTVERR_Pos(15U)#defineFLASH_SR_OPTVERR_Msk(0x1UL<<FLASH_SR_OPTVERR_Pos)#defineFLASH_SR_OPTVERRFLASH_SR_OPTVERR_Msk#defineFLASH_SR_BSY_Pos(16U)#defineFLASH_SR_BSY_Msk(0x1UL<<FLASH_SR_BSY_Pos)#defineFLASH_SR_BSYFLASH_SR_BSY_Msk#defineFLASH_CR_PG_Pos(0U)#defineFLASH_CR_PG_Msk(0x1UL<<FLASH_CR_PG_Pos)#defineFLASH_CR_PGFLASH_CR_PG_Msk#defineFLASH_CR_PER_Pos(1U)#defineFLASH_CR_PER_Msk(0x1UL<<FLASH_CR_PER_Pos)#defineFLASH_CR_PERFLASH_CR_PER_Msk#defineFLASH_CR_MER1_Pos(2U)#defineFLASH_CR_MER1_Msk(0x1UL<<FLASH_CR_MER1_Pos)#defineFLASH_CR_MER1FLASH_CR_MER1_Msk#defineFLASH_CR_PNB_Pos(3U)#defineFLASH_CR_PNB_Msk(0xFFUL<<FLASH_CR_PNB_Pos)#defineFLASH_CR_PNBFLASH_CR_PNB_Msk#defineFLASH_CR_BKER_Pos(11U)#defineFLASH_CR_BKER_Msk(0x1UL<<FLASH_CR_BKER_Pos)#defineFLASH_CR_BKERFLASH_CR_BKER_Msk#defineFLASH_CR_MER2_Pos(15U)#defineFLASH_CR_MER2_Msk(0x1UL<<FLASH_CR_MER2_Pos)#defineFLASH_CR_MER2FLASH_CR_MER2_Msk#defineFLASH_CR_STRT_Pos(16U)#defineFLASH_CR_STRT_Msk(0x1UL<<FLASH_CR_STRT_Pos)#defineFLASH_CR_STRTFLASH_CR_STRT_Msk#defineFLASH_CR_OPTSTRT_Pos(17U)#defineFLASH_CR_OPTSTRT_Msk(0x1UL<<FLASH_CR_OPTSTRT_Pos)#defineFLASH_CR_OPTSTRTFLASH_CR_OPTSTRT_Msk#defineFLASH_CR_FSTPG_Pos(18U)#defineFLASH_CR_FSTPG_Msk(0x1UL<<FLASH_CR_FSTPG_Pos)#defineFLASH_CR_FSTPGFLASH_CR_FSTPG_Msk#defineFLASH_CR_EOPIE_Pos(24U)#defineFLASH_CR_EOPIE_Msk(0x1UL<<FLASH_CR_EOPIE_Pos)#defineFLASH_CR_EOPIEFLASH_CR_EOPIE_Msk#defineFLASH_CR_ERRIE_Pos(25U)#defineFLASH_CR_ERRIE_Msk(0x1UL<<FLASH_CR_ERRIE_Pos)#defineFLASH_CR_ERRIEFLASH_CR_ERRIE_Msk#defineFLASH_CR_RDERRIE_Pos(26U)#defineFLASH_CR_RDERRIE_Msk(0x1UL<<FLASH_CR_RDERRIE_Pos)#defineFLASH_CR_RDERRIEFLASH_CR_RDERRIE_Msk#defineFLASH_CR_OBL_LAUNCH_Pos(27U)#defineFLASH_CR_OBL_LAUNCH_Msk(0x1UL<<FLASH_CR_OBL_LAUNCH_Pos)#defineFLASH_CR_OBL_LAUNCHFLASH_CR_OBL_LAUNCH_Msk#defineFLASH_CR_OPTLOCK_Pos(30U)#defineFLASH_CR_OPTLOCK_Msk(0x1UL<<FLASH_CR_OPTLOCK_Pos)#defineFLASH_CR_OPTLOCKFLASH_CR_OPTLOCK_Msk#defineFLASH_CR_LOCK_Pos(31U)#defineFLASH_CR_LOCK_Msk(0x1UL<<FLASH_CR_LOCK_Pos)#defineFLASH_CR_LOCKFLASH_CR_LOCK_Msk#defineFLASH_ECCR_ADDR_ECC_Pos(0U)#defineFLASH_ECCR_ADDR_ECC_Msk(0x7FFFFUL<<FLASH_ECCR_ADDR_ECC_Pos)#defineFLASH_ECCR_ADDR_ECCFLASH_ECCR_ADDR_ECC_Msk#defineFLASH_ECCR_BK_ECC_Pos(19U)#defineFLASH_ECCR_BK_ECC_Msk(0x1UL<<FLASH_ECCR_BK_ECC_Pos)#defineFLASH_ECCR_BK_ECCFLASH_ECCR_BK_ECC_Msk#defineFLASH_ECCR_SYSF_ECC_Pos(20U)#defineFLASH_ECCR_SYSF_ECC_Msk(0x1UL<<FLASH_ECCR_SYSF_ECC_Pos)#defineFLASH_ECCR_SYSF_ECCFLASH_ECCR_SYSF_ECC_Msk#defineFLASH_ECCR_ECCIE_Pos(24U)#defineFLASH_ECCR_ECCIE_Msk(0x1UL<<FLASH_ECCR_ECCIE_Pos)#defineFLASH_ECCR_ECCIEFLASH_ECCR_ECCIE_Msk#defineFLASH_ECCR_ECCC_Pos(30U)#defineFLASH_ECCR_ECCC_Msk(0x1UL<<FLASH_ECCR_ECCC_Pos)#defineFLASH_ECCR_ECCCFLASH_ECCR_ECCC_Msk#defineFLASH_ECCR_ECCD_Pos(31U)#defineFLASH_ECCR_ECCD_Msk(0x1UL<<FLASH_ECCR_ECCD_Pos)#defineFLASH_ECCR_ECCDFLASH_ECCR_ECCD_Msk#defineFLASH_OPTR_RDP_Pos(0U)#defineFLASH_OPTR_RDP_Msk(0xFFUL<<FLASH_OPTR_RDP_Pos)#defineFLASH_OPTR_RDPFLASH_OPTR_RDP_Msk#defineFLASH_OPTR_BOR_LEV_Pos(8U)#defineFLASH_OPTR_BOR_LEV_Msk(0x7UL<<FLASH_OPTR_BOR_LEV_Pos)#defineFLASH_OPTR_BOR_LEVFLASH_OPTR_BOR_LEV_Msk#defineFLASH_OPTR_BOR_LEV_0(0x0UL<<FLASH_OPTR_BOR_LEV_Pos)#defineFLASH_OPTR_BOR_LEV_1(0x1UL<<FLASH_OPTR_BOR_LEV_Pos)#defineFLASH_OPTR_BOR_LEV_2(0x2UL<<FLASH_OPTR_BOR_LEV_Pos)#defineFLASH_OPTR_BOR_LEV_3(0x3UL<<FLASH_OPTR_BOR_LEV_Pos)#defineFLASH_OPTR_BOR_LEV_4(0x4UL<<FLASH_OPTR_BOR_LEV_Pos)#defineFLASH_OPTR_nRST_STOP_Pos(12U)#defineFLASH_OPTR_nRST_STOP_Msk(0x1UL<<FLASH_OPTR_nRST_STOP_Pos)#defineFLASH_OPTR_nRST_STOPFLASH_OPTR_nRST_STOP_Msk#defineFLASH_OPTR_nRST_STDBY_Pos(13U)#defineFLASH_OPTR_nRST_STDBY_Msk(0x1UL<<FLASH_OPTR_nRST_STDBY_Pos)#defineFLASH_OPTR_nRST_STDBYFLASH_OPTR_nRST_STDBY_Msk#defineFLASH_OPTR_nRST_SHDW_Pos(14U)#defineFLASH_OPTR_nRST_SHDW_Msk(0x1UL<<FLASH_OPTR_nRST_SHDW_Pos)#defineFLASH_OPTR_nRST_SHDWFLASH_OPTR_nRST_SHDW_Msk#defineFLASH_OPTR_IWDG_SW_Pos(16U)#defineFLASH_OPTR_IWDG_SW_Msk(0x1UL<<FLASH_OPTR_IWDG_SW_Pos)#defineFLASH_OPTR_IWDG_SWFLASH_OPTR_IWDG_SW_Msk#defineFLASH_OPTR_IWDG_STOP_Pos(17U)#defineFLASH_OPTR_IWDG_STOP_Msk(0x1UL<<FLASH_OPTR_IWDG_STOP_Pos)#defineFLASH_OPTR_IWDG_STOPFLASH_OPTR_IWDG_STOP_Msk#defineFLASH_OPTR_IWDG_STDBY_Pos(18U)#defineFLASH_OPTR_IWDG_STDBY_Msk(0x1UL<<FLASH_OPTR_IWDG_STDBY_Pos)#defineFLASH_OPTR_IWDG_STDBYFLASH_OPTR_IWDG_STDBY_Msk#defineFLASH_OPTR_WWDG_SW_Pos(19U)#defineFLASH_OPTR_WWDG_SW_Msk(0x1UL<<FLASH_OPTR_WWDG_SW_Pos)#defineFLASH_OPTR_WWDG_SWFLASH_OPTR_WWDG_SW_Msk#defineFLASH_OPTR_BFB2_Pos(20U)#defineFLASH_OPTR_BFB2_Msk(0x1UL<<FLASH_OPTR_BFB2_Pos)#defineFLASH_OPTR_BFB2FLASH_OPTR_BFB2_Msk#defineFLASH_OPTR_DUALBANK_Pos(21U)#defineFLASH_OPTR_DUALBANK_Msk(0x1UL<<FLASH_OPTR_DUALBANK_Pos)#defineFLASH_OPTR_DUALBANKFLASH_OPTR_DUALBANK_Msk#defineFLASH_OPTR_nBOOT1_Pos(23U)#defineFLASH_OPTR_nBOOT1_Msk(0x1UL<<FLASH_OPTR_nBOOT1_Pos)#defineFLASH_OPTR_nBOOT1FLASH_OPTR_nBOOT1_Msk#defineFLASH_OPTR_SRAM2_PE_Pos(24U)#defineFLASH_OPTR_SRAM2_PE_Msk(0x1UL<<FLASH_OPTR_SRAM2_PE_Pos)#defineFLASH_OPTR_SRAM2_PEFLASH_OPTR_SRAM2_PE_Msk#defineFLASH_OPTR_SRAM2_RST_Pos(25U)#defineFLASH_OPTR_SRAM2_RST_Msk(0x1UL<<FLASH_OPTR_SRAM2_RST_Pos)#defineFLASH_OPTR_SRAM2_RSTFLASH_OPTR_SRAM2_RST_Msk#defineFLASH_OPTR_nSWBOOT0_Pos(26U)#defineFLASH_OPTR_nSWBOOT0_Msk(0x1UL<<FLASH_OPTR_nSWBOOT0_Pos)#defineFLASH_OPTR_nSWBOOT0FLASH_OPTR_nSWBOOT0_Msk#defineFLASH_OPTR_nBOOT0_Pos(27U)#defineFLASH_OPTR_nBOOT0_Msk(0x1UL<<FLASH_OPTR_nBOOT0_Pos)#defineFLASH_OPTR_nBOOT0FLASH_OPTR_nBOOT0_Msk#defineFLASH_PCROP1SR_PCROP1_STRT_Pos(0U)#defineFLASH_PCROP1SR_PCROP1_STRT_Msk(0xFFFFUL<<FLASH_PCROP1SR_PCROP1_STRT_Pos)#defineFLASH_PCROP1SR_PCROP1_STRTFLASH_PCROP1SR_PCROP1_STRT_Msk#defineFLASH_PCROP1ER_PCROP1_END_Pos(0U)#defineFLASH_PCROP1ER_PCROP1_END_Msk(0xFFFFUL<<FLASH_PCROP1ER_PCROP1_END_Pos)#defineFLASH_PCROP1ER_PCROP1_ENDFLASH_PCROP1ER_PCROP1_END_Msk#defineFLASH_PCROP1ER_PCROP_RDP_Pos(31U)#defineFLASH_PCROP1ER_PCROP_RDP_Msk(0x1UL<<FLASH_PCROP1ER_PCROP_RDP_Pos)#defineFLASH_PCROP1ER_PCROP_RDPFLASH_PCROP1ER_PCROP_RDP_Msk#defineFLASH_WRP1AR_WRP1A_STRT_Pos(0U)#defineFLASH_WRP1AR_WRP1A_STRT_Msk(0xFFUL<<FLASH_WRP1AR_WRP1A_STRT_Pos)#defineFLASH_WRP1AR_WRP1A_STRTFLASH_WRP1AR_WRP1A_STRT_Msk#defineFLASH_WRP1AR_WRP1A_END_Pos(16U)#defineFLASH_WRP1AR_WRP1A_END_Msk(0xFFUL<<FLASH_WRP1AR_WRP1A_END_Pos)#defineFLASH_WRP1AR_WRP1A_ENDFLASH_WRP1AR_WRP1A_END_Msk#defineFLASH_WRP1BR_WRP1B_STRT_Pos(0U)#defineFLASH_WRP1BR_WRP1B_STRT_Msk(0xFFUL<<FLASH_WRP1BR_WRP1B_STRT_Pos)#defineFLASH_WRP1BR_WRP1B_STRTFLASH_WRP1BR_WRP1B_STRT_Msk#defineFLASH_WRP1BR_WRP1B_END_Pos(16U)#defineFLASH_WRP1BR_WRP1B_END_Msk(0xFFUL<<FLASH_WRP1BR_WRP1B_END_Pos)#defineFLASH_WRP1BR_WRP1B_ENDFLASH_WRP1BR_WRP1B_END_Msk#defineFLASH_PCROP2SR_PCROP2_STRT_Pos(0U)#defineFLASH_PCROP2SR_PCROP2_STRT_Msk(0xFFFFUL<<FLASH_PCROP2SR_PCROP2_STRT_Pos)#defineFLASH_PCROP2SR_PCROP2_STRTFLASH_PCROP2SR_PCROP2_STRT_Msk#defineFLASH_PCROP2ER_PCROP2_END_Pos(0U)#defineFLASH_PCROP2ER_PCROP2_END_Msk(0xFFFFUL<<FLASH_PCROP2ER_PCROP2_END_Pos)#defineFLASH_PCROP2ER_PCROP2_ENDFLASH_PCROP2ER_PCROP2_END_Msk#defineFLASH_WRP2AR_WRP2A_STRT_Pos(0U)#defineFLASH_WRP2AR_WRP2A_STRT_Msk(0xFFUL<<FLASH_WRP2AR_WRP2A_STRT_Pos)#defineFLASH_WRP2AR_WRP2A_STRTFLASH_WRP2AR_WRP2A_STRT_Msk#defineFLASH_WRP2AR_WRP2A_END_Pos(16U)#defineFLASH_WRP2AR_WRP2A_END_Msk(0xFFUL<<FLASH_WRP2AR_WRP2A_END_Pos)#defineFLASH_WRP2AR_WRP2A_ENDFLASH_WRP2AR_WRP2A_END_Msk#defineFLASH_WRP2BR_WRP2B_STRT_Pos(0U)#defineFLASH_WRP2BR_WRP2B_STRT_Msk(0xFFUL<<FLASH_WRP2BR_WRP2B_STRT_Pos)#defineFLASH_WRP2BR_WRP2B_STRTFLASH_WRP2BR_WRP2B_STRT_Msk#defineFLASH_WRP2BR_WRP2B_END_Pos(16U)#defineFLASH_WRP2BR_WRP2B_END_Msk(0xFFUL<<FLASH_WRP2BR_WRP2B_END_Pos)#defineFLASH_WRP2BR_WRP2B_ENDFLASH_WRP2BR_WRP2B_END_Msk#defineFMC_BCR1_CCLKEN_Pos(20U)#defineFMC_BCR1_CCLKEN_Msk(0x1UL<<FMC_BCR1_CCLKEN_Pos)#defineFMC_BCR1_CCLKENFMC_BCR1_CCLKEN_Msk#defineFMC_BCR1_WFDIS_Pos(21U)#defineFMC_BCR1_WFDIS_Msk(0x1UL<<FMC_BCR1_WFDIS_Pos)#defineFMC_BCR1_WFDISFMC_BCR1_WFDIS_Msk#defineFMC_BCRx_MBKEN_Pos(0U)#defineFMC_BCRx_MBKEN_Msk(0x1UL<<FMC_BCRx_MBKEN_Pos)#defineFMC_BCRx_MBKENFMC_BCRx_MBKEN_Msk#defineFMC_BCRx_MUXEN_Pos(1U)#defineFMC_BCRx_MUXEN_Msk(0x1UL<<FMC_BCRx_MUXEN_Pos)#defineFMC_BCRx_MUXENFMC_BCRx_MUXEN_Msk#defineFMC_BCRx_MTYP_Pos(2U)#defineFMC_BCRx_MTYP_Msk(0x3UL<<FMC_BCRx_MTYP_Pos)#defineFMC_BCRx_MTYPFMC_BCRx_MTYP_Msk#defineFMC_BCRx_MTYP_0(0x1UL<<FMC_BCRx_MTYP_Pos)#defineFMC_BCRx_MTYP_1(0x2UL<<FMC_BCRx_MTYP_Pos)#defineFMC_BCRx_MWID_Pos(4U)#defineFMC_BCRx_MWID_Msk(0x3UL<<FMC_BCRx_MWID_Pos)#defineFMC_BCRx_MWIDFMC_BCRx_MWID_Msk#defineFMC_BCRx_MWID_0(0x1UL<<FMC_BCRx_MWID_Pos)#defineFMC_BCRx_MWID_1(0x2UL<<FMC_BCRx_MWID_Pos)#defineFMC_BCRx_FACCEN_Pos(6U)#defineFMC_BCRx_FACCEN_Msk(0x1UL<<FMC_BCRx_FACCEN_Pos)#defineFMC_BCRx_FACCENFMC_BCRx_FACCEN_Msk#defineFMC_BCRx_BURSTEN_Pos(8U)#defineFMC_BCRx_BURSTEN_Msk(0x1UL<<FMC_BCRx_BURSTEN_Pos)#defineFMC_BCRx_BURSTENFMC_BCRx_BURSTEN_Msk#defineFMC_BCRx_WAITPOL_Pos(9U)#defineFMC_BCRx_WAITPOL_Msk(0x1UL<<FMC_BCRx_WAITPOL_Pos)#defineFMC_BCRx_WAITPOLFMC_BCRx_WAITPOL_Msk#defineFMC_BCRx_WAITCFG_Pos(11U)#defineFMC_BCRx_WAITCFG_Msk(0x1UL<<FMC_BCRx_WAITCFG_Pos)#defineFMC_BCRx_WAITCFGFMC_BCRx_WAITCFG_Msk#defineFMC_BCRx_WREN_Pos(12U)#defineFMC_BCRx_WREN_Msk(0x1UL<<FMC_BCRx_WREN_Pos)#defineFMC_BCRx_WRENFMC_BCRx_WREN_Msk#defineFMC_BCRx_WAITEN_Pos(13U)#defineFMC_BCRx_WAITEN_Msk(0x1UL<<FMC_BCRx_WAITEN_Pos)#defineFMC_BCRx_WAITENFMC_BCRx_WAITEN_Msk#defineFMC_BCRx_EXTMOD_Pos(14U)#defineFMC_BCRx_EXTMOD_Msk(0x1UL<<FMC_BCRx_EXTMOD_Pos)#defineFMC_BCRx_EXTMODFMC_BCRx_EXTMOD_Msk#defineFMC_BCRx_ASYNCWAIT_Pos(15U)#defineFMC_BCRx_ASYNCWAIT_Msk(0x1UL<<FMC_BCRx_ASYNCWAIT_Pos)#defineFMC_BCRx_ASYNCWAITFMC_BCRx_ASYNCWAIT_Msk#defineFMC_BCRx_CPSIZE_Pos(16U)#defineFMC_BCRx_CPSIZE_Msk(0x7UL<<FMC_BCRx_CPSIZE_Pos)#defineFMC_BCRx_CPSIZEFMC_BCRx_CPSIZE_Msk#defineFMC_BCRx_CPSIZE_0(0x1UL<<FMC_BCRx_CPSIZE_Pos)#defineFMC_BCRx_CPSIZE_1(0x2UL<<FMC_BCRx_CPSIZE_Pos)#defineFMC_BCRx_CPSIZE_2(0x4UL<<FMC_BCRx_CPSIZE_Pos)#defineFMC_BCRx_CBURSTRW_Pos(19U)#defineFMC_BCRx_CBURSTRW_Msk(0x1UL<<FMC_BCRx_CBURSTRW_Pos)#defineFMC_BCRx_CBURSTRWFMC_BCRx_CBURSTRW_Msk#defineFMC_BTRx_ADDSET_Pos(0U)#defineFMC_BTRx_ADDSET_Msk(0xFUL<<FMC_BTRx_ADDSET_Pos)#defineFMC_BTRx_ADDSETFMC_BTRx_ADDSET_Msk#defineFMC_BTRx_ADDSET_0(0x1UL<<FMC_BTRx_ADDSET_Pos)#defineFMC_BTRx_ADDSET_1(0x2UL<<FMC_BTRx_ADDSET_Pos)#defineFMC_BTRx_ADDSET_2(0x4UL<<FMC_BTRx_ADDSET_Pos)#defineFMC_BTRx_ADDSET_3(0x8UL<<FMC_BTRx_ADDSET_Pos)#defineFMC_BTRx_ADDHLD_Pos(4U)#defineFMC_BTRx_ADDHLD_Msk(0xFUL<<FMC_BTRx_ADDHLD_Pos)#defineFMC_BTRx_ADDHLDFMC_BTRx_ADDHLD_Msk#defineFMC_BTRx_ADDHLD_0(0x1UL<<FMC_BTRx_ADDHLD_Pos)#defineFMC_BTRx_ADDHLD_1(0x2UL<<FMC_BTRx_ADDHLD_Pos)#defineFMC_BTRx_ADDHLD_2(0x4UL<<FMC_BTRx_ADDHLD_Pos)#defineFMC_BTRx_ADDHLD_3(0x8UL<<FMC_BTRx_ADDHLD_Pos)#defineFMC_BTRx_DATAST_Pos(8U)#defineFMC_BTRx_DATAST_Msk(0xFFUL<<FMC_BTRx_DATAST_Pos)#defineFMC_BTRx_DATASTFMC_BTRx_DATAST_Msk#defineFMC_BTRx_DATAST_0(0x01UL<<FMC_BTRx_DATAST_Pos)#defineFMC_BTRx_DATAST_1(0x02UL<<FMC_BTRx_DATAST_Pos)#defineFMC_BTRx_DATAST_2(0x04UL<<FMC_BTRx_DATAST_Pos)#defineFMC_BTRx_DATAST_3(0x08UL<<FMC_BTRx_DATAST_Pos)#defineFMC_BTRx_DATAST_4(0x10UL<<FMC_BTRx_DATAST_Pos)#defineFMC_BTRx_DATAST_5(0x20UL<<FMC_BTRx_DATAST_Pos)#defineFMC_BTRx_DATAST_6(0x40UL<<FMC_BTRx_DATAST_Pos)#defineFMC_BTRx_DATAST_7(0x80UL<<FMC_BTRx_DATAST_Pos)#defineFMC_BTRx_BUSTURN_Pos(16U)#defineFMC_BTRx_BUSTURN_Msk(0xFUL<<FMC_BTRx_BUSTURN_Pos)#defineFMC_BTRx_BUSTURNFMC_BTRx_BUSTURN_Msk#defineFMC_BTRx_BUSTURN_0(0x1UL<<FMC_BTRx_BUSTURN_Pos)#defineFMC_BTRx_BUSTURN_1(0x2UL<<FMC_BTRx_BUSTURN_Pos)#defineFMC_BTRx_BUSTURN_2(0x4UL<<FMC_BTRx_BUSTURN_Pos)#defineFMC_BTRx_BUSTURN_3(0x8UL<<FMC_BTRx_BUSTURN_Pos)#defineFMC_BTRx_CLKDIV_Pos(20U)#defineFMC_BTRx_CLKDIV_Msk(0xFUL<<FMC_BTRx_CLKDIV_Pos)#defineFMC_BTRx_CLKDIVFMC_BTRx_CLKDIV_Msk#defineFMC_BTRx_CLKDIV_0(0x1UL<<FMC_BTRx_CLKDIV_Pos)#defineFMC_BTRx_CLKDIV_1(0x2UL<<FMC_BTRx_CLKDIV_Pos)#defineFMC_BTRx_CLKDIV_2(0x4UL<<FMC_BTRx_CLKDIV_Pos)#defineFMC_BTRx_CLKDIV_3(0x8UL<<FMC_BTRx_CLKDIV_Pos)#defineFMC_BTRx_DATLAT_Pos(24U)#defineFMC_BTRx_DATLAT_Msk(0xFUL<<FMC_BTRx_DATLAT_Pos)#defineFMC_BTRx_DATLATFMC_BTRx_DATLAT_Msk#defineFMC_BTRx_DATLAT_0(0x1UL<<FMC_BTRx_DATLAT_Pos)#defineFMC_BTRx_DATLAT_1(0x2UL<<FMC_BTRx_DATLAT_Pos)#defineFMC_BTRx_DATLAT_2(0x4UL<<FMC_BTRx_DATLAT_Pos)#defineFMC_BTRx_DATLAT_3(0x8UL<<FMC_BTRx_DATLAT_Pos)#defineFMC_BTRx_ACCMOD_Pos(28U)#defineFMC_BTRx_ACCMOD_Msk(0x3UL<<FMC_BTRx_ACCMOD_Pos)#defineFMC_BTRx_ACCMODFMC_BTRx_ACCMOD_Msk#defineFMC_BTRx_ACCMOD_0(0x1UL<<FMC_BTRx_ACCMOD_Pos)#defineFMC_BTRx_ACCMOD_1(0x2UL<<FMC_BTRx_ACCMOD_Pos)#defineFMC_BWTRx_ADDSET_Pos(0U)#defineFMC_BWTRx_ADDSET_Msk(0xFUL<<FMC_BWTRx_ADDSET_Pos)#defineFMC_BWTRx_ADDSETFMC_BWTRx_ADDSET_Msk#defineFMC_BWTRx_ADDSET_0(0x1UL<<FMC_BWTRx_ADDSET_Pos)#defineFMC_BWTRx_ADDSET_1(0x2UL<<FMC_BWTRx_ADDSET_Pos)#defineFMC_BWTRx_ADDSET_2(0x4UL<<FMC_BWTRx_ADDSET_Pos)#defineFMC_BWTRx_ADDSET_3(0x8UL<<FMC_BWTRx_ADDSET_Pos)#defineFMC_BWTRx_ADDHLD_Pos(4U)#defineFMC_BWTRx_ADDHLD_Msk(0xFUL<<FMC_BWTRx_ADDHLD_Pos)#defineFMC_BWTRx_ADDHLDFMC_BWTRx_ADDHLD_Msk#defineFMC_BWTRx_ADDHLD_0(0x1UL<<FMC_BWTRx_ADDHLD_Pos)#defineFMC_BWTRx_ADDHLD_1(0x2UL<<FMC_BWTRx_ADDHLD_Pos)#defineFMC_BWTRx_ADDHLD_2(0x4UL<<FMC_BWTRx_ADDHLD_Pos)#defineFMC_BWTRx_ADDHLD_3(0x8UL<<FMC_BWTRx_ADDHLD_Pos)#defineFMC_BWTRx_DATAST_Pos(8U)#defineFMC_BWTRx_DATAST_Msk(0xFFUL<<FMC_BWTRx_DATAST_Pos)#defineFMC_BWTRx_DATASTFMC_BWTRx_DATAST_Msk#defineFMC_BWTRx_DATAST_0(0x01UL<<FMC_BWTRx_DATAST_Pos)#defineFMC_BWTRx_DATAST_1(0x02UL<<FMC_BWTRx_DATAST_Pos)#defineFMC_BWTRx_DATAST_2(0x04UL<<FMC_BWTRx_DATAST_Pos)#defineFMC_BWTRx_DATAST_3(0x08UL<<FMC_BWTRx_DATAST_Pos)#defineFMC_BWTRx_DATAST_4(0x10UL<<FMC_BWTRx_DATAST_Pos)#defineFMC_BWTRx_DATAST_5(0x20UL<<FMC_BWTRx_DATAST_Pos)#defineFMC_BWTRx_DATAST_6(0x40UL<<FMC_BWTRx_DATAST_Pos)#defineFMC_BWTRx_DATAST_7(0x80UL<<FMC_BWTRx_DATAST_Pos)#defineFMC_BWTRx_BUSTURN_Pos(16U)#defineFMC_BWTRx_BUSTURN_Msk(0xFUL<<FMC_BWTRx_BUSTURN_Pos)#defineFMC_BWTRx_BUSTURNFMC_BWTRx_BUSTURN_Msk#defineFMC_BWTRx_BUSTURN_0(0x1UL<<FMC_BWTRx_BUSTURN_Pos)#defineFMC_BWTRx_BUSTURN_1(0x2UL<<FMC_BWTRx_BUSTURN_Pos)#defineFMC_BWTRx_BUSTURN_2(0x4UL<<FMC_BWTRx_BUSTURN_Pos)#defineFMC_BWTRx_BUSTURN_3(0x8UL<<FMC_BWTRx_BUSTURN_Pos)#defineFMC_BWTRx_ACCMOD_Pos(28U)#defineFMC_BWTRx_ACCMOD_Msk(0x3UL<<FMC_BWTRx_ACCMOD_Pos)#defineFMC_BWTRx_ACCMODFMC_BWTRx_ACCMOD_Msk#defineFMC_BWTRx_ACCMOD_0(0x1UL<<FMC_BWTRx_ACCMOD_Pos)#defineFMC_BWTRx_ACCMOD_1(0x2UL<<FMC_BWTRx_ACCMOD_Pos)#defineFMC_PCR_PWAITEN_Pos(1U)#defineFMC_PCR_PWAITEN_Msk(0x1UL<<FMC_PCR_PWAITEN_Pos)#defineFMC_PCR_PWAITENFMC_PCR_PWAITEN_Msk#defineFMC_PCR_PBKEN_Pos(2U)#defineFMC_PCR_PBKEN_Msk(0x1UL<<FMC_PCR_PBKEN_Pos)#defineFMC_PCR_PBKENFMC_PCR_PBKEN_Msk#defineFMC_PCR_PTYP_Pos(3U)#defineFMC_PCR_PTYP_Msk(0x1UL<<FMC_PCR_PTYP_Pos)#defineFMC_PCR_PTYPFMC_PCR_PTYP_Msk#defineFMC_PCR_PWID_Pos(4U)#defineFMC_PCR_PWID_Msk(0x3UL<<FMC_PCR_PWID_Pos)#defineFMC_PCR_PWIDFMC_PCR_PWID_Msk#defineFMC_PCR_PWID_0(0x1UL<<FMC_PCR_PWID_Pos)#defineFMC_PCR_PWID_1(0x2UL<<FMC_PCR_PWID_Pos)#defineFMC_PCR_ECCEN_Pos(6U)#defineFMC_PCR_ECCEN_Msk(0x1UL<<FMC_PCR_ECCEN_Pos)#defineFMC_PCR_ECCENFMC_PCR_ECCEN_Msk#defineFMC_PCR_TCLR_Pos(9U)#defineFMC_PCR_TCLR_Msk(0xFUL<<FMC_PCR_TCLR_Pos)#defineFMC_PCR_TCLRFMC_PCR_TCLR_Msk#defineFMC_PCR_TCLR_0(0x1UL<<FMC_PCR_TCLR_Pos)#defineFMC_PCR_TCLR_1(0x2UL<<FMC_PCR_TCLR_Pos)#defineFMC_PCR_TCLR_2(0x4UL<<FMC_PCR_TCLR_Pos)#defineFMC_PCR_TCLR_3(0x8UL<<FMC_PCR_TCLR_Pos)#defineFMC_PCR_TAR_Pos(13U)#defineFMC_PCR_TAR_Msk(0xFUL<<FMC_PCR_TAR_Pos)#defineFMC_PCR_TARFMC_PCR_TAR_Msk#defineFMC_PCR_TAR_0(0x1UL<<FMC_PCR_TAR_Pos)#defineFMC_PCR_TAR_1(0x2UL<<FMC_PCR_TAR_Pos)#defineFMC_PCR_TAR_2(0x4UL<<FMC_PCR_TAR_Pos)#defineFMC_PCR_TAR_3(0x8UL<<FMC_PCR_TAR_Pos)#defineFMC_PCR_ECCPS_Pos(17U)#defineFMC_PCR_ECCPS_Msk(0x7UL<<FMC_PCR_ECCPS_Pos)#defineFMC_PCR_ECCPSFMC_PCR_ECCPS_Msk#defineFMC_PCR_ECCPS_0(0x1UL<<FMC_PCR_ECCPS_Pos)#defineFMC_PCR_ECCPS_1(0x2UL<<FMC_PCR_ECCPS_Pos)#defineFMC_PCR_ECCPS_2(0x4UL<<FMC_PCR_ECCPS_Pos)#defineFMC_SR_IRS_Pos(0U)#defineFMC_SR_IRS_Msk(0x1UL<<FMC_SR_IRS_Pos)#defineFMC_SR_IRSFMC_SR_IRS_Msk#defineFMC_SR_ILS_Pos(1U)#defineFMC_SR_ILS_Msk(0x1UL<<FMC_SR_ILS_Pos)#defineFMC_SR_ILSFMC_SR_ILS_Msk#defineFMC_SR_IFS_Pos(2U)#defineFMC_SR_IFS_Msk(0x1UL<<FMC_SR_IFS_Pos)#defineFMC_SR_IFSFMC_SR_IFS_Msk#defineFMC_SR_IREN_Pos(3U)#defineFMC_SR_IREN_Msk(0x1UL<<FMC_SR_IREN_Pos)#defineFMC_SR_IRENFMC_SR_IREN_Msk#defineFMC_SR_ILEN_Pos(4U)#defineFMC_SR_ILEN_Msk(0x1UL<<FMC_SR_ILEN_Pos)#defineFMC_SR_ILENFMC_SR_ILEN_Msk#defineFMC_SR_IFEN_Pos(5U)#defineFMC_SR_IFEN_Msk(0x1UL<<FMC_SR_IFEN_Pos)#defineFMC_SR_IFENFMC_SR_IFEN_Msk#defineFMC_SR_FEMPT_Pos(6U)#defineFMC_SR_FEMPT_Msk(0x1UL<<FMC_SR_FEMPT_Pos)#defineFMC_SR_FEMPTFMC_SR_FEMPT_Msk#defineFMC_PMEM_MEMSET_Pos(0U)#defineFMC_PMEM_MEMSET_Msk(0xFFUL<<FMC_PMEM_MEMSET_Pos)#defineFMC_PMEM_MEMSETFMC_PMEM_MEMSET_Msk#defineFMC_PMEM_MEMSET_0(0x01UL<<FMC_PMEM_MEMSET_Pos)#defineFMC_PMEM_MEMSET_1(0x02UL<<FMC_PMEM_MEMSET_Pos)#defineFMC_PMEM_MEMSET_2(0x04UL<<FMC_PMEM_MEMSET_Pos)#defineFMC_PMEM_MEMSET_3(0x08UL<<FMC_PMEM_MEMSET_Pos)#defineFMC_PMEM_MEMSET_4(0x10UL<<FMC_PMEM_MEMSET_Pos)#defineFMC_PMEM_MEMSET_5(0x20UL<<FMC_PMEM_MEMSET_Pos)#defineFMC_PMEM_MEMSET_6(0x40UL<<FMC_PMEM_MEMSET_Pos)#defineFMC_PMEM_MEMSET_7(0x80UL<<FMC_PMEM_MEMSET_Pos)#defineFMC_PMEM_MEMWAIT_Pos(8U)#defineFMC_PMEM_MEMWAIT_Msk(0xFFUL<<FMC_PMEM_MEMWAIT_Pos)#defineFMC_PMEM_MEMWAITFMC_PMEM_MEMWAIT_Msk#defineFMC_PMEM_MEMWAIT_0(0x01UL<<FMC_PMEM_MEMWAIT_Pos)#defineFMC_PMEM_MEMWAIT_1(0x02UL<<FMC_PMEM_MEMWAIT_Pos)#defineFMC_PMEM_MEMWAIT_2(0x04UL<<FMC_PMEM_MEMWAIT_Pos)#defineFMC_PMEM_MEMWAIT_3(0x08UL<<FMC_PMEM_MEMWAIT_Pos)#defineFMC_PMEM_MEMWAIT_4(0x10UL<<FMC_PMEM_MEMWAIT_Pos)#defineFMC_PMEM_MEMWAIT_5(0x20UL<<FMC_PMEM_MEMWAIT_Pos)#defineFMC_PMEM_MEMWAIT_6(0x40UL<<FMC_PMEM_MEMWAIT_Pos)#defineFMC_PMEM_MEMWAIT_7(0x80UL<<FMC_PMEM_MEMWAIT_Pos)#defineFMC_PMEM_MEMHOLD_Pos(16U)#defineFMC_PMEM_MEMHOLD_Msk(0xFFUL<<FMC_PMEM_MEMHOLD_Pos)#defineFMC_PMEM_MEMHOLDFMC_PMEM_MEMHOLD_Msk#defineFMC_PMEM_MEMHOLD_0(0x01UL<<FMC_PMEM_MEMHOLD_Pos)#defineFMC_PMEM_MEMHOLD_1(0x02UL<<FMC_PMEM_MEMHOLD_Pos)#defineFMC_PMEM_MEMHOLD_2(0x04UL<<FMC_PMEM_MEMHOLD_Pos)#defineFMC_PMEM_MEMHOLD_3(0x08UL<<FMC_PMEM_MEMHOLD_Pos)#defineFMC_PMEM_MEMHOLD_4(0x10UL<<FMC_PMEM_MEMHOLD_Pos)#defineFMC_PMEM_MEMHOLD_5(0x20UL<<FMC_PMEM_MEMHOLD_Pos)#defineFMC_PMEM_MEMHOLD_6(0x40UL<<FMC_PMEM_MEMHOLD_Pos)#defineFMC_PMEM_MEMHOLD_7(0x80UL<<FMC_PMEM_MEMHOLD_Pos)#defineFMC_PMEM_MEMHIZ_Pos(24U)#defineFMC_PMEM_MEMHIZ_Msk(0xFFUL<<FMC_PMEM_MEMHIZ_Pos)#defineFMC_PMEM_MEMHIZFMC_PMEM_MEMHIZ_Msk#defineFMC_PMEM_MEMHIZ_0(0x01UL<<FMC_PMEM_MEMHIZ_Pos)#defineFMC_PMEM_MEMHIZ_1(0x02UL<<FMC_PMEM_MEMHIZ_Pos)#defineFMC_PMEM_MEMHIZ_2(0x04UL<<FMC_PMEM_MEMHIZ_Pos)#defineFMC_PMEM_MEMHIZ_3(0x08UL<<FMC_PMEM_MEMHIZ_Pos)#defineFMC_PMEM_MEMHIZ_4(0x10UL<<FMC_PMEM_MEMHIZ_Pos)#defineFMC_PMEM_MEMHIZ_5(0x20UL<<FMC_PMEM_MEMHIZ_Pos)#defineFMC_PMEM_MEMHIZ_6(0x40UL<<FMC_PMEM_MEMHIZ_Pos)#defineFMC_PMEM_MEMHIZ_7(0x80UL<<FMC_PMEM_MEMHIZ_Pos)#defineFMC_PATT_ATTSET_Pos(0U)#defineFMC_PATT_ATTSET_Msk(0xFFUL<<FMC_PATT_ATTSET_Pos)#defineFMC_PATT_ATTSETFMC_PATT_ATTSET_Msk#defineFMC_PATT_ATTSET_0(0x01UL<<FMC_PATT_ATTSET_Pos)#defineFMC_PATT_ATTSET_1(0x02UL<<FMC_PATT_ATTSET_Pos)#defineFMC_PATT_ATTSET_2(0x04UL<<FMC_PATT_ATTSET_Pos)#defineFMC_PATT_ATTSET_3(0x08UL<<FMC_PATT_ATTSET_Pos)#defineFMC_PATT_ATTSET_4(0x10UL<<FMC_PATT_ATTSET_Pos)#defineFMC_PATT_ATTSET_5(0x20UL<<FMC_PATT_ATTSET_Pos)#defineFMC_PATT_ATTSET_6(0x40UL<<FMC_PATT_ATTSET_Pos)#defineFMC_PATT_ATTSET_7(0x80UL<<FMC_PATT_ATTSET_Pos)#defineFMC_PATT_ATTWAIT_Pos(8U)#defineFMC_PATT_ATTWAIT_Msk(0xFFUL<<FMC_PATT_ATTWAIT_Pos)#defineFMC_PATT_ATTWAITFMC_PATT_ATTWAIT_Msk#defineFMC_PATT_ATTWAIT_0(0x01UL<<FMC_PATT_ATTWAIT_Pos)#defineFMC_PATT_ATTWAIT_1(0x02UL<<FMC_PATT_ATTWAIT_Pos)#defineFMC_PATT_ATTWAIT_2(0x04UL<<FMC_PATT_ATTWAIT_Pos)#defineFMC_PATT_ATTWAIT_3(0x08UL<<FMC_PATT_ATTWAIT_Pos)#defineFMC_PATT_ATTWAIT_4(0x10UL<<FMC_PATT_ATTWAIT_Pos)#defineFMC_PATT_ATTWAIT_5(0x20UL<<FMC_PATT_ATTWAIT_Pos)#defineFMC_PATT_ATTWAIT_6(0x40UL<<FMC_PATT_ATTWAIT_Pos)#defineFMC_PATT_ATTWAIT_7(0x80UL<<FMC_PATT_ATTWAIT_Pos)#defineFMC_PATT_ATTHOLD_Pos(16U)#defineFMC_PATT_ATTHOLD_Msk(0xFFUL<<FMC_PATT_ATTHOLD_Pos)#defineFMC_PATT_ATTHOLDFMC_PATT_ATTHOLD_Msk#defineFMC_PATT_ATTHOLD_0(0x01UL<<FMC_PATT_ATTHOLD_Pos)#defineFMC_PATT_ATTHOLD_1(0x02UL<<FMC_PATT_ATTHOLD_Pos)#defineFMC_PATT_ATTHOLD_2(0x04UL<<FMC_PATT_ATTHOLD_Pos)#defineFMC_PATT_ATTHOLD_3(0x08UL<<FMC_PATT_ATTHOLD_Pos)#defineFMC_PATT_ATTHOLD_4(0x10UL<<FMC_PATT_ATTHOLD_Pos)#defineFMC_PATT_ATTHOLD_5(0x20UL<<FMC_PATT_ATTHOLD_Pos)#defineFMC_PATT_ATTHOLD_6(0x40UL<<FMC_PATT_ATTHOLD_Pos)#defineFMC_PATT_ATTHOLD_7(0x80UL<<FMC_PATT_ATTHOLD_Pos)#defineFMC_PATT_ATTHIZ_Pos(24U)#defineFMC_PATT_ATTHIZ_Msk(0xFFUL<<FMC_PATT_ATTHIZ_Pos)#defineFMC_PATT_ATTHIZFMC_PATT_ATTHIZ_Msk#defineFMC_PATT_ATTHIZ_0(0x01UL<<FMC_PATT_ATTHIZ_Pos)#defineFMC_PATT_ATTHIZ_1(0x02UL<<FMC_PATT_ATTHIZ_Pos)#defineFMC_PATT_ATTHIZ_2(0x04UL<<FMC_PATT_ATTHIZ_Pos)#defineFMC_PATT_ATTHIZ_3(0x08UL<<FMC_PATT_ATTHIZ_Pos)#defineFMC_PATT_ATTHIZ_4(0x10UL<<FMC_PATT_ATTHIZ_Pos)#defineFMC_PATT_ATTHIZ_5(0x20UL<<FMC_PATT_ATTHIZ_Pos)#defineFMC_PATT_ATTHIZ_6(0x40UL<<FMC_PATT_ATTHIZ_Pos)#defineFMC_PATT_ATTHIZ_7(0x80UL<<FMC_PATT_ATTHIZ_Pos)#defineFMC_ECCR_ECC_Pos(0U)#defineFMC_ECCR_ECC_Msk(0xFFFFFFFFUL<<FMC_ECCR_ECC_Pos)#defineFMC_ECCR_ECCFMC_ECCR_ECC_Msk#defineGPIO_MODER_MODE0_Pos(0U)#defineGPIO_MODER_MODE0_Msk(0x3UL<<GPIO_MODER_MODE0_Pos)#defineGPIO_MODER_MODE0GPIO_MODER_MODE0_Msk#defineGPIO_MODER_MODE0_0(0x1UL<<GPIO_MODER_MODE0_Pos)#defineGPIO_MODER_MODE0_1(0x2UL<<GPIO_MODER_MODE0_Pos)#defineGPIO_MODER_MODE1_Pos(2U)#defineGPIO_MODER_MODE1_Msk(0x3UL<<GPIO_MODER_MODE1_Pos)#defineGPIO_MODER_MODE1GPIO_MODER_MODE1_Msk#defineGPIO_MODER_MODE1_0(0x1UL<<GPIO_MODER_MODE1_Pos)#defineGPIO_MODER_MODE1_1(0x2UL<<GPIO_MODER_MODE1_Pos)#defineGPIO_MODER_MODE2_Pos(4U)#defineGPIO_MODER_MODE2_Msk(0x3UL<<GPIO_MODER_MODE2_Pos)#defineGPIO_MODER_MODE2GPIO_MODER_MODE2_Msk#defineGPIO_MODER_MODE2_0(0x1UL<<GPIO_MODER_MODE2_Pos)#defineGPIO_MODER_MODE2_1(0x2UL<<GPIO_MODER_MODE2_Pos)#defineGPIO_MODER_MODE3_Pos(6U)#defineGPIO_MODER_MODE3_Msk(0x3UL<<GPIO_MODER_MODE3_Pos)#defineGPIO_MODER_MODE3GPIO_MODER_MODE3_Msk#defineGPIO_MODER_MODE3_0(0x1UL<<GPIO_MODER_MODE3_Pos)#defineGPIO_MODER_MODE3_1(0x2UL<<GPIO_MODER_MODE3_Pos)#defineGPIO_MODER_MODE4_Pos(8U)#defineGPIO_MODER_MODE4_Msk(0x3UL<<GPIO_MODER_MODE4_Pos)#defineGPIO_MODER_MODE4GPIO_MODER_MODE4_Msk#defineGPIO_MODER_MODE4_0(0x1UL<<GPIO_MODER_MODE4_Pos)#defineGPIO_MODER_MODE4_1(0x2UL<<GPIO_MODER_MODE4_Pos)#defineGPIO_MODER_MODE5_Pos(10U)#defineGPIO_MODER_MODE5_Msk(0x3UL<<GPIO_MODER_MODE5_Pos)#defineGPIO_MODER_MODE5GPIO_MODER_MODE5_Msk#defineGPIO_MODER_MODE5_0(0x1UL<<GPIO_MODER_MODE5_Pos)#defineGPIO_MODER_MODE5_1(0x2UL<<GPIO_MODER_MODE5_Pos)#defineGPIO_MODER_MODE6_Pos(12U)#defineGPIO_MODER_MODE6_Msk(0x3UL<<GPIO_MODER_MODE6_Pos)#defineGPIO_MODER_MODE6GPIO_MODER_MODE6_Msk#defineGPIO_MODER_MODE6_0(0x1UL<<GPIO_MODER_MODE6_Pos)#defineGPIO_MODER_MODE6_1(0x2UL<<GPIO_MODER_MODE6_Pos)#defineGPIO_MODER_MODE7_Pos(14U)#defineGPIO_MODER_MODE7_Msk(0x3UL<<GPIO_MODER_MODE7_Pos)#defineGPIO_MODER_MODE7GPIO_MODER_MODE7_Msk#defineGPIO_MODER_MODE7_0(0x1UL<<GPIO_MODER_MODE7_Pos)#defineGPIO_MODER_MODE7_1(0x2UL<<GPIO_MODER_MODE7_Pos)#defineGPIO_MODER_MODE8_Pos(16U)#defineGPIO_MODER_MODE8_Msk(0x3UL<<GPIO_MODER_MODE8_Pos)#defineGPIO_MODER_MODE8GPIO_MODER_MODE8_Msk#defineGPIO_MODER_MODE8_0(0x1UL<<GPIO_MODER_MODE8_Pos)#defineGPIO_MODER_MODE8_1(0x2UL<<GPIO_MODER_MODE8_Pos)#defineGPIO_MODER_MODE9_Pos(18U)#defineGPIO_MODER_MODE9_Msk(0x3UL<<GPIO_MODER_MODE9_Pos)#defineGPIO_MODER_MODE9GPIO_MODER_MODE9_Msk#defineGPIO_MODER_MODE9_0(0x1UL<<GPIO_MODER_MODE9_Pos)#defineGPIO_MODER_MODE9_1(0x2UL<<GPIO_MODER_MODE9_Pos)#defineGPIO_MODER_MODE10_Pos(20U)#defineGPIO_MODER_MODE10_Msk(0x3UL<<GPIO_MODER_MODE10_Pos)#defineGPIO_MODER_MODE10GPIO_MODER_MODE10_Msk#defineGPIO_MODER_MODE10_0(0x1UL<<GPIO_MODER_MODE10_Pos)#defineGPIO_MODER_MODE10_1(0x2UL<<GPIO_MODER_MODE10_Pos)#defineGPIO_MODER_MODE11_Pos(22U)#defineGPIO_MODER_MODE11_Msk(0x3UL<<GPIO_MODER_MODE11_Pos)#defineGPIO_MODER_MODE11GPIO_MODER_MODE11_Msk#defineGPIO_MODER_MODE11_0(0x1UL<<GPIO_MODER_MODE11_Pos)#defineGPIO_MODER_MODE11_1(0x2UL<<GPIO_MODER_MODE11_Pos)#defineGPIO_MODER_MODE12_Pos(24U)#defineGPIO_MODER_MODE12_Msk(0x3UL<<GPIO_MODER_MODE12_Pos)#defineGPIO_MODER_MODE12GPIO_MODER_MODE12_Msk#defineGPIO_MODER_MODE12_0(0x1UL<<GPIO_MODER_MODE12_Pos)#defineGPIO_MODER_MODE12_1(0x2UL<<GPIO_MODER_MODE12_Pos)#defineGPIO_MODER_MODE13_Pos(26U)#defineGPIO_MODER_MODE13_Msk(0x3UL<<GPIO_MODER_MODE13_Pos)#defineGPIO_MODER_MODE13GPIO_MODER_MODE13_Msk#defineGPIO_MODER_MODE13_0(0x1UL<<GPIO_MODER_MODE13_Pos)#defineGPIO_MODER_MODE13_1(0x2UL<<GPIO_MODER_MODE13_Pos)#defineGPIO_MODER_MODE14_Pos(28U)#defineGPIO_MODER_MODE14_Msk(0x3UL<<GPIO_MODER_MODE14_Pos)#defineGPIO_MODER_MODE14GPIO_MODER_MODE14_Msk#defineGPIO_MODER_MODE14_0(0x1UL<<GPIO_MODER_MODE14_Pos)#defineGPIO_MODER_MODE14_1(0x2UL<<GPIO_MODER_MODE14_Pos)#defineGPIO_MODER_MODE15_Pos(30U)#defineGPIO_MODER_MODE15_Msk(0x3UL<<GPIO_MODER_MODE15_Pos)#defineGPIO_MODER_MODE15GPIO_MODER_MODE15_Msk#defineGPIO_MODER_MODE15_0(0x1UL<<GPIO_MODER_MODE15_Pos)#defineGPIO_MODER_MODE15_1(0x2UL<<GPIO_MODER_MODE15_Pos)#defineGPIO_MODER_MODER0GPIO_MODER_MODE0#defineGPIO_MODER_MODER0_0GPIO_MODER_MODE0_0#defineGPIO_MODER_MODER0_1GPIO_MODER_MODE0_1#defineGPIO_MODER_MODER1GPIO_MODER_MODE1#defineGPIO_MODER_MODER1_0GPIO_MODER_MODE1_0#defineGPIO_MODER_MODER1_1GPIO_MODER_MODE1_1#defineGPIO_MODER_MODER2GPIO_MODER_MODE2#defineGPIO_MODER_MODER2_0GPIO_MODER_MODE2_0#defineGPIO_MODER_MODER2_1GPIO_MODER_MODE2_1#defineGPIO_MODER_MODER3GPIO_MODER_MODE3#defineGPIO_MODER_MODER3_0GPIO_MODER_MODE3_0#defineGPIO_MODER_MODER3_1GPIO_MODER_MODE3_1#defineGPIO_MODER_MODER4GPIO_MODER_MODE4#defineGPIO_MODER_MODER4_0GPIO_MODER_MODE4_0#defineGPIO_MODER_MODER4_1GPIO_MODER_MODE4_1#defineGPIO_MODER_MODER5GPIO_MODER_MODE5#defineGPIO_MODER_MODER5_0GPIO_MODER_MODE5_0#defineGPIO_MODER_MODER5_1GPIO_MODER_MODE5_1#defineGPIO_MODER_MODER6GPIO_MODER_MODE6#defineGPIO_MODER_MODER6_0GPIO_MODER_MODE6_0#defineGPIO_MODER_MODER6_1GPIO_MODER_MODE6_1#defineGPIO_MODER_MODER7GPIO_MODER_MODE7#defineGPIO_MODER_MODER7_0GPIO_MODER_MODE7_0#defineGPIO_MODER_MODER7_1GPIO_MODER_MODE7_1#defineGPIO_MODER_MODER8GPIO_MODER_MODE8#defineGPIO_MODER_MODER8_0GPIO_MODER_MODE8_0#defineGPIO_MODER_MODER8_1GPIO_MODER_MODE8_1#defineGPIO_MODER_MODER9GPIO_MODER_MODE9#defineGPIO_MODER_MODER9_0GPIO_MODER_MODE9_0#defineGPIO_MODER_MODER9_1GPIO_MODER_MODE9_1#defineGPIO_MODER_MODER10GPIO_MODER_MODE10#defineGPIO_MODER_MODER10_0GPIO_MODER_MODE10_0#defineGPIO_MODER_MODER10_1GPIO_MODER_MODE10_1#defineGPIO_MODER_MODER11GPIO_MODER_MODE11#defineGPIO_MODER_MODER11_0GPIO_MODER_MODE11_0#defineGPIO_MODER_MODER11_1GPIO_MODER_MODE11_1#defineGPIO_MODER_MODER12GPIO_MODER_MODE12#defineGPIO_MODER_MODER12_0GPIO_MODER_MODE12_0#defineGPIO_MODER_MODER12_1GPIO_MODER_MODE12_1#defineGPIO_MODER_MODER13GPIO_MODER_MODE13#defineGPIO_MODER_MODER13_0GPIO_MODER_MODE13_0#defineGPIO_MODER_MODER13_1GPIO_MODER_MODE13_1#defineGPIO_MODER_MODER14GPIO_MODER_MODE14#defineGPIO_MODER_MODER14_0GPIO_MODER_MODE14_0#defineGPIO_MODER_MODER14_1GPIO_MODER_MODE14_1#defineGPIO_MODER_MODER15GPIO_MODER_MODE15#defineGPIO_MODER_MODER15_0GPIO_MODER_MODE15_0#defineGPIO_MODER_MODER15_1GPIO_MODER_MODE15_1#defineGPIO_OTYPER_OT0_Pos(0U)#defineGPIO_OTYPER_OT0_Msk(0x1UL<<GPIO_OTYPER_OT0_Pos)#defineGPIO_OTYPER_OT0GPIO_OTYPER_OT0_Msk#defineGPIO_OTYPER_OT1_Pos(1U)#defineGPIO_OTYPER_OT1_Msk(0x1UL<<GPIO_OTYPER_OT1_Pos)#defineGPIO_OTYPER_OT1GPIO_OTYPER_OT1_Msk#defineGPIO_OTYPER_OT2_Pos(2U)#defineGPIO_OTYPER_OT2_Msk(0x1UL<<GPIO_OTYPER_OT2_Pos)#defineGPIO_OTYPER_OT2GPIO_OTYPER_OT2_Msk#defineGPIO_OTYPER_OT3_Pos(3U)#defineGPIO_OTYPER_OT3_Msk(0x1UL<<GPIO_OTYPER_OT3_Pos)#defineGPIO_OTYPER_OT3GPIO_OTYPER_OT3_Msk#defineGPIO_OTYPER_OT4_Pos(4U)#defineGPIO_OTYPER_OT4_Msk(0x1UL<<GPIO_OTYPER_OT4_Pos)#defineGPIO_OTYPER_OT4GPIO_OTYPER_OT4_Msk#defineGPIO_OTYPER_OT5_Pos(5U)#defineGPIO_OTYPER_OT5_Msk(0x1UL<<GPIO_OTYPER_OT5_Pos)#defineGPIO_OTYPER_OT5GPIO_OTYPER_OT5_Msk#defineGPIO_OTYPER_OT6_Pos(6U)#defineGPIO_OTYPER_OT6_Msk(0x1UL<<GPIO_OTYPER_OT6_Pos)#defineGPIO_OTYPER_OT6GPIO_OTYPER_OT6_Msk#defineGPIO_OTYPER_OT7_Pos(7U)#defineGPIO_OTYPER_OT7_Msk(0x1UL<<GPIO_OTYPER_OT7_Pos)#defineGPIO_OTYPER_OT7GPIO_OTYPER_OT7_Msk#defineGPIO_OTYPER_OT8_Pos(8U)#defineGPIO_OTYPER_OT8_Msk(0x1UL<<GPIO_OTYPER_OT8_Pos)#defineGPIO_OTYPER_OT8GPIO_OTYPER_OT8_Msk#defineGPIO_OTYPER_OT9_Pos(9U)#defineGPIO_OTYPER_OT9_Msk(0x1UL<<GPIO_OTYPER_OT9_Pos)#defineGPIO_OTYPER_OT9GPIO_OTYPER_OT9_Msk#defineGPIO_OTYPER_OT10_Pos(10U)#defineGPIO_OTYPER_OT10_Msk(0x1UL<<GPIO_OTYPER_OT10_Pos)#defineGPIO_OTYPER_OT10GPIO_OTYPER_OT10_Msk#defineGPIO_OTYPER_OT11_Pos(11U)#defineGPIO_OTYPER_OT11_Msk(0x1UL<<GPIO_OTYPER_OT11_Pos)#defineGPIO_OTYPER_OT11GPIO_OTYPER_OT11_Msk#defineGPIO_OTYPER_OT12_Pos(12U)#defineGPIO_OTYPER_OT12_Msk(0x1UL<<GPIO_OTYPER_OT12_Pos)#defineGPIO_OTYPER_OT12GPIO_OTYPER_OT12_Msk#defineGPIO_OTYPER_OT13_Pos(13U)#defineGPIO_OTYPER_OT13_Msk(0x1UL<<GPIO_OTYPER_OT13_Pos)#defineGPIO_OTYPER_OT13GPIO_OTYPER_OT13_Msk#defineGPIO_OTYPER_OT14_Pos(14U)#defineGPIO_OTYPER_OT14_Msk(0x1UL<<GPIO_OTYPER_OT14_Pos)#defineGPIO_OTYPER_OT14GPIO_OTYPER_OT14_Msk#defineGPIO_OTYPER_OT15_Pos(15U)#defineGPIO_OTYPER_OT15_Msk(0x1UL<<GPIO_OTYPER_OT15_Pos)#defineGPIO_OTYPER_OT15GPIO_OTYPER_OT15_Msk#defineGPIO_OTYPER_OT_0GPIO_OTYPER_OT0#defineGPIO_OTYPER_OT_1GPIO_OTYPER_OT1#defineGPIO_OTYPER_OT_2GPIO_OTYPER_OT2#defineGPIO_OTYPER_OT_3GPIO_OTYPER_OT3#defineGPIO_OTYPER_OT_4GPIO_OTYPER_OT4#defineGPIO_OTYPER_OT_5GPIO_OTYPER_OT5#defineGPIO_OTYPER_OT_6GPIO_OTYPER_OT6#defineGPIO_OTYPER_OT_7GPIO_OTYPER_OT7#defineGPIO_OTYPER_OT_8GPIO_OTYPER_OT8#defineGPIO_OTYPER_OT_9GPIO_OTYPER_OT9#defineGPIO_OTYPER_OT_10GPIO_OTYPER_OT10#defineGPIO_OTYPER_OT_11GPIO_OTYPER_OT11#defineGPIO_OTYPER_OT_12GPIO_OTYPER_OT12#defineGPIO_OTYPER_OT_13GPIO_OTYPER_OT13#defineGPIO_OTYPER_OT_14GPIO_OTYPER_OT14#defineGPIO_OTYPER_OT_15GPIO_OTYPER_OT15#defineGPIO_OSPEEDR_OSPEED0_Pos(0U)#defineGPIO_OSPEEDR_OSPEED0_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED0_Pos)#defineGPIO_OSPEEDR_OSPEED0GPIO_OSPEEDR_OSPEED0_Msk#defineGPIO_OSPEEDR_OSPEED0_0(0x1UL<<GPIO_OSPEEDR_OSPEED0_Pos)#defineGPIO_OSPEEDR_OSPEED0_1(0x2UL<<GPIO_OSPEEDR_OSPEED0_Pos)#defineGPIO_OSPEEDR_OSPEED1_Pos(2U)#defineGPIO_OSPEEDR_OSPEED1_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED1_Pos)#defineGPIO_OSPEEDR_OSPEED1GPIO_OSPEEDR_OSPEED1_Msk#defineGPIO_OSPEEDR_OSPEED1_0(0x1UL<<GPIO_OSPEEDR_OSPEED1_Pos)#defineGPIO_OSPEEDR_OSPEED1_1(0x2UL<<GPIO_OSPEEDR_OSPEED1_Pos)#defineGPIO_OSPEEDR_OSPEED2_Pos(4U)#defineGPIO_OSPEEDR_OSPEED2_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED2_Pos)#defineGPIO_OSPEEDR_OSPEED2GPIO_OSPEEDR_OSPEED2_Msk#defineGPIO_OSPEEDR_OSPEED2_0(0x1UL<<GPIO_OSPEEDR_OSPEED2_Pos)#defineGPIO_OSPEEDR_OSPEED2_1(0x2UL<<GPIO_OSPEEDR_OSPEED2_Pos)#defineGPIO_OSPEEDR_OSPEED3_Pos(6U)#defineGPIO_OSPEEDR_OSPEED3_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED3_Pos)#defineGPIO_OSPEEDR_OSPEED3GPIO_OSPEEDR_OSPEED3_Msk#defineGPIO_OSPEEDR_OSPEED3_0(0x1UL<<GPIO_OSPEEDR_OSPEED3_Pos)#defineGPIO_OSPEEDR_OSPEED3_1(0x2UL<<GPIO_OSPEEDR_OSPEED3_Pos)#defineGPIO_OSPEEDR_OSPEED4_Pos(8U)#defineGPIO_OSPEEDR_OSPEED4_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED4_Pos)#defineGPIO_OSPEEDR_OSPEED4GPIO_OSPEEDR_OSPEED4_Msk#defineGPIO_OSPEEDR_OSPEED4_0(0x1UL<<GPIO_OSPEEDR_OSPEED4_Pos)#defineGPIO_OSPEEDR_OSPEED4_1(0x2UL<<GPIO_OSPEEDR_OSPEED4_Pos)#defineGPIO_OSPEEDR_OSPEED5_Pos(10U)#defineGPIO_OSPEEDR_OSPEED5_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED5_Pos)#defineGPIO_OSPEEDR_OSPEED5GPIO_OSPEEDR_OSPEED5_Msk#defineGPIO_OSPEEDR_OSPEED5_0(0x1UL<<GPIO_OSPEEDR_OSPEED5_Pos)#defineGPIO_OSPEEDR_OSPEED5_1(0x2UL<<GPIO_OSPEEDR_OSPEED5_Pos)#defineGPIO_OSPEEDR_OSPEED6_Pos(12U)#defineGPIO_OSPEEDR_OSPEED6_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED6_Pos)#defineGPIO_OSPEEDR_OSPEED6GPIO_OSPEEDR_OSPEED6_Msk#defineGPIO_OSPEEDR_OSPEED6_0(0x1UL<<GPIO_OSPEEDR_OSPEED6_Pos)#defineGPIO_OSPEEDR_OSPEED6_1(0x2UL<<GPIO_OSPEEDR_OSPEED6_Pos)#defineGPIO_OSPEEDR_OSPEED7_Pos(14U)#defineGPIO_OSPEEDR_OSPEED7_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED7_Pos)#defineGPIO_OSPEEDR_OSPEED7GPIO_OSPEEDR_OSPEED7_Msk#defineGPIO_OSPEEDR_OSPEED7_0(0x1UL<<GPIO_OSPEEDR_OSPEED7_Pos)#defineGPIO_OSPEEDR_OSPEED7_1(0x2UL<<GPIO_OSPEEDR_OSPEED7_Pos)#defineGPIO_OSPEEDR_OSPEED8_Pos(16U)#defineGPIO_OSPEEDR_OSPEED8_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED8_Pos)#defineGPIO_OSPEEDR_OSPEED8GPIO_OSPEEDR_OSPEED8_Msk#defineGPIO_OSPEEDR_OSPEED8_0(0x1UL<<GPIO_OSPEEDR_OSPEED8_Pos)#defineGPIO_OSPEEDR_OSPEED8_1(0x2UL<<GPIO_OSPEEDR_OSPEED8_Pos)#defineGPIO_OSPEEDR_OSPEED9_Pos(18U)#defineGPIO_OSPEEDR_OSPEED9_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED9_Pos)#defineGPIO_OSPEEDR_OSPEED9GPIO_OSPEEDR_OSPEED9_Msk#defineGPIO_OSPEEDR_OSPEED9_0(0x1UL<<GPIO_OSPEEDR_OSPEED9_Pos)#defineGPIO_OSPEEDR_OSPEED9_1(0x2UL<<GPIO_OSPEEDR_OSPEED9_Pos)#defineGPIO_OSPEEDR_OSPEED10_Pos(20U)#defineGPIO_OSPEEDR_OSPEED10_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED10_Pos)#defineGPIO_OSPEEDR_OSPEED10GPIO_OSPEEDR_OSPEED10_Msk#defineGPIO_OSPEEDR_OSPEED10_0(0x1UL<<GPIO_OSPEEDR_OSPEED10_Pos)#defineGPIO_OSPEEDR_OSPEED10_1(0x2UL<<GPIO_OSPEEDR_OSPEED10_Pos)#defineGPIO_OSPEEDR_OSPEED11_Pos(22U)#defineGPIO_OSPEEDR_OSPEED11_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED11_Pos)#defineGPIO_OSPEEDR_OSPEED11GPIO_OSPEEDR_OSPEED11_Msk#defineGPIO_OSPEEDR_OSPEED11_0(0x1UL<<GPIO_OSPEEDR_OSPEED11_Pos)#defineGPIO_OSPEEDR_OSPEED11_1(0x2UL<<GPIO_OSPEEDR_OSPEED11_Pos)#defineGPIO_OSPEEDR_OSPEED12_Pos(24U)#defineGPIO_OSPEEDR_OSPEED12_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED12_Pos)#defineGPIO_OSPEEDR_OSPEED12GPIO_OSPEEDR_OSPEED12_Msk#defineGPIO_OSPEEDR_OSPEED12_0(0x1UL<<GPIO_OSPEEDR_OSPEED12_Pos)#defineGPIO_OSPEEDR_OSPEED12_1(0x2UL<<GPIO_OSPEEDR_OSPEED12_Pos)#defineGPIO_OSPEEDR_OSPEED13_Pos(26U)#defineGPIO_OSPEEDR_OSPEED13_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED13_Pos)#defineGPIO_OSPEEDR_OSPEED13GPIO_OSPEEDR_OSPEED13_Msk#defineGPIO_OSPEEDR_OSPEED13_0(0x1UL<<GPIO_OSPEEDR_OSPEED13_Pos)#defineGPIO_OSPEEDR_OSPEED13_1(0x2UL<<GPIO_OSPEEDR_OSPEED13_Pos)#defineGPIO_OSPEEDR_OSPEED14_Pos(28U)#defineGPIO_OSPEEDR_OSPEED14_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED14_Pos)#defineGPIO_OSPEEDR_OSPEED14GPIO_OSPEEDR_OSPEED14_Msk#defineGPIO_OSPEEDR_OSPEED14_0(0x1UL<<GPIO_OSPEEDR_OSPEED14_Pos)#defineGPIO_OSPEEDR_OSPEED14_1(0x2UL<<GPIO_OSPEEDR_OSPEED14_Pos)#defineGPIO_OSPEEDR_OSPEED15_Pos(30U)#defineGPIO_OSPEEDR_OSPEED15_Msk(0x3UL<<GPIO_OSPEEDR_OSPEED15_Pos)#defineGPIO_OSPEEDR_OSPEED15GPIO_OSPEEDR_OSPEED15_Msk#defineGPIO_OSPEEDR_OSPEED15_0(0x1UL<<GPIO_OSPEEDR_OSPEED15_Pos)#defineGPIO_OSPEEDR_OSPEED15_1(0x2UL<<GPIO_OSPEEDR_OSPEED15_Pos)#defineGPIO_OSPEEDER_OSPEEDR0GPIO_OSPEEDR_OSPEED0#defineGPIO_OSPEEDER_OSPEEDR0_0GPIO_OSPEEDR_OSPEED0_0#defineGPIO_OSPEEDER_OSPEEDR0_1GPIO_OSPEEDR_OSPEED0_1#defineGPIO_OSPEEDER_OSPEEDR1GPIO_OSPEEDR_OSPEED1#defineGPIO_OSPEEDER_OSPEEDR1_0GPIO_OSPEEDR_OSPEED1_0#defineGPIO_OSPEEDER_OSPEEDR1_1GPIO_OSPEEDR_OSPEED1_1#defineGPIO_OSPEEDER_OSPEEDR2GPIO_OSPEEDR_OSPEED2#defineGPIO_OSPEEDER_OSPEEDR2_0GPIO_OSPEEDR_OSPEED2_0#defineGPIO_OSPEEDER_OSPEEDR2_1GPIO_OSPEEDR_OSPEED2_1#defineGPIO_OSPEEDER_OSPEEDR3GPIO_OSPEEDR_OSPEED3#defineGPIO_OSPEEDER_OSPEEDR3_0GPIO_OSPEEDR_OSPEED3_0#defineGPIO_OSPEEDER_OSPEEDR3_1GPIO_OSPEEDR_OSPEED3_1#defineGPIO_OSPEEDER_OSPEEDR4GPIO_OSPEEDR_OSPEED4#defineGPIO_OSPEEDER_OSPEEDR4_0GPIO_OSPEEDR_OSPEED4_0#defineGPIO_OSPEEDER_OSPEEDR4_1GPIO_OSPEEDR_OSPEED4_1#defineGPIO_OSPEEDER_OSPEEDR5GPIO_OSPEEDR_OSPEED5#defineGPIO_OSPEEDER_OSPEEDR5_0GPIO_OSPEEDR_OSPEED5_0#defineGPIO_OSPEEDER_OSPEEDR5_1GPIO_OSPEEDR_OSPEED5_1#defineGPIO_OSPEEDER_OSPEEDR6GPIO_OSPEEDR_OSPEED6#defineGPIO_OSPEEDER_OSPEEDR6_0GPIO_OSPEEDR_OSPEED6_0#defineGPIO_OSPEEDER_OSPEEDR6_1GPIO_OSPEEDR_OSPEED6_1#defineGPIO_OSPEEDER_OSPEEDR7GPIO_OSPEEDR_OSPEED7#defineGPIO_OSPEEDER_OSPEEDR7_0GPIO_OSPEEDR_OSPEED7_0#defineGPIO_OSPEEDER_OSPEEDR7_1GPIO_OSPEEDR_OSPEED7_1#defineGPIO_OSPEEDER_OSPEEDR8GPIO_OSPEEDR_OSPEED8#defineGPIO_OSPEEDER_OSPEEDR8_0GPIO_OSPEEDR_OSPEED8_0#defineGPIO_OSPEEDER_OSPEEDR8_1GPIO_OSPEEDR_OSPEED8_1#defineGPIO_OSPEEDER_OSPEEDR9GPIO_OSPEEDR_OSPEED9#defineGPIO_OSPEEDER_OSPEEDR9_0GPIO_OSPEEDR_OSPEED9_0#defineGPIO_OSPEEDER_OSPEEDR9_1GPIO_OSPEEDR_OSPEED9_1#defineGPIO_OSPEEDER_OSPEEDR10GPIO_OSPEEDR_OSPEED10#defineGPIO_OSPEEDER_OSPEEDR10_0GPIO_OSPEEDR_OSPEED10_0#defineGPIO_OSPEEDER_OSPEEDR10_1GPIO_OSPEEDR_OSPEED10_1#defineGPIO_OSPEEDER_OSPEEDR11GPIO_OSPEEDR_OSPEED11#defineGPIO_OSPEEDER_OSPEEDR11_0GPIO_OSPEEDR_OSPEED11_0#defineGPIO_OSPEEDER_OSPEEDR11_1GPIO_OSPEEDR_OSPEED11_1#defineGPIO_OSPEEDER_OSPEEDR12GPIO_OSPEEDR_OSPEED12#defineGPIO_OSPEEDER_OSPEEDR12_0GPIO_OSPEEDR_OSPEED12_0#defineGPIO_OSPEEDER_OSPEEDR12_1GPIO_OSPEEDR_OSPEED12_1#defineGPIO_OSPEEDER_OSPEEDR13GPIO_OSPEEDR_OSPEED13#defineGPIO_OSPEEDER_OSPEEDR13_0GPIO_OSPEEDR_OSPEED13_0#defineGPIO_OSPEEDER_OSPEEDR13_1GPIO_OSPEEDR_OSPEED13_1#defineGPIO_OSPEEDER_OSPEEDR14GPIO_OSPEEDR_OSPEED14#defineGPIO_OSPEEDER_OSPEEDR14_0GPIO_OSPEEDR_OSPEED14_0#defineGPIO_OSPEEDER_OSPEEDR14_1GPIO_OSPEEDR_OSPEED14_1#defineGPIO_OSPEEDER_OSPEEDR15GPIO_OSPEEDR_OSPEED15#defineGPIO_OSPEEDER_OSPEEDR15_0GPIO_OSPEEDR_OSPEED15_0#defineGPIO_OSPEEDER_OSPEEDR15_1GPIO_OSPEEDR_OSPEED15_1#defineGPIO_PUPDR_PUPD0_Pos(0U)#defineGPIO_PUPDR_PUPD0_Msk(0x3UL<<GPIO_PUPDR_PUPD0_Pos)#defineGPIO_PUPDR_PUPD0GPIO_PUPDR_PUPD0_Msk#defineGPIO_PUPDR_PUPD0_0(0x1UL<<GPIO_PUPDR_PUPD0_Pos)#defineGPIO_PUPDR_PUPD0_1(0x2UL<<GPIO_PUPDR_PUPD0_Pos)#defineGPIO_PUPDR_PUPD1_Pos(2U)#defineGPIO_PUPDR_PUPD1_Msk(0x3UL<<GPIO_PUPDR_PUPD1_Pos)#defineGPIO_PUPDR_PUPD1GPIO_PUPDR_PUPD1_Msk#defineGPIO_PUPDR_PUPD1_0(0x1UL<<GPIO_PUPDR_PUPD1_Pos)#defineGPIO_PUPDR_PUPD1_1(0x2UL<<GPIO_PUPDR_PUPD1_Pos)#defineGPIO_PUPDR_PUPD2_Pos(4U)#defineGPIO_PUPDR_PUPD2_Msk(0x3UL<<GPIO_PUPDR_PUPD2_Pos)#defineGPIO_PUPDR_PUPD2GPIO_PUPDR_PUPD2_Msk#defineGPIO_PUPDR_PUPD2_0(0x1UL<<GPIO_PUPDR_PUPD2_Pos)#defineGPIO_PUPDR_PUPD2_1(0x2UL<<GPIO_PUPDR_PUPD2_Pos)#defineGPIO_PUPDR_PUPD3_Pos(6U)#defineGPIO_PUPDR_PUPD3_Msk(0x3UL<<GPIO_PUPDR_PUPD3_Pos)#defineGPIO_PUPDR_PUPD3GPIO_PUPDR_PUPD3_Msk#defineGPIO_PUPDR_PUPD3_0(0x1UL<<GPIO_PUPDR_PUPD3_Pos)#defineGPIO_PUPDR_PUPD3_1(0x2UL<<GPIO_PUPDR_PUPD3_Pos)#defineGPIO_PUPDR_PUPD4_Pos(8U)#defineGPIO_PUPDR_PUPD4_Msk(0x3UL<<GPIO_PUPDR_PUPD4_Pos)#defineGPIO_PUPDR_PUPD4GPIO_PUPDR_PUPD4_Msk#defineGPIO_PUPDR_PUPD4_0(0x1UL<<GPIO_PUPDR_PUPD4_Pos)#defineGPIO_PUPDR_PUPD4_1(0x2UL<<GPIO_PUPDR_PUPD4_Pos)#defineGPIO_PUPDR_PUPD5_Pos(10U)#defineGPIO_PUPDR_PUPD5_Msk(0x3UL<<GPIO_PUPDR_PUPD5_Pos)#defineGPIO_PUPDR_PUPD5GPIO_PUPDR_PUPD5_Msk#defineGPIO_PUPDR_PUPD5_0(0x1UL<<GPIO_PUPDR_PUPD5_Pos)#defineGPIO_PUPDR_PUPD5_1(0x2UL<<GPIO_PUPDR_PUPD5_Pos)#defineGPIO_PUPDR_PUPD6_Pos(12U)#defineGPIO_PUPDR_PUPD6_Msk(0x3UL<<GPIO_PUPDR_PUPD6_Pos)#defineGPIO_PUPDR_PUPD6GPIO_PUPDR_PUPD6_Msk#defineGPIO_PUPDR_PUPD6_0(0x1UL<<GPIO_PUPDR_PUPD6_Pos)#defineGPIO_PUPDR_PUPD6_1(0x2UL<<GPIO_PUPDR_PUPD6_Pos)#defineGPIO_PUPDR_PUPD7_Pos(14U)#defineGPIO_PUPDR_PUPD7_Msk(0x3UL<<GPIO_PUPDR_PUPD7_Pos)#defineGPIO_PUPDR_PUPD7GPIO_PUPDR_PUPD7_Msk#defineGPIO_PUPDR_PUPD7_0(0x1UL<<GPIO_PUPDR_PUPD7_Pos)#defineGPIO_PUPDR_PUPD7_1(0x2UL<<GPIO_PUPDR_PUPD7_Pos)#defineGPIO_PUPDR_PUPD8_Pos(16U)#defineGPIO_PUPDR_PUPD8_Msk(0x3UL<<GPIO_PUPDR_PUPD8_Pos)#defineGPIO_PUPDR_PUPD8GPIO_PUPDR_PUPD8_Msk#defineGPIO_PUPDR_PUPD8_0(0x1UL<<GPIO_PUPDR_PUPD8_Pos)#defineGPIO_PUPDR_PUPD8_1(0x2UL<<GPIO_PUPDR_PUPD8_Pos)#defineGPIO_PUPDR_PUPD9_Pos(18U)#defineGPIO_PUPDR_PUPD9_Msk(0x3UL<<GPIO_PUPDR_PUPD9_Pos)#defineGPIO_PUPDR_PUPD9GPIO_PUPDR_PUPD9_Msk#defineGPIO_PUPDR_PUPD9_0(0x1UL<<GPIO_PUPDR_PUPD9_Pos)#defineGPIO_PUPDR_PUPD9_1(0x2UL<<GPIO_PUPDR_PUPD9_Pos)#defineGPIO_PUPDR_PUPD10_Pos(20U)#defineGPIO_PUPDR_PUPD10_Msk(0x3UL<<GPIO_PUPDR_PUPD10_Pos)#defineGPIO_PUPDR_PUPD10GPIO_PUPDR_PUPD10_Msk#defineGPIO_PUPDR_PUPD10_0(0x1UL<<GPIO_PUPDR_PUPD10_Pos)#defineGPIO_PUPDR_PUPD10_1(0x2UL<<GPIO_PUPDR_PUPD10_Pos)#defineGPIO_PUPDR_PUPD11_Pos(22U)#defineGPIO_PUPDR_PUPD11_Msk(0x3UL<<GPIO_PUPDR_PUPD11_Pos)#defineGPIO_PUPDR_PUPD11GPIO_PUPDR_PUPD11_Msk#defineGPIO_PUPDR_PUPD11_0(0x1UL<<GPIO_PUPDR_PUPD11_Pos)#defineGPIO_PUPDR_PUPD11_1(0x2UL<<GPIO_PUPDR_PUPD11_Pos)#defineGPIO_PUPDR_PUPD12_Pos(24U)#defineGPIO_PUPDR_PUPD12_Msk(0x3UL<<GPIO_PUPDR_PUPD12_Pos)#defineGPIO_PUPDR_PUPD12GPIO_PUPDR_PUPD12_Msk#defineGPIO_PUPDR_PUPD12_0(0x1UL<<GPIO_PUPDR_PUPD12_Pos)#defineGPIO_PUPDR_PUPD12_1(0x2UL<<GPIO_PUPDR_PUPD12_Pos)#defineGPIO_PUPDR_PUPD13_Pos(26U)#defineGPIO_PUPDR_PUPD13_Msk(0x3UL<<GPIO_PUPDR_PUPD13_Pos)#defineGPIO_PUPDR_PUPD13GPIO_PUPDR_PUPD13_Msk#defineGPIO_PUPDR_PUPD13_0(0x1UL<<GPIO_PUPDR_PUPD13_Pos)#defineGPIO_PUPDR_PUPD13_1(0x2UL<<GPIO_PUPDR_PUPD13_Pos)#defineGPIO_PUPDR_PUPD14_Pos(28U)#defineGPIO_PUPDR_PUPD14_Msk(0x3UL<<GPIO_PUPDR_PUPD14_Pos)#defineGPIO_PUPDR_PUPD14GPIO_PUPDR_PUPD14_Msk#defineGPIO_PUPDR_PUPD14_0(0x1UL<<GPIO_PUPDR_PUPD14_Pos)#defineGPIO_PUPDR_PUPD14_1(0x2UL<<GPIO_PUPDR_PUPD14_Pos)#defineGPIO_PUPDR_PUPD15_Pos(30U)#defineGPIO_PUPDR_PUPD15_Msk(0x3UL<<GPIO_PUPDR_PUPD15_Pos)#defineGPIO_PUPDR_PUPD15GPIO_PUPDR_PUPD15_Msk#defineGPIO_PUPDR_PUPD15_0(0x1UL<<GPIO_PUPDR_PUPD15_Pos)#defineGPIO_PUPDR_PUPD15_1(0x2UL<<GPIO_PUPDR_PUPD15_Pos)#defineGPIO_PUPDR_PUPDR0GPIO_PUPDR_PUPD0#defineGPIO_PUPDR_PUPDR0_0GPIO_PUPDR_PUPD0_0#defineGPIO_PUPDR_PUPDR0_1GPIO_PUPDR_PUPD0_1#defineGPIO_PUPDR_PUPDR1GPIO_PUPDR_PUPD1#defineGPIO_PUPDR_PUPDR1_0GPIO_PUPDR_PUPD1_0#defineGPIO_PUPDR_PUPDR1_1GPIO_PUPDR_PUPD1_1#defineGPIO_PUPDR_PUPDR2GPIO_PUPDR_PUPD2#defineGPIO_PUPDR_PUPDR2_0GPIO_PUPDR_PUPD2_0#defineGPIO_PUPDR_PUPDR2_1GPIO_PUPDR_PUPD2_1#defineGPIO_PUPDR_PUPDR3GPIO_PUPDR_PUPD3#defineGPIO_PUPDR_PUPDR3_0GPIO_PUPDR_PUPD3_0#defineGPIO_PUPDR_PUPDR3_1GPIO_PUPDR_PUPD3_1#defineGPIO_PUPDR_PUPDR4GPIO_PUPDR_PUPD4#defineGPIO_PUPDR_PUPDR4_0GPIO_PUPDR_PUPD4_0#defineGPIO_PUPDR_PUPDR4_1GPIO_PUPDR_PUPD4_1#defineGPIO_PUPDR_PUPDR5GPIO_PUPDR_PUPD5#defineGPIO_PUPDR_PUPDR5_0GPIO_PUPDR_PUPD5_0#defineGPIO_PUPDR_PUPDR5_1GPIO_PUPDR_PUPD5_1#defineGPIO_PUPDR_PUPDR6GPIO_PUPDR_PUPD6#defineGPIO_PUPDR_PUPDR6_0GPIO_PUPDR_PUPD6_0#defineGPIO_PUPDR_PUPDR6_1GPIO_PUPDR_PUPD6_1#defineGPIO_PUPDR_PUPDR7GPIO_PUPDR_PUPD7#defineGPIO_PUPDR_PUPDR7_0GPIO_PUPDR_PUPD7_0#defineGPIO_PUPDR_PUPDR7_1GPIO_PUPDR_PUPD7_1#defineGPIO_PUPDR_PUPDR8GPIO_PUPDR_PUPD8#defineGPIO_PUPDR_PUPDR8_0GPIO_PUPDR_PUPD8_0#defineGPIO_PUPDR_PUPDR8_1GPIO_PUPDR_PUPD8_1#defineGPIO_PUPDR_PUPDR9GPIO_PUPDR_PUPD9#defineGPIO_PUPDR_PUPDR9_0GPIO_PUPDR_PUPD9_0#defineGPIO_PUPDR_PUPDR9_1GPIO_PUPDR_PUPD9_1#defineGPIO_PUPDR_PUPDR10GPIO_PUPDR_PUPD10#defineGPIO_PUPDR_PUPDR10_0GPIO_PUPDR_PUPD10_0#defineGPIO_PUPDR_PUPDR10_1GPIO_PUPDR_PUPD10_1#defineGPIO_PUPDR_PUPDR11GPIO_PUPDR_PUPD11#defineGPIO_PUPDR_PUPDR11_0GPIO_PUPDR_PUPD11_0#defineGPIO_PUPDR_PUPDR11_1GPIO_PUPDR_PUPD11_1#defineGPIO_PUPDR_PUPDR12GPIO_PUPDR_PUPD12#defineGPIO_PUPDR_PUPDR12_0GPIO_PUPDR_PUPD12_0#defineGPIO_PUPDR_PUPDR12_1GPIO_PUPDR_PUPD12_1#defineGPIO_PUPDR_PUPDR13GPIO_PUPDR_PUPD13#defineGPIO_PUPDR_PUPDR13_0GPIO_PUPDR_PUPD13_0#defineGPIO_PUPDR_PUPDR13_1GPIO_PUPDR_PUPD13_1#defineGPIO_PUPDR_PUPDR14GPIO_PUPDR_PUPD14#defineGPIO_PUPDR_PUPDR14_0GPIO_PUPDR_PUPD14_0#defineGPIO_PUPDR_PUPDR14_1GPIO_PUPDR_PUPD14_1#defineGPIO_PUPDR_PUPDR15GPIO_PUPDR_PUPD15#defineGPIO_PUPDR_PUPDR15_0GPIO_PUPDR_PUPD15_0#defineGPIO_PUPDR_PUPDR15_1GPIO_PUPDR_PUPD15_1#defineGPIO_IDR_ID0_Pos(0U)#defineGPIO_IDR_ID0_Msk(0x1UL<<GPIO_IDR_ID0_Pos)#defineGPIO_IDR_ID0GPIO_IDR_ID0_Msk#defineGPIO_IDR_ID1_Pos(1U)#defineGPIO_IDR_ID1_Msk(0x1UL<<GPIO_IDR_ID1_Pos)#defineGPIO_IDR_ID1GPIO_IDR_ID1_Msk#defineGPIO_IDR_ID2_Pos(2U)#defineGPIO_IDR_ID2_Msk(0x1UL<<GPIO_IDR_ID2_Pos)#defineGPIO_IDR_ID2GPIO_IDR_ID2_Msk#defineGPIO_IDR_ID3_Pos(3U)#defineGPIO_IDR_ID3_Msk(0x1UL<<GPIO_IDR_ID3_Pos)#defineGPIO_IDR_ID3GPIO_IDR_ID3_Msk#defineGPIO_IDR_ID4_Pos(4U)#defineGPIO_IDR_ID4_Msk(0x1UL<<GPIO_IDR_ID4_Pos)#defineGPIO_IDR_ID4GPIO_IDR_ID4_Msk#defineGPIO_IDR_ID5_Pos(5U)#defineGPIO_IDR_ID5_Msk(0x1UL<<GPIO_IDR_ID5_Pos)#defineGPIO_IDR_ID5GPIO_IDR_ID5_Msk#defineGPIO_IDR_ID6_Pos(6U)#defineGPIO_IDR_ID6_Msk(0x1UL<<GPIO_IDR_ID6_Pos)#defineGPIO_IDR_ID6GPIO_IDR_ID6_Msk#defineGPIO_IDR_ID7_Pos(7U)#defineGPIO_IDR_ID7_Msk(0x1UL<<GPIO_IDR_ID7_Pos)#defineGPIO_IDR_ID7GPIO_IDR_ID7_Msk#defineGPIO_IDR_ID8_Pos(8U)#defineGPIO_IDR_ID8_Msk(0x1UL<<GPIO_IDR_ID8_Pos)#defineGPIO_IDR_ID8GPIO_IDR_ID8_Msk#defineGPIO_IDR_ID9_Pos(9U)#defineGPIO_IDR_ID9_Msk(0x1UL<<GPIO_IDR_ID9_Pos)#defineGPIO_IDR_ID9GPIO_IDR_ID9_Msk#defineGPIO_IDR_ID10_Pos(10U)#defineGPIO_IDR_ID10_Msk(0x1UL<<GPIO_IDR_ID10_Pos)#defineGPIO_IDR_ID10GPIO_IDR_ID10_Msk#defineGPIO_IDR_ID11_Pos(11U)#defineGPIO_IDR_ID11_Msk(0x1UL<<GPIO_IDR_ID11_Pos)#defineGPIO_IDR_ID11GPIO_IDR_ID11_Msk#defineGPIO_IDR_ID12_Pos(12U)#defineGPIO_IDR_ID12_Msk(0x1UL<<GPIO_IDR_ID12_Pos)#defineGPIO_IDR_ID12GPIO_IDR_ID12_Msk#defineGPIO_IDR_ID13_Pos(13U)#defineGPIO_IDR_ID13_Msk(0x1UL<<GPIO_IDR_ID13_Pos)#defineGPIO_IDR_ID13GPIO_IDR_ID13_Msk#defineGPIO_IDR_ID14_Pos(14U)#defineGPIO_IDR_ID14_Msk(0x1UL<<GPIO_IDR_ID14_Pos)#defineGPIO_IDR_ID14GPIO_IDR_ID14_Msk#defineGPIO_IDR_ID15_Pos(15U)#defineGPIO_IDR_ID15_Msk(0x1UL<<GPIO_IDR_ID15_Pos)#defineGPIO_IDR_ID15GPIO_IDR_ID15_Msk#defineGPIO_IDR_IDR_0GPIO_IDR_ID0#defineGPIO_IDR_IDR_1GPIO_IDR_ID1#defineGPIO_IDR_IDR_2GPIO_IDR_ID2#defineGPIO_IDR_IDR_3GPIO_IDR_ID3#defineGPIO_IDR_IDR_4GPIO_IDR_ID4#defineGPIO_IDR_IDR_5GPIO_IDR_ID5#defineGPIO_IDR_IDR_6GPIO_IDR_ID6#defineGPIO_IDR_IDR_7GPIO_IDR_ID7#defineGPIO_IDR_IDR_8GPIO_IDR_ID8#defineGPIO_IDR_IDR_9GPIO_IDR_ID9#defineGPIO_IDR_IDR_10GPIO_IDR_ID10#defineGPIO_IDR_IDR_11GPIO_IDR_ID11#defineGPIO_IDR_IDR_12GPIO_IDR_ID12#defineGPIO_IDR_IDR_13GPIO_IDR_ID13#defineGPIO_IDR_IDR_14GPIO_IDR_ID14#defineGPIO_IDR_IDR_15GPIO_IDR_ID15#defineGPIO_OTYPER_IDR_0GPIO_IDR_ID0#defineGPIO_OTYPER_IDR_1GPIO_IDR_ID1#defineGPIO_OTYPER_IDR_2GPIO_IDR_ID2#defineGPIO_OTYPER_IDR_3GPIO_IDR_ID3#defineGPIO_OTYPER_IDR_4GPIO_IDR_ID4#defineGPIO_OTYPER_IDR_5GPIO_IDR_ID5#defineGPIO_OTYPER_IDR_6GPIO_IDR_ID6#defineGPIO_OTYPER_IDR_7GPIO_IDR_ID7#defineGPIO_OTYPER_IDR_8GPIO_IDR_ID8#defineGPIO_OTYPER_IDR_9GPIO_IDR_ID9#defineGPIO_OTYPER_IDR_10GPIO_IDR_ID10#defineGPIO_OTYPER_IDR_11GPIO_IDR_ID11#defineGPIO_OTYPER_IDR_12GPIO_IDR_ID12#defineGPIO_OTYPER_IDR_13GPIO_IDR_ID13#defineGPIO_OTYPER_IDR_14GPIO_IDR_ID14#defineGPIO_OTYPER_IDR_15GPIO_IDR_ID15#defineGPIO_ODR_OD0_Pos(0U)#defineGPIO_ODR_OD0_Msk(0x1UL<<GPIO_ODR_OD0_Pos)#defineGPIO_ODR_OD0GPIO_ODR_OD0_Msk#defineGPIO_ODR_OD1_Pos(1U)#defineGPIO_ODR_OD1_Msk(0x1UL<<GPIO_ODR_OD1_Pos)#defineGPIO_ODR_OD1GPIO_ODR_OD1_Msk#defineGPIO_ODR_OD2_Pos(2U)#defineGPIO_ODR_OD2_Msk(0x1UL<<GPIO_ODR_OD2_Pos)#defineGPIO_ODR_OD2GPIO_ODR_OD2_Msk#defineGPIO_ODR_OD3_Pos(3U)#defineGPIO_ODR_OD3_Msk(0x1UL<<GPIO_ODR_OD3_Pos)#defineGPIO_ODR_OD3GPIO_ODR_OD3_Msk#defineGPIO_ODR_OD4_Pos(4U)#defineGPIO_ODR_OD4_Msk(0x1UL<<GPIO_ODR_OD4_Pos)#defineGPIO_ODR_OD4GPIO_ODR_OD4_Msk#defineGPIO_ODR_OD5_Pos(5U)#defineGPIO_ODR_OD5_Msk(0x1UL<<GPIO_ODR_OD5_Pos)#defineGPIO_ODR_OD5GPIO_ODR_OD5_Msk#defineGPIO_ODR_OD6_Pos(6U)#defineGPIO_ODR_OD6_Msk(0x1UL<<GPIO_ODR_OD6_Pos)#defineGPIO_ODR_OD6GPIO_ODR_OD6_Msk#defineGPIO_ODR_OD7_Pos(7U)#defineGPIO_ODR_OD7_Msk(0x1UL<<GPIO_ODR_OD7_Pos)#defineGPIO_ODR_OD7GPIO_ODR_OD7_Msk#defineGPIO_ODR_OD8_Pos(8U)#defineGPIO_ODR_OD8_Msk(0x1UL<<GPIO_ODR_OD8_Pos)#defineGPIO_ODR_OD8GPIO_ODR_OD8_Msk#defineGPIO_ODR_OD9_Pos(9U)#defineGPIO_ODR_OD9_Msk(0x1UL<<GPIO_ODR_OD9_Pos)#defineGPIO_ODR_OD9GPIO_ODR_OD9_Msk#defineGPIO_ODR_OD10_Pos(10U)#defineGPIO_ODR_OD10_Msk(0x1UL<<GPIO_ODR_OD10_Pos)#defineGPIO_ODR_OD10GPIO_ODR_OD10_Msk#defineGPIO_ODR_OD11_Pos(11U)#defineGPIO_ODR_OD11_Msk(0x1UL<<GPIO_ODR_OD11_Pos)#defineGPIO_ODR_OD11GPIO_ODR_OD11_Msk#defineGPIO_ODR_OD12_Pos(12U)#defineGPIO_ODR_OD12_Msk(0x1UL<<GPIO_ODR_OD12_Pos)#defineGPIO_ODR_OD12GPIO_ODR_OD12_Msk#defineGPIO_ODR_OD13_Pos(13U)#defineGPIO_ODR_OD13_Msk(0x1UL<<GPIO_ODR_OD13_Pos)#defineGPIO_ODR_OD13GPIO_ODR_OD13_Msk#defineGPIO_ODR_OD14_Pos(14U)#defineGPIO_ODR_OD14_Msk(0x1UL<<GPIO_ODR_OD14_Pos)#defineGPIO_ODR_OD14GPIO_ODR_OD14_Msk#defineGPIO_ODR_OD15_Pos(15U)#defineGPIO_ODR_OD15_Msk(0x1UL<<GPIO_ODR_OD15_Pos)#defineGPIO_ODR_OD15GPIO_ODR_OD15_Msk#defineGPIO_ODR_ODR_0GPIO_ODR_OD0#defineGPIO_ODR_ODR_1GPIO_ODR_OD1#defineGPIO_ODR_ODR_2GPIO_ODR_OD2#defineGPIO_ODR_ODR_3GPIO_ODR_OD3#defineGPIO_ODR_ODR_4GPIO_ODR_OD4#defineGPIO_ODR_ODR_5GPIO_ODR_OD5#defineGPIO_ODR_ODR_6GPIO_ODR_OD6#defineGPIO_ODR_ODR_7GPIO_ODR_OD7#defineGPIO_ODR_ODR_8GPIO_ODR_OD8#defineGPIO_ODR_ODR_9GPIO_ODR_OD9#defineGPIO_ODR_ODR_10GPIO_ODR_OD10#defineGPIO_ODR_ODR_11GPIO_ODR_OD11#defineGPIO_ODR_ODR_12GPIO_ODR_OD12#defineGPIO_ODR_ODR_13GPIO_ODR_OD13#defineGPIO_ODR_ODR_14GPIO_ODR_OD14#defineGPIO_ODR_ODR_15GPIO_ODR_OD15#defineGPIO_OTYPER_ODR_0GPIO_ODR_OD0#defineGPIO_OTYPER_ODR_1GPIO_ODR_OD1#defineGPIO_OTYPER_ODR_2GPIO_ODR_OD2#defineGPIO_OTYPER_ODR_3GPIO_ODR_OD3#defineGPIO_OTYPER_ODR_4GPIO_ODR_OD4#defineGPIO_OTYPER_ODR_5GPIO_ODR_OD5#defineGPIO_OTYPER_ODR_6GPIO_ODR_OD6#defineGPIO_OTYPER_ODR_7GPIO_ODR_OD7#defineGPIO_OTYPER_ODR_8GPIO_ODR_OD8#defineGPIO_OTYPER_ODR_9GPIO_ODR_OD9#defineGPIO_OTYPER_ODR_10GPIO_ODR_OD10#defineGPIO_OTYPER_ODR_11GPIO_ODR_OD11#defineGPIO_OTYPER_ODR_12GPIO_ODR_OD12#defineGPIO_OTYPER_ODR_13GPIO_ODR_OD13#defineGPIO_OTYPER_ODR_14GPIO_ODR_OD14#defineGPIO_OTYPER_ODR_15GPIO_ODR_OD15#defineGPIO_BSRR_BS0_Pos(0U)#defineGPIO_BSRR_BS0_Msk(0x1UL<<GPIO_BSRR_BS0_Pos)#defineGPIO_BSRR_BS0GPIO_BSRR_BS0_Msk#defineGPIO_BSRR_BS1_Pos(1U)#defineGPIO_BSRR_BS1_Msk(0x1UL<<GPIO_BSRR_BS1_Pos)#defineGPIO_BSRR_BS1GPIO_BSRR_BS1_Msk#defineGPIO_BSRR_BS2_Pos(2U)#defineGPIO_BSRR_BS2_Msk(0x1UL<<GPIO_BSRR_BS2_Pos)#defineGPIO_BSRR_BS2GPIO_BSRR_BS2_Msk#defineGPIO_BSRR_BS3_Pos(3U)#defineGPIO_BSRR_BS3_Msk(0x1UL<<GPIO_BSRR_BS3_Pos)#defineGPIO_BSRR_BS3GPIO_BSRR_BS3_Msk#defineGPIO_BSRR_BS4_Pos(4U)#defineGPIO_BSRR_BS4_Msk(0x1UL<<GPIO_BSRR_BS4_Pos)#defineGPIO_BSRR_BS4GPIO_BSRR_BS4_Msk#defineGPIO_BSRR_BS5_Pos(5U)#defineGPIO_BSRR_BS5_Msk(0x1UL<<GPIO_BSRR_BS5_Pos)#defineGPIO_BSRR_BS5GPIO_BSRR_BS5_Msk#defineGPIO_BSRR_BS6_Pos(6U)#defineGPIO_BSRR_BS6_Msk(0x1UL<<GPIO_BSRR_BS6_Pos)#defineGPIO_BSRR_BS6GPIO_BSRR_BS6_Msk#defineGPIO_BSRR_BS7_Pos(7U)#defineGPIO_BSRR_BS7_Msk(0x1UL<<GPIO_BSRR_BS7_Pos)#defineGPIO_BSRR_BS7GPIO_BSRR_BS7_Msk#defineGPIO_BSRR_BS8_Pos(8U)#defineGPIO_BSRR_BS8_Msk(0x1UL<<GPIO_BSRR_BS8_Pos)#defineGPIO_BSRR_BS8GPIO_BSRR_BS8_Msk#defineGPIO_BSRR_BS9_Pos(9U)#defineGPIO_BSRR_BS9_Msk(0x1UL<<GPIO_BSRR_BS9_Pos)#defineGPIO_BSRR_BS9GPIO_BSRR_BS9_Msk#defineGPIO_BSRR_BS10_Pos(10U)#defineGPIO_BSRR_BS10_Msk(0x1UL<<GPIO_BSRR_BS10_Pos)#defineGPIO_BSRR_BS10GPIO_BSRR_BS10_Msk#defineGPIO_BSRR_BS11_Pos(11U)#defineGPIO_BSRR_BS11_Msk(0x1UL<<GPIO_BSRR_BS11_Pos)#defineGPIO_BSRR_BS11GPIO_BSRR_BS11_Msk#defineGPIO_BSRR_BS12_Pos(12U)#defineGPIO_BSRR_BS12_Msk(0x1UL<<GPIO_BSRR_BS12_Pos)#defineGPIO_BSRR_BS12GPIO_BSRR_BS12_Msk#defineGPIO_BSRR_BS13_Pos(13U)#defineGPIO_BSRR_BS13_Msk(0x1UL<<GPIO_BSRR_BS13_Pos)#defineGPIO_BSRR_BS13GPIO_BSRR_BS13_Msk#defineGPIO_BSRR_BS14_Pos(14U)#defineGPIO_BSRR_BS14_Msk(0x1UL<<GPIO_BSRR_BS14_Pos)#defineGPIO_BSRR_BS14GPIO_BSRR_BS14_Msk#defineGPIO_BSRR_BS15_Pos(15U)#defineGPIO_BSRR_BS15_Msk(0x1UL<<GPIO_BSRR_BS15_Pos)#defineGPIO_BSRR_BS15GPIO_BSRR_BS15_Msk#defineGPIO_BSRR_BR0_Pos(16U)#defineGPIO_BSRR_BR0_Msk(0x1UL<<GPIO_BSRR_BR0_Pos)#defineGPIO_BSRR_BR0GPIO_BSRR_BR0_Msk#defineGPIO_BSRR_BR1_Pos(17U)#defineGPIO_BSRR_BR1_Msk(0x1UL<<GPIO_BSRR_BR1_Pos)#defineGPIO_BSRR_BR1GPIO_BSRR_BR1_Msk#defineGPIO_BSRR_BR2_Pos(18U)#defineGPIO_BSRR_BR2_Msk(0x1UL<<GPIO_BSRR_BR2_Pos)#defineGPIO_BSRR_BR2GPIO_BSRR_BR2_Msk#defineGPIO_BSRR_BR3_Pos(19U)#defineGPIO_BSRR_BR3_Msk(0x1UL<<GPIO_BSRR_BR3_Pos)#defineGPIO_BSRR_BR3GPIO_BSRR_BR3_Msk#defineGPIO_BSRR_BR4_Pos(20U)#defineGPIO_BSRR_BR4_Msk(0x1UL<<GPIO_BSRR_BR4_Pos)#defineGPIO_BSRR_BR4GPIO_BSRR_BR4_Msk#defineGPIO_BSRR_BR5_Pos(21U)#defineGPIO_BSRR_BR5_Msk(0x1UL<<GPIO_BSRR_BR5_Pos)#defineGPIO_BSRR_BR5GPIO_BSRR_BR5_Msk#defineGPIO_BSRR_BR6_Pos(22U)#defineGPIO_BSRR_BR6_Msk(0x1UL<<GPIO_BSRR_BR6_Pos)#defineGPIO_BSRR_BR6GPIO_BSRR_BR6_Msk#defineGPIO_BSRR_BR7_Pos(23U)#defineGPIO_BSRR_BR7_Msk(0x1UL<<GPIO_BSRR_BR7_Pos)#defineGPIO_BSRR_BR7GPIO_BSRR_BR7_Msk#defineGPIO_BSRR_BR8_Pos(24U)#defineGPIO_BSRR_BR8_Msk(0x1UL<<GPIO_BSRR_BR8_Pos)#defineGPIO_BSRR_BR8GPIO_BSRR_BR8_Msk#defineGPIO_BSRR_BR9_Pos(25U)#defineGPIO_BSRR_BR9_Msk(0x1UL<<GPIO_BSRR_BR9_Pos)#defineGPIO_BSRR_BR9GPIO_BSRR_BR9_Msk#defineGPIO_BSRR_BR10_Pos(26U)#defineGPIO_BSRR_BR10_Msk(0x1UL<<GPIO_BSRR_BR10_Pos)#defineGPIO_BSRR_BR10GPIO_BSRR_BR10_Msk#defineGPIO_BSRR_BR11_Pos(27U)#defineGPIO_BSRR_BR11_Msk(0x1UL<<GPIO_BSRR_BR11_Pos)#defineGPIO_BSRR_BR11GPIO_BSRR_BR11_Msk#defineGPIO_BSRR_BR12_Pos(28U)#defineGPIO_BSRR_BR12_Msk(0x1UL<<GPIO_BSRR_BR12_Pos)#defineGPIO_BSRR_BR12GPIO_BSRR_BR12_Msk#defineGPIO_BSRR_BR13_Pos(29U)#defineGPIO_BSRR_BR13_Msk(0x1UL<<GPIO_BSRR_BR13_Pos)#defineGPIO_BSRR_BR13GPIO_BSRR_BR13_Msk#defineGPIO_BSRR_BR14_Pos(30U)#defineGPIO_BSRR_BR14_Msk(0x1UL<<GPIO_BSRR_BR14_Pos)#defineGPIO_BSRR_BR14GPIO_BSRR_BR14_Msk#defineGPIO_BSRR_BR15_Pos(31U)#defineGPIO_BSRR_BR15_Msk(0x1UL<<GPIO_BSRR_BR15_Pos)#defineGPIO_BSRR_BR15GPIO_BSRR_BR15_Msk#defineGPIO_BSRR_BS_0GPIO_BSRR_BS0#defineGPIO_BSRR_BS_1GPIO_BSRR_BS1#defineGPIO_BSRR_BS_2GPIO_BSRR_BS2#defineGPIO_BSRR_BS_3GPIO_BSRR_BS3#defineGPIO_BSRR_BS_4GPIO_BSRR_BS4#defineGPIO_BSRR_BS_5GPIO_BSRR_BS5#defineGPIO_BSRR_BS_6GPIO_BSRR_BS6#defineGPIO_BSRR_BS_7GPIO_BSRR_BS7#defineGPIO_BSRR_BS_8GPIO_BSRR_BS8#defineGPIO_BSRR_BS_9GPIO_BSRR_BS9#defineGPIO_BSRR_BS_10GPIO_BSRR_BS10#defineGPIO_BSRR_BS_11GPIO_BSRR_BS11#defineGPIO_BSRR_BS_12GPIO_BSRR_BS12#defineGPIO_BSRR_BS_13GPIO_BSRR_BS13#defineGPIO_BSRR_BS_14GPIO_BSRR_BS14#defineGPIO_BSRR_BS_15GPIO_BSRR_BS15#defineGPIO_BSRR_BR_0GPIO_BSRR_BR0#defineGPIO_BSRR_BR_1GPIO_BSRR_BR1#defineGPIO_BSRR_BR_2GPIO_BSRR_BR2#defineGPIO_BSRR_BR_3GPIO_BSRR_BR3#defineGPIO_BSRR_BR_4GPIO_BSRR_BR4#defineGPIO_BSRR_BR_5GPIO_BSRR_BR5#defineGPIO_BSRR_BR_6GPIO_BSRR_BR6#defineGPIO_BSRR_BR_7GPIO_BSRR_BR7#defineGPIO_BSRR_BR_8GPIO_BSRR_BR8#defineGPIO_BSRR_BR_9GPIO_BSRR_BR9#defineGPIO_BSRR_BR_10GPIO_BSRR_BR10#defineGPIO_BSRR_BR_11GPIO_BSRR_BR11#defineGPIO_BSRR_BR_12GPIO_BSRR_BR12#defineGPIO_BSRR_BR_13GPIO_BSRR_BR13#defineGPIO_BSRR_BR_14GPIO_BSRR_BR14#defineGPIO_BSRR_BR_15GPIO_BSRR_BR15#defineGPIO_LCKR_LCK0_Pos(0U)#defineGPIO_LCKR_LCK0_Msk(0x1UL<<GPIO_LCKR_LCK0_Pos)#defineGPIO_LCKR_LCK0GPIO_LCKR_LCK0_Msk#defineGPIO_LCKR_LCK1_Pos(1U)#defineGPIO_LCKR_LCK1_Msk(0x1UL<<GPIO_LCKR_LCK1_Pos)#defineGPIO_LCKR_LCK1GPIO_LCKR_LCK1_Msk#defineGPIO_LCKR_LCK2_Pos(2U)#defineGPIO_LCKR_LCK2_Msk(0x1UL<<GPIO_LCKR_LCK2_Pos)#defineGPIO_LCKR_LCK2GPIO_LCKR_LCK2_Msk#defineGPIO_LCKR_LCK3_Pos(3U)#defineGPIO_LCKR_LCK3_Msk(0x1UL<<GPIO_LCKR_LCK3_Pos)#defineGPIO_LCKR_LCK3GPIO_LCKR_LCK3_Msk#defineGPIO_LCKR_LCK4_Pos(4U)#defineGPIO_LCKR_LCK4_Msk(0x1UL<<GPIO_LCKR_LCK4_Pos)#defineGPIO_LCKR_LCK4GPIO_LCKR_LCK4_Msk#defineGPIO_LCKR_LCK5_Pos(5U)#defineGPIO_LCKR_LCK5_Msk(0x1UL<<GPIO_LCKR_LCK5_Pos)#defineGPIO_LCKR_LCK5GPIO_LCKR_LCK5_Msk#defineGPIO_LCKR_LCK6_Pos(6U)#defineGPIO_LCKR_LCK6_Msk(0x1UL<<GPIO_LCKR_LCK6_Pos)#defineGPIO_LCKR_LCK6GPIO_LCKR_LCK6_Msk#defineGPIO_LCKR_LCK7_Pos(7U)#defineGPIO_LCKR_LCK7_Msk(0x1UL<<GPIO_LCKR_LCK7_Pos)#defineGPIO_LCKR_LCK7GPIO_LCKR_LCK7_Msk#defineGPIO_LCKR_LCK8_Pos(8U)#defineGPIO_LCKR_LCK8_Msk(0x1UL<<GPIO_LCKR_LCK8_Pos)#defineGPIO_LCKR_LCK8GPIO_LCKR_LCK8_Msk#defineGPIO_LCKR_LCK9_Pos(9U)#defineGPIO_LCKR_LCK9_Msk(0x1UL<<GPIO_LCKR_LCK9_Pos)#defineGPIO_LCKR_LCK9GPIO_LCKR_LCK9_Msk#defineGPIO_LCKR_LCK10_Pos(10U)#defineGPIO_LCKR_LCK10_Msk(0x1UL<<GPIO_LCKR_LCK10_Pos)#defineGPIO_LCKR_LCK10GPIO_LCKR_LCK10_Msk#defineGPIO_LCKR_LCK11_Pos(11U)#defineGPIO_LCKR_LCK11_Msk(0x1UL<<GPIO_LCKR_LCK11_Pos)#defineGPIO_LCKR_LCK11GPIO_LCKR_LCK11_Msk#defineGPIO_LCKR_LCK12_Pos(12U)#defineGPIO_LCKR_LCK12_Msk(0x1UL<<GPIO_LCKR_LCK12_Pos)#defineGPIO_LCKR_LCK12GPIO_LCKR_LCK12_Msk#defineGPIO_LCKR_LCK13_Pos(13U)#defineGPIO_LCKR_LCK13_Msk(0x1UL<<GPIO_LCKR_LCK13_Pos)#defineGPIO_LCKR_LCK13GPIO_LCKR_LCK13_Msk#defineGPIO_LCKR_LCK14_Pos(14U)#defineGPIO_LCKR_LCK14_Msk(0x1UL<<GPIO_LCKR_LCK14_Pos)#defineGPIO_LCKR_LCK14GPIO_LCKR_LCK14_Msk#defineGPIO_LCKR_LCK15_Pos(15U)#defineGPIO_LCKR_LCK15_Msk(0x1UL<<GPIO_LCKR_LCK15_Pos)#defineGPIO_LCKR_LCK15GPIO_LCKR_LCK15_Msk#defineGPIO_LCKR_LCKK_Pos(16U)#defineGPIO_LCKR_LCKK_Msk(0x1UL<<GPIO_LCKR_LCKK_Pos)#defineGPIO_LCKR_LCKKGPIO_LCKR_LCKK_Msk#defineGPIO_AFRL_AFSEL0_Pos(0U)#defineGPIO_AFRL_AFSEL0_Msk(0xFUL<<GPIO_AFRL_AFSEL0_Pos)#defineGPIO_AFRL_AFSEL0GPIO_AFRL_AFSEL0_Msk#defineGPIO_AFRL_AFSEL0_0(0x1UL<<GPIO_AFRL_AFSEL0_Pos)#defineGPIO_AFRL_AFSEL0_1(0x2UL<<GPIO_AFRL_AFSEL0_Pos)#defineGPIO_AFRL_AFSEL0_2(0x4UL<<GPIO_AFRL_AFSEL0_Pos)#defineGPIO_AFRL_AFSEL0_3(0x8UL<<GPIO_AFRL_AFSEL0_Pos)#defineGPIO_AFRL_AFSEL1_Pos(4U)#defineGPIO_AFRL_AFSEL1_Msk(0xFUL<<GPIO_AFRL_AFSEL1_Pos)#defineGPIO_AFRL_AFSEL1GPIO_AFRL_AFSEL1_Msk#defineGPIO_AFRL_AFSEL1_0(0x1UL<<GPIO_AFRL_AFSEL1_Pos)#defineGPIO_AFRL_AFSEL1_1(0x2UL<<GPIO_AFRL_AFSEL1_Pos)#defineGPIO_AFRL_AFSEL1_2(0x4UL<<GPIO_AFRL_AFSEL1_Pos)#defineGPIO_AFRL_AFSEL1_3(0x8UL<<GPIO_AFRL_AFSEL1_Pos)#defineGPIO_AFRL_AFSEL2_Pos(8U)#defineGPIO_AFRL_AFSEL2_Msk(0xFUL<<GPIO_AFRL_AFSEL2_Pos)#defineGPIO_AFRL_AFSEL2GPIO_AFRL_AFSEL2_Msk#defineGPIO_AFRL_AFSEL2_0(0x1UL<<GPIO_AFRL_AFSEL2_Pos)#defineGPIO_AFRL_AFSEL2_1(0x2UL<<GPIO_AFRL_AFSEL2_Pos)#defineGPIO_AFRL_AFSEL2_2(0x4UL<<GPIO_AFRL_AFSEL2_Pos)#defineGPIO_AFRL_AFSEL2_3(0x8UL<<GPIO_AFRL_AFSEL2_Pos)#defineGPIO_AFRL_AFSEL3_Pos(12U)#defineGPIO_AFRL_AFSEL3_Msk(0xFUL<<GPIO_AFRL_AFSEL3_Pos)#defineGPIO_AFRL_AFSEL3GPIO_AFRL_AFSEL3_Msk#defineGPIO_AFRL_AFSEL3_0(0x1UL<<GPIO_AFRL_AFSEL3_Pos)#defineGPIO_AFRL_AFSEL3_1(0x2UL<<GPIO_AFRL_AFSEL3_Pos)#defineGPIO_AFRL_AFSEL3_2(0x4UL<<GPIO_AFRL_AFSEL3_Pos)#defineGPIO_AFRL_AFSEL3_3(0x8UL<<GPIO_AFRL_AFSEL3_Pos)#defineGPIO_AFRL_AFSEL4_Pos(16U)#defineGPIO_AFRL_AFSEL4_Msk(0xFUL<<GPIO_AFRL_AFSEL4_Pos)#defineGPIO_AFRL_AFSEL4GPIO_AFRL_AFSEL4_Msk#defineGPIO_AFRL_AFSEL4_0(0x1UL<<GPIO_AFRL_AFSEL4_Pos)#defineGPIO_AFRL_AFSEL4_1(0x2UL<<GPIO_AFRL_AFSEL4_Pos)#defineGPIO_AFRL_AFSEL4_2(0x4UL<<GPIO_AFRL_AFSEL4_Pos)#defineGPIO_AFRL_AFSEL4_3(0x8UL<<GPIO_AFRL_AFSEL4_Pos)#defineGPIO_AFRL_AFSEL5_Pos(20U)#defineGPIO_AFRL_AFSEL5_Msk(0xFUL<<GPIO_AFRL_AFSEL5_Pos)#defineGPIO_AFRL_AFSEL5GPIO_AFRL_AFSEL5_Msk#defineGPIO_AFRL_AFSEL5_0(0x1UL<<GPIO_AFRL_AFSEL5_Pos)#defineGPIO_AFRL_AFSEL5_1(0x2UL<<GPIO_AFRL_AFSEL5_Pos)#defineGPIO_AFRL_AFSEL5_2(0x4UL<<GPIO_AFRL_AFSEL5_Pos)#defineGPIO_AFRL_AFSEL5_3(0x8UL<<GPIO_AFRL_AFSEL5_Pos)#defineGPIO_AFRL_AFSEL6_Pos(24U)#defineGPIO_AFRL_AFSEL6_Msk(0xFUL<<GPIO_AFRL_AFSEL6_Pos)#defineGPIO_AFRL_AFSEL6GPIO_AFRL_AFSEL6_Msk#defineGPIO_AFRL_AFSEL6_0(0x1UL<<GPIO_AFRL_AFSEL6_Pos)#defineGPIO_AFRL_AFSEL6_1(0x2UL<<GPIO_AFRL_AFSEL6_Pos)#defineGPIO_AFRL_AFSEL6_2(0x4UL<<GPIO_AFRL_AFSEL6_Pos)#defineGPIO_AFRL_AFSEL6_3(0x8UL<<GPIO_AFRL_AFSEL6_Pos)#defineGPIO_AFRL_AFSEL7_Pos(28U)#defineGPIO_AFRL_AFSEL7_Msk(0xFUL<<GPIO_AFRL_AFSEL7_Pos)#defineGPIO_AFRL_AFSEL7GPIO_AFRL_AFSEL7_Msk#defineGPIO_AFRL_AFSEL7_0(0x1UL<<GPIO_AFRL_AFSEL7_Pos)#defineGPIO_AFRL_AFSEL7_1(0x2UL<<GPIO_AFRL_AFSEL7_Pos)#defineGPIO_AFRL_AFSEL7_2(0x4UL<<GPIO_AFRL_AFSEL7_Pos)#defineGPIO_AFRL_AFSEL7_3(0x8UL<<GPIO_AFRL_AFSEL7_Pos)#defineGPIO_AFRL_AFRL0GPIO_AFRL_AFSEL0#defineGPIO_AFRL_AFRL1GPIO_AFRL_AFSEL1#defineGPIO_AFRL_AFRL2GPIO_AFRL_AFSEL2#defineGPIO_AFRL_AFRL3GPIO_AFRL_AFSEL3#defineGPIO_AFRL_AFRL4GPIO_AFRL_AFSEL4#defineGPIO_AFRL_AFRL5GPIO_AFRL_AFSEL5#defineGPIO_AFRL_AFRL6GPIO_AFRL_AFSEL6#defineGPIO_AFRL_AFRL7GPIO_AFRL_AFSEL7#defineGPIO_AFRH_AFSEL8_Pos(0U)#defineGPIO_AFRH_AFSEL8_Msk(0xFUL<<GPIO_AFRH_AFSEL8_Pos)#defineGPIO_AFRH_AFSEL8GPIO_AFRH_AFSEL8_Msk#defineGPIO_AFRH_AFSEL8_0(0x1UL<<GPIO_AFRH_AFSEL8_Pos)#defineGPIO_AFRH_AFSEL8_1(0x2UL<<GPIO_AFRH_AFSEL8_Pos)#defineGPIO_AFRH_AFSEL8_2(0x4UL<<GPIO_AFRH_AFSEL8_Pos)#defineGPIO_AFRH_AFSEL8_3(0x8UL<<GPIO_AFRH_AFSEL8_Pos)#defineGPIO_AFRH_AFSEL9_Pos(4U)#defineGPIO_AFRH_AFSEL9_Msk(0xFUL<<GPIO_AFRH_AFSEL9_Pos)#defineGPIO_AFRH_AFSEL9GPIO_AFRH_AFSEL9_Msk#defineGPIO_AFRH_AFSEL9_0(0x1UL<<GPIO_AFRH_AFSEL9_Pos)#defineGPIO_AFRH_AFSEL9_1(0x2UL<<GPIO_AFRH_AFSEL9_Pos)#defineGPIO_AFRH_AFSEL9_2(0x4UL<<GPIO_AFRH_AFSEL9_Pos)#defineGPIO_AFRH_AFSEL9_3(0x8UL<<GPIO_AFRH_AFSEL9_Pos)#defineGPIO_AFRH_AFSEL10_Pos(8U)#defineGPIO_AFRH_AFSEL10_Msk(0xFUL<<GPIO_AFRH_AFSEL10_Pos)#defineGPIO_AFRH_AFSEL10GPIO_AFRH_AFSEL10_Msk#defineGPIO_AFRH_AFSEL10_0(0x1UL<<GPIO_AFRH_AFSEL10_Pos)#defineGPIO_AFRH_AFSEL10_1(0x2UL<<GPIO_AFRH_AFSEL10_Pos)#defineGPIO_AFRH_AFSEL10_2(0x4UL<<GPIO_AFRH_AFSEL10_Pos)#defineGPIO_AFRH_AFSEL10_3(0x8UL<<GPIO_AFRH_AFSEL10_Pos)#defineGPIO_AFRH_AFSEL11_Pos(12U)#defineGPIO_AFRH_AFSEL11_Msk(0xFUL<<GPIO_AFRH_AFSEL11_Pos)#defineGPIO_AFRH_AFSEL11GPIO_AFRH_AFSEL11_Msk#defineGPIO_AFRH_AFSEL11_0(0x1UL<<GPIO_AFRH_AFSEL11_Pos)#defineGPIO_AFRH_AFSEL11_1(0x2UL<<GPIO_AFRH_AFSEL11_Pos)#defineGPIO_AFRH_AFSEL11_2(0x4UL<<GPIO_AFRH_AFSEL11_Pos)#defineGPIO_AFRH_AFSEL11_3(0x8UL<<GPIO_AFRH_AFSEL11_Pos)#defineGPIO_AFRH_AFSEL12_Pos(16U)#defineGPIO_AFRH_AFSEL12_Msk(0xFUL<<GPIO_AFRH_AFSEL12_Pos)#defineGPIO_AFRH_AFSEL12GPIO_AFRH_AFSEL12_Msk#defineGPIO_AFRH_AFSEL12_0(0x1UL<<GPIO_AFRH_AFSEL12_Pos)#defineGPIO_AFRH_AFSEL12_1(0x2UL<<GPIO_AFRH_AFSEL12_Pos)#defineGPIO_AFRH_AFSEL12_2(0x4UL<<GPIO_AFRH_AFSEL12_Pos)#defineGPIO_AFRH_AFSEL12_3(0x8UL<<GPIO_AFRH_AFSEL12_Pos)#defineGPIO_AFRH_AFSEL13_Pos(20U)#defineGPIO_AFRH_AFSEL13_Msk(0xFUL<<GPIO_AFRH_AFSEL13_Pos)#defineGPIO_AFRH_AFSEL13GPIO_AFRH_AFSEL13_Msk#defineGPIO_AFRH_AFSEL13_0(0x1UL<<GPIO_AFRH_AFSEL13_Pos)#defineGPIO_AFRH_AFSEL13_1(0x2UL<<GPIO_AFRH_AFSEL13_Pos)#defineGPIO_AFRH_AFSEL13_2(0x4UL<<GPIO_AFRH_AFSEL13_Pos)#defineGPIO_AFRH_AFSEL13_3(0x8UL<<GPIO_AFRH_AFSEL13_Pos)#defineGPIO_AFRH_AFSEL14_Pos(24U)#defineGPIO_AFRH_AFSEL14_Msk(0xFUL<<GPIO_AFRH_AFSEL14_Pos)#defineGPIO_AFRH_AFSEL14GPIO_AFRH_AFSEL14_Msk#defineGPIO_AFRH_AFSEL14_0(0x1UL<<GPIO_AFRH_AFSEL14_Pos)#defineGPIO_AFRH_AFSEL14_1(0x2UL<<GPIO_AFRH_AFSEL14_Pos)#defineGPIO_AFRH_AFSEL14_2(0x4UL<<GPIO_AFRH_AFSEL14_Pos)#defineGPIO_AFRH_AFSEL14_3(0x8UL<<GPIO_AFRH_AFSEL14_Pos)#defineGPIO_AFRH_AFSEL15_Pos(28U)#defineGPIO_AFRH_AFSEL15_Msk(0xFUL<<GPIO_AFRH_AFSEL15_Pos)#defineGPIO_AFRH_AFSEL15GPIO_AFRH_AFSEL15_Msk#defineGPIO_AFRH_AFSEL15_0(0x1UL<<GPIO_AFRH_AFSEL15_Pos)#defineGPIO_AFRH_AFSEL15_1(0x2UL<<GPIO_AFRH_AFSEL15_Pos)#defineGPIO_AFRH_AFSEL15_2(0x4UL<<GPIO_AFRH_AFSEL15_Pos)#defineGPIO_AFRH_AFSEL15_3(0x8UL<<GPIO_AFRH_AFSEL15_Pos)#defineGPIO_AFRH_AFRH0GPIO_AFRH_AFSEL8#defineGPIO_AFRH_AFRH1GPIO_AFRH_AFSEL9#defineGPIO_AFRH_AFRH2GPIO_AFRH_AFSEL10#defineGPIO_AFRH_AFRH3GPIO_AFRH_AFSEL11#defineGPIO_AFRH_AFRH4GPIO_AFRH_AFSEL12#defineGPIO_AFRH_AFRH5GPIO_AFRH_AFSEL13#defineGPIO_AFRH_AFRH6GPIO_AFRH_AFSEL14#defineGPIO_AFRH_AFRH7GPIO_AFRH_AFSEL15#defineGPIO_BRR_BR0_Pos(0U)#defineGPIO_BRR_BR0_Msk(0x1UL<<GPIO_BRR_BR0_Pos)#defineGPIO_BRR_BR0GPIO_BRR_BR0_Msk#defineGPIO_BRR_BR1_Pos(1U)#defineGPIO_BRR_BR1_Msk(0x1UL<<GPIO_BRR_BR1_Pos)#defineGPIO_BRR_BR1GPIO_BRR_BR1_Msk#defineGPIO_BRR_BR2_Pos(2U)#defineGPIO_BRR_BR2_Msk(0x1UL<<GPIO_BRR_BR2_Pos)#defineGPIO_BRR_BR2GPIO_BRR_BR2_Msk#defineGPIO_BRR_BR3_Pos(3U)#defineGPIO_BRR_BR3_Msk(0x1UL<<GPIO_BRR_BR3_Pos)#defineGPIO_BRR_BR3GPIO_BRR_BR3_Msk#defineGPIO_BRR_BR4_Pos(4U)#defineGPIO_BRR_BR4_Msk(0x1UL<<GPIO_BRR_BR4_Pos)#defineGPIO_BRR_BR4GPIO_BRR_BR4_Msk#defineGPIO_BRR_BR5_Pos(5U)#defineGPIO_BRR_BR5_Msk(0x1UL<<GPIO_BRR_BR5_Pos)#defineGPIO_BRR_BR5GPIO_BRR_BR5_Msk#defineGPIO_BRR_BR6_Pos(6U)#defineGPIO_BRR_BR6_Msk(0x1UL<<GPIO_BRR_BR6_Pos)#defineGPIO_BRR_BR6GPIO_BRR_BR6_Msk#defineGPIO_BRR_BR7_Pos(7U)#defineGPIO_BRR_BR7_Msk(0x1UL<<GPIO_BRR_BR7_Pos)#defineGPIO_BRR_BR7GPIO_BRR_BR7_Msk#defineGPIO_BRR_BR8_Pos(8U)#defineGPIO_BRR_BR8_Msk(0x1UL<<GPIO_BRR_BR8_Pos)#defineGPIO_BRR_BR8GPIO_BRR_BR8_Msk#defineGPIO_BRR_BR9_Pos(9U)#defineGPIO_BRR_BR9_Msk(0x1UL<<GPIO_BRR_BR9_Pos)#defineGPIO_BRR_BR9GPIO_BRR_BR9_Msk#defineGPIO_BRR_BR10_Pos(10U)#defineGPIO_BRR_BR10_Msk(0x1UL<<GPIO_BRR_BR10_Pos)#defineGPIO_BRR_BR10GPIO_BRR_BR10_Msk#defineGPIO_BRR_BR11_Pos(11U)#defineGPIO_BRR_BR11_Msk(0x1UL<<GPIO_BRR_BR11_Pos)#defineGPIO_BRR_BR11GPIO_BRR_BR11_Msk#defineGPIO_BRR_BR12_Pos(12U)#defineGPIO_BRR_BR12_Msk(0x1UL<<GPIO_BRR_BR12_Pos)#defineGPIO_BRR_BR12GPIO_BRR_BR12_Msk#defineGPIO_BRR_BR13_Pos(13U)#defineGPIO_BRR_BR13_Msk(0x1UL<<GPIO_BRR_BR13_Pos)#defineGPIO_BRR_BR13GPIO_BRR_BR13_Msk#defineGPIO_BRR_BR14_Pos(14U)#defineGPIO_BRR_BR14_Msk(0x1UL<<GPIO_BRR_BR14_Pos)#defineGPIO_BRR_BR14GPIO_BRR_BR14_Msk#defineGPIO_BRR_BR15_Pos(15U)#defineGPIO_BRR_BR15_Msk(0x1UL<<GPIO_BRR_BR15_Pos)#defineGPIO_BRR_BR15GPIO_BRR_BR15_Msk#defineGPIO_BRR_BR_0GPIO_BRR_BR0#defineGPIO_BRR_BR_1GPIO_BRR_BR1#defineGPIO_BRR_BR_2GPIO_BRR_BR2#defineGPIO_BRR_BR_3GPIO_BRR_BR3#defineGPIO_BRR_BR_4GPIO_BRR_BR4#defineGPIO_BRR_BR_5GPIO_BRR_BR5#defineGPIO_BRR_BR_6GPIO_BRR_BR6#defineGPIO_BRR_BR_7GPIO_BRR_BR7#defineGPIO_BRR_BR_8GPIO_BRR_BR8#defineGPIO_BRR_BR_9GPIO_BRR_BR9#defineGPIO_BRR_BR_10GPIO_BRR_BR10#defineGPIO_BRR_BR_11GPIO_BRR_BR11#defineGPIO_BRR_BR_12GPIO_BRR_BR12#defineGPIO_BRR_BR_13GPIO_BRR_BR13#defineGPIO_BRR_BR_14GPIO_BRR_BR14#defineGPIO_BRR_BR_15GPIO_BRR_BR15#defineI2C_CR1_PE_Pos(0U)#defineI2C_CR1_PE_Msk(0x1UL<<I2C_CR1_PE_Pos)#defineI2C_CR1_PEI2C_CR1_PE_Msk#defineI2C_CR1_TXIE_Pos(1U)#defineI2C_CR1_TXIE_Msk(0x1UL<<I2C_CR1_TXIE_Pos)#defineI2C_CR1_TXIEI2C_CR1_TXIE_Msk#defineI2C_CR1_RXIE_Pos(2U)#defineI2C_CR1_RXIE_Msk(0x1UL<<I2C_CR1_RXIE_Pos)#defineI2C_CR1_RXIEI2C_CR1_RXIE_Msk#defineI2C_CR1_ADDRIE_Pos(3U)#defineI2C_CR1_ADDRIE_Msk(0x1UL<<I2C_CR1_ADDRIE_Pos)#defineI2C_CR1_ADDRIEI2C_CR1_ADDRIE_Msk#defineI2C_CR1_NACKIE_Pos(4U)#defineI2C_CR1_NACKIE_Msk(0x1UL<<I2C_CR1_NACKIE_Pos)#defineI2C_CR1_NACKIEI2C_CR1_NACKIE_Msk#defineI2C_CR1_STOPIE_Pos(5U)#defineI2C_CR1_STOPIE_Msk(0x1UL<<I2C_CR1_STOPIE_Pos)#defineI2C_CR1_STOPIEI2C_CR1_STOPIE_Msk#defineI2C_CR1_TCIE_Pos(6U)#defineI2C_CR1_TCIE_Msk(0x1UL<<I2C_CR1_TCIE_Pos)#defineI2C_CR1_TCIEI2C_CR1_TCIE_Msk#defineI2C_CR1_ERRIE_Pos(7U)#defineI2C_CR1_ERRIE_Msk(0x1UL<<I2C_CR1_ERRIE_Pos)#defineI2C_CR1_ERRIEI2C_CR1_ERRIE_Msk#defineI2C_CR1_DNF_Pos(8U)#defineI2C_CR1_DNF_Msk(0xFUL<<I2C_CR1_DNF_Pos)#defineI2C_CR1_DNFI2C_CR1_DNF_Msk#defineI2C_CR1_ANFOFF_Pos(12U)#defineI2C_CR1_ANFOFF_Msk(0x1UL<<I2C_CR1_ANFOFF_Pos)#defineI2C_CR1_ANFOFFI2C_CR1_ANFOFF_Msk#defineI2C_CR1_SWRST_Pos(13U)#defineI2C_CR1_SWRST_Msk(0x1UL<<I2C_CR1_SWRST_Pos)#defineI2C_CR1_SWRSTI2C_CR1_SWRST_Msk#defineI2C_CR1_TXDMAEN_Pos(14U)#defineI2C_CR1_TXDMAEN_Msk(0x1UL<<I2C_CR1_TXDMAEN_Pos)#defineI2C_CR1_TXDMAENI2C_CR1_TXDMAEN_Msk#defineI2C_CR1_RXDMAEN_Pos(15U)#defineI2C_CR1_RXDMAEN_Msk(0x1UL<<I2C_CR1_RXDMAEN_Pos)#defineI2C_CR1_RXDMAENI2C_CR1_RXDMAEN_Msk#defineI2C_CR1_SBC_Pos(16U)#defineI2C_CR1_SBC_Msk(0x1UL<<I2C_CR1_SBC_Pos)#defineI2C_CR1_SBCI2C_CR1_SBC_Msk#defineI2C_CR1_NOSTRETCH_Pos(17U)#defineI2C_CR1_NOSTRETCH_Msk(0x1UL<<I2C_CR1_NOSTRETCH_Pos)#defineI2C_CR1_NOSTRETCHI2C_CR1_NOSTRETCH_Msk#defineI2C_CR1_WUPEN_Pos(18U)#defineI2C_CR1_WUPEN_Msk(0x1UL<<I2C_CR1_WUPEN_Pos)#defineI2C_CR1_WUPENI2C_CR1_WUPEN_Msk#defineI2C_CR1_GCEN_Pos(19U)#defineI2C_CR1_GCEN_Msk(0x1UL<<I2C_CR1_GCEN_Pos)#defineI2C_CR1_GCENI2C_CR1_GCEN_Msk#defineI2C_CR1_SMBHEN_Pos(20U)#defineI2C_CR1_SMBHEN_Msk(0x1UL<<I2C_CR1_SMBHEN_Pos)#defineI2C_CR1_SMBHENI2C_CR1_SMBHEN_Msk#defineI2C_CR1_SMBDEN_Pos(21U)#defineI2C_CR1_SMBDEN_Msk(0x1UL<<I2C_CR1_SMBDEN_Pos)#defineI2C_CR1_SMBDENI2C_CR1_SMBDEN_Msk#defineI2C_CR1_ALERTEN_Pos(22U)#defineI2C_CR1_ALERTEN_Msk(0x1UL<<I2C_CR1_ALERTEN_Pos)#defineI2C_CR1_ALERTENI2C_CR1_ALERTEN_Msk#defineI2C_CR1_PECEN_Pos(23U)#defineI2C_CR1_PECEN_Msk(0x1UL<<I2C_CR1_PECEN_Pos)#defineI2C_CR1_PECENI2C_CR1_PECEN_Msk#defineI2C_CR2_SADD_Pos(0U)#defineI2C_CR2_SADD_Msk(0x3FFUL<<I2C_CR2_SADD_Pos)#defineI2C_CR2_SADDI2C_CR2_SADD_Msk#defineI2C_CR2_RD_WRN_Pos(10U)#defineI2C_CR2_RD_WRN_Msk(0x1UL<<I2C_CR2_RD_WRN_Pos)#defineI2C_CR2_RD_WRNI2C_CR2_RD_WRN_Msk#defineI2C_CR2_ADD10_Pos(11U)#defineI2C_CR2_ADD10_Msk(0x1UL<<I2C_CR2_ADD10_Pos)#defineI2C_CR2_ADD10I2C_CR2_ADD10_Msk#defineI2C_CR2_HEAD10R_Pos(12U)#defineI2C_CR2_HEAD10R_Msk(0x1UL<<I2C_CR2_HEAD10R_Pos)#defineI2C_CR2_HEAD10RI2C_CR2_HEAD10R_Msk#defineI2C_CR2_START_Pos(13U)#defineI2C_CR2_START_Msk(0x1UL<<I2C_CR2_START_Pos)#defineI2C_CR2_STARTI2C_CR2_START_Msk#defineI2C_CR2_STOP_Pos(14U)#defineI2C_CR2_STOP_Msk(0x1UL<<I2C_CR2_STOP_Pos)#defineI2C_CR2_STOPI2C_CR2_STOP_Msk#defineI2C_CR2_NACK_Pos(15U)#defineI2C_CR2_NACK_Msk(0x1UL<<I2C_CR2_NACK_Pos)#defineI2C_CR2_NACKI2C_CR2_NACK_Msk#defineI2C_CR2_NBYTES_Pos(16U)#defineI2C_CR2_NBYTES_Msk(0xFFUL<<I2C_CR2_NBYTES_Pos)#defineI2C_CR2_NBYTESI2C_CR2_NBYTES_Msk#defineI2C_CR2_RELOAD_Pos(24U)#defineI2C_CR2_RELOAD_Msk(0x1UL<<I2C_CR2_RELOAD_Pos)#defineI2C_CR2_RELOADI2C_CR2_RELOAD_Msk#defineI2C_CR2_AUTOEND_Pos(25U)#defineI2C_CR2_AUTOEND_Msk(0x1UL<<I2C_CR2_AUTOEND_Pos)#defineI2C_CR2_AUTOENDI2C_CR2_AUTOEND_Msk#defineI2C_CR2_PECBYTE_Pos(26U)#defineI2C_CR2_PECBYTE_Msk(0x1UL<<I2C_CR2_PECBYTE_Pos)#defineI2C_CR2_PECBYTEI2C_CR2_PECBYTE_Msk#defineI2C_OAR1_OA1_Pos(0U)#defineI2C_OAR1_OA1_Msk(0x3FFUL<<I2C_OAR1_OA1_Pos)#defineI2C_OAR1_OA1I2C_OAR1_OA1_Msk#defineI2C_OAR1_OA1MODE_Pos(10U)#defineI2C_OAR1_OA1MODE_Msk(0x1UL<<I2C_OAR1_OA1MODE_Pos)#defineI2C_OAR1_OA1MODEI2C_OAR1_OA1MODE_Msk#defineI2C_OAR1_OA1EN_Pos(15U)#defineI2C_OAR1_OA1EN_Msk(0x1UL<<I2C_OAR1_OA1EN_Pos)#defineI2C_OAR1_OA1ENI2C_OAR1_OA1EN_Msk#defineI2C_OAR2_OA2_Pos(1U)#defineI2C_OAR2_OA2_Msk(0x7FUL<<I2C_OAR2_OA2_Pos)#defineI2C_OAR2_OA2I2C_OAR2_OA2_Msk#defineI2C_OAR2_OA2MSK_Pos(8U)#defineI2C_OAR2_OA2MSK_Msk(0x7UL<<I2C_OAR2_OA2MSK_Pos)#defineI2C_OAR2_OA2MSKI2C_OAR2_OA2MSK_Msk#defineI2C_OAR2_OA2NOMASK(0x00000000UL)#defineI2C_OAR2_OA2MASK01_Pos(8U)#defineI2C_OAR2_OA2MASK01_Msk(0x1UL<<I2C_OAR2_OA2MASK01_Pos)#defineI2C_OAR2_OA2MASK01I2C_OAR2_OA2MASK01_Msk#defineI2C_OAR2_OA2MASK02_Pos(9U)#defineI2C_OAR2_OA2MASK02_Msk(0x1UL<<I2C_OAR2_OA2MASK02_Pos)#defineI2C_OAR2_OA2MASK02I2C_OAR2_OA2MASK02_Msk#defineI2C_OAR2_OA2MASK03_Pos(8U)#defineI2C_OAR2_OA2MASK03_Msk(0x3UL<<I2C_OAR2_OA2MASK03_Pos)#defineI2C_OAR2_OA2MASK03I2C_OAR2_OA2MASK03_Msk#defineI2C_OAR2_OA2MASK04_Pos(10U)#defineI2C_OAR2_OA2MASK04_Msk(0x1UL<<I2C_OAR2_OA2MASK04_Pos)#defineI2C_OAR2_OA2MASK04I2C_OAR2_OA2MASK04_Msk#defineI2C_OAR2_OA2MASK05_Pos(8U)#defineI2C_OAR2_OA2MASK05_Msk(0x5UL<<I2C_OAR2_OA2MASK05_Pos)#defineI2C_OAR2_OA2MASK05I2C_OAR2_OA2MASK05_Msk#defineI2C_OAR2_OA2MASK06_Pos(9U)#defineI2C_OAR2_OA2MASK06_Msk(0x3UL<<I2C_OAR2_OA2MASK06_Pos)#defineI2C_OAR2_OA2MASK06I2C_OAR2_OA2MASK06_Msk#defineI2C_OAR2_OA2MASK07_Pos(8U)#defineI2C_OAR2_OA2MASK07_Msk(0x7UL<<I2C_OAR2_OA2MASK07_Pos)#defineI2C_OAR2_OA2MASK07I2C_OAR2_OA2MASK07_Msk#defineI2C_OAR2_OA2EN_Pos(15U)#defineI2C_OAR2_OA2EN_Msk(0x1UL<<I2C_OAR2_OA2EN_Pos)#defineI2C_OAR2_OA2ENI2C_OAR2_OA2EN_Msk#defineI2C_TIMINGR_SCLL_Pos(0U)#defineI2C_TIMINGR_SCLL_Msk(0xFFUL<<I2C_TIMINGR_SCLL_Pos)#defineI2C_TIMINGR_SCLLI2C_TIMINGR_SCLL_Msk#defineI2C_TIMINGR_SCLH_Pos(8U)#defineI2C_TIMINGR_SCLH_Msk(0xFFUL<<I2C_TIMINGR_SCLH_Pos)#defineI2C_TIMINGR_SCLHI2C_TIMINGR_SCLH_Msk#defineI2C_TIMINGR_SDADEL_Pos(16U)#defineI2C_TIMINGR_SDADEL_Msk(0xFUL<<I2C_TIMINGR_SDADEL_Pos)#defineI2C_TIMINGR_SDADELI2C_TIMINGR_SDADEL_Msk#defineI2C_TIMINGR_SCLDEL_Pos(20U)#defineI2C_TIMINGR_SCLDEL_Msk(0xFUL<<I2C_TIMINGR_SCLDEL_Pos)#defineI2C_TIMINGR_SCLDELI2C_TIMINGR_SCLDEL_Msk#defineI2C_TIMINGR_PRESC_Pos(28U)#defineI2C_TIMINGR_PRESC_Msk(0xFUL<<I2C_TIMINGR_PRESC_Pos)#defineI2C_TIMINGR_PRESCI2C_TIMINGR_PRESC_Msk#defineI2C_TIMEOUTR_TIMEOUTA_Pos(0U)#defineI2C_TIMEOUTR_TIMEOUTA_Msk(0xFFFUL<<I2C_TIMEOUTR_TIMEOUTA_Pos)#defineI2C_TIMEOUTR_TIMEOUTAI2C_TIMEOUTR_TIMEOUTA_Msk#defineI2C_TIMEOUTR_TIDLE_Pos(12U)#defineI2C_TIMEOUTR_TIDLE_Msk(0x1UL<<I2C_TIMEOUTR_TIDLE_Pos)#defineI2C_TIMEOUTR_TIDLEI2C_TIMEOUTR_TIDLE_Msk#defineI2C_TIMEOUTR_TIMOUTEN_Pos(15U)#defineI2C_TIMEOUTR_TIMOUTEN_Msk(0x1UL<<I2C_TIMEOUTR_TIMOUTEN_Pos)#defineI2C_TIMEOUTR_TIMOUTENI2C_TIMEOUTR_TIMOUTEN_Msk#defineI2C_TIMEOUTR_TIMEOUTB_Pos(16U)#defineI2C_TIMEOUTR_TIMEOUTB_Msk(0xFFFUL<<I2C_TIMEOUTR_TIMEOUTB_Pos)#defineI2C_TIMEOUTR_TIMEOUTBI2C_TIMEOUTR_TIMEOUTB_Msk#defineI2C_TIMEOUTR_TEXTEN_Pos(31U)#defineI2C_TIMEOUTR_TEXTEN_Msk(0x1UL<<I2C_TIMEOUTR_TEXTEN_Pos)#defineI2C_TIMEOUTR_TEXTENI2C_TIMEOUTR_TEXTEN_Msk#defineI2C_ISR_TXE_Pos(0U)#defineI2C_ISR_TXE_Msk(0x1UL<<I2C_ISR_TXE_Pos)#defineI2C_ISR_TXEI2C_ISR_TXE_Msk#defineI2C_ISR_TXIS_Pos(1U)#defineI2C_ISR_TXIS_Msk(0x1UL<<I2C_ISR_TXIS_Pos)#defineI2C_ISR_TXISI2C_ISR_TXIS_Msk#defineI2C_ISR_RXNE_Pos(2U)#defineI2C_ISR_RXNE_Msk(0x1UL<<I2C_ISR_RXNE_Pos)#defineI2C_ISR_RXNEI2C_ISR_RXNE_Msk#defineI2C_ISR_ADDR_Pos(3U)#defineI2C_ISR_ADDR_Msk(0x1UL<<I2C_ISR_ADDR_Pos)#defineI2C_ISR_ADDRI2C_ISR_ADDR_Msk#defineI2C_ISR_NACKF_Pos(4U)#defineI2C_ISR_NACKF_Msk(0x1UL<<I2C_ISR_NACKF_Pos)#defineI2C_ISR_NACKFI2C_ISR_NACKF_Msk#defineI2C_ISR_STOPF_Pos(5U)#defineI2C_ISR_STOPF_Msk(0x1UL<<I2C_ISR_STOPF_Pos)#defineI2C_ISR_STOPFI2C_ISR_STOPF_Msk#defineI2C_ISR_TC_Pos(6U)#defineI2C_ISR_TC_Msk(0x1UL<<I2C_ISR_TC_Pos)#defineI2C_ISR_TCI2C_ISR_TC_Msk#defineI2C_ISR_TCR_Pos(7U)#defineI2C_ISR_TCR_Msk(0x1UL<<I2C_ISR_TCR_Pos)#defineI2C_ISR_TCRI2C_ISR_TCR_Msk#defineI2C_ISR_BERR_Pos(8U)#defineI2C_ISR_BERR_Msk(0x1UL<<I2C_ISR_BERR_Pos)#defineI2C_ISR_BERRI2C_ISR_BERR_Msk#defineI2C_ISR_ARLO_Pos(9U)#defineI2C_ISR_ARLO_Msk(0x1UL<<I2C_ISR_ARLO_Pos)#defineI2C_ISR_ARLOI2C_ISR_ARLO_Msk#defineI2C_ISR_OVR_Pos(10U)#defineI2C_ISR_OVR_Msk(0x1UL<<I2C_ISR_OVR_Pos)#defineI2C_ISR_OVRI2C_ISR_OVR_Msk#defineI2C_ISR_PECERR_Pos(11U)#defineI2C_ISR_PECERR_Msk(0x1UL<<I2C_ISR_PECERR_Pos)#defineI2C_ISR_PECERRI2C_ISR_PECERR_Msk#defineI2C_ISR_TIMEOUT_Pos(12U)#defineI2C_ISR_TIMEOUT_Msk(0x1UL<<I2C_ISR_TIMEOUT_Pos)#defineI2C_ISR_TIMEOUTI2C_ISR_TIMEOUT_Msk#defineI2C_ISR_ALERT_Pos(13U)#defineI2C_ISR_ALERT_Msk(0x1UL<<I2C_ISR_ALERT_Pos)#defineI2C_ISR_ALERTI2C_ISR_ALERT_Msk#defineI2C_ISR_BUSY_Pos(15U)#defineI2C_ISR_BUSY_Msk(0x1UL<<I2C_ISR_BUSY_Pos)#defineI2C_ISR_BUSYI2C_ISR_BUSY_Msk#defineI2C_ISR_DIR_Pos(16U)#defineI2C_ISR_DIR_Msk(0x1UL<<I2C_ISR_DIR_Pos)#defineI2C_ISR_DIRI2C_ISR_DIR_Msk#defineI2C_ISR_ADDCODE_Pos(17U)#defineI2C_ISR_ADDCODE_Msk(0x7FUL<<I2C_ISR_ADDCODE_Pos)#defineI2C_ISR_ADDCODEI2C_ISR_ADDCODE_Msk#defineI2C_ICR_ADDRCF_Pos(3U)#defineI2C_ICR_ADDRCF_Msk(0x1UL<<I2C_ICR_ADDRCF_Pos)#defineI2C_ICR_ADDRCFI2C_ICR_ADDRCF_Msk#defineI2C_ICR_NACKCF_Pos(4U)#defineI2C_ICR_NACKCF_Msk(0x1UL<<I2C_ICR_NACKCF_Pos)#defineI2C_ICR_NACKCFI2C_ICR_NACKCF_Msk#defineI2C_ICR_STOPCF_Pos(5U)#defineI2C_ICR_STOPCF_Msk(0x1UL<<I2C_ICR_STOPCF_Pos)#defineI2C_ICR_STOPCFI2C_ICR_STOPCF_Msk#defineI2C_ICR_BERRCF_Pos(8U)#defineI2C_ICR_BERRCF_Msk(0x1UL<<I2C_ICR_BERRCF_Pos)#defineI2C_ICR_BERRCFI2C_ICR_BERRCF_Msk#defineI2C_ICR_ARLOCF_Pos(9U)#defineI2C_ICR_ARLOCF_Msk(0x1UL<<I2C_ICR_ARLOCF_Pos)#defineI2C_ICR_ARLOCFI2C_ICR_ARLOCF_Msk#defineI2C_ICR_OVRCF_Pos(10U)#defineI2C_ICR_OVRCF_Msk(0x1UL<<I2C_ICR_OVRCF_Pos)#defineI2C_ICR_OVRCFI2C_ICR_OVRCF_Msk#defineI2C_ICR_PECCF_Pos(11U)#defineI2C_ICR_PECCF_Msk(0x1UL<<I2C_ICR_PECCF_Pos)#defineI2C_ICR_PECCFI2C_ICR_PECCF_Msk#defineI2C_ICR_TIMOUTCF_Pos(12U)#defineI2C_ICR_TIMOUTCF_Msk(0x1UL<<I2C_ICR_TIMOUTCF_Pos)#defineI2C_ICR_TIMOUTCFI2C_ICR_TIMOUTCF_Msk#defineI2C_ICR_ALERTCF_Pos(13U)#defineI2C_ICR_ALERTCF_Msk(0x1UL<<I2C_ICR_ALERTCF_Pos)#defineI2C_ICR_ALERTCFI2C_ICR_ALERTCF_Msk#defineI2C_PECR_PEC_Pos(0U)#defineI2C_PECR_PEC_Msk(0xFFUL<<I2C_PECR_PEC_Pos)#defineI2C_PECR_PECI2C_PECR_PEC_Msk#defineI2C_RXDR_RXDATA_Pos(0U)#defineI2C_RXDR_RXDATA_Msk(0xFFUL<<I2C_RXDR_RXDATA_Pos)#defineI2C_RXDR_RXDATAI2C_RXDR_RXDATA_Msk#defineI2C_TXDR_TXDATA_Pos(0U)#defineI2C_TXDR_TXDATA_Msk(0xFFUL<<I2C_TXDR_TXDATA_Pos)#defineI2C_TXDR_TXDATAI2C_TXDR_TXDATA_Msk#defineIWDG_KR_KEY_Pos(0U)#defineIWDG_KR_KEY_Msk(0xFFFFUL<<IWDG_KR_KEY_Pos)#defineIWDG_KR_KEYIWDG_KR_KEY_Msk#defineIWDG_PR_PR_Pos(0U)#defineIWDG_PR_PR_Msk(0x7UL<<IWDG_PR_PR_Pos)#defineIWDG_PR_PRIWDG_PR_PR_Msk#defineIWDG_PR_PR_0(0x1UL<<IWDG_PR_PR_Pos)#defineIWDG_PR_PR_1(0x2UL<<IWDG_PR_PR_Pos)#defineIWDG_PR_PR_2(0x4UL<<IWDG_PR_PR_Pos)#defineIWDG_RLR_RL_Pos(0U)#defineIWDG_RLR_RL_Msk(0xFFFUL<<IWDG_RLR_RL_Pos)#defineIWDG_RLR_RLIWDG_RLR_RL_Msk#defineIWDG_SR_PVU_Pos(0U)#defineIWDG_SR_PVU_Msk(0x1UL<<IWDG_SR_PVU_Pos)#defineIWDG_SR_PVUIWDG_SR_PVU_Msk#defineIWDG_SR_RVU_Pos(1U)#defineIWDG_SR_RVU_Msk(0x1UL<<IWDG_SR_RVU_Pos)#defineIWDG_SR_RVUIWDG_SR_RVU_Msk#defineIWDG_SR_WVU_Pos(2U)#defineIWDG_SR_WVU_Msk(0x1UL<<IWDG_SR_WVU_Pos)#defineIWDG_SR_WVUIWDG_SR_WVU_Msk#defineIWDG_WINR_WIN_Pos(0U)#defineIWDG_WINR_WIN_Msk(0xFFFUL<<IWDG_WINR_WIN_Pos)#defineIWDG_WINR_WINIWDG_WINR_WIN_Msk#defineFW_CSSA_ADD_Pos(8U)#defineFW_CSSA_ADD_Msk(0xFFFFUL<<FW_CSSA_ADD_Pos)#defineFW_CSSA_ADDFW_CSSA_ADD_Msk#defineFW_CSL_LENG_Pos(8U)#defineFW_CSL_LENG_Msk(0x3FFFUL<<FW_CSL_LENG_Pos)#defineFW_CSL_LENGFW_CSL_LENG_Msk#defineFW_NVDSSA_ADD_Pos(8U)#defineFW_NVDSSA_ADD_Msk(0xFFFFUL<<FW_NVDSSA_ADD_Pos)#defineFW_NVDSSA_ADDFW_NVDSSA_ADD_Msk#defineFW_NVDSL_LENG_Pos(8U)#defineFW_NVDSL_LENG_Msk(0x3FFFUL<<FW_NVDSL_LENG_Pos)#defineFW_NVDSL_LENGFW_NVDSL_LENG_Msk#defineFW_VDSSA_ADD_Pos(6U)#defineFW_VDSSA_ADD_Msk(0xFFFUL<<FW_VDSSA_ADD_Pos)#defineFW_VDSSA_ADDFW_VDSSA_ADD_Msk#defineFW_VDSL_LENG_Pos(6U)#defineFW_VDSL_LENG_Msk(0xFFFUL<<FW_VDSL_LENG_Pos)#defineFW_VDSL_LENGFW_VDSL_LENG_Msk#defineFW_CR_FPA_Pos(0U)#defineFW_CR_FPA_Msk(0x1UL<<FW_CR_FPA_Pos)#defineFW_CR_FPAFW_CR_FPA_Msk#defineFW_CR_VDS_Pos(1U)#defineFW_CR_VDS_Msk(0x1UL<<FW_CR_VDS_Pos)#defineFW_CR_VDSFW_CR_VDS_Msk#defineFW_CR_VDE_Pos(2U)#defineFW_CR_VDE_Msk(0x1UL<<FW_CR_VDE_Pos)#defineFW_CR_VDEFW_CR_VDE_Msk#definePWR_CR1_LPR_Pos(14U)#definePWR_CR1_LPR_Msk(0x1UL<<PWR_CR1_LPR_Pos)#definePWR_CR1_LPRPWR_CR1_LPR_Msk#definePWR_CR1_VOS_Pos(9U)#definePWR_CR1_VOS_Msk(0x3UL<<PWR_CR1_VOS_Pos)#definePWR_CR1_VOSPWR_CR1_VOS_Msk#definePWR_CR1_VOS_0(0x1UL<<PWR_CR1_VOS_Pos)#definePWR_CR1_VOS_1(0x2UL<<PWR_CR1_VOS_Pos)#definePWR_CR1_DBP_Pos(8U)#definePWR_CR1_DBP_Msk(0x1UL<<PWR_CR1_DBP_Pos)#definePWR_CR1_DBPPWR_CR1_DBP_Msk#definePWR_CR1_LPMS_Pos(0U)#definePWR_CR1_LPMS_Msk(0x7UL<<PWR_CR1_LPMS_Pos)#definePWR_CR1_LPMSPWR_CR1_LPMS_Msk#definePWR_CR1_LPMS_STOP0(0x00000000UL)#definePWR_CR1_LPMS_STOP1_Pos(0U)#definePWR_CR1_LPMS_STOP1_Msk(0x1UL<<PWR_CR1_LPMS_STOP1_Pos)#definePWR_CR1_LPMS_STOP1PWR_CR1_LPMS_STOP1_Msk#definePWR_CR1_LPMS_STOP2_Pos(1U)#definePWR_CR1_LPMS_STOP2_Msk(0x1UL<<PWR_CR1_LPMS_STOP2_Pos)#definePWR_CR1_LPMS_STOP2PWR_CR1_LPMS_STOP2_Msk#definePWR_CR1_LPMS_STANDBY_Pos(0U)#definePWR_CR1_LPMS_STANDBY_Msk(0x3UL<<PWR_CR1_LPMS_STANDBY_Pos)#definePWR_CR1_LPMS_STANDBYPWR_CR1_LPMS_STANDBY_Msk#definePWR_CR1_LPMS_SHUTDOWN_Pos(2U)#definePWR_CR1_LPMS_SHUTDOWN_Msk(0x1UL<<PWR_CR1_LPMS_SHUTDOWN_Pos)#definePWR_CR1_LPMS_SHUTDOWNPWR_CR1_LPMS_SHUTDOWN_Msk#definePWR_CR2_USV_Pos(10U)#definePWR_CR2_USV_Msk(0x1UL<<PWR_CR2_USV_Pos)#definePWR_CR2_USVPWR_CR2_USV_Msk#definePWR_CR2_IOSV_Pos(9U)#definePWR_CR2_IOSV_Msk(0x1UL<<PWR_CR2_IOSV_Pos)#definePWR_CR2_IOSVPWR_CR2_IOSV_Msk#definePWR_CR2_PVME_Pos(4U)#definePWR_CR2_PVME_Msk(0xFUL<<PWR_CR2_PVME_Pos)#definePWR_CR2_PVMEPWR_CR2_PVME_Msk#definePWR_CR2_PVME4_Pos(7U)#definePWR_CR2_PVME4_Msk(0x1UL<<PWR_CR2_PVME4_Pos)#definePWR_CR2_PVME4PWR_CR2_PVME4_Msk#definePWR_CR2_PVME3_Pos(6U)#definePWR_CR2_PVME3_Msk(0x1UL<<PWR_CR2_PVME3_Pos)#definePWR_CR2_PVME3PWR_CR2_PVME3_Msk#definePWR_CR2_PVME2_Pos(5U)#definePWR_CR2_PVME2_Msk(0x1UL<<PWR_CR2_PVME2_Pos)#definePWR_CR2_PVME2PWR_CR2_PVME2_Msk#definePWR_CR2_PVME1_Pos(4U)#definePWR_CR2_PVME1_Msk(0x1UL<<PWR_CR2_PVME1_Pos)#definePWR_CR2_PVME1PWR_CR2_PVME1_Msk#definePWR_CR2_PLS_Pos(1U)#definePWR_CR2_PLS_Msk(0x7UL<<PWR_CR2_PLS_Pos)#definePWR_CR2_PLSPWR_CR2_PLS_Msk#definePWR_CR2_PLS_LEV0(0x00000000UL)#definePWR_CR2_PLS_LEV1_Pos(1U)#definePWR_CR2_PLS_LEV1_Msk(0x1UL<<PWR_CR2_PLS_LEV1_Pos)#definePWR_CR2_PLS_LEV1PWR_CR2_PLS_LEV1_Msk#definePWR_CR2_PLS_LEV2_Pos(2U)#definePWR_CR2_PLS_LEV2_Msk(0x1UL<<PWR_CR2_PLS_LEV2_Pos)#definePWR_CR2_PLS_LEV2PWR_CR2_PLS_LEV2_Msk#definePWR_CR2_PLS_LEV3_Pos(1U)#definePWR_CR2_PLS_LEV3_Msk(0x3UL<<PWR_CR2_PLS_LEV3_Pos)#definePWR_CR2_PLS_LEV3PWR_CR2_PLS_LEV3_Msk#definePWR_CR2_PLS_LEV4_Pos(3U)#definePWR_CR2_PLS_LEV4_Msk(0x1UL<<PWR_CR2_PLS_LEV4_Pos)#definePWR_CR2_PLS_LEV4PWR_CR2_PLS_LEV4_Msk#definePWR_CR2_PLS_LEV5_Pos(1U)#definePWR_CR2_PLS_LEV5_Msk(0x5UL<<PWR_CR2_PLS_LEV5_Pos)#definePWR_CR2_PLS_LEV5PWR_CR2_PLS_LEV5_Msk#definePWR_CR2_PLS_LEV6_Pos(2U)#definePWR_CR2_PLS_LEV6_Msk(0x3UL<<PWR_CR2_PLS_LEV6_Pos)#definePWR_CR2_PLS_LEV6PWR_CR2_PLS_LEV6_Msk#definePWR_CR2_PLS_LEV7_Pos(1U)#definePWR_CR2_PLS_LEV7_Msk(0x7UL<<PWR_CR2_PLS_LEV7_Pos)#definePWR_CR2_PLS_LEV7PWR_CR2_PLS_LEV7_Msk#definePWR_CR2_PVDE_Pos(0U)#definePWR_CR2_PVDE_Msk(0x1UL<<PWR_CR2_PVDE_Pos)#definePWR_CR2_PVDEPWR_CR2_PVDE_Msk#definePWR_CR3_EIWUL_Pos(15U)#definePWR_CR3_EIWUL_Msk(0x1UL<<PWR_CR3_EIWUL_Pos)#definePWR_CR3_EIWULPWR_CR3_EIWUL_Msk#definePWR_CR3_APC_Pos(10U)#definePWR_CR3_APC_Msk(0x1UL<<PWR_CR3_APC_Pos)#definePWR_CR3_APCPWR_CR3_APC_Msk#definePWR_CR3_RRS_Pos(8U)#definePWR_CR3_RRS_Msk(0x1UL<<PWR_CR3_RRS_Pos)#definePWR_CR3_RRSPWR_CR3_RRS_Msk#definePWR_CR3_EWUP5_Pos(4U)#definePWR_CR3_EWUP5_Msk(0x1UL<<PWR_CR3_EWUP5_Pos)#definePWR_CR3_EWUP5PWR_CR3_EWUP5_Msk#definePWR_CR3_EWUP4_Pos(3U)#definePWR_CR3_EWUP4_Msk(0x1UL<<PWR_CR3_EWUP4_Pos)#definePWR_CR3_EWUP4PWR_CR3_EWUP4_Msk#definePWR_CR3_EWUP3_Pos(2U)#definePWR_CR3_EWUP3_Msk(0x1UL<<PWR_CR3_EWUP3_Pos)#definePWR_CR3_EWUP3PWR_CR3_EWUP3_Msk#definePWR_CR3_EWUP2_Pos(1U)#definePWR_CR3_EWUP2_Msk(0x1UL<<PWR_CR3_EWUP2_Pos)#definePWR_CR3_EWUP2PWR_CR3_EWUP2_Msk#definePWR_CR3_EWUP1_Pos(0U)#definePWR_CR3_EWUP1_Msk(0x1UL<<PWR_CR3_EWUP1_Pos)#definePWR_CR3_EWUP1PWR_CR3_EWUP1_Msk#definePWR_CR3_EWUP_Pos(0U)#definePWR_CR3_EWUP_Msk(0x1FUL<<PWR_CR3_EWUP_Pos)#definePWR_CR3_EWUPPWR_CR3_EWUP_Msk#definePWR_CR3_EIWF_PosPWR_CR3_EIWUL_Pos#definePWR_CR3_EIWF_MskPWR_CR3_EIWUL_Msk#definePWR_CR3_EIWFPWR_CR3_EIWUL#definePWR_CR4_VBRS_Pos(9U)#definePWR_CR4_VBRS_Msk(0x1UL<<PWR_CR4_VBRS_Pos)#definePWR_CR4_VBRSPWR_CR4_VBRS_Msk#definePWR_CR4_VBE_Pos(8U)#definePWR_CR4_VBE_Msk(0x1UL<<PWR_CR4_VBE_Pos)#definePWR_CR4_VBEPWR_CR4_VBE_Msk#definePWR_CR4_WP5_Pos(4U)#definePWR_CR4_WP5_Msk(0x1UL<<PWR_CR4_WP5_Pos)#definePWR_CR4_WP5PWR_CR4_WP5_Msk#definePWR_CR4_WP4_Pos(3U)#definePWR_CR4_WP4_Msk(0x1UL<<PWR_CR4_WP4_Pos)#definePWR_CR4_WP4PWR_CR4_WP4_Msk#definePWR_CR4_WP3_Pos(2U)#definePWR_CR4_WP3_Msk(0x1UL<<PWR_CR4_WP3_Pos)#definePWR_CR4_WP3PWR_CR4_WP3_Msk#definePWR_CR4_WP2_Pos(1U)#definePWR_CR4_WP2_Msk(0x1UL<<PWR_CR4_WP2_Pos)#definePWR_CR4_WP2PWR_CR4_WP2_Msk#definePWR_CR4_WP1_Pos(0U)#definePWR_CR4_WP1_Msk(0x1UL<<PWR_CR4_WP1_Pos)#definePWR_CR4_WP1PWR_CR4_WP1_Msk#definePWR_SR1_WUFI_Pos(15U)#definePWR_SR1_WUFI_Msk(0x1UL<<PWR_SR1_WUFI_Pos)#definePWR_SR1_WUFIPWR_SR1_WUFI_Msk#definePWR_SR1_SBF_Pos(8U)#definePWR_SR1_SBF_Msk(0x1UL<<PWR_SR1_SBF_Pos)#definePWR_SR1_SBFPWR_SR1_SBF_Msk#definePWR_SR1_WUF_Pos(0U)#definePWR_SR1_WUF_Msk(0x1FUL<<PWR_SR1_WUF_Pos)#definePWR_SR1_WUFPWR_SR1_WUF_Msk#definePWR_SR1_WUF5_Pos(4U)#definePWR_SR1_WUF5_Msk(0x1UL<<PWR_SR1_WUF5_Pos)#definePWR_SR1_WUF5PWR_SR1_WUF5_Msk#definePWR_SR1_WUF4_Pos(3U)#definePWR_SR1_WUF4_Msk(0x1UL<<PWR_SR1_WUF4_Pos)#definePWR_SR1_WUF4PWR_SR1_WUF4_Msk#definePWR_SR1_WUF3_Pos(2U)#definePWR_SR1_WUF3_Msk(0x1UL<<PWR_SR1_WUF3_Pos)#definePWR_SR1_WUF3PWR_SR1_WUF3_Msk#definePWR_SR1_WUF2_Pos(1U)#definePWR_SR1_WUF2_Msk(0x1UL<<PWR_SR1_WUF2_Pos)#definePWR_SR1_WUF2PWR_SR1_WUF2_Msk#definePWR_SR1_WUF1_Pos(0U)#definePWR_SR1_WUF1_Msk(0x1UL<<PWR_SR1_WUF1_Pos)#definePWR_SR1_WUF1PWR_SR1_WUF1_Msk#definePWR_SR2_PVMO4_Pos(15U)#definePWR_SR2_PVMO4_Msk(0x1UL<<PWR_SR2_PVMO4_Pos)#definePWR_SR2_PVMO4PWR_SR2_PVMO4_Msk#definePWR_SR2_PVMO3_Pos(14U)#definePWR_SR2_PVMO3_Msk(0x1UL<<PWR_SR2_PVMO3_Pos)#definePWR_SR2_PVMO3PWR_SR2_PVMO3_Msk#definePWR_SR2_PVMO2_Pos(13U)#definePWR_SR2_PVMO2_Msk(0x1UL<<PWR_SR2_PVMO2_Pos)#definePWR_SR2_PVMO2PWR_SR2_PVMO2_Msk#definePWR_SR2_PVMO1_Pos(12U)#definePWR_SR2_PVMO1_Msk(0x1UL<<PWR_SR2_PVMO1_Pos)#definePWR_SR2_PVMO1PWR_SR2_PVMO1_Msk#definePWR_SR2_PVDO_Pos(11U)#definePWR_SR2_PVDO_Msk(0x1UL<<PWR_SR2_PVDO_Pos)#definePWR_SR2_PVDOPWR_SR2_PVDO_Msk#definePWR_SR2_VOSF_Pos(10U)#definePWR_SR2_VOSF_Msk(0x1UL<<PWR_SR2_VOSF_Pos)#definePWR_SR2_VOSFPWR_SR2_VOSF_Msk#definePWR_SR2_REGLPF_Pos(9U)#definePWR_SR2_REGLPF_Msk(0x1UL<<PWR_SR2_REGLPF_Pos)#definePWR_SR2_REGLPFPWR_SR2_REGLPF_Msk#definePWR_SR2_REGLPS_Pos(8U)#definePWR_SR2_REGLPS_Msk(0x1UL<<PWR_SR2_REGLPS_Pos)#definePWR_SR2_REGLPSPWR_SR2_REGLPS_Msk#definePWR_SCR_CSBF_Pos(8U)#definePWR_SCR_CSBF_Msk(0x1UL<<PWR_SCR_CSBF_Pos)#definePWR_SCR_CSBFPWR_SCR_CSBF_Msk#definePWR_SCR_CWUF_Pos(0U)#definePWR_SCR_CWUF_Msk(0x1FUL<<PWR_SCR_CWUF_Pos)#definePWR_SCR_CWUFPWR_SCR_CWUF_Msk#definePWR_SCR_CWUF5_Pos(4U)#definePWR_SCR_CWUF5_Msk(0x1UL<<PWR_SCR_CWUF5_Pos)#definePWR_SCR_CWUF5PWR_SCR_CWUF5_Msk#definePWR_SCR_CWUF4_Pos(3U)#definePWR_SCR_CWUF4_Msk(0x1UL<<PWR_SCR_CWUF4_Pos)#definePWR_SCR_CWUF4PWR_SCR_CWUF4_Msk#definePWR_SCR_CWUF3_Pos(2U)#definePWR_SCR_CWUF3_Msk(0x1UL<<PWR_SCR_CWUF3_Pos)#definePWR_SCR_CWUF3PWR_SCR_CWUF3_Msk#definePWR_SCR_CWUF2_Pos(1U)#definePWR_SCR_CWUF2_Msk(0x1UL<<PWR_SCR_CWUF2_Pos)#definePWR_SCR_CWUF2PWR_SCR_CWUF2_Msk#definePWR_SCR_CWUF1_Pos(0U)#definePWR_SCR_CWUF1_Msk(0x1UL<<PWR_SCR_CWUF1_Pos)#definePWR_SCR_CWUF1PWR_SCR_CWUF1_Msk#definePWR_PUCRA_PA15_Pos(15U)#definePWR_PUCRA_PA15_Msk(0x1UL<<PWR_PUCRA_PA15_Pos)#definePWR_PUCRA_PA15PWR_PUCRA_PA15_Msk#definePWR_PUCRA_PA13_Pos(13U)#definePWR_PUCRA_PA13_Msk(0x1UL<<PWR_PUCRA_PA13_Pos)#definePWR_PUCRA_PA13PWR_PUCRA_PA13_Msk#definePWR_PUCRA_PA12_Pos(12U)#definePWR_PUCRA_PA12_Msk(0x1UL<<PWR_PUCRA_PA12_Pos)#definePWR_PUCRA_PA12PWR_PUCRA_PA12_Msk#definePWR_PUCRA_PA11_Pos(11U)#definePWR_PUCRA_PA11_Msk(0x1UL<<PWR_PUCRA_PA11_Pos)#definePWR_PUCRA_PA11PWR_PUCRA_PA11_Msk#definePWR_PUCRA_PA10_Pos(10U)#definePWR_PUCRA_PA10_Msk(0x1UL<<PWR_PUCRA_PA10_Pos)#definePWR_PUCRA_PA10PWR_PUCRA_PA10_Msk#definePWR_PUCRA_PA9_Pos(9U)#definePWR_PUCRA_PA9_Msk(0x1UL<<PWR_PUCRA_PA9_Pos)#definePWR_PUCRA_PA9PWR_PUCRA_PA9_Msk#definePWR_PUCRA_PA8_Pos(8U)#definePWR_PUCRA_PA8_Msk(0x1UL<<PWR_PUCRA_PA8_Pos)#definePWR_PUCRA_PA8PWR_PUCRA_PA8_Msk#definePWR_PUCRA_PA7_Pos(7U)#definePWR_PUCRA_PA7_Msk(0x1UL<<PWR_PUCRA_PA7_Pos)#definePWR_PUCRA_PA7PWR_PUCRA_PA7_Msk#definePWR_PUCRA_PA6_Pos(6U)#definePWR_PUCRA_PA6_Msk(0x1UL<<PWR_PUCRA_PA6_Pos)#definePWR_PUCRA_PA6PWR_PUCRA_PA6_Msk#definePWR_PUCRA_PA5_Pos(5U)#definePWR_PUCRA_PA5_Msk(0x1UL<<PWR_PUCRA_PA5_Pos)#definePWR_PUCRA_PA5PWR_PUCRA_PA5_Msk#definePWR_PUCRA_PA4_Pos(4U)#definePWR_PUCRA_PA4_Msk(0x1UL<<PWR_PUCRA_PA4_Pos)#definePWR_PUCRA_PA4PWR_PUCRA_PA4_Msk#definePWR_PUCRA_PA3_Pos(3U)#definePWR_PUCRA_PA3_Msk(0x1UL<<PWR_PUCRA_PA3_Pos)#definePWR_PUCRA_PA3PWR_PUCRA_PA3_Msk#definePWR_PUCRA_PA2_Pos(2U)#definePWR_PUCRA_PA2_Msk(0x1UL<<PWR_PUCRA_PA2_Pos)#definePWR_PUCRA_PA2PWR_PUCRA_PA2_Msk#definePWR_PUCRA_PA1_Pos(1U)#definePWR_PUCRA_PA1_Msk(0x1UL<<PWR_PUCRA_PA1_Pos)#definePWR_PUCRA_PA1PWR_PUCRA_PA1_Msk#definePWR_PUCRA_PA0_Pos(0U)#definePWR_PUCRA_PA0_Msk(0x1UL<<PWR_PUCRA_PA0_Pos)#definePWR_PUCRA_PA0PWR_PUCRA_PA0_Msk#definePWR_PDCRA_PA14_Pos(14U)#definePWR_PDCRA_PA14_Msk(0x1UL<<PWR_PDCRA_PA14_Pos)#definePWR_PDCRA_PA14PWR_PDCRA_PA14_Msk#definePWR_PDCRA_PA12_Pos(12U)#definePWR_PDCRA_PA12_Msk(0x1UL<<PWR_PDCRA_PA12_Pos)#definePWR_PDCRA_PA12PWR_PDCRA_PA12_Msk#definePWR_PDCRA_PA11_Pos(11U)#definePWR_PDCRA_PA11_Msk(0x1UL<<PWR_PDCRA_PA11_Pos)#definePWR_PDCRA_PA11PWR_PDCRA_PA11_Msk#definePWR_PDCRA_PA10_Pos(10U)#definePWR_PDCRA_PA10_Msk(0x1UL<<PWR_PDCRA_PA10_Pos)#definePWR_PDCRA_PA10PWR_PDCRA_PA10_Msk#definePWR_PDCRA_PA9_Pos(9U)#definePWR_PDCRA_PA9_Msk(0x1UL<<PWR_PDCRA_PA9_Pos)#definePWR_PDCRA_PA9PWR_PDCRA_PA9_Msk#definePWR_PDCRA_PA8_Pos(8U)#definePWR_PDCRA_PA8_Msk(0x1UL<<PWR_PDCRA_PA8_Pos)#definePWR_PDCRA_PA8PWR_PDCRA_PA8_Msk#definePWR_PDCRA_PA7_Pos(7U)#definePWR_PDCRA_PA7_Msk(0x1UL<<PWR_PDCRA_PA7_Pos)#definePWR_PDCRA_PA7PWR_PDCRA_PA7_Msk#definePWR_PDCRA_PA6_Pos(6U)#definePWR_PDCRA_PA6_Msk(0x1UL<<PWR_PDCRA_PA6_Pos)#definePWR_PDCRA_PA6PWR_PDCRA_PA6_Msk#definePWR_PDCRA_PA5_Pos(5U)#definePWR_PDCRA_PA5_Msk(0x1UL<<PWR_PDCRA_PA5_Pos)#definePWR_PDCRA_PA5PWR_PDCRA_PA5_Msk#definePWR_PDCRA_PA4_Pos(4U)#definePWR_PDCRA_PA4_Msk(0x1UL<<PWR_PDCRA_PA4_Pos)#definePWR_PDCRA_PA4PWR_PDCRA_PA4_Msk#definePWR_PDCRA_PA3_Pos(3U)#definePWR_PDCRA_PA3_Msk(0x1UL<<PWR_PDCRA_PA3_Pos)#definePWR_PDCRA_PA3PWR_PDCRA_PA3_Msk#definePWR_PDCRA_PA2_Pos(2U)#definePWR_PDCRA_PA2_Msk(0x1UL<<PWR_PDCRA_PA2_Pos)#definePWR_PDCRA_PA2PWR_PDCRA_PA2_Msk#definePWR_PDCRA_PA1_Pos(1U)#definePWR_PDCRA_PA1_Msk(0x1UL<<PWR_PDCRA_PA1_Pos)#definePWR_PDCRA_PA1PWR_PDCRA_PA1_Msk#definePWR_PDCRA_PA0_Pos(0U)#definePWR_PDCRA_PA0_Msk(0x1UL<<PWR_PDCRA_PA0_Pos)#definePWR_PDCRA_PA0PWR_PDCRA_PA0_Msk#definePWR_PUCRB_PB15_Pos(15U)#definePWR_PUCRB_PB15_Msk(0x1UL<<PWR_PUCRB_PB15_Pos)#definePWR_PUCRB_PB15PWR_PUCRB_PB15_Msk#definePWR_PUCRB_PB14_Pos(14U)#definePWR_PUCRB_PB14_Msk(0x1UL<<PWR_PUCRB_PB14_Pos)#definePWR_PUCRB_PB14PWR_PUCRB_PB14_Msk#definePWR_PUCRB_PB13_Pos(13U)#definePWR_PUCRB_PB13_Msk(0x1UL<<PWR_PUCRB_PB13_Pos)#definePWR_PUCRB_PB13PWR_PUCRB_PB13_Msk#definePWR_PUCRB_PB12_Pos(12U)#definePWR_PUCRB_PB12_Msk(0x1UL<<PWR_PUCRB_PB12_Pos)#definePWR_PUCRB_PB12PWR_PUCRB_PB12_Msk#definePWR_PUCRB_PB11_Pos(11U)#definePWR_PUCRB_PB11_Msk(0x1UL<<PWR_PUCRB_PB11_Pos)#definePWR_PUCRB_PB11PWR_PUCRB_PB11_Msk#definePWR_PUCRB_PB10_Pos(10U)#definePWR_PUCRB_PB10_Msk(0x1UL<<PWR_PUCRB_PB10_Pos)#definePWR_PUCRB_PB10PWR_PUCRB_PB10_Msk#definePWR_PUCRB_PB9_Pos(9U)#definePWR_PUCRB_PB9_Msk(0x1UL<<PWR_PUCRB_PB9_Pos)#definePWR_PUCRB_PB9PWR_PUCRB_PB9_Msk#definePWR_PUCRB_PB8_Pos(8U)#definePWR_PUCRB_PB8_Msk(0x1UL<<PWR_PUCRB_PB8_Pos)#definePWR_PUCRB_PB8PWR_PUCRB_PB8_Msk#definePWR_PUCRB_PB7_Pos(7U)#definePWR_PUCRB_PB7_Msk(0x1UL<<PWR_PUCRB_PB7_Pos)#definePWR_PUCRB_PB7PWR_PUCRB_PB7_Msk#definePWR_PUCRB_PB6_Pos(6U)#definePWR_PUCRB_PB6_Msk(0x1UL<<PWR_PUCRB_PB6_Pos)#definePWR_PUCRB_PB6PWR_PUCRB_PB6_Msk#definePWR_PUCRB_PB5_Pos(5U)#definePWR_PUCRB_PB5_Msk(0x1UL<<PWR_PUCRB_PB5_Pos)#definePWR_PUCRB_PB5PWR_PUCRB_PB5_Msk#definePWR_PUCRB_PB4_Pos(4U)#definePWR_PUCRB_PB4_Msk(0x1UL<<PWR_PUCRB_PB4_Pos)#definePWR_PUCRB_PB4PWR_PUCRB_PB4_Msk#definePWR_PUCRB_PB3_Pos(3U)#definePWR_PUCRB_PB3_Msk(0x1UL<<PWR_PUCRB_PB3_Pos)#definePWR_PUCRB_PB3PWR_PUCRB_PB3_Msk#definePWR_PUCRB_PB2_Pos(2U)#definePWR_PUCRB_PB2_Msk(0x1UL<<PWR_PUCRB_PB2_Pos)#definePWR_PUCRB_PB2PWR_PUCRB_PB2_Msk#definePWR_PUCRB_PB1_Pos(1U)#definePWR_PUCRB_PB1_Msk(0x1UL<<PWR_PUCRB_PB1_Pos)#definePWR_PUCRB_PB1PWR_PUCRB_PB1_Msk#definePWR_PUCRB_PB0_Pos(0U)#definePWR_PUCRB_PB0_Msk(0x1UL<<PWR_PUCRB_PB0_Pos)#definePWR_PUCRB_PB0PWR_PUCRB_PB0_Msk#definePWR_PDCRB_PB15_Pos(15U)#definePWR_PDCRB_PB15_Msk(0x1UL<<PWR_PDCRB_PB15_Pos)#definePWR_PDCRB_PB15PWR_PDCRB_PB15_Msk#definePWR_PDCRB_PB14_Pos(14U)#definePWR_PDCRB_PB14_Msk(0x1UL<<PWR_PDCRB_PB14_Pos)#definePWR_PDCRB_PB14PWR_PDCRB_PB14_Msk#definePWR_PDCRB_PB13_Pos(13U)#definePWR_PDCRB_PB13_Msk(0x1UL<<PWR_PDCRB_PB13_Pos)#definePWR_PDCRB_PB13PWR_PDCRB_PB13_Msk#definePWR_PDCRB_PB12_Pos(12U)#definePWR_PDCRB_PB12_Msk(0x1UL<<PWR_PDCRB_PB12_Pos)#definePWR_PDCRB_PB12PWR_PDCRB_PB12_Msk#definePWR_PDCRB_PB11_Pos(11U)#definePWR_PDCRB_PB11_Msk(0x1UL<<PWR_PDCRB_PB11_Pos)#definePWR_PDCRB_PB11PWR_PDCRB_PB11_Msk#definePWR_PDCRB_PB10_Pos(10U)#definePWR_PDCRB_PB10_Msk(0x1UL<<PWR_PDCRB_PB10_Pos)#definePWR_PDCRB_PB10PWR_PDCRB_PB10_Msk#definePWR_PDCRB_PB9_Pos(9U)#definePWR_PDCRB_PB9_Msk(0x1UL<<PWR_PDCRB_PB9_Pos)#definePWR_PDCRB_PB9PWR_PDCRB_PB9_Msk#definePWR_PDCRB_PB8_Pos(8U)#definePWR_PDCRB_PB8_Msk(0x1UL<<PWR_PDCRB_PB8_Pos)#definePWR_PDCRB_PB8PWR_PDCRB_PB8_Msk#definePWR_PDCRB_PB7_Pos(7U)#definePWR_PDCRB_PB7_Msk(0x1UL<<PWR_PDCRB_PB7_Pos)#definePWR_PDCRB_PB7PWR_PDCRB_PB7_Msk#definePWR_PDCRB_PB6_Pos(6U)#definePWR_PDCRB_PB6_Msk(0x1UL<<PWR_PDCRB_PB6_Pos)#definePWR_PDCRB_PB6PWR_PDCRB_PB6_Msk#definePWR_PDCRB_PB5_Pos(5U)#definePWR_PDCRB_PB5_Msk(0x1UL<<PWR_PDCRB_PB5_Pos)#definePWR_PDCRB_PB5PWR_PDCRB_PB5_Msk#definePWR_PDCRB_PB3_Pos(3U)#definePWR_PDCRB_PB3_Msk(0x1UL<<PWR_PDCRB_PB3_Pos)#definePWR_PDCRB_PB3PWR_PDCRB_PB3_Msk#definePWR_PDCRB_PB2_Pos(2U)#definePWR_PDCRB_PB2_Msk(0x1UL<<PWR_PDCRB_PB2_Pos)#definePWR_PDCRB_PB2PWR_PDCRB_PB2_Msk#definePWR_PDCRB_PB1_Pos(1U)#definePWR_PDCRB_PB1_Msk(0x1UL<<PWR_PDCRB_PB1_Pos)#definePWR_PDCRB_PB1PWR_PDCRB_PB1_Msk#definePWR_PDCRB_PB0_Pos(0U)#definePWR_PDCRB_PB0_Msk(0x1UL<<PWR_PDCRB_PB0_Pos)#definePWR_PDCRB_PB0PWR_PDCRB_PB0_Msk#definePWR_PUCRC_PC15_Pos(15U)#definePWR_PUCRC_PC15_Msk(0x1UL<<PWR_PUCRC_PC15_Pos)#definePWR_PUCRC_PC15PWR_PUCRC_PC15_Msk#definePWR_PUCRC_PC14_Pos(14U)#definePWR_PUCRC_PC14_Msk(0x1UL<<PWR_PUCRC_PC14_Pos)#definePWR_PUCRC_PC14PWR_PUCRC_PC14_Msk#definePWR_PUCRC_PC13_Pos(13U)#definePWR_PUCRC_PC13_Msk(0x1UL<<PWR_PUCRC_PC13_Pos)#definePWR_PUCRC_PC13PWR_PUCRC_PC13_Msk#definePWR_PUCRC_PC12_Pos(12U)#definePWR_PUCRC_PC12_Msk(0x1UL<<PWR_PUCRC_PC12_Pos)#definePWR_PUCRC_PC12PWR_PUCRC_PC12_Msk#definePWR_PUCRC_PC11_Pos(11U)#definePWR_PUCRC_PC11_Msk(0x1UL<<PWR_PUCRC_PC11_Pos)#definePWR_PUCRC_PC11PWR_PUCRC_PC11_Msk#definePWR_PUCRC_PC10_Pos(10U)#definePWR_PUCRC_PC10_Msk(0x1UL<<PWR_PUCRC_PC10_Pos)#definePWR_PUCRC_PC10PWR_PUCRC_PC10_Msk#definePWR_PUCRC_PC9_Pos(9U)#definePWR_PUCRC_PC9_Msk(0x1UL<<PWR_PUCRC_PC9_Pos)#definePWR_PUCRC_PC9PWR_PUCRC_PC9_Msk#definePWR_PUCRC_PC8_Pos(8U)#definePWR_PUCRC_PC8_Msk(0x1UL<<PWR_PUCRC_PC8_Pos)#definePWR_PUCRC_PC8PWR_PUCRC_PC8_Msk#definePWR_PUCRC_PC7_Pos(7U)#definePWR_PUCRC_PC7_Msk(0x1UL<<PWR_PUCRC_PC7_Pos)#definePWR_PUCRC_PC7PWR_PUCRC_PC7_Msk#definePWR_PUCRC_PC6_Pos(6U)#definePWR_PUCRC_PC6_Msk(0x1UL<<PWR_PUCRC_PC6_Pos)#definePWR_PUCRC_PC6PWR_PUCRC_PC6_Msk#definePWR_PUCRC_PC5_Pos(5U)#definePWR_PUCRC_PC5_Msk(0x1UL<<PWR_PUCRC_PC5_Pos)#definePWR_PUCRC_PC5PWR_PUCRC_PC5_Msk#definePWR_PUCRC_PC4_Pos(4U)#definePWR_PUCRC_PC4_Msk(0x1UL<<PWR_PUCRC_PC4_Pos)#definePWR_PUCRC_PC4PWR_PUCRC_PC4_Msk#definePWR_PUCRC_PC3_Pos(3U)#definePWR_PUCRC_PC3_Msk(0x1UL<<PWR_PUCRC_PC3_Pos)#definePWR_PUCRC_PC3PWR_PUCRC_PC3_Msk#definePWR_PUCRC_PC2_Pos(2U)#definePWR_PUCRC_PC2_Msk(0x1UL<<PWR_PUCRC_PC2_Pos)#definePWR_PUCRC_PC2PWR_PUCRC_PC2_Msk#definePWR_PUCRC_PC1_Pos(1U)#definePWR_PUCRC_PC1_Msk(0x1UL<<PWR_PUCRC_PC1_Pos)#definePWR_PUCRC_PC1PWR_PUCRC_PC1_Msk#definePWR_PUCRC_PC0_Pos(0U)#definePWR_PUCRC_PC0_Msk(0x1UL<<PWR_PUCRC_PC0_Pos)#definePWR_PUCRC_PC0PWR_PUCRC_PC0_Msk#definePWR_PDCRC_PC15_Pos(15U)#definePWR_PDCRC_PC15_Msk(0x1UL<<PWR_PDCRC_PC15_Pos)#definePWR_PDCRC_PC15PWR_PDCRC_PC15_Msk#definePWR_PDCRC_PC14_Pos(14U)#definePWR_PDCRC_PC14_Msk(0x1UL<<PWR_PDCRC_PC14_Pos)#definePWR_PDCRC_PC14PWR_PDCRC_PC14_Msk#definePWR_PDCRC_PC13_Pos(13U)#definePWR_PDCRC_PC13_Msk(0x1UL<<PWR_PDCRC_PC13_Pos)#definePWR_PDCRC_PC13PWR_PDCRC_PC13_Msk#definePWR_PDCRC_PC12_Pos(12U)#definePWR_PDCRC_PC12_Msk(0x1UL<<PWR_PDCRC_PC12_Pos)#definePWR_PDCRC_PC12PWR_PDCRC_PC12_Msk#definePWR_PDCRC_PC11_Pos(11U)#definePWR_PDCRC_PC11_Msk(0x1UL<<PWR_PDCRC_PC11_Pos)#definePWR_PDCRC_PC11PWR_PDCRC_PC11_Msk#definePWR_PDCRC_PC10_Pos(10U)#definePWR_PDCRC_PC10_Msk(0x1UL<<PWR_PDCRC_PC10_Pos)#definePWR_PDCRC_PC10PWR_PDCRC_PC10_Msk#definePWR_PDCRC_PC9_Pos(9U)#definePWR_PDCRC_PC9_Msk(0x1UL<<PWR_PDCRC_PC9_Pos)#definePWR_PDCRC_PC9PWR_PDCRC_PC9_Msk#definePWR_PDCRC_PC8_Pos(8U)#definePWR_PDCRC_PC8_Msk(0x1UL<<PWR_PDCRC_PC8_Pos)#definePWR_PDCRC_PC8PWR_PDCRC_PC8_Msk#definePWR_PDCRC_PC7_Pos(7U)#definePWR_PDCRC_PC7_Msk(0x1UL<<PWR_PDCRC_PC7_Pos)#definePWR_PDCRC_PC7PWR_PDCRC_PC7_Msk#definePWR_PDCRC_PC6_Pos(6U)#definePWR_PDCRC_PC6_Msk(0x1UL<<PWR_PDCRC_PC6_Pos)#definePWR_PDCRC_PC6PWR_PDCRC_PC6_Msk#definePWR_PDCRC_PC5_Pos(5U)#definePWR_PDCRC_PC5_Msk(0x1UL<<PWR_PDCRC_PC5_Pos)#definePWR_PDCRC_PC5PWR_PDCRC_PC5_Msk#definePWR_PDCRC_PC4_Pos(4U)#definePWR_PDCRC_PC4_Msk(0x1UL<<PWR_PDCRC_PC4_Pos)#definePWR_PDCRC_PC4PWR_PDCRC_PC4_Msk#definePWR_PDCRC_PC3_Pos(3U)#definePWR_PDCRC_PC3_Msk(0x1UL<<PWR_PDCRC_PC3_Pos)#definePWR_PDCRC_PC3PWR_PDCRC_PC3_Msk#definePWR_PDCRC_PC2_Pos(2U)#definePWR_PDCRC_PC2_Msk(0x1UL<<PWR_PDCRC_PC2_Pos)#definePWR_PDCRC_PC2PWR_PDCRC_PC2_Msk#definePWR_PDCRC_PC1_Pos(1U)#definePWR_PDCRC_PC1_Msk(0x1UL<<PWR_PDCRC_PC1_Pos)#definePWR_PDCRC_PC1PWR_PDCRC_PC1_Msk#definePWR_PDCRC_PC0_Pos(0U)#definePWR_PDCRC_PC0_Msk(0x1UL<<PWR_PDCRC_PC0_Pos)#definePWR_PDCRC_PC0PWR_PDCRC_PC0_Msk#definePWR_PUCRD_PD15_Pos(15U)#definePWR_PUCRD_PD15_Msk(0x1UL<<PWR_PUCRD_PD15_Pos)#definePWR_PUCRD_PD15PWR_PUCRD_PD15_Msk#definePWR_PUCRD_PD14_Pos(14U)#definePWR_PUCRD_PD14_Msk(0x1UL<<PWR_PUCRD_PD14_Pos)#definePWR_PUCRD_PD14PWR_PUCRD_PD14_Msk#definePWR_PUCRD_PD13_Pos(13U)#definePWR_PUCRD_PD13_Msk(0x1UL<<PWR_PUCRD_PD13_Pos)#definePWR_PUCRD_PD13PWR_PUCRD_PD13_Msk#definePWR_PUCRD_PD12_Pos(12U)#definePWR_PUCRD_PD12_Msk(0x1UL<<PWR_PUCRD_PD12_Pos)#definePWR_PUCRD_PD12PWR_PUCRD_PD12_Msk#definePWR_PUCRD_PD11_Pos(11U)#definePWR_PUCRD_PD11_Msk(0x1UL<<PWR_PUCRD_PD11_Pos)#definePWR_PUCRD_PD11PWR_PUCRD_PD11_Msk#definePWR_PUCRD_PD10_Pos(10U)#definePWR_PUCRD_PD10_Msk(0x1UL<<PWR_PUCRD_PD10_Pos)#definePWR_PUCRD_PD10PWR_PUCRD_PD10_Msk#definePWR_PUCRD_PD9_Pos(9U)#definePWR_PUCRD_PD9_Msk(0x1UL<<PWR_PUCRD_PD9_Pos)#definePWR_PUCRD_PD9PWR_PUCRD_PD9_Msk#definePWR_PUCRD_PD8_Pos(8U)#definePWR_PUCRD_PD8_Msk(0x1UL<<PWR_PUCRD_PD8_Pos)#definePWR_PUCRD_PD8PWR_PUCRD_PD8_Msk#definePWR_PUCRD_PD7_Pos(7U)#definePWR_PUCRD_PD7_Msk(0x1UL<<PWR_PUCRD_PD7_Pos)#definePWR_PUCRD_PD7PWR_PUCRD_PD7_Msk#definePWR_PUCRD_PD6_Pos(6U)#definePWR_PUCRD_PD6_Msk(0x1UL<<PWR_PUCRD_PD6_Pos)#definePWR_PUCRD_PD6PWR_PUCRD_PD6_Msk#definePWR_PUCRD_PD5_Pos(5U)#definePWR_PUCRD_PD5_Msk(0x1UL<<PWR_PUCRD_PD5_Pos)#definePWR_PUCRD_PD5PWR_PUCRD_PD5_Msk#definePWR_PUCRD_PD4_Pos(4U)#definePWR_PUCRD_PD4_Msk(0x1UL<<PWR_PUCRD_PD4_Pos)#definePWR_PUCRD_PD4PWR_PUCRD_PD4_Msk#definePWR_PUCRD_PD3_Pos(3U)#definePWR_PUCRD_PD3_Msk(0x1UL<<PWR_PUCRD_PD3_Pos)#definePWR_PUCRD_PD3PWR_PUCRD_PD3_Msk#definePWR_PUCRD_PD2_Pos(2U)#definePWR_PUCRD_PD2_Msk(0x1UL<<PWR_PUCRD_PD2_Pos)#definePWR_PUCRD_PD2PWR_PUCRD_PD2_Msk#definePWR_PUCRD_PD1_Pos(1U)#definePWR_PUCRD_PD1_Msk(0x1UL<<PWR_PUCRD_PD1_Pos)#definePWR_PUCRD_PD1PWR_PUCRD_PD1_Msk#definePWR_PUCRD_PD0_Pos(0U)#definePWR_PUCRD_PD0_Msk(0x1UL<<PWR_PUCRD_PD0_Pos)#definePWR_PUCRD_PD0PWR_PUCRD_PD0_Msk#definePWR_PDCRD_PD15_Pos(15U)#definePWR_PDCRD_PD15_Msk(0x1UL<<PWR_PDCRD_PD15_Pos)#definePWR_PDCRD_PD15PWR_PDCRD_PD15_Msk#definePWR_PDCRD_PD14_Pos(14U)#definePWR_PDCRD_PD14_Msk(0x1UL<<PWR_PDCRD_PD14_Pos)#definePWR_PDCRD_PD14PWR_PDCRD_PD14_Msk#definePWR_PDCRD_PD13_Pos(13U)#definePWR_PDCRD_PD13_Msk(0x1UL<<PWR_PDCRD_PD13_Pos)#definePWR_PDCRD_PD13PWR_PDCRD_PD13_Msk#definePWR_PDCRD_PD12_Pos(12U)#definePWR_PDCRD_PD12_Msk(0x1UL<<PWR_PDCRD_PD12_Pos)#definePWR_PDCRD_PD12PWR_PDCRD_PD12_Msk#definePWR_PDCRD_PD11_Pos(11U)#definePWR_PDCRD_PD11_Msk(0x1UL<<PWR_PDCRD_PD11_Pos)#definePWR_PDCRD_PD11PWR_PDCRD_PD11_Msk#definePWR_PDCRD_PD10_Pos(10U)#definePWR_PDCRD_PD10_Msk(0x1UL<<PWR_PDCRD_PD10_Pos)#definePWR_PDCRD_PD10PWR_PDCRD_PD10_Msk#definePWR_PDCRD_PD9_Pos(9U)#definePWR_PDCRD_PD9_Msk(0x1UL<<PWR_PDCRD_PD9_Pos)#definePWR_PDCRD_PD9PWR_PDCRD_PD9_Msk#definePWR_PDCRD_PD8_Pos(8U)#definePWR_PDCRD_PD8_Msk(0x1UL<<PWR_PDCRD_PD8_Pos)#definePWR_PDCRD_PD8PWR_PDCRD_PD8_Msk#definePWR_PDCRD_PD7_Pos(7U)#definePWR_PDCRD_PD7_Msk(0x1UL<<PWR_PDCRD_PD7_Pos)#definePWR_PDCRD_PD7PWR_PDCRD_PD7_Msk#definePWR_PDCRD_PD6_Pos(6U)#definePWR_PDCRD_PD6_Msk(0x1UL<<PWR_PDCRD_PD6_Pos)#definePWR_PDCRD_PD6PWR_PDCRD_PD6_Msk#definePWR_PDCRD_PD5_Pos(5U)#definePWR_PDCRD_PD5_Msk(0x1UL<<PWR_PDCRD_PD5_Pos)#definePWR_PDCRD_PD5PWR_PDCRD_PD5_Msk#definePWR_PDCRD_PD4_Pos(4U)#definePWR_PDCRD_PD4_Msk(0x1UL<<PWR_PDCRD_PD4_Pos)#definePWR_PDCRD_PD4PWR_PDCRD_PD4_Msk#definePWR_PDCRD_PD3_Pos(3U)#definePWR_PDCRD_PD3_Msk(0x1UL<<PWR_PDCRD_PD3_Pos)#definePWR_PDCRD_PD3PWR_PDCRD_PD3_Msk#definePWR_PDCRD_PD2_Pos(2U)#definePWR_PDCRD_PD2_Msk(0x1UL<<PWR_PDCRD_PD2_Pos)#definePWR_PDCRD_PD2PWR_PDCRD_PD2_Msk#definePWR_PDCRD_PD1_Pos(1U)#definePWR_PDCRD_PD1_Msk(0x1UL<<PWR_PDCRD_PD1_Pos)#definePWR_PDCRD_PD1PWR_PDCRD_PD1_Msk#definePWR_PDCRD_PD0_Pos(0U)#definePWR_PDCRD_PD0_Msk(0x1UL<<PWR_PDCRD_PD0_Pos)#definePWR_PDCRD_PD0PWR_PDCRD_PD0_Msk#definePWR_PUCRE_PE15_Pos(15U)#definePWR_PUCRE_PE15_Msk(0x1UL<<PWR_PUCRE_PE15_Pos)#definePWR_PUCRE_PE15PWR_PUCRE_PE15_Msk#definePWR_PUCRE_PE14_Pos(14U)#definePWR_PUCRE_PE14_Msk(0x1UL<<PWR_PUCRE_PE14_Pos)#definePWR_PUCRE_PE14PWR_PUCRE_PE14_Msk#definePWR_PUCRE_PE13_Pos(13U)#definePWR_PUCRE_PE13_Msk(0x1UL<<PWR_PUCRE_PE13_Pos)#definePWR_PUCRE_PE13PWR_PUCRE_PE13_Msk#definePWR_PUCRE_PE12_Pos(12U)#definePWR_PUCRE_PE12_Msk(0x1UL<<PWR_PUCRE_PE12_Pos)#definePWR_PUCRE_PE12PWR_PUCRE_PE12_Msk#definePWR_PUCRE_PE11_Pos(11U)#definePWR_PUCRE_PE11_Msk(0x1UL<<PWR_PUCRE_PE11_Pos)#definePWR_PUCRE_PE11PWR_PUCRE_PE11_Msk#definePWR_PUCRE_PE10_Pos(10U)#definePWR_PUCRE_PE10_Msk(0x1UL<<PWR_PUCRE_PE10_Pos)#definePWR_PUCRE_PE10PWR_PUCRE_PE10_Msk#definePWR_PUCRE_PE9_Pos(9U)#definePWR_PUCRE_PE9_Msk(0x1UL<<PWR_PUCRE_PE9_Pos)#definePWR_PUCRE_PE9PWR_PUCRE_PE9_Msk#definePWR_PUCRE_PE8_Pos(8U)#definePWR_PUCRE_PE8_Msk(0x1UL<<PWR_PUCRE_PE8_Pos)#definePWR_PUCRE_PE8PWR_PUCRE_PE8_Msk#definePWR_PUCRE_PE7_Pos(7U)#definePWR_PUCRE_PE7_Msk(0x1UL<<PWR_PUCRE_PE7_Pos)#definePWR_PUCRE_PE7PWR_PUCRE_PE7_Msk#definePWR_PUCRE_PE6_Pos(6U)#definePWR_PUCRE_PE6_Msk(0x1UL<<PWR_PUCRE_PE6_Pos)#definePWR_PUCRE_PE6PWR_PUCRE_PE6_Msk#definePWR_PUCRE_PE5_Pos(5U)#definePWR_PUCRE_PE5_Msk(0x1UL<<PWR_PUCRE_PE5_Pos)#definePWR_PUCRE_PE5PWR_PUCRE_PE5_Msk#definePWR_PUCRE_PE4_Pos(4U)#definePWR_PUCRE_PE4_Msk(0x1UL<<PWR_PUCRE_PE4_Pos)#definePWR_PUCRE_PE4PWR_PUCRE_PE4_Msk#definePWR_PUCRE_PE3_Pos(3U)#definePWR_PUCRE_PE3_Msk(0x1UL<<PWR_PUCRE_PE3_Pos)#definePWR_PUCRE_PE3PWR_PUCRE_PE3_Msk#definePWR_PUCRE_PE2_Pos(2U)#definePWR_PUCRE_PE2_Msk(0x1UL<<PWR_PUCRE_PE2_Pos)#definePWR_PUCRE_PE2PWR_PUCRE_PE2_Msk#definePWR_PUCRE_PE1_Pos(1U)#definePWR_PUCRE_PE1_Msk(0x1UL<<PWR_PUCRE_PE1_Pos)#definePWR_PUCRE_PE1PWR_PUCRE_PE1_Msk#definePWR_PUCRE_PE0_Pos(0U)#definePWR_PUCRE_PE0_Msk(0x1UL<<PWR_PUCRE_PE0_Pos)#definePWR_PUCRE_PE0PWR_PUCRE_PE0_Msk#definePWR_PDCRE_PE15_Pos(15U)#definePWR_PDCRE_PE15_Msk(0x1UL<<PWR_PDCRE_PE15_Pos)#definePWR_PDCRE_PE15PWR_PDCRE_PE15_Msk#definePWR_PDCRE_PE14_Pos(14U)#definePWR_PDCRE_PE14_Msk(0x1UL<<PWR_PDCRE_PE14_Pos)#definePWR_PDCRE_PE14PWR_PDCRE_PE14_Msk#definePWR_PDCRE_PE13_Pos(13U)#definePWR_PDCRE_PE13_Msk(0x1UL<<PWR_PDCRE_PE13_Pos)#definePWR_PDCRE_PE13PWR_PDCRE_PE13_Msk#definePWR_PDCRE_PE12_Pos(12U)#definePWR_PDCRE_PE12_Msk(0x1UL<<PWR_PDCRE_PE12_Pos)#definePWR_PDCRE_PE12PWR_PDCRE_PE12_Msk#definePWR_PDCRE_PE11_Pos(11U)#definePWR_PDCRE_PE11_Msk(0x1UL<<PWR_PDCRE_PE11_Pos)#definePWR_PDCRE_PE11PWR_PDCRE_PE11_Msk#definePWR_PDCRE_PE10_Pos(10U)#definePWR_PDCRE_PE10_Msk(0x1UL<<PWR_PDCRE_PE10_Pos)#definePWR_PDCRE_PE10PWR_PDCRE_PE10_Msk#definePWR_PDCRE_PE9_Pos(9U)#definePWR_PDCRE_PE9_Msk(0x1UL<<PWR_PDCRE_PE9_Pos)#definePWR_PDCRE_PE9PWR_PDCRE_PE9_Msk#definePWR_PDCRE_PE8_Pos(8U)#definePWR_PDCRE_PE8_Msk(0x1UL<<PWR_PDCRE_PE8_Pos)#definePWR_PDCRE_PE8PWR_PDCRE_PE8_Msk#definePWR_PDCRE_PE7_Pos(7U)#definePWR_PDCRE_PE7_Msk(0x1UL<<PWR_PDCRE_PE7_Pos)#definePWR_PDCRE_PE7PWR_PDCRE_PE7_Msk#definePWR_PDCRE_PE6_Pos(6U)#definePWR_PDCRE_PE6_Msk(0x1UL<<PWR_PDCRE_PE6_Pos)#definePWR_PDCRE_PE6PWR_PDCRE_PE6_Msk#definePWR_PDCRE_PE5_Pos(5U)#definePWR_PDCRE_PE5_Msk(0x1UL<<PWR_PDCRE_PE5_Pos)#definePWR_PDCRE_PE5PWR_PDCRE_PE5_Msk#definePWR_PDCRE_PE4_Pos(4U)#definePWR_PDCRE_PE4_Msk(0x1UL<<PWR_PDCRE_PE4_Pos)#definePWR_PDCRE_PE4PWR_PDCRE_PE4_Msk#definePWR_PDCRE_PE3_Pos(3U)#definePWR_PDCRE_PE3_Msk(0x1UL<<PWR_PDCRE_PE3_Pos)#definePWR_PDCRE_PE3PWR_PDCRE_PE3_Msk#definePWR_PDCRE_PE2_Pos(2U)#definePWR_PDCRE_PE2_Msk(0x1UL<<PWR_PDCRE_PE2_Pos)#definePWR_PDCRE_PE2PWR_PDCRE_PE2_Msk#definePWR_PDCRE_PE1_Pos(1U)#definePWR_PDCRE_PE1_Msk(0x1UL<<PWR_PDCRE_PE1_Pos)#definePWR_PDCRE_PE1PWR_PDCRE_PE1_Msk#definePWR_PDCRE_PE0_Pos(0U)#definePWR_PDCRE_PE0_Msk(0x1UL<<PWR_PDCRE_PE0_Pos)#definePWR_PDCRE_PE0PWR_PDCRE_PE0_Msk#definePWR_PUCRF_PF15_Pos(15U)#definePWR_PUCRF_PF15_Msk(0x1UL<<PWR_PUCRF_PF15_Pos)#definePWR_PUCRF_PF15PWR_PUCRF_PF15_Msk#definePWR_PUCRF_PF14_Pos(14U)#definePWR_PUCRF_PF14_Msk(0x1UL<<PWR_PUCRF_PF14_Pos)#definePWR_PUCRF_PF14PWR_PUCRF_PF14_Msk#definePWR_PUCRF_PF13_Pos(13U)#definePWR_PUCRF_PF13_Msk(0x1UL<<PWR_PUCRF_PF13_Pos)#definePWR_PUCRF_PF13PWR_PUCRF_PF13_Msk#definePWR_PUCRF_PF12_Pos(12U)#definePWR_PUCRF_PF12_Msk(0x1UL<<PWR_PUCRF_PF12_Pos)#definePWR_PUCRF_PF12PWR_PUCRF_PF12_Msk#definePWR_PUCRF_PF11_Pos(11U)#definePWR_PUCRF_PF11_Msk(0x1UL<<PWR_PUCRF_PF11_Pos)#definePWR_PUCRF_PF11PWR_PUCRF_PF11_Msk#definePWR_PUCRF_PF10_Pos(10U)#definePWR_PUCRF_PF10_Msk(0x1UL<<PWR_PUCRF_PF10_Pos)#definePWR_PUCRF_PF10PWR_PUCRF_PF10_Msk#definePWR_PUCRF_PF9_Pos(9U)#definePWR_PUCRF_PF9_Msk(0x1UL<<PWR_PUCRF_PF9_Pos)#definePWR_PUCRF_PF9PWR_PUCRF_PF9_Msk#definePWR_PUCRF_PF8_Pos(8U)#definePWR_PUCRF_PF8_Msk(0x1UL<<PWR_PUCRF_PF8_Pos)#definePWR_PUCRF_PF8PWR_PUCRF_PF8_Msk#definePWR_PUCRF_PF7_Pos(7U)#definePWR_PUCRF_PF7_Msk(0x1UL<<PWR_PUCRF_PF7_Pos)#definePWR_PUCRF_PF7PWR_PUCRF_PF7_Msk#definePWR_PUCRF_PF6_Pos(6U)#definePWR_PUCRF_PF6_Msk(0x1UL<<PWR_PUCRF_PF6_Pos)#definePWR_PUCRF_PF6PWR_PUCRF_PF6_Msk#definePWR_PUCRF_PF5_Pos(5U)#definePWR_PUCRF_PF5_Msk(0x1UL<<PWR_PUCRF_PF5_Pos)#definePWR_PUCRF_PF5PWR_PUCRF_PF5_Msk#definePWR_PUCRF_PF4_Pos(4U)#definePWR_PUCRF_PF4_Msk(0x1UL<<PWR_PUCRF_PF4_Pos)#definePWR_PUCRF_PF4PWR_PUCRF_PF4_Msk#definePWR_PUCRF_PF3_Pos(3U)#definePWR_PUCRF_PF3_Msk(0x1UL<<PWR_PUCRF_PF3_Pos)#definePWR_PUCRF_PF3PWR_PUCRF_PF3_Msk#definePWR_PUCRF_PF2_Pos(2U)#definePWR_PUCRF_PF2_Msk(0x1UL<<PWR_PUCRF_PF2_Pos)#definePWR_PUCRF_PF2PWR_PUCRF_PF2_Msk#definePWR_PUCRF_PF1_Pos(1U)#definePWR_PUCRF_PF1_Msk(0x1UL<<PWR_PUCRF_PF1_Pos)#definePWR_PUCRF_PF1PWR_PUCRF_PF1_Msk#definePWR_PUCRF_PF0_Pos(0U)#definePWR_PUCRF_PF0_Msk(0x1UL<<PWR_PUCRF_PF0_Pos)#definePWR_PUCRF_PF0PWR_PUCRF_PF0_Msk#definePWR_PDCRF_PF15_Pos(15U)#definePWR_PDCRF_PF15_Msk(0x1UL<<PWR_PDCRF_PF15_Pos)#definePWR_PDCRF_PF15PWR_PDCRF_PF15_Msk#definePWR_PDCRF_PF14_Pos(14U)#definePWR_PDCRF_PF14_Msk(0x1UL<<PWR_PDCRF_PF14_Pos)#definePWR_PDCRF_PF14PWR_PDCRF_PF14_Msk#definePWR_PDCRF_PF13_Pos(13U)#definePWR_PDCRF_PF13_Msk(0x1UL<<PWR_PDCRF_PF13_Pos)#definePWR_PDCRF_PF13PWR_PDCRF_PF13_Msk#definePWR_PDCRF_PF12_Pos(12U)#definePWR_PDCRF_PF12_Msk(0x1UL<<PWR_PDCRF_PF12_Pos)#definePWR_PDCRF_PF12PWR_PDCRF_PF12_Msk#definePWR_PDCRF_PF11_Pos(11U)#definePWR_PDCRF_PF11_Msk(0x1UL<<PWR_PDCRF_PF11_Pos)#definePWR_PDCRF_PF11PWR_PDCRF_PF11_Msk#definePWR_PDCRF_PF10_Pos(10U)#definePWR_PDCRF_PF10_Msk(0x1UL<<PWR_PDCRF_PF10_Pos)#definePWR_PDCRF_PF10PWR_PDCRF_PF10_Msk#definePWR_PDCRF_PF9_Pos(9U)#definePWR_PDCRF_PF9_Msk(0x1UL<<PWR_PDCRF_PF9_Pos)#definePWR_PDCRF_PF9PWR_PDCRF_PF9_Msk#definePWR_PDCRF_PF8_Pos(8U)#definePWR_PDCRF_PF8_Msk(0x1UL<<PWR_PDCRF_PF8_Pos)#definePWR_PDCRF_PF8PWR_PDCRF_PF8_Msk#definePWR_PDCRF_PF7_Pos(7U)#definePWR_PDCRF_PF7_Msk(0x1UL<<PWR_PDCRF_PF7_Pos)#definePWR_PDCRF_PF7PWR_PDCRF_PF7_Msk#definePWR_PDCRF_PF6_Pos(6U)#definePWR_PDCRF_PF6_Msk(0x1UL<<PWR_PDCRF_PF6_Pos)#definePWR_PDCRF_PF6PWR_PDCRF_PF6_Msk#definePWR_PDCRF_PF5_Pos(5U)#definePWR_PDCRF_PF5_Msk(0x1UL<<PWR_PDCRF_PF5_Pos)#definePWR_PDCRF_PF5PWR_PDCRF_PF5_Msk#definePWR_PDCRF_PF4_Pos(4U)#definePWR_PDCRF_PF4_Msk(0x1UL<<PWR_PDCRF_PF4_Pos)#definePWR_PDCRF_PF4PWR_PDCRF_PF4_Msk#definePWR_PDCRF_PF3_Pos(3U)#definePWR_PDCRF_PF3_Msk(0x1UL<<PWR_PDCRF_PF3_Pos)#definePWR_PDCRF_PF3PWR_PDCRF_PF3_Msk#definePWR_PDCRF_PF2_Pos(2U)#definePWR_PDCRF_PF2_Msk(0x1UL<<PWR_PDCRF_PF2_Pos)#definePWR_PDCRF_PF2PWR_PDCRF_PF2_Msk#definePWR_PDCRF_PF1_Pos(1U)#definePWR_PDCRF_PF1_Msk(0x1UL<<PWR_PDCRF_PF1_Pos)#definePWR_PDCRF_PF1PWR_PDCRF_PF1_Msk#definePWR_PDCRF_PF0_Pos(0U)#definePWR_PDCRF_PF0_Msk(0x1UL<<PWR_PDCRF_PF0_Pos)#definePWR_PDCRF_PF0PWR_PDCRF_PF0_Msk#definePWR_PUCRG_PG15_Pos(15U)#definePWR_PUCRG_PG15_Msk(0x1UL<<PWR_PUCRG_PG15_Pos)#definePWR_PUCRG_PG15PWR_PUCRG_PG15_Msk#definePWR_PUCRG_PG14_Pos(14U)#definePWR_PUCRG_PG14_Msk(0x1UL<<PWR_PUCRG_PG14_Pos)#definePWR_PUCRG_PG14PWR_PUCRG_PG14_Msk#definePWR_PUCRG_PG13_Pos(13U)#definePWR_PUCRG_PG13_Msk(0x1UL<<PWR_PUCRG_PG13_Pos)#definePWR_PUCRG_PG13PWR_PUCRG_PG13_Msk#definePWR_PUCRG_PG12_Pos(12U)#definePWR_PUCRG_PG12_Msk(0x1UL<<PWR_PUCRG_PG12_Pos)#definePWR_PUCRG_PG12PWR_PUCRG_PG12_Msk#definePWR_PUCRG_PG11_Pos(11U)#definePWR_PUCRG_PG11_Msk(0x1UL<<PWR_PUCRG_PG11_Pos)#definePWR_PUCRG_PG11PWR_PUCRG_PG11_Msk#definePWR_PUCRG_PG10_Pos(10U)#definePWR_PUCRG_PG10_Msk(0x1UL<<PWR_PUCRG_PG10_Pos)#definePWR_PUCRG_PG10PWR_PUCRG_PG10_Msk#definePWR_PUCRG_PG9_Pos(9U)#definePWR_PUCRG_PG9_Msk(0x1UL<<PWR_PUCRG_PG9_Pos)#definePWR_PUCRG_PG9PWR_PUCRG_PG9_Msk#definePWR_PUCRG_PG8_Pos(8U)#definePWR_PUCRG_PG8_Msk(0x1UL<<PWR_PUCRG_PG8_Pos)#definePWR_PUCRG_PG8PWR_PUCRG_PG8_Msk#definePWR_PUCRG_PG7_Pos(7U)#definePWR_PUCRG_PG7_Msk(0x1UL<<PWR_PUCRG_PG7_Pos)#definePWR_PUCRG_PG7PWR_PUCRG_PG7_Msk#definePWR_PUCRG_PG6_Pos(6U)#definePWR_PUCRG_PG6_Msk(0x1UL<<PWR_PUCRG_PG6_Pos)#definePWR_PUCRG_PG6PWR_PUCRG_PG6_Msk#definePWR_PUCRG_PG5_Pos(5U)#definePWR_PUCRG_PG5_Msk(0x1UL<<PWR_PUCRG_PG5_Pos)#definePWR_PUCRG_PG5PWR_PUCRG_PG5_Msk#definePWR_PUCRG_PG4_Pos(4U)#definePWR_PUCRG_PG4_Msk(0x1UL<<PWR_PUCRG_PG4_Pos)#definePWR_PUCRG_PG4PWR_PUCRG_PG4_Msk#definePWR_PUCRG_PG3_Pos(3U)#definePWR_PUCRG_PG3_Msk(0x1UL<<PWR_PUCRG_PG3_Pos)#definePWR_PUCRG_PG3PWR_PUCRG_PG3_Msk#definePWR_PUCRG_PG2_Pos(2U)#definePWR_PUCRG_PG2_Msk(0x1UL<<PWR_PUCRG_PG2_Pos)#definePWR_PUCRG_PG2PWR_PUCRG_PG2_Msk#definePWR_PUCRG_PG1_Pos(1U)#definePWR_PUCRG_PG1_Msk(0x1UL<<PWR_PUCRG_PG1_Pos)#definePWR_PUCRG_PG1PWR_PUCRG_PG1_Msk#definePWR_PUCRG_PG0_Pos(0U)#definePWR_PUCRG_PG0_Msk(0x1UL<<PWR_PUCRG_PG0_Pos)#definePWR_PUCRG_PG0PWR_PUCRG_PG0_Msk#definePWR_PDCRG_PG15_Pos(15U)#definePWR_PDCRG_PG15_Msk(0x1UL<<PWR_PDCRG_PG15_Pos)#definePWR_PDCRG_PG15PWR_PDCRG_PG15_Msk#definePWR_PDCRG_PG14_Pos(14U)#definePWR_PDCRG_PG14_Msk(0x1UL<<PWR_PDCRG_PG14_Pos)#definePWR_PDCRG_PG14PWR_PDCRG_PG14_Msk#definePWR_PDCRG_PG13_Pos(13U)#definePWR_PDCRG_PG13_Msk(0x1UL<<PWR_PDCRG_PG13_Pos)#definePWR_PDCRG_PG13PWR_PDCRG_PG13_Msk#definePWR_PDCRG_PG12_Pos(12U)#definePWR_PDCRG_PG12_Msk(0x1UL<<PWR_PDCRG_PG12_Pos)#definePWR_PDCRG_PG12PWR_PDCRG_PG12_Msk#definePWR_PDCRG_PG11_Pos(11U)#definePWR_PDCRG_PG11_Msk(0x1UL<<PWR_PDCRG_PG11_Pos)#definePWR_PDCRG_PG11PWR_PDCRG_PG11_Msk#definePWR_PDCRG_PG10_Pos(10U)#definePWR_PDCRG_PG10_Msk(0x1UL<<PWR_PDCRG_PG10_Pos)#definePWR_PDCRG_PG10PWR_PDCRG_PG10_Msk#definePWR_PDCRG_PG9_Pos(9U)#definePWR_PDCRG_PG9_Msk(0x1UL<<PWR_PDCRG_PG9_Pos)#definePWR_PDCRG_PG9PWR_PDCRG_PG9_Msk#definePWR_PDCRG_PG8_Pos(8U)#definePWR_PDCRG_PG8_Msk(0x1UL<<PWR_PDCRG_PG8_Pos)#definePWR_PDCRG_PG8PWR_PDCRG_PG8_Msk#definePWR_PDCRG_PG7_Pos(7U)#definePWR_PDCRG_PG7_Msk(0x1UL<<PWR_PDCRG_PG7_Pos)#definePWR_PDCRG_PG7PWR_PDCRG_PG7_Msk#definePWR_PDCRG_PG6_Pos(6U)#definePWR_PDCRG_PG6_Msk(0x1UL<<PWR_PDCRG_PG6_Pos)#definePWR_PDCRG_PG6PWR_PDCRG_PG6_Msk#definePWR_PDCRG_PG5_Pos(5U)#definePWR_PDCRG_PG5_Msk(0x1UL<<PWR_PDCRG_PG5_Pos)#definePWR_PDCRG_PG5PWR_PDCRG_PG5_Msk#definePWR_PDCRG_PG4_Pos(4U)#definePWR_PDCRG_PG4_Msk(0x1UL<<PWR_PDCRG_PG4_Pos)#definePWR_PDCRG_PG4PWR_PDCRG_PG4_Msk#definePWR_PDCRG_PG3_Pos(3U)#definePWR_PDCRG_PG3_Msk(0x1UL<<PWR_PDCRG_PG3_Pos)#definePWR_PDCRG_PG3PWR_PDCRG_PG3_Msk#definePWR_PDCRG_PG2_Pos(2U)#definePWR_PDCRG_PG2_Msk(0x1UL<<PWR_PDCRG_PG2_Pos)#definePWR_PDCRG_PG2PWR_PDCRG_PG2_Msk#definePWR_PDCRG_PG1_Pos(1U)#definePWR_PDCRG_PG1_Msk(0x1UL<<PWR_PDCRG_PG1_Pos)#definePWR_PDCRG_PG1PWR_PDCRG_PG1_Msk#definePWR_PDCRG_PG0_Pos(0U)#definePWR_PDCRG_PG0_Msk(0x1UL<<PWR_PDCRG_PG0_Pos)#definePWR_PDCRG_PG0PWR_PDCRG_PG0_Msk#definePWR_PUCRH_PH15_Pos(15U)#definePWR_PUCRH_PH15_Msk(0x1UL<<PWR_PUCRH_PH15_Pos)#definePWR_PUCRH_PH15PWR_PUCRH_PH15_Msk#definePWR_PUCRH_PH14_Pos(14U)#definePWR_PUCRH_PH14_Msk(0x1UL<<PWR_PUCRH_PH14_Pos)#definePWR_PUCRH_PH14PWR_PUCRH_PH14_Msk#definePWR_PUCRH_PH13_Pos(13U)#definePWR_PUCRH_PH13_Msk(0x1UL<<PWR_PUCRH_PH13_Pos)#definePWR_PUCRH_PH13PWR_PUCRH_PH13_Msk#definePWR_PUCRH_PH12_Pos(12U)#definePWR_PUCRH_PH12_Msk(0x1UL<<PWR_PUCRH_PH12_Pos)#definePWR_PUCRH_PH12PWR_PUCRH_PH12_Msk#definePWR_PUCRH_PH11_Pos(11U)#definePWR_PUCRH_PH11_Msk(0x1UL<<PWR_PUCRH_PH11_Pos)#definePWR_PUCRH_PH11PWR_PUCRH_PH11_Msk#definePWR_PUCRH_PH10_Pos(10U)#definePWR_PUCRH_PH10_Msk(0x1UL<<PWR_PUCRH_PH10_Pos)#definePWR_PUCRH_PH10PWR_PUCRH_PH10_Msk#definePWR_PUCRH_PH9_Pos(9U)#definePWR_PUCRH_PH9_Msk(0x1UL<<PWR_PUCRH_PH9_Pos)#definePWR_PUCRH_PH9PWR_PUCRH_PH9_Msk#definePWR_PUCRH_PH8_Pos(8U)#definePWR_PUCRH_PH8_Msk(0x1UL<<PWR_PUCRH_PH8_Pos)#definePWR_PUCRH_PH8PWR_PUCRH_PH8_Msk#definePWR_PUCRH_PH7_Pos(7U)#definePWR_PUCRH_PH7_Msk(0x1UL<<PWR_PUCRH_PH7_Pos)#definePWR_PUCRH_PH7PWR_PUCRH_PH7_Msk#definePWR_PUCRH_PH6_Pos(6U)#definePWR_PUCRH_PH6_Msk(0x1UL<<PWR_PUCRH_PH6_Pos)#definePWR_PUCRH_PH6PWR_PUCRH_PH6_Msk#definePWR_PUCRH_PH5_Pos(5U)#definePWR_PUCRH_PH5_Msk(0x1UL<<PWR_PUCRH_PH5_Pos)#definePWR_PUCRH_PH5PWR_PUCRH_PH5_Msk#definePWR_PUCRH_PH4_Pos(4U)#definePWR_PUCRH_PH4_Msk(0x1UL<<PWR_PUCRH_PH4_Pos)#definePWR_PUCRH_PH4PWR_PUCRH_PH4_Msk#definePWR_PUCRH_PH3_Pos(3U)#definePWR_PUCRH_PH3_Msk(0x1UL<<PWR_PUCRH_PH3_Pos)#definePWR_PUCRH_PH3PWR_PUCRH_PH3_Msk#definePWR_PUCRH_PH2_Pos(2U)#definePWR_PUCRH_PH2_Msk(0x1UL<<PWR_PUCRH_PH2_Pos)#definePWR_PUCRH_PH2PWR_PUCRH_PH2_Msk#definePWR_PUCRH_PH1_Pos(1U)#definePWR_PUCRH_PH1_Msk(0x1UL<<PWR_PUCRH_PH1_Pos)#definePWR_PUCRH_PH1PWR_PUCRH_PH1_Msk#definePWR_PUCRH_PH0_Pos(0U)#definePWR_PUCRH_PH0_Msk(0x1UL<<PWR_PUCRH_PH0_Pos)#definePWR_PUCRH_PH0PWR_PUCRH_PH0_Msk#definePWR_PDCRH_PH15_Pos(15U)#definePWR_PDCRH_PH15_Msk(0x1UL<<PWR_PDCRH_PH15_Pos)#definePWR_PDCRH_PH15PWR_PDCRH_PH15_Msk#definePWR_PDCRH_PH14_Pos(14U)#definePWR_PDCRH_PH14_Msk(0x1UL<<PWR_PDCRH_PH14_Pos)#definePWR_PDCRH_PH14PWR_PDCRH_PH14_Msk#definePWR_PDCRH_PH13_Pos(13U)#definePWR_PDCRH_PH13_Msk(0x1UL<<PWR_PDCRH_PH13_Pos)#definePWR_PDCRH_PH13PWR_PDCRH_PH13_Msk#definePWR_PDCRH_PH12_Pos(12U)#definePWR_PDCRH_PH12_Msk(0x1UL<<PWR_PDCRH_PH12_Pos)#definePWR_PDCRH_PH12PWR_PDCRH_PH12_Msk#definePWR_PDCRH_PH11_Pos(11U)#definePWR_PDCRH_PH11_Msk(0x1UL<<PWR_PDCRH_PH11_Pos)#definePWR_PDCRH_PH11PWR_PDCRH_PH11_Msk#definePWR_PDCRH_PH10_Pos(10U)#definePWR_PDCRH_PH10_Msk(0x1UL<<PWR_PDCRH_PH10_Pos)#definePWR_PDCRH_PH10PWR_PDCRH_PH10_Msk#definePWR_PDCRH_PH9_Pos(9U)#definePWR_PDCRH_PH9_Msk(0x1UL<<PWR_PDCRH_PH9_Pos)#definePWR_PDCRH_PH9PWR_PDCRH_PH9_Msk#definePWR_PDCRH_PH8_Pos(8U)#definePWR_PDCRH_PH8_Msk(0x1UL<<PWR_PDCRH_PH8_Pos)#definePWR_PDCRH_PH8PWR_PDCRH_PH8_Msk#definePWR_PDCRH_PH7_Pos(7U)#definePWR_PDCRH_PH7_Msk(0x1UL<<PWR_PDCRH_PH7_Pos)#definePWR_PDCRH_PH7PWR_PDCRH_PH7_Msk#definePWR_PDCRH_PH6_Pos(6U)#definePWR_PDCRH_PH6_Msk(0x1UL<<PWR_PDCRH_PH6_Pos)#definePWR_PDCRH_PH6PWR_PDCRH_PH6_Msk#definePWR_PDCRH_PH5_Pos(5U)#definePWR_PDCRH_PH5_Msk(0x1UL<<PWR_PDCRH_PH5_Pos)#definePWR_PDCRH_PH5PWR_PDCRH_PH5_Msk#definePWR_PDCRH_PH4_Pos(4U)#definePWR_PDCRH_PH4_Msk(0x1UL<<PWR_PDCRH_PH4_Pos)#definePWR_PDCRH_PH4PWR_PDCRH_PH4_Msk#definePWR_PDCRH_PH3_Pos(3U)#definePWR_PDCRH_PH3_Msk(0x1UL<<PWR_PDCRH_PH3_Pos)#definePWR_PDCRH_PH3PWR_PDCRH_PH3_Msk#definePWR_PDCRH_PH2_Pos(2U)#definePWR_PDCRH_PH2_Msk(0x1UL<<PWR_PDCRH_PH2_Pos)#definePWR_PDCRH_PH2PWR_PDCRH_PH2_Msk#definePWR_PDCRH_PH1_Pos(1U)#definePWR_PDCRH_PH1_Msk(0x1UL<<PWR_PDCRH_PH1_Pos)#definePWR_PDCRH_PH1PWR_PDCRH_PH1_Msk#definePWR_PDCRH_PH0_Pos(0U)#definePWR_PDCRH_PH0_Msk(0x1UL<<PWR_PDCRH_PH0_Pos)#definePWR_PDCRH_PH0PWR_PDCRH_PH0_Msk#definePWR_PUCRI_PI11_Pos(11U)#definePWR_PUCRI_PI11_Msk(0x1UL<<PWR_PUCRI_PI11_Pos)#definePWR_PUCRI_PI11PWR_PUCRI_PI11_Msk#definePWR_PUCRI_PI10_Pos(10U)#definePWR_PUCRI_PI10_Msk(0x1UL<<PWR_PUCRI_PI10_Pos)#definePWR_PUCRI_PI10PWR_PUCRI_PI10_Msk#definePWR_PUCRI_PI9_Pos(9U)#definePWR_PUCRI_PI9_Msk(0x1UL<<PWR_PUCRI_PI9_Pos)#definePWR_PUCRI_PI9PWR_PUCRI_PI9_Msk#definePWR_PUCRI_PI8_Pos(8U)#definePWR_PUCRI_PI8_Msk(0x1UL<<PWR_PUCRI_PI8_Pos)#definePWR_PUCRI_PI8PWR_PUCRI_PI8_Msk#definePWR_PUCRI_PI7_Pos(7U)#definePWR_PUCRI_PI7_Msk(0x1UL<<PWR_PUCRI_PI7_Pos)#definePWR_PUCRI_PI7PWR_PUCRI_PI7_Msk#definePWR_PUCRI_PI6_Pos(6U)#definePWR_PUCRI_PI6_Msk(0x1UL<<PWR_PUCRI_PI6_Pos)#definePWR_PUCRI_PI6PWR_PUCRI_PI6_Msk#definePWR_PUCRI_PI5_Pos(5U)#definePWR_PUCRI_PI5_Msk(0x1UL<<PWR_PUCRI_PI5_Pos)#definePWR_PUCRI_PI5PWR_PUCRI_PI5_Msk#definePWR_PUCRI_PI4_Pos(4U)#definePWR_PUCRI_PI4_Msk(0x1UL<<PWR_PUCRI_PI4_Pos)#definePWR_PUCRI_PI4PWR_PUCRI_PI4_Msk#definePWR_PUCRI_PI3_Pos(3U)#definePWR_PUCRI_PI3_Msk(0x1UL<<PWR_PUCRI_PI3_Pos)#definePWR_PUCRI_PI3PWR_PUCRI_PI3_Msk#definePWR_PUCRI_PI2_Pos(2U)#definePWR_PUCRI_PI2_Msk(0x1UL<<PWR_PUCRI_PI2_Pos)#definePWR_PUCRI_PI2PWR_PUCRI_PI2_Msk#definePWR_PUCRI_PI1_Pos(1U)#definePWR_PUCRI_PI1_Msk(0x1UL<<PWR_PUCRI_PI1_Pos)#definePWR_PUCRI_PI1PWR_PUCRI_PI1_Msk#definePWR_PUCRI_PI0_Pos(0U)#definePWR_PUCRI_PI0_Msk(0x1UL<<PWR_PUCRI_PI0_Pos)#definePWR_PUCRI_PI0PWR_PUCRI_PI0_Msk#definePWR_PDCRI_PI11_Pos(11U)#definePWR_PDCRI_PI11_Msk(0x1UL<<PWR_PDCRI_PI11_Pos)#definePWR_PDCRI_PI11PWR_PDCRI_PI11_Msk#definePWR_PDCRI_PI10_Pos(10U)#definePWR_PDCRI_PI10_Msk(0x1UL<<PWR_PDCRI_PI10_Pos)#definePWR_PDCRI_PI10PWR_PDCRI_PI10_Msk#definePWR_PDCRI_PI9_Pos(9U)#definePWR_PDCRI_PI9_Msk(0x1UL<<PWR_PDCRI_PI9_Pos)#definePWR_PDCRI_PI9PWR_PDCRI_PI9_Msk#definePWR_PDCRI_PI8_Pos(8U)#definePWR_PDCRI_PI8_Msk(0x1UL<<PWR_PDCRI_PI8_Pos)#definePWR_PDCRI_PI8PWR_PDCRI_PI8_Msk#definePWR_PDCRI_PI7_Pos(7U)#definePWR_PDCRI_PI7_Msk(0x1UL<<PWR_PDCRI_PI7_Pos)#definePWR_PDCRI_PI7PWR_PDCRI_PI7_Msk#definePWR_PDCRI_PI6_Pos(6U)#definePWR_PDCRI_PI6_Msk(0x1UL<<PWR_PDCRI_PI6_Pos)#definePWR_PDCRI_PI6PWR_PDCRI_PI6_Msk#definePWR_PDCRI_PI5_Pos(5U)#definePWR_PDCRI_PI5_Msk(0x1UL<<PWR_PDCRI_PI5_Pos)#definePWR_PDCRI_PI5PWR_PDCRI_PI5_Msk#definePWR_PDCRI_PI4_Pos(4U)#definePWR_PDCRI_PI4_Msk(0x1UL<<PWR_PDCRI_PI4_Pos)#definePWR_PDCRI_PI4PWR_PDCRI_PI4_Msk#definePWR_PDCRI_PI3_Pos(3U)#definePWR_PDCRI_PI3_Msk(0x1UL<<PWR_PDCRI_PI3_Pos)#definePWR_PDCRI_PI3PWR_PDCRI_PI3_Msk#definePWR_PDCRI_PI2_Pos(2U)#definePWR_PDCRI_PI2_Msk(0x1UL<<PWR_PDCRI_PI2_Pos)#definePWR_PDCRI_PI2PWR_PDCRI_PI2_Msk#definePWR_PDCRI_PI1_Pos(1U)#definePWR_PDCRI_PI1_Msk(0x1UL<<PWR_PDCRI_PI1_Pos)#definePWR_PDCRI_PI1PWR_PDCRI_PI1_Msk#definePWR_PDCRI_PI0_Pos(0U)#definePWR_PDCRI_PI0_Msk(0x1UL<<PWR_PDCRI_PI0_Pos)#definePWR_PDCRI_PI0PWR_PDCRI_PI0_Msk#defineRCC_PLLSAI1_SUPPORT#defineRCC_PLLP_SUPPORT#defineRCC_HSI48_SUPPORT#defineRCC_PLLP_DIV_2_31_SUPPORT#defineRCC_PLLSAI1P_DIV_2_31_SUPPORT#defineRCC_PLLSAI2_SUPPORT#defineRCC_PLLSAI2P_DIV_2_31_SUPPORT#defineRCC_CR_MSION_Pos(0U)#defineRCC_CR_MSION_Msk(0x1UL<<RCC_CR_MSION_Pos)#defineRCC_CR_MSIONRCC_CR_MSION_Msk#defineRCC_CR_MSIRDY_Pos(1U)#defineRCC_CR_MSIRDY_Msk(0x1UL<<RCC_CR_MSIRDY_Pos)#defineRCC_CR_MSIRDYRCC_CR_MSIRDY_Msk#defineRCC_CR_MSIPLLEN_Pos(2U)#defineRCC_CR_MSIPLLEN_Msk(0x1UL<<RCC_CR_MSIPLLEN_Pos)#defineRCC_CR_MSIPLLENRCC_CR_MSIPLLEN_Msk#defineRCC_CR_MSIRGSEL_Pos(3U)#defineRCC_CR_MSIRGSEL_Msk(0x1UL<<RCC_CR_MSIRGSEL_Pos)#defineRCC_CR_MSIRGSELRCC_CR_MSIRGSEL_Msk#defineRCC_CR_MSIRANGE_Pos(4U)#defineRCC_CR_MSIRANGE_Msk(0xFUL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGERCC_CR_MSIRANGE_Msk#defineRCC_CR_MSIRANGE_0(0x0UL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_1(0x1UL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_2(0x2UL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_3(0x3UL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_4(0x4UL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_5(0x5UL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_6(0x6UL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_7(0x7UL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_8(0x8UL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_9(0x9UL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_10(0xAUL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_MSIRANGE_11(0xBUL<<RCC_CR_MSIRANGE_Pos)#defineRCC_CR_HSION_Pos(8U)#defineRCC_CR_HSION_Msk(0x1UL<<RCC_CR_HSION_Pos)#defineRCC_CR_HSIONRCC_CR_HSION_Msk#defineRCC_CR_HSIKERON_Pos(9U)#defineRCC_CR_HSIKERON_Msk(0x1UL<<RCC_CR_HSIKERON_Pos)#defineRCC_CR_HSIKERONRCC_CR_HSIKERON_Msk#defineRCC_CR_HSIRDY_Pos(10U)#defineRCC_CR_HSIRDY_Msk(0x1UL<<RCC_CR_HSIRDY_Pos)#defineRCC_CR_HSIRDYRCC_CR_HSIRDY_Msk#defineRCC_CR_HSIASFS_Pos(11U)#defineRCC_CR_HSIASFS_Msk(0x1UL<<RCC_CR_HSIASFS_Pos)#defineRCC_CR_HSIASFSRCC_CR_HSIASFS_Msk#defineRCC_CR_HSEON_Pos(16U)#defineRCC_CR_HSEON_Msk(0x1UL<<RCC_CR_HSEON_Pos)#defineRCC_CR_HSEONRCC_CR_HSEON_Msk#defineRCC_CR_HSERDY_Pos(17U)#defineRCC_CR_HSERDY_Msk(0x1UL<<RCC_CR_HSERDY_Pos)#defineRCC_CR_HSERDYRCC_CR_HSERDY_Msk#defineRCC_CR_HSEBYP_Pos(18U)#defineRCC_CR_HSEBYP_Msk(0x1UL<<RCC_CR_HSEBYP_Pos)#defineRCC_CR_HSEBYPRCC_CR_HSEBYP_Msk#defineRCC_CR_CSSON_Pos(19U)#defineRCC_CR_CSSON_Msk(0x1UL<<RCC_CR_CSSON_Pos)#defineRCC_CR_CSSONRCC_CR_CSSON_Msk#defineRCC_CR_PLLON_Pos(24U)#defineRCC_CR_PLLON_Msk(0x1UL<<RCC_CR_PLLON_Pos)#defineRCC_CR_PLLONRCC_CR_PLLON_Msk#defineRCC_CR_PLLRDY_Pos(25U)#defineRCC_CR_PLLRDY_Msk(0x1UL<<RCC_CR_PLLRDY_Pos)#defineRCC_CR_PLLRDYRCC_CR_PLLRDY_Msk#defineRCC_CR_PLLSAI1ON_Pos(26U)#defineRCC_CR_PLLSAI1ON_Msk(0x1UL<<RCC_CR_PLLSAI1ON_Pos)#defineRCC_CR_PLLSAI1ONRCC_CR_PLLSAI1ON_Msk#defineRCC_CR_PLLSAI1RDY_Pos(27U)#defineRCC_CR_PLLSAI1RDY_Msk(0x1UL<<RCC_CR_PLLSAI1RDY_Pos)#defineRCC_CR_PLLSAI1RDYRCC_CR_PLLSAI1RDY_Msk#defineRCC_CR_PLLSAI2ON_Pos(28U)#defineRCC_CR_PLLSAI2ON_Msk(0x1UL<<RCC_CR_PLLSAI2ON_Pos)#defineRCC_CR_PLLSAI2ONRCC_CR_PLLSAI2ON_Msk#defineRCC_CR_PLLSAI2RDY_Pos(29U)#defineRCC_CR_PLLSAI2RDY_Msk(0x1UL<<RCC_CR_PLLSAI2RDY_Pos)#defineRCC_CR_PLLSAI2RDYRCC_CR_PLLSAI2RDY_Msk#defineRCC_ICSCR_MSICAL_Pos(0U)#defineRCC_ICSCR_MSICAL_Msk(0xFFUL<<RCC_ICSCR_MSICAL_Pos)#defineRCC_ICSCR_MSICALRCC_ICSCR_MSICAL_Msk#defineRCC_ICSCR_MSICAL_0(0x01UL<<RCC_ICSCR_MSICAL_Pos)#defineRCC_ICSCR_MSICAL_1(0x02UL<<RCC_ICSCR_MSICAL_Pos)#defineRCC_ICSCR_MSICAL_2(0x04UL<<RCC_ICSCR_MSICAL_Pos)#defineRCC_ICSCR_MSICAL_3(0x08UL<<RCC_ICSCR_MSICAL_Pos)#defineRCC_ICSCR_MSICAL_4(0x10UL<<RCC_ICSCR_MSICAL_Pos)#defineRCC_ICSCR_MSICAL_5(0x20UL<<RCC_ICSCR_MSICAL_Pos)#defineRCC_ICSCR_MSICAL_6(0x40UL<<RCC_ICSCR_MSICAL_Pos)#defineRCC_ICSCR_MSICAL_7(0x80UL<<RCC_ICSCR_MSICAL_Pos)#defineRCC_ICSCR_MSITRIM_Pos(8U)#defineRCC_ICSCR_MSITRIM_Msk(0xFFUL<<RCC_ICSCR_MSITRIM_Pos)#defineRCC_ICSCR_MSITRIMRCC_ICSCR_MSITRIM_Msk#defineRCC_ICSCR_MSITRIM_0(0x01UL<<RCC_ICSCR_MSITRIM_Pos)#defineRCC_ICSCR_MSITRIM_1(0x02UL<<RCC_ICSCR_MSITRIM_Pos)#defineRCC_ICSCR_MSITRIM_2(0x04UL<<RCC_ICSCR_MSITRIM_Pos)#defineRCC_ICSCR_MSITRIM_3(0x08UL<<RCC_ICSCR_MSITRIM_Pos)#defineRCC_ICSCR_MSITRIM_4(0x10UL<<RCC_ICSCR_MSITRIM_Pos)#defineRCC_ICSCR_MSITRIM_5(0x20UL<<RCC_ICSCR_MSITRIM_Pos)#defineRCC_ICSCR_MSITRIM_6(0x40UL<<RCC_ICSCR_MSITRIM_Pos)#defineRCC_ICSCR_MSITRIM_7(0x80UL<<RCC_ICSCR_MSITRIM_Pos)#defineRCC_ICSCR_HSICAL_Pos(16U)#defineRCC_ICSCR_HSICAL_Msk(0xFFUL<<RCC_ICSCR_HSICAL_Pos)#defineRCC_ICSCR_HSICALRCC_ICSCR_HSICAL_Msk#defineRCC_ICSCR_HSICAL_0(0x01UL<<RCC_ICSCR_HSICAL_Pos)#defineRCC_ICSCR_HSICAL_1(0x02UL<<RCC_ICSCR_HSICAL_Pos)#defineRCC_ICSCR_HSICAL_2(0x04UL<<RCC_ICSCR_HSICAL_Pos)#defineRCC_ICSCR_HSICAL_3(0x08UL<<RCC_ICSCR_HSICAL_Pos)#defineRCC_ICSCR_HSICAL_4(0x10UL<<RCC_ICSCR_HSICAL_Pos)#defineRCC_ICSCR_HSICAL_5(0x20UL<<RCC_ICSCR_HSICAL_Pos)#defineRCC_ICSCR_HSICAL_6(0x40UL<<RCC_ICSCR_HSICAL_Pos)#defineRCC_ICSCR_HSICAL_7(0x80UL<<RCC_ICSCR_HSICAL_Pos)#defineRCC_ICSCR_HSITRIM_Pos(24U)#defineRCC_ICSCR_HSITRIM_Msk(0x7FUL<<RCC_ICSCR_HSITRIM_Pos)#defineRCC_ICSCR_HSITRIMRCC_ICSCR_HSITRIM_Msk#defineRCC_ICSCR_HSITRIM_0(0x01UL<<RCC_ICSCR_HSITRIM_Pos)#defineRCC_ICSCR_HSITRIM_1(0x02UL<<RCC_ICSCR_HSITRIM_Pos)#defineRCC_ICSCR_HSITRIM_2(0x04UL<<RCC_ICSCR_HSITRIM_Pos)#defineRCC_ICSCR_HSITRIM_3(0x08UL<<RCC_ICSCR_HSITRIM_Pos)#defineRCC_ICSCR_HSITRIM_4(0x10UL<<RCC_ICSCR_HSITRIM_Pos)#defineRCC_ICSCR_HSITRIM_5(0x20UL<<RCC_ICSCR_HSITRIM_Pos)#defineRCC_ICSCR_HSITRIM_6(0x40UL<<RCC_ICSCR_HSITRIM_Pos)#defineRCC_CFGR_SW_Pos(0U)#defineRCC_CFGR_SW_Msk(0x3UL<<RCC_CFGR_SW_Pos)#defineRCC_CFGR_SWRCC_CFGR_SW_Msk#defineRCC_CFGR_SW_0(0x1UL<<RCC_CFGR_SW_Pos)#defineRCC_CFGR_SW_1(0x2UL<<RCC_CFGR_SW_Pos)#defineRCC_CFGR_SW_MSI(0x00000000UL)#defineRCC_CFGR_SW_HSI(0x00000001UL)#defineRCC_CFGR_SW_HSE(0x00000002UL)#defineRCC_CFGR_SW_PLL(0x00000003UL)#defineRCC_CFGR_SWS_Pos(2U)#defineRCC_CFGR_SWS_Msk(0x3UL<<RCC_CFGR_SWS_Pos)#defineRCC_CFGR_SWSRCC_CFGR_SWS_Msk#defineRCC_CFGR_SWS_0(0x1UL<<RCC_CFGR_SWS_Pos)#defineRCC_CFGR_SWS_1(0x2UL<<RCC_CFGR_SWS_Pos)#defineRCC_CFGR_SWS_MSI(0x00000000UL)#defineRCC_CFGR_SWS_HSI(0x00000004UL)#defineRCC_CFGR_SWS_HSE(0x00000008UL)#defineRCC_CFGR_SWS_PLL(0x0000000CUL)#defineRCC_CFGR_HPRE_Pos(4U)#defineRCC_CFGR_HPRE_Msk(0xFUL<<RCC_CFGR_HPRE_Pos)#defineRCC_CFGR_HPRERCC_CFGR_HPRE_Msk#defineRCC_CFGR_HPRE_0(0x1UL<<RCC_CFGR_HPRE_Pos)#defineRCC_CFGR_HPRE_1(0x2UL<<RCC_CFGR_HPRE_Pos)#defineRCC_CFGR_HPRE_2(0x4UL<<RCC_CFGR_HPRE_Pos)#defineRCC_CFGR_HPRE_3(0x8UL<<RCC_CFGR_HPRE_Pos)#defineRCC_CFGR_HPRE_DIV1(0x00000000UL)#defineRCC_CFGR_HPRE_DIV2(0x00000080UL)#defineRCC_CFGR_HPRE_DIV4(0x00000090UL)#defineRCC_CFGR_HPRE_DIV8(0x000000A0UL)#defineRCC_CFGR_HPRE_DIV16(0x000000B0UL)#defineRCC_CFGR_HPRE_DIV64(0x000000C0UL)#defineRCC_CFGR_HPRE_DIV128(0x000000D0UL)#defineRCC_CFGR_HPRE_DIV256(0x000000E0UL)#defineRCC_CFGR_HPRE_DIV512(0x000000F0UL)#defineRCC_CFGR_PPRE1_Pos(8U)#defineRCC_CFGR_PPRE1_Msk(0x7UL<<RCC_CFGR_PPRE1_Pos)#defineRCC_CFGR_PPRE1RCC_CFGR_PPRE1_Msk#defineRCC_CFGR_PPRE1_0(0x1UL<<RCC_CFGR_PPRE1_Pos)#defineRCC_CFGR_PPRE1_1(0x2UL<<RCC_CFGR_PPRE1_Pos)#defineRCC_CFGR_PPRE1_2(0x4UL<<RCC_CFGR_PPRE1_Pos)#defineRCC_CFGR_PPRE1_DIV1(0x00000000UL)#defineRCC_CFGR_PPRE1_DIV2(0x00000400UL)#defineRCC_CFGR_PPRE1_DIV4(0x00000500UL)#defineRCC_CFGR_PPRE1_DIV8(0x00000600UL)#defineRCC_CFGR_PPRE1_DIV16(0x00000700UL)#defineRCC_CFGR_PPRE2_Pos(11U)#defineRCC_CFGR_PPRE2_Msk(0x7UL<<RCC_CFGR_PPRE2_Pos)#defineRCC_CFGR_PPRE2RCC_CFGR_PPRE2_Msk#defineRCC_CFGR_PPRE2_0(0x1UL<<RCC_CFGR_PPRE2_Pos)#defineRCC_CFGR_PPRE2_1(0x2UL<<RCC_CFGR_PPRE2_Pos)#defineRCC_CFGR_PPRE2_2(0x4UL<<RCC_CFGR_PPRE2_Pos)#defineRCC_CFGR_PPRE2_DIV1(0x00000000UL)#defineRCC_CFGR_PPRE2_DIV2(0x00002000UL)#defineRCC_CFGR_PPRE2_DIV4(0x00002800UL)#defineRCC_CFGR_PPRE2_DIV8(0x00003000UL)#defineRCC_CFGR_PPRE2_DIV16(0x00003800UL)#defineRCC_CFGR_STOPWUCK_Pos(15U)#defineRCC_CFGR_STOPWUCK_Msk(0x1UL<<RCC_CFGR_STOPWUCK_Pos)#defineRCC_CFGR_STOPWUCKRCC_CFGR_STOPWUCK_Msk#defineRCC_CFGR_MCOSEL_Pos(24U)#defineRCC_CFGR_MCOSEL_Msk(0xFUL<<RCC_CFGR_MCOSEL_Pos)#defineRCC_CFGR_MCOSELRCC_CFGR_MCOSEL_Msk#defineRCC_CFGR_MCOSEL_0(0x1UL<<RCC_CFGR_MCOSEL_Pos)#defineRCC_CFGR_MCOSEL_1(0x2UL<<RCC_CFGR_MCOSEL_Pos)#defineRCC_CFGR_MCOSEL_2(0x4UL<<RCC_CFGR_MCOSEL_Pos)#defineRCC_CFGR_MCOSEL_3(0x8UL<<RCC_CFGR_MCOSEL_Pos)#defineRCC_CFGR_MCOPRE_Pos(28U)#defineRCC_CFGR_MCOPRE_Msk(0x7UL<<RCC_CFGR_MCOPRE_Pos)#defineRCC_CFGR_MCOPRERCC_CFGR_MCOPRE_Msk#defineRCC_CFGR_MCOPRE_0(0x1UL<<RCC_CFGR_MCOPRE_Pos)#defineRCC_CFGR_MCOPRE_1(0x2UL<<RCC_CFGR_MCOPRE_Pos)#defineRCC_CFGR_MCOPRE_2(0x4UL<<RCC_CFGR_MCOPRE_Pos)#defineRCC_CFGR_MCOPRE_DIV1(0x00000000UL)#defineRCC_CFGR_MCOPRE_DIV2(0x10000000UL)#defineRCC_CFGR_MCOPRE_DIV4(0x20000000UL)#defineRCC_CFGR_MCOPRE_DIV8(0x30000000UL)#defineRCC_CFGR_MCOPRE_DIV16(0x40000000UL)#defineRCC_CFGR_MCO_PRERCC_CFGR_MCOPRE#defineRCC_CFGR_MCO_PRE_1RCC_CFGR_MCOPRE_DIV1#defineRCC_CFGR_MCO_PRE_2RCC_CFGR_MCOPRE_DIV2#defineRCC_CFGR_MCO_PRE_4RCC_CFGR_MCOPRE_DIV4#defineRCC_CFGR_MCO_PRE_8RCC_CFGR_MCOPRE_DIV8#defineRCC_CFGR_MCO_PRE_16RCC_CFGR_MCOPRE_DIV16#defineRCC_PLLCFGR_PLLSRC_Pos(0U)#defineRCC_PLLCFGR_PLLSRC_Msk(0x3UL<<RCC_PLLCFGR_PLLSRC_Pos)#defineRCC_PLLCFGR_PLLSRCRCC_PLLCFGR_PLLSRC_Msk#defineRCC_PLLCFGR_PLLSRC_MSI_Pos(0U)#defineRCC_PLLCFGR_PLLSRC_MSI_Msk(0x1UL<<RCC_PLLCFGR_PLLSRC_MSI_Pos)#defineRCC_PLLCFGR_PLLSRC_MSIRCC_PLLCFGR_PLLSRC_MSI_Msk#defineRCC_PLLCFGR_PLLSRC_HSI_Pos(1U)#defineRCC_PLLCFGR_PLLSRC_HSI_Msk(0x1UL<<RCC_PLLCFGR_PLLSRC_HSI_Pos)#defineRCC_PLLCFGR_PLLSRC_HSIRCC_PLLCFGR_PLLSRC_HSI_Msk#defineRCC_PLLCFGR_PLLSRC_HSE_Pos(0U)#defineRCC_PLLCFGR_PLLSRC_HSE_Msk(0x3UL<<RCC_PLLCFGR_PLLSRC_HSE_Pos)#defineRCC_PLLCFGR_PLLSRC_HSERCC_PLLCFGR_PLLSRC_HSE_Msk#defineRCC_PLLCFGR_PLLM_Pos(4U)#defineRCC_PLLCFGR_PLLM_Msk(0x7UL<<RCC_PLLCFGR_PLLM_Pos)#defineRCC_PLLCFGR_PLLMRCC_PLLCFGR_PLLM_Msk#defineRCC_PLLCFGR_PLLM_0(0x1UL<<RCC_PLLCFGR_PLLM_Pos)#defineRCC_PLLCFGR_PLLM_1(0x2UL<<RCC_PLLCFGR_PLLM_Pos)#defineRCC_PLLCFGR_PLLM_2(0x4UL<<RCC_PLLCFGR_PLLM_Pos)#defineRCC_PLLCFGR_PLLN_Pos(8U)#defineRCC_PLLCFGR_PLLN_Msk(0x7FUL<<RCC_PLLCFGR_PLLN_Pos)#defineRCC_PLLCFGR_PLLNRCC_PLLCFGR_PLLN_Msk#defineRCC_PLLCFGR_PLLN_0(0x01UL<<RCC_PLLCFGR_PLLN_Pos)#defineRCC_PLLCFGR_PLLN_1(0x02UL<<RCC_PLLCFGR_PLLN_Pos)#defineRCC_PLLCFGR_PLLN_2(0x04UL<<RCC_PLLCFGR_PLLN_Pos)#defineRCC_PLLCFGR_PLLN_3(0x08UL<<RCC_PLLCFGR_PLLN_Pos)#defineRCC_PLLCFGR_PLLN_4(0x10UL<<RCC_PLLCFGR_PLLN_Pos)#defineRCC_PLLCFGR_PLLN_5(0x20UL<<RCC_PLLCFGR_PLLN_Pos)#defineRCC_PLLCFGR_PLLN_6(0x40UL<<RCC_PLLCFGR_PLLN_Pos)#defineRCC_PLLCFGR_PLLPEN_Pos(16U)#defineRCC_PLLCFGR_PLLPEN_Msk(0x1UL<<RCC_PLLCFGR_PLLPEN_Pos)#defineRCC_PLLCFGR_PLLPENRCC_PLLCFGR_PLLPEN_Msk#defineRCC_PLLCFGR_PLLP_Pos(17U)#defineRCC_PLLCFGR_PLLP_Msk(0x1UL<<RCC_PLLCFGR_PLLP_Pos)#defineRCC_PLLCFGR_PLLPRCC_PLLCFGR_PLLP_Msk#defineRCC_PLLCFGR_PLLQEN_Pos(20U)#defineRCC_PLLCFGR_PLLQEN_Msk(0x1UL<<RCC_PLLCFGR_PLLQEN_Pos)#defineRCC_PLLCFGR_PLLQENRCC_PLLCFGR_PLLQEN_Msk#defineRCC_PLLCFGR_PLLQ_Pos(21U)#defineRCC_PLLCFGR_PLLQ_Msk(0x3UL<<RCC_PLLCFGR_PLLQ_Pos)#defineRCC_PLLCFGR_PLLQRCC_PLLCFGR_PLLQ_Msk#defineRCC_PLLCFGR_PLLQ_0(0x1UL<<RCC_PLLCFGR_PLLQ_Pos)#defineRCC_PLLCFGR_PLLQ_1(0x2UL<<RCC_PLLCFGR_PLLQ_Pos)#defineRCC_PLLCFGR_PLLREN_Pos(24U)#defineRCC_PLLCFGR_PLLREN_Msk(0x1UL<<RCC_PLLCFGR_PLLREN_Pos)#defineRCC_PLLCFGR_PLLRENRCC_PLLCFGR_PLLREN_Msk#defineRCC_PLLCFGR_PLLR_Pos(25U)#defineRCC_PLLCFGR_PLLR_Msk(0x3UL<<RCC_PLLCFGR_PLLR_Pos)#defineRCC_PLLCFGR_PLLRRCC_PLLCFGR_PLLR_Msk#defineRCC_PLLCFGR_PLLR_0(0x1UL<<RCC_PLLCFGR_PLLR_Pos)#defineRCC_PLLCFGR_PLLR_1(0x2UL<<RCC_PLLCFGR_PLLR_Pos)#defineRCC_PLLCFGR_PLLPDIV_Pos(27U)#defineRCC_PLLCFGR_PLLPDIV_Msk(0x1FUL<<RCC_PLLCFGR_PLLPDIV_Pos)#defineRCC_PLLCFGR_PLLPDIVRCC_PLLCFGR_PLLPDIV_Msk#defineRCC_PLLCFGR_PLLPDIV_0(0x01UL<<RCC_PLLCFGR_PLLPDIV_Pos)#defineRCC_PLLCFGR_PLLPDIV_1(0x02UL<<RCC_PLLCFGR_PLLPDIV_Pos)#defineRCC_PLLCFGR_PLLPDIV_2(0x04UL<<RCC_PLLCFGR_PLLPDIV_Pos)#defineRCC_PLLCFGR_PLLPDIV_3(0x08UL<<RCC_PLLCFGR_PLLPDIV_Pos)#defineRCC_PLLCFGR_PLLPDIV_4(0x10UL<<RCC_PLLCFGR_PLLPDIV_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1N_Pos(8U)#defineRCC_PLLSAI1CFGR_PLLSAI1N_Msk(0x7FUL<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1NRCC_PLLSAI1CFGR_PLLSAI1N_Msk#defineRCC_PLLSAI1CFGR_PLLSAI1N_0(0x01UL<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1N_1(0x02UL<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1N_2(0x04UL<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1N_3(0x08UL<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1N_4(0x10UL<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1N_5(0x20UL<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1N_6(0x40UL<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1PEN_Pos(16U)#defineRCC_PLLSAI1CFGR_PLLSAI1PEN_Msk(0x1UL<<RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1PENRCC_PLLSAI1CFGR_PLLSAI1PEN_Msk#defineRCC_PLLSAI1CFGR_PLLSAI1P_Pos(17U)#defineRCC_PLLSAI1CFGR_PLLSAI1P_Msk(0x1UL<<RCC_PLLSAI1CFGR_PLLSAI1P_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1PRCC_PLLSAI1CFGR_PLLSAI1P_Msk#defineRCC_PLLSAI1CFGR_PLLSAI1QEN_Pos(20U)#defineRCC_PLLSAI1CFGR_PLLSAI1QEN_Msk(0x1UL<<RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1QENRCC_PLLSAI1CFGR_PLLSAI1QEN_Msk#defineRCC_PLLSAI1CFGR_PLLSAI1Q_Pos(21U)#defineRCC_PLLSAI1CFGR_PLLSAI1Q_Msk(0x3UL<<RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1QRCC_PLLSAI1CFGR_PLLSAI1Q_Msk#defineRCC_PLLSAI1CFGR_PLLSAI1Q_0(0x1UL<<RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1Q_1(0x2UL<<RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1REN_Pos(24U)#defineRCC_PLLSAI1CFGR_PLLSAI1REN_Msk(0x1UL<<RCC_PLLSAI1CFGR_PLLSAI1REN_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1RENRCC_PLLSAI1CFGR_PLLSAI1REN_Msk#defineRCC_PLLSAI1CFGR_PLLSAI1R_Pos(25U)#defineRCC_PLLSAI1CFGR_PLLSAI1R_Msk(0x3UL<<RCC_PLLSAI1CFGR_PLLSAI1R_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1RRCC_PLLSAI1CFGR_PLLSAI1R_Msk#defineRCC_PLLSAI1CFGR_PLLSAI1R_0(0x1UL<<RCC_PLLSAI1CFGR_PLLSAI1R_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1R_1(0x2UL<<RCC_PLLSAI1CFGR_PLLSAI1R_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos(27U)#defineRCC_PLLSAI1CFGR_PLLSAI1PDIV_Msk(0x1FUL<<RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1PDIVRCC_PLLSAI1CFGR_PLLSAI1PDIV_Msk#defineRCC_PLLSAI1CFGR_PLLSAI1PDIV_0(0x01UL<<RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1PDIV_1(0x02UL<<RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1PDIV_2(0x04UL<<RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1PDIV_3(0x08UL<<RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)#defineRCC_PLLSAI1CFGR_PLLSAI1PDIV_4(0x10UL<<RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2N_Pos(8U)#defineRCC_PLLSAI2CFGR_PLLSAI2N_Msk(0x7FUL<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2NRCC_PLLSAI2CFGR_PLLSAI2N_Msk#defineRCC_PLLSAI2CFGR_PLLSAI2N_0(0x01UL<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2N_1(0x02UL<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2N_2(0x04UL<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2N_3(0x08UL<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2N_4(0x10UL<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2N_5(0x20UL<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2N_6(0x40UL<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2PEN_Pos(16U)#defineRCC_PLLSAI2CFGR_PLLSAI2PEN_Msk(0x1UL<<RCC_PLLSAI2CFGR_PLLSAI2PEN_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2PENRCC_PLLSAI2CFGR_PLLSAI2PEN_Msk#defineRCC_PLLSAI2CFGR_PLLSAI2P_Pos(17U)#defineRCC_PLLSAI2CFGR_PLLSAI2P_Msk(0x1UL<<RCC_PLLSAI2CFGR_PLLSAI2P_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2PRCC_PLLSAI2CFGR_PLLSAI2P_Msk#defineRCC_PLLSAI2CFGR_PLLSAI2REN_Pos(24U)#defineRCC_PLLSAI2CFGR_PLLSAI2REN_Msk(0x1UL<<RCC_PLLSAI2CFGR_PLLSAI2REN_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2RENRCC_PLLSAI2CFGR_PLLSAI2REN_Msk#defineRCC_PLLSAI2CFGR_PLLSAI2R_Pos(25U)#defineRCC_PLLSAI2CFGR_PLLSAI2R_Msk(0x3UL<<RCC_PLLSAI2CFGR_PLLSAI2R_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2RRCC_PLLSAI2CFGR_PLLSAI2R_Msk#defineRCC_PLLSAI2CFGR_PLLSAI2R_0(0x1UL<<RCC_PLLSAI2CFGR_PLLSAI2R_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2R_1(0x2UL<<RCC_PLLSAI2CFGR_PLLSAI2R_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos(27U)#defineRCC_PLLSAI2CFGR_PLLSAI2PDIV_Msk(0x1FUL<<RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2PDIVRCC_PLLSAI2CFGR_PLLSAI2PDIV_Msk#defineRCC_PLLSAI2CFGR_PLLSAI2PDIV_0(0x01UL<<RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2PDIV_1(0x02UL<<RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2PDIV_2(0x04UL<<RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2PDIV_3(0x08UL<<RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)#defineRCC_PLLSAI2CFGR_PLLSAI2PDIV_4(0x10UL<<RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)#defineRCC_CIER_LSIRDYIE_Pos(0U)#defineRCC_CIER_LSIRDYIE_Msk(0x1UL<<RCC_CIER_LSIRDYIE_Pos)#defineRCC_CIER_LSIRDYIERCC_CIER_LSIRDYIE_Msk#defineRCC_CIER_LSERDYIE_Pos(1U)#defineRCC_CIER_LSERDYIE_Msk(0x1UL<<RCC_CIER_LSERDYIE_Pos)#defineRCC_CIER_LSERDYIERCC_CIER_LSERDYIE_Msk#defineRCC_CIER_MSIRDYIE_Pos(2U)#defineRCC_CIER_MSIRDYIE_Msk(0x1UL<<RCC_CIER_MSIRDYIE_Pos)#defineRCC_CIER_MSIRDYIERCC_CIER_MSIRDYIE_Msk#defineRCC_CIER_HSIRDYIE_Pos(3U)#defineRCC_CIER_HSIRDYIE_Msk(0x1UL<<RCC_CIER_HSIRDYIE_Pos)#defineRCC_CIER_HSIRDYIERCC_CIER_HSIRDYIE_Msk#defineRCC_CIER_HSERDYIE_Pos(4U)#defineRCC_CIER_HSERDYIE_Msk(0x1UL<<RCC_CIER_HSERDYIE_Pos)#defineRCC_CIER_HSERDYIERCC_CIER_HSERDYIE_Msk#defineRCC_CIER_PLLRDYIE_Pos(5U)#defineRCC_CIER_PLLRDYIE_Msk(0x1UL<<RCC_CIER_PLLRDYIE_Pos)#defineRCC_CIER_PLLRDYIERCC_CIER_PLLRDYIE_Msk#defineRCC_CIER_PLLSAI1RDYIE_Pos(6U)#defineRCC_CIER_PLLSAI1RDYIE_Msk(0x1UL<<RCC_CIER_PLLSAI1RDYIE_Pos)#defineRCC_CIER_PLLSAI1RDYIERCC_CIER_PLLSAI1RDYIE_Msk#defineRCC_CIER_PLLSAI2RDYIE_Pos(7U)#defineRCC_CIER_PLLSAI2RDYIE_Msk(0x1UL<<RCC_CIER_PLLSAI2RDYIE_Pos)#defineRCC_CIER_PLLSAI2RDYIERCC_CIER_PLLSAI2RDYIE_Msk#defineRCC_CIER_LSECSSIE_Pos(9U)#defineRCC_CIER_LSECSSIE_Msk(0x1UL<<RCC_CIER_LSECSSIE_Pos)#defineRCC_CIER_LSECSSIERCC_CIER_LSECSSIE_Msk#defineRCC_CIER_HSI48RDYIE_Pos(10U)#defineRCC_CIER_HSI48RDYIE_Msk(0x1UL<<RCC_CIER_HSI48RDYIE_Pos)#defineRCC_CIER_HSI48RDYIERCC_CIER_HSI48RDYIE_Msk#defineRCC_CIFR_LSIRDYF_Pos(0U)#defineRCC_CIFR_LSIRDYF_Msk(0x1UL<<RCC_CIFR_LSIRDYF_Pos)#defineRCC_CIFR_LSIRDYFRCC_CIFR_LSIRDYF_Msk#defineRCC_CIFR_LSERDYF_Pos(1U)#defineRCC_CIFR_LSERDYF_Msk(0x1UL<<RCC_CIFR_LSERDYF_Pos)#defineRCC_CIFR_LSERDYFRCC_CIFR_LSERDYF_Msk#defineRCC_CIFR_MSIRDYF_Pos(2U)#defineRCC_CIFR_MSIRDYF_Msk(0x1UL<<RCC_CIFR_MSIRDYF_Pos)#defineRCC_CIFR_MSIRDYFRCC_CIFR_MSIRDYF_Msk#defineRCC_CIFR_HSIRDYF_Pos(3U)#defineRCC_CIFR_HSIRDYF_Msk(0x1UL<<RCC_CIFR_HSIRDYF_Pos)#defineRCC_CIFR_HSIRDYFRCC_CIFR_HSIRDYF_Msk#defineRCC_CIFR_HSERDYF_Pos(4U)#defineRCC_CIFR_HSERDYF_Msk(0x1UL<<RCC_CIFR_HSERDYF_Pos)#defineRCC_CIFR_HSERDYFRCC_CIFR_HSERDYF_Msk#defineRCC_CIFR_PLLRDYF_Pos(5U)#defineRCC_CIFR_PLLRDYF_Msk(0x1UL<<RCC_CIFR_PLLRDYF_Pos)#defineRCC_CIFR_PLLRDYFRCC_CIFR_PLLRDYF_Msk#defineRCC_CIFR_PLLSAI1RDYF_Pos(6U)#defineRCC_CIFR_PLLSAI1RDYF_Msk(0x1UL<<RCC_CIFR_PLLSAI1RDYF_Pos)#defineRCC_CIFR_PLLSAI1RDYFRCC_CIFR_PLLSAI1RDYF_Msk#defineRCC_CIFR_PLLSAI2RDYF_Pos(7U)#defineRCC_CIFR_PLLSAI2RDYF_Msk(0x1UL<<RCC_CIFR_PLLSAI2RDYF_Pos)#defineRCC_CIFR_PLLSAI2RDYFRCC_CIFR_PLLSAI2RDYF_Msk#defineRCC_CIFR_CSSF_Pos(8U)#defineRCC_CIFR_CSSF_Msk(0x1UL<<RCC_CIFR_CSSF_Pos)#defineRCC_CIFR_CSSFRCC_CIFR_CSSF_Msk#defineRCC_CIFR_LSECSSF_Pos(9U)#defineRCC_CIFR_LSECSSF_Msk(0x1UL<<RCC_CIFR_LSECSSF_Pos)#defineRCC_CIFR_LSECSSFRCC_CIFR_LSECSSF_Msk#defineRCC_CIFR_HSI48RDYF_Pos(10U)#defineRCC_CIFR_HSI48RDYF_Msk(0x1UL<<RCC_CIFR_HSI48RDYF_Pos)#defineRCC_CIFR_HSI48RDYFRCC_CIFR_HSI48RDYF_Msk#defineRCC_CICR_LSIRDYC_Pos(0U)#defineRCC_CICR_LSIRDYC_Msk(0x1UL<<RCC_CICR_LSIRDYC_Pos)#defineRCC_CICR_LSIRDYCRCC_CICR_LSIRDYC_Msk#defineRCC_CICR_LSERDYC_Pos(1U)#defineRCC_CICR_LSERDYC_Msk(0x1UL<<RCC_CICR_LSERDYC_Pos)#defineRCC_CICR_LSERDYCRCC_CICR_LSERDYC_Msk#defineRCC_CICR_MSIRDYC_Pos(2U)#defineRCC_CICR_MSIRDYC_Msk(0x1UL<<RCC_CICR_MSIRDYC_Pos)#defineRCC_CICR_MSIRDYCRCC_CICR_MSIRDYC_Msk#defineRCC_CICR_HSIRDYC_Pos(3U)#defineRCC_CICR_HSIRDYC_Msk(0x1UL<<RCC_CICR_HSIRDYC_Pos)#defineRCC_CICR_HSIRDYCRCC_CICR_HSIRDYC_Msk#defineRCC_CICR_HSERDYC_Pos(4U)#defineRCC_CICR_HSERDYC_Msk(0x1UL<<RCC_CICR_HSERDYC_Pos)#defineRCC_CICR_HSERDYCRCC_CICR_HSERDYC_Msk#defineRCC_CICR_PLLRDYC_Pos(5U)#defineRCC_CICR_PLLRDYC_Msk(0x1UL<<RCC_CICR_PLLRDYC_Pos)#defineRCC_CICR_PLLRDYCRCC_CICR_PLLRDYC_Msk#defineRCC_CICR_PLLSAI1RDYC_Pos(6U)#defineRCC_CICR_PLLSAI1RDYC_Msk(0x1UL<<RCC_CICR_PLLSAI1RDYC_Pos)#defineRCC_CICR_PLLSAI1RDYCRCC_CICR_PLLSAI1RDYC_Msk#defineRCC_CICR_PLLSAI2RDYC_Pos(7U)#defineRCC_CICR_PLLSAI2RDYC_Msk(0x1UL<<RCC_CICR_PLLSAI2RDYC_Pos)#defineRCC_CICR_PLLSAI2RDYCRCC_CICR_PLLSAI2RDYC_Msk#defineRCC_CICR_CSSC_Pos(8U)#defineRCC_CICR_CSSC_Msk(0x1UL<<RCC_CICR_CSSC_Pos)#defineRCC_CICR_CSSCRCC_CICR_CSSC_Msk#defineRCC_CICR_LSECSSC_Pos(9U)#defineRCC_CICR_LSECSSC_Msk(0x1UL<<RCC_CICR_LSECSSC_Pos)#defineRCC_CICR_LSECSSCRCC_CICR_LSECSSC_Msk#defineRCC_CICR_HSI48RDYC_Pos(10U)#defineRCC_CICR_HSI48RDYC_Msk(0x1UL<<RCC_CICR_HSI48RDYC_Pos)#defineRCC_CICR_HSI48RDYCRCC_CICR_HSI48RDYC_Msk#defineRCC_AHB1RSTR_DMA1RST_Pos(0U)#defineRCC_AHB1RSTR_DMA1RST_Msk(0x1UL<<RCC_AHB1RSTR_DMA1RST_Pos)#defineRCC_AHB1RSTR_DMA1RSTRCC_AHB1RSTR_DMA1RST_Msk#defineRCC_AHB1RSTR_DMA2RST_Pos(1U)#defineRCC_AHB1RSTR_DMA2RST_Msk(0x1UL<<RCC_AHB1RSTR_DMA2RST_Pos)#defineRCC_AHB1RSTR_DMA2RSTRCC_AHB1RSTR_DMA2RST_Msk#defineRCC_AHB1RSTR_FLASHRST_Pos(8U)#defineRCC_AHB1RSTR_FLASHRST_Msk(0x1UL<<RCC_AHB1RSTR_FLASHRST_Pos)#defineRCC_AHB1RSTR_FLASHRSTRCC_AHB1RSTR_FLASHRST_Msk#defineRCC_AHB1RSTR_CRCRST_Pos(12U)#defineRCC_AHB1RSTR_CRCRST_Msk(0x1UL<<RCC_AHB1RSTR_CRCRST_Pos)#defineRCC_AHB1RSTR_CRCRSTRCC_AHB1RSTR_CRCRST_Msk#defineRCC_AHB1RSTR_TSCRST_Pos(16U)#defineRCC_AHB1RSTR_TSCRST_Msk(0x1UL<<RCC_AHB1RSTR_TSCRST_Pos)#defineRCC_AHB1RSTR_TSCRSTRCC_AHB1RSTR_TSCRST_Msk#defineRCC_AHB1RSTR_DMA2DRST_Pos(17U)#defineRCC_AHB1RSTR_DMA2DRST_Msk(0x1UL<<RCC_AHB1RSTR_DMA2DRST_Pos)#defineRCC_AHB1RSTR_DMA2DRSTRCC_AHB1RSTR_DMA2DRST_Msk#defineRCC_AHB2RSTR_GPIOARST_Pos(0U)#defineRCC_AHB2RSTR_GPIOARST_Msk(0x1UL<<RCC_AHB2RSTR_GPIOARST_Pos)#defineRCC_AHB2RSTR_GPIOARSTRCC_AHB2RSTR_GPIOARST_Msk#defineRCC_AHB2RSTR_GPIOBRST_Pos(1U)#defineRCC_AHB2RSTR_GPIOBRST_Msk(0x1UL<<RCC_AHB2RSTR_GPIOBRST_Pos)#defineRCC_AHB2RSTR_GPIOBRSTRCC_AHB2RSTR_GPIOBRST_Msk#defineRCC_AHB2RSTR_GPIOCRST_Pos(2U)#defineRCC_AHB2RSTR_GPIOCRST_Msk(0x1UL<<RCC_AHB2RSTR_GPIOCRST_Pos)#defineRCC_AHB2RSTR_GPIOCRSTRCC_AHB2RSTR_GPIOCRST_Msk#defineRCC_AHB2RSTR_GPIODRST_Pos(3U)#defineRCC_AHB2RSTR_GPIODRST_Msk(0x1UL<<RCC_AHB2RSTR_GPIODRST_Pos)#defineRCC_AHB2RSTR_GPIODRSTRCC_AHB2RSTR_GPIODRST_Msk#defineRCC_AHB2RSTR_GPIOERST_Pos(4U)#defineRCC_AHB2RSTR_GPIOERST_Msk(0x1UL<<RCC_AHB2RSTR_GPIOERST_Pos)#defineRCC_AHB2RSTR_GPIOERSTRCC_AHB2RSTR_GPIOERST_Msk#defineRCC_AHB2RSTR_GPIOFRST_Pos(5U)#defineRCC_AHB2RSTR_GPIOFRST_Msk(0x1UL<<RCC_AHB2RSTR_GPIOFRST_Pos)#defineRCC_AHB2RSTR_GPIOFRSTRCC_AHB2RSTR_GPIOFRST_Msk#defineRCC_AHB2RSTR_GPIOGRST_Pos(6U)#defineRCC_AHB2RSTR_GPIOGRST_Msk(0x1UL<<RCC_AHB2RSTR_GPIOGRST_Pos)#defineRCC_AHB2RSTR_GPIOGRSTRCC_AHB2RSTR_GPIOGRST_Msk#defineRCC_AHB2RSTR_GPIOHRST_Pos(7U)#defineRCC_AHB2RSTR_GPIOHRST_Msk(0x1UL<<RCC_AHB2RSTR_GPIOHRST_Pos)#defineRCC_AHB2RSTR_GPIOHRSTRCC_AHB2RSTR_GPIOHRST_Msk#defineRCC_AHB2RSTR_GPIOIRST_Pos(8U)#defineRCC_AHB2RSTR_GPIOIRST_Msk(0x1UL<<RCC_AHB2RSTR_GPIOIRST_Pos)#defineRCC_AHB2RSTR_GPIOIRSTRCC_AHB2RSTR_GPIOIRST_Msk#defineRCC_AHB2RSTR_OTGFSRST_Pos(12U)#defineRCC_AHB2RSTR_OTGFSRST_Msk(0x1UL<<RCC_AHB2RSTR_OTGFSRST_Pos)#defineRCC_AHB2RSTR_OTGFSRSTRCC_AHB2RSTR_OTGFSRST_Msk#defineRCC_AHB2RSTR_ADCRST_Pos(13U)#defineRCC_AHB2RSTR_ADCRST_Msk(0x1UL<<RCC_AHB2RSTR_ADCRST_Pos)#defineRCC_AHB2RSTR_ADCRSTRCC_AHB2RSTR_ADCRST_Msk#defineRCC_AHB2RSTR_DCMIRST_Pos(14U)#defineRCC_AHB2RSTR_DCMIRST_Msk(0x1UL<<RCC_AHB2RSTR_DCMIRST_Pos)#defineRCC_AHB2RSTR_DCMIRSTRCC_AHB2RSTR_DCMIRST_Msk#defineRCC_AHB2RSTR_RNGRST_Pos(18U)#defineRCC_AHB2RSTR_RNGRST_Msk(0x1UL<<RCC_AHB2RSTR_RNGRST_Pos)#defineRCC_AHB2RSTR_RNGRSTRCC_AHB2RSTR_RNGRST_Msk#defineRCC_AHB3RSTR_FMCRST_Pos(0U)#defineRCC_AHB3RSTR_FMCRST_Msk(0x1UL<<RCC_AHB3RSTR_FMCRST_Pos)#defineRCC_AHB3RSTR_FMCRSTRCC_AHB3RSTR_FMCRST_Msk#defineRCC_AHB3RSTR_QSPIRST_Pos(8U)#defineRCC_AHB3RSTR_QSPIRST_Msk(0x1UL<<RCC_AHB3RSTR_QSPIRST_Pos)#defineRCC_AHB3RSTR_QSPIRSTRCC_AHB3RSTR_QSPIRST_Msk#defineRCC_APB1RSTR1_TIM2RST_Pos(0U)#defineRCC_APB1RSTR1_TIM2RST_Msk(0x1UL<<RCC_APB1RSTR1_TIM2RST_Pos)#defineRCC_APB1RSTR1_TIM2RSTRCC_APB1RSTR1_TIM2RST_Msk#defineRCC_APB1RSTR1_TIM3RST_Pos(1U)#defineRCC_APB1RSTR1_TIM3RST_Msk(0x1UL<<RCC_APB1RSTR1_TIM3RST_Pos)#defineRCC_APB1RSTR1_TIM3RSTRCC_APB1RSTR1_TIM3RST_Msk#defineRCC_APB1RSTR1_TIM4RST_Pos(2U)#defineRCC_APB1RSTR1_TIM4RST_Msk(0x1UL<<RCC_APB1RSTR1_TIM4RST_Pos)#defineRCC_APB1RSTR1_TIM4RSTRCC_APB1RSTR1_TIM4RST_Msk#defineRCC_APB1RSTR1_TIM5RST_Pos(3U)#defineRCC_APB1RSTR1_TIM5RST_Msk(0x1UL<<RCC_APB1RSTR1_TIM5RST_Pos)#defineRCC_APB1RSTR1_TIM5RSTRCC_APB1RSTR1_TIM5RST_Msk#defineRCC_APB1RSTR1_TIM6RST_Pos(4U)#defineRCC_APB1RSTR1_TIM6RST_Msk(0x1UL<<RCC_APB1RSTR1_TIM6RST_Pos)#defineRCC_APB1RSTR1_TIM6RSTRCC_APB1RSTR1_TIM6RST_Msk#defineRCC_APB1RSTR1_TIM7RST_Pos(5U)#defineRCC_APB1RSTR1_TIM7RST_Msk(0x1UL<<RCC_APB1RSTR1_TIM7RST_Pos)#defineRCC_APB1RSTR1_TIM7RSTRCC_APB1RSTR1_TIM7RST_Msk#defineRCC_APB1RSTR1_LCDRST_Pos(9U)#defineRCC_APB1RSTR1_LCDRST_Msk(0x1UL<<RCC_APB1RSTR1_LCDRST_Pos)#defineRCC_APB1RSTR1_LCDRSTRCC_APB1RSTR1_LCDRST_Msk#defineRCC_APB1RSTR1_SPI2RST_Pos(14U)#defineRCC_APB1RSTR1_SPI2RST_Msk(0x1UL<<RCC_APB1RSTR1_SPI2RST_Pos)#defineRCC_APB1RSTR1_SPI2RSTRCC_APB1RSTR1_SPI2RST_Msk#defineRCC_APB1RSTR1_SPI3RST_Pos(15U)#defineRCC_APB1RSTR1_SPI3RST_Msk(0x1UL<<RCC_APB1RSTR1_SPI3RST_Pos)#defineRCC_APB1RSTR1_SPI3RSTRCC_APB1RSTR1_SPI3RST_Msk#defineRCC_APB1RSTR1_USART2RST_Pos(17U)#defineRCC_APB1RSTR1_USART2RST_Msk(0x1UL<<RCC_APB1RSTR1_USART2RST_Pos)#defineRCC_APB1RSTR1_USART2RSTRCC_APB1RSTR1_USART2RST_Msk#defineRCC_APB1RSTR1_USART3RST_Pos(18U)#defineRCC_APB1RSTR1_USART3RST_Msk(0x1UL<<RCC_APB1RSTR1_USART3RST_Pos)#defineRCC_APB1RSTR1_USART3RSTRCC_APB1RSTR1_USART3RST_Msk#defineRCC_APB1RSTR1_UART4RST_Pos(19U)#defineRCC_APB1RSTR1_UART4RST_Msk(0x1UL<<RCC_APB1RSTR1_UART4RST_Pos)#defineRCC_APB1RSTR1_UART4RSTRCC_APB1RSTR1_UART4RST_Msk#defineRCC_APB1RSTR1_UART5RST_Pos(20U)#defineRCC_APB1RSTR1_UART5RST_Msk(0x1UL<<RCC_APB1RSTR1_UART5RST_Pos)#defineRCC_APB1RSTR1_UART5RSTRCC_APB1RSTR1_UART5RST_Msk#defineRCC_APB1RSTR1_I2C1RST_Pos(21U)#defineRCC_APB1RSTR1_I2C1RST_Msk(0x1UL<<RCC_APB1RSTR1_I2C1RST_Pos)#defineRCC_APB1RSTR1_I2C1RSTRCC_APB1RSTR1_I2C1RST_Msk#defineRCC_APB1RSTR1_I2C2RST_Pos(22U)#defineRCC_APB1RSTR1_I2C2RST_Msk(0x1UL<<RCC_APB1RSTR1_I2C2RST_Pos)#defineRCC_APB1RSTR1_I2C2RSTRCC_APB1RSTR1_I2C2RST_Msk#defineRCC_APB1RSTR1_I2C3RST_Pos(23U)#defineRCC_APB1RSTR1_I2C3RST_Msk(0x1UL<<RCC_APB1RSTR1_I2C3RST_Pos)#defineRCC_APB1RSTR1_I2C3RSTRCC_APB1RSTR1_I2C3RST_Msk#defineRCC_APB1RSTR1_CRSRST_Pos(24U)#defineRCC_APB1RSTR1_CRSRST_Msk(0x1UL<<RCC_APB1RSTR1_CRSRST_Pos)#defineRCC_APB1RSTR1_CRSRSTRCC_APB1RSTR1_CRSRST_Msk#defineRCC_APB1RSTR1_CAN1RST_Pos(25U)#defineRCC_APB1RSTR1_CAN1RST_Msk(0x1UL<<RCC_APB1RSTR1_CAN1RST_Pos)#defineRCC_APB1RSTR1_CAN1RSTRCC_APB1RSTR1_CAN1RST_Msk#defineRCC_APB1RSTR1_CAN2RST_Pos(26U)#defineRCC_APB1RSTR1_CAN2RST_Msk(0x1UL<<RCC_APB1RSTR1_CAN2RST_Pos)#defineRCC_APB1RSTR1_CAN2RSTRCC_APB1RSTR1_CAN2RST_Msk#defineRCC_APB1RSTR1_PWRRST_Pos(28U)#defineRCC_APB1RSTR1_PWRRST_Msk(0x1UL<<RCC_APB1RSTR1_PWRRST_Pos)#defineRCC_APB1RSTR1_PWRRSTRCC_APB1RSTR1_PWRRST_Msk#defineRCC_APB1RSTR1_DAC1RST_Pos(29U)#defineRCC_APB1RSTR1_DAC1RST_Msk(0x1UL<<RCC_APB1RSTR1_DAC1RST_Pos)#defineRCC_APB1RSTR1_DAC1RSTRCC_APB1RSTR1_DAC1RST_Msk#defineRCC_APB1RSTR1_OPAMPRST_Pos(30U)#defineRCC_APB1RSTR1_OPAMPRST_Msk(0x1UL<<RCC_APB1RSTR1_OPAMPRST_Pos)#defineRCC_APB1RSTR1_OPAMPRSTRCC_APB1RSTR1_OPAMPRST_Msk#defineRCC_APB1RSTR1_LPTIM1RST_Pos(31U)#defineRCC_APB1RSTR1_LPTIM1RST_Msk(0x1UL<<RCC_APB1RSTR1_LPTIM1RST_Pos)#defineRCC_APB1RSTR1_LPTIM1RSTRCC_APB1RSTR1_LPTIM1RST_Msk#defineRCC_APB1RSTR2_LPUART1RST_Pos(0U)#defineRCC_APB1RSTR2_LPUART1RST_Msk(0x1UL<<RCC_APB1RSTR2_LPUART1RST_Pos)#defineRCC_APB1RSTR2_LPUART1RSTRCC_APB1RSTR2_LPUART1RST_Msk#defineRCC_APB1RSTR2_I2C4RST_Pos(1U)#defineRCC_APB1RSTR2_I2C4RST_Msk(0x1UL<<RCC_APB1RSTR2_I2C4RST_Pos)#defineRCC_APB1RSTR2_I2C4RSTRCC_APB1RSTR2_I2C4RST_Msk#defineRCC_APB1RSTR2_SWPMI1RST_Pos(2U)#defineRCC_APB1RSTR2_SWPMI1RST_Msk(0x1UL<<RCC_APB1RSTR2_SWPMI1RST_Pos)#defineRCC_APB1RSTR2_SWPMI1RSTRCC_APB1RSTR2_SWPMI1RST_Msk#defineRCC_APB1RSTR2_LPTIM2RST_Pos(5U)#defineRCC_APB1RSTR2_LPTIM2RST_Msk(0x1UL<<RCC_APB1RSTR2_LPTIM2RST_Pos)#defineRCC_APB1RSTR2_LPTIM2RSTRCC_APB1RSTR2_LPTIM2RST_Msk#defineRCC_APB2RSTR_SYSCFGRST_Pos(0U)#defineRCC_APB2RSTR_SYSCFGRST_Msk(0x1UL<<RCC_APB2RSTR_SYSCFGRST_Pos)#defineRCC_APB2RSTR_SYSCFGRSTRCC_APB2RSTR_SYSCFGRST_Msk#defineRCC_APB2RSTR_SDMMC1RST_Pos(10U)#defineRCC_APB2RSTR_SDMMC1RST_Msk(0x1UL<<RCC_APB2RSTR_SDMMC1RST_Pos)#defineRCC_APB2RSTR_SDMMC1RSTRCC_APB2RSTR_SDMMC1RST_Msk#defineRCC_APB2RSTR_TIM1RST_Pos(11U)#defineRCC_APB2RSTR_TIM1RST_Msk(0x1UL<<RCC_APB2RSTR_TIM1RST_Pos)#defineRCC_APB2RSTR_TIM1RSTRCC_APB2RSTR_TIM1RST_Msk#defineRCC_APB2RSTR_SPI1RST_Pos(12U)#defineRCC_APB2RSTR_SPI1RST_Msk(0x1UL<<RCC_APB2RSTR_SPI1RST_Pos)#defineRCC_APB2RSTR_SPI1RSTRCC_APB2RSTR_SPI1RST_Msk#defineRCC_APB2RSTR_TIM8RST_Pos(13U)#defineRCC_APB2RSTR_TIM8RST_Msk(0x1UL<<RCC_APB2RSTR_TIM8RST_Pos)#defineRCC_APB2RSTR_TIM8RSTRCC_APB2RSTR_TIM8RST_Msk#defineRCC_APB2RSTR_USART1RST_Pos(14U)#defineRCC_APB2RSTR_USART1RST_Msk(0x1UL<<RCC_APB2RSTR_USART1RST_Pos)#defineRCC_APB2RSTR_USART1RSTRCC_APB2RSTR_USART1RST_Msk#defineRCC_APB2RSTR_TIM15RST_Pos(16U)#defineRCC_APB2RSTR_TIM15RST_Msk(0x1UL<<RCC_APB2RSTR_TIM15RST_Pos)#defineRCC_APB2RSTR_TIM15RSTRCC_APB2RSTR_TIM15RST_Msk#defineRCC_APB2RSTR_TIM16RST_Pos(17U)#defineRCC_APB2RSTR_TIM16RST_Msk(0x1UL<<RCC_APB2RSTR_TIM16RST_Pos)#defineRCC_APB2RSTR_TIM16RSTRCC_APB2RSTR_TIM16RST_Msk#defineRCC_APB2RSTR_TIM17RST_Pos(18U)#defineRCC_APB2RSTR_TIM17RST_Msk(0x1UL<<RCC_APB2RSTR_TIM17RST_Pos)#defineRCC_APB2RSTR_TIM17RSTRCC_APB2RSTR_TIM17RST_Msk#defineRCC_APB2RSTR_SAI1RST_Pos(21U)#defineRCC_APB2RSTR_SAI1RST_Msk(0x1UL<<RCC_APB2RSTR_SAI1RST_Pos)#defineRCC_APB2RSTR_SAI1RSTRCC_APB2RSTR_SAI1RST_Msk#defineRCC_APB2RSTR_SAI2RST_Pos(22U)#defineRCC_APB2RSTR_SAI2RST_Msk(0x1UL<<RCC_APB2RSTR_SAI2RST_Pos)#defineRCC_APB2RSTR_SAI2RSTRCC_APB2RSTR_SAI2RST_Msk#defineRCC_APB2RSTR_DFSDM1RST_Pos(24U)#defineRCC_APB2RSTR_DFSDM1RST_Msk(0x1UL<<RCC_APB2RSTR_DFSDM1RST_Pos)#defineRCC_APB2RSTR_DFSDM1RSTRCC_APB2RSTR_DFSDM1RST_Msk#defineRCC_AHB1ENR_DMA1EN_Pos(0U)#defineRCC_AHB1ENR_DMA1EN_Msk(0x1UL<<RCC_AHB1ENR_DMA1EN_Pos)#defineRCC_AHB1ENR_DMA1ENRCC_AHB1ENR_DMA1EN_Msk#defineRCC_AHB1ENR_DMA2EN_Pos(1U)#defineRCC_AHB1ENR_DMA2EN_Msk(0x1UL<<RCC_AHB1ENR_DMA2EN_Pos)#defineRCC_AHB1ENR_DMA2ENRCC_AHB1ENR_DMA2EN_Msk#defineRCC_AHB1ENR_FLASHEN_Pos(8U)#defineRCC_AHB1ENR_FLASHEN_Msk(0x1UL<<RCC_AHB1ENR_FLASHEN_Pos)#defineRCC_AHB1ENR_FLASHENRCC_AHB1ENR_FLASHEN_Msk#defineRCC_AHB1ENR_CRCEN_Pos(12U)#defineRCC_AHB1ENR_CRCEN_Msk(0x1UL<<RCC_AHB1ENR_CRCEN_Pos)#defineRCC_AHB1ENR_CRCENRCC_AHB1ENR_CRCEN_Msk#defineRCC_AHB1ENR_TSCEN_Pos(16U)#defineRCC_AHB1ENR_TSCEN_Msk(0x1UL<<RCC_AHB1ENR_TSCEN_Pos)#defineRCC_AHB1ENR_TSCENRCC_AHB1ENR_TSCEN_Msk#defineRCC_AHB1ENR_DMA2DEN_Pos(17U)#defineRCC_AHB1ENR_DMA2DEN_Msk(0x1UL<<RCC_AHB1ENR_DMA2DEN_Pos)#defineRCC_AHB1ENR_DMA2DENRCC_AHB1ENR_DMA2DEN_Msk#defineRCC_AHB2ENR_GPIOAEN_Pos(0U)#defineRCC_AHB2ENR_GPIOAEN_Msk(0x1UL<<RCC_AHB2ENR_GPIOAEN_Pos)#defineRCC_AHB2ENR_GPIOAENRCC_AHB2ENR_GPIOAEN_Msk#defineRCC_AHB2ENR_GPIOBEN_Pos(1U)#defineRCC_AHB2ENR_GPIOBEN_Msk(0x1UL<<RCC_AHB2ENR_GPIOBEN_Pos)#defineRCC_AHB2ENR_GPIOBENRCC_AHB2ENR_GPIOBEN_Msk#defineRCC_AHB2ENR_GPIOCEN_Pos(2U)#defineRCC_AHB2ENR_GPIOCEN_Msk(0x1UL<<RCC_AHB2ENR_GPIOCEN_Pos)#defineRCC_AHB2ENR_GPIOCENRCC_AHB2ENR_GPIOCEN_Msk#defineRCC_AHB2ENR_GPIODEN_Pos(3U)#defineRCC_AHB2ENR_GPIODEN_Msk(0x1UL<<RCC_AHB2ENR_GPIODEN_Pos)#defineRCC_AHB2ENR_GPIODENRCC_AHB2ENR_GPIODEN_Msk#defineRCC_AHB2ENR_GPIOEEN_Pos(4U)#defineRCC_AHB2ENR_GPIOEEN_Msk(0x1UL<<RCC_AHB2ENR_GPIOEEN_Pos)#defineRCC_AHB2ENR_GPIOEENRCC_AHB2ENR_GPIOEEN_Msk#defineRCC_AHB2ENR_GPIOFEN_Pos(5U)#defineRCC_AHB2ENR_GPIOFEN_Msk(0x1UL<<RCC_AHB2ENR_GPIOFEN_Pos)#defineRCC_AHB2ENR_GPIOFENRCC_AHB2ENR_GPIOFEN_Msk#defineRCC_AHB2ENR_GPIOGEN_Pos(6U)#defineRCC_AHB2ENR_GPIOGEN_Msk(0x1UL<<RCC_AHB2ENR_GPIOGEN_Pos)#defineRCC_AHB2ENR_GPIOGENRCC_AHB2ENR_GPIOGEN_Msk#defineRCC_AHB2ENR_GPIOHEN_Pos(7U)#defineRCC_AHB2ENR_GPIOHEN_Msk(0x1UL<<RCC_AHB2ENR_GPIOHEN_Pos)#defineRCC_AHB2ENR_GPIOHENRCC_AHB2ENR_GPIOHEN_Msk#defineRCC_AHB2ENR_GPIOIEN_Pos(8U)#defineRCC_AHB2ENR_GPIOIEN_Msk(0x1UL<<RCC_AHB2ENR_GPIOIEN_Pos)#defineRCC_AHB2ENR_GPIOIENRCC_AHB2ENR_GPIOIEN_Msk#defineRCC_AHB2ENR_OTGFSEN_Pos(12U)#defineRCC_AHB2ENR_OTGFSEN_Msk(0x1UL<<RCC_AHB2ENR_OTGFSEN_Pos)#defineRCC_AHB2ENR_OTGFSENRCC_AHB2ENR_OTGFSEN_Msk#defineRCC_AHB2ENR_ADCEN_Pos(13U)#defineRCC_AHB2ENR_ADCEN_Msk(0x1UL<<RCC_AHB2ENR_ADCEN_Pos)#defineRCC_AHB2ENR_ADCENRCC_AHB2ENR_ADCEN_Msk#defineRCC_AHB2ENR_DCMIEN_Pos(14U)#defineRCC_AHB2ENR_DCMIEN_Msk(0x1UL<<RCC_AHB2ENR_DCMIEN_Pos)#defineRCC_AHB2ENR_DCMIENRCC_AHB2ENR_DCMIEN_Msk#defineRCC_AHB2ENR_RNGEN_Pos(18U)#defineRCC_AHB2ENR_RNGEN_Msk(0x1UL<<RCC_AHB2ENR_RNGEN_Pos)#defineRCC_AHB2ENR_RNGENRCC_AHB2ENR_RNGEN_Msk#defineRCC_AHB3ENR_FMCEN_Pos(0U)#defineRCC_AHB3ENR_FMCEN_Msk(0x1UL<<RCC_AHB3ENR_FMCEN_Pos)#defineRCC_AHB3ENR_FMCENRCC_AHB3ENR_FMCEN_Msk#defineRCC_AHB3ENR_QSPIEN_Pos(8U)#defineRCC_AHB3ENR_QSPIEN_Msk(0x1UL<<RCC_AHB3ENR_QSPIEN_Pos)#defineRCC_AHB3ENR_QSPIENRCC_AHB3ENR_QSPIEN_Msk#defineRCC_APB1ENR1_TIM2EN_Pos(0U)#defineRCC_APB1ENR1_TIM2EN_Msk(0x1UL<<RCC_APB1ENR1_TIM2EN_Pos)#defineRCC_APB1ENR1_TIM2ENRCC_APB1ENR1_TIM2EN_Msk#defineRCC_APB1ENR1_TIM3EN_Pos(1U)#defineRCC_APB1ENR1_TIM3EN_Msk(0x1UL<<RCC_APB1ENR1_TIM3EN_Pos)#defineRCC_APB1ENR1_TIM3ENRCC_APB1ENR1_TIM3EN_Msk#defineRCC_APB1ENR1_TIM4EN_Pos(2U)#defineRCC_APB1ENR1_TIM4EN_Msk(0x1UL<<RCC_APB1ENR1_TIM4EN_Pos)#defineRCC_APB1ENR1_TIM4ENRCC_APB1ENR1_TIM4EN_Msk#defineRCC_APB1ENR1_TIM5EN_Pos(3U)#defineRCC_APB1ENR1_TIM5EN_Msk(0x1UL<<RCC_APB1ENR1_TIM5EN_Pos)#defineRCC_APB1ENR1_TIM5ENRCC_APB1ENR1_TIM5EN_Msk#defineRCC_APB1ENR1_TIM6EN_Pos(4U)#defineRCC_APB1ENR1_TIM6EN_Msk(0x1UL<<RCC_APB1ENR1_TIM6EN_Pos)#defineRCC_APB1ENR1_TIM6ENRCC_APB1ENR1_TIM6EN_Msk#defineRCC_APB1ENR1_TIM7EN_Pos(5U)#defineRCC_APB1ENR1_TIM7EN_Msk(0x1UL<<RCC_APB1ENR1_TIM7EN_Pos)#defineRCC_APB1ENR1_TIM7ENRCC_APB1ENR1_TIM7EN_Msk#defineRCC_APB1ENR1_LCDEN_Pos(9U)#defineRCC_APB1ENR1_LCDEN_Msk(0x1UL<<RCC_APB1ENR1_LCDEN_Pos)#defineRCC_APB1ENR1_LCDENRCC_APB1ENR1_LCDEN_Msk#defineRCC_APB1ENR1_RTCAPBEN_Pos(10U)#defineRCC_APB1ENR1_RTCAPBEN_Msk(0x1UL<<RCC_APB1ENR1_RTCAPBEN_Pos)#defineRCC_APB1ENR1_RTCAPBENRCC_APB1ENR1_RTCAPBEN_Msk#defineRCC_APB1ENR1_WWDGEN_Pos(11U)#defineRCC_APB1ENR1_WWDGEN_Msk(0x1UL<<RCC_APB1ENR1_WWDGEN_Pos)#defineRCC_APB1ENR1_WWDGENRCC_APB1ENR1_WWDGEN_Msk#defineRCC_APB1ENR1_SPI2EN_Pos(14U)#defineRCC_APB1ENR1_SPI2EN_Msk(0x1UL<<RCC_APB1ENR1_SPI2EN_Pos)#defineRCC_APB1ENR1_SPI2ENRCC_APB1ENR1_SPI2EN_Msk#defineRCC_APB1ENR1_SPI3EN_Pos(15U)#defineRCC_APB1ENR1_SPI3EN_Msk(0x1UL<<RCC_APB1ENR1_SPI3EN_Pos)#defineRCC_APB1ENR1_SPI3ENRCC_APB1ENR1_SPI3EN_Msk#defineRCC_APB1ENR1_USART2EN_Pos(17U)#defineRCC_APB1ENR1_USART2EN_Msk(0x1UL<<RCC_APB1ENR1_USART2EN_Pos)#defineRCC_APB1ENR1_USART2ENRCC_APB1ENR1_USART2EN_Msk#defineRCC_APB1ENR1_USART3EN_Pos(18U)#defineRCC_APB1ENR1_USART3EN_Msk(0x1UL<<RCC_APB1ENR1_USART3EN_Pos)#defineRCC_APB1ENR1_USART3ENRCC_APB1ENR1_USART3EN_Msk#defineRCC_APB1ENR1_UART4EN_Pos(19U)#defineRCC_APB1ENR1_UART4EN_Msk(0x1UL<<RCC_APB1ENR1_UART4EN_Pos)#defineRCC_APB1ENR1_UART4ENRCC_APB1ENR1_UART4EN_Msk#defineRCC_APB1ENR1_UART5EN_Pos(20U)#defineRCC_APB1ENR1_UART5EN_Msk(0x1UL<<RCC_APB1ENR1_UART5EN_Pos)#defineRCC_APB1ENR1_UART5ENRCC_APB1ENR1_UART5EN_Msk#defineRCC_APB1ENR1_I2C1EN_Pos(21U)#defineRCC_APB1ENR1_I2C1EN_Msk(0x1UL<<RCC_APB1ENR1_I2C1EN_Pos)#defineRCC_APB1ENR1_I2C1ENRCC_APB1ENR1_I2C1EN_Msk#defineRCC_APB1ENR1_I2C2EN_Pos(22U)#defineRCC_APB1ENR1_I2C2EN_Msk(0x1UL<<RCC_APB1ENR1_I2C2EN_Pos)#defineRCC_APB1ENR1_I2C2ENRCC_APB1ENR1_I2C2EN_Msk#defineRCC_APB1ENR1_I2C3EN_Pos(23U)#defineRCC_APB1ENR1_I2C3EN_Msk(0x1UL<<RCC_APB1ENR1_I2C3EN_Pos)#defineRCC_APB1ENR1_I2C3ENRCC_APB1ENR1_I2C3EN_Msk#defineRCC_APB1ENR1_CRSEN_Pos(24U)#defineRCC_APB1ENR1_CRSEN_Msk(0x1UL<<RCC_APB1ENR1_CRSEN_Pos)#defineRCC_APB1ENR1_CRSENRCC_APB1ENR1_CRSEN_Msk#defineRCC_APB1ENR1_CAN1EN_Pos(25U)#defineRCC_APB1ENR1_CAN1EN_Msk(0x1UL<<RCC_APB1ENR1_CAN1EN_Pos)#defineRCC_APB1ENR1_CAN1ENRCC_APB1ENR1_CAN1EN_Msk#defineRCC_APB1ENR1_CAN2EN_Pos(26U)#defineRCC_APB1ENR1_CAN2EN_Msk(0x1UL<<RCC_APB1ENR1_CAN2EN_Pos)#defineRCC_APB1ENR1_CAN2ENRCC_APB1ENR1_CAN2EN_Msk#defineRCC_APB1ENR1_PWREN_Pos(28U)#defineRCC_APB1ENR1_PWREN_Msk(0x1UL<<RCC_APB1ENR1_PWREN_Pos)#defineRCC_APB1ENR1_PWRENRCC_APB1ENR1_PWREN_Msk#defineRCC_APB1ENR1_DAC1EN_Pos(29U)#defineRCC_APB1ENR1_DAC1EN_Msk(0x1UL<<RCC_APB1ENR1_DAC1EN_Pos)#defineRCC_APB1ENR1_DAC1ENRCC_APB1ENR1_DAC1EN_Msk#defineRCC_APB1ENR1_OPAMPEN_Pos(30U)#defineRCC_APB1ENR1_OPAMPEN_Msk(0x1UL<<RCC_APB1ENR1_OPAMPEN_Pos)#defineRCC_APB1ENR1_OPAMPENRCC_APB1ENR1_OPAMPEN_Msk#defineRCC_APB1ENR1_LPTIM1EN_Pos(31U)#defineRCC_APB1ENR1_LPTIM1EN_Msk(0x1UL<<RCC_APB1ENR1_LPTIM1EN_Pos)#defineRCC_APB1ENR1_LPTIM1ENRCC_APB1ENR1_LPTIM1EN_Msk#defineRCC_APB1ENR2_LPUART1EN_Pos(0U)#defineRCC_APB1ENR2_LPUART1EN_Msk(0x1UL<<RCC_APB1ENR2_LPUART1EN_Pos)#defineRCC_APB1ENR2_LPUART1ENRCC_APB1ENR2_LPUART1EN_Msk#defineRCC_APB1ENR2_I2C4EN_Pos(1U)#defineRCC_APB1ENR2_I2C4EN_Msk(0x1UL<<RCC_APB1ENR2_I2C4EN_Pos)#defineRCC_APB1ENR2_I2C4ENRCC_APB1ENR2_I2C4EN_Msk#defineRCC_APB1ENR2_SWPMI1EN_Pos(2U)#defineRCC_APB1ENR2_SWPMI1EN_Msk(0x1UL<<RCC_APB1ENR2_SWPMI1EN_Pos)#defineRCC_APB1ENR2_SWPMI1ENRCC_APB1ENR2_SWPMI1EN_Msk#defineRCC_APB1ENR2_LPTIM2EN_Pos(5U)#defineRCC_APB1ENR2_LPTIM2EN_Msk(0x1UL<<RCC_APB1ENR2_LPTIM2EN_Pos)#defineRCC_APB1ENR2_LPTIM2ENRCC_APB1ENR2_LPTIM2EN_Msk#defineRCC_APB2ENR_SYSCFGEN_Pos(0U)#defineRCC_APB2ENR_SYSCFGEN_Msk(0x1UL<<RCC_APB2ENR_SYSCFGEN_Pos)#defineRCC_APB2ENR_SYSCFGENRCC_APB2ENR_SYSCFGEN_Msk#defineRCC_APB2ENR_FWEN_Pos(7U)#defineRCC_APB2ENR_FWEN_Msk(0x1UL<<RCC_APB2ENR_FWEN_Pos)#defineRCC_APB2ENR_FWENRCC_APB2ENR_FWEN_Msk#defineRCC_APB2ENR_SDMMC1EN_Pos(10U)#defineRCC_APB2ENR_SDMMC1EN_Msk(0x1UL<<RCC_APB2ENR_SDMMC1EN_Pos)#defineRCC_APB2ENR_SDMMC1ENRCC_APB2ENR_SDMMC1EN_Msk#defineRCC_APB2ENR_TIM1EN_Pos(11U)#defineRCC_APB2ENR_TIM1EN_Msk(0x1UL<<RCC_APB2ENR_TIM1EN_Pos)#defineRCC_APB2ENR_TIM1ENRCC_APB2ENR_TIM1EN_Msk#defineRCC_APB2ENR_SPI1EN_Pos(12U)#defineRCC_APB2ENR_SPI1EN_Msk(0x1UL<<RCC_APB2ENR_SPI1EN_Pos)#defineRCC_APB2ENR_SPI1ENRCC_APB2ENR_SPI1EN_Msk#defineRCC_APB2ENR_TIM8EN_Pos(13U)#defineRCC_APB2ENR_TIM8EN_Msk(0x1UL<<RCC_APB2ENR_TIM8EN_Pos)#defineRCC_APB2ENR_TIM8ENRCC_APB2ENR_TIM8EN_Msk#defineRCC_APB2ENR_USART1EN_Pos(14U)#defineRCC_APB2ENR_USART1EN_Msk(0x1UL<<RCC_APB2ENR_USART1EN_Pos)#defineRCC_APB2ENR_USART1ENRCC_APB2ENR_USART1EN_Msk#defineRCC_APB2ENR_TIM15EN_Pos(16U)#defineRCC_APB2ENR_TIM15EN_Msk(0x1UL<<RCC_APB2ENR_TIM15EN_Pos)#defineRCC_APB2ENR_TIM15ENRCC_APB2ENR_TIM15EN_Msk#defineRCC_APB2ENR_TIM16EN_Pos(17U)#defineRCC_APB2ENR_TIM16EN_Msk(0x1UL<<RCC_APB2ENR_TIM16EN_Pos)#defineRCC_APB2ENR_TIM16ENRCC_APB2ENR_TIM16EN_Msk#defineRCC_APB2ENR_TIM17EN_Pos(18U)#defineRCC_APB2ENR_TIM17EN_Msk(0x1UL<<RCC_APB2ENR_TIM17EN_Pos)#defineRCC_APB2ENR_TIM17ENRCC_APB2ENR_TIM17EN_Msk#defineRCC_APB2ENR_SAI1EN_Pos(21U)#defineRCC_APB2ENR_SAI1EN_Msk(0x1UL<<RCC_APB2ENR_SAI1EN_Pos)#defineRCC_APB2ENR_SAI1ENRCC_APB2ENR_SAI1EN_Msk#defineRCC_APB2ENR_SAI2EN_Pos(22U)#defineRCC_APB2ENR_SAI2EN_Msk(0x1UL<<RCC_APB2ENR_SAI2EN_Pos)#defineRCC_APB2ENR_SAI2ENRCC_APB2ENR_SAI2EN_Msk#defineRCC_APB2ENR_DFSDM1EN_Pos(24U)#defineRCC_APB2ENR_DFSDM1EN_Msk(0x1UL<<RCC_APB2ENR_DFSDM1EN_Pos)#defineRCC_APB2ENR_DFSDM1ENRCC_APB2ENR_DFSDM1EN_Msk#defineRCC_AHB1SMENR_DMA1SMEN_Pos(0U)#defineRCC_AHB1SMENR_DMA1SMEN_Msk(0x1UL<<RCC_AHB1SMENR_DMA1SMEN_Pos)#defineRCC_AHB1SMENR_DMA1SMENRCC_AHB1SMENR_DMA1SMEN_Msk#defineRCC_AHB1SMENR_DMA2SMEN_Pos(1U)#defineRCC_AHB1SMENR_DMA2SMEN_Msk(0x1UL<<RCC_AHB1SMENR_DMA2SMEN_Pos)#defineRCC_AHB1SMENR_DMA2SMENRCC_AHB1SMENR_DMA2SMEN_Msk#defineRCC_AHB1SMENR_FLASHSMEN_Pos(8U)#defineRCC_AHB1SMENR_FLASHSMEN_Msk(0x1UL<<RCC_AHB1SMENR_FLASHSMEN_Pos)#defineRCC_AHB1SMENR_FLASHSMENRCC_AHB1SMENR_FLASHSMEN_Msk#defineRCC_AHB1SMENR_SRAM1SMEN_Pos(9U)#defineRCC_AHB1SMENR_SRAM1SMEN_Msk(0x1UL<<RCC_AHB1SMENR_SRAM1SMEN_Pos)#defineRCC_AHB1SMENR_SRAM1SMENRCC_AHB1SMENR_SRAM1SMEN_Msk#defineRCC_AHB1SMENR_CRCSMEN_Pos(12U)#defineRCC_AHB1SMENR_CRCSMEN_Msk(0x1UL<<RCC_AHB1SMENR_CRCSMEN_Pos)#defineRCC_AHB1SMENR_CRCSMENRCC_AHB1SMENR_CRCSMEN_Msk#defineRCC_AHB1SMENR_TSCSMEN_Pos(16U)#defineRCC_AHB1SMENR_TSCSMEN_Msk(0x1UL<<RCC_AHB1SMENR_TSCSMEN_Pos)#defineRCC_AHB1SMENR_TSCSMENRCC_AHB1SMENR_TSCSMEN_Msk#defineRCC_AHB1SMENR_DMA2DSMEN_Pos(17U)#defineRCC_AHB1SMENR_DMA2DSMEN_Msk(0x1UL<<RCC_AHB1SMENR_DMA2DSMEN_Pos)#defineRCC_AHB1SMENR_DMA2DSMENRCC_AHB1SMENR_DMA2DSMEN_Msk#defineRCC_AHB2SMENR_GPIOASMEN_Pos(0U)#defineRCC_AHB2SMENR_GPIOASMEN_Msk(0x1UL<<RCC_AHB2SMENR_GPIOASMEN_Pos)#defineRCC_AHB2SMENR_GPIOASMENRCC_AHB2SMENR_GPIOASMEN_Msk#defineRCC_AHB2SMENR_GPIOBSMEN_Pos(1U)#defineRCC_AHB2SMENR_GPIOBSMEN_Msk(0x1UL<<RCC_AHB2SMENR_GPIOBSMEN_Pos)#defineRCC_AHB2SMENR_GPIOBSMENRCC_AHB2SMENR_GPIOBSMEN_Msk#defineRCC_AHB2SMENR_GPIOCSMEN_Pos(2U)#defineRCC_AHB2SMENR_GPIOCSMEN_Msk(0x1UL<<RCC_AHB2SMENR_GPIOCSMEN_Pos)#defineRCC_AHB2SMENR_GPIOCSMENRCC_AHB2SMENR_GPIOCSMEN_Msk#defineRCC_AHB2SMENR_GPIODSMEN_Pos(3U)#defineRCC_AHB2SMENR_GPIODSMEN_Msk(0x1UL<<RCC_AHB2SMENR_GPIODSMEN_Pos)#defineRCC_AHB2SMENR_GPIODSMENRCC_AHB2SMENR_GPIODSMEN_Msk#defineRCC_AHB2SMENR_GPIOESMEN_Pos(4U)#defineRCC_AHB2SMENR_GPIOESMEN_Msk(0x1UL<<RCC_AHB2SMENR_GPIOESMEN_Pos)#defineRCC_AHB2SMENR_GPIOESMENRCC_AHB2SMENR_GPIOESMEN_Msk#defineRCC_AHB2SMENR_GPIOFSMEN_Pos(5U)#defineRCC_AHB2SMENR_GPIOFSMEN_Msk(0x1UL<<RCC_AHB2SMENR_GPIOFSMEN_Pos)#defineRCC_AHB2SMENR_GPIOFSMENRCC_AHB2SMENR_GPIOFSMEN_Msk#defineRCC_AHB2SMENR_GPIOGSMEN_Pos(6U)#defineRCC_AHB2SMENR_GPIOGSMEN_Msk(0x1UL<<RCC_AHB2SMENR_GPIOGSMEN_Pos)#defineRCC_AHB2SMENR_GPIOGSMENRCC_AHB2SMENR_GPIOGSMEN_Msk#defineRCC_AHB2SMENR_GPIOHSMEN_Pos(7U)#defineRCC_AHB2SMENR_GPIOHSMEN_Msk(0x1UL<<RCC_AHB2SMENR_GPIOHSMEN_Pos)#defineRCC_AHB2SMENR_GPIOHSMENRCC_AHB2SMENR_GPIOHSMEN_Msk#defineRCC_AHB2SMENR_GPIOISMEN_Pos(8U)#defineRCC_AHB2SMENR_GPIOISMEN_Msk(0x1UL<<RCC_AHB2SMENR_GPIOISMEN_Pos)#defineRCC_AHB2SMENR_GPIOISMENRCC_AHB2SMENR_GPIOISMEN_Msk#defineRCC_AHB2SMENR_SRAM2SMEN_Pos(9U)#defineRCC_AHB2SMENR_SRAM2SMEN_Msk(0x1UL<<RCC_AHB2SMENR_SRAM2SMEN_Pos)#defineRCC_AHB2SMENR_SRAM2SMENRCC_AHB2SMENR_SRAM2SMEN_Msk#defineRCC_AHB2SMENR_OTGFSSMEN_Pos(12U)#defineRCC_AHB2SMENR_OTGFSSMEN_Msk(0x1UL<<RCC_AHB2SMENR_OTGFSSMEN_Pos)#defineRCC_AHB2SMENR_OTGFSSMENRCC_AHB2SMENR_OTGFSSMEN_Msk#defineRCC_AHB2SMENR_ADCSMEN_Pos(13U)#defineRCC_AHB2SMENR_ADCSMEN_Msk(0x1UL<<RCC_AHB2SMENR_ADCSMEN_Pos)#defineRCC_AHB2SMENR_ADCSMENRCC_AHB2SMENR_ADCSMEN_Msk#defineRCC_AHB2SMENR_DCMISMEN_Pos(14U)#defineRCC_AHB2SMENR_DCMISMEN_Msk(0x1UL<<RCC_AHB2SMENR_DCMISMEN_Pos)#defineRCC_AHB2SMENR_DCMISMENRCC_AHB2SMENR_DCMISMEN_Msk#defineRCC_AHB2SMENR_RNGSMEN_Pos(18U)#defineRCC_AHB2SMENR_RNGSMEN_Msk(0x1UL<<RCC_AHB2SMENR_RNGSMEN_Pos)#defineRCC_AHB2SMENR_RNGSMENRCC_AHB2SMENR_RNGSMEN_Msk#defineRCC_AHB3SMENR_FMCSMEN_Pos(0U)#defineRCC_AHB3SMENR_FMCSMEN_Msk(0x1UL<<RCC_AHB3SMENR_FMCSMEN_Pos)#defineRCC_AHB3SMENR_FMCSMENRCC_AHB3SMENR_FMCSMEN_Msk#defineRCC_AHB3SMENR_QSPISMEN_Pos(8U)#defineRCC_AHB3SMENR_QSPISMEN_Msk(0x1UL<<RCC_AHB3SMENR_QSPISMEN_Pos)#defineRCC_AHB3SMENR_QSPISMENRCC_AHB3SMENR_QSPISMEN_Msk#defineRCC_APB1SMENR1_TIM2SMEN_Pos(0U)#defineRCC_APB1SMENR1_TIM2SMEN_Msk(0x1UL<<RCC_APB1SMENR1_TIM2SMEN_Pos)#defineRCC_APB1SMENR1_TIM2SMENRCC_APB1SMENR1_TIM2SMEN_Msk#defineRCC_APB1SMENR1_TIM3SMEN_Pos(1U)#defineRCC_APB1SMENR1_TIM3SMEN_Msk(0x1UL<<RCC_APB1SMENR1_TIM3SMEN_Pos)#defineRCC_APB1SMENR1_TIM3SMENRCC_APB1SMENR1_TIM3SMEN_Msk#defineRCC_APB1SMENR1_TIM4SMEN_Pos(2U)#defineRCC_APB1SMENR1_TIM4SMEN_Msk(0x1UL<<RCC_APB1SMENR1_TIM4SMEN_Pos)#defineRCC_APB1SMENR1_TIM4SMENRCC_APB1SMENR1_TIM4SMEN_Msk#defineRCC_APB1SMENR1_TIM5SMEN_Pos(3U)#defineRCC_APB1SMENR1_TIM5SMEN_Msk(0x1UL<<RCC_APB1SMENR1_TIM5SMEN_Pos)#defineRCC_APB1SMENR1_TIM5SMENRCC_APB1SMENR1_TIM5SMEN_Msk#defineRCC_APB1SMENR1_TIM6SMEN_Pos(4U)#defineRCC_APB1SMENR1_TIM6SMEN_Msk(0x1UL<<RCC_APB1SMENR1_TIM6SMEN_Pos)#defineRCC_APB1SMENR1_TIM6SMENRCC_APB1SMENR1_TIM6SMEN_Msk#defineRCC_APB1SMENR1_TIM7SMEN_Pos(5U)#defineRCC_APB1SMENR1_TIM7SMEN_Msk(0x1UL<<RCC_APB1SMENR1_TIM7SMEN_Pos)#defineRCC_APB1SMENR1_TIM7SMENRCC_APB1SMENR1_TIM7SMEN_Msk#defineRCC_APB1SMENR1_LCDSMEN_Pos(9U)#defineRCC_APB1SMENR1_LCDSMEN_Msk(0x1UL<<RCC_APB1SMENR1_LCDSMEN_Pos)#defineRCC_APB1SMENR1_LCDSMENRCC_APB1SMENR1_LCDSMEN_Msk#defineRCC_APB1SMENR1_RTCAPBSMEN_Pos(10U)#defineRCC_APB1SMENR1_RTCAPBSMEN_Msk(0x1UL<<RCC_APB1SMENR1_RTCAPBSMEN_Pos)#defineRCC_APB1SMENR1_RTCAPBSMENRCC_APB1SMENR1_RTCAPBSMEN_Msk#defineRCC_APB1SMENR1_WWDGSMEN_Pos(11U)#defineRCC_APB1SMENR1_WWDGSMEN_Msk(0x1UL<<RCC_APB1SMENR1_WWDGSMEN_Pos)#defineRCC_APB1SMENR1_WWDGSMENRCC_APB1SMENR1_WWDGSMEN_Msk#defineRCC_APB1SMENR1_SPI2SMEN_Pos(14U)#defineRCC_APB1SMENR1_SPI2SMEN_Msk(0x1UL<<RCC_APB1SMENR1_SPI2SMEN_Pos)#defineRCC_APB1SMENR1_SPI2SMENRCC_APB1SMENR1_SPI2SMEN_Msk#defineRCC_APB1SMENR1_SPI3SMEN_Pos(15U)#defineRCC_APB1SMENR1_SPI3SMEN_Msk(0x1UL<<RCC_APB1SMENR1_SPI3SMEN_Pos)#defineRCC_APB1SMENR1_SPI3SMENRCC_APB1SMENR1_SPI3SMEN_Msk#defineRCC_APB1SMENR1_USART2SMEN_Pos(17U)#defineRCC_APB1SMENR1_USART2SMEN_Msk(0x1UL<<RCC_APB1SMENR1_USART2SMEN_Pos)#defineRCC_APB1SMENR1_USART2SMENRCC_APB1SMENR1_USART2SMEN_Msk#defineRCC_APB1SMENR1_USART3SMEN_Pos(18U)#defineRCC_APB1SMENR1_USART3SMEN_Msk(0x1UL<<RCC_APB1SMENR1_USART3SMEN_Pos)#defineRCC_APB1SMENR1_USART3SMENRCC_APB1SMENR1_USART3SMEN_Msk#defineRCC_APB1SMENR1_UART4SMEN_Pos(19U)#defineRCC_APB1SMENR1_UART4SMEN_Msk(0x1UL<<RCC_APB1SMENR1_UART4SMEN_Pos)#defineRCC_APB1SMENR1_UART4SMENRCC_APB1SMENR1_UART4SMEN_Msk#defineRCC_APB1SMENR1_UART5SMEN_Pos(20U)#defineRCC_APB1SMENR1_UART5SMEN_Msk(0x1UL<<RCC_APB1SMENR1_UART5SMEN_Pos)#defineRCC_APB1SMENR1_UART5SMENRCC_APB1SMENR1_UART5SMEN_Msk#defineRCC_APB1SMENR1_I2C1SMEN_Pos(21U)#defineRCC_APB1SMENR1_I2C1SMEN_Msk(0x1UL<<RCC_APB1SMENR1_I2C1SMEN_Pos)#defineRCC_APB1SMENR1_I2C1SMENRCC_APB1SMENR1_I2C1SMEN_Msk#defineRCC_APB1SMENR1_I2C2SMEN_Pos(22U)#defineRCC_APB1SMENR1_I2C2SMEN_Msk(0x1UL<<RCC_APB1SMENR1_I2C2SMEN_Pos)#defineRCC_APB1SMENR1_I2C2SMENRCC_APB1SMENR1_I2C2SMEN_Msk#defineRCC_APB1SMENR1_I2C3SMEN_Pos(23U)#defineRCC_APB1SMENR1_I2C3SMEN_Msk(0x1UL<<RCC_APB1SMENR1_I2C3SMEN_Pos)#defineRCC_APB1SMENR1_I2C3SMENRCC_APB1SMENR1_I2C3SMEN_Msk#defineRCC_APB1SMENR1_CRSSMEN_Pos(24U)#defineRCC_APB1SMENR1_CRSSMEN_Msk(0x1UL<<RCC_APB1SMENR1_CRSSMEN_Pos)#defineRCC_APB1SMENR1_CRSSMENRCC_APB1SMENR1_CRSSMEN_Msk#defineRCC_APB1SMENR1_CAN1SMEN_Pos(25U)#defineRCC_APB1SMENR1_CAN1SMEN_Msk(0x1UL<<RCC_APB1SMENR1_CAN1SMEN_Pos)#defineRCC_APB1SMENR1_CAN1SMENRCC_APB1SMENR1_CAN1SMEN_Msk#defineRCC_APB1SMENR1_CAN2SMEN_Pos(26U)#defineRCC_APB1SMENR1_CAN2SMEN_Msk(0x1UL<<RCC_APB1SMENR1_CAN2SMEN_Pos)#defineRCC_APB1SMENR1_CAN2SMENRCC_APB1SMENR1_CAN2SMEN_Msk#defineRCC_APB1SMENR1_PWRSMEN_Pos(28U)#defineRCC_APB1SMENR1_PWRSMEN_Msk(0x1UL<<RCC_APB1SMENR1_PWRSMEN_Pos)#defineRCC_APB1SMENR1_PWRSMENRCC_APB1SMENR1_PWRSMEN_Msk#defineRCC_APB1SMENR1_DAC1SMEN_Pos(29U)#defineRCC_APB1SMENR1_DAC1SMEN_Msk(0x1UL<<RCC_APB1SMENR1_DAC1SMEN_Pos)#defineRCC_APB1SMENR1_DAC1SMENRCC_APB1SMENR1_DAC1SMEN_Msk#defineRCC_APB1SMENR1_OPAMPSMEN_Pos(30U)#defineRCC_APB1SMENR1_OPAMPSMEN_Msk(0x1UL<<RCC_APB1SMENR1_OPAMPSMEN_Pos)#defineRCC_APB1SMENR1_OPAMPSMENRCC_APB1SMENR1_OPAMPSMEN_Msk#defineRCC_APB1SMENR1_LPTIM1SMEN_Pos(31U)#defineRCC_APB1SMENR1_LPTIM1SMEN_Msk(0x1UL<<RCC_APB1SMENR1_LPTIM1SMEN_Pos)#defineRCC_APB1SMENR1_LPTIM1SMENRCC_APB1SMENR1_LPTIM1SMEN_Msk#defineRCC_APB1SMENR2_LPUART1SMEN_Pos(0U)#defineRCC_APB1SMENR2_LPUART1SMEN_Msk(0x1UL<<RCC_APB1SMENR2_LPUART1SMEN_Pos)#defineRCC_APB1SMENR2_LPUART1SMENRCC_APB1SMENR2_LPUART1SMEN_Msk#defineRCC_APB1SMENR2_I2C4SMEN_Pos(1U)#defineRCC_APB1SMENR2_I2C4SMEN_Msk(0x1UL<<RCC_APB1SMENR2_I2C4SMEN_Pos)#defineRCC_APB1SMENR2_I2C4SMENRCC_APB1SMENR2_I2C4SMEN_Msk#defineRCC_APB1SMENR2_SWPMI1SMEN_Pos(2U)#defineRCC_APB1SMENR2_SWPMI1SMEN_Msk(0x1UL<<RCC_APB1SMENR2_SWPMI1SMEN_Pos)#defineRCC_APB1SMENR2_SWPMI1SMENRCC_APB1SMENR2_SWPMI1SMEN_Msk#defineRCC_APB1SMENR2_LPTIM2SMEN_Pos(5U)#defineRCC_APB1SMENR2_LPTIM2SMEN_Msk(0x1UL<<RCC_APB1SMENR2_LPTIM2SMEN_Pos)#defineRCC_APB1SMENR2_LPTIM2SMENRCC_APB1SMENR2_LPTIM2SMEN_Msk#defineRCC_APB2SMENR_SYSCFGSMEN_Pos(0U)#defineRCC_APB2SMENR_SYSCFGSMEN_Msk(0x1UL<<RCC_APB2SMENR_SYSCFGSMEN_Pos)#defineRCC_APB2SMENR_SYSCFGSMENRCC_APB2SMENR_SYSCFGSMEN_Msk#defineRCC_APB2SMENR_SDMMC1SMEN_Pos(10U)#defineRCC_APB2SMENR_SDMMC1SMEN_Msk(0x1UL<<RCC_APB2SMENR_SDMMC1SMEN_Pos)#defineRCC_APB2SMENR_SDMMC1SMENRCC_APB2SMENR_SDMMC1SMEN_Msk#defineRCC_APB2SMENR_TIM1SMEN_Pos(11U)#defineRCC_APB2SMENR_TIM1SMEN_Msk(0x1UL<<RCC_APB2SMENR_TIM1SMEN_Pos)#defineRCC_APB2SMENR_TIM1SMENRCC_APB2SMENR_TIM1SMEN_Msk#defineRCC_APB2SMENR_SPI1SMEN_Pos(12U)#defineRCC_APB2SMENR_SPI1SMEN_Msk(0x1UL<<RCC_APB2SMENR_SPI1SMEN_Pos)#defineRCC_APB2SMENR_SPI1SMENRCC_APB2SMENR_SPI1SMEN_Msk#defineRCC_APB2SMENR_TIM8SMEN_Pos(13U)#defineRCC_APB2SMENR_TIM8SMEN_Msk(0x1UL<<RCC_APB2SMENR_TIM8SMEN_Pos)#defineRCC_APB2SMENR_TIM8SMENRCC_APB2SMENR_TIM8SMEN_Msk#defineRCC_APB2SMENR_USART1SMEN_Pos(14U)#defineRCC_APB2SMENR_USART1SMEN_Msk(0x1UL<<RCC_APB2SMENR_USART1SMEN_Pos)#defineRCC_APB2SMENR_USART1SMENRCC_APB2SMENR_USART1SMEN_Msk#defineRCC_APB2SMENR_TIM15SMEN_Pos(16U)#defineRCC_APB2SMENR_TIM15SMEN_Msk(0x1UL<<RCC_APB2SMENR_TIM15SMEN_Pos)#defineRCC_APB2SMENR_TIM15SMENRCC_APB2SMENR_TIM15SMEN_Msk#defineRCC_APB2SMENR_TIM16SMEN_Pos(17U)#defineRCC_APB2SMENR_TIM16SMEN_Msk(0x1UL<<RCC_APB2SMENR_TIM16SMEN_Pos)#defineRCC_APB2SMENR_TIM16SMENRCC_APB2SMENR_TIM16SMEN_Msk#defineRCC_APB2SMENR_TIM17SMEN_Pos(18U)#defineRCC_APB2SMENR_TIM17SMEN_Msk(0x1UL<<RCC_APB2SMENR_TIM17SMEN_Pos)#defineRCC_APB2SMENR_TIM17SMENRCC_APB2SMENR_TIM17SMEN_Msk#defineRCC_APB2SMENR_SAI1SMEN_Pos(21U)#defineRCC_APB2SMENR_SAI1SMEN_Msk(0x1UL<<RCC_APB2SMENR_SAI1SMEN_Pos)#defineRCC_APB2SMENR_SAI1SMENRCC_APB2SMENR_SAI1SMEN_Msk#defineRCC_APB2SMENR_SAI2SMEN_Pos(22U)#defineRCC_APB2SMENR_SAI2SMEN_Msk(0x1UL<<RCC_APB2SMENR_SAI2SMEN_Pos)#defineRCC_APB2SMENR_SAI2SMENRCC_APB2SMENR_SAI2SMEN_Msk#defineRCC_APB2SMENR_DFSDM1SMEN_Pos(24U)#defineRCC_APB2SMENR_DFSDM1SMEN_Msk(0x1UL<<RCC_APB2SMENR_DFSDM1SMEN_Pos)#defineRCC_APB2SMENR_DFSDM1SMENRCC_APB2SMENR_DFSDM1SMEN_Msk#defineRCC_CCIPR_USART1SEL_Pos(0U)#defineRCC_CCIPR_USART1SEL_Msk(0x3UL<<RCC_CCIPR_USART1SEL_Pos)#defineRCC_CCIPR_USART1SELRCC_CCIPR_USART1SEL_Msk#defineRCC_CCIPR_USART1SEL_0(0x1UL<<RCC_CCIPR_USART1SEL_Pos)#defineRCC_CCIPR_USART1SEL_1(0x2UL<<RCC_CCIPR_USART1SEL_Pos)#defineRCC_CCIPR_USART2SEL_Pos(2U)#defineRCC_CCIPR_USART2SEL_Msk(0x3UL<<RCC_CCIPR_USART2SEL_Pos)#defineRCC_CCIPR_USART2SELRCC_CCIPR_USART2SEL_Msk#defineRCC_CCIPR_USART2SEL_0(0x1UL<<RCC_CCIPR_USART2SEL_Pos)#defineRCC_CCIPR_USART2SEL_1(0x2UL<<RCC_CCIPR_USART2SEL_Pos)#defineRCC_CCIPR_USART3SEL_Pos(4U)#defineRCC_CCIPR_USART3SEL_Msk(0x3UL<<RCC_CCIPR_USART3SEL_Pos)#defineRCC_CCIPR_USART3SELRCC_CCIPR_USART3SEL_Msk#defineRCC_CCIPR_USART3SEL_0(0x1UL<<RCC_CCIPR_USART3SEL_Pos)#defineRCC_CCIPR_USART3SEL_1(0x2UL<<RCC_CCIPR_USART3SEL_Pos)#defineRCC_CCIPR_UART4SEL_Pos(6U)#defineRCC_CCIPR_UART4SEL_Msk(0x3UL<<RCC_CCIPR_UART4SEL_Pos)#defineRCC_CCIPR_UART4SELRCC_CCIPR_UART4SEL_Msk#defineRCC_CCIPR_UART4SEL_0(0x1UL<<RCC_CCIPR_UART4SEL_Pos)#defineRCC_CCIPR_UART4SEL_1(0x2UL<<RCC_CCIPR_UART4SEL_Pos)#defineRCC_CCIPR_UART5SEL_Pos(8U)#defineRCC_CCIPR_UART5SEL_Msk(0x3UL<<RCC_CCIPR_UART5SEL_Pos)#defineRCC_CCIPR_UART5SELRCC_CCIPR_UART5SEL_Msk#defineRCC_CCIPR_UART5SEL_0(0x1UL<<RCC_CCIPR_UART5SEL_Pos)#defineRCC_CCIPR_UART5SEL_1(0x2UL<<RCC_CCIPR_UART5SEL_Pos)#defineRCC_CCIPR_LPUART1SEL_Pos(10U)#defineRCC_CCIPR_LPUART1SEL_Msk(0x3UL<<RCC_CCIPR_LPUART1SEL_Pos)#defineRCC_CCIPR_LPUART1SELRCC_CCIPR_LPUART1SEL_Msk#defineRCC_CCIPR_LPUART1SEL_0(0x1UL<<RCC_CCIPR_LPUART1SEL_Pos)#defineRCC_CCIPR_LPUART1SEL_1(0x2UL<<RCC_CCIPR_LPUART1SEL_Pos)#defineRCC_CCIPR_I2C1SEL_Pos(12U)#defineRCC_CCIPR_I2C1SEL_Msk(0x3UL<<RCC_CCIPR_I2C1SEL_Pos)#defineRCC_CCIPR_I2C1SELRCC_CCIPR_I2C1SEL_Msk#defineRCC_CCIPR_I2C1SEL_0(0x1UL<<RCC_CCIPR_I2C1SEL_Pos)#defineRCC_CCIPR_I2C1SEL_1(0x2UL<<RCC_CCIPR_I2C1SEL_Pos)#defineRCC_CCIPR_I2C2SEL_Pos(14U)#defineRCC_CCIPR_I2C2SEL_Msk(0x3UL<<RCC_CCIPR_I2C2SEL_Pos)#defineRCC_CCIPR_I2C2SELRCC_CCIPR_I2C2SEL_Msk#defineRCC_CCIPR_I2C2SEL_0(0x1UL<<RCC_CCIPR_I2C2SEL_Pos)#defineRCC_CCIPR_I2C2SEL_1(0x2UL<<RCC_CCIPR_I2C2SEL_Pos)#defineRCC_CCIPR_I2C3SEL_Pos(16U)#defineRCC_CCIPR_I2C3SEL_Msk(0x3UL<<RCC_CCIPR_I2C3SEL_Pos)#defineRCC_CCIPR_I2C3SELRCC_CCIPR_I2C3SEL_Msk#defineRCC_CCIPR_I2C3SEL_0(0x1UL<<RCC_CCIPR_I2C3SEL_Pos)#defineRCC_CCIPR_I2C3SEL_1(0x2UL<<RCC_CCIPR_I2C3SEL_Pos)#defineRCC_CCIPR_LPTIM1SEL_Pos(18U)#defineRCC_CCIPR_LPTIM1SEL_Msk(0x3UL<<RCC_CCIPR_LPTIM1SEL_Pos)#defineRCC_CCIPR_LPTIM1SELRCC_CCIPR_LPTIM1SEL_Msk#defineRCC_CCIPR_LPTIM1SEL_0(0x1UL<<RCC_CCIPR_LPTIM1SEL_Pos)#defineRCC_CCIPR_LPTIM1SEL_1(0x2UL<<RCC_CCIPR_LPTIM1SEL_Pos)#defineRCC_CCIPR_LPTIM2SEL_Pos(20U)#defineRCC_CCIPR_LPTIM2SEL_Msk(0x3UL<<RCC_CCIPR_LPTIM2SEL_Pos)#defineRCC_CCIPR_LPTIM2SELRCC_CCIPR_LPTIM2SEL_Msk#defineRCC_CCIPR_LPTIM2SEL_0(0x1UL<<RCC_CCIPR_LPTIM2SEL_Pos)#defineRCC_CCIPR_LPTIM2SEL_1(0x2UL<<RCC_CCIPR_LPTIM2SEL_Pos)#defineRCC_CCIPR_SAI1SEL_Pos(22U)#defineRCC_CCIPR_SAI1SEL_Msk(0x3UL<<RCC_CCIPR_SAI1SEL_Pos)#defineRCC_CCIPR_SAI1SELRCC_CCIPR_SAI1SEL_Msk#defineRCC_CCIPR_SAI1SEL_0(0x1UL<<RCC_CCIPR_SAI1SEL_Pos)#defineRCC_CCIPR_SAI1SEL_1(0x2UL<<RCC_CCIPR_SAI1SEL_Pos)#defineRCC_CCIPR_SAI2SEL_Pos(24U)#defineRCC_CCIPR_SAI2SEL_Msk(0x3UL<<RCC_CCIPR_SAI2SEL_Pos)#defineRCC_CCIPR_SAI2SELRCC_CCIPR_SAI2SEL_Msk#defineRCC_CCIPR_SAI2SEL_0(0x1UL<<RCC_CCIPR_SAI2SEL_Pos)#defineRCC_CCIPR_SAI2SEL_1(0x2UL<<RCC_CCIPR_SAI2SEL_Pos)#defineRCC_CCIPR_CLK48SEL_Pos(26U)#defineRCC_CCIPR_CLK48SEL_Msk(0x3UL<<RCC_CCIPR_CLK48SEL_Pos)#defineRCC_CCIPR_CLK48SELRCC_CCIPR_CLK48SEL_Msk#defineRCC_CCIPR_CLK48SEL_0(0x1UL<<RCC_CCIPR_CLK48SEL_Pos)#defineRCC_CCIPR_CLK48SEL_1(0x2UL<<RCC_CCIPR_CLK48SEL_Pos)#defineRCC_CCIPR_ADCSEL_Pos(28U)#defineRCC_CCIPR_ADCSEL_Msk(0x3UL<<RCC_CCIPR_ADCSEL_Pos)#defineRCC_CCIPR_ADCSELRCC_CCIPR_ADCSEL_Msk#defineRCC_CCIPR_ADCSEL_0(0x1UL<<RCC_CCIPR_ADCSEL_Pos)#defineRCC_CCIPR_ADCSEL_1(0x2UL<<RCC_CCIPR_ADCSEL_Pos)#defineRCC_CCIPR_SWPMI1SEL_Pos(30U)#defineRCC_CCIPR_SWPMI1SEL_Msk(0x1UL<<RCC_CCIPR_SWPMI1SEL_Pos)#defineRCC_CCIPR_SWPMI1SELRCC_CCIPR_SWPMI1SEL_Msk#defineRCC_CCIPR_DFSDM1SEL_Pos(31U)#defineRCC_CCIPR_DFSDM1SEL_Msk(0x1UL<<RCC_CCIPR_DFSDM1SEL_Pos)#defineRCC_CCIPR_DFSDM1SELRCC_CCIPR_DFSDM1SEL_Msk#defineRCC_BDCR_LSEON_Pos(0U)#defineRCC_BDCR_LSEON_Msk(0x1UL<<RCC_BDCR_LSEON_Pos)#defineRCC_BDCR_LSEONRCC_BDCR_LSEON_Msk#defineRCC_BDCR_LSERDY_Pos(1U)#defineRCC_BDCR_LSERDY_Msk(0x1UL<<RCC_BDCR_LSERDY_Pos)#defineRCC_BDCR_LSERDYRCC_BDCR_LSERDY_Msk#defineRCC_BDCR_LSEBYP_Pos(2U)#defineRCC_BDCR_LSEBYP_Msk(0x1UL<<RCC_BDCR_LSEBYP_Pos)#defineRCC_BDCR_LSEBYPRCC_BDCR_LSEBYP_Msk#defineRCC_BDCR_LSEDRV_Pos(3U)#defineRCC_BDCR_LSEDRV_Msk(0x3UL<<RCC_BDCR_LSEDRV_Pos)#defineRCC_BDCR_LSEDRVRCC_BDCR_LSEDRV_Msk#defineRCC_BDCR_LSEDRV_0(0x1UL<<RCC_BDCR_LSEDRV_Pos)#defineRCC_BDCR_LSEDRV_1(0x2UL<<RCC_BDCR_LSEDRV_Pos)#defineRCC_BDCR_LSECSSON_Pos(5U)#defineRCC_BDCR_LSECSSON_Msk(0x1UL<<RCC_BDCR_LSECSSON_Pos)#defineRCC_BDCR_LSECSSONRCC_BDCR_LSECSSON_Msk#defineRCC_BDCR_LSECSSD_Pos(6U)#defineRCC_BDCR_LSECSSD_Msk(0x1UL<<RCC_BDCR_LSECSSD_Pos)#defineRCC_BDCR_LSECSSDRCC_BDCR_LSECSSD_Msk#defineRCC_BDCR_RTCSEL_Pos(8U)#defineRCC_BDCR_RTCSEL_Msk(0x3UL<<RCC_BDCR_RTCSEL_Pos)#defineRCC_BDCR_RTCSELRCC_BDCR_RTCSEL_Msk#defineRCC_BDCR_RTCSEL_0(0x1UL<<RCC_BDCR_RTCSEL_Pos)#defineRCC_BDCR_RTCSEL_1(0x2UL<<RCC_BDCR_RTCSEL_Pos)#defineRCC_BDCR_RTCEN_Pos(15U)#defineRCC_BDCR_RTCEN_Msk(0x1UL<<RCC_BDCR_RTCEN_Pos)#defineRCC_BDCR_RTCENRCC_BDCR_RTCEN_Msk#defineRCC_BDCR_BDRST_Pos(16U)#defineRCC_BDCR_BDRST_Msk(0x1UL<<RCC_BDCR_BDRST_Pos)#defineRCC_BDCR_BDRSTRCC_BDCR_BDRST_Msk#defineRCC_BDCR_LSCOEN_Pos(24U)#defineRCC_BDCR_LSCOEN_Msk(0x1UL<<RCC_BDCR_LSCOEN_Pos)#defineRCC_BDCR_LSCOENRCC_BDCR_LSCOEN_Msk#defineRCC_BDCR_LSCOSEL_Pos(25U)#defineRCC_BDCR_LSCOSEL_Msk(0x1UL<<RCC_BDCR_LSCOSEL_Pos)#defineRCC_BDCR_LSCOSELRCC_BDCR_LSCOSEL_Msk#defineRCC_CSR_LSION_Pos(0U)#defineRCC_CSR_LSION_Msk(0x1UL<<RCC_CSR_LSION_Pos)#defineRCC_CSR_LSIONRCC_CSR_LSION_Msk#defineRCC_CSR_LSIRDY_Pos(1U)#defineRCC_CSR_LSIRDY_Msk(0x1UL<<RCC_CSR_LSIRDY_Pos)#defineRCC_CSR_LSIRDYRCC_CSR_LSIRDY_Msk#defineRCC_CSR_MSISRANGE_Pos(8U)#defineRCC_CSR_MSISRANGE_Msk(0xFUL<<RCC_CSR_MSISRANGE_Pos)#defineRCC_CSR_MSISRANGERCC_CSR_MSISRANGE_Msk#defineRCC_CSR_MSISRANGE_1(0x4UL<<RCC_CSR_MSISRANGE_Pos)#defineRCC_CSR_MSISRANGE_2(0x5UL<<RCC_CSR_MSISRANGE_Pos)#defineRCC_CSR_MSISRANGE_4(0x6UL<<RCC_CSR_MSISRANGE_Pos)#defineRCC_CSR_MSISRANGE_8(0x7UL<<RCC_CSR_MSISRANGE_Pos)#defineRCC_CSR_RMVF_Pos(23U)#defineRCC_CSR_RMVF_Msk(0x1UL<<RCC_CSR_RMVF_Pos)#defineRCC_CSR_RMVFRCC_CSR_RMVF_Msk#defineRCC_CSR_FWRSTF_Pos(24U)#defineRCC_CSR_FWRSTF_Msk(0x1UL<<RCC_CSR_FWRSTF_Pos)#defineRCC_CSR_FWRSTFRCC_CSR_FWRSTF_Msk#defineRCC_CSR_OBLRSTF_Pos(25U)#defineRCC_CSR_OBLRSTF_Msk(0x1UL<<RCC_CSR_OBLRSTF_Pos)#defineRCC_CSR_OBLRSTFRCC_CSR_OBLRSTF_Msk#defineRCC_CSR_PINRSTF_Pos(26U)#defineRCC_CSR_PINRSTF_Msk(0x1UL<<RCC_CSR_PINRSTF_Pos)#defineRCC_CSR_PINRSTFRCC_CSR_PINRSTF_Msk#defineRCC_CSR_BORRSTF_Pos(27U)#defineRCC_CSR_BORRSTF_Msk(0x1UL<<RCC_CSR_BORRSTF_Pos)#defineRCC_CSR_BORRSTFRCC_CSR_BORRSTF_Msk#defineRCC_CSR_SFTRSTF_Pos(28U)#defineRCC_CSR_SFTRSTF_Msk(0x1UL<<RCC_CSR_SFTRSTF_Pos)#defineRCC_CSR_SFTRSTFRCC_CSR_SFTRSTF_Msk#defineRCC_CSR_IWDGRSTF_Pos(29U)#defineRCC_CSR_IWDGRSTF_Msk(0x1UL<<RCC_CSR_IWDGRSTF_Pos)#defineRCC_CSR_IWDGRSTFRCC_CSR_IWDGRSTF_Msk#defineRCC_CSR_WWDGRSTF_Pos(30U)#defineRCC_CSR_WWDGRSTF_Msk(0x1UL<<RCC_CSR_WWDGRSTF_Pos)#defineRCC_CSR_WWDGRSTFRCC_CSR_WWDGRSTF_Msk#defineRCC_CSR_LPWRRSTF_Pos(31U)#defineRCC_CSR_LPWRRSTF_Msk(0x1UL<<RCC_CSR_LPWRRSTF_Pos)#defineRCC_CSR_LPWRRSTFRCC_CSR_LPWRRSTF_Msk#defineRCC_CRRCR_HSI48ON_Pos(0U)#defineRCC_CRRCR_HSI48ON_Msk(0x1UL<<RCC_CRRCR_HSI48ON_Pos)#defineRCC_CRRCR_HSI48ONRCC_CRRCR_HSI48ON_Msk#defineRCC_CRRCR_HSI48RDY_Pos(1U)#defineRCC_CRRCR_HSI48RDY_Msk(0x1UL<<RCC_CRRCR_HSI48RDY_Pos)#defineRCC_CRRCR_HSI48RDYRCC_CRRCR_HSI48RDY_Msk#defineRCC_CRRCR_HSI48CAL_Pos(7U)#defineRCC_CRRCR_HSI48CAL_Msk(0x1FFUL<<RCC_CRRCR_HSI48CAL_Pos)#defineRCC_CRRCR_HSI48CALRCC_CRRCR_HSI48CAL_Msk#defineRCC_CRRCR_HSI48CAL_0(0x001UL<<RCC_CRRCR_HSI48CAL_Pos)#defineRCC_CRRCR_HSI48CAL_1(0x002UL<<RCC_CRRCR_HSI48CAL_Pos)#defineRCC_CRRCR_HSI48CAL_2(0x004UL<<RCC_CRRCR_HSI48CAL_Pos)#defineRCC_CRRCR_HSI48CAL_3(0x008UL<<RCC_CRRCR_HSI48CAL_Pos)#defineRCC_CRRCR_HSI48CAL_4(0x010UL<<RCC_CRRCR_HSI48CAL_Pos)#defineRCC_CRRCR_HSI48CAL_5(0x020UL<<RCC_CRRCR_HSI48CAL_Pos)#defineRCC_CRRCR_HSI48CAL_6(0x040UL<<RCC_CRRCR_HSI48CAL_Pos)#defineRCC_CRRCR_HSI48CAL_7(0x080UL<<RCC_CRRCR_HSI48CAL_Pos)#defineRCC_CRRCR_HSI48CAL_8(0x100UL<<RCC_CRRCR_HSI48CAL_Pos)#defineRCC_CCIPR2_I2C4SEL_Pos(0U)#defineRCC_CCIPR2_I2C4SEL_Msk(0x3UL<<RCC_CCIPR2_I2C4SEL_Pos)#defineRCC_CCIPR2_I2C4SELRCC_CCIPR2_I2C4SEL_Msk#defineRCC_CCIPR2_I2C4SEL_0(0x1UL<<RCC_CCIPR2_I2C4SEL_Pos)#defineRCC_CCIPR2_I2C4SEL_1(0x2UL<<RCC_CCIPR2_I2C4SEL_Pos)#defineRNG_CR_RNGEN_Pos(2U)#defineRNG_CR_RNGEN_Msk(0x1UL<<RNG_CR_RNGEN_Pos)#defineRNG_CR_RNGENRNG_CR_RNGEN_Msk#defineRNG_CR_IE_Pos(3U)#defineRNG_CR_IE_Msk(0x1UL<<RNG_CR_IE_Pos)#defineRNG_CR_IERNG_CR_IE_Msk#defineRNG_SR_DRDY_Pos(0U)#defineRNG_SR_DRDY_Msk(0x1UL<<RNG_SR_DRDY_Pos)#defineRNG_SR_DRDYRNG_SR_DRDY_Msk#defineRNG_SR_CECS_Pos(1U)#defineRNG_SR_CECS_Msk(0x1UL<<RNG_SR_CECS_Pos)#defineRNG_SR_CECSRNG_SR_CECS_Msk#defineRNG_SR_SECS_Pos(2U)#defineRNG_SR_SECS_Msk(0x1UL<<RNG_SR_SECS_Pos)#defineRNG_SR_SECSRNG_SR_SECS_Msk#defineRNG_SR_CEIS_Pos(5U)#defineRNG_SR_CEIS_Msk(0x1UL<<RNG_SR_CEIS_Pos)#defineRNG_SR_CEISRNG_SR_CEIS_Msk#defineRNG_SR_SEIS_Pos(6U)#defineRNG_SR_SEIS_Msk(0x1UL<<RNG_SR_SEIS_Pos)#defineRNG_SR_SEISRNG_SR_SEIS_Msk#defineRTC_TAMPER1_SUPPORT#defineRTC_TAMPER2_SUPPORT#defineRTC_TAMPER3_SUPPORT#defineRTC_WAKEUP_SUPPORT#defineRTC_BACKUP_SUPPORT#defineRTC_BKP_NUMBER32U#defineRTC_TR_PM_Pos(22U)#defineRTC_TR_PM_Msk(0x1UL<<RTC_TR_PM_Pos)#defineRTC_TR_PMRTC_TR_PM_Msk#defineRTC_TR_HT_Pos(20U)#defineRTC_TR_HT_Msk(0x3UL<<RTC_TR_HT_Pos)#defineRTC_TR_HTRTC_TR_HT_Msk#defineRTC_TR_HT_0(0x1UL<<RTC_TR_HT_Pos)#defineRTC_TR_HT_1(0x2UL<<RTC_TR_HT_Pos)#defineRTC_TR_HU_Pos(16U)#defineRTC_TR_HU_Msk(0xFUL<<RTC_TR_HU_Pos)#defineRTC_TR_HURTC_TR_HU_Msk#defineRTC_TR_HU_0(0x1UL<<RTC_TR_HU_Pos)#defineRTC_TR_HU_1(0x2UL<<RTC_TR_HU_Pos)#defineRTC_TR_HU_2(0x4UL<<RTC_TR_HU_Pos)#defineRTC_TR_HU_3(0x8UL<<RTC_TR_HU_Pos)#defineRTC_TR_MNT_Pos(12U)#defineRTC_TR_MNT_Msk(0x7UL<<RTC_TR_MNT_Pos)#defineRTC_TR_MNTRTC_TR_MNT_Msk#defineRTC_TR_MNT_0(0x1UL<<RTC_TR_MNT_Pos)#defineRTC_TR_MNT_1(0x2UL<<RTC_TR_MNT_Pos)#defineRTC_TR_MNT_2(0x4UL<<RTC_TR_MNT_Pos)#defineRTC_TR_MNU_Pos(8U)#defineRTC_TR_MNU_Msk(0xFUL<<RTC_TR_MNU_Pos)#defineRTC_TR_MNURTC_TR_MNU_Msk#defineRTC_TR_MNU_0(0x1UL<<RTC_TR_MNU_Pos)#defineRTC_TR_MNU_1(0x2UL<<RTC_TR_MNU_Pos)#defineRTC_TR_MNU_2(0x4UL<<RTC_TR_MNU_Pos)#defineRTC_TR_MNU_3(0x8UL<<RTC_TR_MNU_Pos)#defineRTC_TR_ST_Pos(4U)#defineRTC_TR_ST_Msk(0x7UL<<RTC_TR_ST_Pos)#defineRTC_TR_STRTC_TR_ST_Msk#defineRTC_TR_ST_0(0x1UL<<RTC_TR_ST_Pos)#defineRTC_TR_ST_1(0x2UL<<RTC_TR_ST_Pos)#defineRTC_TR_ST_2(0x4UL<<RTC_TR_ST_Pos)#defineRTC_TR_SU_Pos(0U)#defineRTC_TR_SU_Msk(0xFUL<<RTC_TR_SU_Pos)#defineRTC_TR_SURTC_TR_SU_Msk#defineRTC_TR_SU_0(0x1UL<<RTC_TR_SU_Pos)#defineRTC_TR_SU_1(0x2UL<<RTC_TR_SU_Pos)#defineRTC_TR_SU_2(0x4UL<<RTC_TR_SU_Pos)#defineRTC_TR_SU_3(0x8UL<<RTC_TR_SU_Pos)#defineRTC_DR_YT_Pos(20U)#defineRTC_DR_YT_Msk(0xFUL<<RTC_DR_YT_Pos)#defineRTC_DR_YTRTC_DR_YT_Msk#defineRTC_DR_YT_0(0x1UL<<RTC_DR_YT_Pos)#defineRTC_DR_YT_1(0x2UL<<RTC_DR_YT_Pos)#defineRTC_DR_YT_2(0x4UL<<RTC_DR_YT_Pos)#defineRTC_DR_YT_3(0x8UL<<RTC_DR_YT_Pos)#defineRTC_DR_YU_Pos(16U)#defineRTC_DR_YU_Msk(0xFUL<<RTC_DR_YU_Pos)#defineRTC_DR_YURTC_DR_YU_Msk#defineRTC_DR_YU_0(0x1UL<<RTC_DR_YU_Pos)#defineRTC_DR_YU_1(0x2UL<<RTC_DR_YU_Pos)#defineRTC_DR_YU_2(0x4UL<<RTC_DR_YU_Pos)#defineRTC_DR_YU_3(0x8UL<<RTC_DR_YU_Pos)#defineRTC_DR_WDU_Pos(13U)#defineRTC_DR_WDU_Msk(0x7UL<<RTC_DR_WDU_Pos)#defineRTC_DR_WDURTC_DR_WDU_Msk#defineRTC_DR_WDU_0(0x1UL<<RTC_DR_WDU_Pos)#defineRTC_DR_WDU_1(0x2UL<<RTC_DR_WDU_Pos)#defineRTC_DR_WDU_2(0x4UL<<RTC_DR_WDU_Pos)#defineRTC_DR_MT_Pos(12U)#defineRTC_DR_MT_Msk(0x1UL<<RTC_DR_MT_Pos)#defineRTC_DR_MTRTC_DR_MT_Msk#defineRTC_DR_MU_Pos(8U)#defineRTC_DR_MU_Msk(0xFUL<<RTC_DR_MU_Pos)#defineRTC_DR_MURTC_DR_MU_Msk#defineRTC_DR_MU_0(0x1UL<<RTC_DR_MU_Pos)#defineRTC_DR_MU_1(0x2UL<<RTC_DR_MU_Pos)#defineRTC_DR_MU_2(0x4UL<<RTC_DR_MU_Pos)#defineRTC_DR_MU_3(0x8UL<<RTC_DR_MU_Pos)#defineRTC_DR_DT_Pos(4U)#defineRTC_DR_DT_Msk(0x3UL<<RTC_DR_DT_Pos)#defineRTC_DR_DTRTC_DR_DT_Msk#defineRTC_DR_DT_0(0x1UL<<RTC_DR_DT_Pos)#defineRTC_DR_DT_1(0x2UL<<RTC_DR_DT_Pos)#defineRTC_DR_DU_Pos(0U)#defineRTC_DR_DU_Msk(0xFUL<<RTC_DR_DU_Pos)#defineRTC_DR_DURTC_DR_DU_Msk#defineRTC_DR_DU_0(0x1UL<<RTC_DR_DU_Pos)#defineRTC_DR_DU_1(0x2UL<<RTC_DR_DU_Pos)#defineRTC_DR_DU_2(0x4UL<<RTC_DR_DU_Pos)#defineRTC_DR_DU_3(0x8UL<<RTC_DR_DU_Pos)#defineRTC_CR_ITSE_Pos(24U)#defineRTC_CR_ITSE_Msk(0x1UL<<RTC_CR_ITSE_Pos)#defineRTC_CR_ITSERTC_CR_ITSE_Msk#defineRTC_CR_COE_Pos(23U)#defineRTC_CR_COE_Msk(0x1UL<<RTC_CR_COE_Pos)#defineRTC_CR_COERTC_CR_COE_Msk#defineRTC_CR_OSEL_Pos(21U)#defineRTC_CR_OSEL_Msk(0x3UL<<RTC_CR_OSEL_Pos)#defineRTC_CR_OSELRTC_CR_OSEL_Msk#defineRTC_CR_OSEL_0(0x1UL<<RTC_CR_OSEL_Pos)#defineRTC_CR_OSEL_1(0x2UL<<RTC_CR_OSEL_Pos)#defineRTC_CR_POL_Pos(20U)#defineRTC_CR_POL_Msk(0x1UL<<RTC_CR_POL_Pos)#defineRTC_CR_POLRTC_CR_POL_Msk#defineRTC_CR_COSEL_Pos(19U)#defineRTC_CR_COSEL_Msk(0x1UL<<RTC_CR_COSEL_Pos)#defineRTC_CR_COSELRTC_CR_COSEL_Msk#defineRTC_CR_BKP_Pos(18U)#defineRTC_CR_BKP_Msk(0x1UL<<RTC_CR_BKP_Pos)#defineRTC_CR_BKPRTC_CR_BKP_Msk#defineRTC_CR_SUB1H_Pos(17U)#defineRTC_CR_SUB1H_Msk(0x1UL<<RTC_CR_SUB1H_Pos)#defineRTC_CR_SUB1HRTC_CR_SUB1H_Msk#defineRTC_CR_ADD1H_Pos(16U)#defineRTC_CR_ADD1H_Msk(0x1UL<<RTC_CR_ADD1H_Pos)#defineRTC_CR_ADD1HRTC_CR_ADD1H_Msk#defineRTC_CR_TSIE_Pos(15U)#defineRTC_CR_TSIE_Msk(0x1UL<<RTC_CR_TSIE_Pos)#defineRTC_CR_TSIERTC_CR_TSIE_Msk#defineRTC_CR_WUTIE_Pos(14U)#defineRTC_CR_WUTIE_Msk(0x1UL<<RTC_CR_WUTIE_Pos)#defineRTC_CR_WUTIERTC_CR_WUTIE_Msk#defineRTC_CR_ALRBIE_Pos(13U)#defineRTC_CR_ALRBIE_Msk(0x1UL<<RTC_CR_ALRBIE_Pos)#defineRTC_CR_ALRBIERTC_CR_ALRBIE_Msk#defineRTC_CR_ALRAIE_Pos(12U)#defineRTC_CR_ALRAIE_Msk(0x1UL<<RTC_CR_ALRAIE_Pos)#defineRTC_CR_ALRAIERTC_CR_ALRAIE_Msk#defineRTC_CR_TSE_Pos(11U)#defineRTC_CR_TSE_Msk(0x1UL<<RTC_CR_TSE_Pos)#defineRTC_CR_TSERTC_CR_TSE_Msk#defineRTC_CR_WUTE_Pos(10U)#defineRTC_CR_WUTE_Msk(0x1UL<<RTC_CR_WUTE_Pos)#defineRTC_CR_WUTERTC_CR_WUTE_Msk#defineRTC_CR_ALRBE_Pos(9U)#defineRTC_CR_ALRBE_Msk(0x1UL<<RTC_CR_ALRBE_Pos)#defineRTC_CR_ALRBERTC_CR_ALRBE_Msk#defineRTC_CR_ALRAE_Pos(8U)#defineRTC_CR_ALRAE_Msk(0x1UL<<RTC_CR_ALRAE_Pos)#defineRTC_CR_ALRAERTC_CR_ALRAE_Msk#defineRTC_CR_FMT_Pos(6U)#defineRTC_CR_FMT_Msk(0x1UL<<RTC_CR_FMT_Pos)#defineRTC_CR_FMTRTC_CR_FMT_Msk#defineRTC_CR_BYPSHAD_Pos(5U)#defineRTC_CR_BYPSHAD_Msk(0x1UL<<RTC_CR_BYPSHAD_Pos)#defineRTC_CR_BYPSHADRTC_CR_BYPSHAD_Msk#defineRTC_CR_REFCKON_Pos(4U)#defineRTC_CR_REFCKON_Msk(0x1UL<<RTC_CR_REFCKON_Pos)#defineRTC_CR_REFCKONRTC_CR_REFCKON_Msk#defineRTC_CR_TSEDGE_Pos(3U)#defineRTC_CR_TSEDGE_Msk(0x1UL<<RTC_CR_TSEDGE_Pos)#defineRTC_CR_TSEDGERTC_CR_TSEDGE_Msk#defineRTC_CR_WUCKSEL_Pos(0U)#defineRTC_CR_WUCKSEL_Msk(0x7UL<<RTC_CR_WUCKSEL_Pos)#defineRTC_CR_WUCKSELRTC_CR_WUCKSEL_Msk#defineRTC_CR_WUCKSEL_0(0x1UL<<RTC_CR_WUCKSEL_Pos)#defineRTC_CR_WUCKSEL_1(0x2UL<<RTC_CR_WUCKSEL_Pos)#defineRTC_CR_WUCKSEL_2(0x4UL<<RTC_CR_WUCKSEL_Pos)#defineRTC_CR_BCK_PosRTC_CR_BKP_Pos#defineRTC_CR_BCK_MskRTC_CR_BKP_Msk#defineRTC_CR_BCKRTC_CR_BKP#defineRTC_ISR_ITSF_Pos(17U)#defineRTC_ISR_ITSF_Msk(0x1UL<<RTC_ISR_ITSF_Pos)#defineRTC_ISR_ITSFRTC_ISR_ITSF_Msk#defineRTC_ISR_RECALPF_Pos(16U)#defineRTC_ISR_RECALPF_Msk(0x1UL<<RTC_ISR_RECALPF_Pos)#defineRTC_ISR_RECALPFRTC_ISR_RECALPF_Msk#defineRTC_ISR_TAMP3F_Pos(15U)#defineRTC_ISR_TAMP3F_Msk(0x1UL<<RTC_ISR_TAMP3F_Pos)#defineRTC_ISR_TAMP3FRTC_ISR_TAMP3F_Msk#defineRTC_ISR_TAMP2F_Pos(14U)#defineRTC_ISR_TAMP2F_Msk(0x1UL<<RTC_ISR_TAMP2F_Pos)#defineRTC_ISR_TAMP2FRTC_ISR_TAMP2F_Msk#defineRTC_ISR_TAMP1F_Pos(13U)#defineRTC_ISR_TAMP1F_Msk(0x1UL<<RTC_ISR_TAMP1F_Pos)#defineRTC_ISR_TAMP1FRTC_ISR_TAMP1F_Msk#defineRTC_ISR_TSOVF_Pos(12U)#defineRTC_ISR_TSOVF_Msk(0x1UL<<RTC_ISR_TSOVF_Pos)#defineRTC_ISR_TSOVFRTC_ISR_TSOVF_Msk#defineRTC_ISR_TSF_Pos(11U)#defineRTC_ISR_TSF_Msk(0x1UL<<RTC_ISR_TSF_Pos)#defineRTC_ISR_TSFRTC_ISR_TSF_Msk#defineRTC_ISR_WUTF_Pos(10U)#defineRTC_ISR_WUTF_Msk(0x1UL<<RTC_ISR_WUTF_Pos)#defineRTC_ISR_WUTFRTC_ISR_WUTF_Msk#defineRTC_ISR_ALRBF_Pos(9U)#defineRTC_ISR_ALRBF_Msk(0x1UL<<RTC_ISR_ALRBF_Pos)#defineRTC_ISR_ALRBFRTC_ISR_ALRBF_Msk#defineRTC_ISR_ALRAF_Pos(8U)#defineRTC_ISR_ALRAF_Msk(0x1UL<<RTC_ISR_ALRAF_Pos)#defineRTC_ISR_ALRAFRTC_ISR_ALRAF_Msk#defineRTC_ISR_INIT_Pos(7U)#defineRTC_ISR_INIT_Msk(0x1UL<<RTC_ISR_INIT_Pos)#defineRTC_ISR_INITRTC_ISR_INIT_Msk#defineRTC_ISR_INITF_Pos(6U)#defineRTC_ISR_INITF_Msk(0x1UL<<RTC_ISR_INITF_Pos)#defineRTC_ISR_INITFRTC_ISR_INITF_Msk#defineRTC_ISR_RSF_Pos(5U)#defineRTC_ISR_RSF_Msk(0x1UL<<RTC_ISR_RSF_Pos)#defineRTC_ISR_RSFRTC_ISR_RSF_Msk#defineRTC_ISR_INITS_Pos(4U)#defineRTC_ISR_INITS_Msk(0x1UL<<RTC_ISR_INITS_Pos)#defineRTC_ISR_INITSRTC_ISR_INITS_Msk#defineRTC_ISR_SHPF_Pos(3U)#defineRTC_ISR_SHPF_Msk(0x1UL<<RTC_ISR_SHPF_Pos)#defineRTC_ISR_SHPFRTC_ISR_SHPF_Msk#defineRTC_ISR_WUTWF_Pos(2U)#defineRTC_ISR_WUTWF_Msk(0x1UL<<RTC_ISR_WUTWF_Pos)#defineRTC_ISR_WUTWFRTC_ISR_WUTWF_Msk#defineRTC_ISR_ALRBWF_Pos(1U)#defineRTC_ISR_ALRBWF_Msk(0x1UL<<RTC_ISR_ALRBWF_Pos)#defineRTC_ISR_ALRBWFRTC_ISR_ALRBWF_Msk#defineRTC_ISR_ALRAWF_Pos(0U)#defineRTC_ISR_ALRAWF_Msk(0x1UL<<RTC_ISR_ALRAWF_Pos)#defineRTC_ISR_ALRAWFRTC_ISR_ALRAWF_Msk#defineRTC_PRER_PREDIV_A_Pos(16U)#defineRTC_PRER_PREDIV_A_Msk(0x7FUL<<RTC_PRER_PREDIV_A_Pos)#defineRTC_PRER_PREDIV_ARTC_PRER_PREDIV_A_Msk#defineRTC_PRER_PREDIV_S_Pos(0U)#defineRTC_PRER_PREDIV_S_Msk(0x7FFFUL<<RTC_PRER_PREDIV_S_Pos)#defineRTC_PRER_PREDIV_SRTC_PRER_PREDIV_S_Msk#defineRTC_WUTR_WUT_Pos(0U)#defineRTC_WUTR_WUT_Msk(0xFFFFUL<<RTC_WUTR_WUT_Pos)#defineRTC_WUTR_WUTRTC_WUTR_WUT_Msk#defineRTC_ALRMAR_MSK4_Pos(31U)#defineRTC_ALRMAR_MSK4_Msk(0x1UL<<RTC_ALRMAR_MSK4_Pos)#defineRTC_ALRMAR_MSK4RTC_ALRMAR_MSK4_Msk#defineRTC_ALRMAR_WDSEL_Pos(30U)#defineRTC_ALRMAR_WDSEL_Msk(0x1UL<<RTC_ALRMAR_WDSEL_Pos)#defineRTC_ALRMAR_WDSELRTC_ALRMAR_WDSEL_Msk#defineRTC_ALRMAR_DT_Pos(28U)#defineRTC_ALRMAR_DT_Msk(0x3UL<<RTC_ALRMAR_DT_Pos)#defineRTC_ALRMAR_DTRTC_ALRMAR_DT_Msk#defineRTC_ALRMAR_DT_0(0x1UL<<RTC_ALRMAR_DT_Pos)#defineRTC_ALRMAR_DT_1(0x2UL<<RTC_ALRMAR_DT_Pos)#defineRTC_ALRMAR_DU_Pos(24U)#defineRTC_ALRMAR_DU_Msk(0xFUL<<RTC_ALRMAR_DU_Pos)#defineRTC_ALRMAR_DURTC_ALRMAR_DU_Msk#defineRTC_ALRMAR_DU_0(0x1UL<<RTC_ALRMAR_DU_Pos)#defineRTC_ALRMAR_DU_1(0x2UL<<RTC_ALRMAR_DU_Pos)#defineRTC_ALRMAR_DU_2(0x4UL<<RTC_ALRMAR_DU_Pos)#defineRTC_ALRMAR_DU_3(0x8UL<<RTC_ALRMAR_DU_Pos)#defineRTC_ALRMAR_MSK3_Pos(23U)#defineRTC_ALRMAR_MSK3_Msk(0x1UL<<RTC_ALRMAR_MSK3_Pos)#defineRTC_ALRMAR_MSK3RTC_ALRMAR_MSK3_Msk#defineRTC_ALRMAR_PM_Pos(22U)#defineRTC_ALRMAR_PM_Msk(0x1UL<<RTC_ALRMAR_PM_Pos)#defineRTC_ALRMAR_PMRTC_ALRMAR_PM_Msk#defineRTC_ALRMAR_HT_Pos(20U)#defineRTC_ALRMAR_HT_Msk(0x3UL<<RTC_ALRMAR_HT_Pos)#defineRTC_ALRMAR_HTRTC_ALRMAR_HT_Msk#defineRTC_ALRMAR_HT_0(0x1UL<<RTC_ALRMAR_HT_Pos)#defineRTC_ALRMAR_HT_1(0x2UL<<RTC_ALRMAR_HT_Pos)#defineRTC_ALRMAR_HU_Pos(16U)#defineRTC_ALRMAR_HU_Msk(0xFUL<<RTC_ALRMAR_HU_Pos)#defineRTC_ALRMAR_HURTC_ALRMAR_HU_Msk#defineRTC_ALRMAR_HU_0(0x1UL<<RTC_ALRMAR_HU_Pos)#defineRTC_ALRMAR_HU_1(0x2UL<<RTC_ALRMAR_HU_Pos)#defineRTC_ALRMAR_HU_2(0x4UL<<RTC_ALRMAR_HU_Pos)#defineRTC_ALRMAR_HU_3(0x8UL<<RTC_ALRMAR_HU_Pos)#defineRTC_ALRMAR_MSK2_Pos(15U)#defineRTC_ALRMAR_MSK2_Msk(0x1UL<<RTC_ALRMAR_MSK2_Pos)#defineRTC_ALRMAR_MSK2RTC_ALRMAR_MSK2_Msk#defineRTC_ALRMAR_MNT_Pos(12U)#defineRTC_ALRMAR_MNT_Msk(0x7UL<<RTC_ALRMAR_MNT_Pos)#defineRTC_ALRMAR_MNTRTC_ALRMAR_MNT_Msk#defineRTC_ALRMAR_MNT_0(0x1UL<<RTC_ALRMAR_MNT_Pos)#defineRTC_ALRMAR_MNT_1(0x2UL<<RTC_ALRMAR_MNT_Pos)#defineRTC_ALRMAR_MNT_2(0x4UL<<RTC_ALRMAR_MNT_Pos)#defineRTC_ALRMAR_MNU_Pos(8U)#defineRTC_ALRMAR_MNU_Msk(0xFUL<<RTC_ALRMAR_MNU_Pos)#defineRTC_ALRMAR_MNURTC_ALRMAR_MNU_Msk#defineRTC_ALRMAR_MNU_0(0x1UL<<RTC_ALRMAR_MNU_Pos)#defineRTC_ALRMAR_MNU_1(0x2UL<<RTC_ALRMAR_MNU_Pos)#defineRTC_ALRMAR_MNU_2(0x4UL<<RTC_ALRMAR_MNU_Pos)#defineRTC_ALRMAR_MNU_3(0x8UL<<RTC_ALRMAR_MNU_Pos)#defineRTC_ALRMAR_MSK1_Pos(7U)#defineRTC_ALRMAR_MSK1_Msk(0x1UL<<RTC_ALRMAR_MSK1_Pos)#defineRTC_ALRMAR_MSK1RTC_ALRMAR_MSK1_Msk#defineRTC_ALRMAR_ST_Pos(4U)#defineRTC_ALRMAR_ST_Msk(0x7UL<<RTC_ALRMAR_ST_Pos)#defineRTC_ALRMAR_STRTC_ALRMAR_ST_Msk#defineRTC_ALRMAR_ST_0(0x1UL<<RTC_ALRMAR_ST_Pos)#defineRTC_ALRMAR_ST_1(0x2UL<<RTC_ALRMAR_ST_Pos)#defineRTC_ALRMAR_ST_2(0x4UL<<RTC_ALRMAR_ST_Pos)#defineRTC_ALRMAR_SU_Pos(0U)#defineRTC_ALRMAR_SU_Msk(0xFUL<<RTC_ALRMAR_SU_Pos)#defineRTC_ALRMAR_SURTC_ALRMAR_SU_Msk#defineRTC_ALRMAR_SU_0(0x1UL<<RTC_ALRMAR_SU_Pos)#defineRTC_ALRMAR_SU_1(0x2UL<<RTC_ALRMAR_SU_Pos)#defineRTC_ALRMAR_SU_2(0x4UL<<RTC_ALRMAR_SU_Pos)#defineRTC_ALRMAR_SU_3(0x8UL<<RTC_ALRMAR_SU_Pos)#defineRTC_ALRMBR_MSK4_Pos(31U)#defineRTC_ALRMBR_MSK4_Msk(0x1UL<<RTC_ALRMBR_MSK4_Pos)#defineRTC_ALRMBR_MSK4RTC_ALRMBR_MSK4_Msk#defineRTC_ALRMBR_WDSEL_Pos(30U)#defineRTC_ALRMBR_WDSEL_Msk(0x1UL<<RTC_ALRMBR_WDSEL_Pos)#defineRTC_ALRMBR_WDSELRTC_ALRMBR_WDSEL_Msk#defineRTC_ALRMBR_DT_Pos(28U)#defineRTC_ALRMBR_DT_Msk(0x3UL<<RTC_ALRMBR_DT_Pos)#defineRTC_ALRMBR_DTRTC_ALRMBR_DT_Msk#defineRTC_ALRMBR_DT_0(0x1UL<<RTC_ALRMBR_DT_Pos)#defineRTC_ALRMBR_DT_1(0x2UL<<RTC_ALRMBR_DT_Pos)#defineRTC_ALRMBR_DU_Pos(24U)#defineRTC_ALRMBR_DU_Msk(0xFUL<<RTC_ALRMBR_DU_Pos)#defineRTC_ALRMBR_DURTC_ALRMBR_DU_Msk#defineRTC_ALRMBR_DU_0(0x1UL<<RTC_ALRMBR_DU_Pos)#defineRTC_ALRMBR_DU_1(0x2UL<<RTC_ALRMBR_DU_Pos)#defineRTC_ALRMBR_DU_2(0x4UL<<RTC_ALRMBR_DU_Pos)#defineRTC_ALRMBR_DU_3(0x8UL<<RTC_ALRMBR_DU_Pos)#defineRTC_ALRMBR_MSK3_Pos(23U)#defineRTC_ALRMBR_MSK3_Msk(0x1UL<<RTC_ALRMBR_MSK3_Pos)#defineRTC_ALRMBR_MSK3RTC_ALRMBR_MSK3_Msk#defineRTC_ALRMBR_PM_Pos(22U)#defineRTC_ALRMBR_PM_Msk(0x1UL<<RTC_ALRMBR_PM_Pos)#defineRTC_ALRMBR_PMRTC_ALRMBR_PM_Msk#defineRTC_ALRMBR_HT_Pos(20U)#defineRTC_ALRMBR_HT_Msk(0x3UL<<RTC_ALRMBR_HT_Pos)#defineRTC_ALRMBR_HTRTC_ALRMBR_HT_Msk#defineRTC_ALRMBR_HT_0(0x1UL<<RTC_ALRMBR_HT_Pos)#defineRTC_ALRMBR_HT_1(0x2UL<<RTC_ALRMBR_HT_Pos)#defineRTC_ALRMBR_HU_Pos(16U)#defineRTC_ALRMBR_HU_Msk(0xFUL<<RTC_ALRMBR_HU_Pos)#defineRTC_ALRMBR_HURTC_ALRMBR_HU_Msk#defineRTC_ALRMBR_HU_0(0x1UL<<RTC_ALRMBR_HU_Pos)#defineRTC_ALRMBR_HU_1(0x2UL<<RTC_ALRMBR_HU_Pos)#defineRTC_ALRMBR_HU_2(0x4UL<<RTC_ALRMBR_HU_Pos)#defineRTC_ALRMBR_HU_3(0x8UL<<RTC_ALRMBR_HU_Pos)#defineRTC_ALRMBR_MSK2_Pos(15U)#defineRTC_ALRMBR_MSK2_Msk(0x1UL<<RTC_ALRMBR_MSK2_Pos)#defineRTC_ALRMBR_MSK2RTC_ALRMBR_MSK2_Msk#defineRTC_ALRMBR_MNT_Pos(12U)#defineRTC_ALRMBR_MNT_Msk(0x7UL<<RTC_ALRMBR_MNT_Pos)#defineRTC_ALRMBR_MNTRTC_ALRMBR_MNT_Msk#defineRTC_ALRMBR_MNT_0(0x1UL<<RTC_ALRMBR_MNT_Pos)#defineRTC_ALRMBR_MNT_1(0x2UL<<RTC_ALRMBR_MNT_Pos)#defineRTC_ALRMBR_MNT_2(0x4UL<<RTC_ALRMBR_MNT_Pos)#defineRTC_ALRMBR_MNU_Pos(8U)#defineRTC_ALRMBR_MNU_Msk(0xFUL<<RTC_ALRMBR_MNU_Pos)#defineRTC_ALRMBR_MNURTC_ALRMBR_MNU_Msk#defineRTC_ALRMBR_MNU_0(0x1UL<<RTC_ALRMBR_MNU_Pos)#defineRTC_ALRMBR_MNU_1(0x2UL<<RTC_ALRMBR_MNU_Pos)#defineRTC_ALRMBR_MNU_2(0x4UL<<RTC_ALRMBR_MNU_Pos)#defineRTC_ALRMBR_MNU_3(0x8UL<<RTC_ALRMBR_MNU_Pos)#defineRTC_ALRMBR_MSK1_Pos(7U)#defineRTC_ALRMBR_MSK1_Msk(0x1UL<<RTC_ALRMBR_MSK1_Pos)#defineRTC_ALRMBR_MSK1RTC_ALRMBR_MSK1_Msk#defineRTC_ALRMBR_ST_Pos(4U)#defineRTC_ALRMBR_ST_Msk(0x7UL<<RTC_ALRMBR_ST_Pos)#defineRTC_ALRMBR_STRTC_ALRMBR_ST_Msk#defineRTC_ALRMBR_ST_0(0x1UL<<RTC_ALRMBR_ST_Pos)#defineRTC_ALRMBR_ST_1(0x2UL<<RTC_ALRMBR_ST_Pos)#defineRTC_ALRMBR_ST_2(0x4UL<<RTC_ALRMBR_ST_Pos)#defineRTC_ALRMBR_SU_Pos(0U)#defineRTC_ALRMBR_SU_Msk(0xFUL<<RTC_ALRMBR_SU_Pos)#defineRTC_ALRMBR_SURTC_ALRMBR_SU_Msk#defineRTC_ALRMBR_SU_0(0x1UL<<RTC_ALRMBR_SU_Pos)#defineRTC_ALRMBR_SU_1(0x2UL<<RTC_ALRMBR_SU_Pos)#defineRTC_ALRMBR_SU_2(0x4UL<<RTC_ALRMBR_SU_Pos)#defineRTC_ALRMBR_SU_3(0x8UL<<RTC_ALRMBR_SU_Pos)#defineRTC_WPR_KEY_Pos(0U)#defineRTC_WPR_KEY_Msk(0xFFUL<<RTC_WPR_KEY_Pos)#defineRTC_WPR_KEYRTC_WPR_KEY_Msk#defineRTC_SSR_SS_Pos(0U)#defineRTC_SSR_SS_Msk(0xFFFFUL<<RTC_SSR_SS_Pos)#defineRTC_SSR_SSRTC_SSR_SS_Msk#defineRTC_SHIFTR_SUBFS_Pos(0U)#defineRTC_SHIFTR_SUBFS_Msk(0x7FFFUL<<RTC_SHIFTR_SUBFS_Pos)#defineRTC_SHIFTR_SUBFSRTC_SHIFTR_SUBFS_Msk#defineRTC_SHIFTR_ADD1S_Pos(31U)#defineRTC_SHIFTR_ADD1S_Msk(0x1UL<<RTC_SHIFTR_ADD1S_Pos)#defineRTC_SHIFTR_ADD1SRTC_SHIFTR_ADD1S_Msk#defineRTC_TSTR_PM_Pos(22U)#defineRTC_TSTR_PM_Msk(0x1UL<<RTC_TSTR_PM_Pos)#defineRTC_TSTR_PMRTC_TSTR_PM_Msk#defineRTC_TSTR_HT_Pos(20U)#defineRTC_TSTR_HT_Msk(0x3UL<<RTC_TSTR_HT_Pos)#defineRTC_TSTR_HTRTC_TSTR_HT_Msk#defineRTC_TSTR_HT_0(0x1UL<<RTC_TSTR_HT_Pos)#defineRTC_TSTR_HT_1(0x2UL<<RTC_TSTR_HT_Pos)#defineRTC_TSTR_HU_Pos(16U)#defineRTC_TSTR_HU_Msk(0xFUL<<RTC_TSTR_HU_Pos)#defineRTC_TSTR_HURTC_TSTR_HU_Msk#defineRTC_TSTR_HU_0(0x1UL<<RTC_TSTR_HU_Pos)#defineRTC_TSTR_HU_1(0x2UL<<RTC_TSTR_HU_Pos)#defineRTC_TSTR_HU_2(0x4UL<<RTC_TSTR_HU_Pos)#defineRTC_TSTR_HU_3(0x8UL<<RTC_TSTR_HU_Pos)#defineRTC_TSTR_MNT_Pos(12U)#defineRTC_TSTR_MNT_Msk(0x7UL<<RTC_TSTR_MNT_Pos)#defineRTC_TSTR_MNTRTC_TSTR_MNT_Msk#defineRTC_TSTR_MNT_0(0x1UL<<RTC_TSTR_MNT_Pos)#defineRTC_TSTR_MNT_1(0x2UL<<RTC_TSTR_MNT_Pos)#defineRTC_TSTR_MNT_2(0x4UL<<RTC_TSTR_MNT_Pos)#defineRTC_TSTR_MNU_Pos(8U)#defineRTC_TSTR_MNU_Msk(0xFUL<<RTC_TSTR_MNU_Pos)#defineRTC_TSTR_MNURTC_TSTR_MNU_Msk#defineRTC_TSTR_MNU_0(0x1UL<<RTC_TSTR_MNU_Pos)#defineRTC_TSTR_MNU_1(0x2UL<<RTC_TSTR_MNU_Pos)#defineRTC_TSTR_MNU_2(0x4UL<<RTC_TSTR_MNU_Pos)#defineRTC_TSTR_MNU_3(0x8UL<<RTC_TSTR_MNU_Pos)#defineRTC_TSTR_ST_Pos(4U)#defineRTC_TSTR_ST_Msk(0x7UL<<RTC_TSTR_ST_Pos)#defineRTC_TSTR_STRTC_TSTR_ST_Msk#defineRTC_TSTR_ST_0(0x1UL<<RTC_TSTR_ST_Pos)#defineRTC_TSTR_ST_1(0x2UL<<RTC_TSTR_ST_Pos)#defineRTC_TSTR_ST_2(0x4UL<<RTC_TSTR_ST_Pos)#defineRTC_TSTR_SU_Pos(0U)#defineRTC_TSTR_SU_Msk(0xFUL<<RTC_TSTR_SU_Pos)#defineRTC_TSTR_SURTC_TSTR_SU_Msk#defineRTC_TSTR_SU_0(0x1UL<<RTC_TSTR_SU_Pos)#defineRTC_TSTR_SU_1(0x2UL<<RTC_TSTR_SU_Pos)#defineRTC_TSTR_SU_2(0x4UL<<RTC_TSTR_SU_Pos)#defineRTC_TSTR_SU_3(0x8UL<<RTC_TSTR_SU_Pos)#defineRTC_TSDR_WDU_Pos(13U)#defineRTC_TSDR_WDU_Msk(0x7UL<<RTC_TSDR_WDU_Pos)#defineRTC_TSDR_WDURTC_TSDR_WDU_Msk#defineRTC_TSDR_WDU_0(0x1UL<<RTC_TSDR_WDU_Pos)#defineRTC_TSDR_WDU_1(0x2UL<<RTC_TSDR_WDU_Pos)#defineRTC_TSDR_WDU_2(0x4UL<<RTC_TSDR_WDU_Pos)#defineRTC_TSDR_MT_Pos(12U)#defineRTC_TSDR_MT_Msk(0x1UL<<RTC_TSDR_MT_Pos)#defineRTC_TSDR_MTRTC_TSDR_MT_Msk#defineRTC_TSDR_MU_Pos(8U)#defineRTC_TSDR_MU_Msk(0xFUL<<RTC_TSDR_MU_Pos)#defineRTC_TSDR_MURTC_TSDR_MU_Msk#defineRTC_TSDR_MU_0(0x1UL<<RTC_TSDR_MU_Pos)#defineRTC_TSDR_MU_1(0x2UL<<RTC_TSDR_MU_Pos)#defineRTC_TSDR_MU_2(0x4UL<<RTC_TSDR_MU_Pos)#defineRTC_TSDR_MU_3(0x8UL<<RTC_TSDR_MU_Pos)#defineRTC_TSDR_DT_Pos(4U)#defineRTC_TSDR_DT_Msk(0x3UL<<RTC_TSDR_DT_Pos)#defineRTC_TSDR_DTRTC_TSDR_DT_Msk#defineRTC_TSDR_DT_0(0x1UL<<RTC_TSDR_DT_Pos)#defineRTC_TSDR_DT_1(0x2UL<<RTC_TSDR_DT_Pos)#defineRTC_TSDR_DU_Pos(0U)#defineRTC_TSDR_DU_Msk(0xFUL<<RTC_TSDR_DU_Pos)#defineRTC_TSDR_DURTC_TSDR_DU_Msk#defineRTC_TSDR_DU_0(0x1UL<<RTC_TSDR_DU_Pos)#defineRTC_TSDR_DU_1(0x2UL<<RTC_TSDR_DU_Pos)#defineRTC_TSDR_DU_2(0x4UL<<RTC_TSDR_DU_Pos)#defineRTC_TSDR_DU_3(0x8UL<<RTC_TSDR_DU_Pos)#defineRTC_TSSSR_SS_Pos(0U)#defineRTC_TSSSR_SS_Msk(0xFFFFUL<<RTC_TSSSR_SS_Pos)#defineRTC_TSSSR_SSRTC_TSSSR_SS_Msk#defineRTC_CALR_CALP_Pos(15U)#defineRTC_CALR_CALP_Msk(0x1UL<<RTC_CALR_CALP_Pos)#defineRTC_CALR_CALPRTC_CALR_CALP_Msk#defineRTC_CALR_CALW8_Pos(14U)#defineRTC_CALR_CALW8_Msk(0x1UL<<RTC_CALR_CALW8_Pos)#defineRTC_CALR_CALW8RTC_CALR_CALW8_Msk#defineRTC_CALR_CALW16_Pos(13U)#defineRTC_CALR_CALW16_Msk(0x1UL<<RTC_CALR_CALW16_Pos)#defineRTC_CALR_CALW16RTC_CALR_CALW16_Msk#defineRTC_CALR_CALM_Pos(0U)#defineRTC_CALR_CALM_Msk(0x1FFUL<<RTC_CALR_CALM_Pos)#defineRTC_CALR_CALMRTC_CALR_CALM_Msk#defineRTC_CALR_CALM_0(0x001UL<<RTC_CALR_CALM_Pos)#defineRTC_CALR_CALM_1(0x002UL<<RTC_CALR_CALM_Pos)#defineRTC_CALR_CALM_2(0x004UL<<RTC_CALR_CALM_Pos)#defineRTC_CALR_CALM_3(0x008UL<<RTC_CALR_CALM_Pos)#defineRTC_CALR_CALM_4(0x010UL<<RTC_CALR_CALM_Pos)#defineRTC_CALR_CALM_5(0x020UL<<RTC_CALR_CALM_Pos)#defineRTC_CALR_CALM_6(0x040UL<<RTC_CALR_CALM_Pos)#defineRTC_CALR_CALM_7(0x080UL<<RTC_CALR_CALM_Pos)#defineRTC_CALR_CALM_8(0x100UL<<RTC_CALR_CALM_Pos)#defineRTC_TAMPCR_TAMP3MF_Pos(24U)#defineRTC_TAMPCR_TAMP3MF_Msk(0x1UL<<RTC_TAMPCR_TAMP3MF_Pos)#defineRTC_TAMPCR_TAMP3MFRTC_TAMPCR_TAMP3MF_Msk#defineRTC_TAMPCR_TAMP3NOERASE_Pos(23U)#defineRTC_TAMPCR_TAMP3NOERASE_Msk(0x1UL<<RTC_TAMPCR_TAMP3NOERASE_Pos)#defineRTC_TAMPCR_TAMP3NOERASERTC_TAMPCR_TAMP3NOERASE_Msk#defineRTC_TAMPCR_TAMP3IE_Pos(22U)#defineRTC_TAMPCR_TAMP3IE_Msk(0x1UL<<RTC_TAMPCR_TAMP3IE_Pos)#defineRTC_TAMPCR_TAMP3IERTC_TAMPCR_TAMP3IE_Msk#defineRTC_TAMPCR_TAMP2MF_Pos(21U)#defineRTC_TAMPCR_TAMP2MF_Msk(0x1UL<<RTC_TAMPCR_TAMP2MF_Pos)#defineRTC_TAMPCR_TAMP2MFRTC_TAMPCR_TAMP2MF_Msk#defineRTC_TAMPCR_TAMP2NOERASE_Pos(20U)#defineRTC_TAMPCR_TAMP2NOERASE_Msk(0x1UL<<RTC_TAMPCR_TAMP2NOERASE_Pos)#defineRTC_TAMPCR_TAMP2NOERASERTC_TAMPCR_TAMP2NOERASE_Msk#defineRTC_TAMPCR_TAMP2IE_Pos(19U)#defineRTC_TAMPCR_TAMP2IE_Msk(0x1UL<<RTC_TAMPCR_TAMP2IE_Pos)#defineRTC_TAMPCR_TAMP2IERTC_TAMPCR_TAMP2IE_Msk#defineRTC_TAMPCR_TAMP1MF_Pos(18U)#defineRTC_TAMPCR_TAMP1MF_Msk(0x1UL<<RTC_TAMPCR_TAMP1MF_Pos)#defineRTC_TAMPCR_TAMP1MFRTC_TAMPCR_TAMP1MF_Msk#defineRTC_TAMPCR_TAMP1NOERASE_Pos(17U)#defineRTC_TAMPCR_TAMP1NOERASE_Msk(0x1UL<<RTC_TAMPCR_TAMP1NOERASE_Pos)#defineRTC_TAMPCR_TAMP1NOERASERTC_TAMPCR_TAMP1NOERASE_Msk#defineRTC_TAMPCR_TAMP1IE_Pos(16U)#defineRTC_TAMPCR_TAMP1IE_Msk(0x1UL<<RTC_TAMPCR_TAMP1IE_Pos)#defineRTC_TAMPCR_TAMP1IERTC_TAMPCR_TAMP1IE_Msk#defineRTC_TAMPCR_TAMPPUDIS_Pos(15U)#defineRTC_TAMPCR_TAMPPUDIS_Msk(0x1UL<<RTC_TAMPCR_TAMPPUDIS_Pos)#defineRTC_TAMPCR_TAMPPUDISRTC_TAMPCR_TAMPPUDIS_Msk#defineRTC_TAMPCR_TAMPPRCH_Pos(13U)#defineRTC_TAMPCR_TAMPPRCH_Msk(0x3UL<<RTC_TAMPCR_TAMPPRCH_Pos)#defineRTC_TAMPCR_TAMPPRCHRTC_TAMPCR_TAMPPRCH_Msk#defineRTC_TAMPCR_TAMPPRCH_0(0x1UL<<RTC_TAMPCR_TAMPPRCH_Pos)#defineRTC_TAMPCR_TAMPPRCH_1(0x2UL<<RTC_TAMPCR_TAMPPRCH_Pos)#defineRTC_TAMPCR_TAMPFLT_Pos(11U)#defineRTC_TAMPCR_TAMPFLT_Msk(0x3UL<<RTC_TAMPCR_TAMPFLT_Pos)#defineRTC_TAMPCR_TAMPFLTRTC_TAMPCR_TAMPFLT_Msk#defineRTC_TAMPCR_TAMPFLT_0(0x1UL<<RTC_TAMPCR_TAMPFLT_Pos)#defineRTC_TAMPCR_TAMPFLT_1(0x2UL<<RTC_TAMPCR_TAMPFLT_Pos)#defineRTC_TAMPCR_TAMPFREQ_Pos(8U)#defineRTC_TAMPCR_TAMPFREQ_Msk(0x7UL<<RTC_TAMPCR_TAMPFREQ_Pos)#defineRTC_TAMPCR_TAMPFREQRTC_TAMPCR_TAMPFREQ_Msk#defineRTC_TAMPCR_TAMPFREQ_0(0x1UL<<RTC_TAMPCR_TAMPFREQ_Pos)#defineRTC_TAMPCR_TAMPFREQ_1(0x2UL<<RTC_TAMPCR_TAMPFREQ_Pos)#defineRTC_TAMPCR_TAMPFREQ_2(0x4UL<<RTC_TAMPCR_TAMPFREQ_Pos)#defineRTC_TAMPCR_TAMPTS_Pos(7U)#defineRTC_TAMPCR_TAMPTS_Msk(0x1UL<<RTC_TAMPCR_TAMPTS_Pos)#defineRTC_TAMPCR_TAMPTSRTC_TAMPCR_TAMPTS_Msk#defineRTC_TAMPCR_TAMP3TRG_Pos(6U)#defineRTC_TAMPCR_TAMP3TRG_Msk(0x1UL<<RTC_TAMPCR_TAMP3TRG_Pos)#defineRTC_TAMPCR_TAMP3TRGRTC_TAMPCR_TAMP3TRG_Msk#defineRTC_TAMPCR_TAMP3E_Pos(5U)#defineRTC_TAMPCR_TAMP3E_Msk(0x1UL<<RTC_TAMPCR_TAMP3E_Pos)#defineRTC_TAMPCR_TAMP3ERTC_TAMPCR_TAMP3E_Msk#defineRTC_TAMPCR_TAMP2TRG_Pos(4U)#defineRTC_TAMPCR_TAMP2TRG_Msk(0x1UL<<RTC_TAMPCR_TAMP2TRG_Pos)#defineRTC_TAMPCR_TAMP2TRGRTC_TAMPCR_TAMP2TRG_Msk#defineRTC_TAMPCR_TAMP2E_Pos(3U)#defineRTC_TAMPCR_TAMP2E_Msk(0x1UL<<RTC_TAMPCR_TAMP2E_Pos)#defineRTC_TAMPCR_TAMP2ERTC_TAMPCR_TAMP2E_Msk#defineRTC_TAMPCR_TAMPIE_Pos(2U)#defineRTC_TAMPCR_TAMPIE_Msk(0x1UL<<RTC_TAMPCR_TAMPIE_Pos)#defineRTC_TAMPCR_TAMPIERTC_TAMPCR_TAMPIE_Msk#defineRTC_TAMPCR_TAMP1TRG_Pos(1U)#defineRTC_TAMPCR_TAMP1TRG_Msk(0x1UL<<RTC_TAMPCR_TAMP1TRG_Pos)#defineRTC_TAMPCR_TAMP1TRGRTC_TAMPCR_TAMP1TRG_Msk#defineRTC_TAMPCR_TAMP1E_Pos(0U)#defineRTC_TAMPCR_TAMP1E_Msk(0x1UL<<RTC_TAMPCR_TAMP1E_Pos)#defineRTC_TAMPCR_TAMP1ERTC_TAMPCR_TAMP1E_Msk#defineRTC_ALRMASSR_MASKSS_Pos(24U)#defineRTC_ALRMASSR_MASKSS_Msk(0xFUL<<RTC_ALRMASSR_MASKSS_Pos)#defineRTC_ALRMASSR_MASKSSRTC_ALRMASSR_MASKSS_Msk#defineRTC_ALRMASSR_MASKSS_0(0x1UL<<RTC_ALRMASSR_MASKSS_Pos)#defineRTC_ALRMASSR_MASKSS_1(0x2UL<<RTC_ALRMASSR_MASKSS_Pos)#defineRTC_ALRMASSR_MASKSS_2(0x4UL<<RTC_ALRMASSR_MASKSS_Pos)#defineRTC_ALRMASSR_MASKSS_3(0x8UL<<RTC_ALRMASSR_MASKSS_Pos)#defineRTC_ALRMASSR_SS_Pos(0U)#defineRTC_ALRMASSR_SS_Msk(0x7FFFUL<<RTC_ALRMASSR_SS_Pos)#defineRTC_ALRMASSR_SSRTC_ALRMASSR_SS_Msk#defineRTC_ALRMBSSR_MASKSS_Pos(24U)#defineRTC_ALRMBSSR_MASKSS_Msk(0xFUL<<RTC_ALRMBSSR_MASKSS_Pos)#defineRTC_ALRMBSSR_MASKSSRTC_ALRMBSSR_MASKSS_Msk#defineRTC_ALRMBSSR_MASKSS_0(0x1UL<<RTC_ALRMBSSR_MASKSS_Pos)#defineRTC_ALRMBSSR_MASKSS_1(0x2UL<<RTC_ALRMBSSR_MASKSS_Pos)#defineRTC_ALRMBSSR_MASKSS_2(0x4UL<<RTC_ALRMBSSR_MASKSS_Pos)#defineRTC_ALRMBSSR_MASKSS_3(0x8UL<<RTC_ALRMBSSR_MASKSS_Pos)#defineRTC_ALRMBSSR_SS_Pos(0U)#defineRTC_ALRMBSSR_SS_Msk(0x7FFFUL<<RTC_ALRMBSSR_SS_Pos)#defineRTC_ALRMBSSR_SSRTC_ALRMBSSR_SS_Msk#defineRTC_OR_OUT_RMP_Pos(1U)#defineRTC_OR_OUT_RMP_Msk(0x1UL<<RTC_OR_OUT_RMP_Pos)#defineRTC_OR_OUT_RMPRTC_OR_OUT_RMP_Msk#defineRTC_OR_ALARMOUTTYPE_Pos(0U)#defineRTC_OR_ALARMOUTTYPE_Msk(0x1UL<<RTC_OR_ALARMOUTTYPE_Pos)#defineRTC_OR_ALARMOUTTYPERTC_OR_ALARMOUTTYPE_Msk#defineRTC_BKP0R_Pos(0U)#defineRTC_BKP0R_Msk(0xFFFFFFFFUL<<RTC_BKP0R_Pos)#defineRTC_BKP0RRTC_BKP0R_Msk#defineRTC_BKP1R_Pos(0U)#defineRTC_BKP1R_Msk(0xFFFFFFFFUL<<RTC_BKP1R_Pos)#defineRTC_BKP1RRTC_BKP1R_Msk#defineRTC_BKP2R_Pos(0U)#defineRTC_BKP2R_Msk(0xFFFFFFFFUL<<RTC_BKP2R_Pos)#defineRTC_BKP2RRTC_BKP2R_Msk#defineRTC_BKP3R_Pos(0U)#defineRTC_BKP3R_Msk(0xFFFFFFFFUL<<RTC_BKP3R_Pos)#defineRTC_BKP3RRTC_BKP3R_Msk#defineRTC_BKP4R_Pos(0U)#defineRTC_BKP4R_Msk(0xFFFFFFFFUL<<RTC_BKP4R_Pos)#defineRTC_BKP4RRTC_BKP4R_Msk#defineRTC_BKP5R_Pos(0U)#defineRTC_BKP5R_Msk(0xFFFFFFFFUL<<RTC_BKP5R_Pos)#defineRTC_BKP5RRTC_BKP5R_Msk#defineRTC_BKP6R_Pos(0U)#defineRTC_BKP6R_Msk(0xFFFFFFFFUL<<RTC_BKP6R_Pos)#defineRTC_BKP6RRTC_BKP6R_Msk#defineRTC_BKP7R_Pos(0U)#defineRTC_BKP7R_Msk(0xFFFFFFFFUL<<RTC_BKP7R_Pos)#defineRTC_BKP7RRTC_BKP7R_Msk#defineRTC_BKP8R_Pos(0U)#defineRTC_BKP8R_Msk(0xFFFFFFFFUL<<RTC_BKP8R_Pos)#defineRTC_BKP8RRTC_BKP8R_Msk#defineRTC_BKP9R_Pos(0U)#defineRTC_BKP9R_Msk(0xFFFFFFFFUL<<RTC_BKP9R_Pos)#defineRTC_BKP9RRTC_BKP9R_Msk#defineRTC_BKP10R_Pos(0U)#defineRTC_BKP10R_Msk(0xFFFFFFFFUL<<RTC_BKP10R_Pos)#defineRTC_BKP10RRTC_BKP10R_Msk#defineRTC_BKP11R_Pos(0U)#defineRTC_BKP11R_Msk(0xFFFFFFFFUL<<RTC_BKP11R_Pos)#defineRTC_BKP11RRTC_BKP11R_Msk#defineRTC_BKP12R_Pos(0U)#defineRTC_BKP12R_Msk(0xFFFFFFFFUL<<RTC_BKP12R_Pos)#defineRTC_BKP12RRTC_BKP12R_Msk#defineRTC_BKP13R_Pos(0U)#defineRTC_BKP13R_Msk(0xFFFFFFFFUL<<RTC_BKP13R_Pos)#defineRTC_BKP13RRTC_BKP13R_Msk#defineRTC_BKP14R_Pos(0U)#defineRTC_BKP14R_Msk(0xFFFFFFFFUL<<RTC_BKP14R_Pos)#defineRTC_BKP14RRTC_BKP14R_Msk#defineRTC_BKP15R_Pos(0U)#defineRTC_BKP15R_Msk(0xFFFFFFFFUL<<RTC_BKP15R_Pos)#defineRTC_BKP15RRTC_BKP15R_Msk#defineRTC_BKP16R_Pos(0U)#defineRTC_BKP16R_Msk(0xFFFFFFFFUL<<RTC_BKP16R_Pos)#defineRTC_BKP16RRTC_BKP16R_Msk#defineRTC_BKP17R_Pos(0U)#defineRTC_BKP17R_Msk(0xFFFFFFFFUL<<RTC_BKP17R_Pos)#defineRTC_BKP17RRTC_BKP17R_Msk#defineRTC_BKP18R_Pos(0U)#defineRTC_BKP18R_Msk(0xFFFFFFFFUL<<RTC_BKP18R_Pos)#defineRTC_BKP18RRTC_BKP18R_Msk#defineRTC_BKP19R_Pos(0U)#defineRTC_BKP19R_Msk(0xFFFFFFFFUL<<RTC_BKP19R_Pos)#defineRTC_BKP19RRTC_BKP19R_Msk#defineRTC_BKP20R_Pos(0U)#defineRTC_BKP20R_Msk(0xFFFFFFFFUL<<RTC_BKP20R_Pos)#defineRTC_BKP20RRTC_BKP20R_Msk#defineRTC_BKP21R_Pos(0U)#defineRTC_BKP21R_Msk(0xFFFFFFFFUL<<RTC_BKP21R_Pos)#defineRTC_BKP21RRTC_BKP21R_Msk#defineRTC_BKP22R_Pos(0U)#defineRTC_BKP22R_Msk(0xFFFFFFFFUL<<RTC_BKP22R_Pos)#defineRTC_BKP22RRTC_BKP22R_Msk#defineRTC_BKP23R_Pos(0U)#defineRTC_BKP23R_Msk(0xFFFFFFFFUL<<RTC_BKP23R_Pos)#defineRTC_BKP23RRTC_BKP23R_Msk#defineRTC_BKP24R_Pos(0U)#defineRTC_BKP24R_Msk(0xFFFFFFFFUL<<RTC_BKP24R_Pos)#defineRTC_BKP24RRTC_BKP24R_Msk#defineRTC_BKP25R_Pos(0U)#defineRTC_BKP25R_Msk(0xFFFFFFFFUL<<RTC_BKP25R_Pos)#defineRTC_BKP25RRTC_BKP25R_Msk#defineRTC_BKP26R_Pos(0U)#defineRTC_BKP26R_Msk(0xFFFFFFFFUL<<RTC_BKP26R_Pos)#defineRTC_BKP26RRTC_BKP26R_Msk#defineRTC_BKP27R_Pos(0U)#defineRTC_BKP27R_Msk(0xFFFFFFFFUL<<RTC_BKP27R_Pos)#defineRTC_BKP27RRTC_BKP27R_Msk#defineRTC_BKP28R_Pos(0U)#defineRTC_BKP28R_Msk(0xFFFFFFFFUL<<RTC_BKP28R_Pos)#defineRTC_BKP28RRTC_BKP28R_Msk#defineRTC_BKP29R_Pos(0U)#defineRTC_BKP29R_Msk(0xFFFFFFFFUL<<RTC_BKP29R_Pos)#defineRTC_BKP29RRTC_BKP29R_Msk#defineRTC_BKP30R_Pos(0U)#defineRTC_BKP30R_Msk(0xFFFFFFFFUL<<RTC_BKP30R_Pos)#defineRTC_BKP30RRTC_BKP30R_Msk#defineRTC_BKP31R_Pos(0U)#defineRTC_BKP31R_Msk(0xFFFFFFFFUL<<RTC_BKP31R_Pos)#defineRTC_BKP31RRTC_BKP31R_Msk#defineSAI_GCR_SYNCIN_Pos(0U)#defineSAI_GCR_SYNCIN_Msk(0x3UL<<SAI_GCR_SYNCIN_Pos)#defineSAI_GCR_SYNCINSAI_GCR_SYNCIN_Msk#defineSAI_GCR_SYNCIN_0(0x1UL<<SAI_GCR_SYNCIN_Pos)#defineSAI_GCR_SYNCIN_1(0x2UL<<SAI_GCR_SYNCIN_Pos)#defineSAI_GCR_SYNCOUT_Pos(4U)#defineSAI_GCR_SYNCOUT_Msk(0x3UL<<SAI_GCR_SYNCOUT_Pos)#defineSAI_GCR_SYNCOUTSAI_GCR_SYNCOUT_Msk#defineSAI_GCR_SYNCOUT_0(0x1UL<<SAI_GCR_SYNCOUT_Pos)#defineSAI_GCR_SYNCOUT_1(0x2UL<<SAI_GCR_SYNCOUT_Pos)#defineSAI_xCR1_MODE_Pos(0U)#defineSAI_xCR1_MODE_Msk(0x3UL<<SAI_xCR1_MODE_Pos)#defineSAI_xCR1_MODESAI_xCR1_MODE_Msk#defineSAI_xCR1_MODE_0(0x1UL<<SAI_xCR1_MODE_Pos)#defineSAI_xCR1_MODE_1(0x2UL<<SAI_xCR1_MODE_Pos)#defineSAI_xCR1_PRTCFG_Pos(2U)#defineSAI_xCR1_PRTCFG_Msk(0x3UL<<SAI_xCR1_PRTCFG_Pos)#defineSAI_xCR1_PRTCFGSAI_xCR1_PRTCFG_Msk#defineSAI_xCR1_PRTCFG_0(0x1UL<<SAI_xCR1_PRTCFG_Pos)#defineSAI_xCR1_PRTCFG_1(0x2UL<<SAI_xCR1_PRTCFG_Pos)#defineSAI_xCR1_DS_Pos(5U)#defineSAI_xCR1_DS_Msk(0x7UL<<SAI_xCR1_DS_Pos)#defineSAI_xCR1_DSSAI_xCR1_DS_Msk#defineSAI_xCR1_DS_0(0x1UL<<SAI_xCR1_DS_Pos)#defineSAI_xCR1_DS_1(0x2UL<<SAI_xCR1_DS_Pos)#defineSAI_xCR1_DS_2(0x4UL<<SAI_xCR1_DS_Pos)#defineSAI_xCR1_LSBFIRST_Pos(8U)#defineSAI_xCR1_LSBFIRST_Msk(0x1UL<<SAI_xCR1_LSBFIRST_Pos)#defineSAI_xCR1_LSBFIRSTSAI_xCR1_LSBFIRST_Msk#defineSAI_xCR1_CKSTR_Pos(9U)#defineSAI_xCR1_CKSTR_Msk(0x1UL<<SAI_xCR1_CKSTR_Pos)#defineSAI_xCR1_CKSTRSAI_xCR1_CKSTR_Msk#defineSAI_xCR1_SYNCEN_Pos(10U)#defineSAI_xCR1_SYNCEN_Msk(0x3UL<<SAI_xCR1_SYNCEN_Pos)#defineSAI_xCR1_SYNCENSAI_xCR1_SYNCEN_Msk#defineSAI_xCR1_SYNCEN_0(0x1UL<<SAI_xCR1_SYNCEN_Pos)#defineSAI_xCR1_SYNCEN_1(0x2UL<<SAI_xCR1_SYNCEN_Pos)#defineSAI_xCR1_MONO_Pos(12U)#defineSAI_xCR1_MONO_Msk(0x1UL<<SAI_xCR1_MONO_Pos)#defineSAI_xCR1_MONOSAI_xCR1_MONO_Msk#defineSAI_xCR1_OUTDRIV_Pos(13U)#defineSAI_xCR1_OUTDRIV_Msk(0x1UL<<SAI_xCR1_OUTDRIV_Pos)#defineSAI_xCR1_OUTDRIVSAI_xCR1_OUTDRIV_Msk#defineSAI_xCR1_SAIEN_Pos(16U)#defineSAI_xCR1_SAIEN_Msk(0x1UL<<SAI_xCR1_SAIEN_Pos)#defineSAI_xCR1_SAIENSAI_xCR1_SAIEN_Msk#defineSAI_xCR1_DMAEN_Pos(17U)#defineSAI_xCR1_DMAEN_Msk(0x1UL<<SAI_xCR1_DMAEN_Pos)#defineSAI_xCR1_DMAENSAI_xCR1_DMAEN_Msk#defineSAI_xCR1_NODIV_Pos(19U)#defineSAI_xCR1_NODIV_Msk(0x1UL<<SAI_xCR1_NODIV_Pos)#defineSAI_xCR1_NODIVSAI_xCR1_NODIV_Msk#defineSAI_xCR1_MCKDIV_Pos(20U)#defineSAI_xCR1_MCKDIV_Msk(0xFUL<<SAI_xCR1_MCKDIV_Pos)#defineSAI_xCR1_MCKDIVSAI_xCR1_MCKDIV_Msk#defineSAI_xCR1_MCKDIV_0(0x1UL<<SAI_xCR1_MCKDIV_Pos)#defineSAI_xCR1_MCKDIV_1(0x2UL<<SAI_xCR1_MCKDIV_Pos)#defineSAI_xCR1_MCKDIV_2(0x4UL<<SAI_xCR1_MCKDIV_Pos)#defineSAI_xCR1_MCKDIV_3(0x8UL<<SAI_xCR1_MCKDIV_Pos)#defineSAI_xCR2_FTH_Pos(0U)#defineSAI_xCR2_FTH_Msk(0x7UL<<SAI_xCR2_FTH_Pos)#defineSAI_xCR2_FTHSAI_xCR2_FTH_Msk#defineSAI_xCR2_FTH_0(0x1UL<<SAI_xCR2_FTH_Pos)#defineSAI_xCR2_FTH_1(0x2UL<<SAI_xCR2_FTH_Pos)#defineSAI_xCR2_FTH_2(0x4UL<<SAI_xCR2_FTH_Pos)#defineSAI_xCR2_FFLUSH_Pos(3U)#defineSAI_xCR2_FFLUSH_Msk(0x1UL<<SAI_xCR2_FFLUSH_Pos)#defineSAI_xCR2_FFLUSHSAI_xCR2_FFLUSH_Msk#defineSAI_xCR2_TRIS_Pos(4U)#defineSAI_xCR2_TRIS_Msk(0x1UL<<SAI_xCR2_TRIS_Pos)#defineSAI_xCR2_TRISSAI_xCR2_TRIS_Msk#defineSAI_xCR2_MUTE_Pos(5U)#defineSAI_xCR2_MUTE_Msk(0x1UL<<SAI_xCR2_MUTE_Pos)#defineSAI_xCR2_MUTESAI_xCR2_MUTE_Msk#defineSAI_xCR2_MUTEVAL_Pos(6U)#defineSAI_xCR2_MUTEVAL_Msk(0x1UL<<SAI_xCR2_MUTEVAL_Pos)#defineSAI_xCR2_MUTEVALSAI_xCR2_MUTEVAL_Msk#defineSAI_xCR2_MUTECNT_Pos(7U)#defineSAI_xCR2_MUTECNT_Msk(0x3FUL<<SAI_xCR2_MUTECNT_Pos)#defineSAI_xCR2_MUTECNTSAI_xCR2_MUTECNT_Msk#defineSAI_xCR2_MUTECNT_0(0x01UL<<SAI_xCR2_MUTECNT_Pos)#defineSAI_xCR2_MUTECNT_1(0x02UL<<SAI_xCR2_MUTECNT_Pos)#defineSAI_xCR2_MUTECNT_2(0x04UL<<SAI_xCR2_MUTECNT_Pos)#defineSAI_xCR2_MUTECNT_3(0x08UL<<SAI_xCR2_MUTECNT_Pos)#defineSAI_xCR2_MUTECNT_4(0x10UL<<SAI_xCR2_MUTECNT_Pos)#defineSAI_xCR2_MUTECNT_5(0x20UL<<SAI_xCR2_MUTECNT_Pos)#defineSAI_xCR2_CPL_Pos(13U)#defineSAI_xCR2_CPL_Msk(0x1UL<<SAI_xCR2_CPL_Pos)#defineSAI_xCR2_CPLSAI_xCR2_CPL_Msk#defineSAI_xCR2_COMP_Pos(14U)#defineSAI_xCR2_COMP_Msk(0x3UL<<SAI_xCR2_COMP_Pos)#defineSAI_xCR2_COMPSAI_xCR2_COMP_Msk#defineSAI_xCR2_COMP_0(0x1UL<<SAI_xCR2_COMP_Pos)#defineSAI_xCR2_COMP_1(0x2UL<<SAI_xCR2_COMP_Pos)#defineSAI_xFRCR_FRL_Pos(0U)#defineSAI_xFRCR_FRL_Msk(0xFFUL<<SAI_xFRCR_FRL_Pos)#defineSAI_xFRCR_FRLSAI_xFRCR_FRL_Msk#defineSAI_xFRCR_FRL_0(0x01UL<<SAI_xFRCR_FRL_Pos)#defineSAI_xFRCR_FRL_1(0x02UL<<SAI_xFRCR_FRL_Pos)#defineSAI_xFRCR_FRL_2(0x04UL<<SAI_xFRCR_FRL_Pos)#defineSAI_xFRCR_FRL_3(0x08UL<<SAI_xFRCR_FRL_Pos)#defineSAI_xFRCR_FRL_4(0x10UL<<SAI_xFRCR_FRL_Pos)#defineSAI_xFRCR_FRL_5(0x20UL<<SAI_xFRCR_FRL_Pos)#defineSAI_xFRCR_FRL_6(0x40UL<<SAI_xFRCR_FRL_Pos)#defineSAI_xFRCR_FRL_7(0x80UL<<SAI_xFRCR_FRL_Pos)#defineSAI_xFRCR_FSALL_Pos(8U)#defineSAI_xFRCR_FSALL_Msk(0x7FUL<<SAI_xFRCR_FSALL_Pos)#defineSAI_xFRCR_FSALLSAI_xFRCR_FSALL_Msk#defineSAI_xFRCR_FSALL_0(0x01UL<<SAI_xFRCR_FSALL_Pos)#defineSAI_xFRCR_FSALL_1(0x02UL<<SAI_xFRCR_FSALL_Pos)#defineSAI_xFRCR_FSALL_2(0x04UL<<SAI_xFRCR_FSALL_Pos)#defineSAI_xFRCR_FSALL_3(0x08UL<<SAI_xFRCR_FSALL_Pos)#defineSAI_xFRCR_FSALL_4(0x10UL<<SAI_xFRCR_FSALL_Pos)#defineSAI_xFRCR_FSALL_5(0x20UL<<SAI_xFRCR_FSALL_Pos)#defineSAI_xFRCR_FSALL_6(0x40UL<<SAI_xFRCR_FSALL_Pos)#defineSAI_xFRCR_FSDEF_Pos(16U)#defineSAI_xFRCR_FSDEF_Msk(0x1UL<<SAI_xFRCR_FSDEF_Pos)#defineSAI_xFRCR_FSDEFSAI_xFRCR_FSDEF_Msk#defineSAI_xFRCR_FSPOL_Pos(17U)#defineSAI_xFRCR_FSPOL_Msk(0x1UL<<SAI_xFRCR_FSPOL_Pos)#defineSAI_xFRCR_FSPOLSAI_xFRCR_FSPOL_Msk#defineSAI_xFRCR_FSOFF_Pos(18U)#defineSAI_xFRCR_FSOFF_Msk(0x1UL<<SAI_xFRCR_FSOFF_Pos)#defineSAI_xFRCR_FSOFFSAI_xFRCR_FSOFF_Msk#defineSAI_xSLOTR_FBOFF_Pos(0U)#defineSAI_xSLOTR_FBOFF_Msk(0x1FUL<<SAI_xSLOTR_FBOFF_Pos)#defineSAI_xSLOTR_FBOFFSAI_xSLOTR_FBOFF_Msk#defineSAI_xSLOTR_FBOFF_0(0x01UL<<SAI_xSLOTR_FBOFF_Pos)#defineSAI_xSLOTR_FBOFF_1(0x02UL<<SAI_xSLOTR_FBOFF_Pos)#defineSAI_xSLOTR_FBOFF_2(0x04UL<<SAI_xSLOTR_FBOFF_Pos)#defineSAI_xSLOTR_FBOFF_3(0x08UL<<SAI_xSLOTR_FBOFF_Pos)#defineSAI_xSLOTR_FBOFF_4(0x10UL<<SAI_xSLOTR_FBOFF_Pos)#defineSAI_xSLOTR_SLOTSZ_Pos(6U)#defineSAI_xSLOTR_SLOTSZ_Msk(0x3UL<<SAI_xSLOTR_SLOTSZ_Pos)#defineSAI_xSLOTR_SLOTSZSAI_xSLOTR_SLOTSZ_Msk#defineSAI_xSLOTR_SLOTSZ_0(0x1UL<<SAI_xSLOTR_SLOTSZ_Pos)#defineSAI_xSLOTR_SLOTSZ_1(0x2UL<<SAI_xSLOTR_SLOTSZ_Pos)#defineSAI_xSLOTR_NBSLOT_Pos(8U)#defineSAI_xSLOTR_NBSLOT_Msk(0xFUL<<SAI_xSLOTR_NBSLOT_Pos)#defineSAI_xSLOTR_NBSLOTSAI_xSLOTR_NBSLOT_Msk#defineSAI_xSLOTR_NBSLOT_0(0x1UL<<SAI_xSLOTR_NBSLOT_Pos)#defineSAI_xSLOTR_NBSLOT_1(0x2UL<<SAI_xSLOTR_NBSLOT_Pos)#defineSAI_xSLOTR_NBSLOT_2(0x4UL<<SAI_xSLOTR_NBSLOT_Pos)#defineSAI_xSLOTR_NBSLOT_3(0x8UL<<SAI_xSLOTR_NBSLOT_Pos)#defineSAI_xSLOTR_SLOTEN_Pos(16U)#defineSAI_xSLOTR_SLOTEN_Msk(0xFFFFUL<<SAI_xSLOTR_SLOTEN_Pos)#defineSAI_xSLOTR_SLOTENSAI_xSLOTR_SLOTEN_Msk#defineSAI_xIMR_OVRUDRIE_Pos(0U)#defineSAI_xIMR_OVRUDRIE_Msk(0x1UL<<SAI_xIMR_OVRUDRIE_Pos)#defineSAI_xIMR_OVRUDRIESAI_xIMR_OVRUDRIE_Msk#defineSAI_xIMR_MUTEDETIE_Pos(1U)#defineSAI_xIMR_MUTEDETIE_Msk(0x1UL<<SAI_xIMR_MUTEDETIE_Pos)#defineSAI_xIMR_MUTEDETIESAI_xIMR_MUTEDETIE_Msk#defineSAI_xIMR_WCKCFGIE_Pos(2U)#defineSAI_xIMR_WCKCFGIE_Msk(0x1UL<<SAI_xIMR_WCKCFGIE_Pos)#defineSAI_xIMR_WCKCFGIESAI_xIMR_WCKCFGIE_Msk#defineSAI_xIMR_FREQIE_Pos(3U)#defineSAI_xIMR_FREQIE_Msk(0x1UL<<SAI_xIMR_FREQIE_Pos)#defineSAI_xIMR_FREQIESAI_xIMR_FREQIE_Msk#defineSAI_xIMR_CNRDYIE_Pos(4U)#defineSAI_xIMR_CNRDYIE_Msk(0x1UL<<SAI_xIMR_CNRDYIE_Pos)#defineSAI_xIMR_CNRDYIESAI_xIMR_CNRDYIE_Msk#defineSAI_xIMR_AFSDETIE_Pos(5U)#defineSAI_xIMR_AFSDETIE_Msk(0x1UL<<SAI_xIMR_AFSDETIE_Pos)#defineSAI_xIMR_AFSDETIESAI_xIMR_AFSDETIE_Msk#defineSAI_xIMR_LFSDETIE_Pos(6U)#defineSAI_xIMR_LFSDETIE_Msk(0x1UL<<SAI_xIMR_LFSDETIE_Pos)#defineSAI_xIMR_LFSDETIESAI_xIMR_LFSDETIE_Msk#defineSAI_xSR_OVRUDR_Pos(0U)#defineSAI_xSR_OVRUDR_Msk(0x1UL<<SAI_xSR_OVRUDR_Pos)#defineSAI_xSR_OVRUDRSAI_xSR_OVRUDR_Msk#defineSAI_xSR_MUTEDET_Pos(1U)#defineSAI_xSR_MUTEDET_Msk(0x1UL<<SAI_xSR_MUTEDET_Pos)#defineSAI_xSR_MUTEDETSAI_xSR_MUTEDET_Msk#defineSAI_xSR_WCKCFG_Pos(2U)#defineSAI_xSR_WCKCFG_Msk(0x1UL<<SAI_xSR_WCKCFG_Pos)#defineSAI_xSR_WCKCFGSAI_xSR_WCKCFG_Msk#defineSAI_xSR_FREQ_Pos(3U)#defineSAI_xSR_FREQ_Msk(0x1UL<<SAI_xSR_FREQ_Pos)#defineSAI_xSR_FREQSAI_xSR_FREQ_Msk#defineSAI_xSR_CNRDY_Pos(4U)#defineSAI_xSR_CNRDY_Msk(0x1UL<<SAI_xSR_CNRDY_Pos)#defineSAI_xSR_CNRDYSAI_xSR_CNRDY_Msk#defineSAI_xSR_AFSDET_Pos(5U)#defineSAI_xSR_AFSDET_Msk(0x1UL<<SAI_xSR_AFSDET_Pos)#defineSAI_xSR_AFSDETSAI_xSR_AFSDET_Msk#defineSAI_xSR_LFSDET_Pos(6U)#defineSAI_xSR_LFSDET_Msk(0x1UL<<SAI_xSR_LFSDET_Pos)#defineSAI_xSR_LFSDETSAI_xSR_LFSDET_Msk#defineSAI_xSR_FLVL_Pos(16U)#defineSAI_xSR_FLVL_Msk(0x7UL<<SAI_xSR_FLVL_Pos)#defineSAI_xSR_FLVLSAI_xSR_FLVL_Msk#defineSAI_xSR_FLVL_0(0x1UL<<SAI_xSR_FLVL_Pos)#defineSAI_xSR_FLVL_1(0x2UL<<SAI_xSR_FLVL_Pos)#defineSAI_xSR_FLVL_2(0x4UL<<SAI_xSR_FLVL_Pos)#defineSAI_xCLRFR_COVRUDR_Pos(0U)#defineSAI_xCLRFR_COVRUDR_Msk(0x1UL<<SAI_xCLRFR_COVRUDR_Pos)#defineSAI_xCLRFR_COVRUDRSAI_xCLRFR_COVRUDR_Msk#defineSAI_xCLRFR_CMUTEDET_Pos(1U)#defineSAI_xCLRFR_CMUTEDET_Msk(0x1UL<<SAI_xCLRFR_CMUTEDET_Pos)#defineSAI_xCLRFR_CMUTEDETSAI_xCLRFR_CMUTEDET_Msk#defineSAI_xCLRFR_CWCKCFG_Pos(2U)#defineSAI_xCLRFR_CWCKCFG_Msk(0x1UL<<SAI_xCLRFR_CWCKCFG_Pos)#defineSAI_xCLRFR_CWCKCFGSAI_xCLRFR_CWCKCFG_Msk#defineSAI_xCLRFR_CFREQ_Pos(3U)#defineSAI_xCLRFR_CFREQ_Msk(0x1UL<<SAI_xCLRFR_CFREQ_Pos)#defineSAI_xCLRFR_CFREQSAI_xCLRFR_CFREQ_Msk#defineSAI_xCLRFR_CCNRDY_Pos(4U)#defineSAI_xCLRFR_CCNRDY_Msk(0x1UL<<SAI_xCLRFR_CCNRDY_Pos)#defineSAI_xCLRFR_CCNRDYSAI_xCLRFR_CCNRDY_Msk#defineSAI_xCLRFR_CAFSDET_Pos(5U)#defineSAI_xCLRFR_CAFSDET_Msk(0x1UL<<SAI_xCLRFR_CAFSDET_Pos)#defineSAI_xCLRFR_CAFSDETSAI_xCLRFR_CAFSDET_Msk#defineSAI_xCLRFR_CLFSDET_Pos(6U)#defineSAI_xCLRFR_CLFSDET_Msk(0x1UL<<SAI_xCLRFR_CLFSDET_Pos)#defineSAI_xCLRFR_CLFSDETSAI_xCLRFR_CLFSDET_Msk#defineSAI_xDR_DATA_Pos(0U)#defineSAI_xDR_DATA_Msk(0xFFFFFFFFUL<<SAI_xDR_DATA_Pos)#defineSAI_xDR_DATASAI_xDR_DATA_Msk#defineLCD_CR_LCDEN_Pos(0U)#defineLCD_CR_LCDEN_Msk(0x1UL<<LCD_CR_LCDEN_Pos)#defineLCD_CR_LCDENLCD_CR_LCDEN_Msk#defineLCD_CR_VSEL_Pos(1U)#defineLCD_CR_VSEL_Msk(0x1UL<<LCD_CR_VSEL_Pos)#defineLCD_CR_VSELLCD_CR_VSEL_Msk#defineLCD_CR_DUTY_Pos(2U)#defineLCD_CR_DUTY_Msk(0x7UL<<LCD_CR_DUTY_Pos)#defineLCD_CR_DUTYLCD_CR_DUTY_Msk#defineLCD_CR_DUTY_0(0x1UL<<LCD_CR_DUTY_Pos)#defineLCD_CR_DUTY_1(0x2UL<<LCD_CR_DUTY_Pos)#defineLCD_CR_DUTY_2(0x4UL<<LCD_CR_DUTY_Pos)#defineLCD_CR_BIAS_Pos(5U)#defineLCD_CR_BIAS_Msk(0x3UL<<LCD_CR_BIAS_Pos)#defineLCD_CR_BIASLCD_CR_BIAS_Msk#defineLCD_CR_BIAS_0(0x1UL<<LCD_CR_BIAS_Pos)#defineLCD_CR_BIAS_1(0x2UL<<LCD_CR_BIAS_Pos)#defineLCD_CR_MUX_SEG_Pos(7U)#defineLCD_CR_MUX_SEG_Msk(0x1UL<<LCD_CR_MUX_SEG_Pos)#defineLCD_CR_MUX_SEGLCD_CR_MUX_SEG_Msk#defineLCD_CR_BUFEN_Pos(8U)#defineLCD_CR_BUFEN_Msk(0x1UL<<LCD_CR_BUFEN_Pos)#defineLCD_CR_BUFENLCD_CR_BUFEN_Msk#defineLCD_FCR_HD_Pos(0U)#defineLCD_FCR_HD_Msk(0x1UL<<LCD_FCR_HD_Pos)#defineLCD_FCR_HDLCD_FCR_HD_Msk#defineLCD_FCR_SOFIE_Pos(1U)#defineLCD_FCR_SOFIE_Msk(0x1UL<<LCD_FCR_SOFIE_Pos)#defineLCD_FCR_SOFIELCD_FCR_SOFIE_Msk#defineLCD_FCR_UDDIE_Pos(3U)#defineLCD_FCR_UDDIE_Msk(0x1UL<<LCD_FCR_UDDIE_Pos)#defineLCD_FCR_UDDIELCD_FCR_UDDIE_Msk#defineLCD_FCR_PON_Pos(4U)#defineLCD_FCR_PON_Msk(0x7UL<<LCD_FCR_PON_Pos)#defineLCD_FCR_PONLCD_FCR_PON_Msk#defineLCD_FCR_PON_0(0x1UL<<LCD_FCR_PON_Pos)#defineLCD_FCR_PON_1(0x2UL<<LCD_FCR_PON_Pos)#defineLCD_FCR_PON_2(0x4UL<<LCD_FCR_PON_Pos)#defineLCD_FCR_DEAD_Pos(7U)#defineLCD_FCR_DEAD_Msk(0x7UL<<LCD_FCR_DEAD_Pos)#defineLCD_FCR_DEADLCD_FCR_DEAD_Msk#defineLCD_FCR_DEAD_0(0x1UL<<LCD_FCR_DEAD_Pos)#defineLCD_FCR_DEAD_1(0x2UL<<LCD_FCR_DEAD_Pos)#defineLCD_FCR_DEAD_2(0x4UL<<LCD_FCR_DEAD_Pos)#defineLCD_FCR_CC_Pos(10U)#defineLCD_FCR_CC_Msk(0x7UL<<LCD_FCR_CC_Pos)#defineLCD_FCR_CCLCD_FCR_CC_Msk#defineLCD_FCR_CC_0(0x1UL<<LCD_FCR_CC_Pos)#defineLCD_FCR_CC_1(0x2UL<<LCD_FCR_CC_Pos)#defineLCD_FCR_CC_2(0x4UL<<LCD_FCR_CC_Pos)#defineLCD_FCR_BLINKF_Pos(13U)#defineLCD_FCR_BLINKF_Msk(0x7UL<<LCD_FCR_BLINKF_Pos)#defineLCD_FCR_BLINKFLCD_FCR_BLINKF_Msk#defineLCD_FCR_BLINKF_0(0x1UL<<LCD_FCR_BLINKF_Pos)#defineLCD_FCR_BLINKF_1(0x2UL<<LCD_FCR_BLINKF_Pos)#defineLCD_FCR_BLINKF_2(0x4UL<<LCD_FCR_BLINKF_Pos)#defineLCD_FCR_BLINK_Pos(16U)#defineLCD_FCR_BLINK_Msk(0x3UL<<LCD_FCR_BLINK_Pos)#defineLCD_FCR_BLINKLCD_FCR_BLINK_Msk#defineLCD_FCR_BLINK_0(0x1UL<<LCD_FCR_BLINK_Pos)#defineLCD_FCR_BLINK_1(0x2UL<<LCD_FCR_BLINK_Pos)#defineLCD_FCR_DIV_Pos(18U)#defineLCD_FCR_DIV_Msk(0xFUL<<LCD_FCR_DIV_Pos)#defineLCD_FCR_DIVLCD_FCR_DIV_Msk#defineLCD_FCR_PS_Pos(22U)#defineLCD_FCR_PS_Msk(0xFUL<<LCD_FCR_PS_Pos)#defineLCD_FCR_PSLCD_FCR_PS_Msk#defineLCD_SR_ENS_Pos(0U)#defineLCD_SR_ENS_Msk(0x1UL<<LCD_SR_ENS_Pos)#defineLCD_SR_ENSLCD_SR_ENS_Msk#defineLCD_SR_SOF_Pos(1U)#defineLCD_SR_SOF_Msk(0x1UL<<LCD_SR_SOF_Pos)#defineLCD_SR_SOFLCD_SR_SOF_Msk#defineLCD_SR_UDR_Pos(2U)#defineLCD_SR_UDR_Msk(0x1UL<<LCD_SR_UDR_Pos)#defineLCD_SR_UDRLCD_SR_UDR_Msk#defineLCD_SR_UDD_Pos(3U)#defineLCD_SR_UDD_Msk(0x1UL<<LCD_SR_UDD_Pos)#defineLCD_SR_UDDLCD_SR_UDD_Msk#defineLCD_SR_RDY_Pos(4U)#defineLCD_SR_RDY_Msk(0x1UL<<LCD_SR_RDY_Pos)#defineLCD_SR_RDYLCD_SR_RDY_Msk#defineLCD_SR_FCRSR_Pos(5U)#defineLCD_SR_FCRSR_Msk(0x1UL<<LCD_SR_FCRSR_Pos)#defineLCD_SR_FCRSRLCD_SR_FCRSR_Msk#defineLCD_CLR_SOFC_Pos(1U)#defineLCD_CLR_SOFC_Msk(0x1UL<<LCD_CLR_SOFC_Pos)#defineLCD_CLR_SOFCLCD_CLR_SOFC_Msk#defineLCD_CLR_UDDC_Pos(3U)#defineLCD_CLR_UDDC_Msk(0x1UL<<LCD_CLR_UDDC_Pos)#defineLCD_CLR_UDDCLCD_CLR_UDDC_Msk#defineLCD_RAM_SEGMENT_DATA_Pos(0U)#defineLCD_RAM_SEGMENT_DATA_Msk(0xFFFFFFFFUL<<LCD_RAM_SEGMENT_DATA_Pos)#defineLCD_RAM_SEGMENT_DATALCD_RAM_SEGMENT_DATA_Msk#defineSDMMC_POWER_PWRCTRL_Pos(0U)#defineSDMMC_POWER_PWRCTRL_Msk(0x3UL<<SDMMC_POWER_PWRCTRL_Pos)#defineSDMMC_POWER_PWRCTRLSDMMC_POWER_PWRCTRL_Msk#defineSDMMC_POWER_PWRCTRL_0(0x1UL<<SDMMC_POWER_PWRCTRL_Pos)#defineSDMMC_POWER_PWRCTRL_1(0x2UL<<SDMMC_POWER_PWRCTRL_Pos)#defineSDMMC_CLKCR_CLKDIV_Pos(0U)#defineSDMMC_CLKCR_CLKDIV_Msk(0xFFUL<<SDMMC_CLKCR_CLKDIV_Pos)#defineSDMMC_CLKCR_CLKDIVSDMMC_CLKCR_CLKDIV_Msk#defineSDMMC_CLKCR_CLKEN_Pos(8U)#defineSDMMC_CLKCR_CLKEN_Msk(0x1UL<<SDMMC_CLKCR_CLKEN_Pos)#defineSDMMC_CLKCR_CLKENSDMMC_CLKCR_CLKEN_Msk#defineSDMMC_CLKCR_PWRSAV_Pos(9U)#defineSDMMC_CLKCR_PWRSAV_Msk(0x1UL<<SDMMC_CLKCR_PWRSAV_Pos)#defineSDMMC_CLKCR_PWRSAVSDMMC_CLKCR_PWRSAV_Msk#defineSDMMC_CLKCR_BYPASS_Pos(10U)#defineSDMMC_CLKCR_BYPASS_Msk(0x1UL<<SDMMC_CLKCR_BYPASS_Pos)#defineSDMMC_CLKCR_BYPASSSDMMC_CLKCR_BYPASS_Msk#defineSDMMC_CLKCR_WIDBUS_Pos(11U)#defineSDMMC_CLKCR_WIDBUS_Msk(0x3UL<<SDMMC_CLKCR_WIDBUS_Pos)#defineSDMMC_CLKCR_WIDBUSSDMMC_CLKCR_WIDBUS_Msk#defineSDMMC_CLKCR_WIDBUS_0(0x1UL<<SDMMC_CLKCR_WIDBUS_Pos)#defineSDMMC_CLKCR_WIDBUS_1(0x2UL<<SDMMC_CLKCR_WIDBUS_Pos)#defineSDMMC_CLKCR_NEGEDGE_Pos(13U)#defineSDMMC_CLKCR_NEGEDGE_Msk(0x1UL<<SDMMC_CLKCR_NEGEDGE_Pos)#defineSDMMC_CLKCR_NEGEDGESDMMC_CLKCR_NEGEDGE_Msk#defineSDMMC_CLKCR_HWFC_EN_Pos(14U)#defineSDMMC_CLKCR_HWFC_EN_Msk(0x1UL<<SDMMC_CLKCR_HWFC_EN_Pos)#defineSDMMC_CLKCR_HWFC_ENSDMMC_CLKCR_HWFC_EN_Msk#defineSDMMC_ARG_CMDARG_Pos(0U)#defineSDMMC_ARG_CMDARG_Msk(0xFFFFFFFFUL<<SDMMC_ARG_CMDARG_Pos)#defineSDMMC_ARG_CMDARGSDMMC_ARG_CMDARG_Msk#defineSDMMC_CMD_CMDINDEX_Pos(0U)#defineSDMMC_CMD_CMDINDEX_Msk(0x3FUL<<SDMMC_CMD_CMDINDEX_Pos)#defineSDMMC_CMD_CMDINDEXSDMMC_CMD_CMDINDEX_Msk#defineSDMMC_CMD_WAITRESP_Pos(6U)#defineSDMMC_CMD_WAITRESP_Msk(0x3UL<<SDMMC_CMD_WAITRESP_Pos)#defineSDMMC_CMD_WAITRESPSDMMC_CMD_WAITRESP_Msk#defineSDMMC_CMD_WAITRESP_0(0x1UL<<SDMMC_CMD_WAITRESP_Pos)#defineSDMMC_CMD_WAITRESP_1(0x2UL<<SDMMC_CMD_WAITRESP_Pos)#defineSDMMC_CMD_WAITINT_Pos(8U)#defineSDMMC_CMD_WAITINT_Msk(0x1UL<<SDMMC_CMD_WAITINT_Pos)#defineSDMMC_CMD_WAITINTSDMMC_CMD_WAITINT_Msk#defineSDMMC_CMD_WAITPEND_Pos(9U)#defineSDMMC_CMD_WAITPEND_Msk(0x1UL<<SDMMC_CMD_WAITPEND_Pos)#defineSDMMC_CMD_WAITPENDSDMMC_CMD_WAITPEND_Msk#defineSDMMC_CMD_CPSMEN_Pos(10U)#defineSDMMC_CMD_CPSMEN_Msk(0x1UL<<SDMMC_CMD_CPSMEN_Pos)#defineSDMMC_CMD_CPSMENSDMMC_CMD_CPSMEN_Msk#defineSDMMC_CMD_SDIOSUSPEND_Pos(11U)#defineSDMMC_CMD_SDIOSUSPEND_Msk(0x1UL<<SDMMC_CMD_SDIOSUSPEND_Pos)#defineSDMMC_CMD_SDIOSUSPENDSDMMC_CMD_SDIOSUSPEND_Msk#defineSDMMC_RESPCMD_RESPCMD_Pos(0U)#defineSDMMC_RESPCMD_RESPCMD_Msk(0x3FUL<<SDMMC_RESPCMD_RESPCMD_Pos)#defineSDMMC_RESPCMD_RESPCMDSDMMC_RESPCMD_RESPCMD_Msk#defineSDMMC_RESP1_CARDSTATUS1_Pos(0U)#defineSDMMC_RESP1_CARDSTATUS1_Msk(0xFFFFFFFFUL<<SDMMC_RESP1_CARDSTATUS1_Pos)#defineSDMMC_RESP1_CARDSTATUS1SDMMC_RESP1_CARDSTATUS1_Msk#defineSDMMC_RESP2_CARDSTATUS2_Pos(0U)#defineSDMMC_RESP2_CARDSTATUS2_Msk(0xFFFFFFFFUL<<SDMMC_RESP2_CARDSTATUS2_Pos)#defineSDMMC_RESP2_CARDSTATUS2SDMMC_RESP2_CARDSTATUS2_Msk#defineSDMMC_RESP3_CARDSTATUS3_Pos(0U)#defineSDMMC_RESP3_CARDSTATUS3_Msk(0xFFFFFFFFUL<<SDMMC_RESP3_CARDSTATUS3_Pos)#defineSDMMC_RESP3_CARDSTATUS3SDMMC_RESP3_CARDSTATUS3_Msk#defineSDMMC_RESP4_CARDSTATUS4_Pos(0U)#defineSDMMC_RESP4_CARDSTATUS4_Msk(0xFFFFFFFFUL<<SDMMC_RESP4_CARDSTATUS4_Pos)#defineSDMMC_RESP4_CARDSTATUS4SDMMC_RESP4_CARDSTATUS4_Msk#defineSDMMC_DTIMER_DATATIME_Pos(0U)#defineSDMMC_DTIMER_DATATIME_Msk(0xFFFFFFFFUL<<SDMMC_DTIMER_DATATIME_Pos)#defineSDMMC_DTIMER_DATATIMESDMMC_DTIMER_DATATIME_Msk#defineSDMMC_DLEN_DATALENGTH_Pos(0U)#defineSDMMC_DLEN_DATALENGTH_Msk(0x1FFFFFFUL<<SDMMC_DLEN_DATALENGTH_Pos)#defineSDMMC_DLEN_DATALENGTHSDMMC_DLEN_DATALENGTH_Msk#defineSDMMC_DCTRL_DTEN_Pos(0U)#defineSDMMC_DCTRL_DTEN_Msk(0x1UL<<SDMMC_DCTRL_DTEN_Pos)#defineSDMMC_DCTRL_DTENSDMMC_DCTRL_DTEN_Msk#defineSDMMC_DCTRL_DTDIR_Pos(1U)#defineSDMMC_DCTRL_DTDIR_Msk(0x1UL<<SDMMC_DCTRL_DTDIR_Pos)#defineSDMMC_DCTRL_DTDIRSDMMC_DCTRL_DTDIR_Msk#defineSDMMC_DCTRL_DTMODE_Pos(2U)#defineSDMMC_DCTRL_DTMODE_Msk(0x1UL<<SDMMC_DCTRL_DTMODE_Pos)#defineSDMMC_DCTRL_DTMODESDMMC_DCTRL_DTMODE_Msk#defineSDMMC_DCTRL_DMAEN_Pos(3U)#defineSDMMC_DCTRL_DMAEN_Msk(0x1UL<<SDMMC_DCTRL_DMAEN_Pos)#defineSDMMC_DCTRL_DMAENSDMMC_DCTRL_DMAEN_Msk#defineSDMMC_DCTRL_DBLOCKSIZE_Pos(4U)#defineSDMMC_DCTRL_DBLOCKSIZE_Msk(0xFUL<<SDMMC_DCTRL_DBLOCKSIZE_Pos)#defineSDMMC_DCTRL_DBLOCKSIZESDMMC_DCTRL_DBLOCKSIZE_Msk#defineSDMMC_DCTRL_DBLOCKSIZE_0(0x1UL<<SDMMC_DCTRL_DBLOCKSIZE_Pos)#defineSDMMC_DCTRL_DBLOCKSIZE_1(0x2UL<<SDMMC_DCTRL_DBLOCKSIZE_Pos)#defineSDMMC_DCTRL_DBLOCKSIZE_2(0x4UL<<SDMMC_DCTRL_DBLOCKSIZE_Pos)#defineSDMMC_DCTRL_DBLOCKSIZE_3(0x8UL<<SDMMC_DCTRL_DBLOCKSIZE_Pos)#defineSDMMC_DCTRL_RWSTART_Pos(8U)#defineSDMMC_DCTRL_RWSTART_Msk(0x1UL<<SDMMC_DCTRL_RWSTART_Pos)#defineSDMMC_DCTRL_RWSTARTSDMMC_DCTRL_RWSTART_Msk#defineSDMMC_DCTRL_RWSTOP_Pos(9U)#defineSDMMC_DCTRL_RWSTOP_Msk(0x1UL<<SDMMC_DCTRL_RWSTOP_Pos)#defineSDMMC_DCTRL_RWSTOPSDMMC_DCTRL_RWSTOP_Msk#defineSDMMC_DCTRL_RWMOD_Pos(10U)#defineSDMMC_DCTRL_RWMOD_Msk(0x1UL<<SDMMC_DCTRL_RWMOD_Pos)#defineSDMMC_DCTRL_RWMODSDMMC_DCTRL_RWMOD_Msk#defineSDMMC_DCTRL_SDIOEN_Pos(11U)#defineSDMMC_DCTRL_SDIOEN_Msk(0x1UL<<SDMMC_DCTRL_SDIOEN_Pos)#defineSDMMC_DCTRL_SDIOENSDMMC_DCTRL_SDIOEN_Msk#defineSDMMC_DCOUNT_DATACOUNT_Pos(0U)#defineSDMMC_DCOUNT_DATACOUNT_Msk(0x1FFFFFFUL<<SDMMC_DCOUNT_DATACOUNT_Pos)#defineSDMMC_DCOUNT_DATACOUNTSDMMC_DCOUNT_DATACOUNT_Msk#defineSDMMC_STA_CCRCFAIL_Pos(0U)#defineSDMMC_STA_CCRCFAIL_Msk(0x1UL<<SDMMC_STA_CCRCFAIL_Pos)#defineSDMMC_STA_CCRCFAILSDMMC_STA_CCRCFAIL_Msk#defineSDMMC_STA_DCRCFAIL_Pos(1U)#defineSDMMC_STA_DCRCFAIL_Msk(0x1UL<<SDMMC_STA_DCRCFAIL_Pos)#defineSDMMC_STA_DCRCFAILSDMMC_STA_DCRCFAIL_Msk#defineSDMMC_STA_CTIMEOUT_Pos(2U)#defineSDMMC_STA_CTIMEOUT_Msk(0x1UL<<SDMMC_STA_CTIMEOUT_Pos)#defineSDMMC_STA_CTIMEOUTSDMMC_STA_CTIMEOUT_Msk#defineSDMMC_STA_DTIMEOUT_Pos(3U)#defineSDMMC_STA_DTIMEOUT_Msk(0x1UL<<SDMMC_STA_DTIMEOUT_Pos)#defineSDMMC_STA_DTIMEOUTSDMMC_STA_DTIMEOUT_Msk#defineSDMMC_STA_TXUNDERR_Pos(4U)#defineSDMMC_STA_TXUNDERR_Msk(0x1UL<<SDMMC_STA_TXUNDERR_Pos)#defineSDMMC_STA_TXUNDERRSDMMC_STA_TXUNDERR_Msk#defineSDMMC_STA_RXOVERR_Pos(5U)#defineSDMMC_STA_RXOVERR_Msk(0x1UL<<SDMMC_STA_RXOVERR_Pos)#defineSDMMC_STA_RXOVERRSDMMC_STA_RXOVERR_Msk#defineSDMMC_STA_CMDREND_Pos(6U)#defineSDMMC_STA_CMDREND_Msk(0x1UL<<SDMMC_STA_CMDREND_Pos)#defineSDMMC_STA_CMDRENDSDMMC_STA_CMDREND_Msk#defineSDMMC_STA_CMDSENT_Pos(7U)#defineSDMMC_STA_CMDSENT_Msk(0x1UL<<SDMMC_STA_CMDSENT_Pos)#defineSDMMC_STA_CMDSENTSDMMC_STA_CMDSENT_Msk#defineSDMMC_STA_DATAEND_Pos(8U)#defineSDMMC_STA_DATAEND_Msk(0x1UL<<SDMMC_STA_DATAEND_Pos)#defineSDMMC_STA_DATAENDSDMMC_STA_DATAEND_Msk#defineSDMMC_STA_DBCKEND_Pos(10U)#defineSDMMC_STA_DBCKEND_Msk(0x1UL<<SDMMC_STA_DBCKEND_Pos)#defineSDMMC_STA_DBCKENDSDMMC_STA_DBCKEND_Msk#defineSDMMC_STA_CMDACT_Pos(11U)#defineSDMMC_STA_CMDACT_Msk(0x1UL<<SDMMC_STA_CMDACT_Pos)#defineSDMMC_STA_CMDACTSDMMC_STA_CMDACT_Msk#defineSDMMC_STA_TXACT_Pos(12U)#defineSDMMC_STA_TXACT_Msk(0x1UL<<SDMMC_STA_TXACT_Pos)#defineSDMMC_STA_TXACTSDMMC_STA_TXACT_Msk#defineSDMMC_STA_RXACT_Pos(13U)#defineSDMMC_STA_RXACT_Msk(0x1UL<<SDMMC_STA_RXACT_Pos)#defineSDMMC_STA_RXACTSDMMC_STA_RXACT_Msk#defineSDMMC_STA_TXFIFOHE_Pos(14U)#defineSDMMC_STA_TXFIFOHE_Msk(0x1UL<<SDMMC_STA_TXFIFOHE_Pos)#defineSDMMC_STA_TXFIFOHESDMMC_STA_TXFIFOHE_Msk#defineSDMMC_STA_RXFIFOHF_Pos(15U)#defineSDMMC_STA_RXFIFOHF_Msk(0x1UL<<SDMMC_STA_RXFIFOHF_Pos)#defineSDMMC_STA_RXFIFOHFSDMMC_STA_RXFIFOHF_Msk#defineSDMMC_STA_TXFIFOF_Pos(16U)#defineSDMMC_STA_TXFIFOF_Msk(0x1UL<<SDMMC_STA_TXFIFOF_Pos)#defineSDMMC_STA_TXFIFOFSDMMC_STA_TXFIFOF_Msk#defineSDMMC_STA_RXFIFOF_Pos(17U)#defineSDMMC_STA_RXFIFOF_Msk(0x1UL<<SDMMC_STA_RXFIFOF_Pos)#defineSDMMC_STA_RXFIFOFSDMMC_STA_RXFIFOF_Msk#defineSDMMC_STA_TXFIFOE_Pos(18U)#defineSDMMC_STA_TXFIFOE_Msk(0x1UL<<SDMMC_STA_TXFIFOE_Pos)#defineSDMMC_STA_TXFIFOESDMMC_STA_TXFIFOE_Msk#defineSDMMC_STA_RXFIFOE_Pos(19U)#defineSDMMC_STA_RXFIFOE_Msk(0x1UL<<SDMMC_STA_RXFIFOE_Pos)#defineSDMMC_STA_RXFIFOESDMMC_STA_RXFIFOE_Msk#defineSDMMC_STA_TXDAVL_Pos(20U)#defineSDMMC_STA_TXDAVL_Msk(0x1UL<<SDMMC_STA_TXDAVL_Pos)#defineSDMMC_STA_TXDAVLSDMMC_STA_TXDAVL_Msk#defineSDMMC_STA_RXDAVL_Pos(21U)#defineSDMMC_STA_RXDAVL_Msk(0x1UL<<SDMMC_STA_RXDAVL_Pos)#defineSDMMC_STA_RXDAVLSDMMC_STA_RXDAVL_Msk#defineSDMMC_STA_SDIOIT_Pos(22U)#defineSDMMC_STA_SDIOIT_Msk(0x1UL<<SDMMC_STA_SDIOIT_Pos)#defineSDMMC_STA_SDIOITSDMMC_STA_SDIOIT_Msk#defineSDMMC_STA_STBITERR_Pos(9U)#defineSDMMC_STA_STBITERR_Msk(0x1UL<<SDMMC_STA_STBITERR_Pos)#defineSDMMC_STA_STBITERRSDMMC_STA_STBITERR_Msk#defineSDMMC_ICR_CCRCFAILC_Pos(0U)#defineSDMMC_ICR_CCRCFAILC_Msk(0x1UL<<SDMMC_ICR_CCRCFAILC_Pos)#defineSDMMC_ICR_CCRCFAILCSDMMC_ICR_CCRCFAILC_Msk#defineSDMMC_ICR_DCRCFAILC_Pos(1U)#defineSDMMC_ICR_DCRCFAILC_Msk(0x1UL<<SDMMC_ICR_DCRCFAILC_Pos)#defineSDMMC_ICR_DCRCFAILCSDMMC_ICR_DCRCFAILC_Msk#defineSDMMC_ICR_CTIMEOUTC_Pos(2U)#defineSDMMC_ICR_CTIMEOUTC_Msk(0x1UL<<SDMMC_ICR_CTIMEOUTC_Pos)#defineSDMMC_ICR_CTIMEOUTCSDMMC_ICR_CTIMEOUTC_Msk#defineSDMMC_ICR_DTIMEOUTC_Pos(3U)#defineSDMMC_ICR_DTIMEOUTC_Msk(0x1UL<<SDMMC_ICR_DTIMEOUTC_Pos)#defineSDMMC_ICR_DTIMEOUTCSDMMC_ICR_DTIMEOUTC_Msk#defineSDMMC_ICR_TXUNDERRC_Pos(4U)#defineSDMMC_ICR_TXUNDERRC_Msk(0x1UL<<SDMMC_ICR_TXUNDERRC_Pos)#defineSDMMC_ICR_TXUNDERRCSDMMC_ICR_TXUNDERRC_Msk#defineSDMMC_ICR_RXOVERRC_Pos(5U)#defineSDMMC_ICR_RXOVERRC_Msk(0x1UL<<SDMMC_ICR_RXOVERRC_Pos)#defineSDMMC_ICR_RXOVERRCSDMMC_ICR_RXOVERRC_Msk#defineSDMMC_ICR_CMDRENDC_Pos(6U)#defineSDMMC_ICR_CMDRENDC_Msk(0x1UL<<SDMMC_ICR_CMDRENDC_Pos)#defineSDMMC_ICR_CMDRENDCSDMMC_ICR_CMDRENDC_Msk#defineSDMMC_ICR_CMDSENTC_Pos(7U)#defineSDMMC_ICR_CMDSENTC_Msk(0x1UL<<SDMMC_ICR_CMDSENTC_Pos)#defineSDMMC_ICR_CMDSENTCSDMMC_ICR_CMDSENTC_Msk#defineSDMMC_ICR_DATAENDC_Pos(8U)#defineSDMMC_ICR_DATAENDC_Msk(0x1UL<<SDMMC_ICR_DATAENDC_Pos)#defineSDMMC_ICR_DATAENDCSDMMC_ICR_DATAENDC_Msk#defineSDMMC_ICR_STBITERRC_Pos(9U)#defineSDMMC_ICR_STBITERRC_Msk(0x1UL<<SDMMC_ICR_STBITERRC_Pos)#defineSDMMC_ICR_STBITERRCSDMMC_ICR_STBITERRC_Msk#defineSDMMC_ICR_DBCKENDC_Pos(10U)#defineSDMMC_ICR_DBCKENDC_Msk(0x1UL<<SDMMC_ICR_DBCKENDC_Pos)#defineSDMMC_ICR_DBCKENDCSDMMC_ICR_DBCKENDC_Msk#defineSDMMC_ICR_SDIOITC_Pos(22U)#defineSDMMC_ICR_SDIOITC_Msk(0x1UL<<SDMMC_ICR_SDIOITC_Pos)#defineSDMMC_ICR_SDIOITCSDMMC_ICR_SDIOITC_Msk#defineSDMMC_MASK_CCRCFAILIE_Pos(0U)#defineSDMMC_MASK_CCRCFAILIE_Msk(0x1UL<<SDMMC_MASK_CCRCFAILIE_Pos)#defineSDMMC_MASK_CCRCFAILIESDMMC_MASK_CCRCFAILIE_Msk#defineSDMMC_MASK_DCRCFAILIE_Pos(1U)#defineSDMMC_MASK_DCRCFAILIE_Msk(0x1UL<<SDMMC_MASK_DCRCFAILIE_Pos)#defineSDMMC_MASK_DCRCFAILIESDMMC_MASK_DCRCFAILIE_Msk#defineSDMMC_MASK_CTIMEOUTIE_Pos(2U)#defineSDMMC_MASK_CTIMEOUTIE_Msk(0x1UL<<SDMMC_MASK_CTIMEOUTIE_Pos)#defineSDMMC_MASK_CTIMEOUTIESDMMC_MASK_CTIMEOUTIE_Msk#defineSDMMC_MASK_DTIMEOUTIE_Pos(3U)#defineSDMMC_MASK_DTIMEOUTIE_Msk(0x1UL<<SDMMC_MASK_DTIMEOUTIE_Pos)#defineSDMMC_MASK_DTIMEOUTIESDMMC_MASK_DTIMEOUTIE_Msk#defineSDMMC_MASK_TXUNDERRIE_Pos(4U)#defineSDMMC_MASK_TXUNDERRIE_Msk(0x1UL<<SDMMC_MASK_TXUNDERRIE_Pos)#defineSDMMC_MASK_TXUNDERRIESDMMC_MASK_TXUNDERRIE_Msk#defineSDMMC_MASK_RXOVERRIE_Pos(5U)#defineSDMMC_MASK_RXOVERRIE_Msk(0x1UL<<SDMMC_MASK_RXOVERRIE_Pos)#defineSDMMC_MASK_RXOVERRIESDMMC_MASK_RXOVERRIE_Msk#defineSDMMC_MASK_CMDRENDIE_Pos(6U)#defineSDMMC_MASK_CMDRENDIE_Msk(0x1UL<<SDMMC_MASK_CMDRENDIE_Pos)#defineSDMMC_MASK_CMDRENDIESDMMC_MASK_CMDRENDIE_Msk#defineSDMMC_MASK_CMDSENTIE_Pos(7U)#defineSDMMC_MASK_CMDSENTIE_Msk(0x1UL<<SDMMC_MASK_CMDSENTIE_Pos)#defineSDMMC_MASK_CMDSENTIESDMMC_MASK_CMDSENTIE_Msk#defineSDMMC_MASK_DATAENDIE_Pos(8U)#defineSDMMC_MASK_DATAENDIE_Msk(0x1UL<<SDMMC_MASK_DATAENDIE_Pos)#defineSDMMC_MASK_DATAENDIESDMMC_MASK_DATAENDIE_Msk#defineSDMMC_MASK_DBCKENDIE_Pos(10U)#defineSDMMC_MASK_DBCKENDIE_Msk(0x1UL<<SDMMC_MASK_DBCKENDIE_Pos)#defineSDMMC_MASK_DBCKENDIESDMMC_MASK_DBCKENDIE_Msk#defineSDMMC_MASK_CMDACTIE_Pos(11U)#defineSDMMC_MASK_CMDACTIE_Msk(0x1UL<<SDMMC_MASK_CMDACTIE_Pos)#defineSDMMC_MASK_CMDACTIESDMMC_MASK_CMDACTIE_Msk#defineSDMMC_MASK_TXACTIE_Pos(12U)#defineSDMMC_MASK_TXACTIE_Msk(0x1UL<<SDMMC_MASK_TXACTIE_Pos)#defineSDMMC_MASK_TXACTIESDMMC_MASK_TXACTIE_Msk#defineSDMMC_MASK_RXACTIE_Pos(13U)#defineSDMMC_MASK_RXACTIE_Msk(0x1UL<<SDMMC_MASK_RXACTIE_Pos)#defineSDMMC_MASK_RXACTIESDMMC_MASK_RXACTIE_Msk#defineSDMMC_MASK_TXFIFOHEIE_Pos(14U)#defineSDMMC_MASK_TXFIFOHEIE_Msk(0x1UL<<SDMMC_MASK_TXFIFOHEIE_Pos)#defineSDMMC_MASK_TXFIFOHEIESDMMC_MASK_TXFIFOHEIE_Msk#defineSDMMC_MASK_RXFIFOHFIE_Pos(15U)#defineSDMMC_MASK_RXFIFOHFIE_Msk(0x1UL<<SDMMC_MASK_RXFIFOHFIE_Pos)#defineSDMMC_MASK_RXFIFOHFIESDMMC_MASK_RXFIFOHFIE_Msk#defineSDMMC_MASK_TXFIFOFIE_Pos(16U)#defineSDMMC_MASK_TXFIFOFIE_Msk(0x1UL<<SDMMC_MASK_TXFIFOFIE_Pos)#defineSDMMC_MASK_TXFIFOFIESDMMC_MASK_TXFIFOFIE_Msk#defineSDMMC_MASK_RXFIFOFIE_Pos(17U)#defineSDMMC_MASK_RXFIFOFIE_Msk(0x1UL<<SDMMC_MASK_RXFIFOFIE_Pos)#defineSDMMC_MASK_RXFIFOFIESDMMC_MASK_RXFIFOFIE_Msk#defineSDMMC_MASK_TXFIFOEIE_Pos(18U)#defineSDMMC_MASK_TXFIFOEIE_Msk(0x1UL<<SDMMC_MASK_TXFIFOEIE_Pos)#defineSDMMC_MASK_TXFIFOEIESDMMC_MASK_TXFIFOEIE_Msk#defineSDMMC_MASK_RXFIFOEIE_Pos(19U)#defineSDMMC_MASK_RXFIFOEIE_Msk(0x1UL<<SDMMC_MASK_RXFIFOEIE_Pos)#defineSDMMC_MASK_RXFIFOEIESDMMC_MASK_RXFIFOEIE_Msk#defineSDMMC_MASK_TXDAVLIE_Pos(20U)#defineSDMMC_MASK_TXDAVLIE_Msk(0x1UL<<SDMMC_MASK_TXDAVLIE_Pos)#defineSDMMC_MASK_TXDAVLIESDMMC_MASK_TXDAVLIE_Msk#defineSDMMC_MASK_RXDAVLIE_Pos(21U)#defineSDMMC_MASK_RXDAVLIE_Msk(0x1UL<<SDMMC_MASK_RXDAVLIE_Pos)#defineSDMMC_MASK_RXDAVLIESDMMC_MASK_RXDAVLIE_Msk#defineSDMMC_MASK_SDIOITIE_Pos(22U)#defineSDMMC_MASK_SDIOITIE_Msk(0x1UL<<SDMMC_MASK_SDIOITIE_Pos)#defineSDMMC_MASK_SDIOITIESDMMC_MASK_SDIOITIE_Msk#defineSDMMC_FIFOCNT_FIFOCOUNT_Pos(0U)#defineSDMMC_FIFOCNT_FIFOCOUNT_Msk(0xFFFFFFUL<<SDMMC_FIFOCNT_FIFOCOUNT_Pos)#defineSDMMC_FIFOCNT_FIFOCOUNTSDMMC_FIFOCNT_FIFOCOUNT_Msk#defineSDMMC_FIFO_FIFODATA_Pos(0U)#defineSDMMC_FIFO_FIFODATA_Msk(0xFFFFFFFFUL<<SDMMC_FIFO_FIFODATA_Pos)#defineSDMMC_FIFO_FIFODATASDMMC_FIFO_FIFODATA_Msk#defineSPI_CR1_CPHA_Pos(0U)#defineSPI_CR1_CPHA_Msk(0x1UL<<SPI_CR1_CPHA_Pos)#defineSPI_CR1_CPHASPI_CR1_CPHA_Msk#defineSPI_CR1_CPOL_Pos(1U)#defineSPI_CR1_CPOL_Msk(0x1UL<<SPI_CR1_CPOL_Pos)#defineSPI_CR1_CPOLSPI_CR1_CPOL_Msk#defineSPI_CR1_MSTR_Pos(2U)#defineSPI_CR1_MSTR_Msk(0x1UL<<SPI_CR1_MSTR_Pos)#defineSPI_CR1_MSTRSPI_CR1_MSTR_Msk#defineSPI_CR1_BR_Pos(3U)#defineSPI_CR1_BR_Msk(0x7UL<<SPI_CR1_BR_Pos)#defineSPI_CR1_BRSPI_CR1_BR_Msk#defineSPI_CR1_BR_0(0x1UL<<SPI_CR1_BR_Pos)#defineSPI_CR1_BR_1(0x2UL<<SPI_CR1_BR_Pos)#defineSPI_CR1_BR_2(0x4UL<<SPI_CR1_BR_Pos)#defineSPI_CR1_SPE_Pos(6U)#defineSPI_CR1_SPE_Msk(0x1UL<<SPI_CR1_SPE_Pos)#defineSPI_CR1_SPESPI_CR1_SPE_Msk#defineSPI_CR1_LSBFIRST_Pos(7U)#defineSPI_CR1_LSBFIRST_Msk(0x1UL<<SPI_CR1_LSBFIRST_Pos)#defineSPI_CR1_LSBFIRSTSPI_CR1_LSBFIRST_Msk#defineSPI_CR1_SSI_Pos(8U)#defineSPI_CR1_SSI_Msk(0x1UL<<SPI_CR1_SSI_Pos)#defineSPI_CR1_SSISPI_CR1_SSI_Msk#defineSPI_CR1_SSM_Pos(9U)#defineSPI_CR1_SSM_Msk(0x1UL<<SPI_CR1_SSM_Pos)#defineSPI_CR1_SSMSPI_CR1_SSM_Msk#defineSPI_CR1_RXONLY_Pos(10U)#defineSPI_CR1_RXONLY_Msk(0x1UL<<SPI_CR1_RXONLY_Pos)#defineSPI_CR1_RXONLYSPI_CR1_RXONLY_Msk#defineSPI_CR1_CRCL_Pos(11U)#defineSPI_CR1_CRCL_Msk(0x1UL<<SPI_CR1_CRCL_Pos)#defineSPI_CR1_CRCLSPI_CR1_CRCL_Msk#defineSPI_CR1_CRCNEXT_Pos(12U)#defineSPI_CR1_CRCNEXT_Msk(0x1UL<<SPI_CR1_CRCNEXT_Pos)#defineSPI_CR1_CRCNEXTSPI_CR1_CRCNEXT_Msk#defineSPI_CR1_CRCEN_Pos(13U)#defineSPI_CR1_CRCEN_Msk(0x1UL<<SPI_CR1_CRCEN_Pos)#defineSPI_CR1_CRCENSPI_CR1_CRCEN_Msk#defineSPI_CR1_BIDIOE_Pos(14U)#defineSPI_CR1_BIDIOE_Msk(0x1UL<<SPI_CR1_BIDIOE_Pos)#defineSPI_CR1_BIDIOESPI_CR1_BIDIOE_Msk#defineSPI_CR1_BIDIMODE_Pos(15U)#defineSPI_CR1_BIDIMODE_Msk(0x1UL<<SPI_CR1_BIDIMODE_Pos)#defineSPI_CR1_BIDIMODESPI_CR1_BIDIMODE_Msk#defineSPI_CR2_RXDMAEN_Pos(0U)#defineSPI_CR2_RXDMAEN_Msk(0x1UL<<SPI_CR2_RXDMAEN_Pos)#defineSPI_CR2_RXDMAENSPI_CR2_RXDMAEN_Msk#defineSPI_CR2_TXDMAEN_Pos(1U)#defineSPI_CR2_TXDMAEN_Msk(0x1UL<<SPI_CR2_TXDMAEN_Pos)#defineSPI_CR2_TXDMAENSPI_CR2_TXDMAEN_Msk#defineSPI_CR2_SSOE_Pos(2U)#defineSPI_CR2_SSOE_Msk(0x1UL<<SPI_CR2_SSOE_Pos)#defineSPI_CR2_SSOESPI_CR2_SSOE_Msk#defineSPI_CR2_NSSP_Pos(3U)#defineSPI_CR2_NSSP_Msk(0x1UL<<SPI_CR2_NSSP_Pos)#defineSPI_CR2_NSSPSPI_CR2_NSSP_Msk#defineSPI_CR2_FRF_Pos(4U)#defineSPI_CR2_FRF_Msk(0x1UL<<SPI_CR2_FRF_Pos)#defineSPI_CR2_FRFSPI_CR2_FRF_Msk#defineSPI_CR2_ERRIE_Pos(5U)#defineSPI_CR2_ERRIE_Msk(0x1UL<<SPI_CR2_ERRIE_Pos)#defineSPI_CR2_ERRIESPI_CR2_ERRIE_Msk#defineSPI_CR2_RXNEIE_Pos(6U)#defineSPI_CR2_RXNEIE_Msk(0x1UL<<SPI_CR2_RXNEIE_Pos)#defineSPI_CR2_RXNEIESPI_CR2_RXNEIE_Msk#defineSPI_CR2_TXEIE_Pos(7U)#defineSPI_CR2_TXEIE_Msk(0x1UL<<SPI_CR2_TXEIE_Pos)#defineSPI_CR2_TXEIESPI_CR2_TXEIE_Msk#defineSPI_CR2_DS_Pos(8U)#defineSPI_CR2_DS_Msk(0xFUL<<SPI_CR2_DS_Pos)#defineSPI_CR2_DSSPI_CR2_DS_Msk#defineSPI_CR2_DS_0(0x1UL<<SPI_CR2_DS_Pos)#defineSPI_CR2_DS_1(0x2UL<<SPI_CR2_DS_Pos)#defineSPI_CR2_DS_2(0x4UL<<SPI_CR2_DS_Pos)#defineSPI_CR2_DS_3(0x8UL<<SPI_CR2_DS_Pos)#defineSPI_CR2_FRXTH_Pos(12U)#defineSPI_CR2_FRXTH_Msk(0x1UL<<SPI_CR2_FRXTH_Pos)#defineSPI_CR2_FRXTHSPI_CR2_FRXTH_Msk#defineSPI_CR2_LDMARX_Pos(13U)#defineSPI_CR2_LDMARX_Msk(0x1UL<<SPI_CR2_LDMARX_Pos)#defineSPI_CR2_LDMARXSPI_CR2_LDMARX_Msk#defineSPI_CR2_LDMATX_Pos(14U)#defineSPI_CR2_LDMATX_Msk(0x1UL<<SPI_CR2_LDMATX_Pos)#defineSPI_CR2_LDMATXSPI_CR2_LDMATX_Msk#defineSPI_SR_RXNE_Pos(0U)#defineSPI_SR_RXNE_Msk(0x1UL<<SPI_SR_RXNE_Pos)#defineSPI_SR_RXNESPI_SR_RXNE_Msk#defineSPI_SR_TXE_Pos(1U)#defineSPI_SR_TXE_Msk(0x1UL<<SPI_SR_TXE_Pos)#defineSPI_SR_TXESPI_SR_TXE_Msk#defineSPI_SR_CHSIDE_Pos(2U)#defineSPI_SR_CHSIDE_Msk(0x1UL<<SPI_SR_CHSIDE_Pos)#defineSPI_SR_CHSIDESPI_SR_CHSIDE_Msk#defineSPI_SR_UDR_Pos(3U)#defineSPI_SR_UDR_Msk(0x1UL<<SPI_SR_UDR_Pos)#defineSPI_SR_UDRSPI_SR_UDR_Msk#defineSPI_SR_CRCERR_Pos(4U)#defineSPI_SR_CRCERR_Msk(0x1UL<<SPI_SR_CRCERR_Pos)#defineSPI_SR_CRCERRSPI_SR_CRCERR_Msk#defineSPI_SR_MODF_Pos(5U)#defineSPI_SR_MODF_Msk(0x1UL<<SPI_SR_MODF_Pos)#defineSPI_SR_MODFSPI_SR_MODF_Msk#defineSPI_SR_OVR_Pos(6U)#defineSPI_SR_OVR_Msk(0x1UL<<SPI_SR_OVR_Pos)#defineSPI_SR_OVRSPI_SR_OVR_Msk#defineSPI_SR_BSY_Pos(7U)#defineSPI_SR_BSY_Msk(0x1UL<<SPI_SR_BSY_Pos)#defineSPI_SR_BSYSPI_SR_BSY_Msk#defineSPI_SR_FRE_Pos(8U)#defineSPI_SR_FRE_Msk(0x1UL<<SPI_SR_FRE_Pos)#defineSPI_SR_FRESPI_SR_FRE_Msk#defineSPI_SR_FRLVL_Pos(9U)#defineSPI_SR_FRLVL_Msk(0x3UL<<SPI_SR_FRLVL_Pos)#defineSPI_SR_FRLVLSPI_SR_FRLVL_Msk#defineSPI_SR_FRLVL_0(0x1UL<<SPI_SR_FRLVL_Pos)#defineSPI_SR_FRLVL_1(0x2UL<<SPI_SR_FRLVL_Pos)#defineSPI_SR_FTLVL_Pos(11U)#defineSPI_SR_FTLVL_Msk(0x3UL<<SPI_SR_FTLVL_Pos)#defineSPI_SR_FTLVLSPI_SR_FTLVL_Msk#defineSPI_SR_FTLVL_0(0x1UL<<SPI_SR_FTLVL_Pos)#defineSPI_SR_FTLVL_1(0x2UL<<SPI_SR_FTLVL_Pos)#defineSPI_DR_DR_Pos(0U)#defineSPI_DR_DR_Msk(0xFFFFUL<<SPI_DR_DR_Pos)#defineSPI_DR_DRSPI_DR_DR_Msk#defineSPI_CRCPR_CRCPOLY_Pos(0U)#defineSPI_CRCPR_CRCPOLY_Msk(0xFFFFUL<<SPI_CRCPR_CRCPOLY_Pos)#defineSPI_CRCPR_CRCPOLYSPI_CRCPR_CRCPOLY_Msk#defineSPI_RXCRCR_RXCRC_Pos(0U)#defineSPI_RXCRCR_RXCRC_Msk(0xFFFFUL<<SPI_RXCRCR_RXCRC_Pos)#defineSPI_RXCRCR_RXCRCSPI_RXCRCR_RXCRC_Msk#defineSPI_TXCRCR_TXCRC_Pos(0U)#defineSPI_TXCRCR_TXCRC_Msk(0xFFFFUL<<SPI_TXCRCR_TXCRC_Pos)#defineSPI_TXCRCR_TXCRCSPI_TXCRCR_TXCRC_Msk#defineQUADSPI_CR_EN_Pos(0U)#defineQUADSPI_CR_EN_Msk(0x1UL<<QUADSPI_CR_EN_Pos)#defineQUADSPI_CR_ENQUADSPI_CR_EN_Msk#defineQUADSPI_CR_ABORT_Pos(1U)#defineQUADSPI_CR_ABORT_Msk(0x1UL<<QUADSPI_CR_ABORT_Pos)#defineQUADSPI_CR_ABORTQUADSPI_CR_ABORT_Msk#defineQUADSPI_CR_DMAEN_Pos(2U)#defineQUADSPI_CR_DMAEN_Msk(0x1UL<<QUADSPI_CR_DMAEN_Pos)#defineQUADSPI_CR_DMAENQUADSPI_CR_DMAEN_Msk#defineQUADSPI_CR_TCEN_Pos(3U)#defineQUADSPI_CR_TCEN_Msk(0x1UL<<QUADSPI_CR_TCEN_Pos)#defineQUADSPI_CR_TCENQUADSPI_CR_TCEN_Msk#defineQUADSPI_CR_SSHIFT_Pos(4U)#defineQUADSPI_CR_SSHIFT_Msk(0x1UL<<QUADSPI_CR_SSHIFT_Pos)#defineQUADSPI_CR_SSHIFTQUADSPI_CR_SSHIFT_Msk#defineQUADSPI_CR_DFM_Pos(6U)#defineQUADSPI_CR_DFM_Msk(0x1UL<<QUADSPI_CR_DFM_Pos)#defineQUADSPI_CR_DFMQUADSPI_CR_DFM_Msk#defineQUADSPI_CR_FSEL_Pos(7U)#defineQUADSPI_CR_FSEL_Msk(0x1UL<<QUADSPI_CR_FSEL_Pos)#defineQUADSPI_CR_FSELQUADSPI_CR_FSEL_Msk#defineQUADSPI_CR_FTHRES_Pos(8U)#defineQUADSPI_CR_FTHRES_Msk(0xFUL<<QUADSPI_CR_FTHRES_Pos)#defineQUADSPI_CR_FTHRESQUADSPI_CR_FTHRES_Msk#defineQUADSPI_CR_TEIE_Pos(16U)#defineQUADSPI_CR_TEIE_Msk(0x1UL<<QUADSPI_CR_TEIE_Pos)#defineQUADSPI_CR_TEIEQUADSPI_CR_TEIE_Msk#defineQUADSPI_CR_TCIE_Pos(17U)#defineQUADSPI_CR_TCIE_Msk(0x1UL<<QUADSPI_CR_TCIE_Pos)#defineQUADSPI_CR_TCIEQUADSPI_CR_TCIE_Msk#defineQUADSPI_CR_FTIE_Pos(18U)#defineQUADSPI_CR_FTIE_Msk(0x1UL<<QUADSPI_CR_FTIE_Pos)#defineQUADSPI_CR_FTIEQUADSPI_CR_FTIE_Msk#defineQUADSPI_CR_SMIE_Pos(19U)#defineQUADSPI_CR_SMIE_Msk(0x1UL<<QUADSPI_CR_SMIE_Pos)#defineQUADSPI_CR_SMIEQUADSPI_CR_SMIE_Msk#defineQUADSPI_CR_TOIE_Pos(20U)#defineQUADSPI_CR_TOIE_Msk(0x1UL<<QUADSPI_CR_TOIE_Pos)#defineQUADSPI_CR_TOIEQUADSPI_CR_TOIE_Msk#defineQUADSPI_CR_APMS_Pos(22U)#defineQUADSPI_CR_APMS_Msk(0x1UL<<QUADSPI_CR_APMS_Pos)#defineQUADSPI_CR_APMSQUADSPI_CR_APMS_Msk#defineQUADSPI_CR_PMM_Pos(23U)#defineQUADSPI_CR_PMM_Msk(0x1UL<<QUADSPI_CR_PMM_Pos)#defineQUADSPI_CR_PMMQUADSPI_CR_PMM_Msk#defineQUADSPI_CR_PRESCALER_Pos(24U)#defineQUADSPI_CR_PRESCALER_Msk(0xFFUL<<QUADSPI_CR_PRESCALER_Pos)#defineQUADSPI_CR_PRESCALERQUADSPI_CR_PRESCALER_Msk#defineQUADSPI_DCR_CKMODE_Pos(0U)#defineQUADSPI_DCR_CKMODE_Msk(0x1UL<<QUADSPI_DCR_CKMODE_Pos)#defineQUADSPI_DCR_CKMODEQUADSPI_DCR_CKMODE_Msk#defineQUADSPI_DCR_CSHT_Pos(8U)#defineQUADSPI_DCR_CSHT_Msk(0x7UL<<QUADSPI_DCR_CSHT_Pos)#defineQUADSPI_DCR_CSHTQUADSPI_DCR_CSHT_Msk#defineQUADSPI_DCR_CSHT_0(0x1UL<<QUADSPI_DCR_CSHT_Pos)#defineQUADSPI_DCR_CSHT_1(0x2UL<<QUADSPI_DCR_CSHT_Pos)#defineQUADSPI_DCR_CSHT_2(0x4UL<<QUADSPI_DCR_CSHT_Pos)#defineQUADSPI_DCR_FSIZE_Pos(16U)#defineQUADSPI_DCR_FSIZE_Msk(0x1FUL<<QUADSPI_DCR_FSIZE_Pos)#defineQUADSPI_DCR_FSIZEQUADSPI_DCR_FSIZE_Msk#defineQUADSPI_SR_TEF_Pos(0U)#defineQUADSPI_SR_TEF_Msk(0x1UL<<QUADSPI_SR_TEF_Pos)#defineQUADSPI_SR_TEFQUADSPI_SR_TEF_Msk#defineQUADSPI_SR_TCF_Pos(1U)#defineQUADSPI_SR_TCF_Msk(0x1UL<<QUADSPI_SR_TCF_Pos)#defineQUADSPI_SR_TCFQUADSPI_SR_TCF_Msk#defineQUADSPI_SR_FTF_Pos(2U)#defineQUADSPI_SR_FTF_Msk(0x1UL<<QUADSPI_SR_FTF_Pos)#defineQUADSPI_SR_FTFQUADSPI_SR_FTF_Msk#defineQUADSPI_SR_SMF_Pos(3U)#defineQUADSPI_SR_SMF_Msk(0x1UL<<QUADSPI_SR_SMF_Pos)#defineQUADSPI_SR_SMFQUADSPI_SR_SMF_Msk#defineQUADSPI_SR_TOF_Pos(4U)#defineQUADSPI_SR_TOF_Msk(0x1UL<<QUADSPI_SR_TOF_Pos)#defineQUADSPI_SR_TOFQUADSPI_SR_TOF_Msk#defineQUADSPI_SR_BUSY_Pos(5U)#defineQUADSPI_SR_BUSY_Msk(0x1UL<<QUADSPI_SR_BUSY_Pos)#defineQUADSPI_SR_BUSYQUADSPI_SR_BUSY_Msk#defineQUADSPI_SR_FLEVEL_Pos(8U)#defineQUADSPI_SR_FLEVEL_Msk(0x1FUL<<QUADSPI_SR_FLEVEL_Pos)#defineQUADSPI_SR_FLEVELQUADSPI_SR_FLEVEL_Msk#defineQUADSPI_FCR_CTEF_Pos(0U)#defineQUADSPI_FCR_CTEF_Msk(0x1UL<<QUADSPI_FCR_CTEF_Pos)#defineQUADSPI_FCR_CTEFQUADSPI_FCR_CTEF_Msk#defineQUADSPI_FCR_CTCF_Pos(1U)#defineQUADSPI_FCR_CTCF_Msk(0x1UL<<QUADSPI_FCR_CTCF_Pos)#defineQUADSPI_FCR_CTCFQUADSPI_FCR_CTCF_Msk#defineQUADSPI_FCR_CSMF_Pos(3U)#defineQUADSPI_FCR_CSMF_Msk(0x1UL<<QUADSPI_FCR_CSMF_Pos)#defineQUADSPI_FCR_CSMFQUADSPI_FCR_CSMF_Msk#defineQUADSPI_FCR_CTOF_Pos(4U)#defineQUADSPI_FCR_CTOF_Msk(0x1UL<<QUADSPI_FCR_CTOF_Pos)#defineQUADSPI_FCR_CTOFQUADSPI_FCR_CTOF_Msk#defineQUADSPI_DLR_DL_Pos(0U)#defineQUADSPI_DLR_DL_Msk(0xFFFFFFFFUL<<QUADSPI_DLR_DL_Pos)#defineQUADSPI_DLR_DLQUADSPI_DLR_DL_Msk#defineQUADSPI_CCR_INSTRUCTION_Pos(0U)#defineQUADSPI_CCR_INSTRUCTION_Msk(0xFFUL<<QUADSPI_CCR_INSTRUCTION_Pos)#defineQUADSPI_CCR_INSTRUCTIONQUADSPI_CCR_INSTRUCTION_Msk#defineQUADSPI_CCR_IMODE_Pos(8U)#defineQUADSPI_CCR_IMODE_Msk(0x3UL<<QUADSPI_CCR_IMODE_Pos)#defineQUADSPI_CCR_IMODEQUADSPI_CCR_IMODE_Msk#defineQUADSPI_CCR_IMODE_0(0x1UL<<QUADSPI_CCR_IMODE_Pos)#defineQUADSPI_CCR_IMODE_1(0x2UL<<QUADSPI_CCR_IMODE_Pos)#defineQUADSPI_CCR_ADMODE_Pos(10U)#defineQUADSPI_CCR_ADMODE_Msk(0x3UL<<QUADSPI_CCR_ADMODE_Pos)#defineQUADSPI_CCR_ADMODEQUADSPI_CCR_ADMODE_Msk#defineQUADSPI_CCR_ADMODE_0(0x1UL<<QUADSPI_CCR_ADMODE_Pos)#defineQUADSPI_CCR_ADMODE_1(0x2UL<<QUADSPI_CCR_ADMODE_Pos)#defineQUADSPI_CCR_ADSIZE_Pos(12U)#defineQUADSPI_CCR_ADSIZE_Msk(0x3UL<<QUADSPI_CCR_ADSIZE_Pos)#defineQUADSPI_CCR_ADSIZEQUADSPI_CCR_ADSIZE_Msk#defineQUADSPI_CCR_ADSIZE_0(0x1UL<<QUADSPI_CCR_ADSIZE_Pos)#defineQUADSPI_CCR_ADSIZE_1(0x2UL<<QUADSPI_CCR_ADSIZE_Pos)#defineQUADSPI_CCR_ABMODE_Pos(14U)#defineQUADSPI_CCR_ABMODE_Msk(0x3UL<<QUADSPI_CCR_ABMODE_Pos)#defineQUADSPI_CCR_ABMODEQUADSPI_CCR_ABMODE_Msk#defineQUADSPI_CCR_ABMODE_0(0x1UL<<QUADSPI_CCR_ABMODE_Pos)#defineQUADSPI_CCR_ABMODE_1(0x2UL<<QUADSPI_CCR_ABMODE_Pos)#defineQUADSPI_CCR_ABSIZE_Pos(16U)#defineQUADSPI_CCR_ABSIZE_Msk(0x3UL<<QUADSPI_CCR_ABSIZE_Pos)#defineQUADSPI_CCR_ABSIZEQUADSPI_CCR_ABSIZE_Msk#defineQUADSPI_CCR_ABSIZE_0(0x1UL<<QUADSPI_CCR_ABSIZE_Pos)#defineQUADSPI_CCR_ABSIZE_1(0x2UL<<QUADSPI_CCR_ABSIZE_Pos)#defineQUADSPI_CCR_DCYC_Pos(18U)#defineQUADSPI_CCR_DCYC_Msk(0x1FUL<<QUADSPI_CCR_DCYC_Pos)#defineQUADSPI_CCR_DCYCQUADSPI_CCR_DCYC_Msk#defineQUADSPI_CCR_DMODE_Pos(24U)#defineQUADSPI_CCR_DMODE_Msk(0x3UL<<QUADSPI_CCR_DMODE_Pos)#defineQUADSPI_CCR_DMODEQUADSPI_CCR_DMODE_Msk#defineQUADSPI_CCR_DMODE_0(0x1UL<<QUADSPI_CCR_DMODE_Pos)#defineQUADSPI_CCR_DMODE_1(0x2UL<<QUADSPI_CCR_DMODE_Pos)#defineQUADSPI_CCR_FMODE_Pos(26U)#defineQUADSPI_CCR_FMODE_Msk(0x3UL<<QUADSPI_CCR_FMODE_Pos)#defineQUADSPI_CCR_FMODEQUADSPI_CCR_FMODE_Msk#defineQUADSPI_CCR_FMODE_0(0x1UL<<QUADSPI_CCR_FMODE_Pos)#defineQUADSPI_CCR_FMODE_1(0x2UL<<QUADSPI_CCR_FMODE_Pos)#defineQUADSPI_CCR_SIOO_Pos(28U)#defineQUADSPI_CCR_SIOO_Msk(0x1UL<<QUADSPI_CCR_SIOO_Pos)#defineQUADSPI_CCR_SIOOQUADSPI_CCR_SIOO_Msk#defineQUADSPI_CCR_DHHC_Pos(30U)#defineQUADSPI_CCR_DHHC_Msk(0x1UL<<QUADSPI_CCR_DHHC_Pos)#defineQUADSPI_CCR_DHHCQUADSPI_CCR_DHHC_Msk#defineQUADSPI_CCR_DDRM_Pos(31U)#defineQUADSPI_CCR_DDRM_Msk(0x1UL<<QUADSPI_CCR_DDRM_Pos)#defineQUADSPI_CCR_DDRMQUADSPI_CCR_DDRM_Msk#defineQUADSPI_AR_ADDRESS_Pos(0U)#defineQUADSPI_AR_ADDRESS_Msk(0xFFFFFFFFUL<<QUADSPI_AR_ADDRESS_Pos)#defineQUADSPI_AR_ADDRESSQUADSPI_AR_ADDRESS_Msk#defineQUADSPI_ABR_ALTERNATE_Pos(0U)#defineQUADSPI_ABR_ALTERNATE_Msk(0xFFFFFFFFUL<<QUADSPI_ABR_ALTERNATE_Pos)#defineQUADSPI_ABR_ALTERNATEQUADSPI_ABR_ALTERNATE_Msk#defineQUADSPI_DR_DATA_Pos(0U)#defineQUADSPI_DR_DATA_Msk(0xFFFFFFFFUL<<QUADSPI_DR_DATA_Pos)#defineQUADSPI_DR_DATAQUADSPI_DR_DATA_Msk#defineQUADSPI_PSMKR_MASK_Pos(0U)#defineQUADSPI_PSMKR_MASK_Msk(0xFFFFFFFFUL<<QUADSPI_PSMKR_MASK_Pos)#defineQUADSPI_PSMKR_MASKQUADSPI_PSMKR_MASK_Msk#defineQUADSPI_PSMAR_MATCH_Pos(0U)#defineQUADSPI_PSMAR_MATCH_Msk(0xFFFFFFFFUL<<QUADSPI_PSMAR_MATCH_Pos)#defineQUADSPI_PSMAR_MATCHQUADSPI_PSMAR_MATCH_Msk#defineQUADSPI_PIR_INTERVAL_Pos(0U)#defineQUADSPI_PIR_INTERVAL_Msk(0xFFFFUL<<QUADSPI_PIR_INTERVAL_Pos)#defineQUADSPI_PIR_INTERVALQUADSPI_PIR_INTERVAL_Msk#defineQUADSPI_LPTR_TIMEOUT_Pos(0U)#defineQUADSPI_LPTR_TIMEOUT_Msk(0xFFFFUL<<QUADSPI_LPTR_TIMEOUT_Pos)#defineQUADSPI_LPTR_TIMEOUTQUADSPI_LPTR_TIMEOUT_Msk#defineSYSCFG_MEMRMP_MEM_MODE_Pos(0U)#defineSYSCFG_MEMRMP_MEM_MODE_Msk(0x7UL<<SYSCFG_MEMRMP_MEM_MODE_Pos)#defineSYSCFG_MEMRMP_MEM_MODESYSCFG_MEMRMP_MEM_MODE_Msk#defineSYSCFG_MEMRMP_MEM_MODE_0(0x1UL<<SYSCFG_MEMRMP_MEM_MODE_Pos)#defineSYSCFG_MEMRMP_MEM_MODE_1(0x2UL<<SYSCFG_MEMRMP_MEM_MODE_Pos)#defineSYSCFG_MEMRMP_MEM_MODE_2(0x4UL<<SYSCFG_MEMRMP_MEM_MODE_Pos)#defineSYSCFG_MEMRMP_FB_MODE_Pos(8U)#defineSYSCFG_MEMRMP_FB_MODE_Msk(0x1UL<<SYSCFG_MEMRMP_FB_MODE_Pos)#defineSYSCFG_MEMRMP_FB_MODESYSCFG_MEMRMP_FB_MODE_Msk#defineSYSCFG_CFGR1_FWDIS_Pos(0U)#defineSYSCFG_CFGR1_FWDIS_Msk(0x1UL<<SYSCFG_CFGR1_FWDIS_Pos)#defineSYSCFG_CFGR1_FWDISSYSCFG_CFGR1_FWDIS_Msk#defineSYSCFG_CFGR1_BOOSTEN_Pos(8U)#defineSYSCFG_CFGR1_BOOSTEN_Msk(0x1UL<<SYSCFG_CFGR1_BOOSTEN_Pos)#defineSYSCFG_CFGR1_BOOSTENSYSCFG_CFGR1_BOOSTEN_Msk#defineSYSCFG_CFGR1_I2C_PB6_FMP_Pos(16U)#defineSYSCFG_CFGR1_I2C_PB6_FMP_Msk(0x1UL<<SYSCFG_CFGR1_I2C_PB6_FMP_Pos)#defineSYSCFG_CFGR1_I2C_PB6_FMPSYSCFG_CFGR1_I2C_PB6_FMP_Msk#defineSYSCFG_CFGR1_I2C_PB7_FMP_Pos(17U)#defineSYSCFG_CFGR1_I2C_PB7_FMP_Msk(0x1UL<<SYSCFG_CFGR1_I2C_PB7_FMP_Pos)#defineSYSCFG_CFGR1_I2C_PB7_FMPSYSCFG_CFGR1_I2C_PB7_FMP_Msk#defineSYSCFG_CFGR1_I2C_PB8_FMP_Pos(18U)#defineSYSCFG_CFGR1_I2C_PB8_FMP_Msk(0x1UL<<SYSCFG_CFGR1_I2C_PB8_FMP_Pos)#defineSYSCFG_CFGR1_I2C_PB8_FMPSYSCFG_CFGR1_I2C_PB8_FMP_Msk#defineSYSCFG_CFGR1_I2C_PB9_FMP_Pos(19U)#defineSYSCFG_CFGR1_I2C_PB9_FMP_Msk(0x1UL<<SYSCFG_CFGR1_I2C_PB9_FMP_Pos)#defineSYSCFG_CFGR1_I2C_PB9_FMPSYSCFG_CFGR1_I2C_PB9_FMP_Msk#defineSYSCFG_CFGR1_I2C1_FMP_Pos(20U)#defineSYSCFG_CFGR1_I2C1_FMP_Msk(0x1UL<<SYSCFG_CFGR1_I2C1_FMP_Pos)#defineSYSCFG_CFGR1_I2C1_FMPSYSCFG_CFGR1_I2C1_FMP_Msk#defineSYSCFG_CFGR1_I2C2_FMP_Pos(21U)#defineSYSCFG_CFGR1_I2C2_FMP_Msk(0x1UL<<SYSCFG_CFGR1_I2C2_FMP_Pos)#defineSYSCFG_CFGR1_I2C2_FMPSYSCFG_CFGR1_I2C2_FMP_Msk#defineSYSCFG_CFGR1_I2C3_FMP_Pos(22U)#defineSYSCFG_CFGR1_I2C3_FMP_Msk(0x1UL<<SYSCFG_CFGR1_I2C3_FMP_Pos)#defineSYSCFG_CFGR1_I2C3_FMPSYSCFG_CFGR1_I2C3_FMP_Msk#defineSYSCFG_CFGR1_I2C4_FMP_Pos(23U)#defineSYSCFG_CFGR1_I2C4_FMP_Msk(0x1UL<<SYSCFG_CFGR1_I2C4_FMP_Pos)#defineSYSCFG_CFGR1_I2C4_FMPSYSCFG_CFGR1_I2C4_FMP_Msk#defineSYSCFG_CFGR1_FPU_IE_0(0x04000000UL)#defineSYSCFG_CFGR1_FPU_IE_1(0x08000000UL)#defineSYSCFG_CFGR1_FPU_IE_2(0x10000000UL)#defineSYSCFG_CFGR1_FPU_IE_3(0x20000000UL)#defineSYSCFG_CFGR1_FPU_IE_4(0x40000000UL)#defineSYSCFG_CFGR1_FPU_IE_5(0x80000000UL)#defineSYSCFG_EXTICR1_EXTI0_Pos(0U)#defineSYSCFG_EXTICR1_EXTI0_Msk(0xFUL<<SYSCFG_EXTICR1_EXTI0_Pos)#defineSYSCFG_EXTICR1_EXTI0SYSCFG_EXTICR1_EXTI0_Msk#defineSYSCFG_EXTICR1_EXTI1_Pos(4U)#defineSYSCFG_EXTICR1_EXTI1_Msk(0xFUL<<SYSCFG_EXTICR1_EXTI1_Pos)#defineSYSCFG_EXTICR1_EXTI1SYSCFG_EXTICR1_EXTI1_Msk#defineSYSCFG_EXTICR1_EXTI2_Pos(8U)#defineSYSCFG_EXTICR1_EXTI2_Msk(0xFUL<<SYSCFG_EXTICR1_EXTI2_Pos)#defineSYSCFG_EXTICR1_EXTI2SYSCFG_EXTICR1_EXTI2_Msk#defineSYSCFG_EXTICR1_EXTI3_Pos(12U)#defineSYSCFG_EXTICR1_EXTI3_Msk(0xFUL<<SYSCFG_EXTICR1_EXTI3_Pos)#defineSYSCFG_EXTICR1_EXTI3SYSCFG_EXTICR1_EXTI3_Msk#defineSYSCFG_EXTICR1_EXTI0_PA(0x00000000UL)#defineSYSCFG_EXTICR1_EXTI0_PB(0x00000001UL)#defineSYSCFG_EXTICR1_EXTI0_PC(0x00000002UL)#defineSYSCFG_EXTICR1_EXTI0_PD(0x00000003UL)#defineSYSCFG_EXTICR1_EXTI0_PE(0x00000004UL)#defineSYSCFG_EXTICR1_EXTI0_PF(0x00000005UL)#defineSYSCFG_EXTICR1_EXTI0_PG(0x00000006UL)#defineSYSCFG_EXTICR1_EXTI0_PH(0x00000007UL)#defineSYSCFG_EXTICR1_EXTI0_PI(0x00000008UL)#defineSYSCFG_EXTICR1_EXTI1_PA(0x00000000UL)#defineSYSCFG_EXTICR1_EXTI1_PB(0x00000010UL)#defineSYSCFG_EXTICR1_EXTI1_PC(0x00000020UL)#defineSYSCFG_EXTICR1_EXTI1_PD(0x00000030UL)#defineSYSCFG_EXTICR1_EXTI1_PE(0x00000040UL)#defineSYSCFG_EXTICR1_EXTI1_PF(0x00000050UL)#defineSYSCFG_EXTICR1_EXTI1_PG(0x00000060UL)#defineSYSCFG_EXTICR1_EXTI1_PH(0x00000070UL)#defineSYSCFG_EXTICR1_EXTI1_PI(0x00000080UL)#defineSYSCFG_EXTICR1_EXTI2_PA(0x00000000UL)#defineSYSCFG_EXTICR1_EXTI2_PB(0x00000100UL)#defineSYSCFG_EXTICR1_EXTI2_PC(0x00000200UL)#defineSYSCFG_EXTICR1_EXTI2_PD(0x00000300UL)#defineSYSCFG_EXTICR1_EXTI2_PE(0x00000400UL)#defineSYSCFG_EXTICR1_EXTI2_PF(0x00000500UL)#defineSYSCFG_EXTICR1_EXTI2_PG(0x00000600UL)#defineSYSCFG_EXTICR1_EXTI2_PH(0x00000700UL)#defineSYSCFG_EXTICR1_EXTI2_PI(0x00000800UL)#defineSYSCFG_EXTICR1_EXTI3_PA(0x00000000UL)#defineSYSCFG_EXTICR1_EXTI3_PB(0x00001000UL)#defineSYSCFG_EXTICR1_EXTI3_PC(0x00002000UL)#defineSYSCFG_EXTICR1_EXTI3_PD(0x00003000UL)#defineSYSCFG_EXTICR1_EXTI3_PE(0x00004000UL)#defineSYSCFG_EXTICR1_EXTI3_PF(0x00005000UL)#defineSYSCFG_EXTICR1_EXTI3_PG(0x00006000UL)#defineSYSCFG_EXTICR1_EXTI3_PH(0x00007000UL)#defineSYSCFG_EXTICR1_EXTI3_PI(0x00008000UL)#defineSYSCFG_EXTICR2_EXTI4_Pos(0U)#defineSYSCFG_EXTICR2_EXTI4_Msk(0xFUL<<SYSCFG_EXTICR2_EXTI4_Pos)#defineSYSCFG_EXTICR2_EXTI4SYSCFG_EXTICR2_EXTI4_Msk#defineSYSCFG_EXTICR2_EXTI5_Pos(4U)#defineSYSCFG_EXTICR2_EXTI5_Msk(0xFUL<<SYSCFG_EXTICR2_EXTI5_Pos)#defineSYSCFG_EXTICR2_EXTI5SYSCFG_EXTICR2_EXTI5_Msk#defineSYSCFG_EXTICR2_EXTI6_Pos(8U)#defineSYSCFG_EXTICR2_EXTI6_Msk(0xFUL<<SYSCFG_EXTICR2_EXTI6_Pos)#defineSYSCFG_EXTICR2_EXTI6SYSCFG_EXTICR2_EXTI6_Msk#defineSYSCFG_EXTICR2_EXTI7_Pos(12U)#defineSYSCFG_EXTICR2_EXTI7_Msk(0xFUL<<SYSCFG_EXTICR2_EXTI7_Pos)#defineSYSCFG_EXTICR2_EXTI7SYSCFG_EXTICR2_EXTI7_Msk#defineSYSCFG_EXTICR2_EXTI4_PA(0x00000000UL)#defineSYSCFG_EXTICR2_EXTI4_PB(0x00000001UL)#defineSYSCFG_EXTICR2_EXTI4_PC(0x00000002UL)#defineSYSCFG_EXTICR2_EXTI4_PD(0x00000003UL)#defineSYSCFG_EXTICR2_EXTI4_PE(0x00000004UL)#defineSYSCFG_EXTICR2_EXTI4_PF(0x00000005UL)#defineSYSCFG_EXTICR2_EXTI4_PG(0x00000006UL)#defineSYSCFG_EXTICR2_EXTI4_PH(0x00000007UL)#defineSYSCFG_EXTICR2_EXTI4_PI(0x00000008UL)#defineSYSCFG_EXTICR2_EXTI5_PA(0x00000000UL)#defineSYSCFG_EXTICR2_EXTI5_PB(0x00000010UL)#defineSYSCFG_EXTICR2_EXTI5_PC(0x00000020UL)#defineSYSCFG_EXTICR2_EXTI5_PD(0x00000030UL)#defineSYSCFG_EXTICR2_EXTI5_PE(0x00000040UL)#defineSYSCFG_EXTICR2_EXTI5_PF(0x00000050UL)#defineSYSCFG_EXTICR2_EXTI5_PG(0x00000060UL)#defineSYSCFG_EXTICR2_EXTI5_PH(0x00000070UL)#defineSYSCFG_EXTICR2_EXTI5_PI(0x00000080UL)#defineSYSCFG_EXTICR2_EXTI6_PA(0x00000000UL)#defineSYSCFG_EXTICR2_EXTI6_PB(0x00000100UL)#defineSYSCFG_EXTICR2_EXTI6_PC(0x00000200UL)#defineSYSCFG_EXTICR2_EXTI6_PD(0x00000300UL)#defineSYSCFG_EXTICR2_EXTI6_PE(0x00000400UL)#defineSYSCFG_EXTICR2_EXTI6_PF(0x00000500UL)#defineSYSCFG_EXTICR2_EXTI6_PG(0x00000600UL)#defineSYSCFG_EXTICR2_EXTI6_PH(0x00000700UL)#defineSYSCFG_EXTICR2_EXTI6_PI(0x00000800UL)#defineSYSCFG_EXTICR2_EXTI7_PA(0x00000000UL)#defineSYSCFG_EXTICR2_EXTI7_PB(0x00001000UL)#defineSYSCFG_EXTICR2_EXTI7_PC(0x00002000UL)#defineSYSCFG_EXTICR2_EXTI7_PD(0x00003000UL)#defineSYSCFG_EXTICR2_EXTI7_PE(0x00004000UL)#defineSYSCFG_EXTICR2_EXTI7_PF(0x00005000UL)#defineSYSCFG_EXTICR2_EXTI7_PG(0x00006000UL)#defineSYSCFG_EXTICR2_EXTI7_PH(0x00007000UL)#defineSYSCFG_EXTICR2_EXTI7_PI(0x00008000UL)#defineSYSCFG_EXTICR3_EXTI8_Pos(0U)#defineSYSCFG_EXTICR3_EXTI8_Msk(0xFUL<<SYSCFG_EXTICR3_EXTI8_Pos)#defineSYSCFG_EXTICR3_EXTI8SYSCFG_EXTICR3_EXTI8_Msk#defineSYSCFG_EXTICR3_EXTI9_Pos(4U)#defineSYSCFG_EXTICR3_EXTI9_Msk(0xFUL<<SYSCFG_EXTICR3_EXTI9_Pos)#defineSYSCFG_EXTICR3_EXTI9SYSCFG_EXTICR3_EXTI9_Msk#defineSYSCFG_EXTICR3_EXTI10_Pos(8U)#defineSYSCFG_EXTICR3_EXTI10_Msk(0xFUL<<SYSCFG_EXTICR3_EXTI10_Pos)#defineSYSCFG_EXTICR3_EXTI10SYSCFG_EXTICR3_EXTI10_Msk#defineSYSCFG_EXTICR3_EXTI11_Pos(12U)#defineSYSCFG_EXTICR3_EXTI11_Msk(0xFUL<<SYSCFG_EXTICR3_EXTI11_Pos)#defineSYSCFG_EXTICR3_EXTI11SYSCFG_EXTICR3_EXTI11_Msk#defineSYSCFG_EXTICR3_EXTI8_PA(0x00000000UL)#defineSYSCFG_EXTICR3_EXTI8_PB(0x00000001UL)#defineSYSCFG_EXTICR3_EXTI8_PC(0x00000002UL)#defineSYSCFG_EXTICR3_EXTI8_PD(0x00000003UL)#defineSYSCFG_EXTICR3_EXTI8_PE(0x00000004UL)#defineSYSCFG_EXTICR3_EXTI8_PF(0x00000005UL)#defineSYSCFG_EXTICR3_EXTI8_PG(0x00000006UL)#defineSYSCFG_EXTICR3_EXTI8_PH(0x00000007UL)#defineSYSCFG_EXTICR3_EXTI8_PI(0x00000008UL)#defineSYSCFG_EXTICR3_EXTI9_PA(0x00000000UL)#defineSYSCFG_EXTICR3_EXTI9_PB(0x00000010UL)#defineSYSCFG_EXTICR3_EXTI9_PC(0x00000020UL)#defineSYSCFG_EXTICR3_EXTI9_PD(0x00000030UL)#defineSYSCFG_EXTICR3_EXTI9_PE(0x00000040UL)#defineSYSCFG_EXTICR3_EXTI9_PF(0x00000050UL)#defineSYSCFG_EXTICR3_EXTI9_PG(0x00000060UL)#defineSYSCFG_EXTICR3_EXTI9_PH(0x00000070UL)#defineSYSCFG_EXTICR3_EXTI9_PI(0x00000080UL)#defineSYSCFG_EXTICR3_EXTI10_PA(0x00000000UL)#defineSYSCFG_EXTICR3_EXTI10_PB(0x00000100UL)#defineSYSCFG_EXTICR3_EXTI10_PC(0x00000200UL)#defineSYSCFG_EXTICR3_EXTI10_PD(0x00000300UL)#defineSYSCFG_EXTICR3_EXTI10_PE(0x00000400UL)#defineSYSCFG_EXTICR3_EXTI10_PF(0x00000500UL)#defineSYSCFG_EXTICR3_EXTI10_PG(0x00000600UL)#defineSYSCFG_EXTICR3_EXTI10_PH(0x00000700UL)#defineSYSCFG_EXTICR3_EXTI10_PI(0x00000800UL)#defineSYSCFG_EXTICR3_EXTI11_PA(0x00000000UL)#defineSYSCFG_EXTICR3_EXTI11_PB(0x00001000UL)#defineSYSCFG_EXTICR3_EXTI11_PC(0x00002000UL)#defineSYSCFG_EXTICR3_EXTI11_PD(0x00003000UL)#defineSYSCFG_EXTICR3_EXTI11_PE(0x00004000UL)#defineSYSCFG_EXTICR3_EXTI11_PF(0x00005000UL)#defineSYSCFG_EXTICR3_EXTI11_PG(0x00006000UL)#defineSYSCFG_EXTICR3_EXTI11_PH(0x00007000UL)#defineSYSCFG_EXTICR3_EXTI11_PI(0x00008000UL)#defineSYSCFG_EXTICR4_EXTI12_Pos(0U)#defineSYSCFG_EXTICR4_EXTI12_Msk(0x7UL<<SYSCFG_EXTICR4_EXTI12_Pos)#defineSYSCFG_EXTICR4_EXTI12SYSCFG_EXTICR4_EXTI12_Msk#defineSYSCFG_EXTICR4_EXTI13_Pos(4U)#defineSYSCFG_EXTICR4_EXTI13_Msk(0x7UL<<SYSCFG_EXTICR4_EXTI13_Pos)#defineSYSCFG_EXTICR4_EXTI13SYSCFG_EXTICR4_EXTI13_Msk#defineSYSCFG_EXTICR4_EXTI14_Pos(8U)#defineSYSCFG_EXTICR4_EXTI14_Msk(0x7UL<<SYSCFG_EXTICR4_EXTI14_Pos)#defineSYSCFG_EXTICR4_EXTI14SYSCFG_EXTICR4_EXTI14_Msk#defineSYSCFG_EXTICR4_EXTI15_Pos(12U)#defineSYSCFG_EXTICR4_EXTI15_Msk(0x7UL<<SYSCFG_EXTICR4_EXTI15_Pos)#defineSYSCFG_EXTICR4_EXTI15SYSCFG_EXTICR4_EXTI15_Msk#defineSYSCFG_EXTICR4_EXTI12_PA(0x00000000UL)#defineSYSCFG_EXTICR4_EXTI12_PB(0x00000001UL)#defineSYSCFG_EXTICR4_EXTI12_PC(0x00000002UL)#defineSYSCFG_EXTICR4_EXTI12_PD(0x00000003UL)#defineSYSCFG_EXTICR4_EXTI12_PE(0x00000004UL)#defineSYSCFG_EXTICR4_EXTI12_PF(0x00000005UL)#defineSYSCFG_EXTICR4_EXTI12_PG(0x00000006UL)#defineSYSCFG_EXTICR4_EXTI12_PH(0x00000007UL)#defineSYSCFG_EXTICR4_EXTI13_PA(0x00000000UL)#defineSYSCFG_EXTICR4_EXTI13_PB(0x00000010UL)#defineSYSCFG_EXTICR4_EXTI13_PC(0x00000020UL)#defineSYSCFG_EXTICR4_EXTI13_PD(0x00000030UL)#defineSYSCFG_EXTICR4_EXTI13_PE(0x00000040UL)#defineSYSCFG_EXTICR4_EXTI13_PF(0x00000050UL)#defineSYSCFG_EXTICR4_EXTI13_PG(0x00000060UL)#defineSYSCFG_EXTICR4_EXTI13_PH(0x00000070UL)#defineSYSCFG_EXTICR4_EXTI14_PA(0x00000000UL)#defineSYSCFG_EXTICR4_EXTI14_PB(0x00000100UL)#defineSYSCFG_EXTICR4_EXTI14_PC(0x00000200UL)#defineSYSCFG_EXTICR4_EXTI14_PD(0x00000300UL)#defineSYSCFG_EXTICR4_EXTI14_PE(0x00000400UL)#defineSYSCFG_EXTICR4_EXTI14_PF(0x00000500UL)#defineSYSCFG_EXTICR4_EXTI14_PG(0x00000600UL)#defineSYSCFG_EXTICR4_EXTI14_PH(0x00000700UL)#defineSYSCFG_EXTICR4_EXTI15_PA(0x00000000UL)#defineSYSCFG_EXTICR4_EXTI15_PB(0x00001000UL)#defineSYSCFG_EXTICR4_EXTI15_PC(0x00002000UL)#defineSYSCFG_EXTICR4_EXTI15_PD(0x00003000UL)#defineSYSCFG_EXTICR4_EXTI15_PE(0x00004000UL)#defineSYSCFG_EXTICR4_EXTI15_PF(0x00005000UL)#defineSYSCFG_EXTICR4_EXTI15_PG(0x00006000UL)#defineSYSCFG_EXTICR4_EXTI15_PH(0x00007000UL)#defineSYSCFG_SCSR_SRAM2ER_Pos(0U)#defineSYSCFG_SCSR_SRAM2ER_Msk(0x1UL<<SYSCFG_SCSR_SRAM2ER_Pos)#defineSYSCFG_SCSR_SRAM2ERSYSCFG_SCSR_SRAM2ER_Msk#defineSYSCFG_SCSR_SRAM2BSY_Pos(1U)#defineSYSCFG_SCSR_SRAM2BSY_Msk(0x1UL<<SYSCFG_SCSR_SRAM2BSY_Pos)#defineSYSCFG_SCSR_SRAM2BSYSYSCFG_SCSR_SRAM2BSY_Msk#defineSYSCFG_CFGR2_CLL_Pos(0U)#defineSYSCFG_CFGR2_CLL_Msk(0x1UL<<SYSCFG_CFGR2_CLL_Pos)#defineSYSCFG_CFGR2_CLLSYSCFG_CFGR2_CLL_Msk#defineSYSCFG_CFGR2_SPL_Pos(1U)#defineSYSCFG_CFGR2_SPL_Msk(0x1UL<<SYSCFG_CFGR2_SPL_Pos)#defineSYSCFG_CFGR2_SPLSYSCFG_CFGR2_SPL_Msk#defineSYSCFG_CFGR2_PVDL_Pos(2U)#defineSYSCFG_CFGR2_PVDL_Msk(0x1UL<<SYSCFG_CFGR2_PVDL_Pos)#defineSYSCFG_CFGR2_PVDLSYSCFG_CFGR2_PVDL_Msk#defineSYSCFG_CFGR2_ECCL_Pos(3U)#defineSYSCFG_CFGR2_ECCL_Msk(0x1UL<<SYSCFG_CFGR2_ECCL_Pos)#defineSYSCFG_CFGR2_ECCLSYSCFG_CFGR2_ECCL_Msk#defineSYSCFG_CFGR2_SPF_Pos(8U)#defineSYSCFG_CFGR2_SPF_Msk(0x1UL<<SYSCFG_CFGR2_SPF_Pos)#defineSYSCFG_CFGR2_SPFSYSCFG_CFGR2_SPF_Msk#defineSYSCFG_SWPR_PAGE0_Pos(0U)#defineSYSCFG_SWPR_PAGE0_Msk(0x1UL<<SYSCFG_SWPR_PAGE0_Pos)#defineSYSCFG_SWPR_PAGE0SYSCFG_SWPR_PAGE0_Msk#defineSYSCFG_SWPR_PAGE1_Pos(1U)#defineSYSCFG_SWPR_PAGE1_Msk(0x1UL<<SYSCFG_SWPR_PAGE1_Pos)#defineSYSCFG_SWPR_PAGE1SYSCFG_SWPR_PAGE1_Msk#defineSYSCFG_SWPR_PAGE2_Pos(2U)#defineSYSCFG_SWPR_PAGE2_Msk(0x1UL<<SYSCFG_SWPR_PAGE2_Pos)#defineSYSCFG_SWPR_PAGE2SYSCFG_SWPR_PAGE2_Msk#defineSYSCFG_SWPR_PAGE3_Pos(3U)#defineSYSCFG_SWPR_PAGE3_Msk(0x1UL<<SYSCFG_SWPR_PAGE3_Pos)#defineSYSCFG_SWPR_PAGE3SYSCFG_SWPR_PAGE3_Msk#defineSYSCFG_SWPR_PAGE4_Pos(4U)#defineSYSCFG_SWPR_PAGE4_Msk(0x1UL<<SYSCFG_SWPR_PAGE4_Pos)#defineSYSCFG_SWPR_PAGE4SYSCFG_SWPR_PAGE4_Msk#defineSYSCFG_SWPR_PAGE5_Pos(5U)#defineSYSCFG_SWPR_PAGE5_Msk(0x1UL<<SYSCFG_SWPR_PAGE5_Pos)#defineSYSCFG_SWPR_PAGE5SYSCFG_SWPR_PAGE5_Msk#defineSYSCFG_SWPR_PAGE6_Pos(6U)#defineSYSCFG_SWPR_PAGE6_Msk(0x1UL<<SYSCFG_SWPR_PAGE6_Pos)#defineSYSCFG_SWPR_PAGE6SYSCFG_SWPR_PAGE6_Msk#defineSYSCFG_SWPR_PAGE7_Pos(7U)#defineSYSCFG_SWPR_PAGE7_Msk(0x1UL<<SYSCFG_SWPR_PAGE7_Pos)#defineSYSCFG_SWPR_PAGE7SYSCFG_SWPR_PAGE7_Msk#defineSYSCFG_SWPR_PAGE8_Pos(8U)#defineSYSCFG_SWPR_PAGE8_Msk(0x1UL<<SYSCFG_SWPR_PAGE8_Pos)#defineSYSCFG_SWPR_PAGE8SYSCFG_SWPR_PAGE8_Msk#defineSYSCFG_SWPR_PAGE9_Pos(9U)#defineSYSCFG_SWPR_PAGE9_Msk(0x1UL<<SYSCFG_SWPR_PAGE9_Pos)#defineSYSCFG_SWPR_PAGE9SYSCFG_SWPR_PAGE9_Msk#defineSYSCFG_SWPR_PAGE10_Pos(10U)#defineSYSCFG_SWPR_PAGE10_Msk(0x1UL<<SYSCFG_SWPR_PAGE10_Pos)#defineSYSCFG_SWPR_PAGE10SYSCFG_SWPR_PAGE10_Msk#defineSYSCFG_SWPR_PAGE11_Pos(11U)#defineSYSCFG_SWPR_PAGE11_Msk(0x1UL<<SYSCFG_SWPR_PAGE11_Pos)#defineSYSCFG_SWPR_PAGE11SYSCFG_SWPR_PAGE11_Msk#defineSYSCFG_SWPR_PAGE12_Pos(12U)#defineSYSCFG_SWPR_PAGE12_Msk(0x1UL<<SYSCFG_SWPR_PAGE12_Pos)#defineSYSCFG_SWPR_PAGE12SYSCFG_SWPR_PAGE12_Msk#defineSYSCFG_SWPR_PAGE13_Pos(13U)#defineSYSCFG_SWPR_PAGE13_Msk(0x1UL<<SYSCFG_SWPR_PAGE13_Pos)#defineSYSCFG_SWPR_PAGE13SYSCFG_SWPR_PAGE13_Msk#defineSYSCFG_SWPR_PAGE14_Pos(14U)#defineSYSCFG_SWPR_PAGE14_Msk(0x1UL<<SYSCFG_SWPR_PAGE14_Pos)#defineSYSCFG_SWPR_PAGE14SYSCFG_SWPR_PAGE14_Msk#defineSYSCFG_SWPR_PAGE15_Pos(15U)#defineSYSCFG_SWPR_PAGE15_Msk(0x1UL<<SYSCFG_SWPR_PAGE15_Pos)#defineSYSCFG_SWPR_PAGE15SYSCFG_SWPR_PAGE15_Msk#defineSYSCFG_SWPR_PAGE16_Pos(16U)#defineSYSCFG_SWPR_PAGE16_Msk(0x1UL<<SYSCFG_SWPR_PAGE16_Pos)#defineSYSCFG_SWPR_PAGE16SYSCFG_SWPR_PAGE16_Msk#defineSYSCFG_SWPR_PAGE17_Pos(17U)#defineSYSCFG_SWPR_PAGE17_Msk(0x1UL<<SYSCFG_SWPR_PAGE17_Pos)#defineSYSCFG_SWPR_PAGE17SYSCFG_SWPR_PAGE17_Msk#defineSYSCFG_SWPR_PAGE18_Pos(18U)#defineSYSCFG_SWPR_PAGE18_Msk(0x1UL<<SYSCFG_SWPR_PAGE18_Pos)#defineSYSCFG_SWPR_PAGE18SYSCFG_SWPR_PAGE18_Msk#defineSYSCFG_SWPR_PAGE19_Pos(19U)#defineSYSCFG_SWPR_PAGE19_Msk(0x1UL<<SYSCFG_SWPR_PAGE19_Pos)#defineSYSCFG_SWPR_PAGE19SYSCFG_SWPR_PAGE19_Msk#defineSYSCFG_SWPR_PAGE20_Pos(20U)#defineSYSCFG_SWPR_PAGE20_Msk(0x1UL<<SYSCFG_SWPR_PAGE20_Pos)#defineSYSCFG_SWPR_PAGE20SYSCFG_SWPR_PAGE20_Msk#defineSYSCFG_SWPR_PAGE21_Pos(21U)#defineSYSCFG_SWPR_PAGE21_Msk(0x1UL<<SYSCFG_SWPR_PAGE21_Pos)#defineSYSCFG_SWPR_PAGE21SYSCFG_SWPR_PAGE21_Msk#defineSYSCFG_SWPR_PAGE22_Pos(22U)#defineSYSCFG_SWPR_PAGE22_Msk(0x1UL<<SYSCFG_SWPR_PAGE22_Pos)#defineSYSCFG_SWPR_PAGE22SYSCFG_SWPR_PAGE22_Msk#defineSYSCFG_SWPR_PAGE23_Pos(23U)#defineSYSCFG_SWPR_PAGE23_Msk(0x1UL<<SYSCFG_SWPR_PAGE23_Pos)#defineSYSCFG_SWPR_PAGE23SYSCFG_SWPR_PAGE23_Msk#defineSYSCFG_SWPR_PAGE24_Pos(24U)#defineSYSCFG_SWPR_PAGE24_Msk(0x1UL<<SYSCFG_SWPR_PAGE24_Pos)#defineSYSCFG_SWPR_PAGE24SYSCFG_SWPR_PAGE24_Msk#defineSYSCFG_SWPR_PAGE25_Pos(25U)#defineSYSCFG_SWPR_PAGE25_Msk(0x1UL<<SYSCFG_SWPR_PAGE25_Pos)#defineSYSCFG_SWPR_PAGE25SYSCFG_SWPR_PAGE25_Msk#defineSYSCFG_SWPR_PAGE26_Pos(26U)#defineSYSCFG_SWPR_PAGE26_Msk(0x1UL<<SYSCFG_SWPR_PAGE26_Pos)#defineSYSCFG_SWPR_PAGE26SYSCFG_SWPR_PAGE26_Msk#defineSYSCFG_SWPR_PAGE27_Pos(27U)#defineSYSCFG_SWPR_PAGE27_Msk(0x1UL<<SYSCFG_SWPR_PAGE27_Pos)#defineSYSCFG_SWPR_PAGE27SYSCFG_SWPR_PAGE27_Msk#defineSYSCFG_SWPR_PAGE28_Pos(28U)#defineSYSCFG_SWPR_PAGE28_Msk(0x1UL<<SYSCFG_SWPR_PAGE28_Pos)#defineSYSCFG_SWPR_PAGE28SYSCFG_SWPR_PAGE28_Msk#defineSYSCFG_SWPR_PAGE29_Pos(29U)#defineSYSCFG_SWPR_PAGE29_Msk(0x1UL<<SYSCFG_SWPR_PAGE29_Pos)#defineSYSCFG_SWPR_PAGE29SYSCFG_SWPR_PAGE29_Msk#defineSYSCFG_SWPR_PAGE30_Pos(30U)#defineSYSCFG_SWPR_PAGE30_Msk(0x1UL<<SYSCFG_SWPR_PAGE30_Pos)#defineSYSCFG_SWPR_PAGE30SYSCFG_SWPR_PAGE30_Msk#defineSYSCFG_SWPR_PAGE31_Pos(31U)#defineSYSCFG_SWPR_PAGE31_Msk(0x1UL<<SYSCFG_SWPR_PAGE31_Pos)#defineSYSCFG_SWPR_PAGE31SYSCFG_SWPR_PAGE31_Msk#defineSYSCFG_SWPR2_PAGE32_Pos(0U)#defineSYSCFG_SWPR2_PAGE32_Msk(0x1UL<<SYSCFG_SWPR2_PAGE32_Pos)#defineSYSCFG_SWPR2_PAGE32SYSCFG_SWPR2_PAGE32_Msk#defineSYSCFG_SWPR2_PAGE33_Pos(1U)#defineSYSCFG_SWPR2_PAGE33_Msk(0x1UL<<SYSCFG_SWPR2_PAGE33_Pos)#defineSYSCFG_SWPR2_PAGE33SYSCFG_SWPR2_PAGE33_Msk#defineSYSCFG_SWPR2_PAGE34_Pos(2U)#defineSYSCFG_SWPR2_PAGE34_Msk(0x1UL<<SYSCFG_SWPR2_PAGE34_Pos)#defineSYSCFG_SWPR2_PAGE34SYSCFG_SWPR2_PAGE34_Msk#defineSYSCFG_SWPR2_PAGE35_Pos(3U)#defineSYSCFG_SWPR2_PAGE35_Msk(0x1UL<<SYSCFG_SWPR2_PAGE35_Pos)#defineSYSCFG_SWPR2_PAGE35SYSCFG_SWPR2_PAGE35_Msk#defineSYSCFG_SWPR2_PAGE36_Pos(4U)#defineSYSCFG_SWPR2_PAGE36_Msk(0x1UL<<SYSCFG_SWPR2_PAGE36_Pos)#defineSYSCFG_SWPR2_PAGE36SYSCFG_SWPR2_PAGE36_Msk#defineSYSCFG_SWPR2_PAGE37_Pos(5U)#defineSYSCFG_SWPR2_PAGE37_Msk(0x1UL<<SYSCFG_SWPR2_PAGE37_Pos)#defineSYSCFG_SWPR2_PAGE37SYSCFG_SWPR2_PAGE37_Msk#defineSYSCFG_SWPR2_PAGE38_Pos(6U)#defineSYSCFG_SWPR2_PAGE38_Msk(0x1UL<<SYSCFG_SWPR2_PAGE38_Pos)#defineSYSCFG_SWPR2_PAGE38SYSCFG_SWPR2_PAGE38_Msk#defineSYSCFG_SWPR2_PAGE39_Pos(7U)#defineSYSCFG_SWPR2_PAGE39_Msk(0x1UL<<SYSCFG_SWPR2_PAGE39_Pos)#defineSYSCFG_SWPR2_PAGE39SYSCFG_SWPR2_PAGE39_Msk#defineSYSCFG_SWPR2_PAGE40_Pos(8U)#defineSYSCFG_SWPR2_PAGE40_Msk(0x1UL<<SYSCFG_SWPR2_PAGE40_Pos)#defineSYSCFG_SWPR2_PAGE40SYSCFG_SWPR2_PAGE40_Msk#defineSYSCFG_SWPR2_PAGE41_Pos(9U)#defineSYSCFG_SWPR2_PAGE41_Msk(0x1UL<<SYSCFG_SWPR2_PAGE41_Pos)#defineSYSCFG_SWPR2_PAGE41SYSCFG_SWPR2_PAGE41_Msk#defineSYSCFG_SWPR2_PAGE42_Pos(10U)#defineSYSCFG_SWPR2_PAGE42_Msk(0x1UL<<SYSCFG_SWPR2_PAGE42_Pos)#defineSYSCFG_SWPR2_PAGE42SYSCFG_SWPR2_PAGE42_Msk#defineSYSCFG_SWPR2_PAGE43_Pos(11U)#defineSYSCFG_SWPR2_PAGE43_Msk(0x1UL<<SYSCFG_SWPR2_PAGE43_Pos)#defineSYSCFG_SWPR2_PAGE43SYSCFG_SWPR2_PAGE43_Msk#defineSYSCFG_SWPR2_PAGE44_Pos(12U)#defineSYSCFG_SWPR2_PAGE44_Msk(0x1UL<<SYSCFG_SWPR2_PAGE44_Pos)#defineSYSCFG_SWPR2_PAGE44SYSCFG_SWPR2_PAGE44_Msk#defineSYSCFG_SWPR2_PAGE45_Pos(13U)#defineSYSCFG_SWPR2_PAGE45_Msk(0x1UL<<SYSCFG_SWPR2_PAGE45_Pos)#defineSYSCFG_SWPR2_PAGE45SYSCFG_SWPR2_PAGE45_Msk#defineSYSCFG_SWPR2_PAGE46_Pos(14U)#defineSYSCFG_SWPR2_PAGE46_Msk(0x1UL<<SYSCFG_SWPR2_PAGE46_Pos)#defineSYSCFG_SWPR2_PAGE46SYSCFG_SWPR2_PAGE46_Msk#defineSYSCFG_SWPR2_PAGE47_Pos(15U)#defineSYSCFG_SWPR2_PAGE47_Msk(0x1UL<<SYSCFG_SWPR2_PAGE47_Pos)#defineSYSCFG_SWPR2_PAGE47SYSCFG_SWPR2_PAGE47_Msk#defineSYSCFG_SWPR2_PAGE48_Pos(16U)#defineSYSCFG_SWPR2_PAGE48_Msk(0x1UL<<SYSCFG_SWPR2_PAGE48_Pos)#defineSYSCFG_SWPR2_PAGE48SYSCFG_SWPR2_PAGE48_Msk#defineSYSCFG_SWPR2_PAGE49_Pos(17U)#defineSYSCFG_SWPR2_PAGE49_Msk(0x1UL<<SYSCFG_SWPR2_PAGE49_Pos)#defineSYSCFG_SWPR2_PAGE49SYSCFG_SWPR2_PAGE49_Msk#defineSYSCFG_SWPR2_PAGE50_Pos(18U)#defineSYSCFG_SWPR2_PAGE50_Msk(0x1UL<<SYSCFG_SWPR2_PAGE50_Pos)#defineSYSCFG_SWPR2_PAGE50SYSCFG_SWPR2_PAGE50_Msk#defineSYSCFG_SWPR2_PAGE51_Pos(19U)#defineSYSCFG_SWPR2_PAGE51_Msk(0x1UL<<SYSCFG_SWPR2_PAGE51_Pos)#defineSYSCFG_SWPR2_PAGE51SYSCFG_SWPR2_PAGE51_Msk#defineSYSCFG_SWPR2_PAGE52_Pos(20U)#defineSYSCFG_SWPR2_PAGE52_Msk(0x1UL<<SYSCFG_SWPR2_PAGE52_Pos)#defineSYSCFG_SWPR2_PAGE52SYSCFG_SWPR2_PAGE52_Msk#defineSYSCFG_SWPR2_PAGE53_Pos(21U)#defineSYSCFG_SWPR2_PAGE53_Msk(0x1UL<<SYSCFG_SWPR2_PAGE53_Pos)#defineSYSCFG_SWPR2_PAGE53SYSCFG_SWPR2_PAGE53_Msk#defineSYSCFG_SWPR2_PAGE54_Pos(22U)#defineSYSCFG_SWPR2_PAGE54_Msk(0x1UL<<SYSCFG_SWPR2_PAGE54_Pos)#defineSYSCFG_SWPR2_PAGE54SYSCFG_SWPR2_PAGE54_Msk#defineSYSCFG_SWPR2_PAGE55_Pos(23U)#defineSYSCFG_SWPR2_PAGE55_Msk(0x1UL<<SYSCFG_SWPR2_PAGE55_Pos)#defineSYSCFG_SWPR2_PAGE55SYSCFG_SWPR2_PAGE55_Msk#defineSYSCFG_SWPR2_PAGE56_Pos(24U)#defineSYSCFG_SWPR2_PAGE56_Msk(0x1UL<<SYSCFG_SWPR2_PAGE56_Pos)#defineSYSCFG_SWPR2_PAGE56SYSCFG_SWPR2_PAGE56_Msk#defineSYSCFG_SWPR2_PAGE57_Pos(25U)#defineSYSCFG_SWPR2_PAGE57_Msk(0x1UL<<SYSCFG_SWPR2_PAGE57_Pos)#defineSYSCFG_SWPR2_PAGE57SYSCFG_SWPR2_PAGE57_Msk#defineSYSCFG_SWPR2_PAGE58_Pos(26U)#defineSYSCFG_SWPR2_PAGE58_Msk(0x1UL<<SYSCFG_SWPR2_PAGE58_Pos)#defineSYSCFG_SWPR2_PAGE58SYSCFG_SWPR2_PAGE58_Msk#defineSYSCFG_SWPR2_PAGE59_Pos(27U)#defineSYSCFG_SWPR2_PAGE59_Msk(0x1UL<<SYSCFG_SWPR2_PAGE59_Pos)#defineSYSCFG_SWPR2_PAGE59SYSCFG_SWPR2_PAGE59_Msk#defineSYSCFG_SWPR2_PAGE60_Pos(28U)#defineSYSCFG_SWPR2_PAGE60_Msk(0x1UL<<SYSCFG_SWPR2_PAGE60_Pos)#defineSYSCFG_SWPR2_PAGE60SYSCFG_SWPR2_PAGE60_Msk#defineSYSCFG_SWPR2_PAGE61_Pos(29U)#defineSYSCFG_SWPR2_PAGE61_Msk(0x1UL<<SYSCFG_SWPR2_PAGE61_Pos)#defineSYSCFG_SWPR2_PAGE61SYSCFG_SWPR2_PAGE61_Msk#defineSYSCFG_SWPR2_PAGE62_Pos(30U)#defineSYSCFG_SWPR2_PAGE62_Msk(0x1UL<<SYSCFG_SWPR2_PAGE62_Pos)#defineSYSCFG_SWPR2_PAGE62SYSCFG_SWPR2_PAGE62_Msk#defineSYSCFG_SWPR2_PAGE63_Pos(31U)#defineSYSCFG_SWPR2_PAGE63_Msk(0x1UL<<SYSCFG_SWPR2_PAGE63_Pos)#defineSYSCFG_SWPR2_PAGE63SYSCFG_SWPR2_PAGE63_Msk#defineSYSCFG_SKR_KEY_Pos(0U)#defineSYSCFG_SKR_KEY_Msk(0xFFUL<<SYSCFG_SKR_KEY_Pos)#defineSYSCFG_SKR_KEYSYSCFG_SKR_KEY_Msk#defineTIM_CR1_CEN_Pos(0U)#defineTIM_CR1_CEN_Msk(0x1UL<<TIM_CR1_CEN_Pos)#defineTIM_CR1_CENTIM_CR1_CEN_Msk#defineTIM_CR1_UDIS_Pos(1U)#defineTIM_CR1_UDIS_Msk(0x1UL<<TIM_CR1_UDIS_Pos)#defineTIM_CR1_UDISTIM_CR1_UDIS_Msk#defineTIM_CR1_URS_Pos(2U)#defineTIM_CR1_URS_Msk(0x1UL<<TIM_CR1_URS_Pos)#defineTIM_CR1_URSTIM_CR1_URS_Msk#defineTIM_CR1_OPM_Pos(3U)#defineTIM_CR1_OPM_Msk(0x1UL<<TIM_CR1_OPM_Pos)#defineTIM_CR1_OPMTIM_CR1_OPM_Msk#defineTIM_CR1_DIR_Pos(4U)#defineTIM_CR1_DIR_Msk(0x1UL<<TIM_CR1_DIR_Pos)#defineTIM_CR1_DIRTIM_CR1_DIR_Msk#defineTIM_CR1_CMS_Pos(5U)#defineTIM_CR1_CMS_Msk(0x3UL<<TIM_CR1_CMS_Pos)#defineTIM_CR1_CMSTIM_CR1_CMS_Msk#defineTIM_CR1_CMS_0(0x1UL<<TIM_CR1_CMS_Pos)#defineTIM_CR1_CMS_1(0x2UL<<TIM_CR1_CMS_Pos)#defineTIM_CR1_ARPE_Pos(7U)#defineTIM_CR1_ARPE_Msk(0x1UL<<TIM_CR1_ARPE_Pos)#defineTIM_CR1_ARPETIM_CR1_ARPE_Msk#defineTIM_CR1_CKD_Pos(8U)#defineTIM_CR1_CKD_Msk(0x3UL<<TIM_CR1_CKD_Pos)#defineTIM_CR1_CKDTIM_CR1_CKD_Msk#defineTIM_CR1_CKD_0(0x1UL<<TIM_CR1_CKD_Pos)#defineTIM_CR1_CKD_1(0x2UL<<TIM_CR1_CKD_Pos)#defineTIM_CR1_UIFREMAP_Pos(11U)#defineTIM_CR1_UIFREMAP_Msk(0x1UL<<TIM_CR1_UIFREMAP_Pos)#defineTIM_CR1_UIFREMAPTIM_CR1_UIFREMAP_Msk#defineTIM_CR2_CCPC_Pos(0U)#defineTIM_CR2_CCPC_Msk(0x1UL<<TIM_CR2_CCPC_Pos)#defineTIM_CR2_CCPCTIM_CR2_CCPC_Msk#defineTIM_CR2_CCUS_Pos(2U)#defineTIM_CR2_CCUS_Msk(0x1UL<<TIM_CR2_CCUS_Pos)#defineTIM_CR2_CCUSTIM_CR2_CCUS_Msk#defineTIM_CR2_CCDS_Pos(3U)#defineTIM_CR2_CCDS_Msk(0x1UL<<TIM_CR2_CCDS_Pos)#defineTIM_CR2_CCDSTIM_CR2_CCDS_Msk#defineTIM_CR2_MMS_Pos(4U)#defineTIM_CR2_MMS_Msk(0x7UL<<TIM_CR2_MMS_Pos)#defineTIM_CR2_MMSTIM_CR2_MMS_Msk#defineTIM_CR2_MMS_0(0x1UL<<TIM_CR2_MMS_Pos)#defineTIM_CR2_MMS_1(0x2UL<<TIM_CR2_MMS_Pos)#defineTIM_CR2_MMS_2(0x4UL<<TIM_CR2_MMS_Pos)#defineTIM_CR2_TI1S_Pos(7U)#defineTIM_CR2_TI1S_Msk(0x1UL<<TIM_CR2_TI1S_Pos)#defineTIM_CR2_TI1STIM_CR2_TI1S_Msk#defineTIM_CR2_OIS1_Pos(8U)#defineTIM_CR2_OIS1_Msk(0x1UL<<TIM_CR2_OIS1_Pos)#defineTIM_CR2_OIS1TIM_CR2_OIS1_Msk#defineTIM_CR2_OIS1N_Pos(9U)#defineTIM_CR2_OIS1N_Msk(0x1UL<<TIM_CR2_OIS1N_Pos)#defineTIM_CR2_OIS1NTIM_CR2_OIS1N_Msk#defineTIM_CR2_OIS2_Pos(10U)#defineTIM_CR2_OIS2_Msk(0x1UL<<TIM_CR2_OIS2_Pos)#defineTIM_CR2_OIS2TIM_CR2_OIS2_Msk#defineTIM_CR2_OIS2N_Pos(11U)#defineTIM_CR2_OIS2N_Msk(0x1UL<<TIM_CR2_OIS2N_Pos)#defineTIM_CR2_OIS2NTIM_CR2_OIS2N_Msk#defineTIM_CR2_OIS3_Pos(12U)#defineTIM_CR2_OIS3_Msk(0x1UL<<TIM_CR2_OIS3_Pos)#defineTIM_CR2_OIS3TIM_CR2_OIS3_Msk#defineTIM_CR2_OIS3N_Pos(13U)#defineTIM_CR2_OIS3N_Msk(0x1UL<<TIM_CR2_OIS3N_Pos)#defineTIM_CR2_OIS3NTIM_CR2_OIS3N_Msk#defineTIM_CR2_OIS4_Pos(14U)#defineTIM_CR2_OIS4_Msk(0x1UL<<TIM_CR2_OIS4_Pos)#defineTIM_CR2_OIS4TIM_CR2_OIS4_Msk#defineTIM_CR2_OIS5_Pos(16U)#defineTIM_CR2_OIS5_Msk(0x1UL<<TIM_CR2_OIS5_Pos)#defineTIM_CR2_OIS5TIM_CR2_OIS5_Msk#defineTIM_CR2_OIS6_Pos(18U)#defineTIM_CR2_OIS6_Msk(0x1UL<<TIM_CR2_OIS6_Pos)#defineTIM_CR2_OIS6TIM_CR2_OIS6_Msk#defineTIM_CR2_MMS2_Pos(20U)#defineTIM_CR2_MMS2_Msk(0xFUL<<TIM_CR2_MMS2_Pos)#defineTIM_CR2_MMS2TIM_CR2_MMS2_Msk#defineTIM_CR2_MMS2_0(0x1UL<<TIM_CR2_MMS2_Pos)#defineTIM_CR2_MMS2_1(0x2UL<<TIM_CR2_MMS2_Pos)#defineTIM_CR2_MMS2_2(0x4UL<<TIM_CR2_MMS2_Pos)#defineTIM_CR2_MMS2_3(0x8UL<<TIM_CR2_MMS2_Pos)#defineTIM_SMCR_SMS_Pos(0U)#defineTIM_SMCR_SMS_Msk(0x10007UL<<TIM_SMCR_SMS_Pos)#defineTIM_SMCR_SMSTIM_SMCR_SMS_Msk#defineTIM_SMCR_SMS_0(0x00001UL<<TIM_SMCR_SMS_Pos)#defineTIM_SMCR_SMS_1(0x00002UL<<TIM_SMCR_SMS_Pos)#defineTIM_SMCR_SMS_2(0x00004UL<<TIM_SMCR_SMS_Pos)#defineTIM_SMCR_SMS_3(0x10000UL<<TIM_SMCR_SMS_Pos)#defineTIM_SMCR_OCCS_Pos(3U)#defineTIM_SMCR_OCCS_Msk(0x1UL<<TIM_SMCR_OCCS_Pos)#defineTIM_SMCR_OCCSTIM_SMCR_OCCS_Msk#defineTIM_SMCR_TS_Pos(4U)#defineTIM_SMCR_TS_Msk(0x7UL<<TIM_SMCR_TS_Pos)#defineTIM_SMCR_TSTIM_SMCR_TS_Msk#defineTIM_SMCR_TS_0(0x1UL<<TIM_SMCR_TS_Pos)#defineTIM_SMCR_TS_1(0x2UL<<TIM_SMCR_TS_Pos)#defineTIM_SMCR_TS_2(0x4UL<<TIM_SMCR_TS_Pos)#defineTIM_SMCR_MSM_Pos(7U)#defineTIM_SMCR_MSM_Msk(0x1UL<<TIM_SMCR_MSM_Pos)#defineTIM_SMCR_MSMTIM_SMCR_MSM_Msk#defineTIM_SMCR_ETF_Pos(8U)#defineTIM_SMCR_ETF_Msk(0xFUL<<TIM_SMCR_ETF_Pos)#defineTIM_SMCR_ETFTIM_SMCR_ETF_Msk#defineTIM_SMCR_ETF_0(0x1UL<<TIM_SMCR_ETF_Pos)#defineTIM_SMCR_ETF_1(0x2UL<<TIM_SMCR_ETF_Pos)#defineTIM_SMCR_ETF_2(0x4UL<<TIM_SMCR_ETF_Pos)#defineTIM_SMCR_ETF_3(0x8UL<<TIM_SMCR_ETF_Pos)#defineTIM_SMCR_ETPS_Pos(12U)#defineTIM_SMCR_ETPS_Msk(0x3UL<<TIM_SMCR_ETPS_Pos)#defineTIM_SMCR_ETPSTIM_SMCR_ETPS_Msk#defineTIM_SMCR_ETPS_0(0x1UL<<TIM_SMCR_ETPS_Pos)#defineTIM_SMCR_ETPS_1(0x2UL<<TIM_SMCR_ETPS_Pos)#defineTIM_SMCR_ECE_Pos(14U)#defineTIM_SMCR_ECE_Msk(0x1UL<<TIM_SMCR_ECE_Pos)#defineTIM_SMCR_ECETIM_SMCR_ECE_Msk#defineTIM_SMCR_ETP_Pos(15U)#defineTIM_SMCR_ETP_Msk(0x1UL<<TIM_SMCR_ETP_Pos)#defineTIM_SMCR_ETPTIM_SMCR_ETP_Msk#defineTIM_DIER_UIE_Pos(0U)#defineTIM_DIER_UIE_Msk(0x1UL<<TIM_DIER_UIE_Pos)#defineTIM_DIER_UIETIM_DIER_UIE_Msk#defineTIM_DIER_CC1IE_Pos(1U)#defineTIM_DIER_CC1IE_Msk(0x1UL<<TIM_DIER_CC1IE_Pos)#defineTIM_DIER_CC1IETIM_DIER_CC1IE_Msk#defineTIM_DIER_CC2IE_Pos(2U)#defineTIM_DIER_CC2IE_Msk(0x1UL<<TIM_DIER_CC2IE_Pos)#defineTIM_DIER_CC2IETIM_DIER_CC2IE_Msk#defineTIM_DIER_CC3IE_Pos(3U)#defineTIM_DIER_CC3IE_Msk(0x1UL<<TIM_DIER_CC3IE_Pos)#defineTIM_DIER_CC3IETIM_DIER_CC3IE_Msk#defineTIM_DIER_CC4IE_Pos(4U)#defineTIM_DIER_CC4IE_Msk(0x1UL<<TIM_DIER_CC4IE_Pos)#defineTIM_DIER_CC4IETIM_DIER_CC4IE_Msk#defineTIM_DIER_COMIE_Pos(5U)#defineTIM_DIER_COMIE_Msk(0x1UL<<TIM_DIER_COMIE_Pos)#defineTIM_DIER_COMIETIM_DIER_COMIE_Msk#defineTIM_DIER_TIE_Pos(6U)#defineTIM_DIER_TIE_Msk(0x1UL<<TIM_DIER_TIE_Pos)#defineTIM_DIER_TIETIM_DIER_TIE_Msk#defineTIM_DIER_BIE_Pos(7U)#defineTIM_DIER_BIE_Msk(0x1UL<<TIM_DIER_BIE_Pos)#defineTIM_DIER_BIETIM_DIER_BIE_Msk#defineTIM_DIER_UDE_Pos(8U)#defineTIM_DIER_UDE_Msk(0x1UL<<TIM_DIER_UDE_Pos)#defineTIM_DIER_UDETIM_DIER_UDE_Msk#defineTIM_DIER_CC1DE_Pos(9U)#defineTIM_DIER_CC1DE_Msk(0x1UL<<TIM_DIER_CC1DE_Pos)#defineTIM_DIER_CC1DETIM_DIER_CC1DE_Msk#defineTIM_DIER_CC2DE_Pos(10U)#defineTIM_DIER_CC2DE_Msk(0x1UL<<TIM_DIER_CC2DE_Pos)#defineTIM_DIER_CC2DETIM_DIER_CC2DE_Msk#defineTIM_DIER_CC3DE_Pos(11U)#defineTIM_DIER_CC3DE_Msk(0x1UL<<TIM_DIER_CC3DE_Pos)#defineTIM_DIER_CC3DETIM_DIER_CC3DE_Msk#defineTIM_DIER_CC4DE_Pos(12U)#defineTIM_DIER_CC4DE_Msk(0x1UL<<TIM_DIER_CC4DE_Pos)#defineTIM_DIER_CC4DETIM_DIER_CC4DE_Msk#defineTIM_DIER_COMDE_Pos(13U)#defineTIM_DIER_COMDE_Msk(0x1UL<<TIM_DIER_COMDE_Pos)#defineTIM_DIER_COMDETIM_DIER_COMDE_Msk#defineTIM_DIER_TDE_Pos(14U)#defineTIM_DIER_TDE_Msk(0x1UL<<TIM_DIER_TDE_Pos)#defineTIM_DIER_TDETIM_DIER_TDE_Msk#defineTIM_SR_UIF_Pos(0U)#defineTIM_SR_UIF_Msk(0x1UL<<TIM_SR_UIF_Pos)#defineTIM_SR_UIFTIM_SR_UIF_Msk#defineTIM_SR_CC1IF_Pos(1U)#defineTIM_SR_CC1IF_Msk(0x1UL<<TIM_SR_CC1IF_Pos)#defineTIM_SR_CC1IFTIM_SR_CC1IF_Msk#defineTIM_SR_CC2IF_Pos(2U)#defineTIM_SR_CC2IF_Msk(0x1UL<<TIM_SR_CC2IF_Pos)#defineTIM_SR_CC2IFTIM_SR_CC2IF_Msk#defineTIM_SR_CC3IF_Pos(3U)#defineTIM_SR_CC3IF_Msk(0x1UL<<TIM_SR_CC3IF_Pos)#defineTIM_SR_CC3IFTIM_SR_CC3IF_Msk#defineTIM_SR_CC4IF_Pos(4U)#defineTIM_SR_CC4IF_Msk(0x1UL<<TIM_SR_CC4IF_Pos)#defineTIM_SR_CC4IFTIM_SR_CC4IF_Msk#defineTIM_SR_COMIF_Pos(5U)#defineTIM_SR_COMIF_Msk(0x1UL<<TIM_SR_COMIF_Pos)#defineTIM_SR_COMIFTIM_SR_COMIF_Msk#defineTIM_SR_TIF_Pos(6U)#defineTIM_SR_TIF_Msk(0x1UL<<TIM_SR_TIF_Pos)#defineTIM_SR_TIFTIM_SR_TIF_Msk#defineTIM_SR_BIF_Pos(7U)#defineTIM_SR_BIF_Msk(0x1UL<<TIM_SR_BIF_Pos)#defineTIM_SR_BIFTIM_SR_BIF_Msk#defineTIM_SR_B2IF_Pos(8U)#defineTIM_SR_B2IF_Msk(0x1UL<<TIM_SR_B2IF_Pos)#defineTIM_SR_B2IFTIM_SR_B2IF_Msk#defineTIM_SR_CC1OF_Pos(9U)#defineTIM_SR_CC1OF_Msk(0x1UL<<TIM_SR_CC1OF_Pos)#defineTIM_SR_CC1OFTIM_SR_CC1OF_Msk#defineTIM_SR_CC2OF_Pos(10U)#defineTIM_SR_CC2OF_Msk(0x1UL<<TIM_SR_CC2OF_Pos)#defineTIM_SR_CC2OFTIM_SR_CC2OF_Msk#defineTIM_SR_CC3OF_Pos(11U)#defineTIM_SR_CC3OF_Msk(0x1UL<<TIM_SR_CC3OF_Pos)#defineTIM_SR_CC3OFTIM_SR_CC3OF_Msk#defineTIM_SR_CC4OF_Pos(12U)#defineTIM_SR_CC4OF_Msk(0x1UL<<TIM_SR_CC4OF_Pos)#defineTIM_SR_CC4OFTIM_SR_CC4OF_Msk#defineTIM_SR_SBIF_Pos(13U)#defineTIM_SR_SBIF_Msk(0x1UL<<TIM_SR_SBIF_Pos)#defineTIM_SR_SBIFTIM_SR_SBIF_Msk#defineTIM_SR_CC5IF_Pos(16U)#defineTIM_SR_CC5IF_Msk(0x1UL<<TIM_SR_CC5IF_Pos)#defineTIM_SR_CC5IFTIM_SR_CC5IF_Msk#defineTIM_SR_CC6IF_Pos(17U)#defineTIM_SR_CC6IF_Msk(0x1UL<<TIM_SR_CC6IF_Pos)#defineTIM_SR_CC6IFTIM_SR_CC6IF_Msk#defineTIM_EGR_UG_Pos(0U)#defineTIM_EGR_UG_Msk(0x1UL<<TIM_EGR_UG_Pos)#defineTIM_EGR_UGTIM_EGR_UG_Msk#defineTIM_EGR_CC1G_Pos(1U)#defineTIM_EGR_CC1G_Msk(0x1UL<<TIM_EGR_CC1G_Pos)#defineTIM_EGR_CC1GTIM_EGR_CC1G_Msk#defineTIM_EGR_CC2G_Pos(2U)#defineTIM_EGR_CC2G_Msk(0x1UL<<TIM_EGR_CC2G_Pos)#defineTIM_EGR_CC2GTIM_EGR_CC2G_Msk#defineTIM_EGR_CC3G_Pos(3U)#defineTIM_EGR_CC3G_Msk(0x1UL<<TIM_EGR_CC3G_Pos)#defineTIM_EGR_CC3GTIM_EGR_CC3G_Msk#defineTIM_EGR_CC4G_Pos(4U)#defineTIM_EGR_CC4G_Msk(0x1UL<<TIM_EGR_CC4G_Pos)#defineTIM_EGR_CC4GTIM_EGR_CC4G_Msk#defineTIM_EGR_COMG_Pos(5U)#defineTIM_EGR_COMG_Msk(0x1UL<<TIM_EGR_COMG_Pos)#defineTIM_EGR_COMGTIM_EGR_COMG_Msk#defineTIM_EGR_TG_Pos(6U)#defineTIM_EGR_TG_Msk(0x1UL<<TIM_EGR_TG_Pos)#defineTIM_EGR_TGTIM_EGR_TG_Msk#defineTIM_EGR_BG_Pos(7U)#defineTIM_EGR_BG_Msk(0x1UL<<TIM_EGR_BG_Pos)#defineTIM_EGR_BGTIM_EGR_BG_Msk#defineTIM_EGR_B2G_Pos(8U)#defineTIM_EGR_B2G_Msk(0x1UL<<TIM_EGR_B2G_Pos)#defineTIM_EGR_B2GTIM_EGR_B2G_Msk#defineTIM_CCMR1_CC1S_Pos(0U)#defineTIM_CCMR1_CC1S_Msk(0x3UL<<TIM_CCMR1_CC1S_Pos)#defineTIM_CCMR1_CC1STIM_CCMR1_CC1S_Msk#defineTIM_CCMR1_CC1S_0(0x1UL<<TIM_CCMR1_CC1S_Pos)#defineTIM_CCMR1_CC1S_1(0x2UL<<TIM_CCMR1_CC1S_Pos)#defineTIM_CCMR1_OC1FE_Pos(2U)#defineTIM_CCMR1_OC1FE_Msk(0x1UL<<TIM_CCMR1_OC1FE_Pos)#defineTIM_CCMR1_OC1FETIM_CCMR1_OC1FE_Msk#defineTIM_CCMR1_OC1PE_Pos(3U)#defineTIM_CCMR1_OC1PE_Msk(0x1UL<<TIM_CCMR1_OC1PE_Pos)#defineTIM_CCMR1_OC1PETIM_CCMR1_OC1PE_Msk#defineTIM_CCMR1_OC1M_Pos(4U)#defineTIM_CCMR1_OC1M_Msk(0x1007UL<<TIM_CCMR1_OC1M_Pos)#defineTIM_CCMR1_OC1MTIM_CCMR1_OC1M_Msk#defineTIM_CCMR1_OC1M_0(0x0001UL<<TIM_CCMR1_OC1M_Pos)#defineTIM_CCMR1_OC1M_1(0x0002UL<<TIM_CCMR1_OC1M_Pos)#defineTIM_CCMR1_OC1M_2(0x0004UL<<TIM_CCMR1_OC1M_Pos)#defineTIM_CCMR1_OC1M_3(0x1000UL<<TIM_CCMR1_OC1M_Pos)#defineTIM_CCMR1_OC1CE_Pos(7U)#defineTIM_CCMR1_OC1CE_Msk(0x1UL<<TIM_CCMR1_OC1CE_Pos)#defineTIM_CCMR1_OC1CETIM_CCMR1_OC1CE_Msk#defineTIM_CCMR1_CC2S_Pos(8U)#defineTIM_CCMR1_CC2S_Msk(0x3UL<<TIM_CCMR1_CC2S_Pos)#defineTIM_CCMR1_CC2STIM_CCMR1_CC2S_Msk#defineTIM_CCMR1_CC2S_0(0x1UL<<TIM_CCMR1_CC2S_Pos)#defineTIM_CCMR1_CC2S_1(0x2UL<<TIM_CCMR1_CC2S_Pos)#defineTIM_CCMR1_OC2FE_Pos(10U)#defineTIM_CCMR1_OC2FE_Msk(0x1UL<<TIM_CCMR1_OC2FE_Pos)#defineTIM_CCMR1_OC2FETIM_CCMR1_OC2FE_Msk#defineTIM_CCMR1_OC2PE_Pos(11U)#defineTIM_CCMR1_OC2PE_Msk(0x1UL<<TIM_CCMR1_OC2PE_Pos)#defineTIM_CCMR1_OC2PETIM_CCMR1_OC2PE_Msk#defineTIM_CCMR1_OC2M_Pos(12U)#defineTIM_CCMR1_OC2M_Msk(0x1007UL<<TIM_CCMR1_OC2M_Pos)#defineTIM_CCMR1_OC2MTIM_CCMR1_OC2M_Msk#defineTIM_CCMR1_OC2M_0(0x0001UL<<TIM_CCMR1_OC2M_Pos)#defineTIM_CCMR1_OC2M_1(0x0002UL<<TIM_CCMR1_OC2M_Pos)#defineTIM_CCMR1_OC2M_2(0x0004UL<<TIM_CCMR1_OC2M_Pos)#defineTIM_CCMR1_OC2M_3(0x1000UL<<TIM_CCMR1_OC2M_Pos)#defineTIM_CCMR1_OC2CE_Pos(15U)#defineTIM_CCMR1_OC2CE_Msk(0x1UL<<TIM_CCMR1_OC2CE_Pos)#defineTIM_CCMR1_OC2CETIM_CCMR1_OC2CE_Msk#defineTIM_CCMR1_IC1PSC_Pos(2U)#defineTIM_CCMR1_IC1PSC_Msk(0x3UL<<TIM_CCMR1_IC1PSC_Pos)#defineTIM_CCMR1_IC1PSCTIM_CCMR1_IC1PSC_Msk#defineTIM_CCMR1_IC1PSC_0(0x1UL<<TIM_CCMR1_IC1PSC_Pos)#defineTIM_CCMR1_IC1PSC_1(0x2UL<<TIM_CCMR1_IC1PSC_Pos)#defineTIM_CCMR1_IC1F_Pos(4U)#defineTIM_CCMR1_IC1F_Msk(0xFUL<<TIM_CCMR1_IC1F_Pos)#defineTIM_CCMR1_IC1FTIM_CCMR1_IC1F_Msk#defineTIM_CCMR1_IC1F_0(0x1UL<<TIM_CCMR1_IC1F_Pos)#defineTIM_CCMR1_IC1F_1(0x2UL<<TIM_CCMR1_IC1F_Pos)#defineTIM_CCMR1_IC1F_2(0x4UL<<TIM_CCMR1_IC1F_Pos)#defineTIM_CCMR1_IC1F_3(0x8UL<<TIM_CCMR1_IC1F_Pos)#defineTIM_CCMR1_IC2PSC_Pos(10U)#defineTIM_CCMR1_IC2PSC_Msk(0x3UL<<TIM_CCMR1_IC2PSC_Pos)#defineTIM_CCMR1_IC2PSCTIM_CCMR1_IC2PSC_Msk#defineTIM_CCMR1_IC2PSC_0(0x1UL<<TIM_CCMR1_IC2PSC_Pos)#defineTIM_CCMR1_IC2PSC_1(0x2UL<<TIM_CCMR1_IC2PSC_Pos)#defineTIM_CCMR1_IC2F_Pos(12U)#defineTIM_CCMR1_IC2F_Msk(0xFUL<<TIM_CCMR1_IC2F_Pos)#defineTIM_CCMR1_IC2FTIM_CCMR1_IC2F_Msk#defineTIM_CCMR1_IC2F_0(0x1UL<<TIM_CCMR1_IC2F_Pos)#defineTIM_CCMR1_IC2F_1(0x2UL<<TIM_CCMR1_IC2F_Pos)#defineTIM_CCMR1_IC2F_2(0x4UL<<TIM_CCMR1_IC2F_Pos)#defineTIM_CCMR1_IC2F_3(0x8UL<<TIM_CCMR1_IC2F_Pos)#defineTIM_CCMR2_CC3S_Pos(0U)#defineTIM_CCMR2_CC3S_Msk(0x3UL<<TIM_CCMR2_CC3S_Pos)#defineTIM_CCMR2_CC3STIM_CCMR2_CC3S_Msk#defineTIM_CCMR2_CC3S_0(0x1UL<<TIM_CCMR2_CC3S_Pos)#defineTIM_CCMR2_CC3S_1(0x2UL<<TIM_CCMR2_CC3S_Pos)#defineTIM_CCMR2_OC3FE_Pos(2U)#defineTIM_CCMR2_OC3FE_Msk(0x1UL<<TIM_CCMR2_OC3FE_Pos)#defineTIM_CCMR2_OC3FETIM_CCMR2_OC3FE_Msk#defineTIM_CCMR2_OC3PE_Pos(3U)#defineTIM_CCMR2_OC3PE_Msk(0x1UL<<TIM_CCMR2_OC3PE_Pos)#defineTIM_CCMR2_OC3PETIM_CCMR2_OC3PE_Msk#defineTIM_CCMR2_OC3M_Pos(4U)#defineTIM_CCMR2_OC3M_Msk(0x1007UL<<TIM_CCMR2_OC3M_Pos)#defineTIM_CCMR2_OC3MTIM_CCMR2_OC3M_Msk#defineTIM_CCMR2_OC3M_0(0x0001UL<<TIM_CCMR2_OC3M_Pos)#defineTIM_CCMR2_OC3M_1(0x0002UL<<TIM_CCMR2_OC3M_Pos)#defineTIM_CCMR2_OC3M_2(0x0004UL<<TIM_CCMR2_OC3M_Pos)#defineTIM_CCMR2_OC3M_3(0x1000UL<<TIM_CCMR2_OC3M_Pos)#defineTIM_CCMR2_OC3CE_Pos(7U)#defineTIM_CCMR2_OC3CE_Msk(0x1UL<<TIM_CCMR2_OC3CE_Pos)#defineTIM_CCMR2_OC3CETIM_CCMR2_OC3CE_Msk#defineTIM_CCMR2_CC4S_Pos(8U)#defineTIM_CCMR2_CC4S_Msk(0x3UL<<TIM_CCMR2_CC4S_Pos)#defineTIM_CCMR2_CC4STIM_CCMR2_CC4S_Msk#defineTIM_CCMR2_CC4S_0(0x1UL<<TIM_CCMR2_CC4S_Pos)#defineTIM_CCMR2_CC4S_1(0x2UL<<TIM_CCMR2_CC4S_Pos)#defineTIM_CCMR2_OC4FE_Pos(10U)#defineTIM_CCMR2_OC4FE_Msk(0x1UL<<TIM_CCMR2_OC4FE_Pos)#defineTIM_CCMR2_OC4FETIM_CCMR2_OC4FE_Msk#defineTIM_CCMR2_OC4PE_Pos(11U)#defineTIM_CCMR2_OC4PE_Msk(0x1UL<<TIM_CCMR2_OC4PE_Pos)#defineTIM_CCMR2_OC4PETIM_CCMR2_OC4PE_Msk#defineTIM_CCMR2_OC4M_Pos(12U)#defineTIM_CCMR2_OC4M_Msk(0x1007UL<<TIM_CCMR2_OC4M_Pos)#defineTIM_CCMR2_OC4MTIM_CCMR2_OC4M_Msk#defineTIM_CCMR2_OC4M_0(0x0001UL<<TIM_CCMR2_OC4M_Pos)#defineTIM_CCMR2_OC4M_1(0x0002UL<<TIM_CCMR2_OC4M_Pos)#defineTIM_CCMR2_OC4M_2(0x0004UL<<TIM_CCMR2_OC4M_Pos)#defineTIM_CCMR2_OC4M_3(0x1000UL<<TIM_CCMR2_OC4M_Pos)#defineTIM_CCMR2_OC4CE_Pos(15U)#defineTIM_CCMR2_OC4CE_Msk(0x1UL<<TIM_CCMR2_OC4CE_Pos)#defineTIM_CCMR2_OC4CETIM_CCMR2_OC4CE_Msk#defineTIM_CCMR2_IC3PSC_Pos(2U)#defineTIM_CCMR2_IC3PSC_Msk(0x3UL<<TIM_CCMR2_IC3PSC_Pos)#defineTIM_CCMR2_IC3PSCTIM_CCMR2_IC3PSC_Msk#defineTIM_CCMR2_IC3PSC_0(0x1UL<<TIM_CCMR2_IC3PSC_Pos)#defineTIM_CCMR2_IC3PSC_1(0x2UL<<TIM_CCMR2_IC3PSC_Pos)#defineTIM_CCMR2_IC3F_Pos(4U)#defineTIM_CCMR2_IC3F_Msk(0xFUL<<TIM_CCMR2_IC3F_Pos)#defineTIM_CCMR2_IC3FTIM_CCMR2_IC3F_Msk#defineTIM_CCMR2_IC3F_0(0x1UL<<TIM_CCMR2_IC3F_Pos)#defineTIM_CCMR2_IC3F_1(0x2UL<<TIM_CCMR2_IC3F_Pos)#defineTIM_CCMR2_IC3F_2(0x4UL<<TIM_CCMR2_IC3F_Pos)#defineTIM_CCMR2_IC3F_3(0x8UL<<TIM_CCMR2_IC3F_Pos)#defineTIM_CCMR2_IC4PSC_Pos(10U)#defineTIM_CCMR2_IC4PSC_Msk(0x3UL<<TIM_CCMR2_IC4PSC_Pos)#defineTIM_CCMR2_IC4PSCTIM_CCMR2_IC4PSC_Msk#defineTIM_CCMR2_IC4PSC_0(0x1UL<<TIM_CCMR2_IC4PSC_Pos)#defineTIM_CCMR2_IC4PSC_1(0x2UL<<TIM_CCMR2_IC4PSC_Pos)#defineTIM_CCMR2_IC4F_Pos(12U)#defineTIM_CCMR2_IC4F_Msk(0xFUL<<TIM_CCMR2_IC4F_Pos)#defineTIM_CCMR2_IC4FTIM_CCMR2_IC4F_Msk#defineTIM_CCMR2_IC4F_0(0x1UL<<TIM_CCMR2_IC4F_Pos)#defineTIM_CCMR2_IC4F_1(0x2UL<<TIM_CCMR2_IC4F_Pos)#defineTIM_CCMR2_IC4F_2(0x4UL<<TIM_CCMR2_IC4F_Pos)#defineTIM_CCMR2_IC4F_3(0x8UL<<TIM_CCMR2_IC4F_Pos)#defineTIM_CCMR3_OC5FE_Pos(2U)#defineTIM_CCMR3_OC5FE_Msk(0x1UL<<TIM_CCMR3_OC5FE_Pos)#defineTIM_CCMR3_OC5FETIM_CCMR3_OC5FE_Msk#defineTIM_CCMR3_OC5PE_Pos(3U)#defineTIM_CCMR3_OC5PE_Msk(0x1UL<<TIM_CCMR3_OC5PE_Pos)#defineTIM_CCMR3_OC5PETIM_CCMR3_OC5PE_Msk#defineTIM_CCMR3_OC5M_Pos(4U)#defineTIM_CCMR3_OC5M_Msk(0x1007UL<<TIM_CCMR3_OC5M_Pos)#defineTIM_CCMR3_OC5MTIM_CCMR3_OC5M_Msk#defineTIM_CCMR3_OC5M_0(0x0001UL<<TIM_CCMR3_OC5M_Pos)#defineTIM_CCMR3_OC5M_1(0x0002UL<<TIM_CCMR3_OC5M_Pos)#defineTIM_CCMR3_OC5M_2(0x0004UL<<TIM_CCMR3_OC5M_Pos)#defineTIM_CCMR3_OC5M_3(0x1000UL<<TIM_CCMR3_OC5M_Pos)#defineTIM_CCMR3_OC5CE_Pos(7U)#defineTIM_CCMR3_OC5CE_Msk(0x1UL<<TIM_CCMR3_OC5CE_Pos)#defineTIM_CCMR3_OC5CETIM_CCMR3_OC5CE_Msk#defineTIM_CCMR3_OC6FE_Pos(10U)#defineTIM_CCMR3_OC6FE_Msk(0x1UL<<TIM_CCMR3_OC6FE_Pos)#defineTIM_CCMR3_OC6FETIM_CCMR3_OC6FE_Msk#defineTIM_CCMR3_OC6PE_Pos(11U)#defineTIM_CCMR3_OC6PE_Msk(0x1UL<<TIM_CCMR3_OC6PE_Pos)#defineTIM_CCMR3_OC6PETIM_CCMR3_OC6PE_Msk#defineTIM_CCMR3_OC6M_Pos(12U)#defineTIM_CCMR3_OC6M_Msk(0x1007UL<<TIM_CCMR3_OC6M_Pos)#defineTIM_CCMR3_OC6MTIM_CCMR3_OC6M_Msk#defineTIM_CCMR3_OC6M_0(0x0001UL<<TIM_CCMR3_OC6M_Pos)#defineTIM_CCMR3_OC6M_1(0x0002UL<<TIM_CCMR3_OC6M_Pos)#defineTIM_CCMR3_OC6M_2(0x0004UL<<TIM_CCMR3_OC6M_Pos)#defineTIM_CCMR3_OC6M_3(0x1000UL<<TIM_CCMR3_OC6M_Pos)#defineTIM_CCMR3_OC6CE_Pos(15U)#defineTIM_CCMR3_OC6CE_Msk(0x1UL<<TIM_CCMR3_OC6CE_Pos)#defineTIM_CCMR3_OC6CETIM_CCMR3_OC6CE_Msk#defineTIM_CCER_CC1E_Pos(0U)#defineTIM_CCER_CC1E_Msk(0x1UL<<TIM_CCER_CC1E_Pos)#defineTIM_CCER_CC1ETIM_CCER_CC1E_Msk#defineTIM_CCER_CC1P_Pos(1U)#defineTIM_CCER_CC1P_Msk(0x1UL<<TIM_CCER_CC1P_Pos)#defineTIM_CCER_CC1PTIM_CCER_CC1P_Msk#defineTIM_CCER_CC1NE_Pos(2U)#defineTIM_CCER_CC1NE_Msk(0x1UL<<TIM_CCER_CC1NE_Pos)#defineTIM_CCER_CC1NETIM_CCER_CC1NE_Msk#defineTIM_CCER_CC1NP_Pos(3U)#defineTIM_CCER_CC1NP_Msk(0x1UL<<TIM_CCER_CC1NP_Pos)#defineTIM_CCER_CC1NPTIM_CCER_CC1NP_Msk#defineTIM_CCER_CC2E_Pos(4U)#defineTIM_CCER_CC2E_Msk(0x1UL<<TIM_CCER_CC2E_Pos)#defineTIM_CCER_CC2ETIM_CCER_CC2E_Msk#defineTIM_CCER_CC2P_Pos(5U)#defineTIM_CCER_CC2P_Msk(0x1UL<<TIM_CCER_CC2P_Pos)#defineTIM_CCER_CC2PTIM_CCER_CC2P_Msk#defineTIM_CCER_CC2NE_Pos(6U)#defineTIM_CCER_CC2NE_Msk(0x1UL<<TIM_CCER_CC2NE_Pos)#defineTIM_CCER_CC2NETIM_CCER_CC2NE_Msk#defineTIM_CCER_CC2NP_Pos(7U)#defineTIM_CCER_CC2NP_Msk(0x1UL<<TIM_CCER_CC2NP_Pos)#defineTIM_CCER_CC2NPTIM_CCER_CC2NP_Msk#defineTIM_CCER_CC3E_Pos(8U)#defineTIM_CCER_CC3E_Msk(0x1UL<<TIM_CCER_CC3E_Pos)#defineTIM_CCER_CC3ETIM_CCER_CC3E_Msk#defineTIM_CCER_CC3P_Pos(9U)#defineTIM_CCER_CC3P_Msk(0x1UL<<TIM_CCER_CC3P_Pos)#defineTIM_CCER_CC3PTIM_CCER_CC3P_Msk#defineTIM_CCER_CC3NE_Pos(10U)#defineTIM_CCER_CC3NE_Msk(0x1UL<<TIM_CCER_CC3NE_Pos)#defineTIM_CCER_CC3NETIM_CCER_CC3NE_Msk#defineTIM_CCER_CC3NP_Pos(11U)#defineTIM_CCER_CC3NP_Msk(0x1UL<<TIM_CCER_CC3NP_Pos)#defineTIM_CCER_CC3NPTIM_CCER_CC3NP_Msk#defineTIM_CCER_CC4E_Pos(12U)#defineTIM_CCER_CC4E_Msk(0x1UL<<TIM_CCER_CC4E_Pos)#defineTIM_CCER_CC4ETIM_CCER_CC4E_Msk#defineTIM_CCER_CC4P_Pos(13U)#defineTIM_CCER_CC4P_Msk(0x1UL<<TIM_CCER_CC4P_Pos)#defineTIM_CCER_CC4PTIM_CCER_CC4P_Msk#defineTIM_CCER_CC4NP_Pos(15U)#defineTIM_CCER_CC4NP_Msk(0x1UL<<TIM_CCER_CC4NP_Pos)#defineTIM_CCER_CC4NPTIM_CCER_CC4NP_Msk#defineTIM_CCER_CC5E_Pos(16U)#defineTIM_CCER_CC5E_Msk(0x1UL<<TIM_CCER_CC5E_Pos)#defineTIM_CCER_CC5ETIM_CCER_CC5E_Msk#defineTIM_CCER_CC5P_Pos(17U)#defineTIM_CCER_CC5P_Msk(0x1UL<<TIM_CCER_CC5P_Pos)#defineTIM_CCER_CC5PTIM_CCER_CC5P_Msk#defineTIM_CCER_CC6E_Pos(20U)#defineTIM_CCER_CC6E_Msk(0x1UL<<TIM_CCER_CC6E_Pos)#defineTIM_CCER_CC6ETIM_CCER_CC6E_Msk#defineTIM_CCER_CC6P_Pos(21U)#defineTIM_CCER_CC6P_Msk(0x1UL<<TIM_CCER_CC6P_Pos)#defineTIM_CCER_CC6PTIM_CCER_CC6P_Msk#defineTIM_CNT_CNT_Pos(0U)#defineTIM_CNT_CNT_Msk(0xFFFFFFFFUL<<TIM_CNT_CNT_Pos)#defineTIM_CNT_CNTTIM_CNT_CNT_Msk#defineTIM_CNT_UIFCPY_Pos(31U)#defineTIM_CNT_UIFCPY_Msk(0x1UL<<TIM_CNT_UIFCPY_Pos)#defineTIM_CNT_UIFCPYTIM_CNT_UIFCPY_Msk#defineTIM_PSC_PSC_Pos(0U)#defineTIM_PSC_PSC_Msk(0xFFFFUL<<TIM_PSC_PSC_Pos)#defineTIM_PSC_PSCTIM_PSC_PSC_Msk#defineTIM_ARR_ARR_Pos(0U)#defineTIM_ARR_ARR_Msk(0xFFFFFFFFUL<<TIM_ARR_ARR_Pos)#defineTIM_ARR_ARRTIM_ARR_ARR_Msk#defineTIM_RCR_REP_Pos(0U)#defineTIM_RCR_REP_Msk(0xFFFFUL<<TIM_RCR_REP_Pos)#defineTIM_RCR_REPTIM_RCR_REP_Msk#defineTIM_CCR1_CCR1_Pos(0U)#defineTIM_CCR1_CCR1_Msk(0xFFFFUL<<TIM_CCR1_CCR1_Pos)#defineTIM_CCR1_CCR1TIM_CCR1_CCR1_Msk#defineTIM_CCR2_CCR2_Pos(0U)#defineTIM_CCR2_CCR2_Msk(0xFFFFUL<<TIM_CCR2_CCR2_Pos)#defineTIM_CCR2_CCR2TIM_CCR2_CCR2_Msk#defineTIM_CCR3_CCR3_Pos(0U)#defineTIM_CCR3_CCR3_Msk(0xFFFFUL<<TIM_CCR3_CCR3_Pos)#defineTIM_CCR3_CCR3TIM_CCR3_CCR3_Msk#defineTIM_CCR4_CCR4_Pos(0U)#defineTIM_CCR4_CCR4_Msk(0xFFFFUL<<TIM_CCR4_CCR4_Pos)#defineTIM_CCR4_CCR4TIM_CCR4_CCR4_Msk#defineTIM_CCR5_CCR5_Pos(0U)#defineTIM_CCR5_CCR5_Msk(0xFFFFFFFFUL<<TIM_CCR5_CCR5_Pos)#defineTIM_CCR5_CCR5TIM_CCR5_CCR5_Msk#defineTIM_CCR5_GC5C1_Pos(29U)#defineTIM_CCR5_GC5C1_Msk(0x1UL<<TIM_CCR5_GC5C1_Pos)#defineTIM_CCR5_GC5C1TIM_CCR5_GC5C1_Msk#defineTIM_CCR5_GC5C2_Pos(30U)#defineTIM_CCR5_GC5C2_Msk(0x1UL<<TIM_CCR5_GC5C2_Pos)#defineTIM_CCR5_GC5C2TIM_CCR5_GC5C2_Msk#defineTIM_CCR5_GC5C3_Pos(31U)#defineTIM_CCR5_GC5C3_Msk(0x1UL<<TIM_CCR5_GC5C3_Pos)#defineTIM_CCR5_GC5C3TIM_CCR5_GC5C3_Msk#defineTIM_CCR6_CCR6_Pos(0U)#defineTIM_CCR6_CCR6_Msk(0xFFFFUL<<TIM_CCR6_CCR6_Pos)#defineTIM_CCR6_CCR6TIM_CCR6_CCR6_Msk#defineTIM_BDTR_DTG_Pos(0U)#defineTIM_BDTR_DTG_Msk(0xFFUL<<TIM_BDTR_DTG_Pos)#defineTIM_BDTR_DTGTIM_BDTR_DTG_Msk#defineTIM_BDTR_DTG_0(0x01UL<<TIM_BDTR_DTG_Pos)#defineTIM_BDTR_DTG_1(0x02UL<<TIM_BDTR_DTG_Pos)#defineTIM_BDTR_DTG_2(0x04UL<<TIM_BDTR_DTG_Pos)#defineTIM_BDTR_DTG_3(0x08UL<<TIM_BDTR_DTG_Pos)#defineTIM_BDTR_DTG_4(0x10UL<<TIM_BDTR_DTG_Pos)#defineTIM_BDTR_DTG_5(0x20UL<<TIM_BDTR_DTG_Pos)#defineTIM_BDTR_DTG_6(0x40UL<<TIM_BDTR_DTG_Pos)#defineTIM_BDTR_DTG_7(0x80UL<<TIM_BDTR_DTG_Pos)#defineTIM_BDTR_LOCK_Pos(8U)#defineTIM_BDTR_LOCK_Msk(0x3UL<<TIM_BDTR_LOCK_Pos)#defineTIM_BDTR_LOCKTIM_BDTR_LOCK_Msk#defineTIM_BDTR_LOCK_0(0x1UL<<TIM_BDTR_LOCK_Pos)#defineTIM_BDTR_LOCK_1(0x2UL<<TIM_BDTR_LOCK_Pos)#defineTIM_BDTR_OSSI_Pos(10U)#defineTIM_BDTR_OSSI_Msk(0x1UL<<TIM_BDTR_OSSI_Pos)#defineTIM_BDTR_OSSITIM_BDTR_OSSI_Msk#defineTIM_BDTR_OSSR_Pos(11U)#defineTIM_BDTR_OSSR_Msk(0x1UL<<TIM_BDTR_OSSR_Pos)#defineTIM_BDTR_OSSRTIM_BDTR_OSSR_Msk#defineTIM_BDTR_BKE_Pos(12U)#defineTIM_BDTR_BKE_Msk(0x1UL<<TIM_BDTR_BKE_Pos)#defineTIM_BDTR_BKETIM_BDTR_BKE_Msk#defineTIM_BDTR_BKP_Pos(13U)#defineTIM_BDTR_BKP_Msk(0x1UL<<TIM_BDTR_BKP_Pos)#defineTIM_BDTR_BKPTIM_BDTR_BKP_Msk#defineTIM_BDTR_AOE_Pos(14U)#defineTIM_BDTR_AOE_Msk(0x1UL<<TIM_BDTR_AOE_Pos)#defineTIM_BDTR_AOETIM_BDTR_AOE_Msk#defineTIM_BDTR_MOE_Pos(15U)#defineTIM_BDTR_MOE_Msk(0x1UL<<TIM_BDTR_MOE_Pos)#defineTIM_BDTR_MOETIM_BDTR_MOE_Msk#defineTIM_BDTR_BKF_Pos(16U)#defineTIM_BDTR_BKF_Msk(0xFUL<<TIM_BDTR_BKF_Pos)#defineTIM_BDTR_BKFTIM_BDTR_BKF_Msk#defineTIM_BDTR_BK2F_Pos(20U)#defineTIM_BDTR_BK2F_Msk(0xFUL<<TIM_BDTR_BK2F_Pos)#defineTIM_BDTR_BK2FTIM_BDTR_BK2F_Msk#defineTIM_BDTR_BK2E_Pos(24U)#defineTIM_BDTR_BK2E_Msk(0x1UL<<TIM_BDTR_BK2E_Pos)#defineTIM_BDTR_BK2ETIM_BDTR_BK2E_Msk#defineTIM_BDTR_BK2P_Pos(25U)#defineTIM_BDTR_BK2P_Msk(0x1UL<<TIM_BDTR_BK2P_Pos)#defineTIM_BDTR_BK2PTIM_BDTR_BK2P_Msk#defineTIM_DCR_DBA_Pos(0U)#defineTIM_DCR_DBA_Msk(0x1FUL<<TIM_DCR_DBA_Pos)#defineTIM_DCR_DBATIM_DCR_DBA_Msk#defineTIM_DCR_DBA_0(0x01UL<<TIM_DCR_DBA_Pos)#defineTIM_DCR_DBA_1(0x02UL<<TIM_DCR_DBA_Pos)#defineTIM_DCR_DBA_2(0x04UL<<TIM_DCR_DBA_Pos)#defineTIM_DCR_DBA_3(0x08UL<<TIM_DCR_DBA_Pos)#defineTIM_DCR_DBA_4(0x10UL<<TIM_DCR_DBA_Pos)#defineTIM_DCR_DBL_Pos(8U)#defineTIM_DCR_DBL_Msk(0x1FUL<<TIM_DCR_DBL_Pos)#defineTIM_DCR_DBLTIM_DCR_DBL_Msk#defineTIM_DCR_DBL_0(0x01UL<<TIM_DCR_DBL_Pos)#defineTIM_DCR_DBL_1(0x02UL<<TIM_DCR_DBL_Pos)#defineTIM_DCR_DBL_2(0x04UL<<TIM_DCR_DBL_Pos)#defineTIM_DCR_DBL_3(0x08UL<<TIM_DCR_DBL_Pos)#defineTIM_DCR_DBL_4(0x10UL<<TIM_DCR_DBL_Pos)#defineTIM_DMAR_DMAB_Pos(0U)#defineTIM_DMAR_DMAB_Msk(0xFFFFUL<<TIM_DMAR_DMAB_Pos)#defineTIM_DMAR_DMABTIM_DMAR_DMAB_Msk#defineTIM1_OR1_ETR_ADC1_RMP_Pos(0U)#defineTIM1_OR1_ETR_ADC1_RMP_Msk(0x3UL<<TIM1_OR1_ETR_ADC1_RMP_Pos)#defineTIM1_OR1_ETR_ADC1_RMPTIM1_OR1_ETR_ADC1_RMP_Msk#defineTIM1_OR1_ETR_ADC1_RMP_0(0x1UL<<TIM1_OR1_ETR_ADC1_RMP_Pos)#defineTIM1_OR1_ETR_ADC1_RMP_1(0x2UL<<TIM1_OR1_ETR_ADC1_RMP_Pos)#defineTIM1_OR1_ETR_ADC3_RMP_Pos(2U)#defineTIM1_OR1_ETR_ADC3_RMP_Msk(0x3UL<<TIM1_OR1_ETR_ADC3_RMP_Pos)#defineTIM1_OR1_ETR_ADC3_RMPTIM1_OR1_ETR_ADC3_RMP_Msk#defineTIM1_OR1_ETR_ADC3_RMP_0(0x1UL<<TIM1_OR1_ETR_ADC3_RMP_Pos)#defineTIM1_OR1_ETR_ADC3_RMP_1(0x2UL<<TIM1_OR1_ETR_ADC3_RMP_Pos)#defineTIM1_OR1_TI1_RMP_Pos(4U)#defineTIM1_OR1_TI1_RMP_Msk(0x1UL<<TIM1_OR1_TI1_RMP_Pos)#defineTIM1_OR1_TI1_RMPTIM1_OR1_TI1_RMP_Msk#defineTIM1_OR2_BKINE_Pos(0U)#defineTIM1_OR2_BKINE_Msk(0x1UL<<TIM1_OR2_BKINE_Pos)#defineTIM1_OR2_BKINETIM1_OR2_BKINE_Msk#defineTIM1_OR2_BKCMP1E_Pos(1U)#defineTIM1_OR2_BKCMP1E_Msk(0x1UL<<TIM1_OR2_BKCMP1E_Pos)#defineTIM1_OR2_BKCMP1ETIM1_OR2_BKCMP1E_Msk#defineTIM1_OR2_BKCMP2E_Pos(2U)#defineTIM1_OR2_BKCMP2E_Msk(0x1UL<<TIM1_OR2_BKCMP2E_Pos)#defineTIM1_OR2_BKCMP2ETIM1_OR2_BKCMP2E_Msk#defineTIM1_OR2_BKDF1BK0E_Pos(8U)#defineTIM1_OR2_BKDF1BK0E_Msk(0x1UL<<TIM1_OR2_BKDF1BK0E_Pos)#defineTIM1_OR2_BKDF1BK0ETIM1_OR2_BKDF1BK0E_Msk#defineTIM1_OR2_BKINP_Pos(9U)#defineTIM1_OR2_BKINP_Msk(0x1UL<<TIM1_OR2_BKINP_Pos)#defineTIM1_OR2_BKINPTIM1_OR2_BKINP_Msk#defineTIM1_OR2_BKCMP1P_Pos(10U)#defineTIM1_OR2_BKCMP1P_Msk(0x1UL<<TIM1_OR2_BKCMP1P_Pos)#defineTIM1_OR2_BKCMP1PTIM1_OR2_BKCMP1P_Msk#defineTIM1_OR2_BKCMP2P_Pos(11U)#defineTIM1_OR2_BKCMP2P_Msk(0x1UL<<TIM1_OR2_BKCMP2P_Pos)#defineTIM1_OR2_BKCMP2PTIM1_OR2_BKCMP2P_Msk#defineTIM1_OR2_ETRSEL_Pos(14U)#defineTIM1_OR2_ETRSEL_Msk(0x7UL<<TIM1_OR2_ETRSEL_Pos)#defineTIM1_OR2_ETRSELTIM1_OR2_ETRSEL_Msk#defineTIM1_OR2_ETRSEL_0(0x1UL<<TIM1_OR2_ETRSEL_Pos)#defineTIM1_OR2_ETRSEL_1(0x2UL<<TIM1_OR2_ETRSEL_Pos)#defineTIM1_OR2_ETRSEL_2(0x4UL<<TIM1_OR2_ETRSEL_Pos)#defineTIM1_OR3_BK2INE_Pos(0U)#defineTIM1_OR3_BK2INE_Msk(0x1UL<<TIM1_OR3_BK2INE_Pos)#defineTIM1_OR3_BK2INETIM1_OR3_BK2INE_Msk#defineTIM1_OR3_BK2CMP1E_Pos(1U)#defineTIM1_OR3_BK2CMP1E_Msk(0x1UL<<TIM1_OR3_BK2CMP1E_Pos)#defineTIM1_OR3_BK2CMP1ETIM1_OR3_BK2CMP1E_Msk#defineTIM1_OR3_BK2CMP2E_Pos(2U)#defineTIM1_OR3_BK2CMP2E_Msk(0x1UL<<TIM1_OR3_BK2CMP2E_Pos)#defineTIM1_OR3_BK2CMP2ETIM1_OR3_BK2CMP2E_Msk#defineTIM1_OR3_BK2DF1BK1E_Pos(8U)#defineTIM1_OR3_BK2DF1BK1E_Msk(0x1UL<<TIM1_OR3_BK2DF1BK1E_Pos)#defineTIM1_OR3_BK2DF1BK1ETIM1_OR3_BK2DF1BK1E_Msk#defineTIM1_OR3_BK2INP_Pos(9U)#defineTIM1_OR3_BK2INP_Msk(0x1UL<<TIM1_OR3_BK2INP_Pos)#defineTIM1_OR3_BK2INPTIM1_OR3_BK2INP_Msk#defineTIM1_OR3_BK2CMP1P_Pos(10U)#defineTIM1_OR3_BK2CMP1P_Msk(0x1UL<<TIM1_OR3_BK2CMP1P_Pos)#defineTIM1_OR3_BK2CMP1PTIM1_OR3_BK2CMP1P_Msk#defineTIM1_OR3_BK2CMP2P_Pos(11U)#defineTIM1_OR3_BK2CMP2P_Msk(0x1UL<<TIM1_OR3_BK2CMP2P_Pos)#defineTIM1_OR3_BK2CMP2PTIM1_OR3_BK2CMP2P_Msk#defineTIM8_OR1_ETR_ADC2_RMP_Pos(0U)#defineTIM8_OR1_ETR_ADC2_RMP_Msk(0x3UL<<TIM8_OR1_ETR_ADC2_RMP_Pos)#defineTIM8_OR1_ETR_ADC2_RMPTIM8_OR1_ETR_ADC2_RMP_Msk#defineTIM8_OR1_ETR_ADC2_RMP_0(0x1UL<<TIM8_OR1_ETR_ADC2_RMP_Pos)#defineTIM8_OR1_ETR_ADC2_RMP_1(0x2UL<<TIM8_OR1_ETR_ADC2_RMP_Pos)#defineTIM8_OR1_ETR_ADC3_RMP_Pos(2U)#defineTIM8_OR1_ETR_ADC3_RMP_Msk(0x3UL<<TIM8_OR1_ETR_ADC3_RMP_Pos)#defineTIM8_OR1_ETR_ADC3_RMPTIM8_OR1_ETR_ADC3_RMP_Msk#defineTIM8_OR1_ETR_ADC3_RMP_0(0x1UL<<TIM8_OR1_ETR_ADC3_RMP_Pos)#defineTIM8_OR1_ETR_ADC3_RMP_1(0x2UL<<TIM8_OR1_ETR_ADC3_RMP_Pos)#defineTIM8_OR1_TI1_RMP_Pos(4U)#defineTIM8_OR1_TI1_RMP_Msk(0x1UL<<TIM8_OR1_TI1_RMP_Pos)#defineTIM8_OR1_TI1_RMPTIM8_OR1_TI1_RMP_Msk#defineTIM8_OR2_BKINE_Pos(0U)#defineTIM8_OR2_BKINE_Msk(0x1UL<<TIM8_OR2_BKINE_Pos)#defineTIM8_OR2_BKINETIM8_OR2_BKINE_Msk#defineTIM8_OR2_BKCMP1E_Pos(1U)#defineTIM8_OR2_BKCMP1E_Msk(0x1UL<<TIM8_OR2_BKCMP1E_Pos)#defineTIM8_OR2_BKCMP1ETIM8_OR2_BKCMP1E_Msk#defineTIM8_OR2_BKCMP2E_Pos(2U)#defineTIM8_OR2_BKCMP2E_Msk(0x1UL<<TIM8_OR2_BKCMP2E_Pos)#defineTIM8_OR2_BKCMP2ETIM8_OR2_BKCMP2E_Msk#defineTIM8_OR2_BKDF1BK2E_Pos(8U)#defineTIM8_OR2_BKDF1BK2E_Msk(0x1UL<<TIM8_OR2_BKDF1BK2E_Pos)#defineTIM8_OR2_BKDF1BK2ETIM8_OR2_BKDF1BK2E_Msk#defineTIM8_OR2_BKINP_Pos(9U)#defineTIM8_OR2_BKINP_Msk(0x1UL<<TIM8_OR2_BKINP_Pos)#defineTIM8_OR2_BKINPTIM8_OR2_BKINP_Msk#defineTIM8_OR2_BKCMP1P_Pos(10U)#defineTIM8_OR2_BKCMP1P_Msk(0x1UL<<TIM8_OR2_BKCMP1P_Pos)#defineTIM8_OR2_BKCMP1PTIM8_OR2_BKCMP1P_Msk#defineTIM8_OR2_BKCMP2P_Pos(11U)#defineTIM8_OR2_BKCMP2P_Msk(0x1UL<<TIM8_OR2_BKCMP2P_Pos)#defineTIM8_OR2_BKCMP2PTIM8_OR2_BKCMP2P_Msk#defineTIM8_OR2_ETRSEL_Pos(14U)#defineTIM8_OR2_ETRSEL_Msk(0x7UL<<TIM8_OR2_ETRSEL_Pos)#defineTIM8_OR2_ETRSELTIM8_OR2_ETRSEL_Msk#defineTIM8_OR2_ETRSEL_0(0x1UL<<TIM8_OR2_ETRSEL_Pos)#defineTIM8_OR2_ETRSEL_1(0x2UL<<TIM8_OR2_ETRSEL_Pos)#defineTIM8_OR2_ETRSEL_2(0x4UL<<TIM8_OR2_ETRSEL_Pos)#defineTIM8_OR3_BK2INE_Pos(0U)#defineTIM8_OR3_BK2INE_Msk(0x1UL<<TIM8_OR3_BK2INE_Pos)#defineTIM8_OR3_BK2INETIM8_OR3_BK2INE_Msk#defineTIM8_OR3_BK2CMP1E_Pos(1U)#defineTIM8_OR3_BK2CMP1E_Msk(0x1UL<<TIM8_OR3_BK2CMP1E_Pos)#defineTIM8_OR3_BK2CMP1ETIM8_OR3_BK2CMP1E_Msk#defineTIM8_OR3_BK2CMP2E_Pos(2U)#defineTIM8_OR3_BK2CMP2E_Msk(0x1UL<<TIM8_OR3_BK2CMP2E_Pos)#defineTIM8_OR3_BK2CMP2ETIM8_OR3_BK2CMP2E_Msk#defineTIM8_OR3_BK2DF1BK3E_Pos(8U)#defineTIM8_OR3_BK2DF1BK3E_Msk(0x1UL<<TIM8_OR3_BK2DF1BK3E_Pos)#defineTIM8_OR3_BK2DF1BK3ETIM8_OR3_BK2DF1BK3E_Msk#defineTIM8_OR3_BK2INP_Pos(9U)#defineTIM8_OR3_BK2INP_Msk(0x1UL<<TIM8_OR3_BK2INP_Pos)#defineTIM8_OR3_BK2INPTIM8_OR3_BK2INP_Msk#defineTIM8_OR3_BK2CMP1P_Pos(10U)#defineTIM8_OR3_BK2CMP1P_Msk(0x1UL<<TIM8_OR3_BK2CMP1P_Pos)#defineTIM8_OR3_BK2CMP1PTIM8_OR3_BK2CMP1P_Msk#defineTIM8_OR3_BK2CMP2P_Pos(11U)#defineTIM8_OR3_BK2CMP2P_Msk(0x1UL<<TIM8_OR3_BK2CMP2P_Pos)#defineTIM8_OR3_BK2CMP2PTIM8_OR3_BK2CMP2P_Msk#defineTIM2_OR1_ITR1_RMP_Pos(0U)#defineTIM2_OR1_ITR1_RMP_Msk(0x1UL<<TIM2_OR1_ITR1_RMP_Pos)#defineTIM2_OR1_ITR1_RMPTIM2_OR1_ITR1_RMP_Msk#defineTIM2_OR1_ETR1_RMP_Pos(1U)#defineTIM2_OR1_ETR1_RMP_Msk(0x1UL<<TIM2_OR1_ETR1_RMP_Pos)#defineTIM2_OR1_ETR1_RMPTIM2_OR1_ETR1_RMP_Msk#defineTIM2_OR1_TI4_RMP_Pos(2U)#defineTIM2_OR1_TI4_RMP_Msk(0x3UL<<TIM2_OR1_TI4_RMP_Pos)#defineTIM2_OR1_TI4_RMPTIM2_OR1_TI4_RMP_Msk#defineTIM2_OR1_TI4_RMP_0(0x1UL<<TIM2_OR1_TI4_RMP_Pos)#defineTIM2_OR1_TI4_RMP_1(0x2UL<<TIM2_OR1_TI4_RMP_Pos)#defineTIM2_OR2_ETRSEL_Pos(14U)#defineTIM2_OR2_ETRSEL_Msk(0x7UL<<TIM2_OR2_ETRSEL_Pos)#defineTIM2_OR2_ETRSELTIM2_OR2_ETRSEL_Msk#defineTIM2_OR2_ETRSEL_0(0x1UL<<TIM2_OR2_ETRSEL_Pos)#defineTIM2_OR2_ETRSEL_1(0x2UL<<TIM2_OR2_ETRSEL_Pos)#defineTIM2_OR2_ETRSEL_2(0x4UL<<TIM2_OR2_ETRSEL_Pos)#defineTIM3_OR1_TI1_RMP_Pos(0U)#defineTIM3_OR1_TI1_RMP_Msk(0x3UL<<TIM3_OR1_TI1_RMP_Pos)#defineTIM3_OR1_TI1_RMPTIM3_OR1_TI1_RMP_Msk#defineTIM3_OR1_TI1_RMP_0(0x1UL<<TIM3_OR1_TI1_RMP_Pos)#defineTIM3_OR1_TI1_RMP_1(0x2UL<<TIM3_OR1_TI1_RMP_Pos)#defineTIM3_OR2_ETRSEL_Pos(14U)#defineTIM3_OR2_ETRSEL_Msk(0x7UL<<TIM3_OR2_ETRSEL_Pos)#defineTIM3_OR2_ETRSELTIM3_OR2_ETRSEL_Msk#defineTIM3_OR2_ETRSEL_0(0x1UL<<TIM3_OR2_ETRSEL_Pos)#defineTIM3_OR2_ETRSEL_1(0x2UL<<TIM3_OR2_ETRSEL_Pos)#defineTIM3_OR2_ETRSEL_2(0x4UL<<TIM3_OR2_ETRSEL_Pos)#defineTIM15_OR1_TI1_RMP_Pos(0U)#defineTIM15_OR1_TI1_RMP_Msk(0x1UL<<TIM15_OR1_TI1_RMP_Pos)#defineTIM15_OR1_TI1_RMPTIM15_OR1_TI1_RMP_Msk#defineTIM15_OR1_ENCODER_MODE_Pos(1U)#defineTIM15_OR1_ENCODER_MODE_Msk(0x3UL<<TIM15_OR1_ENCODER_MODE_Pos)#defineTIM15_OR1_ENCODER_MODETIM15_OR1_ENCODER_MODE_Msk#defineTIM15_OR1_ENCODER_MODE_0(0x1UL<<TIM15_OR1_ENCODER_MODE_Pos)#defineTIM15_OR1_ENCODER_MODE_1(0x2UL<<TIM15_OR1_ENCODER_MODE_Pos)#defineTIM15_OR2_BKINE_Pos(0U)#defineTIM15_OR2_BKINE_Msk(0x1UL<<TIM15_OR2_BKINE_Pos)#defineTIM15_OR2_BKINETIM15_OR2_BKINE_Msk#defineTIM15_OR2_BKCMP1E_Pos(1U)#defineTIM15_OR2_BKCMP1E_Msk(0x1UL<<TIM15_OR2_BKCMP1E_Pos)#defineTIM15_OR2_BKCMP1ETIM15_OR2_BKCMP1E_Msk#defineTIM15_OR2_BKCMP2E_Pos(2U)#defineTIM15_OR2_BKCMP2E_Msk(0x1UL<<TIM15_OR2_BKCMP2E_Pos)#defineTIM15_OR2_BKCMP2ETIM15_OR2_BKCMP2E_Msk#defineTIM15_OR2_BKDF1BK0E_Pos(8U)#defineTIM15_OR2_BKDF1BK0E_Msk(0x1UL<<TIM15_OR2_BKDF1BK0E_Pos)#defineTIM15_OR2_BKDF1BK0ETIM15_OR2_BKDF1BK0E_Msk#defineTIM15_OR2_BKINP_Pos(9U)#defineTIM15_OR2_BKINP_Msk(0x1UL<<TIM15_OR2_BKINP_Pos)#defineTIM15_OR2_BKINPTIM15_OR2_BKINP_Msk#defineTIM15_OR2_BKCMP1P_Pos(10U)#defineTIM15_OR2_BKCMP1P_Msk(0x1UL<<TIM15_OR2_BKCMP1P_Pos)#defineTIM15_OR2_BKCMP1PTIM15_OR2_BKCMP1P_Msk#defineTIM15_OR2_BKCMP2P_Pos(11U)#defineTIM15_OR2_BKCMP2P_Msk(0x1UL<<TIM15_OR2_BKCMP2P_Pos)#defineTIM15_OR2_BKCMP2PTIM15_OR2_BKCMP2P_Msk#defineTIM16_OR1_TI1_RMP_Pos(0U)#defineTIM16_OR1_TI1_RMP_Msk(0x7UL<<TIM16_OR1_TI1_RMP_Pos)#defineTIM16_OR1_TI1_RMPTIM16_OR1_TI1_RMP_Msk#defineTIM16_OR1_TI1_RMP_0(0x1UL<<TIM16_OR1_TI1_RMP_Pos)#defineTIM16_OR1_TI1_RMP_1(0x2UL<<TIM16_OR1_TI1_RMP_Pos)#defineTIM16_OR1_TI1_RMP_2(0x4UL<<TIM16_OR1_TI1_RMP_Pos)#defineTIM16_OR2_BKINE_Pos(0U)#defineTIM16_OR2_BKINE_Msk(0x1UL<<TIM16_OR2_BKINE_Pos)#defineTIM16_OR2_BKINETIM16_OR2_BKINE_Msk#defineTIM16_OR2_BKCMP1E_Pos(1U)#defineTIM16_OR2_BKCMP1E_Msk(0x1UL<<TIM16_OR2_BKCMP1E_Pos)#defineTIM16_OR2_BKCMP1ETIM16_OR2_BKCMP1E_Msk#defineTIM16_OR2_BKCMP2E_Pos(2U)#defineTIM16_OR2_BKCMP2E_Msk(0x1UL<<TIM16_OR2_BKCMP2E_Pos)#defineTIM16_OR2_BKCMP2ETIM16_OR2_BKCMP2E_Msk#defineTIM16_OR2_BKDF1BK1E_Pos(8U)#defineTIM16_OR2_BKDF1BK1E_Msk(0x1UL<<TIM16_OR2_BKDF1BK1E_Pos)#defineTIM16_OR2_BKDF1BK1ETIM16_OR2_BKDF1BK1E_Msk#defineTIM16_OR2_BKINP_Pos(9U)#defineTIM16_OR2_BKINP_Msk(0x1UL<<TIM16_OR2_BKINP_Pos)#defineTIM16_OR2_BKINPTIM16_OR2_BKINP_Msk#defineTIM16_OR2_BKCMP1P_Pos(10U)#defineTIM16_OR2_BKCMP1P_Msk(0x1UL<<TIM16_OR2_BKCMP1P_Pos)#defineTIM16_OR2_BKCMP1PTIM16_OR2_BKCMP1P_Msk#defineTIM16_OR2_BKCMP2P_Pos(11U)#defineTIM16_OR2_BKCMP2P_Msk(0x1UL<<TIM16_OR2_BKCMP2P_Pos)#defineTIM16_OR2_BKCMP2PTIM16_OR2_BKCMP2P_Msk#defineTIM17_OR1_TI1_RMP_Pos(0U)#defineTIM17_OR1_TI1_RMP_Msk(0x3UL<<TIM17_OR1_TI1_RMP_Pos)#defineTIM17_OR1_TI1_RMPTIM17_OR1_TI1_RMP_Msk#defineTIM17_OR1_TI1_RMP_0(0x1UL<<TIM17_OR1_TI1_RMP_Pos)#defineTIM17_OR1_TI1_RMP_1(0x2UL<<TIM17_OR1_TI1_RMP_Pos)#defineTIM17_OR2_BKINE_Pos(0U)#defineTIM17_OR2_BKINE_Msk(0x1UL<<TIM17_OR2_BKINE_Pos)#defineTIM17_OR2_BKINETIM17_OR2_BKINE_Msk#defineTIM17_OR2_BKCMP1E_Pos(1U)#defineTIM17_OR2_BKCMP1E_Msk(0x1UL<<TIM17_OR2_BKCMP1E_Pos)#defineTIM17_OR2_BKCMP1ETIM17_OR2_BKCMP1E_Msk#defineTIM17_OR2_BKCMP2E_Pos(2U)#defineTIM17_OR2_BKCMP2E_Msk(0x1UL<<TIM17_OR2_BKCMP2E_Pos)#defineTIM17_OR2_BKCMP2ETIM17_OR2_BKCMP2E_Msk#defineTIM17_OR2_BKDF1BK2E_Pos(8U)#defineTIM17_OR2_BKDF1BK2E_Msk(0x1UL<<TIM17_OR2_BKDF1BK2E_Pos)#defineTIM17_OR2_BKDF1BK2ETIM17_OR2_BKDF1BK2E_Msk#defineTIM17_OR2_BKINP_Pos(9U)#defineTIM17_OR2_BKINP_Msk(0x1UL<<TIM17_OR2_BKINP_Pos)#defineTIM17_OR2_BKINPTIM17_OR2_BKINP_Msk#defineTIM17_OR2_BKCMP1P_Pos(10U)#defineTIM17_OR2_BKCMP1P_Msk(0x1UL<<TIM17_OR2_BKCMP1P_Pos)#defineTIM17_OR2_BKCMP1PTIM17_OR2_BKCMP1P_Msk#defineTIM17_OR2_BKCMP2P_Pos(11U)#defineTIM17_OR2_BKCMP2P_Msk(0x1UL<<TIM17_OR2_BKCMP2P_Pos)#defineTIM17_OR2_BKCMP2PTIM17_OR2_BKCMP2P_Msk#defineLPTIM_ISR_CMPM_Pos(0U)#defineLPTIM_ISR_CMPM_Msk(0x1UL<<LPTIM_ISR_CMPM_Pos)#defineLPTIM_ISR_CMPMLPTIM_ISR_CMPM_Msk#defineLPTIM_ISR_ARRM_Pos(1U)#defineLPTIM_ISR_ARRM_Msk(0x1UL<<LPTIM_ISR_ARRM_Pos)#defineLPTIM_ISR_ARRMLPTIM_ISR_ARRM_Msk#defineLPTIM_ISR_EXTTRIG_Pos(2U)#defineLPTIM_ISR_EXTTRIG_Msk(0x1UL<<LPTIM_ISR_EXTTRIG_Pos)#defineLPTIM_ISR_EXTTRIGLPTIM_ISR_EXTTRIG_Msk#defineLPTIM_ISR_CMPOK_Pos(3U)#defineLPTIM_ISR_CMPOK_Msk(0x1UL<<LPTIM_ISR_CMPOK_Pos)#defineLPTIM_ISR_CMPOKLPTIM_ISR_CMPOK_Msk#defineLPTIM_ISR_ARROK_Pos(4U)#defineLPTIM_ISR_ARROK_Msk(0x1UL<<LPTIM_ISR_ARROK_Pos)#defineLPTIM_ISR_ARROKLPTIM_ISR_ARROK_Msk#defineLPTIM_ISR_UP_Pos(5U)#defineLPTIM_ISR_UP_Msk(0x1UL<<LPTIM_ISR_UP_Pos)#defineLPTIM_ISR_UPLPTIM_ISR_UP_Msk#defineLPTIM_ISR_DOWN_Pos(6U)#defineLPTIM_ISR_DOWN_Msk(0x1UL<<LPTIM_ISR_DOWN_Pos)#defineLPTIM_ISR_DOWNLPTIM_ISR_DOWN_Msk#defineLPTIM_ICR_CMPMCF_Pos(0U)#defineLPTIM_ICR_CMPMCF_Msk(0x1UL<<LPTIM_ICR_CMPMCF_Pos)#defineLPTIM_ICR_CMPMCFLPTIM_ICR_CMPMCF_Msk#defineLPTIM_ICR_ARRMCF_Pos(1U)#defineLPTIM_ICR_ARRMCF_Msk(0x1UL<<LPTIM_ICR_ARRMCF_Pos)#defineLPTIM_ICR_ARRMCFLPTIM_ICR_ARRMCF_Msk#defineLPTIM_ICR_EXTTRIGCF_Pos(2U)#defineLPTIM_ICR_EXTTRIGCF_Msk(0x1UL<<LPTIM_ICR_EXTTRIGCF_Pos)#defineLPTIM_ICR_EXTTRIGCFLPTIM_ICR_EXTTRIGCF_Msk#defineLPTIM_ICR_CMPOKCF_Pos(3U)#defineLPTIM_ICR_CMPOKCF_Msk(0x1UL<<LPTIM_ICR_CMPOKCF_Pos)#defineLPTIM_ICR_CMPOKCFLPTIM_ICR_CMPOKCF_Msk#defineLPTIM_ICR_ARROKCF_Pos(4U)#defineLPTIM_ICR_ARROKCF_Msk(0x1UL<<LPTIM_ICR_ARROKCF_Pos)#defineLPTIM_ICR_ARROKCFLPTIM_ICR_ARROKCF_Msk#defineLPTIM_ICR_UPCF_Pos(5U)#defineLPTIM_ICR_UPCF_Msk(0x1UL<<LPTIM_ICR_UPCF_Pos)#defineLPTIM_ICR_UPCFLPTIM_ICR_UPCF_Msk#defineLPTIM_ICR_DOWNCF_Pos(6U)#defineLPTIM_ICR_DOWNCF_Msk(0x1UL<<LPTIM_ICR_DOWNCF_Pos)#defineLPTIM_ICR_DOWNCFLPTIM_ICR_DOWNCF_Msk#defineLPTIM_IER_CMPMIE_Pos(0U)#defineLPTIM_IER_CMPMIE_Msk(0x1UL<<LPTIM_IER_CMPMIE_Pos)#defineLPTIM_IER_CMPMIELPTIM_IER_CMPMIE_Msk#defineLPTIM_IER_ARRMIE_Pos(1U)#defineLPTIM_IER_ARRMIE_Msk(0x1UL<<LPTIM_IER_ARRMIE_Pos)#defineLPTIM_IER_ARRMIELPTIM_IER_ARRMIE_Msk#defineLPTIM_IER_EXTTRIGIE_Pos(2U)#defineLPTIM_IER_EXTTRIGIE_Msk(0x1UL<<LPTIM_IER_EXTTRIGIE_Pos)#defineLPTIM_IER_EXTTRIGIELPTIM_IER_EXTTRIGIE_Msk#defineLPTIM_IER_CMPOKIE_Pos(3U)#defineLPTIM_IER_CMPOKIE_Msk(0x1UL<<LPTIM_IER_CMPOKIE_Pos)#defineLPTIM_IER_CMPOKIELPTIM_IER_CMPOKIE_Msk#defineLPTIM_IER_ARROKIE_Pos(4U)#defineLPTIM_IER_ARROKIE_Msk(0x1UL<<LPTIM_IER_ARROKIE_Pos)#defineLPTIM_IER_ARROKIELPTIM_IER_ARROKIE_Msk#defineLPTIM_IER_UPIE_Pos(5U)#defineLPTIM_IER_UPIE_Msk(0x1UL<<LPTIM_IER_UPIE_Pos)#defineLPTIM_IER_UPIELPTIM_IER_UPIE_Msk#defineLPTIM_IER_DOWNIE_Pos(6U)#defineLPTIM_IER_DOWNIE_Msk(0x1UL<<LPTIM_IER_DOWNIE_Pos)#defineLPTIM_IER_DOWNIELPTIM_IER_DOWNIE_Msk#defineLPTIM_CFGR_CKSEL_Pos(0U)#defineLPTIM_CFGR_CKSEL_Msk(0x1UL<<LPTIM_CFGR_CKSEL_Pos)#defineLPTIM_CFGR_CKSELLPTIM_CFGR_CKSEL_Msk#defineLPTIM_CFGR_CKPOL_Pos(1U)#defineLPTIM_CFGR_CKPOL_Msk(0x3UL<<LPTIM_CFGR_CKPOL_Pos)#defineLPTIM_CFGR_CKPOLLPTIM_CFGR_CKPOL_Msk#defineLPTIM_CFGR_CKPOL_0(0x1UL<<LPTIM_CFGR_CKPOL_Pos)#defineLPTIM_CFGR_CKPOL_1(0x2UL<<LPTIM_CFGR_CKPOL_Pos)#defineLPTIM_CFGR_CKFLT_Pos(3U)#defineLPTIM_CFGR_CKFLT_Msk(0x3UL<<LPTIM_CFGR_CKFLT_Pos)#defineLPTIM_CFGR_CKFLTLPTIM_CFGR_CKFLT_Msk#defineLPTIM_CFGR_CKFLT_0(0x1UL<<LPTIM_CFGR_CKFLT_Pos)#defineLPTIM_CFGR_CKFLT_1(0x2UL<<LPTIM_CFGR_CKFLT_Pos)#defineLPTIM_CFGR_TRGFLT_Pos(6U)#defineLPTIM_CFGR_TRGFLT_Msk(0x3UL<<LPTIM_CFGR_TRGFLT_Pos)#defineLPTIM_CFGR_TRGFLTLPTIM_CFGR_TRGFLT_Msk#defineLPTIM_CFGR_TRGFLT_0(0x1UL<<LPTIM_CFGR_TRGFLT_Pos)#defineLPTIM_CFGR_TRGFLT_1(0x2UL<<LPTIM_CFGR_TRGFLT_Pos)#defineLPTIM_CFGR_PRESC_Pos(9U)#defineLPTIM_CFGR_PRESC_Msk(0x7UL<<LPTIM_CFGR_PRESC_Pos)#defineLPTIM_CFGR_PRESCLPTIM_CFGR_PRESC_Msk#defineLPTIM_CFGR_PRESC_0(0x1UL<<LPTIM_CFGR_PRESC_Pos)#defineLPTIM_CFGR_PRESC_1(0x2UL<<LPTIM_CFGR_PRESC_Pos)#defineLPTIM_CFGR_PRESC_2(0x4UL<<LPTIM_CFGR_PRESC_Pos)#defineLPTIM_CFGR_TRIGSEL_Pos(13U)#defineLPTIM_CFGR_TRIGSEL_Msk(0x7UL<<LPTIM_CFGR_TRIGSEL_Pos)#defineLPTIM_CFGR_TRIGSELLPTIM_CFGR_TRIGSEL_Msk#defineLPTIM_CFGR_TRIGSEL_0(0x1UL<<LPTIM_CFGR_TRIGSEL_Pos)#defineLPTIM_CFGR_TRIGSEL_1(0x2UL<<LPTIM_CFGR_TRIGSEL_Pos)#defineLPTIM_CFGR_TRIGSEL_2(0x4UL<<LPTIM_CFGR_TRIGSEL_Pos)#defineLPTIM_CFGR_TRIGEN_Pos(17U)#defineLPTIM_CFGR_TRIGEN_Msk(0x3UL<<LPTIM_CFGR_TRIGEN_Pos)#defineLPTIM_CFGR_TRIGENLPTIM_CFGR_TRIGEN_Msk#defineLPTIM_CFGR_TRIGEN_0(0x1UL<<LPTIM_CFGR_TRIGEN_Pos)#defineLPTIM_CFGR_TRIGEN_1(0x2UL<<LPTIM_CFGR_TRIGEN_Pos)#defineLPTIM_CFGR_TIMOUT_Pos(19U)#defineLPTIM_CFGR_TIMOUT_Msk(0x1UL<<LPTIM_CFGR_TIMOUT_Pos)#defineLPTIM_CFGR_TIMOUTLPTIM_CFGR_TIMOUT_Msk#defineLPTIM_CFGR_WAVE_Pos(20U)#defineLPTIM_CFGR_WAVE_Msk(0x1UL<<LPTIM_CFGR_WAVE_Pos)#defineLPTIM_CFGR_WAVELPTIM_CFGR_WAVE_Msk#defineLPTIM_CFGR_WAVPOL_Pos(21U)#defineLPTIM_CFGR_WAVPOL_Msk(0x1UL<<LPTIM_CFGR_WAVPOL_Pos)#defineLPTIM_CFGR_WAVPOLLPTIM_CFGR_WAVPOL_Msk#defineLPTIM_CFGR_PRELOAD_Pos(22U)#defineLPTIM_CFGR_PRELOAD_Msk(0x1UL<<LPTIM_CFGR_PRELOAD_Pos)#defineLPTIM_CFGR_PRELOADLPTIM_CFGR_PRELOAD_Msk#defineLPTIM_CFGR_COUNTMODE_Pos(23U)#defineLPTIM_CFGR_COUNTMODE_Msk(0x1UL<<LPTIM_CFGR_COUNTMODE_Pos)#defineLPTIM_CFGR_COUNTMODELPTIM_CFGR_COUNTMODE_Msk#defineLPTIM_CFGR_ENC_Pos(24U)#defineLPTIM_CFGR_ENC_Msk(0x1UL<<LPTIM_CFGR_ENC_Pos)#defineLPTIM_CFGR_ENCLPTIM_CFGR_ENC_Msk#defineLPTIM_CR_ENABLE_Pos(0U)#defineLPTIM_CR_ENABLE_Msk(0x1UL<<LPTIM_CR_ENABLE_Pos)#defineLPTIM_CR_ENABLELPTIM_CR_ENABLE_Msk#defineLPTIM_CR_SNGSTRT_Pos(1U)#defineLPTIM_CR_SNGSTRT_Msk(0x1UL<<LPTIM_CR_SNGSTRT_Pos)#defineLPTIM_CR_SNGSTRTLPTIM_CR_SNGSTRT_Msk#defineLPTIM_CR_CNTSTRT_Pos(2U)#defineLPTIM_CR_CNTSTRT_Msk(0x1UL<<LPTIM_CR_CNTSTRT_Pos)#defineLPTIM_CR_CNTSTRTLPTIM_CR_CNTSTRT_Msk#defineLPTIM_CMP_CMP_Pos(0U)#defineLPTIM_CMP_CMP_Msk(0xFFFFUL<<LPTIM_CMP_CMP_Pos)#defineLPTIM_CMP_CMPLPTIM_CMP_CMP_Msk#defineLPTIM_ARR_ARR_Pos(0U)#defineLPTIM_ARR_ARR_Msk(0xFFFFUL<<LPTIM_ARR_ARR_Pos)#defineLPTIM_ARR_ARRLPTIM_ARR_ARR_Msk#defineLPTIM_CNT_CNT_Pos(0U)#defineLPTIM_CNT_CNT_Msk(0xFFFFUL<<LPTIM_CNT_CNT_Pos)#defineLPTIM_CNT_CNTLPTIM_CNT_CNT_Msk#defineLPTIM_OR_OR_Pos(0U)#defineLPTIM_OR_OR_Msk(0x3UL<<LPTIM_OR_OR_Pos)#defineLPTIM_OR_ORLPTIM_OR_OR_Msk#defineLPTIM_OR_OR_0(0x1UL<<LPTIM_OR_OR_Pos)#defineLPTIM_OR_OR_1(0x2UL<<LPTIM_OR_OR_Pos)#defineCOMP_CSR_EN_Pos(0U)#defineCOMP_CSR_EN_Msk(0x1UL<<COMP_CSR_EN_Pos)#defineCOMP_CSR_ENCOMP_CSR_EN_Msk#defineCOMP_CSR_PWRMODE_Pos(2U)#defineCOMP_CSR_PWRMODE_Msk(0x3UL<<COMP_CSR_PWRMODE_Pos)#defineCOMP_CSR_PWRMODECOMP_CSR_PWRMODE_Msk#defineCOMP_CSR_PWRMODE_0(0x1UL<<COMP_CSR_PWRMODE_Pos)#defineCOMP_CSR_PWRMODE_1(0x2UL<<COMP_CSR_PWRMODE_Pos)#defineCOMP_CSR_INMSEL_Pos(4U)#defineCOMP_CSR_INMSEL_Msk(0x7UL<<COMP_CSR_INMSEL_Pos)#defineCOMP_CSR_INMSELCOMP_CSR_INMSEL_Msk#defineCOMP_CSR_INMSEL_0(0x1UL<<COMP_CSR_INMSEL_Pos)#defineCOMP_CSR_INMSEL_1(0x2UL<<COMP_CSR_INMSEL_Pos)#defineCOMP_CSR_INMSEL_2(0x4UL<<COMP_CSR_INMSEL_Pos)#defineCOMP_CSR_INPSEL_Pos(7U)#defineCOMP_CSR_INPSEL_Msk(0x1UL<<COMP_CSR_INPSEL_Pos)#defineCOMP_CSR_INPSELCOMP_CSR_INPSEL_Msk#defineCOMP_CSR_INPSEL_0(0x1UL<<COMP_CSR_INPSEL_Pos)#defineCOMP_CSR_WINMODE_Pos(9U)#defineCOMP_CSR_WINMODE_Msk(0x1UL<<COMP_CSR_WINMODE_Pos)#defineCOMP_CSR_WINMODECOMP_CSR_WINMODE_Msk#defineCOMP_CSR_POLARITY_Pos(15U)#defineCOMP_CSR_POLARITY_Msk(0x1UL<<COMP_CSR_POLARITY_Pos)#defineCOMP_CSR_POLARITYCOMP_CSR_POLARITY_Msk#defineCOMP_CSR_HYST_Pos(16U)#defineCOMP_CSR_HYST_Msk(0x3UL<<COMP_CSR_HYST_Pos)#defineCOMP_CSR_HYSTCOMP_CSR_HYST_Msk#defineCOMP_CSR_HYST_0(0x1UL<<COMP_CSR_HYST_Pos)#defineCOMP_CSR_HYST_1(0x2UL<<COMP_CSR_HYST_Pos)#defineCOMP_CSR_BLANKING_Pos(18U)#defineCOMP_CSR_BLANKING_Msk(0x7UL<<COMP_CSR_BLANKING_Pos)#defineCOMP_CSR_BLANKINGCOMP_CSR_BLANKING_Msk#defineCOMP_CSR_BLANKING_0(0x1UL<<COMP_CSR_BLANKING_Pos)#defineCOMP_CSR_BLANKING_1(0x2UL<<COMP_CSR_BLANKING_Pos)#defineCOMP_CSR_BLANKING_2(0x4UL<<COMP_CSR_BLANKING_Pos)#defineCOMP_CSR_BRGEN_Pos(22U)#defineCOMP_CSR_BRGEN_Msk(0x1UL<<COMP_CSR_BRGEN_Pos)#defineCOMP_CSR_BRGENCOMP_CSR_BRGEN_Msk#defineCOMP_CSR_SCALEN_Pos(23U)#defineCOMP_CSR_SCALEN_Msk(0x1UL<<COMP_CSR_SCALEN_Pos)#defineCOMP_CSR_SCALENCOMP_CSR_SCALEN_Msk#defineCOMP_CSR_VALUE_Pos(30U)#defineCOMP_CSR_VALUE_Msk(0x1UL<<COMP_CSR_VALUE_Pos)#defineCOMP_CSR_VALUECOMP_CSR_VALUE_Msk#defineCOMP_CSR_LOCK_Pos(31U)#defineCOMP_CSR_LOCK_Msk(0x1UL<<COMP_CSR_LOCK_Pos)#defineCOMP_CSR_LOCKCOMP_CSR_LOCK_Msk#defineOPAMP_CSR_OPAMPxEN_Pos(0U)#defineOPAMP_CSR_OPAMPxEN_Msk(0x1UL<<OPAMP_CSR_OPAMPxEN_Pos)#defineOPAMP_CSR_OPAMPxENOPAMP_CSR_OPAMPxEN_Msk#defineOPAMP_CSR_OPALPM_Pos(1U)#defineOPAMP_CSR_OPALPM_Msk(0x1UL<<OPAMP_CSR_OPALPM_Pos)#defineOPAMP_CSR_OPALPMOPAMP_CSR_OPALPM_Msk#defineOPAMP_CSR_OPAMODE_Pos(2U)#defineOPAMP_CSR_OPAMODE_Msk(0x3UL<<OPAMP_CSR_OPAMODE_Pos)#defineOPAMP_CSR_OPAMODEOPAMP_CSR_OPAMODE_Msk#defineOPAMP_CSR_OPAMODE_0(0x1UL<<OPAMP_CSR_OPAMODE_Pos)#defineOPAMP_CSR_OPAMODE_1(0x2UL<<OPAMP_CSR_OPAMODE_Pos)#defineOPAMP_CSR_PGGAIN_Pos(4U)#defineOPAMP_CSR_PGGAIN_Msk(0x3UL<<OPAMP_CSR_PGGAIN_Pos)#defineOPAMP_CSR_PGGAINOPAMP_CSR_PGGAIN_Msk#defineOPAMP_CSR_PGGAIN_0(0x1UL<<OPAMP_CSR_PGGAIN_Pos)#defineOPAMP_CSR_PGGAIN_1(0x2UL<<OPAMP_CSR_PGGAIN_Pos)#defineOPAMP_CSR_VMSEL_Pos(8U)#defineOPAMP_CSR_VMSEL_Msk(0x3UL<<OPAMP_CSR_VMSEL_Pos)#defineOPAMP_CSR_VMSELOPAMP_CSR_VMSEL_Msk#defineOPAMP_CSR_VMSEL_0(0x1UL<<OPAMP_CSR_VMSEL_Pos)#defineOPAMP_CSR_VMSEL_1(0x2UL<<OPAMP_CSR_VMSEL_Pos)#defineOPAMP_CSR_VPSEL_Pos(10U)#defineOPAMP_CSR_VPSEL_Msk(0x1UL<<OPAMP_CSR_VPSEL_Pos)#defineOPAMP_CSR_VPSELOPAMP_CSR_VPSEL_Msk#defineOPAMP_CSR_CALON_Pos(12U)#defineOPAMP_CSR_CALON_Msk(0x1UL<<OPAMP_CSR_CALON_Pos)#defineOPAMP_CSR_CALONOPAMP_CSR_CALON_Msk#defineOPAMP_CSR_CALSEL_Pos(13U)#defineOPAMP_CSR_CALSEL_Msk(0x1UL<<OPAMP_CSR_CALSEL_Pos)#defineOPAMP_CSR_CALSELOPAMP_CSR_CALSEL_Msk#defineOPAMP_CSR_USERTRIM_Pos(14U)#defineOPAMP_CSR_USERTRIM_Msk(0x1UL<<OPAMP_CSR_USERTRIM_Pos)#defineOPAMP_CSR_USERTRIMOPAMP_CSR_USERTRIM_Msk#defineOPAMP_CSR_CALOUT_Pos(15U)#defineOPAMP_CSR_CALOUT_Msk(0x1UL<<OPAMP_CSR_CALOUT_Pos)#defineOPAMP_CSR_CALOUTOPAMP_CSR_CALOUT_Msk#defineOPAMP1_CSR_OPAEN_Pos(0U)#defineOPAMP1_CSR_OPAEN_Msk(0x1UL<<OPAMP1_CSR_OPAEN_Pos)#defineOPAMP1_CSR_OPAENOPAMP1_CSR_OPAEN_Msk#defineOPAMP1_CSR_OPALPM_Pos(1U)#defineOPAMP1_CSR_OPALPM_Msk(0x1UL<<OPAMP1_CSR_OPALPM_Pos)#defineOPAMP1_CSR_OPALPMOPAMP1_CSR_OPALPM_Msk#defineOPAMP1_CSR_OPAMODE_Pos(2U)#defineOPAMP1_CSR_OPAMODE_Msk(0x3UL<<OPAMP1_CSR_OPAMODE_Pos)#defineOPAMP1_CSR_OPAMODEOPAMP1_CSR_OPAMODE_Msk#defineOPAMP1_CSR_OPAMODE_0(0x1UL<<OPAMP1_CSR_OPAMODE_Pos)#defineOPAMP1_CSR_OPAMODE_1(0x2UL<<OPAMP1_CSR_OPAMODE_Pos)#defineOPAMP1_CSR_PGAGAIN_Pos(4U)#defineOPAMP1_CSR_PGAGAIN_Msk(0x3UL<<OPAMP1_CSR_PGAGAIN_Pos)#defineOPAMP1_CSR_PGAGAINOPAMP1_CSR_PGAGAIN_Msk#defineOPAMP1_CSR_PGAGAIN_0(0x1UL<<OPAMP1_CSR_PGAGAIN_Pos)#defineOPAMP1_CSR_PGAGAIN_1(0x2UL<<OPAMP1_CSR_PGAGAIN_Pos)#defineOPAMP1_CSR_VMSEL_Pos(8U)#defineOPAMP1_CSR_VMSEL_Msk(0x3UL<<OPAMP1_CSR_VMSEL_Pos)#defineOPAMP1_CSR_VMSELOPAMP1_CSR_VMSEL_Msk#defineOPAMP1_CSR_VMSEL_0(0x1UL<<OPAMP1_CSR_VMSEL_Pos)#defineOPAMP1_CSR_VMSEL_1(0x2UL<<OPAMP1_CSR_VMSEL_Pos)#defineOPAMP1_CSR_VPSEL_Pos(10U)#defineOPAMP1_CSR_VPSEL_Msk(0x1UL<<OPAMP1_CSR_VPSEL_Pos)#defineOPAMP1_CSR_VPSELOPAMP1_CSR_VPSEL_Msk#defineOPAMP1_CSR_CALON_Pos(12U)#defineOPAMP1_CSR_CALON_Msk(0x1UL<<OPAMP1_CSR_CALON_Pos)#defineOPAMP1_CSR_CALONOPAMP1_CSR_CALON_Msk#defineOPAMP1_CSR_CALSEL_Pos(13U)#defineOPAMP1_CSR_CALSEL_Msk(0x1UL<<OPAMP1_CSR_CALSEL_Pos)#defineOPAMP1_CSR_CALSELOPAMP1_CSR_CALSEL_Msk#defineOPAMP1_CSR_USERTRIM_Pos(14U)#defineOPAMP1_CSR_USERTRIM_Msk(0x1UL<<OPAMP1_CSR_USERTRIM_Pos)#defineOPAMP1_CSR_USERTRIMOPAMP1_CSR_USERTRIM_Msk#defineOPAMP1_CSR_CALOUT_Pos(15U)#defineOPAMP1_CSR_CALOUT_Msk(0x1UL<<OPAMP1_CSR_CALOUT_Pos)#defineOPAMP1_CSR_CALOUTOPAMP1_CSR_CALOUT_Msk#defineOPAMP1_CSR_OPARANGE_Pos(31U)#defineOPAMP1_CSR_OPARANGE_Msk(0x1UL<<OPAMP1_CSR_OPARANGE_Pos)#defineOPAMP1_CSR_OPARANGEOPAMP1_CSR_OPARANGE_Msk#defineOPAMP2_CSR_OPAEN_Pos(0U)#defineOPAMP2_CSR_OPAEN_Msk(0x1UL<<OPAMP2_CSR_OPAEN_Pos)#defineOPAMP2_CSR_OPAENOPAMP2_CSR_OPAEN_Msk#defineOPAMP2_CSR_OPALPM_Pos(1U)#defineOPAMP2_CSR_OPALPM_Msk(0x1UL<<OPAMP2_CSR_OPALPM_Pos)#defineOPAMP2_CSR_OPALPMOPAMP2_CSR_OPALPM_Msk#defineOPAMP2_CSR_OPAMODE_Pos(2U)#defineOPAMP2_CSR_OPAMODE_Msk(0x3UL<<OPAMP2_CSR_OPAMODE_Pos)#defineOPAMP2_CSR_OPAMODEOPAMP2_CSR_OPAMODE_Msk#defineOPAMP2_CSR_OPAMODE_0(0x1UL<<OPAMP2_CSR_OPAMODE_Pos)#defineOPAMP2_CSR_OPAMODE_1(0x2UL<<OPAMP2_CSR_OPAMODE_Pos)#defineOPAMP2_CSR_PGAGAIN_Pos(4U)#defineOPAMP2_CSR_PGAGAIN_Msk(0x3UL<<OPAMP2_CSR_PGAGAIN_Pos)#defineOPAMP2_CSR_PGAGAINOPAMP2_CSR_PGAGAIN_Msk#defineOPAMP2_CSR_PGAGAIN_0(0x1UL<<OPAMP2_CSR_PGAGAIN_Pos)#defineOPAMP2_CSR_PGAGAIN_1(0x2UL<<OPAMP2_CSR_PGAGAIN_Pos)#defineOPAMP2_CSR_VMSEL_Pos(8U)#defineOPAMP2_CSR_VMSEL_Msk(0x3UL<<OPAMP2_CSR_VMSEL_Pos)#defineOPAMP2_CSR_VMSELOPAMP2_CSR_VMSEL_Msk#defineOPAMP2_CSR_VMSEL_0(0x1UL<<OPAMP2_CSR_VMSEL_Pos)#defineOPAMP2_CSR_VMSEL_1(0x2UL<<OPAMP2_CSR_VMSEL_Pos)#defineOPAMP2_CSR_VPSEL_Pos(10U)#defineOPAMP2_CSR_VPSEL_Msk(0x1UL<<OPAMP2_CSR_VPSEL_Pos)#defineOPAMP2_CSR_VPSELOPAMP2_CSR_VPSEL_Msk#defineOPAMP2_CSR_CALON_Pos(12U)#defineOPAMP2_CSR_CALON_Msk(0x1UL<<OPAMP2_CSR_CALON_Pos)#defineOPAMP2_CSR_CALONOPAMP2_CSR_CALON_Msk#defineOPAMP2_CSR_CALSEL_Pos(13U)#defineOPAMP2_CSR_CALSEL_Msk(0x1UL<<OPAMP2_CSR_CALSEL_Pos)#defineOPAMP2_CSR_CALSELOPAMP2_CSR_CALSEL_Msk#defineOPAMP2_CSR_USERTRIM_Pos(14U)#defineOPAMP2_CSR_USERTRIM_Msk(0x1UL<<OPAMP2_CSR_USERTRIM_Pos)#defineOPAMP2_CSR_USERTRIMOPAMP2_CSR_USERTRIM_Msk#defineOPAMP2_CSR_CALOUT_Pos(15U)#defineOPAMP2_CSR_CALOUT_Msk(0x1UL<<OPAMP2_CSR_CALOUT_Pos)#defineOPAMP2_CSR_CALOUTOPAMP2_CSR_CALOUT_Msk#defineOPAMP_OTR_TRIMOFFSETN_Pos(0U)#defineOPAMP_OTR_TRIMOFFSETN_Msk(0x1FUL<<OPAMP_OTR_TRIMOFFSETN_Pos)#defineOPAMP_OTR_TRIMOFFSETNOPAMP_OTR_TRIMOFFSETN_Msk#defineOPAMP_OTR_TRIMOFFSETP_Pos(8U)#defineOPAMP_OTR_TRIMOFFSETP_Msk(0x1FUL<<OPAMP_OTR_TRIMOFFSETP_Pos)#defineOPAMP_OTR_TRIMOFFSETPOPAMP_OTR_TRIMOFFSETP_Msk#defineOPAMP1_OTR_TRIMOFFSETN_Pos(0U)#defineOPAMP1_OTR_TRIMOFFSETN_Msk(0x1FUL<<OPAMP1_OTR_TRIMOFFSETN_Pos)#defineOPAMP1_OTR_TRIMOFFSETNOPAMP1_OTR_TRIMOFFSETN_Msk#defineOPAMP1_OTR_TRIMOFFSETP_Pos(8U)#defineOPAMP1_OTR_TRIMOFFSETP_Msk(0x1FUL<<OPAMP1_OTR_TRIMOFFSETP_Pos)#defineOPAMP1_OTR_TRIMOFFSETPOPAMP1_OTR_TRIMOFFSETP_Msk#defineOPAMP2_OTR_TRIMOFFSETN_Pos(0U)#defineOPAMP2_OTR_TRIMOFFSETN_Msk(0x1FUL<<OPAMP2_OTR_TRIMOFFSETN_Pos)#defineOPAMP2_OTR_TRIMOFFSETNOPAMP2_OTR_TRIMOFFSETN_Msk#defineOPAMP2_OTR_TRIMOFFSETP_Pos(8U)#defineOPAMP2_OTR_TRIMOFFSETP_Msk(0x1FUL<<OPAMP2_OTR_TRIMOFFSETP_Pos)#defineOPAMP2_OTR_TRIMOFFSETPOPAMP2_OTR_TRIMOFFSETP_Msk#defineOPAMP_LPOTR_TRIMLPOFFSETN_Pos(0U)#defineOPAMP_LPOTR_TRIMLPOFFSETN_Msk(0x1FUL<<OPAMP_LPOTR_TRIMLPOFFSETN_Pos)#defineOPAMP_LPOTR_TRIMLPOFFSETNOPAMP_LPOTR_TRIMLPOFFSETN_Msk#defineOPAMP_LPOTR_TRIMLPOFFSETP_Pos(8U)#defineOPAMP_LPOTR_TRIMLPOFFSETP_Msk(0x1FUL<<OPAMP_LPOTR_TRIMLPOFFSETP_Pos)#defineOPAMP_LPOTR_TRIMLPOFFSETPOPAMP_LPOTR_TRIMLPOFFSETP_Msk#defineOPAMP1_LPOTR_TRIMLPOFFSETN_Pos(0U)#defineOPAMP1_LPOTR_TRIMLPOFFSETN_Msk(0x1FUL<<OPAMP1_LPOTR_TRIMLPOFFSETN_Pos)#defineOPAMP1_LPOTR_TRIMLPOFFSETNOPAMP1_LPOTR_TRIMLPOFFSETN_Msk#defineOPAMP1_LPOTR_TRIMLPOFFSETP_Pos(8U)#defineOPAMP1_LPOTR_TRIMLPOFFSETP_Msk(0x1FUL<<OPAMP1_LPOTR_TRIMLPOFFSETP_Pos)#defineOPAMP1_LPOTR_TRIMLPOFFSETPOPAMP1_LPOTR_TRIMLPOFFSETP_Msk#defineOPAMP2_LPOTR_TRIMLPOFFSETN_Pos(0U)#defineOPAMP2_LPOTR_TRIMLPOFFSETN_Msk(0x1FUL<<OPAMP2_LPOTR_TRIMLPOFFSETN_Pos)#defineOPAMP2_LPOTR_TRIMLPOFFSETNOPAMP2_LPOTR_TRIMLPOFFSETN_Msk#defineOPAMP2_LPOTR_TRIMLPOFFSETP_Pos(8U)#defineOPAMP2_LPOTR_TRIMLPOFFSETP_Msk(0x1FUL<<OPAMP2_LPOTR_TRIMLPOFFSETP_Pos)#defineOPAMP2_LPOTR_TRIMLPOFFSETPOPAMP2_LPOTR_TRIMLPOFFSETP_Msk#defineTSC_CR_TSCE_Pos(0U)#defineTSC_CR_TSCE_Msk(0x1UL<<TSC_CR_TSCE_Pos)#defineTSC_CR_TSCETSC_CR_TSCE_Msk#defineTSC_CR_START_Pos(1U)#defineTSC_CR_START_Msk(0x1UL<<TSC_CR_START_Pos)#defineTSC_CR_STARTTSC_CR_START_Msk#defineTSC_CR_AM_Pos(2U)#defineTSC_CR_AM_Msk(0x1UL<<TSC_CR_AM_Pos)#defineTSC_CR_AMTSC_CR_AM_Msk#defineTSC_CR_SYNCPOL_Pos(3U)#defineTSC_CR_SYNCPOL_Msk(0x1UL<<TSC_CR_SYNCPOL_Pos)#defineTSC_CR_SYNCPOLTSC_CR_SYNCPOL_Msk#defineTSC_CR_IODEF_Pos(4U)#defineTSC_CR_IODEF_Msk(0x1UL<<TSC_CR_IODEF_Pos)#defineTSC_CR_IODEFTSC_CR_IODEF_Msk#defineTSC_CR_MCV_Pos(5U)#defineTSC_CR_MCV_Msk(0x7UL<<TSC_CR_MCV_Pos)#defineTSC_CR_MCVTSC_CR_MCV_Msk#defineTSC_CR_MCV_0(0x1UL<<TSC_CR_MCV_Pos)#defineTSC_CR_MCV_1(0x2UL<<TSC_CR_MCV_Pos)#defineTSC_CR_MCV_2(0x4UL<<TSC_CR_MCV_Pos)#defineTSC_CR_PGPSC_Pos(12U)#defineTSC_CR_PGPSC_Msk(0x7UL<<TSC_CR_PGPSC_Pos)#defineTSC_CR_PGPSCTSC_CR_PGPSC_Msk#defineTSC_CR_PGPSC_0(0x1UL<<TSC_CR_PGPSC_Pos)#defineTSC_CR_PGPSC_1(0x2UL<<TSC_CR_PGPSC_Pos)#defineTSC_CR_PGPSC_2(0x4UL<<TSC_CR_PGPSC_Pos)#defineTSC_CR_SSPSC_Pos(15U)#defineTSC_CR_SSPSC_Msk(0x1UL<<TSC_CR_SSPSC_Pos)#defineTSC_CR_SSPSCTSC_CR_SSPSC_Msk#defineTSC_CR_SSE_Pos(16U)#defineTSC_CR_SSE_Msk(0x1UL<<TSC_CR_SSE_Pos)#defineTSC_CR_SSETSC_CR_SSE_Msk#defineTSC_CR_SSD_Pos(17U)#defineTSC_CR_SSD_Msk(0x7FUL<<TSC_CR_SSD_Pos)#defineTSC_CR_SSDTSC_CR_SSD_Msk#defineTSC_CR_SSD_0(0x01UL<<TSC_CR_SSD_Pos)#defineTSC_CR_SSD_1(0x02UL<<TSC_CR_SSD_Pos)#defineTSC_CR_SSD_2(0x04UL<<TSC_CR_SSD_Pos)#defineTSC_CR_SSD_3(0x08UL<<TSC_CR_SSD_Pos)#defineTSC_CR_SSD_4(0x10UL<<TSC_CR_SSD_Pos)#defineTSC_CR_SSD_5(0x20UL<<TSC_CR_SSD_Pos)#defineTSC_CR_SSD_6(0x40UL<<TSC_CR_SSD_Pos)#defineTSC_CR_CTPL_Pos(24U)#defineTSC_CR_CTPL_Msk(0xFUL<<TSC_CR_CTPL_Pos)#defineTSC_CR_CTPLTSC_CR_CTPL_Msk#defineTSC_CR_CTPL_0(0x1UL<<TSC_CR_CTPL_Pos)#defineTSC_CR_CTPL_1(0x2UL<<TSC_CR_CTPL_Pos)#defineTSC_CR_CTPL_2(0x4UL<<TSC_CR_CTPL_Pos)#defineTSC_CR_CTPL_3(0x8UL<<TSC_CR_CTPL_Pos)#defineTSC_CR_CTPH_Pos(28U)#defineTSC_CR_CTPH_Msk(0xFUL<<TSC_CR_CTPH_Pos)#defineTSC_CR_CTPHTSC_CR_CTPH_Msk#defineTSC_CR_CTPH_0(0x1UL<<TSC_CR_CTPH_Pos)#defineTSC_CR_CTPH_1(0x2UL<<TSC_CR_CTPH_Pos)#defineTSC_CR_CTPH_2(0x4UL<<TSC_CR_CTPH_Pos)#defineTSC_CR_CTPH_3(0x8UL<<TSC_CR_CTPH_Pos)#defineTSC_IER_EOAIE_Pos(0U)#defineTSC_IER_EOAIE_Msk(0x1UL<<TSC_IER_EOAIE_Pos)#defineTSC_IER_EOAIETSC_IER_EOAIE_Msk#defineTSC_IER_MCEIE_Pos(1U)#defineTSC_IER_MCEIE_Msk(0x1UL<<TSC_IER_MCEIE_Pos)#defineTSC_IER_MCEIETSC_IER_MCEIE_Msk#defineTSC_ICR_EOAIC_Pos(0U)#defineTSC_ICR_EOAIC_Msk(0x1UL<<TSC_ICR_EOAIC_Pos)#defineTSC_ICR_EOAICTSC_ICR_EOAIC_Msk#defineTSC_ICR_MCEIC_Pos(1U)#defineTSC_ICR_MCEIC_Msk(0x1UL<<TSC_ICR_MCEIC_Pos)#defineTSC_ICR_MCEICTSC_ICR_MCEIC_Msk#defineTSC_ISR_EOAF_Pos(0U)#defineTSC_ISR_EOAF_Msk(0x1UL<<TSC_ISR_EOAF_Pos)#defineTSC_ISR_EOAFTSC_ISR_EOAF_Msk#defineTSC_ISR_MCEF_Pos(1U)#defineTSC_ISR_MCEF_Msk(0x1UL<<TSC_ISR_MCEF_Pos)#defineTSC_ISR_MCEFTSC_ISR_MCEF_Msk#defineTSC_IOHCR_G1_IO1_Pos(0U)#defineTSC_IOHCR_G1_IO1_Msk(0x1UL<<TSC_IOHCR_G1_IO1_Pos)#defineTSC_IOHCR_G1_IO1TSC_IOHCR_G1_IO1_Msk#defineTSC_IOHCR_G1_IO2_Pos(1U)#defineTSC_IOHCR_G1_IO2_Msk(0x1UL<<TSC_IOHCR_G1_IO2_Pos)#defineTSC_IOHCR_G1_IO2TSC_IOHCR_G1_IO2_Msk#defineTSC_IOHCR_G1_IO3_Pos(2U)#defineTSC_IOHCR_G1_IO3_Msk(0x1UL<<TSC_IOHCR_G1_IO3_Pos)#defineTSC_IOHCR_G1_IO3TSC_IOHCR_G1_IO3_Msk#defineTSC_IOHCR_G1_IO4_Pos(3U)#defineTSC_IOHCR_G1_IO4_Msk(0x1UL<<TSC_IOHCR_G1_IO4_Pos)#defineTSC_IOHCR_G1_IO4TSC_IOHCR_G1_IO4_Msk#defineTSC_IOHCR_G2_IO1_Pos(4U)#defineTSC_IOHCR_G2_IO1_Msk(0x1UL<<TSC_IOHCR_G2_IO1_Pos)#defineTSC_IOHCR_G2_IO1TSC_IOHCR_G2_IO1_Msk#defineTSC_IOHCR_G2_IO2_Pos(5U)#defineTSC_IOHCR_G2_IO2_Msk(0x1UL<<TSC_IOHCR_G2_IO2_Pos)#defineTSC_IOHCR_G2_IO2TSC_IOHCR_G2_IO2_Msk#defineTSC_IOHCR_G2_IO3_Pos(6U)#defineTSC_IOHCR_G2_IO3_Msk(0x1UL<<TSC_IOHCR_G2_IO3_Pos)#defineTSC_IOHCR_G2_IO3TSC_IOHCR_G2_IO3_Msk#defineTSC_IOHCR_G2_IO4_Pos(7U)#defineTSC_IOHCR_G2_IO4_Msk(0x1UL<<TSC_IOHCR_G2_IO4_Pos)#defineTSC_IOHCR_G2_IO4TSC_IOHCR_G2_IO4_Msk#defineTSC_IOHCR_G3_IO1_Pos(8U)#defineTSC_IOHCR_G3_IO1_Msk(0x1UL<<TSC_IOHCR_G3_IO1_Pos)#defineTSC_IOHCR_G3_IO1TSC_IOHCR_G3_IO1_Msk#defineTSC_IOHCR_G3_IO2_Pos(9U)#defineTSC_IOHCR_G3_IO2_Msk(0x1UL<<TSC_IOHCR_G3_IO2_Pos)#defineTSC_IOHCR_G3_IO2TSC_IOHCR_G3_IO2_Msk#defineTSC_IOHCR_G3_IO3_Pos(10U)#defineTSC_IOHCR_G3_IO3_Msk(0x1UL<<TSC_IOHCR_G3_IO3_Pos)#defineTSC_IOHCR_G3_IO3TSC_IOHCR_G3_IO3_Msk#defineTSC_IOHCR_G3_IO4_Pos(11U)#defineTSC_IOHCR_G3_IO4_Msk(0x1UL<<TSC_IOHCR_G3_IO4_Pos)#defineTSC_IOHCR_G3_IO4TSC_IOHCR_G3_IO4_Msk#defineTSC_IOHCR_G4_IO1_Pos(12U)#defineTSC_IOHCR_G4_IO1_Msk(0x1UL<<TSC_IOHCR_G4_IO1_Pos)#defineTSC_IOHCR_G4_IO1TSC_IOHCR_G4_IO1_Msk#defineTSC_IOHCR_G4_IO2_Pos(13U)#defineTSC_IOHCR_G4_IO2_Msk(0x1UL<<TSC_IOHCR_G4_IO2_Pos)#defineTSC_IOHCR_G4_IO2TSC_IOHCR_G4_IO2_Msk#defineTSC_IOHCR_G4_IO3_Pos(14U)#defineTSC_IOHCR_G4_IO3_Msk(0x1UL<<TSC_IOHCR_G4_IO3_Pos)#defineTSC_IOHCR_G4_IO3TSC_IOHCR_G4_IO3_Msk#defineTSC_IOHCR_G4_IO4_Pos(15U)#defineTSC_IOHCR_G4_IO4_Msk(0x1UL<<TSC_IOHCR_G4_IO4_Pos)#defineTSC_IOHCR_G4_IO4TSC_IOHCR_G4_IO4_Msk#defineTSC_IOHCR_G5_IO1_Pos(16U)#defineTSC_IOHCR_G5_IO1_Msk(0x1UL<<TSC_IOHCR_G5_IO1_Pos)#defineTSC_IOHCR_G5_IO1TSC_IOHCR_G5_IO1_Msk#defineTSC_IOHCR_G5_IO2_Pos(17U)#defineTSC_IOHCR_G5_IO2_Msk(0x1UL<<TSC_IOHCR_G5_IO2_Pos)#defineTSC_IOHCR_G5_IO2TSC_IOHCR_G5_IO2_Msk#defineTSC_IOHCR_G5_IO3_Pos(18U)#defineTSC_IOHCR_G5_IO3_Msk(0x1UL<<TSC_IOHCR_G5_IO3_Pos)#defineTSC_IOHCR_G5_IO3TSC_IOHCR_G5_IO3_Msk#defineTSC_IOHCR_G5_IO4_Pos(19U)#defineTSC_IOHCR_G5_IO4_Msk(0x1UL<<TSC_IOHCR_G5_IO4_Pos)#defineTSC_IOHCR_G5_IO4TSC_IOHCR_G5_IO4_Msk#defineTSC_IOHCR_G6_IO1_Pos(20U)#defineTSC_IOHCR_G6_IO1_Msk(0x1UL<<TSC_IOHCR_G6_IO1_Pos)#defineTSC_IOHCR_G6_IO1TSC_IOHCR_G6_IO1_Msk#defineTSC_IOHCR_G6_IO2_Pos(21U)#defineTSC_IOHCR_G6_IO2_Msk(0x1UL<<TSC_IOHCR_G6_IO2_Pos)#defineTSC_IOHCR_G6_IO2TSC_IOHCR_G6_IO2_Msk#defineTSC_IOHCR_G6_IO3_Pos(22U)#defineTSC_IOHCR_G6_IO3_Msk(0x1UL<<TSC_IOHCR_G6_IO3_Pos)#defineTSC_IOHCR_G6_IO3TSC_IOHCR_G6_IO3_Msk#defineTSC_IOHCR_G6_IO4_Pos(23U)#defineTSC_IOHCR_G6_IO4_Msk(0x1UL<<TSC_IOHCR_G6_IO4_Pos)#defineTSC_IOHCR_G6_IO4TSC_IOHCR_G6_IO4_Msk#defineTSC_IOHCR_G7_IO1_Pos(24U)#defineTSC_IOHCR_G7_IO1_Msk(0x1UL<<TSC_IOHCR_G7_IO1_Pos)#defineTSC_IOHCR_G7_IO1TSC_IOHCR_G7_IO1_Msk#defineTSC_IOHCR_G7_IO2_Pos(25U)#defineTSC_IOHCR_G7_IO2_Msk(0x1UL<<TSC_IOHCR_G7_IO2_Pos)#defineTSC_IOHCR_G7_IO2TSC_IOHCR_G7_IO2_Msk#defineTSC_IOHCR_G7_IO3_Pos(26U)#defineTSC_IOHCR_G7_IO3_Msk(0x1UL<<TSC_IOHCR_G7_IO3_Pos)#defineTSC_IOHCR_G7_IO3TSC_IOHCR_G7_IO3_Msk#defineTSC_IOHCR_G7_IO4_Pos(27U)#defineTSC_IOHCR_G7_IO4_Msk(0x1UL<<TSC_IOHCR_G7_IO4_Pos)#defineTSC_IOHCR_G7_IO4TSC_IOHCR_G7_IO4_Msk#defineTSC_IOHCR_G8_IO1_Pos(28U)#defineTSC_IOHCR_G8_IO1_Msk(0x1UL<<TSC_IOHCR_G8_IO1_Pos)#defineTSC_IOHCR_G8_IO1TSC_IOHCR_G8_IO1_Msk#defineTSC_IOHCR_G8_IO2_Pos(29U)#defineTSC_IOHCR_G8_IO2_Msk(0x1UL<<TSC_IOHCR_G8_IO2_Pos)#defineTSC_IOHCR_G8_IO2TSC_IOHCR_G8_IO2_Msk#defineTSC_IOHCR_G8_IO3_Pos(30U)#defineTSC_IOHCR_G8_IO3_Msk(0x1UL<<TSC_IOHCR_G8_IO3_Pos)#defineTSC_IOHCR_G8_IO3TSC_IOHCR_G8_IO3_Msk#defineTSC_IOHCR_G8_IO4_Pos(31U)#defineTSC_IOHCR_G8_IO4_Msk(0x1UL<<TSC_IOHCR_G8_IO4_Pos)#defineTSC_IOHCR_G8_IO4TSC_IOHCR_G8_IO4_Msk#defineTSC_IOASCR_G1_IO1_Pos(0U)#defineTSC_IOASCR_G1_IO1_Msk(0x1UL<<TSC_IOASCR_G1_IO1_Pos)#defineTSC_IOASCR_G1_IO1TSC_IOASCR_G1_IO1_Msk#defineTSC_IOASCR_G1_IO2_Pos(1U)#defineTSC_IOASCR_G1_IO2_Msk(0x1UL<<TSC_IOASCR_G1_IO2_Pos)#defineTSC_IOASCR_G1_IO2TSC_IOASCR_G1_IO2_Msk#defineTSC_IOASCR_G1_IO3_Pos(2U)#defineTSC_IOASCR_G1_IO3_Msk(0x1UL<<TSC_IOASCR_G1_IO3_Pos)#defineTSC_IOASCR_G1_IO3TSC_IOASCR_G1_IO3_Msk#defineTSC_IOASCR_G1_IO4_Pos(3U)#defineTSC_IOASCR_G1_IO4_Msk(0x1UL<<TSC_IOASCR_G1_IO4_Pos)#defineTSC_IOASCR_G1_IO4TSC_IOASCR_G1_IO4_Msk#defineTSC_IOASCR_G2_IO1_Pos(4U)#defineTSC_IOASCR_G2_IO1_Msk(0x1UL<<TSC_IOASCR_G2_IO1_Pos)#defineTSC_IOASCR_G2_IO1TSC_IOASCR_G2_IO1_Msk#defineTSC_IOASCR_G2_IO2_Pos(5U)#defineTSC_IOASCR_G2_IO2_Msk(0x1UL<<TSC_IOASCR_G2_IO2_Pos)#defineTSC_IOASCR_G2_IO2TSC_IOASCR_G2_IO2_Msk#defineTSC_IOASCR_G2_IO3_Pos(6U)#defineTSC_IOASCR_G2_IO3_Msk(0x1UL<<TSC_IOASCR_G2_IO3_Pos)#defineTSC_IOASCR_G2_IO3TSC_IOASCR_G2_IO3_Msk#defineTSC_IOASCR_G2_IO4_Pos(7U)#defineTSC_IOASCR_G2_IO4_Msk(0x1UL<<TSC_IOASCR_G2_IO4_Pos)#defineTSC_IOASCR_G2_IO4TSC_IOASCR_G2_IO4_Msk#defineTSC_IOASCR_G3_IO1_Pos(8U)#defineTSC_IOASCR_G3_IO1_Msk(0x1UL<<TSC_IOASCR_G3_IO1_Pos)#defineTSC_IOASCR_G3_IO1TSC_IOASCR_G3_IO1_Msk#defineTSC_IOASCR_G3_IO2_Pos(9U)#defineTSC_IOASCR_G3_IO2_Msk(0x1UL<<TSC_IOASCR_G3_IO2_Pos)#defineTSC_IOASCR_G3_IO2TSC_IOASCR_G3_IO2_Msk#defineTSC_IOASCR_G3_IO3_Pos(10U)#defineTSC_IOASCR_G3_IO3_Msk(0x1UL<<TSC_IOASCR_G3_IO3_Pos)#defineTSC_IOASCR_G3_IO3TSC_IOASCR_G3_IO3_Msk#defineTSC_IOASCR_G3_IO4_Pos(11U)#defineTSC_IOASCR_G3_IO4_Msk(0x1UL<<TSC_IOASCR_G3_IO4_Pos)#defineTSC_IOASCR_G3_IO4TSC_IOASCR_G3_IO4_Msk#defineTSC_IOASCR_G4_IO1_Pos(12U)#defineTSC_IOASCR_G4_IO1_Msk(0x1UL<<TSC_IOASCR_G4_IO1_Pos)#defineTSC_IOASCR_G4_IO1TSC_IOASCR_G4_IO1_Msk#defineTSC_IOASCR_G4_IO2_Pos(13U)#defineTSC_IOASCR_G4_IO2_Msk(0x1UL<<TSC_IOASCR_G4_IO2_Pos)#defineTSC_IOASCR_G4_IO2TSC_IOASCR_G4_IO2_Msk#defineTSC_IOASCR_G4_IO3_Pos(14U)#defineTSC_IOASCR_G4_IO3_Msk(0x1UL<<TSC_IOASCR_G4_IO3_Pos)#defineTSC_IOASCR_G4_IO3TSC_IOASCR_G4_IO3_Msk#defineTSC_IOASCR_G4_IO4_Pos(15U)#defineTSC_IOASCR_G4_IO4_Msk(0x1UL<<TSC_IOASCR_G4_IO4_Pos)#defineTSC_IOASCR_G4_IO4TSC_IOASCR_G4_IO4_Msk#defineTSC_IOASCR_G5_IO1_Pos(16U)#defineTSC_IOASCR_G5_IO1_Msk(0x1UL<<TSC_IOASCR_G5_IO1_Pos)#defineTSC_IOASCR_G5_IO1TSC_IOASCR_G5_IO1_Msk#defineTSC_IOASCR_G5_IO2_Pos(17U)#defineTSC_IOASCR_G5_IO2_Msk(0x1UL<<TSC_IOASCR_G5_IO2_Pos)#defineTSC_IOASCR_G5_IO2TSC_IOASCR_G5_IO2_Msk#defineTSC_IOASCR_G5_IO3_Pos(18U)#defineTSC_IOASCR_G5_IO3_Msk(0x1UL<<TSC_IOASCR_G5_IO3_Pos)#defineTSC_IOASCR_G5_IO3TSC_IOASCR_G5_IO3_Msk#defineTSC_IOASCR_G5_IO4_Pos(19U)#defineTSC_IOASCR_G5_IO4_Msk(0x1UL<<TSC_IOASCR_G5_IO4_Pos)#defineTSC_IOASCR_G5_IO4TSC_IOASCR_G5_IO4_Msk#defineTSC_IOASCR_G6_IO1_Pos(20U)#defineTSC_IOASCR_G6_IO1_Msk(0x1UL<<TSC_IOASCR_G6_IO1_Pos)#defineTSC_IOASCR_G6_IO1TSC_IOASCR_G6_IO1_Msk#defineTSC_IOASCR_G6_IO2_Pos(21U)#defineTSC_IOASCR_G6_IO2_Msk(0x1UL<<TSC_IOASCR_G6_IO2_Pos)#defineTSC_IOASCR_G6_IO2TSC_IOASCR_G6_IO2_Msk#defineTSC_IOASCR_G6_IO3_Pos(22U)#defineTSC_IOASCR_G6_IO3_Msk(0x1UL<<TSC_IOASCR_G6_IO3_Pos)#defineTSC_IOASCR_G6_IO3TSC_IOASCR_G6_IO3_Msk#defineTSC_IOASCR_G6_IO4_Pos(23U)#defineTSC_IOASCR_G6_IO4_Msk(0x1UL<<TSC_IOASCR_G6_IO4_Pos)#defineTSC_IOASCR_G6_IO4TSC_IOASCR_G6_IO4_Msk#defineTSC_IOASCR_G7_IO1_Pos(24U)#defineTSC_IOASCR_G7_IO1_Msk(0x1UL<<TSC_IOASCR_G7_IO1_Pos)#defineTSC_IOASCR_G7_IO1TSC_IOASCR_G7_IO1_Msk#defineTSC_IOASCR_G7_IO2_Pos(25U)#defineTSC_IOASCR_G7_IO2_Msk(0x1UL<<TSC_IOASCR_G7_IO2_Pos)#defineTSC_IOASCR_G7_IO2TSC_IOASCR_G7_IO2_Msk#defineTSC_IOASCR_G7_IO3_Pos(26U)#defineTSC_IOASCR_G7_IO3_Msk(0x1UL<<TSC_IOASCR_G7_IO3_Pos)#defineTSC_IOASCR_G7_IO3TSC_IOASCR_G7_IO3_Msk#defineTSC_IOASCR_G7_IO4_Pos(27U)#defineTSC_IOASCR_G7_IO4_Msk(0x1UL<<TSC_IOASCR_G7_IO4_Pos)#defineTSC_IOASCR_G7_IO4TSC_IOASCR_G7_IO4_Msk#defineTSC_IOASCR_G8_IO1_Pos(28U)#defineTSC_IOASCR_G8_IO1_Msk(0x1UL<<TSC_IOASCR_G8_IO1_Pos)#defineTSC_IOASCR_G8_IO1TSC_IOASCR_G8_IO1_Msk#defineTSC_IOASCR_G8_IO2_Pos(29U)#defineTSC_IOASCR_G8_IO2_Msk(0x1UL<<TSC_IOASCR_G8_IO2_Pos)#defineTSC_IOASCR_G8_IO2TSC_IOASCR_G8_IO2_Msk#defineTSC_IOASCR_G8_IO3_Pos(30U)#defineTSC_IOASCR_G8_IO3_Msk(0x1UL<<TSC_IOASCR_G8_IO3_Pos)#defineTSC_IOASCR_G8_IO3TSC_IOASCR_G8_IO3_Msk#defineTSC_IOASCR_G8_IO4_Pos(31U)#defineTSC_IOASCR_G8_IO4_Msk(0x1UL<<TSC_IOASCR_G8_IO4_Pos)#defineTSC_IOASCR_G8_IO4TSC_IOASCR_G8_IO4_Msk#defineTSC_IOSCR_G1_IO1_Pos(0U)#defineTSC_IOSCR_G1_IO1_Msk(0x1UL<<TSC_IOSCR_G1_IO1_Pos)#defineTSC_IOSCR_G1_IO1TSC_IOSCR_G1_IO1_Msk#defineTSC_IOSCR_G1_IO2_Pos(1U)#defineTSC_IOSCR_G1_IO2_Msk(0x1UL<<TSC_IOSCR_G1_IO2_Pos)#defineTSC_IOSCR_G1_IO2TSC_IOSCR_G1_IO2_Msk#defineTSC_IOSCR_G1_IO3_Pos(2U)#defineTSC_IOSCR_G1_IO3_Msk(0x1UL<<TSC_IOSCR_G1_IO3_Pos)#defineTSC_IOSCR_G1_IO3TSC_IOSCR_G1_IO3_Msk#defineTSC_IOSCR_G1_IO4_Pos(3U)#defineTSC_IOSCR_G1_IO4_Msk(0x1UL<<TSC_IOSCR_G1_IO4_Pos)#defineTSC_IOSCR_G1_IO4TSC_IOSCR_G1_IO4_Msk#defineTSC_IOSCR_G2_IO1_Pos(4U)#defineTSC_IOSCR_G2_IO1_Msk(0x1UL<<TSC_IOSCR_G2_IO1_Pos)#defineTSC_IOSCR_G2_IO1TSC_IOSCR_G2_IO1_Msk#defineTSC_IOSCR_G2_IO2_Pos(5U)#defineTSC_IOSCR_G2_IO2_Msk(0x1UL<<TSC_IOSCR_G2_IO2_Pos)#defineTSC_IOSCR_G2_IO2TSC_IOSCR_G2_IO2_Msk#defineTSC_IOSCR_G2_IO3_Pos(6U)#defineTSC_IOSCR_G2_IO3_Msk(0x1UL<<TSC_IOSCR_G2_IO3_Pos)#defineTSC_IOSCR_G2_IO3TSC_IOSCR_G2_IO3_Msk#defineTSC_IOSCR_G2_IO4_Pos(7U)#defineTSC_IOSCR_G2_IO4_Msk(0x1UL<<TSC_IOSCR_G2_IO4_Pos)#defineTSC_IOSCR_G2_IO4TSC_IOSCR_G2_IO4_Msk#defineTSC_IOSCR_G3_IO1_Pos(8U)#defineTSC_IOSCR_G3_IO1_Msk(0x1UL<<TSC_IOSCR_G3_IO1_Pos)#defineTSC_IOSCR_G3_IO1TSC_IOSCR_G3_IO1_Msk#defineTSC_IOSCR_G3_IO2_Pos(9U)#defineTSC_IOSCR_G3_IO2_Msk(0x1UL<<TSC_IOSCR_G3_IO2_Pos)#defineTSC_IOSCR_G3_IO2TSC_IOSCR_G3_IO2_Msk#defineTSC_IOSCR_G3_IO3_Pos(10U)#defineTSC_IOSCR_G3_IO3_Msk(0x1UL<<TSC_IOSCR_G3_IO3_Pos)#defineTSC_IOSCR_G3_IO3TSC_IOSCR_G3_IO3_Msk#defineTSC_IOSCR_G3_IO4_Pos(11U)#defineTSC_IOSCR_G3_IO4_Msk(0x1UL<<TSC_IOSCR_G3_IO4_Pos)#defineTSC_IOSCR_G3_IO4TSC_IOSCR_G3_IO4_Msk#defineTSC_IOSCR_G4_IO1_Pos(12U)#defineTSC_IOSCR_G4_IO1_Msk(0x1UL<<TSC_IOSCR_G4_IO1_Pos)#defineTSC_IOSCR_G4_IO1TSC_IOSCR_G4_IO1_Msk#defineTSC_IOSCR_G4_IO2_Pos(13U)#defineTSC_IOSCR_G4_IO2_Msk(0x1UL<<TSC_IOSCR_G4_IO2_Pos)#defineTSC_IOSCR_G4_IO2TSC_IOSCR_G4_IO2_Msk#defineTSC_IOSCR_G4_IO3_Pos(14U)#defineTSC_IOSCR_G4_IO3_Msk(0x1UL<<TSC_IOSCR_G4_IO3_Pos)#defineTSC_IOSCR_G4_IO3TSC_IOSCR_G4_IO3_Msk#defineTSC_IOSCR_G4_IO4_Pos(15U)#defineTSC_IOSCR_G4_IO4_Msk(0x1UL<<TSC_IOSCR_G4_IO4_Pos)#defineTSC_IOSCR_G4_IO4TSC_IOSCR_G4_IO4_Msk#defineTSC_IOSCR_G5_IO1_Pos(16U)#defineTSC_IOSCR_G5_IO1_Msk(0x1UL<<TSC_IOSCR_G5_IO1_Pos)#defineTSC_IOSCR_G5_IO1TSC_IOSCR_G5_IO1_Msk#defineTSC_IOSCR_G5_IO2_Pos(17U)#defineTSC_IOSCR_G5_IO2_Msk(0x1UL<<TSC_IOSCR_G5_IO2_Pos)#defineTSC_IOSCR_G5_IO2TSC_IOSCR_G5_IO2_Msk#defineTSC_IOSCR_G5_IO3_Pos(18U)#defineTSC_IOSCR_G5_IO3_Msk(0x1UL<<TSC_IOSCR_G5_IO3_Pos)#defineTSC_IOSCR_G5_IO3TSC_IOSCR_G5_IO3_Msk#defineTSC_IOSCR_G5_IO4_Pos(19U)#defineTSC_IOSCR_G5_IO4_Msk(0x1UL<<TSC_IOSCR_G5_IO4_Pos)#defineTSC_IOSCR_G5_IO4TSC_IOSCR_G5_IO4_Msk#defineTSC_IOSCR_G6_IO1_Pos(20U)#defineTSC_IOSCR_G6_IO1_Msk(0x1UL<<TSC_IOSCR_G6_IO1_Pos)#defineTSC_IOSCR_G6_IO1TSC_IOSCR_G6_IO1_Msk#defineTSC_IOSCR_G6_IO2_Pos(21U)#defineTSC_IOSCR_G6_IO2_Msk(0x1UL<<TSC_IOSCR_G6_IO2_Pos)#defineTSC_IOSCR_G6_IO2TSC_IOSCR_G6_IO2_Msk#defineTSC_IOSCR_G6_IO3_Pos(22U)#defineTSC_IOSCR_G6_IO3_Msk(0x1UL<<TSC_IOSCR_G6_IO3_Pos)#defineTSC_IOSCR_G6_IO3TSC_IOSCR_G6_IO3_Msk#defineTSC_IOSCR_G6_IO4_Pos(23U)#defineTSC_IOSCR_G6_IO4_Msk(0x1UL<<TSC_IOSCR_G6_IO4_Pos)#defineTSC_IOSCR_G6_IO4TSC_IOSCR_G6_IO4_Msk#defineTSC_IOSCR_G7_IO1_Pos(24U)#defineTSC_IOSCR_G7_IO1_Msk(0x1UL<<TSC_IOSCR_G7_IO1_Pos)#defineTSC_IOSCR_G7_IO1TSC_IOSCR_G7_IO1_Msk#defineTSC_IOSCR_G7_IO2_Pos(25U)#defineTSC_IOSCR_G7_IO2_Msk(0x1UL<<TSC_IOSCR_G7_IO2_Pos)#defineTSC_IOSCR_G7_IO2TSC_IOSCR_G7_IO2_Msk#defineTSC_IOSCR_G7_IO3_Pos(26U)#defineTSC_IOSCR_G7_IO3_Msk(0x1UL<<TSC_IOSCR_G7_IO3_Pos)#defineTSC_IOSCR_G7_IO3TSC_IOSCR_G7_IO3_Msk#defineTSC_IOSCR_G7_IO4_Pos(27U)#defineTSC_IOSCR_G7_IO4_Msk(0x1UL<<TSC_IOSCR_G7_IO4_Pos)#defineTSC_IOSCR_G7_IO4TSC_IOSCR_G7_IO4_Msk#defineTSC_IOSCR_G8_IO1_Pos(28U)#defineTSC_IOSCR_G8_IO1_Msk(0x1UL<<TSC_IOSCR_G8_IO1_Pos)#defineTSC_IOSCR_G8_IO1TSC_IOSCR_G8_IO1_Msk#defineTSC_IOSCR_G8_IO2_Pos(29U)#defineTSC_IOSCR_G8_IO2_Msk(0x1UL<<TSC_IOSCR_G8_IO2_Pos)#defineTSC_IOSCR_G8_IO2TSC_IOSCR_G8_IO2_Msk#defineTSC_IOSCR_G8_IO3_Pos(30U)#defineTSC_IOSCR_G8_IO3_Msk(0x1UL<<TSC_IOSCR_G8_IO3_Pos)#defineTSC_IOSCR_G8_IO3TSC_IOSCR_G8_IO3_Msk#defineTSC_IOSCR_G8_IO4_Pos(31U)#defineTSC_IOSCR_G8_IO4_Msk(0x1UL<<TSC_IOSCR_G8_IO4_Pos)#defineTSC_IOSCR_G8_IO4TSC_IOSCR_G8_IO4_Msk#defineTSC_IOCCR_G1_IO1_Pos(0U)#defineTSC_IOCCR_G1_IO1_Msk(0x1UL<<TSC_IOCCR_G1_IO1_Pos)#defineTSC_IOCCR_G1_IO1TSC_IOCCR_G1_IO1_Msk#defineTSC_IOCCR_G1_IO2_Pos(1U)#defineTSC_IOCCR_G1_IO2_Msk(0x1UL<<TSC_IOCCR_G1_IO2_Pos)#defineTSC_IOCCR_G1_IO2TSC_IOCCR_G1_IO2_Msk#defineTSC_IOCCR_G1_IO3_Pos(2U)#defineTSC_IOCCR_G1_IO3_Msk(0x1UL<<TSC_IOCCR_G1_IO3_Pos)#defineTSC_IOCCR_G1_IO3TSC_IOCCR_G1_IO3_Msk#defineTSC_IOCCR_G1_IO4_Pos(3U)#defineTSC_IOCCR_G1_IO4_Msk(0x1UL<<TSC_IOCCR_G1_IO4_Pos)#defineTSC_IOCCR_G1_IO4TSC_IOCCR_G1_IO4_Msk#defineTSC_IOCCR_G2_IO1_Pos(4U)#defineTSC_IOCCR_G2_IO1_Msk(0x1UL<<TSC_IOCCR_G2_IO1_Pos)#defineTSC_IOCCR_G2_IO1TSC_IOCCR_G2_IO1_Msk#defineTSC_IOCCR_G2_IO2_Pos(5U)#defineTSC_IOCCR_G2_IO2_Msk(0x1UL<<TSC_IOCCR_G2_IO2_Pos)#defineTSC_IOCCR_G2_IO2TSC_IOCCR_G2_IO2_Msk#defineTSC_IOCCR_G2_IO3_Pos(6U)#defineTSC_IOCCR_G2_IO3_Msk(0x1UL<<TSC_IOCCR_G2_IO3_Pos)#defineTSC_IOCCR_G2_IO3TSC_IOCCR_G2_IO3_Msk#defineTSC_IOCCR_G2_IO4_Pos(7U)#defineTSC_IOCCR_G2_IO4_Msk(0x1UL<<TSC_IOCCR_G2_IO4_Pos)#defineTSC_IOCCR_G2_IO4TSC_IOCCR_G2_IO4_Msk#defineTSC_IOCCR_G3_IO1_Pos(8U)#defineTSC_IOCCR_G3_IO1_Msk(0x1UL<<TSC_IOCCR_G3_IO1_Pos)#defineTSC_IOCCR_G3_IO1TSC_IOCCR_G3_IO1_Msk#defineTSC_IOCCR_G3_IO2_Pos(9U)#defineTSC_IOCCR_G3_IO2_Msk(0x1UL<<TSC_IOCCR_G3_IO2_Pos)#defineTSC_IOCCR_G3_IO2TSC_IOCCR_G3_IO2_Msk#defineTSC_IOCCR_G3_IO3_Pos(10U)#defineTSC_IOCCR_G3_IO3_Msk(0x1UL<<TSC_IOCCR_G3_IO3_Pos)#defineTSC_IOCCR_G3_IO3TSC_IOCCR_G3_IO3_Msk#defineTSC_IOCCR_G3_IO4_Pos(11U)#defineTSC_IOCCR_G3_IO4_Msk(0x1UL<<TSC_IOCCR_G3_IO4_Pos)#defineTSC_IOCCR_G3_IO4TSC_IOCCR_G3_IO4_Msk#defineTSC_IOCCR_G4_IO1_Pos(12U)#defineTSC_IOCCR_G4_IO1_Msk(0x1UL<<TSC_IOCCR_G4_IO1_Pos)#defineTSC_IOCCR_G4_IO1TSC_IOCCR_G4_IO1_Msk#defineTSC_IOCCR_G4_IO2_Pos(13U)#defineTSC_IOCCR_G4_IO2_Msk(0x1UL<<TSC_IOCCR_G4_IO2_Pos)#defineTSC_IOCCR_G4_IO2TSC_IOCCR_G4_IO2_Msk#defineTSC_IOCCR_G4_IO3_Pos(14U)#defineTSC_IOCCR_G4_IO3_Msk(0x1UL<<TSC_IOCCR_G4_IO3_Pos)#defineTSC_IOCCR_G4_IO3TSC_IOCCR_G4_IO3_Msk#defineTSC_IOCCR_G4_IO4_Pos(15U)#defineTSC_IOCCR_G4_IO4_Msk(0x1UL<<TSC_IOCCR_G4_IO4_Pos)#defineTSC_IOCCR_G4_IO4TSC_IOCCR_G4_IO4_Msk#defineTSC_IOCCR_G5_IO1_Pos(16U)#defineTSC_IOCCR_G5_IO1_Msk(0x1UL<<TSC_IOCCR_G5_IO1_Pos)#defineTSC_IOCCR_G5_IO1TSC_IOCCR_G5_IO1_Msk#defineTSC_IOCCR_G5_IO2_Pos(17U)#defineTSC_IOCCR_G5_IO2_Msk(0x1UL<<TSC_IOCCR_G5_IO2_Pos)#defineTSC_IOCCR_G5_IO2TSC_IOCCR_G5_IO2_Msk#defineTSC_IOCCR_G5_IO3_Pos(18U)#defineTSC_IOCCR_G5_IO3_Msk(0x1UL<<TSC_IOCCR_G5_IO3_Pos)#defineTSC_IOCCR_G5_IO3TSC_IOCCR_G5_IO3_Msk#defineTSC_IOCCR_G5_IO4_Pos(19U)#defineTSC_IOCCR_G5_IO4_Msk(0x1UL<<TSC_IOCCR_G5_IO4_Pos)#defineTSC_IOCCR_G5_IO4TSC_IOCCR_G5_IO4_Msk#defineTSC_IOCCR_G6_IO1_Pos(20U)#defineTSC_IOCCR_G6_IO1_Msk(0x1UL<<TSC_IOCCR_G6_IO1_Pos)#defineTSC_IOCCR_G6_IO1TSC_IOCCR_G6_IO1_Msk#defineTSC_IOCCR_G6_IO2_Pos(21U)#defineTSC_IOCCR_G6_IO2_Msk(0x1UL<<TSC_IOCCR_G6_IO2_Pos)#defineTSC_IOCCR_G6_IO2TSC_IOCCR_G6_IO2_Msk#defineTSC_IOCCR_G6_IO3_Pos(22U)#defineTSC_IOCCR_G6_IO3_Msk(0x1UL<<TSC_IOCCR_G6_IO3_Pos)#defineTSC_IOCCR_G6_IO3TSC_IOCCR_G6_IO3_Msk#defineTSC_IOCCR_G6_IO4_Pos(23U)#defineTSC_IOCCR_G6_IO4_Msk(0x1UL<<TSC_IOCCR_G6_IO4_Pos)#defineTSC_IOCCR_G6_IO4TSC_IOCCR_G6_IO4_Msk#defineTSC_IOCCR_G7_IO1_Pos(24U)#defineTSC_IOCCR_G7_IO1_Msk(0x1UL<<TSC_IOCCR_G7_IO1_Pos)#defineTSC_IOCCR_G7_IO1TSC_IOCCR_G7_IO1_Msk#defineTSC_IOCCR_G7_IO2_Pos(25U)#defineTSC_IOCCR_G7_IO2_Msk(0x1UL<<TSC_IOCCR_G7_IO2_Pos)#defineTSC_IOCCR_G7_IO2TSC_IOCCR_G7_IO2_Msk#defineTSC_IOCCR_G7_IO3_Pos(26U)#defineTSC_IOCCR_G7_IO3_Msk(0x1UL<<TSC_IOCCR_G7_IO3_Pos)#defineTSC_IOCCR_G7_IO3TSC_IOCCR_G7_IO3_Msk#defineTSC_IOCCR_G7_IO4_Pos(27U)#defineTSC_IOCCR_G7_IO4_Msk(0x1UL<<TSC_IOCCR_G7_IO4_Pos)#defineTSC_IOCCR_G7_IO4TSC_IOCCR_G7_IO4_Msk#defineTSC_IOCCR_G8_IO1_Pos(28U)#defineTSC_IOCCR_G8_IO1_Msk(0x1UL<<TSC_IOCCR_G8_IO1_Pos)#defineTSC_IOCCR_G8_IO1TSC_IOCCR_G8_IO1_Msk#defineTSC_IOCCR_G8_IO2_Pos(29U)#defineTSC_IOCCR_G8_IO2_Msk(0x1UL<<TSC_IOCCR_G8_IO2_Pos)#defineTSC_IOCCR_G8_IO2TSC_IOCCR_G8_IO2_Msk#defineTSC_IOCCR_G8_IO3_Pos(30U)#defineTSC_IOCCR_G8_IO3_Msk(0x1UL<<TSC_IOCCR_G8_IO3_Pos)#defineTSC_IOCCR_G8_IO3TSC_IOCCR_G8_IO3_Msk#defineTSC_IOCCR_G8_IO4_Pos(31U)#defineTSC_IOCCR_G8_IO4_Msk(0x1UL<<TSC_IOCCR_G8_IO4_Pos)#defineTSC_IOCCR_G8_IO4TSC_IOCCR_G8_IO4_Msk#defineTSC_IOGCSR_G1E_Pos(0U)#defineTSC_IOGCSR_G1E_Msk(0x1UL<<TSC_IOGCSR_G1E_Pos)#defineTSC_IOGCSR_G1ETSC_IOGCSR_G1E_Msk#defineTSC_IOGCSR_G2E_Pos(1U)#defineTSC_IOGCSR_G2E_Msk(0x1UL<<TSC_IOGCSR_G2E_Pos)#defineTSC_IOGCSR_G2ETSC_IOGCSR_G2E_Msk#defineTSC_IOGCSR_G3E_Pos(2U)#defineTSC_IOGCSR_G3E_Msk(0x1UL<<TSC_IOGCSR_G3E_Pos)#defineTSC_IOGCSR_G3ETSC_IOGCSR_G3E_Msk#defineTSC_IOGCSR_G4E_Pos(3U)#defineTSC_IOGCSR_G4E_Msk(0x1UL<<TSC_IOGCSR_G4E_Pos)#defineTSC_IOGCSR_G4ETSC_IOGCSR_G4E_Msk#defineTSC_IOGCSR_G5E_Pos(4U)#defineTSC_IOGCSR_G5E_Msk(0x1UL<<TSC_IOGCSR_G5E_Pos)#defineTSC_IOGCSR_G5ETSC_IOGCSR_G5E_Msk#defineTSC_IOGCSR_G6E_Pos(5U)#defineTSC_IOGCSR_G6E_Msk(0x1UL<<TSC_IOGCSR_G6E_Pos)#defineTSC_IOGCSR_G6ETSC_IOGCSR_G6E_Msk#defineTSC_IOGCSR_G7E_Pos(6U)#defineTSC_IOGCSR_G7E_Msk(0x1UL<<TSC_IOGCSR_G7E_Pos)#defineTSC_IOGCSR_G7ETSC_IOGCSR_G7E_Msk#defineTSC_IOGCSR_G8E_Pos(7U)#defineTSC_IOGCSR_G8E_Msk(0x1UL<<TSC_IOGCSR_G8E_Pos)#defineTSC_IOGCSR_G8ETSC_IOGCSR_G8E_Msk#defineTSC_IOGCSR_G1S_Pos(16U)#defineTSC_IOGCSR_G1S_Msk(0x1UL<<TSC_IOGCSR_G1S_Pos)#defineTSC_IOGCSR_G1STSC_IOGCSR_G1S_Msk#defineTSC_IOGCSR_G2S_Pos(17U)#defineTSC_IOGCSR_G2S_Msk(0x1UL<<TSC_IOGCSR_G2S_Pos)#defineTSC_IOGCSR_G2STSC_IOGCSR_G2S_Msk#defineTSC_IOGCSR_G3S_Pos(18U)#defineTSC_IOGCSR_G3S_Msk(0x1UL<<TSC_IOGCSR_G3S_Pos)#defineTSC_IOGCSR_G3STSC_IOGCSR_G3S_Msk#defineTSC_IOGCSR_G4S_Pos(19U)#defineTSC_IOGCSR_G4S_Msk(0x1UL<<TSC_IOGCSR_G4S_Pos)#defineTSC_IOGCSR_G4STSC_IOGCSR_G4S_Msk#defineTSC_IOGCSR_G5S_Pos(20U)#defineTSC_IOGCSR_G5S_Msk(0x1UL<<TSC_IOGCSR_G5S_Pos)#defineTSC_IOGCSR_G5STSC_IOGCSR_G5S_Msk#defineTSC_IOGCSR_G6S_Pos(21U)#defineTSC_IOGCSR_G6S_Msk(0x1UL<<TSC_IOGCSR_G6S_Pos)#defineTSC_IOGCSR_G6STSC_IOGCSR_G6S_Msk#defineTSC_IOGCSR_G7S_Pos(22U)#defineTSC_IOGCSR_G7S_Msk(0x1UL<<TSC_IOGCSR_G7S_Pos)#defineTSC_IOGCSR_G7STSC_IOGCSR_G7S_Msk#defineTSC_IOGCSR_G8S_Pos(23U)#defineTSC_IOGCSR_G8S_Msk(0x1UL<<TSC_IOGCSR_G8S_Pos)#defineTSC_IOGCSR_G8STSC_IOGCSR_G8S_Msk#defineTSC_IOGXCR_CNT_Pos(0U)#defineTSC_IOGXCR_CNT_Msk(0x3FFFUL<<TSC_IOGXCR_CNT_Pos)#defineTSC_IOGXCR_CNTTSC_IOGXCR_CNT_Msk#defineUSART_TCBGT_SUPPORT#defineUSART_CR1_UE_Pos(0U)#defineUSART_CR1_UE_Msk(0x1UL<<USART_CR1_UE_Pos)#defineUSART_CR1_UEUSART_CR1_UE_Msk#defineUSART_CR1_UESM_Pos(1U)#defineUSART_CR1_UESM_Msk(0x1UL<<USART_CR1_UESM_Pos)#defineUSART_CR1_UESMUSART_CR1_UESM_Msk#defineUSART_CR1_RE_Pos(2U)#defineUSART_CR1_RE_Msk(0x1UL<<USART_CR1_RE_Pos)#defineUSART_CR1_REUSART_CR1_RE_Msk#defineUSART_CR1_TE_Pos(3U)#defineUSART_CR1_TE_Msk(0x1UL<<USART_CR1_TE_Pos)#defineUSART_CR1_TEUSART_CR1_TE_Msk#defineUSART_CR1_IDLEIE_Pos(4U)#defineUSART_CR1_IDLEIE_Msk(0x1UL<<USART_CR1_IDLEIE_Pos)#defineUSART_CR1_IDLEIEUSART_CR1_IDLEIE_Msk#defineUSART_CR1_RXNEIE_Pos(5U)#defineUSART_CR1_RXNEIE_Msk(0x1UL<<USART_CR1_RXNEIE_Pos)#defineUSART_CR1_RXNEIEUSART_CR1_RXNEIE_Msk#defineUSART_CR1_TCIE_Pos(6U)#defineUSART_CR1_TCIE_Msk(0x1UL<<USART_CR1_TCIE_Pos)#defineUSART_CR1_TCIEUSART_CR1_TCIE_Msk#defineUSART_CR1_TXEIE_Pos(7U)#defineUSART_CR1_TXEIE_Msk(0x1UL<<USART_CR1_TXEIE_Pos)#defineUSART_CR1_TXEIEUSART_CR1_TXEIE_Msk#defineUSART_CR1_PEIE_Pos(8U)#defineUSART_CR1_PEIE_Msk(0x1UL<<USART_CR1_PEIE_Pos)#defineUSART_CR1_PEIEUSART_CR1_PEIE_Msk#defineUSART_CR1_PS_Pos(9U)#defineUSART_CR1_PS_Msk(0x1UL<<USART_CR1_PS_Pos)#defineUSART_CR1_PSUSART_CR1_PS_Msk#defineUSART_CR1_PCE_Pos(10U)#defineUSART_CR1_PCE_Msk(0x1UL<<USART_CR1_PCE_Pos)#defineUSART_CR1_PCEUSART_CR1_PCE_Msk#defineUSART_CR1_WAKE_Pos(11U)#defineUSART_CR1_WAKE_Msk(0x1UL<<USART_CR1_WAKE_Pos)#defineUSART_CR1_WAKEUSART_CR1_WAKE_Msk#defineUSART_CR1_M_Pos(12U)#defineUSART_CR1_M_Msk(0x10001UL<<USART_CR1_M_Pos)#defineUSART_CR1_MUSART_CR1_M_Msk#defineUSART_CR1_M0_Pos(12U)#defineUSART_CR1_M0_Msk(0x1UL<<USART_CR1_M0_Pos)#defineUSART_CR1_M0USART_CR1_M0_Msk#defineUSART_CR1_MME_Pos(13U)#defineUSART_CR1_MME_Msk(0x1UL<<USART_CR1_MME_Pos)#defineUSART_CR1_MMEUSART_CR1_MME_Msk#defineUSART_CR1_CMIE_Pos(14U)#defineUSART_CR1_CMIE_Msk(0x1UL<<USART_CR1_CMIE_Pos)#defineUSART_CR1_CMIEUSART_CR1_CMIE_Msk#defineUSART_CR1_OVER8_Pos(15U)#defineUSART_CR1_OVER8_Msk(0x1UL<<USART_CR1_OVER8_Pos)#defineUSART_CR1_OVER8USART_CR1_OVER8_Msk#defineUSART_CR1_DEDT_Pos(16U)#defineUSART_CR1_DEDT_Msk(0x1FUL<<USART_CR1_DEDT_Pos)#defineUSART_CR1_DEDTUSART_CR1_DEDT_Msk#defineUSART_CR1_DEDT_0(0x01UL<<USART_CR1_DEDT_Pos)#defineUSART_CR1_DEDT_1(0x02UL<<USART_CR1_DEDT_Pos)#defineUSART_CR1_DEDT_2(0x04UL<<USART_CR1_DEDT_Pos)#defineUSART_CR1_DEDT_3(0x08UL<<USART_CR1_DEDT_Pos)#defineUSART_CR1_DEDT_4(0x10UL<<USART_CR1_DEDT_Pos)#defineUSART_CR1_DEAT_Pos(21U)#defineUSART_CR1_DEAT_Msk(0x1FUL<<USART_CR1_DEAT_Pos)#defineUSART_CR1_DEATUSART_CR1_DEAT_Msk#defineUSART_CR1_DEAT_0(0x01UL<<USART_CR1_DEAT_Pos)#defineUSART_CR1_DEAT_1(0x02UL<<USART_CR1_DEAT_Pos)#defineUSART_CR1_DEAT_2(0x04UL<<USART_CR1_DEAT_Pos)#defineUSART_CR1_DEAT_3(0x08UL<<USART_CR1_DEAT_Pos)#defineUSART_CR1_DEAT_4(0x10UL<<USART_CR1_DEAT_Pos)#defineUSART_CR1_RTOIE_Pos(26U)#defineUSART_CR1_RTOIE_Msk(0x1UL<<USART_CR1_RTOIE_Pos)#defineUSART_CR1_RTOIEUSART_CR1_RTOIE_Msk#defineUSART_CR1_EOBIE_Pos(27U)#defineUSART_CR1_EOBIE_Msk(0x1UL<<USART_CR1_EOBIE_Pos)#defineUSART_CR1_EOBIEUSART_CR1_EOBIE_Msk#defineUSART_CR1_M1_Pos(28U)#defineUSART_CR1_M1_Msk(0x1UL<<USART_CR1_M1_Pos)#defineUSART_CR1_M1USART_CR1_M1_Msk#defineUSART_CR2_ADDM7_Pos(4U)#defineUSART_CR2_ADDM7_Msk(0x1UL<<USART_CR2_ADDM7_Pos)#defineUSART_CR2_ADDM7USART_CR2_ADDM7_Msk#defineUSART_CR2_LBDL_Pos(5U)#defineUSART_CR2_LBDL_Msk(0x1UL<<USART_CR2_LBDL_Pos)#defineUSART_CR2_LBDLUSART_CR2_LBDL_Msk#defineUSART_CR2_LBDIE_Pos(6U)#defineUSART_CR2_LBDIE_Msk(0x1UL<<USART_CR2_LBDIE_Pos)#defineUSART_CR2_LBDIEUSART_CR2_LBDIE_Msk#defineUSART_CR2_LBCL_Pos(8U)#defineUSART_CR2_LBCL_Msk(0x1UL<<USART_CR2_LBCL_Pos)#defineUSART_CR2_LBCLUSART_CR2_LBCL_Msk#defineUSART_CR2_CPHA_Pos(9U)#defineUSART_CR2_CPHA_Msk(0x1UL<<USART_CR2_CPHA_Pos)#defineUSART_CR2_CPHAUSART_CR2_CPHA_Msk#defineUSART_CR2_CPOL_Pos(10U)#defineUSART_CR2_CPOL_Msk(0x1UL<<USART_CR2_CPOL_Pos)#defineUSART_CR2_CPOLUSART_CR2_CPOL_Msk#defineUSART_CR2_CLKEN_Pos(11U)#defineUSART_CR2_CLKEN_Msk(0x1UL<<USART_CR2_CLKEN_Pos)#defineUSART_CR2_CLKENUSART_CR2_CLKEN_Msk#defineUSART_CR2_STOP_Pos(12U)#defineUSART_CR2_STOP_Msk(0x3UL<<USART_CR2_STOP_Pos)#defineUSART_CR2_STOPUSART_CR2_STOP_Msk#defineUSART_CR2_STOP_0(0x1UL<<USART_CR2_STOP_Pos)#defineUSART_CR2_STOP_1(0x2UL<<USART_CR2_STOP_Pos)#defineUSART_CR2_LINEN_Pos(14U)#defineUSART_CR2_LINEN_Msk(0x1UL<<USART_CR2_LINEN_Pos)#defineUSART_CR2_LINENUSART_CR2_LINEN_Msk#defineUSART_CR2_SWAP_Pos(15U)#defineUSART_CR2_SWAP_Msk(0x1UL<<USART_CR2_SWAP_Pos)#defineUSART_CR2_SWAPUSART_CR2_SWAP_Msk#defineUSART_CR2_RXINV_Pos(16U)#defineUSART_CR2_RXINV_Msk(0x1UL<<USART_CR2_RXINV_Pos)#defineUSART_CR2_RXINVUSART_CR2_RXINV_Msk#defineUSART_CR2_TXINV_Pos(17U)#defineUSART_CR2_TXINV_Msk(0x1UL<<USART_CR2_TXINV_Pos)#defineUSART_CR2_TXINVUSART_CR2_TXINV_Msk#defineUSART_CR2_DATAINV_Pos(18U)#defineUSART_CR2_DATAINV_Msk(0x1UL<<USART_CR2_DATAINV_Pos)#defineUSART_CR2_DATAINVUSART_CR2_DATAINV_Msk#defineUSART_CR2_MSBFIRST_Pos(19U)#defineUSART_CR2_MSBFIRST_Msk(0x1UL<<USART_CR2_MSBFIRST_Pos)#defineUSART_CR2_MSBFIRSTUSART_CR2_MSBFIRST_Msk#defineUSART_CR2_ABREN_Pos(20U)#defineUSART_CR2_ABREN_Msk(0x1UL<<USART_CR2_ABREN_Pos)#defineUSART_CR2_ABRENUSART_CR2_ABREN_Msk#defineUSART_CR2_ABRMODE_Pos(21U)#defineUSART_CR2_ABRMODE_Msk(0x3UL<<USART_CR2_ABRMODE_Pos)#defineUSART_CR2_ABRMODEUSART_CR2_ABRMODE_Msk#defineUSART_CR2_ABRMODE_0(0x1UL<<USART_CR2_ABRMODE_Pos)#defineUSART_CR2_ABRMODE_1(0x2UL<<USART_CR2_ABRMODE_Pos)#defineUSART_CR2_RTOEN_Pos(23U)#defineUSART_CR2_RTOEN_Msk(0x1UL<<USART_CR2_RTOEN_Pos)#defineUSART_CR2_RTOENUSART_CR2_RTOEN_Msk#defineUSART_CR2_ADD_Pos(24U)#defineUSART_CR2_ADD_Msk(0xFFUL<<USART_CR2_ADD_Pos)#defineUSART_CR2_ADDUSART_CR2_ADD_Msk#defineUSART_CR3_EIE_Pos(0U)#defineUSART_CR3_EIE_Msk(0x1UL<<USART_CR3_EIE_Pos)#defineUSART_CR3_EIEUSART_CR3_EIE_Msk#defineUSART_CR3_IREN_Pos(1U)#defineUSART_CR3_IREN_Msk(0x1UL<<USART_CR3_IREN_Pos)#defineUSART_CR3_IRENUSART_CR3_IREN_Msk#defineUSART_CR3_IRLP_Pos(2U)#defineUSART_CR3_IRLP_Msk(0x1UL<<USART_CR3_IRLP_Pos)#defineUSART_CR3_IRLPUSART_CR3_IRLP_Msk#defineUSART_CR3_HDSEL_Pos(3U)#defineUSART_CR3_HDSEL_Msk(0x1UL<<USART_CR3_HDSEL_Pos)#defineUSART_CR3_HDSELUSART_CR3_HDSEL_Msk#defineUSART_CR3_NACK_Pos(4U)#defineUSART_CR3_NACK_Msk(0x1UL<<USART_CR3_NACK_Pos)#defineUSART_CR3_NACKUSART_CR3_NACK_Msk#defineUSART_CR3_SCEN_Pos(5U)#defineUSART_CR3_SCEN_Msk(0x1UL<<USART_CR3_SCEN_Pos)#defineUSART_CR3_SCENUSART_CR3_SCEN_Msk#defineUSART_CR3_DMAR_Pos(6U)#defineUSART_CR3_DMAR_Msk(0x1UL<<USART_CR3_DMAR_Pos)#defineUSART_CR3_DMARUSART_CR3_DMAR_Msk#defineUSART_CR3_DMAT_Pos(7U)#defineUSART_CR3_DMAT_Msk(0x1UL<<USART_CR3_DMAT_Pos)#defineUSART_CR3_DMATUSART_CR3_DMAT_Msk#defineUSART_CR3_RTSE_Pos(8U)#defineUSART_CR3_RTSE_Msk(0x1UL<<USART_CR3_RTSE_Pos)#defineUSART_CR3_RTSEUSART_CR3_RTSE_Msk#defineUSART_CR3_CTSE_Pos(9U)#defineUSART_CR3_CTSE_Msk(0x1UL<<USART_CR3_CTSE_Pos)#defineUSART_CR3_CTSEUSART_CR3_CTSE_Msk#defineUSART_CR3_CTSIE_Pos(10U)#defineUSART_CR3_CTSIE_Msk(0x1UL<<USART_CR3_CTSIE_Pos)#defineUSART_CR3_CTSIEUSART_CR3_CTSIE_Msk#defineUSART_CR3_ONEBIT_Pos(11U)#defineUSART_CR3_ONEBIT_Msk(0x1UL<<USART_CR3_ONEBIT_Pos)#defineUSART_CR3_ONEBITUSART_CR3_ONEBIT_Msk#defineUSART_CR3_OVRDIS_Pos(12U)#defineUSART_CR3_OVRDIS_Msk(0x1UL<<USART_CR3_OVRDIS_Pos)#defineUSART_CR3_OVRDISUSART_CR3_OVRDIS_Msk#defineUSART_CR3_DDRE_Pos(13U)#defineUSART_CR3_DDRE_Msk(0x1UL<<USART_CR3_DDRE_Pos)#defineUSART_CR3_DDREUSART_CR3_DDRE_Msk#defineUSART_CR3_DEM_Pos(14U)#defineUSART_CR3_DEM_Msk(0x1UL<<USART_CR3_DEM_Pos)#defineUSART_CR3_DEMUSART_CR3_DEM_Msk#defineUSART_CR3_DEP_Pos(15U)#defineUSART_CR3_DEP_Msk(0x1UL<<USART_CR3_DEP_Pos)#defineUSART_CR3_DEPUSART_CR3_DEP_Msk#defineUSART_CR3_SCARCNT_Pos(17U)#defineUSART_CR3_SCARCNT_Msk(0x7UL<<USART_CR3_SCARCNT_Pos)#defineUSART_CR3_SCARCNTUSART_CR3_SCARCNT_Msk#defineUSART_CR3_SCARCNT_0(0x1UL<<USART_CR3_SCARCNT_Pos)#defineUSART_CR3_SCARCNT_1(0x2UL<<USART_CR3_SCARCNT_Pos)#defineUSART_CR3_SCARCNT_2(0x4UL<<USART_CR3_SCARCNT_Pos)#defineUSART_CR3_WUS_Pos(20U)#defineUSART_CR3_WUS_Msk(0x3UL<<USART_CR3_WUS_Pos)#defineUSART_CR3_WUSUSART_CR3_WUS_Msk#defineUSART_CR3_WUS_0(0x1UL<<USART_CR3_WUS_Pos)#defineUSART_CR3_WUS_1(0x2UL<<USART_CR3_WUS_Pos)#defineUSART_CR3_WUFIE_Pos(22U)#defineUSART_CR3_WUFIE_Msk(0x1UL<<USART_CR3_WUFIE_Pos)#defineUSART_CR3_WUFIEUSART_CR3_WUFIE_Msk#defineUSART_CR3_UCESM_Pos(23U)#defineUSART_CR3_UCESM_Msk(0x1UL<<USART_CR3_UCESM_Pos)#defineUSART_CR3_UCESMUSART_CR3_UCESM_Msk#defineUSART_CR3_TCBGTIE_Pos(24U)#defineUSART_CR3_TCBGTIE_Msk(0x1UL<<USART_CR3_TCBGTIE_Pos)#defineUSART_CR3_TCBGTIEUSART_CR3_TCBGTIE_Msk#defineUSART_BRR_DIV_FRACTION_Pos(0U)#defineUSART_BRR_DIV_FRACTION_Msk(0xFUL<<USART_BRR_DIV_FRACTION_Pos)#defineUSART_BRR_DIV_FRACTIONUSART_BRR_DIV_FRACTION_Msk#defineUSART_BRR_DIV_MANTISSA_Pos(4U)#defineUSART_BRR_DIV_MANTISSA_Msk(0xFFFUL<<USART_BRR_DIV_MANTISSA_Pos)#defineUSART_BRR_DIV_MANTISSAUSART_BRR_DIV_MANTISSA_Msk#defineUSART_GTPR_PSC_Pos(0U)#defineUSART_GTPR_PSC_Msk(0xFFUL<<USART_GTPR_PSC_Pos)#defineUSART_GTPR_PSCUSART_GTPR_PSC_Msk#defineUSART_GTPR_GT_Pos(8U)#defineUSART_GTPR_GT_Msk(0xFFUL<<USART_GTPR_GT_Pos)#defineUSART_GTPR_GTUSART_GTPR_GT_Msk#defineUSART_RTOR_RTO_Pos(0U)#defineUSART_RTOR_RTO_Msk(0xFFFFFFUL<<USART_RTOR_RTO_Pos)#defineUSART_RTOR_RTOUSART_RTOR_RTO_Msk#defineUSART_RTOR_BLEN_Pos(24U)#defineUSART_RTOR_BLEN_Msk(0xFFUL<<USART_RTOR_BLEN_Pos)#defineUSART_RTOR_BLENUSART_RTOR_BLEN_Msk#defineUSART_RQR_ABRRQ_Pos(0U)#defineUSART_RQR_ABRRQ_Msk(0x1UL<<USART_RQR_ABRRQ_Pos)#defineUSART_RQR_ABRRQUSART_RQR_ABRRQ_Msk#defineUSART_RQR_SBKRQ_Pos(1U)#defineUSART_RQR_SBKRQ_Msk(0x1UL<<USART_RQR_SBKRQ_Pos)#defineUSART_RQR_SBKRQUSART_RQR_SBKRQ_Msk#defineUSART_RQR_MMRQ_Pos(2U)#defineUSART_RQR_MMRQ_Msk(0x1UL<<USART_RQR_MMRQ_Pos)#defineUSART_RQR_MMRQUSART_RQR_MMRQ_Msk#defineUSART_RQR_RXFRQ_Pos(3U)#defineUSART_RQR_RXFRQ_Msk(0x1UL<<USART_RQR_RXFRQ_Pos)#defineUSART_RQR_RXFRQUSART_RQR_RXFRQ_Msk#defineUSART_RQR_TXFRQ_Pos(4U)#defineUSART_RQR_TXFRQ_Msk(0x1UL<<USART_RQR_TXFRQ_Pos)#defineUSART_RQR_TXFRQUSART_RQR_TXFRQ_Msk#defineUSART_ISR_PE_Pos(0U)#defineUSART_ISR_PE_Msk(0x1UL<<USART_ISR_PE_Pos)#defineUSART_ISR_PEUSART_ISR_PE_Msk#defineUSART_ISR_FE_Pos(1U)#defineUSART_ISR_FE_Msk(0x1UL<<USART_ISR_FE_Pos)#defineUSART_ISR_FEUSART_ISR_FE_Msk#defineUSART_ISR_NE_Pos(2U)#defineUSART_ISR_NE_Msk(0x1UL<<USART_ISR_NE_Pos)#defineUSART_ISR_NEUSART_ISR_NE_Msk#defineUSART_ISR_ORE_Pos(3U)#defineUSART_ISR_ORE_Msk(0x1UL<<USART_ISR_ORE_Pos)#defineUSART_ISR_OREUSART_ISR_ORE_Msk#defineUSART_ISR_IDLE_Pos(4U)#defineUSART_ISR_IDLE_Msk(0x1UL<<USART_ISR_IDLE_Pos)#defineUSART_ISR_IDLEUSART_ISR_IDLE_Msk#defineUSART_ISR_RXNE_Pos(5U)#defineUSART_ISR_RXNE_Msk(0x1UL<<USART_ISR_RXNE_Pos)#defineUSART_ISR_RXNEUSART_ISR_RXNE_Msk#defineUSART_ISR_TC_Pos(6U)#defineUSART_ISR_TC_Msk(0x1UL<<USART_ISR_TC_Pos)#defineUSART_ISR_TCUSART_ISR_TC_Msk#defineUSART_ISR_TXE_Pos(7U)#defineUSART_ISR_TXE_Msk(0x1UL<<USART_ISR_TXE_Pos)#defineUSART_ISR_TXEUSART_ISR_TXE_Msk#defineUSART_ISR_LBDF_Pos(8U)#defineUSART_ISR_LBDF_Msk(0x1UL<<USART_ISR_LBDF_Pos)#defineUSART_ISR_LBDFUSART_ISR_LBDF_Msk#defineUSART_ISR_CTSIF_Pos(9U)#defineUSART_ISR_CTSIF_Msk(0x1UL<<USART_ISR_CTSIF_Pos)#defineUSART_ISR_CTSIFUSART_ISR_CTSIF_Msk#defineUSART_ISR_CTS_Pos(10U)#defineUSART_ISR_CTS_Msk(0x1UL<<USART_ISR_CTS_Pos)#defineUSART_ISR_CTSUSART_ISR_CTS_Msk#defineUSART_ISR_RTOF_Pos(11U)#defineUSART_ISR_RTOF_Msk(0x1UL<<USART_ISR_RTOF_Pos)#defineUSART_ISR_RTOFUSART_ISR_RTOF_Msk#defineUSART_ISR_EOBF_Pos(12U)#defineUSART_ISR_EOBF_Msk(0x1UL<<USART_ISR_EOBF_Pos)#defineUSART_ISR_EOBFUSART_ISR_EOBF_Msk#defineUSART_ISR_ABRE_Pos(14U)#defineUSART_ISR_ABRE_Msk(0x1UL<<USART_ISR_ABRE_Pos)#defineUSART_ISR_ABREUSART_ISR_ABRE_Msk#defineUSART_ISR_ABRF_Pos(15U)#defineUSART_ISR_ABRF_Msk(0x1UL<<USART_ISR_ABRF_Pos)#defineUSART_ISR_ABRFUSART_ISR_ABRF_Msk#defineUSART_ISR_BUSY_Pos(16U)#defineUSART_ISR_BUSY_Msk(0x1UL<<USART_ISR_BUSY_Pos)#defineUSART_ISR_BUSYUSART_ISR_BUSY_Msk#defineUSART_ISR_CMF_Pos(17U)#defineUSART_ISR_CMF_Msk(0x1UL<<USART_ISR_CMF_Pos)#defineUSART_ISR_CMFUSART_ISR_CMF_Msk#defineUSART_ISR_SBKF_Pos(18U)#defineUSART_ISR_SBKF_Msk(0x1UL<<USART_ISR_SBKF_Pos)#defineUSART_ISR_SBKFUSART_ISR_SBKF_Msk#defineUSART_ISR_RWU_Pos(19U)#defineUSART_ISR_RWU_Msk(0x1UL<<USART_ISR_RWU_Pos)#defineUSART_ISR_RWUUSART_ISR_RWU_Msk#defineUSART_ISR_WUF_Pos(20U)#defineUSART_ISR_WUF_Msk(0x1UL<<USART_ISR_WUF_Pos)#defineUSART_ISR_WUFUSART_ISR_WUF_Msk#defineUSART_ISR_TEACK_Pos(21U)#defineUSART_ISR_TEACK_Msk(0x1UL<<USART_ISR_TEACK_Pos)#defineUSART_ISR_TEACKUSART_ISR_TEACK_Msk#defineUSART_ISR_REACK_Pos(22U)#defineUSART_ISR_REACK_Msk(0x1UL<<USART_ISR_REACK_Pos)#defineUSART_ISR_REACKUSART_ISR_REACK_Msk#defineUSART_ISR_TCBGT_Pos(25U)#defineUSART_ISR_TCBGT_Msk(0x1UL<<USART_ISR_TCBGT_Pos)#defineUSART_ISR_TCBGTUSART_ISR_TCBGT_Msk#defineUSART_ICR_PECF_Pos(0U)#defineUSART_ICR_PECF_Msk(0x1UL<<USART_ICR_PECF_Pos)#defineUSART_ICR_PECFUSART_ICR_PECF_Msk#defineUSART_ICR_FECF_Pos(1U)#defineUSART_ICR_FECF_Msk(0x1UL<<USART_ICR_FECF_Pos)#defineUSART_ICR_FECFUSART_ICR_FECF_Msk#defineUSART_ICR_NECF_Pos(2U)#defineUSART_ICR_NECF_Msk(0x1UL<<USART_ICR_NECF_Pos)#defineUSART_ICR_NECFUSART_ICR_NECF_Msk#defineUSART_ICR_ORECF_Pos(3U)#defineUSART_ICR_ORECF_Msk(0x1UL<<USART_ICR_ORECF_Pos)#defineUSART_ICR_ORECFUSART_ICR_ORECF_Msk#defineUSART_ICR_IDLECF_Pos(4U)#defineUSART_ICR_IDLECF_Msk(0x1UL<<USART_ICR_IDLECF_Pos)#defineUSART_ICR_IDLECFUSART_ICR_IDLECF_Msk#defineUSART_ICR_TCCF_Pos(6U)#defineUSART_ICR_TCCF_Msk(0x1UL<<USART_ICR_TCCF_Pos)#defineUSART_ICR_TCCFUSART_ICR_TCCF_Msk#defineUSART_ICR_TCBGTCF_Pos(7U)#defineUSART_ICR_TCBGTCF_Msk(0x1UL<<USART_ICR_TCBGTCF_Pos)#defineUSART_ICR_TCBGTCFUSART_ICR_TCBGTCF_Msk#defineUSART_ICR_LBDCF_Pos(8U)#defineUSART_ICR_LBDCF_Msk(0x1UL<<USART_ICR_LBDCF_Pos)#defineUSART_ICR_LBDCFUSART_ICR_LBDCF_Msk#defineUSART_ICR_CTSCF_Pos(9U)#defineUSART_ICR_CTSCF_Msk(0x1UL<<USART_ICR_CTSCF_Pos)#defineUSART_ICR_CTSCFUSART_ICR_CTSCF_Msk#defineUSART_ICR_RTOCF_Pos(11U)#defineUSART_ICR_RTOCF_Msk(0x1UL<<USART_ICR_RTOCF_Pos)#defineUSART_ICR_RTOCFUSART_ICR_RTOCF_Msk#defineUSART_ICR_EOBCF_Pos(12U)#defineUSART_ICR_EOBCF_Msk(0x1UL<<USART_ICR_EOBCF_Pos)#defineUSART_ICR_EOBCFUSART_ICR_EOBCF_Msk#defineUSART_ICR_CMCF_Pos(17U)#defineUSART_ICR_CMCF_Msk(0x1UL<<USART_ICR_CMCF_Pos)#defineUSART_ICR_CMCFUSART_ICR_CMCF_Msk#defineUSART_ICR_WUCF_Pos(20U)#defineUSART_ICR_WUCF_Msk(0x1UL<<USART_ICR_WUCF_Pos)#defineUSART_ICR_WUCFUSART_ICR_WUCF_Msk#defineUSART_ICR_NCF_PosUSART_ICR_NECF_Pos#defineUSART_ICR_NCF_MskUSART_ICR_NECF_Msk#defineUSART_ICR_NCFUSART_ICR_NECF#defineUSART_RDR_RDR_Pos(0U)#defineUSART_RDR_RDR_Msk(0x1FFUL<<USART_RDR_RDR_Pos)#defineUSART_RDR_RDRUSART_RDR_RDR_Msk#defineUSART_TDR_TDR_Pos(0U)#defineUSART_TDR_TDR_Msk(0x1FFUL<<USART_TDR_TDR_Pos)#defineUSART_TDR_TDRUSART_TDR_TDR_Msk#defineSWPMI_CR_RXDMA_Pos(0U)#defineSWPMI_CR_RXDMA_Msk(0x1UL<<SWPMI_CR_RXDMA_Pos)#defineSWPMI_CR_RXDMASWPMI_CR_RXDMA_Msk#defineSWPMI_CR_TXDMA_Pos(1U)#defineSWPMI_CR_TXDMA_Msk(0x1UL<<SWPMI_CR_TXDMA_Pos)#defineSWPMI_CR_TXDMASWPMI_CR_TXDMA_Msk#defineSWPMI_CR_RXMODE_Pos(2U)#defineSWPMI_CR_RXMODE_Msk(0x1UL<<SWPMI_CR_RXMODE_Pos)#defineSWPMI_CR_RXMODESWPMI_CR_RXMODE_Msk#defineSWPMI_CR_TXMODE_Pos(3U)#defineSWPMI_CR_TXMODE_Msk(0x1UL<<SWPMI_CR_TXMODE_Pos)#defineSWPMI_CR_TXMODESWPMI_CR_TXMODE_Msk#defineSWPMI_CR_LPBK_Pos(4U)#defineSWPMI_CR_LPBK_Msk(0x1UL<<SWPMI_CR_LPBK_Pos)#defineSWPMI_CR_LPBKSWPMI_CR_LPBK_Msk#defineSWPMI_CR_SWPACT_Pos(5U)#defineSWPMI_CR_SWPACT_Msk(0x1UL<<SWPMI_CR_SWPACT_Pos)#defineSWPMI_CR_SWPACTSWPMI_CR_SWPACT_Msk#defineSWPMI_CR_DEACT_Pos(10U)#defineSWPMI_CR_DEACT_Msk(0x1UL<<SWPMI_CR_DEACT_Pos)#defineSWPMI_CR_DEACTSWPMI_CR_DEACT_Msk#defineSWPMI_BRR_BR_Pos(0U)#defineSWPMI_BRR_BR_Msk(0x3FUL<<SWPMI_BRR_BR_Pos)#defineSWPMI_BRR_BRSWPMI_BRR_BR_Msk#defineSWPMI_ISR_RXBFF_Pos(0U)#defineSWPMI_ISR_RXBFF_Msk(0x1UL<<SWPMI_ISR_RXBFF_Pos)#defineSWPMI_ISR_RXBFFSWPMI_ISR_RXBFF_Msk#defineSWPMI_ISR_TXBEF_Pos(1U)#defineSWPMI_ISR_TXBEF_Msk(0x1UL<<SWPMI_ISR_TXBEF_Pos)#defineSWPMI_ISR_TXBEFSWPMI_ISR_TXBEF_Msk#defineSWPMI_ISR_RXBERF_Pos(2U)#defineSWPMI_ISR_RXBERF_Msk(0x1UL<<SWPMI_ISR_RXBERF_Pos)#defineSWPMI_ISR_RXBERFSWPMI_ISR_RXBERF_Msk#defineSWPMI_ISR_RXOVRF_Pos(3U)#defineSWPMI_ISR_RXOVRF_Msk(0x1UL<<SWPMI_ISR_RXOVRF_Pos)#defineSWPMI_ISR_RXOVRFSWPMI_ISR_RXOVRF_Msk#defineSWPMI_ISR_TXUNRF_Pos(4U)#defineSWPMI_ISR_TXUNRF_Msk(0x1UL<<SWPMI_ISR_TXUNRF_Pos)#defineSWPMI_ISR_TXUNRFSWPMI_ISR_TXUNRF_Msk#defineSWPMI_ISR_RXNE_Pos(5U)#defineSWPMI_ISR_RXNE_Msk(0x1UL<<SWPMI_ISR_RXNE_Pos)#defineSWPMI_ISR_RXNESWPMI_ISR_RXNE_Msk#defineSWPMI_ISR_TXE_Pos(6U)#defineSWPMI_ISR_TXE_Msk(0x1UL<<SWPMI_ISR_TXE_Pos)#defineSWPMI_ISR_TXESWPMI_ISR_TXE_Msk#defineSWPMI_ISR_TCF_Pos(7U)#defineSWPMI_ISR_TCF_Msk(0x1UL<<SWPMI_ISR_TCF_Pos)#defineSWPMI_ISR_TCFSWPMI_ISR_TCF_Msk#defineSWPMI_ISR_SRF_Pos(8U)#defineSWPMI_ISR_SRF_Msk(0x1UL<<SWPMI_ISR_SRF_Pos)#defineSWPMI_ISR_SRFSWPMI_ISR_SRF_Msk#defineSWPMI_ISR_SUSP_Pos(9U)#defineSWPMI_ISR_SUSP_Msk(0x1UL<<SWPMI_ISR_SUSP_Pos)#defineSWPMI_ISR_SUSPSWPMI_ISR_SUSP_Msk#defineSWPMI_ISR_DEACTF_Pos(10U)#defineSWPMI_ISR_DEACTF_Msk(0x1UL<<SWPMI_ISR_DEACTF_Pos)#defineSWPMI_ISR_DEACTFSWPMI_ISR_DEACTF_Msk#defineSWPMI_ICR_CRXBFF_Pos(0U)#defineSWPMI_ICR_CRXBFF_Msk(0x1UL<<SWPMI_ICR_CRXBFF_Pos)#defineSWPMI_ICR_CRXBFFSWPMI_ICR_CRXBFF_Msk#defineSWPMI_ICR_CTXBEF_Pos(1U)#defineSWPMI_ICR_CTXBEF_Msk(0x1UL<<SWPMI_ICR_CTXBEF_Pos)#defineSWPMI_ICR_CTXBEFSWPMI_ICR_CTXBEF_Msk#defineSWPMI_ICR_CRXBERF_Pos(2U)#defineSWPMI_ICR_CRXBERF_Msk(0x1UL<<SWPMI_ICR_CRXBERF_Pos)#defineSWPMI_ICR_CRXBERFSWPMI_ICR_CRXBERF_Msk#defineSWPMI_ICR_CRXOVRF_Pos(3U)#defineSWPMI_ICR_CRXOVRF_Msk(0x1UL<<SWPMI_ICR_CRXOVRF_Pos)#defineSWPMI_ICR_CRXOVRFSWPMI_ICR_CRXOVRF_Msk#defineSWPMI_ICR_CTXUNRF_Pos(4U)#defineSWPMI_ICR_CTXUNRF_Msk(0x1UL<<SWPMI_ICR_CTXUNRF_Pos)#defineSWPMI_ICR_CTXUNRFSWPMI_ICR_CTXUNRF_Msk#defineSWPMI_ICR_CTCF_Pos(7U)#defineSWPMI_ICR_CTCF_Msk(0x1UL<<SWPMI_ICR_CTCF_Pos)#defineSWPMI_ICR_CTCFSWPMI_ICR_CTCF_Msk#defineSWPMI_ICR_CSRF_Pos(8U)#defineSWPMI_ICR_CSRF_Msk(0x1UL<<SWPMI_ICR_CSRF_Pos)#defineSWPMI_ICR_CSRFSWPMI_ICR_CSRF_Msk#defineSWPMI_IER_SRIE_Pos(8U)#defineSWPMI_IER_SRIE_Msk(0x1UL<<SWPMI_IER_SRIE_Pos)#defineSWPMI_IER_SRIESWPMI_IER_SRIE_Msk#defineSWPMI_IER_TCIE_Pos(7U)#defineSWPMI_IER_TCIE_Msk(0x1UL<<SWPMI_IER_TCIE_Pos)#defineSWPMI_IER_TCIESWPMI_IER_TCIE_Msk#defineSWPMI_IER_TIE_Pos(6U)#defineSWPMI_IER_TIE_Msk(0x1UL<<SWPMI_IER_TIE_Pos)#defineSWPMI_IER_TIESWPMI_IER_TIE_Msk#defineSWPMI_IER_RIE_Pos(5U)#defineSWPMI_IER_RIE_Msk(0x1UL<<SWPMI_IER_RIE_Pos)#defineSWPMI_IER_RIESWPMI_IER_RIE_Msk#defineSWPMI_IER_TXUNRIE_Pos(4U)#defineSWPMI_IER_TXUNRIE_Msk(0x1UL<<SWPMI_IER_TXUNRIE_Pos)#defineSWPMI_IER_TXUNRIESWPMI_IER_TXUNRIE_Msk#defineSWPMI_IER_RXOVRIE_Pos(3U)#defineSWPMI_IER_RXOVRIE_Msk(0x1UL<<SWPMI_IER_RXOVRIE_Pos)#defineSWPMI_IER_RXOVRIESWPMI_IER_RXOVRIE_Msk#defineSWPMI_IER_RXBERIE_Pos(2U)#defineSWPMI_IER_RXBERIE_Msk(0x1UL<<SWPMI_IER_RXBERIE_Pos)#defineSWPMI_IER_RXBERIESWPMI_IER_RXBERIE_Msk#defineSWPMI_IER_TXBEIE_Pos(1U)#defineSWPMI_IER_TXBEIE_Msk(0x1UL<<SWPMI_IER_TXBEIE_Pos)#defineSWPMI_IER_TXBEIESWPMI_IER_TXBEIE_Msk#defineSWPMI_IER_RXBFIE_Pos(0U)#defineSWPMI_IER_RXBFIE_Msk(0x1UL<<SWPMI_IER_RXBFIE_Pos)#defineSWPMI_IER_RXBFIESWPMI_IER_RXBFIE_Msk#defineSWPMI_RFL_RFL_Pos(0U)#defineSWPMI_RFL_RFL_Msk(0x1FUL<<SWPMI_RFL_RFL_Pos)#defineSWPMI_RFL_RFLSWPMI_RFL_RFL_Msk#defineSWPMI_RFL_RFL_0_1_Pos(0U)#defineSWPMI_RFL_RFL_0_1_Msk(0x3UL<<SWPMI_RFL_RFL_0_1_Pos)#defineSWPMI_RFL_RFL_0_1SWPMI_RFL_RFL_0_1_Msk#defineSWPMI_TDR_TD_Pos(0U)#defineSWPMI_TDR_TD_Msk(0xFFFFFFFFUL<<SWPMI_TDR_TD_Pos)#defineSWPMI_TDR_TDSWPMI_TDR_TD_Msk#defineSWPMI_RDR_RD_Pos(0U)#defineSWPMI_RDR_RD_Msk(0xFFFFFFFFUL<<SWPMI_RDR_RD_Pos)#defineSWPMI_RDR_RDSWPMI_RDR_RD_Msk#defineSWPMI_OR_TBYP_Pos(0U)#defineSWPMI_OR_TBYP_Msk(0x1UL<<SWPMI_OR_TBYP_Pos)#defineSWPMI_OR_TBYPSWPMI_OR_TBYP_Msk#defineSWPMI_OR_CLASS_Pos(1U)#defineSWPMI_OR_CLASS_Msk(0x1UL<<SWPMI_OR_CLASS_Pos)#defineSWPMI_OR_CLASSSWPMI_OR_CLASS_Msk#defineVREFBUF_CSR_ENVR_Pos(0U)#defineVREFBUF_CSR_ENVR_Msk(0x1UL<<VREFBUF_CSR_ENVR_Pos)#defineVREFBUF_CSR_ENVRVREFBUF_CSR_ENVR_Msk#defineVREFBUF_CSR_HIZ_Pos(1U)#defineVREFBUF_CSR_HIZ_Msk(0x1UL<<VREFBUF_CSR_HIZ_Pos)#defineVREFBUF_CSR_HIZVREFBUF_CSR_HIZ_Msk#defineVREFBUF_CSR_VRS_Pos(2U)#defineVREFBUF_CSR_VRS_Msk(0x1UL<<VREFBUF_CSR_VRS_Pos)#defineVREFBUF_CSR_VRSVREFBUF_CSR_VRS_Msk#defineVREFBUF_CSR_VRR_Pos(3U)#defineVREFBUF_CSR_VRR_Msk(0x1UL<<VREFBUF_CSR_VRR_Pos)#defineVREFBUF_CSR_VRRVREFBUF_CSR_VRR_Msk#defineVREFBUF_CCR_TRIM_Pos(0U)#defineVREFBUF_CCR_TRIM_Msk(0x3FUL<<VREFBUF_CCR_TRIM_Pos)#defineVREFBUF_CCR_TRIMVREFBUF_CCR_TRIM_Msk#defineWWDG_CR_T_Pos(0U)#defineWWDG_CR_T_Msk(0x7FUL<<WWDG_CR_T_Pos)#defineWWDG_CR_TWWDG_CR_T_Msk#defineWWDG_CR_T_0(0x01UL<<WWDG_CR_T_Pos)#defineWWDG_CR_T_1(0x02UL<<WWDG_CR_T_Pos)#defineWWDG_CR_T_2(0x04UL<<WWDG_CR_T_Pos)#defineWWDG_CR_T_3(0x08UL<<WWDG_CR_T_Pos)#defineWWDG_CR_T_4(0x10UL<<WWDG_CR_T_Pos)#defineWWDG_CR_T_5(0x20UL<<WWDG_CR_T_Pos)#defineWWDG_CR_T_6(0x40UL<<WWDG_CR_T_Pos)#defineWWDG_CR_WDGA_Pos(7U)#defineWWDG_CR_WDGA_Msk(0x1UL<<WWDG_CR_WDGA_Pos)#defineWWDG_CR_WDGAWWDG_CR_WDGA_Msk#defineWWDG_CFR_W_Pos(0U)#defineWWDG_CFR_W_Msk(0x7FUL<<WWDG_CFR_W_Pos)#defineWWDG_CFR_WWWDG_CFR_W_Msk#defineWWDG_CFR_W_0(0x01UL<<WWDG_CFR_W_Pos)#defineWWDG_CFR_W_1(0x02UL<<WWDG_CFR_W_Pos)#defineWWDG_CFR_W_2(0x04UL<<WWDG_CFR_W_Pos)#defineWWDG_CFR_W_3(0x08UL<<WWDG_CFR_W_Pos)#defineWWDG_CFR_W_4(0x10UL<<WWDG_CFR_W_Pos)#defineWWDG_CFR_W_5(0x20UL<<WWDG_CFR_W_Pos)#defineWWDG_CFR_W_6(0x40UL<<WWDG_CFR_W_Pos)#defineWWDG_CFR_WDGTB_Pos(7U)#defineWWDG_CFR_WDGTB_Msk(0x3UL<<WWDG_CFR_WDGTB_Pos)#defineWWDG_CFR_WDGTBWWDG_CFR_WDGTB_Msk#defineWWDG_CFR_WDGTB_0(0x1UL<<WWDG_CFR_WDGTB_Pos)#defineWWDG_CFR_WDGTB_1(0x2UL<<WWDG_CFR_WDGTB_Pos)#defineWWDG_CFR_EWI_Pos(9U)#defineWWDG_CFR_EWI_Msk(0x1UL<<WWDG_CFR_EWI_Pos)#defineWWDG_CFR_EWIWWDG_CFR_EWI_Msk#defineWWDG_SR_EWIF_Pos(0U)#defineWWDG_SR_EWIF_Msk(0x1UL<<WWDG_SR_EWIF_Pos)#defineWWDG_SR_EWIFWWDG_SR_EWIF_Msk#defineDBGMCU_IDCODE_DEV_ID_Pos(0U)#defineDBGMCU_IDCODE_DEV_ID_Msk(0xFFFUL<<DBGMCU_IDCODE_DEV_ID_Pos)#defineDBGMCU_IDCODE_DEV_IDDBGMCU_IDCODE_DEV_ID_Msk#defineDBGMCU_IDCODE_REV_ID_Pos(16U)#defineDBGMCU_IDCODE_REV_ID_Msk(0xFFFFUL<<DBGMCU_IDCODE_REV_ID_Pos)#defineDBGMCU_IDCODE_REV_IDDBGMCU_IDCODE_REV_ID_Msk#defineDBGMCU_CR_DBG_SLEEP_Pos(0U)#defineDBGMCU_CR_DBG_SLEEP_Msk(0x1UL<<DBGMCU_CR_DBG_SLEEP_Pos)#defineDBGMCU_CR_DBG_SLEEPDBGMCU_CR_DBG_SLEEP_Msk#defineDBGMCU_CR_DBG_STOP_Pos(1U)#defineDBGMCU_CR_DBG_STOP_Msk(0x1UL<<DBGMCU_CR_DBG_STOP_Pos)#defineDBGMCU_CR_DBG_STOPDBGMCU_CR_DBG_STOP_Msk#defineDBGMCU_CR_DBG_STANDBY_Pos(2U)#defineDBGMCU_CR_DBG_STANDBY_Msk(0x1UL<<DBGMCU_CR_DBG_STANDBY_Pos)#defineDBGMCU_CR_DBG_STANDBYDBGMCU_CR_DBG_STANDBY_Msk#defineDBGMCU_CR_TRACE_IOEN_Pos(5U)#defineDBGMCU_CR_TRACE_IOEN_Msk(0x1UL<<DBGMCU_CR_TRACE_IOEN_Pos)#defineDBGMCU_CR_TRACE_IOENDBGMCU_CR_TRACE_IOEN_Msk#defineDBGMCU_CR_TRACE_MODE_Pos(6U)#defineDBGMCU_CR_TRACE_MODE_Msk(0x3UL<<DBGMCU_CR_TRACE_MODE_Pos)#defineDBGMCU_CR_TRACE_MODEDBGMCU_CR_TRACE_MODE_Msk#defineDBGMCU_CR_TRACE_MODE_0(0x1UL<<DBGMCU_CR_TRACE_MODE_Pos)#defineDBGMCU_CR_TRACE_MODE_1(0x2UL<<DBGMCU_CR_TRACE_MODE_Pos)#defineDBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos(0U)#defineDBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_TIM2_STOPDBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos(1U)#defineDBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_TIM3_STOPDBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos(2U)#defineDBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_TIM4_STOPDBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos(3U)#defineDBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_TIM5_STOPDBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos(4U)#defineDBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_TIM6_STOPDBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos(5U)#defineDBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_TIM7_STOPDBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_RTC_STOP_Pos(10U)#defineDBGMCU_APB1FZR1_DBG_RTC_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_RTC_STOPDBGMCU_APB1FZR1_DBG_RTC_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos(11U)#defineDBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_WWDG_STOPDBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos(12U)#defineDBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_IWDG_STOPDBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos(21U)#defineDBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_I2C1_STOPDBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos(22U)#defineDBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_I2C2_STOPDBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos(23U)#defineDBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_I2C3_STOPDBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_CAN_STOP_Pos(25U)#defineDBGMCU_APB1FZR1_DBG_CAN_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_CAN_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_CAN_STOPDBGMCU_APB1FZR1_DBG_CAN_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_CAN2_STOP_Pos(26U)#defineDBGMCU_APB1FZR1_DBG_CAN2_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_CAN2_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_CAN2_STOPDBGMCU_APB1FZR1_DBG_CAN2_STOP_Msk#defineDBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos(31U)#defineDBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk(0x1UL<<DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos)#defineDBGMCU_APB1FZR1_DBG_LPTIM1_STOPDBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk#defineDBGMCU_APB1FZR2_DBG_I2C4_STOP_Pos(1U)#defineDBGMCU_APB1FZR2_DBG_I2C4_STOP_Msk(0x1UL<<DBGMCU_APB1FZR2_DBG_I2C4_STOP_Pos)#defineDBGMCU_APB1FZR2_DBG_I2C4_STOPDBGMCU_APB1FZR2_DBG_I2C4_STOP_Msk#defineDBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos(5U)#defineDBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk(0x1UL<<DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos)#defineDBGMCU_APB1FZR2_DBG_LPTIM2_STOPDBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk#defineDBGMCU_APB2FZ_DBG_TIM1_STOP_Pos(11U)#defineDBGMCU_APB2FZ_DBG_TIM1_STOP_Msk(0x1UL<<DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos)#defineDBGMCU_APB2FZ_DBG_TIM1_STOPDBGMCU_APB2FZ_DBG_TIM1_STOP_Msk#defineDBGMCU_APB2FZ_DBG_TIM8_STOP_Pos(13U)#defineDBGMCU_APB2FZ_DBG_TIM8_STOP_Msk(0x1UL<<DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos)#defineDBGMCU_APB2FZ_DBG_TIM8_STOPDBGMCU_APB2FZ_DBG_TIM8_STOP_Msk#defineDBGMCU_APB2FZ_DBG_TIM15_STOP_Pos(16U)#defineDBGMCU_APB2FZ_DBG_TIM15_STOP_Msk(0x1UL<<DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos)#defineDBGMCU_APB2FZ_DBG_TIM15_STOPDBGMCU_APB2FZ_DBG_TIM15_STOP_Msk#defineDBGMCU_APB2FZ_DBG_TIM16_STOP_Pos(17U)#defineDBGMCU_APB2FZ_DBG_TIM16_STOP_Msk(0x1UL<<DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos)#defineDBGMCU_APB2FZ_DBG_TIM16_STOPDBGMCU_APB2FZ_DBG_TIM16_STOP_Msk#defineDBGMCU_APB2FZ_DBG_TIM17_STOP_Pos(18U)#defineDBGMCU_APB2FZ_DBG_TIM17_STOP_Msk(0x1UL<<DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos)#defineDBGMCU_APB2FZ_DBG_TIM17_STOPDBGMCU_APB2FZ_DBG_TIM17_STOP_Msk#defineUSB_OTG_GOTGCTL_SRQSCS_Pos(0U)#defineUSB_OTG_GOTGCTL_SRQSCS_Msk(0x1UL<<USB_OTG_GOTGCTL_SRQSCS_Pos)#defineUSB_OTG_GOTGCTL_SRQSCSUSB_OTG_GOTGCTL_SRQSCS_Msk#defineUSB_OTG_GOTGCTL_SRQ_Pos(1U)#defineUSB_OTG_GOTGCTL_SRQ_Msk(0x1UL<<USB_OTG_GOTGCTL_SRQ_Pos)#defineUSB_OTG_GOTGCTL_SRQUSB_OTG_GOTGCTL_SRQ_Msk#defineUSB_OTG_GOTGCTL_VBVALOEN_Pos(2U)#defineUSB_OTG_GOTGCTL_VBVALOEN_Msk(0x1UL<<USB_OTG_GOTGCTL_VBVALOEN_Pos)#defineUSB_OTG_GOTGCTL_VBVALOENUSB_OTG_GOTGCTL_VBVALOEN_Msk#defineUSB_OTG_GOTGCTL_VBVALOVAL_Pos(3U)#defineUSB_OTG_GOTGCTL_VBVALOVAL_Msk(0x1UL<<USB_OTG_GOTGCTL_VBVALOVAL_Pos)#defineUSB_OTG_GOTGCTL_VBVALOVALUSB_OTG_GOTGCTL_VBVALOVAL_Msk#defineUSB_OTG_GOTGCTL_AVALOEN_Pos(4U)#defineUSB_OTG_GOTGCTL_AVALOEN_Msk(0x1UL<<USB_OTG_GOTGCTL_AVALOEN_Pos)#defineUSB_OTG_GOTGCTL_AVALOENUSB_OTG_GOTGCTL_AVALOEN_Msk#defineUSB_OTG_GOTGCTL_AVALOVAL_Pos(5U)#defineUSB_OTG_GOTGCTL_AVALOVAL_Msk(0x1UL<<USB_OTG_GOTGCTL_AVALOVAL_Pos)#defineUSB_OTG_GOTGCTL_AVALOVALUSB_OTG_GOTGCTL_AVALOVAL_Msk#defineUSB_OTG_GOTGCTL_BVALOEN_Pos(6U)#defineUSB_OTG_GOTGCTL_BVALOEN_Msk(0x1UL<<USB_OTG_GOTGCTL_BVALOEN_Pos)#defineUSB_OTG_GOTGCTL_BVALOENUSB_OTG_GOTGCTL_BVALOEN_Msk#defineUSB_OTG_GOTGCTL_BVALOVAL_Pos(7U)#defineUSB_OTG_GOTGCTL_BVALOVAL_Msk(0x1UL<<USB_OTG_GOTGCTL_BVALOVAL_Pos)#defineUSB_OTG_GOTGCTL_BVALOVALUSB_OTG_GOTGCTL_BVALOVAL_Msk#defineUSB_OTG_GOTGCTL_BSESVLD_Pos(19U)#defineUSB_OTG_GOTGCTL_BSESVLD_Msk(0x1UL<<USB_OTG_GOTGCTL_BSESVLD_Pos)#defineUSB_OTG_GOTGCTL_BSESVLDUSB_OTG_GOTGCTL_BSESVLD_Msk#defineUSB_OTG_GOTGINT_SEDET_Pos(2U)#defineUSB_OTG_GOTGINT_SEDET_Msk(0x1UL<<USB_OTG_GOTGINT_SEDET_Pos)#defineUSB_OTG_GOTGINT_SEDETUSB_OTG_GOTGINT_SEDET_Msk#defineUSB_OTG_GOTGINT_SRSSCHG_Pos(8U)#defineUSB_OTG_GOTGINT_SRSSCHG_Msk(0x1UL<<USB_OTG_GOTGINT_SRSSCHG_Pos)#defineUSB_OTG_GOTGINT_SRSSCHGUSB_OTG_GOTGINT_SRSSCHG_Msk#defineUSB_OTG_GOTGINT_HNSSCHG_Pos(9U)#defineUSB_OTG_GOTGINT_HNSSCHG_Msk(0x1UL<<USB_OTG_GOTGINT_HNSSCHG_Pos)#defineUSB_OTG_GOTGINT_HNSSCHGUSB_OTG_GOTGINT_HNSSCHG_Msk#defineUSB_OTG_GOTGINT_HNGDET_Pos(17U)#defineUSB_OTG_GOTGINT_HNGDET_Msk(0x1UL<<USB_OTG_GOTGINT_HNGDET_Pos)#defineUSB_OTG_GOTGINT_HNGDETUSB_OTG_GOTGINT_HNGDET_Msk#defineUSB_OTG_GOTGINT_ADTOCHG_Pos(18U)#defineUSB_OTG_GOTGINT_ADTOCHG_Msk(0x1UL<<USB_OTG_GOTGINT_ADTOCHG_Pos)#defineUSB_OTG_GOTGINT_ADTOCHGUSB_OTG_GOTGINT_ADTOCHG_Msk#defineUSB_OTG_GOTGINT_DBCDNE_Pos(19U)#defineUSB_OTG_GOTGINT_DBCDNE_Msk(0x1UL<<USB_OTG_GOTGINT_DBCDNE_Pos)#defineUSB_OTG_GOTGINT_DBCDNEUSB_OTG_GOTGINT_DBCDNE_Msk#defineUSB_OTG_GAHBCFG_GINT_Pos(0U)#defineUSB_OTG_GAHBCFG_GINT_Msk(0x1UL<<USB_OTG_GAHBCFG_GINT_Pos)#defineUSB_OTG_GAHBCFG_GINTUSB_OTG_GAHBCFG_GINT_Msk#defineUSB_OTG_GAHBCFG_HBSTLEN_Pos(1U)#defineUSB_OTG_GAHBCFG_HBSTLEN_Msk(0xFUL<<USB_OTG_GAHBCFG_HBSTLEN_Pos)#defineUSB_OTG_GAHBCFG_HBSTLENUSB_OTG_GAHBCFG_HBSTLEN_Msk#defineUSB_OTG_GAHBCFG_HBSTLEN_0(0x1UL<<USB_OTG_GAHBCFG_HBSTLEN_Pos)#defineUSB_OTG_GAHBCFG_HBSTLEN_1(0x2UL<<USB_OTG_GAHBCFG_HBSTLEN_Pos)#defineUSB_OTG_GAHBCFG_HBSTLEN_2(0x4UL<<USB_OTG_GAHBCFG_HBSTLEN_Pos)#defineUSB_OTG_GAHBCFG_HBSTLEN_3(0x8UL<<USB_OTG_GAHBCFG_HBSTLEN_Pos)#defineUSB_OTG_GAHBCFG_DMAEN_Pos(5U)#defineUSB_OTG_GAHBCFG_DMAEN_Msk(0x1UL<<USB_OTG_GAHBCFG_DMAEN_Pos)#defineUSB_OTG_GAHBCFG_DMAENUSB_OTG_GAHBCFG_DMAEN_Msk#defineUSB_OTG_GAHBCFG_TXFELVL_Pos(7U)#defineUSB_OTG_GAHBCFG_TXFELVL_Msk(0x1UL<<USB_OTG_GAHBCFG_TXFELVL_Pos)#defineUSB_OTG_GAHBCFG_TXFELVLUSB_OTG_GAHBCFG_TXFELVL_Msk#defineUSB_OTG_GAHBCFG_PTXFELVL_Pos(8U)#defineUSB_OTG_GAHBCFG_PTXFELVL_Msk(0x1UL<<USB_OTG_GAHBCFG_PTXFELVL_Pos)#defineUSB_OTG_GAHBCFG_PTXFELVLUSB_OTG_GAHBCFG_PTXFELVL_Msk#defineUSB_OTG_GUSBCFG_TOCAL_Pos(0U)#defineUSB_OTG_GUSBCFG_TOCAL_Msk(0x7UL<<USB_OTG_GUSBCFG_TOCAL_Pos)#defineUSB_OTG_GUSBCFG_TOCALUSB_OTG_GUSBCFG_TOCAL_Msk#defineUSB_OTG_GUSBCFG_TOCAL_0(0x1UL<<USB_OTG_GUSBCFG_TOCAL_Pos)#defineUSB_OTG_GUSBCFG_TOCAL_1(0x2UL<<USB_OTG_GUSBCFG_TOCAL_Pos)#defineUSB_OTG_GUSBCFG_TOCAL_2(0x4UL<<USB_OTG_GUSBCFG_TOCAL_Pos)#defineUSB_OTG_GUSBCFG_PHYSEL_Pos(6U)#defineUSB_OTG_GUSBCFG_PHYSEL_Msk(0x1UL<<USB_OTG_GUSBCFG_PHYSEL_Pos)#defineUSB_OTG_GUSBCFG_PHYSELUSB_OTG_GUSBCFG_PHYSEL_Msk#defineUSB_OTG_GUSBCFG_SRPCAP_Pos(8U)#defineUSB_OTG_GUSBCFG_SRPCAP_Msk(0x1UL<<USB_OTG_GUSBCFG_SRPCAP_Pos)#defineUSB_OTG_GUSBCFG_SRPCAPUSB_OTG_GUSBCFG_SRPCAP_Msk#defineUSB_OTG_GUSBCFG_HNPCAP_Pos(9U)#defineUSB_OTG_GUSBCFG_HNPCAP_Msk(0x1UL<<USB_OTG_GUSBCFG_HNPCAP_Pos)#defineUSB_OTG_GUSBCFG_HNPCAPUSB_OTG_GUSBCFG_HNPCAP_Msk#defineUSB_OTG_GUSBCFG_TRDT_Pos(10U)#defineUSB_OTG_GUSBCFG_TRDT_Msk(0xFUL<<USB_OTG_GUSBCFG_TRDT_Pos)#defineUSB_OTG_GUSBCFG_TRDTUSB_OTG_GUSBCFG_TRDT_Msk#defineUSB_OTG_GUSBCFG_TRDT_0(0x1UL<<USB_OTG_GUSBCFG_TRDT_Pos)#defineUSB_OTG_GUSBCFG_TRDT_1(0x2UL<<USB_OTG_GUSBCFG_TRDT_Pos)#defineUSB_OTG_GUSBCFG_TRDT_2(0x4UL<<USB_OTG_GUSBCFG_TRDT_Pos)#defineUSB_OTG_GUSBCFG_TRDT_3(0x8UL<<USB_OTG_GUSBCFG_TRDT_Pos)#defineUSB_OTG_GUSBCFG_PHYLPCS_Pos(15U)#defineUSB_OTG_GUSBCFG_PHYLPCS_Msk(0x1UL<<USB_OTG_GUSBCFG_PHYLPCS_Pos)#defineUSB_OTG_GUSBCFG_PHYLPCSUSB_OTG_GUSBCFG_PHYLPCS_Msk#defineUSB_OTG_GUSBCFG_ULPIFSLS_Pos(17U)#defineUSB_OTG_GUSBCFG_ULPIFSLS_Msk(0x1UL<<USB_OTG_GUSBCFG_ULPIFSLS_Pos)#defineUSB_OTG_GUSBCFG_ULPIFSLSUSB_OTG_GUSBCFG_ULPIFSLS_Msk#defineUSB_OTG_GUSBCFG_ULPIAR_Pos(18U)#defineUSB_OTG_GUSBCFG_ULPIAR_Msk(0x1UL<<USB_OTG_GUSBCFG_ULPIAR_Pos)#defineUSB_OTG_GUSBCFG_ULPIARUSB_OTG_GUSBCFG_ULPIAR_Msk#defineUSB_OTG_GUSBCFG_ULPICSM_Pos(19U)#defineUSB_OTG_GUSBCFG_ULPICSM_Msk(0x1UL<<USB_OTG_GUSBCFG_ULPICSM_Pos)#defineUSB_OTG_GUSBCFG_ULPICSMUSB_OTG_GUSBCFG_ULPICSM_Msk#defineUSB_OTG_GUSBCFG_ULPIEVBUSD_Pos(20U)#defineUSB_OTG_GUSBCFG_ULPIEVBUSD_Msk(0x1UL<<USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)#defineUSB_OTG_GUSBCFG_ULPIEVBUSDUSB_OTG_GUSBCFG_ULPIEVBUSD_Msk#defineUSB_OTG_GUSBCFG_ULPIEVBUSI_Pos(21U)#defineUSB_OTG_GUSBCFG_ULPIEVBUSI_Msk(0x1UL<<USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)#defineUSB_OTG_GUSBCFG_ULPIEVBUSIUSB_OTG_GUSBCFG_ULPIEVBUSI_Msk#defineUSB_OTG_GUSBCFG_TSDPS_Pos(22U)#defineUSB_OTG_GUSBCFG_TSDPS_Msk(0x1UL<<USB_OTG_GUSBCFG_TSDPS_Pos)#defineUSB_OTG_GUSBCFG_TSDPSUSB_OTG_GUSBCFG_TSDPS_Msk#defineUSB_OTG_GUSBCFG_PCCI_Pos(23U)#defineUSB_OTG_GUSBCFG_PCCI_Msk(0x1UL<<USB_OTG_GUSBCFG_PCCI_Pos)#defineUSB_OTG_GUSBCFG_PCCIUSB_OTG_GUSBCFG_PCCI_Msk#defineUSB_OTG_GUSBCFG_PTCI_Pos(24U)#defineUSB_OTG_GUSBCFG_PTCI_Msk(0x1UL<<USB_OTG_GUSBCFG_PTCI_Pos)#defineUSB_OTG_GUSBCFG_PTCIUSB_OTG_GUSBCFG_PTCI_Msk#defineUSB_OTG_GUSBCFG_ULPIIPD_Pos(25U)#defineUSB_OTG_GUSBCFG_ULPIIPD_Msk(0x1UL<<USB_OTG_GUSBCFG_ULPIIPD_Pos)#defineUSB_OTG_GUSBCFG_ULPIIPDUSB_OTG_GUSBCFG_ULPIIPD_Msk#defineUSB_OTG_GUSBCFG_FHMOD_Pos(29U)#defineUSB_OTG_GUSBCFG_FHMOD_Msk(0x1UL<<USB_OTG_GUSBCFG_FHMOD_Pos)#defineUSB_OTG_GUSBCFG_FHMODUSB_OTG_GUSBCFG_FHMOD_Msk#defineUSB_OTG_GUSBCFG_FDMOD_Pos(30U)#defineUSB_OTG_GUSBCFG_FDMOD_Msk(0x1UL<<USB_OTG_GUSBCFG_FDMOD_Pos)#defineUSB_OTG_GUSBCFG_FDMODUSB_OTG_GUSBCFG_FDMOD_Msk#defineUSB_OTG_GUSBCFG_CTXPKT_Pos(31U)#defineUSB_OTG_GUSBCFG_CTXPKT_Msk(0x1UL<<USB_OTG_GUSBCFG_CTXPKT_Pos)#defineUSB_OTG_GUSBCFG_CTXPKTUSB_OTG_GUSBCFG_CTXPKT_Msk#defineUSB_OTG_GRSTCTL_CSRST_Pos(0U)#defineUSB_OTG_GRSTCTL_CSRST_Msk(0x1UL<<USB_OTG_GRSTCTL_CSRST_Pos)#defineUSB_OTG_GRSTCTL_CSRSTUSB_OTG_GRSTCTL_CSRST_Msk#defineUSB_OTG_GRSTCTL_HSRST_Pos(1U)#defineUSB_OTG_GRSTCTL_HSRST_Msk(0x1UL<<USB_OTG_GRSTCTL_HSRST_Pos)#defineUSB_OTG_GRSTCTL_HSRSTUSB_OTG_GRSTCTL_HSRST_Msk#defineUSB_OTG_GRSTCTL_FCRST_Pos(2U)#defineUSB_OTG_GRSTCTL_FCRST_Msk(0x1UL<<USB_OTG_GRSTCTL_FCRST_Pos)#defineUSB_OTG_GRSTCTL_FCRSTUSB_OTG_GRSTCTL_FCRST_Msk#defineUSB_OTG_GRSTCTL_RXFFLSH_Pos(4U)#defineUSB_OTG_GRSTCTL_RXFFLSH_Msk(0x1UL<<USB_OTG_GRSTCTL_RXFFLSH_Pos)#defineUSB_OTG_GRSTCTL_RXFFLSHUSB_OTG_GRSTCTL_RXFFLSH_Msk#defineUSB_OTG_GRSTCTL_TXFFLSH_Pos(5U)#defineUSB_OTG_GRSTCTL_TXFFLSH_Msk(0x1UL<<USB_OTG_GRSTCTL_TXFFLSH_Pos)#defineUSB_OTG_GRSTCTL_TXFFLSHUSB_OTG_GRSTCTL_TXFFLSH_Msk#defineUSB_OTG_GRSTCTL_TXFNUM_Pos(6U)#defineUSB_OTG_GRSTCTL_TXFNUM_Msk(0x1FUL<<USB_OTG_GRSTCTL_TXFNUM_Pos)#defineUSB_OTG_GRSTCTL_TXFNUMUSB_OTG_GRSTCTL_TXFNUM_Msk#defineUSB_OTG_GRSTCTL_TXFNUM_0(0x01UL<<USB_OTG_GRSTCTL_TXFNUM_Pos)#defineUSB_OTG_GRSTCTL_TXFNUM_1(0x02UL<<USB_OTG_GRSTCTL_TXFNUM_Pos)#defineUSB_OTG_GRSTCTL_TXFNUM_2(0x04UL<<USB_OTG_GRSTCTL_TXFNUM_Pos)#defineUSB_OTG_GRSTCTL_TXFNUM_3(0x08UL<<USB_OTG_GRSTCTL_TXFNUM_Pos)#defineUSB_OTG_GRSTCTL_TXFNUM_4(0x10UL<<USB_OTG_GRSTCTL_TXFNUM_Pos)#defineUSB_OTG_GRSTCTL_DMAREQ_Pos(30U)#defineUSB_OTG_GRSTCTL_DMAREQ_Msk(0x1UL<<USB_OTG_GRSTCTL_DMAREQ_Pos)#defineUSB_OTG_GRSTCTL_DMAREQUSB_OTG_GRSTCTL_DMAREQ_Msk#defineUSB_OTG_GRSTCTL_AHBIDL_Pos(31U)#defineUSB_OTG_GRSTCTL_AHBIDL_Msk(0x1UL<<USB_OTG_GRSTCTL_AHBIDL_Pos)#defineUSB_OTG_GRSTCTL_AHBIDLUSB_OTG_GRSTCTL_AHBIDL_Msk#defineUSB_OTG_GINTSTS_CMOD_Pos(0U)#defineUSB_OTG_GINTSTS_CMOD_Msk(0x1UL<<USB_OTG_GINTSTS_CMOD_Pos)#defineUSB_OTG_GINTSTS_CMODUSB_OTG_GINTSTS_CMOD_Msk#defineUSB_OTG_GINTSTS_MMIS_Pos(1U)#defineUSB_OTG_GINTSTS_MMIS_Msk(0x1UL<<USB_OTG_GINTSTS_MMIS_Pos)#defineUSB_OTG_GINTSTS_MMISUSB_OTG_GINTSTS_MMIS_Msk#defineUSB_OTG_GINTSTS_OTGINT_Pos(2U)#defineUSB_OTG_GINTSTS_OTGINT_Msk(0x1UL<<USB_OTG_GINTSTS_OTGINT_Pos)#defineUSB_OTG_GINTSTS_OTGINTUSB_OTG_GINTSTS_OTGINT_Msk#defineUSB_OTG_GINTSTS_SOF_Pos(3U)#defineUSB_OTG_GINTSTS_SOF_Msk(0x1UL<<USB_OTG_GINTSTS_SOF_Pos)#defineUSB_OTG_GINTSTS_SOFUSB_OTG_GINTSTS_SOF_Msk#defineUSB_OTG_GINTSTS_RXFLVL_Pos(4U)#defineUSB_OTG_GINTSTS_RXFLVL_Msk(0x1UL<<USB_OTG_GINTSTS_RXFLVL_Pos)#defineUSB_OTG_GINTSTS_RXFLVLUSB_OTG_GINTSTS_RXFLVL_Msk#defineUSB_OTG_GINTSTS_NPTXFE_Pos(5U)#defineUSB_OTG_GINTSTS_NPTXFE_Msk(0x1UL<<USB_OTG_GINTSTS_NPTXFE_Pos)#defineUSB_OTG_GINTSTS_NPTXFEUSB_OTG_GINTSTS_NPTXFE_Msk#defineUSB_OTG_GINTSTS_GINAKEFF_Pos(6U)#defineUSB_OTG_GINTSTS_GINAKEFF_Msk(0x1UL<<USB_OTG_GINTSTS_GINAKEFF_Pos)#defineUSB_OTG_GINTSTS_GINAKEFFUSB_OTG_GINTSTS_GINAKEFF_Msk#defineUSB_OTG_GINTSTS_BOUTNAKEFF_Pos(7U)#defineUSB_OTG_GINTSTS_BOUTNAKEFF_Msk(0x1UL<<USB_OTG_GINTSTS_BOUTNAKEFF_Pos)#defineUSB_OTG_GINTSTS_BOUTNAKEFFUSB_OTG_GINTSTS_BOUTNAKEFF_Msk#defineUSB_OTG_GINTSTS_ESUSP_Pos(10U)#defineUSB_OTG_GINTSTS_ESUSP_Msk(0x1UL<<USB_OTG_GINTSTS_ESUSP_Pos)#defineUSB_OTG_GINTSTS_ESUSPUSB_OTG_GINTSTS_ESUSP_Msk#defineUSB_OTG_GINTSTS_USBSUSP_Pos(11U)#defineUSB_OTG_GINTSTS_USBSUSP_Msk(0x1UL<<USB_OTG_GINTSTS_USBSUSP_Pos)#defineUSB_OTG_GINTSTS_USBSUSPUSB_OTG_GINTSTS_USBSUSP_Msk#defineUSB_OTG_GINTSTS_USBRST_Pos(12U)#defineUSB_OTG_GINTSTS_USBRST_Msk(0x1UL<<USB_OTG_GINTSTS_USBRST_Pos)#defineUSB_OTG_GINTSTS_USBRSTUSB_OTG_GINTSTS_USBRST_Msk#defineUSB_OTG_GINTSTS_ENUMDNE_Pos(13U)#defineUSB_OTG_GINTSTS_ENUMDNE_Msk(0x1UL<<USB_OTG_GINTSTS_ENUMDNE_Pos)#defineUSB_OTG_GINTSTS_ENUMDNEUSB_OTG_GINTSTS_ENUMDNE_Msk#defineUSB_OTG_GINTSTS_ISOODRP_Pos(14U)#defineUSB_OTG_GINTSTS_ISOODRP_Msk(0x1UL<<USB_OTG_GINTSTS_ISOODRP_Pos)#defineUSB_OTG_GINTSTS_ISOODRPUSB_OTG_GINTSTS_ISOODRP_Msk#defineUSB_OTG_GINTSTS_EOPF_Pos(15U)#defineUSB_OTG_GINTSTS_EOPF_Msk(0x1UL<<USB_OTG_GINTSTS_EOPF_Pos)#defineUSB_OTG_GINTSTS_EOPFUSB_OTG_GINTSTS_EOPF_Msk#defineUSB_OTG_GINTSTS_IEPINT_Pos(18U)#defineUSB_OTG_GINTSTS_IEPINT_Msk(0x1UL<<USB_OTG_GINTSTS_IEPINT_Pos)#defineUSB_OTG_GINTSTS_IEPINTUSB_OTG_GINTSTS_IEPINT_Msk#defineUSB_OTG_GINTSTS_OEPINT_Pos(19U)#defineUSB_OTG_GINTSTS_OEPINT_Msk(0x1UL<<USB_OTG_GINTSTS_OEPINT_Pos)#defineUSB_OTG_GINTSTS_OEPINTUSB_OTG_GINTSTS_OEPINT_Msk#defineUSB_OTG_GINTSTS_IISOIXFR_Pos(20U)#defineUSB_OTG_GINTSTS_IISOIXFR_Msk(0x1UL<<USB_OTG_GINTSTS_IISOIXFR_Pos)#defineUSB_OTG_GINTSTS_IISOIXFRUSB_OTG_GINTSTS_IISOIXFR_Msk#defineUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos(21U)#defineUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk(0x1UL<<USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)#defineUSB_OTG_GINTSTS_PXFR_INCOMPISOOUTUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk#defineUSB_OTG_GINTSTS_DATAFSUSP_Pos(22U)#defineUSB_OTG_GINTSTS_DATAFSUSP_Msk(0x1UL<<USB_OTG_GINTSTS_DATAFSUSP_Pos)#defineUSB_OTG_GINTSTS_DATAFSUSPUSB_OTG_GINTSTS_DATAFSUSP_Msk#defineUSB_OTG_GINTSTS_HPRTINT_Pos(24U)#defineUSB_OTG_GINTSTS_HPRTINT_Msk(0x1UL<<USB_OTG_GINTSTS_HPRTINT_Pos)#defineUSB_OTG_GINTSTS_HPRTINTUSB_OTG_GINTSTS_HPRTINT_Msk#defineUSB_OTG_GINTSTS_HCINT_Pos(25U)#defineUSB_OTG_GINTSTS_HCINT_Msk(0x1UL<<USB_OTG_GINTSTS_HCINT_Pos)#defineUSB_OTG_GINTSTS_HCINTUSB_OTG_GINTSTS_HCINT_Msk#defineUSB_OTG_GINTSTS_PTXFE_Pos(26U)#defineUSB_OTG_GINTSTS_PTXFE_Msk(0x1UL<<USB_OTG_GINTSTS_PTXFE_Pos)#defineUSB_OTG_GINTSTS_PTXFEUSB_OTG_GINTSTS_PTXFE_Msk#defineUSB_OTG_GINTSTS_LPMINT_Pos(27U)#defineUSB_OTG_GINTSTS_LPMINT_Msk(0x1UL<<USB_OTG_GINTSTS_LPMINT_Pos)#defineUSB_OTG_GINTSTS_LPMINTUSB_OTG_GINTSTS_LPMINT_Msk#defineUSB_OTG_GINTSTS_CIDSCHG_Pos(28U)#defineUSB_OTG_GINTSTS_CIDSCHG_Msk(0x1UL<<USB_OTG_GINTSTS_CIDSCHG_Pos)#defineUSB_OTG_GINTSTS_CIDSCHGUSB_OTG_GINTSTS_CIDSCHG_Msk#defineUSB_OTG_GINTSTS_DISCINT_Pos(29U)#defineUSB_OTG_GINTSTS_DISCINT_Msk(0x1UL<<USB_OTG_GINTSTS_DISCINT_Pos)#defineUSB_OTG_GINTSTS_DISCINTUSB_OTG_GINTSTS_DISCINT_Msk#defineUSB_OTG_GINTSTS_SRQINT_Pos(30U)#defineUSB_OTG_GINTSTS_SRQINT_Msk(0x1UL<<USB_OTG_GINTSTS_SRQINT_Pos)#defineUSB_OTG_GINTSTS_SRQINTUSB_OTG_GINTSTS_SRQINT_Msk#defineUSB_OTG_GINTSTS_WKUINT_Pos(31U)#defineUSB_OTG_GINTSTS_WKUINT_Msk(0x1UL<<USB_OTG_GINTSTS_WKUINT_Pos)#defineUSB_OTG_GINTSTS_WKUINTUSB_OTG_GINTSTS_WKUINT_Msk#defineUSB_OTG_GINTMSK_MMISM_Pos(1U)#defineUSB_OTG_GINTMSK_MMISM_Msk(0x1UL<<USB_OTG_GINTMSK_MMISM_Pos)#defineUSB_OTG_GINTMSK_MMISMUSB_OTG_GINTMSK_MMISM_Msk#defineUSB_OTG_GINTMSK_OTGINT_Pos(2U)#defineUSB_OTG_GINTMSK_OTGINT_Msk(0x1UL<<USB_OTG_GINTMSK_OTGINT_Pos)#defineUSB_OTG_GINTMSK_OTGINTUSB_OTG_GINTMSK_OTGINT_Msk#defineUSB_OTG_GINTMSK_SOFM_Pos(3U)#defineUSB_OTG_GINTMSK_SOFM_Msk(0x1UL<<USB_OTG_GINTMSK_SOFM_Pos)#defineUSB_OTG_GINTMSK_SOFMUSB_OTG_GINTMSK_SOFM_Msk#defineUSB_OTG_GINTMSK_RXFLVLM_Pos(4U)#defineUSB_OTG_GINTMSK_RXFLVLM_Msk(0x1UL<<USB_OTG_GINTMSK_RXFLVLM_Pos)#defineUSB_OTG_GINTMSK_RXFLVLMUSB_OTG_GINTMSK_RXFLVLM_Msk#defineUSB_OTG_GINTMSK_NPTXFEM_Pos(5U)#defineUSB_OTG_GINTMSK_NPTXFEM_Msk(0x1UL<<USB_OTG_GINTMSK_NPTXFEM_Pos)#defineUSB_OTG_GINTMSK_NPTXFEMUSB_OTG_GINTMSK_NPTXFEM_Msk#defineUSB_OTG_GINTMSK_GINAKEFFM_Pos(6U)#defineUSB_OTG_GINTMSK_GINAKEFFM_Msk(0x1UL<<USB_OTG_GINTMSK_GINAKEFFM_Pos)#defineUSB_OTG_GINTMSK_GINAKEFFMUSB_OTG_GINTMSK_GINAKEFFM_Msk#defineUSB_OTG_GINTMSK_GONAKEFFM_Pos(7U)#defineUSB_OTG_GINTMSK_GONAKEFFM_Msk(0x1UL<<USB_OTG_GINTMSK_GONAKEFFM_Pos)#defineUSB_OTG_GINTMSK_GONAKEFFMUSB_OTG_GINTMSK_GONAKEFFM_Msk#defineUSB_OTG_GINTMSK_ESUSPM_Pos(10U)#defineUSB_OTG_GINTMSK_ESUSPM_Msk(0x1UL<<USB_OTG_GINTMSK_ESUSPM_Pos)#defineUSB_OTG_GINTMSK_ESUSPMUSB_OTG_GINTMSK_ESUSPM_Msk#defineUSB_OTG_GINTMSK_USBSUSPM_Pos(11U)#defineUSB_OTG_GINTMSK_USBSUSPM_Msk(0x1UL<<USB_OTG_GINTMSK_USBSUSPM_Pos)#defineUSB_OTG_GINTMSK_USBSUSPMUSB_OTG_GINTMSK_USBSUSPM_Msk#defineUSB_OTG_GINTMSK_USBRST_Pos(12U)#defineUSB_OTG_GINTMSK_USBRST_Msk(0x1UL<<USB_OTG_GINTMSK_USBRST_Pos)#defineUSB_OTG_GINTMSK_USBRSTUSB_OTG_GINTMSK_USBRST_Msk#defineUSB_OTG_GINTMSK_ENUMDNEM_Pos(13U)#defineUSB_OTG_GINTMSK_ENUMDNEM_Msk(0x1UL<<USB_OTG_GINTMSK_ENUMDNEM_Pos)#defineUSB_OTG_GINTMSK_ENUMDNEMUSB_OTG_GINTMSK_ENUMDNEM_Msk#defineUSB_OTG_GINTMSK_ISOODRPM_Pos(14U)#defineUSB_OTG_GINTMSK_ISOODRPM_Msk(0x1UL<<USB_OTG_GINTMSK_ISOODRPM_Pos)#defineUSB_OTG_GINTMSK_ISOODRPMUSB_OTG_GINTMSK_ISOODRPM_Msk#defineUSB_OTG_GINTMSK_EOPFM_Pos(15U)#defineUSB_OTG_GINTMSK_EOPFM_Msk(0x1UL<<USB_OTG_GINTMSK_EOPFM_Pos)#defineUSB_OTG_GINTMSK_EOPFMUSB_OTG_GINTMSK_EOPFM_Msk#defineUSB_OTG_GINTMSK_EPMISM_Pos(17U)#defineUSB_OTG_GINTMSK_EPMISM_Msk(0x1UL<<USB_OTG_GINTMSK_EPMISM_Pos)#defineUSB_OTG_GINTMSK_EPMISMUSB_OTG_GINTMSK_EPMISM_Msk#defineUSB_OTG_GINTMSK_IEPINT_Pos(18U)#defineUSB_OTG_GINTMSK_IEPINT_Msk(0x1UL<<USB_OTG_GINTMSK_IEPINT_Pos)#defineUSB_OTG_GINTMSK_IEPINTUSB_OTG_GINTMSK_IEPINT_Msk#defineUSB_OTG_GINTMSK_OEPINT_Pos(19U)#defineUSB_OTG_GINTMSK_OEPINT_Msk(0x1UL<<USB_OTG_GINTMSK_OEPINT_Pos)#defineUSB_OTG_GINTMSK_OEPINTUSB_OTG_GINTMSK_OEPINT_Msk#defineUSB_OTG_GINTMSK_IISOIXFRM_Pos(20U)#defineUSB_OTG_GINTMSK_IISOIXFRM_Msk(0x1UL<<USB_OTG_GINTMSK_IISOIXFRM_Pos)#defineUSB_OTG_GINTMSK_IISOIXFRMUSB_OTG_GINTMSK_IISOIXFRM_Msk#defineUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos(21U)#defineUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk(0x1UL<<USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)#defineUSB_OTG_GINTMSK_PXFRM_IISOOXFRMUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk#defineUSB_OTG_GINTMSK_FSUSPM_Pos(22U)#defineUSB_OTG_GINTMSK_FSUSPM_Msk(0x1UL<<USB_OTG_GINTMSK_FSUSPM_Pos)#defineUSB_OTG_GINTMSK_FSUSPMUSB_OTG_GINTMSK_FSUSPM_Msk#defineUSB_OTG_GINTMSK_PRTIM_Pos(24U)#defineUSB_OTG_GINTMSK_PRTIM_Msk(0x1UL<<USB_OTG_GINTMSK_PRTIM_Pos)#defineUSB_OTG_GINTMSK_PRTIMUSB_OTG_GINTMSK_PRTIM_Msk#defineUSB_OTG_GINTMSK_HCIM_Pos(25U)#defineUSB_OTG_GINTMSK_HCIM_Msk(0x1UL<<USB_OTG_GINTMSK_HCIM_Pos)#defineUSB_OTG_GINTMSK_HCIMUSB_OTG_GINTMSK_HCIM_Msk#defineUSB_OTG_GINTMSK_PTXFEM_Pos(26U)#defineUSB_OTG_GINTMSK_PTXFEM_Msk(0x1UL<<USB_OTG_GINTMSK_PTXFEM_Pos)#defineUSB_OTG_GINTMSK_PTXFEMUSB_OTG_GINTMSK_PTXFEM_Msk#defineUSB_OTG_GINTMSK_LPMINTM_Pos(27U)#defineUSB_OTG_GINTMSK_LPMINTM_Msk(0x1UL<<USB_OTG_GINTMSK_LPMINTM_Pos)#defineUSB_OTG_GINTMSK_LPMINTMUSB_OTG_GINTMSK_LPMINTM_Msk#defineUSB_OTG_GINTMSK_CIDSCHGM_Pos(28U)#defineUSB_OTG_GINTMSK_CIDSCHGM_Msk(0x1UL<<USB_OTG_GINTMSK_CIDSCHGM_Pos)#defineUSB_OTG_GINTMSK_CIDSCHGMUSB_OTG_GINTMSK_CIDSCHGM_Msk#defineUSB_OTG_GINTMSK_DISCINT_Pos(29U)#defineUSB_OTG_GINTMSK_DISCINT_Msk(0x1UL<<USB_OTG_GINTMSK_DISCINT_Pos)#defineUSB_OTG_GINTMSK_DISCINTUSB_OTG_GINTMSK_DISCINT_Msk#defineUSB_OTG_GINTMSK_SRQIM_Pos(30U)#defineUSB_OTG_GINTMSK_SRQIM_Msk(0x1UL<<USB_OTG_GINTMSK_SRQIM_Pos)#defineUSB_OTG_GINTMSK_SRQIMUSB_OTG_GINTMSK_SRQIM_Msk#defineUSB_OTG_GINTMSK_WUIM_Pos(31U)#defineUSB_OTG_GINTMSK_WUIM_Msk(0x1UL<<USB_OTG_GINTMSK_WUIM_Pos)#defineUSB_OTG_GINTMSK_WUIMUSB_OTG_GINTMSK_WUIM_Msk#defineUSB_OTG_CHNUM_Pos(0U)#defineUSB_OTG_CHNUM_Msk(0xFUL<<USB_OTG_CHNUM_Pos)#defineUSB_OTG_CHNUMUSB_OTG_CHNUM_Msk#defineUSB_OTG_CHNUM_0(0x1UL<<USB_OTG_CHNUM_Pos)#defineUSB_OTG_CHNUM_1(0x2UL<<USB_OTG_CHNUM_Pos)#defineUSB_OTG_CHNUM_2(0x4UL<<USB_OTG_CHNUM_Pos)#defineUSB_OTG_CHNUM_3(0x8UL<<USB_OTG_CHNUM_Pos)#defineUSB_OTG_EPNUM_Pos(0U)#defineUSB_OTG_EPNUM_Msk(0xFUL<<USB_OTG_EPNUM_Pos)#defineUSB_OTG_EPNUMUSB_OTG_EPNUM_Msk#defineUSB_OTG_EPNUM_0(0x1UL<<USB_OTG_EPNUM_Pos)#defineUSB_OTG_EPNUM_1(0x2UL<<USB_OTG_EPNUM_Pos)#defineUSB_OTG_EPNUM_2(0x4UL<<USB_OTG_EPNUM_Pos)#defineUSB_OTG_EPNUM_3(0x8UL<<USB_OTG_EPNUM_Pos)#defineUSB_OTG_FRMNUM_Pos(21U)#defineUSB_OTG_FRMNUM_Msk(0xFUL<<USB_OTG_FRMNUM_Pos)#defineUSB_OTG_FRMNUMUSB_OTG_FRMNUM_Msk#defineUSB_OTG_FRMNUM_0(0x1UL<<USB_OTG_FRMNUM_Pos)#defineUSB_OTG_FRMNUM_1(0x2UL<<USB_OTG_FRMNUM_Pos)#defineUSB_OTG_FRMNUM_2(0x4UL<<USB_OTG_FRMNUM_Pos)#defineUSB_OTG_FRMNUM_3(0x8UL<<USB_OTG_FRMNUM_Pos)#defineUSB_OTG_BCNT_Pos(4U)#defineUSB_OTG_BCNT_Msk(0x7FFUL<<USB_OTG_BCNT_Pos)#defineUSB_OTG_BCNTUSB_OTG_BCNT_Msk#defineUSB_OTG_DPID_Pos(15U)#defineUSB_OTG_DPID_Msk(0x3UL<<USB_OTG_DPID_Pos)#defineUSB_OTG_DPIDUSB_OTG_DPID_Msk#defineUSB_OTG_DPID_0(0x1UL<<USB_OTG_DPID_Pos)#defineUSB_OTG_DPID_1(0x2UL<<USB_OTG_DPID_Pos)#defineUSB_OTG_PKTSTS_Pos(17U)#defineUSB_OTG_PKTSTS_Msk(0xFUL<<USB_OTG_PKTSTS_Pos)#defineUSB_OTG_PKTSTSUSB_OTG_PKTSTS_Msk#defineUSB_OTG_PKTSTS_0(0x1UL<<USB_OTG_PKTSTS_Pos)#defineUSB_OTG_PKTSTS_1(0x2UL<<USB_OTG_PKTSTS_Pos)#defineUSB_OTG_PKTSTS_2(0x4UL<<USB_OTG_PKTSTS_Pos)#defineUSB_OTG_PKTSTS_3(0x8UL<<USB_OTG_PKTSTS_Pos)#defineUSB_OTG_GRXSTSP_EPNUM_Pos(0U)#defineUSB_OTG_GRXSTSP_EPNUM_Msk(0xFUL<<USB_OTG_GRXSTSP_EPNUM_Pos)#defineUSB_OTG_GRXSTSP_EPNUMUSB_OTG_GRXSTSP_EPNUM_Msk#defineUSB_OTG_GRXSTSP_BCNT_Pos(4U)#defineUSB_OTG_GRXSTSP_BCNT_Msk(0x7FFUL<<USB_OTG_GRXSTSP_BCNT_Pos)#defineUSB_OTG_GRXSTSP_BCNTUSB_OTG_GRXSTSP_BCNT_Msk#defineUSB_OTG_GRXSTSP_DPID_Pos(15U)#defineUSB_OTG_GRXSTSP_DPID_Msk(0x3UL<<USB_OTG_GRXSTSP_DPID_Pos)#defineUSB_OTG_GRXSTSP_DPIDUSB_OTG_GRXSTSP_DPID_Msk#defineUSB_OTG_GRXSTSP_PKTSTS_Pos(17U)#defineUSB_OTG_GRXSTSP_PKTSTS_Msk(0xFUL<<USB_OTG_GRXSTSP_PKTSTS_Pos)#defineUSB_OTG_GRXSTSP_PKTSTSUSB_OTG_GRXSTSP_PKTSTS_Msk#defineUSB_OTG_GRXFSIZ_RXFD_Pos(0U)#defineUSB_OTG_GRXFSIZ_RXFD_Msk(0xFFFFUL<<USB_OTG_GRXFSIZ_RXFD_Pos)#defineUSB_OTG_GRXFSIZ_RXFDUSB_OTG_GRXFSIZ_RXFD_Msk#defineUSB_OTG_NPTXFSA_Pos(0U)#defineUSB_OTG_NPTXFSA_Msk(0xFFFFUL<<USB_OTG_NPTXFSA_Pos)#defineUSB_OTG_NPTXFSAUSB_OTG_NPTXFSA_Msk#defineUSB_OTG_NPTXFD_Pos(16U)#defineUSB_OTG_NPTXFD_Msk(0xFFFFUL<<USB_OTG_NPTXFD_Pos)#defineUSB_OTG_NPTXFDUSB_OTG_NPTXFD_Msk#defineUSB_OTG_TX0FSA_Pos(0U)#defineUSB_OTG_TX0FSA_Msk(0xFFFFUL<<USB_OTG_TX0FSA_Pos)#defineUSB_OTG_TX0FSAUSB_OTG_TX0FSA_Msk#defineUSB_OTG_TX0FD_Pos(16U)#defineUSB_OTG_TX0FD_Msk(0xFFFFUL<<USB_OTG_TX0FD_Pos)#defineUSB_OTG_TX0FDUSB_OTG_TX0FD_Msk#defineUSB_OTG_GNPTXSTS_NPTXFSAV_Pos(0U)#defineUSB_OTG_GNPTXSTS_NPTXFSAV_Msk(0xFFFFUL<<USB_OTG_GNPTXSTS_NPTXFSAV_Pos)#defineUSB_OTG_GNPTXSTS_NPTXFSAVUSB_OTG_GNPTXSTS_NPTXFSAV_Msk#defineUSB_OTG_GNPTXSTS_NPTQXSAV_Pos(16U)#defineUSB_OTG_GNPTXSTS_NPTQXSAV_Msk(0xFFUL<<USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#defineUSB_OTG_GNPTXSTS_NPTQXSAVUSB_OTG_GNPTXSTS_NPTQXSAV_Msk#defineUSB_OTG_GNPTXSTS_NPTQXSAV_0(0x01UL<<USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#defineUSB_OTG_GNPTXSTS_NPTQXSAV_1(0x02UL<<USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#defineUSB_OTG_GNPTXSTS_NPTQXSAV_2(0x04UL<<USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#defineUSB_OTG_GNPTXSTS_NPTQXSAV_3(0x08UL<<USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#defineUSB_OTG_GNPTXSTS_NPTQXSAV_4(0x10UL<<USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#defineUSB_OTG_GNPTXSTS_NPTQXSAV_5(0x20UL<<USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#defineUSB_OTG_GNPTXSTS_NPTQXSAV_6(0x40UL<<USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#defineUSB_OTG_GNPTXSTS_NPTQXSAV_7(0x80UL<<USB_OTG_GNPTXSTS_NPTQXSAV_Pos)#defineUSB_OTG_GNPTXSTS_NPTXQTOP_Pos(24U)#defineUSB_OTG_GNPTXSTS_NPTXQTOP_Msk(0x7FUL<<USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#defineUSB_OTG_GNPTXSTS_NPTXQTOPUSB_OTG_GNPTXSTS_NPTXQTOP_Msk#defineUSB_OTG_GNPTXSTS_NPTXQTOP_0(0x01UL<<USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#defineUSB_OTG_GNPTXSTS_NPTXQTOP_1(0x02UL<<USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#defineUSB_OTG_GNPTXSTS_NPTXQTOP_2(0x04UL<<USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#defineUSB_OTG_GNPTXSTS_NPTXQTOP_3(0x08UL<<USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#defineUSB_OTG_GNPTXSTS_NPTXQTOP_4(0x10UL<<USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#defineUSB_OTG_GNPTXSTS_NPTXQTOP_5(0x20UL<<USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#defineUSB_OTG_GNPTXSTS_NPTXQTOP_6(0x40UL<<USB_OTG_GNPTXSTS_NPTXQTOP_Pos)#defineUSB_OTG_GCCFG_DCDET_Pos(0U)#defineUSB_OTG_GCCFG_DCDET_Msk(0x1UL<<USB_OTG_GCCFG_DCDET_Pos)#defineUSB_OTG_GCCFG_DCDETUSB_OTG_GCCFG_DCDET_Msk#defineUSB_OTG_GCCFG_PDET_Pos(1U)#defineUSB_OTG_GCCFG_PDET_Msk(0x1UL<<USB_OTG_GCCFG_PDET_Pos)#defineUSB_OTG_GCCFG_PDETUSB_OTG_GCCFG_PDET_Msk#defineUSB_OTG_GCCFG_SDET_Pos(2U)#defineUSB_OTG_GCCFG_SDET_Msk(0x1UL<<USB_OTG_GCCFG_SDET_Pos)#defineUSB_OTG_GCCFG_SDETUSB_OTG_GCCFG_SDET_Msk#defineUSB_OTG_GCCFG_PS2DET_Pos(3U)#defineUSB_OTG_GCCFG_PS2DET_Msk(0x1UL<<USB_OTG_GCCFG_PS2DET_Pos)#defineUSB_OTG_GCCFG_PS2DETUSB_OTG_GCCFG_PS2DET_Msk#defineUSB_OTG_GCCFG_PWRDWN_Pos(16U)#defineUSB_OTG_GCCFG_PWRDWN_Msk(0x1UL<<USB_OTG_GCCFG_PWRDWN_Pos)#defineUSB_OTG_GCCFG_PWRDWNUSB_OTG_GCCFG_PWRDWN_Msk#defineUSB_OTG_GCCFG_BCDEN_Pos(17U)#defineUSB_OTG_GCCFG_BCDEN_Msk(0x1UL<<USB_OTG_GCCFG_BCDEN_Pos)#defineUSB_OTG_GCCFG_BCDENUSB_OTG_GCCFG_BCDEN_Msk#defineUSB_OTG_GCCFG_DCDEN_Pos(18U)#defineUSB_OTG_GCCFG_DCDEN_Msk(0x1UL<<USB_OTG_GCCFG_DCDEN_Pos)#defineUSB_OTG_GCCFG_DCDENUSB_OTG_GCCFG_DCDEN_Msk#defineUSB_OTG_GCCFG_PDEN_Pos(19U)#defineUSB_OTG_GCCFG_PDEN_Msk(0x1UL<<USB_OTG_GCCFG_PDEN_Pos)#defineUSB_OTG_GCCFG_PDENUSB_OTG_GCCFG_PDEN_Msk#defineUSB_OTG_GCCFG_SDEN_Pos(20U)#defineUSB_OTG_GCCFG_SDEN_Msk(0x1UL<<USB_OTG_GCCFG_SDEN_Pos)#defineUSB_OTG_GCCFG_SDENUSB_OTG_GCCFG_SDEN_Msk#defineUSB_OTG_GCCFG_VBDEN_Pos(21U)#defineUSB_OTG_GCCFG_VBDEN_Msk(0x1UL<<USB_OTG_GCCFG_VBDEN_Pos)#defineUSB_OTG_GCCFG_VBDENUSB_OTG_GCCFG_VBDEN_Msk#defineUSB_OTG_CID_PRODUCT_ID_Pos(0U)#defineUSB_OTG_CID_PRODUCT_ID_Msk(0xFFFFFFFFUL<<USB_OTG_CID_PRODUCT_ID_Pos)#defineUSB_OTG_CID_PRODUCT_IDUSB_OTG_CID_PRODUCT_ID_Msk#defineUSB_OTG_GLPMCFG_ENBESL_Pos(28U)#defineUSB_OTG_GLPMCFG_ENBESL_Msk(0x1UL<<USB_OTG_GLPMCFG_ENBESL_Pos)#defineUSB_OTG_GLPMCFG_ENBESLUSB_OTG_GLPMCFG_ENBESL_Msk#defineUSB_OTG_GLPMCFG_LPMRCNTSTS_Pos(25U)#defineUSB_OTG_GLPMCFG_LPMRCNTSTS_Msk(0x7UL<<USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)#defineUSB_OTG_GLPMCFG_LPMRCNTSTSUSB_OTG_GLPMCFG_LPMRCNTSTS_Msk#defineUSB_OTG_GLPMCFG_SNDLPM_Pos(24U)#defineUSB_OTG_GLPMCFG_SNDLPM_Msk(0x1UL<<USB_OTG_GLPMCFG_SNDLPM_Pos)#defineUSB_OTG_GLPMCFG_SNDLPMUSB_OTG_GLPMCFG_SNDLPM_Msk#defineUSB_OTG_GLPMCFG_LPMRCNT_Pos(21U)#defineUSB_OTG_GLPMCFG_LPMRCNT_Msk(0x7UL<<USB_OTG_GLPMCFG_LPMRCNT_Pos)#defineUSB_OTG_GLPMCFG_LPMRCNTUSB_OTG_GLPMCFG_LPMRCNT_Msk#defineUSB_OTG_GLPMCFG_LPMCHIDX_Pos(17U)#defineUSB_OTG_GLPMCFG_LPMCHIDX_Msk(0xFUL<<USB_OTG_GLPMCFG_LPMCHIDX_Pos)#defineUSB_OTG_GLPMCFG_LPMCHIDXUSB_OTG_GLPMCFG_LPMCHIDX_Msk#defineUSB_OTG_GLPMCFG_L1RSMOK_Pos(16U)#defineUSB_OTG_GLPMCFG_L1RSMOK_Msk(0x1UL<<USB_OTG_GLPMCFG_L1RSMOK_Pos)#defineUSB_OTG_GLPMCFG_L1RSMOKUSB_OTG_GLPMCFG_L1RSMOK_Msk#defineUSB_OTG_GLPMCFG_SLPSTS_Pos(15U)#defineUSB_OTG_GLPMCFG_SLPSTS_Msk(0x1UL<<USB_OTG_GLPMCFG_SLPSTS_Pos)#defineUSB_OTG_GLPMCFG_SLPSTSUSB_OTG_GLPMCFG_SLPSTS_Msk#defineUSB_OTG_GLPMCFG_LPMRSP_Pos(13U)#defineUSB_OTG_GLPMCFG_LPMRSP_Msk(0x3UL<<USB_OTG_GLPMCFG_LPMRSP_Pos)#defineUSB_OTG_GLPMCFG_LPMRSPUSB_OTG_GLPMCFG_LPMRSP_Msk#defineUSB_OTG_GLPMCFG_L1DSEN_Pos(12U)#defineUSB_OTG_GLPMCFG_L1DSEN_Msk(0x1UL<<USB_OTG_GLPMCFG_L1DSEN_Pos)#defineUSB_OTG_GLPMCFG_L1DSENUSB_OTG_GLPMCFG_L1DSEN_Msk#defineUSB_OTG_GLPMCFG_BESLTHRS_Pos(8U)#defineUSB_OTG_GLPMCFG_BESLTHRS_Msk(0xFUL<<USB_OTG_GLPMCFG_BESLTHRS_Pos)#defineUSB_OTG_GLPMCFG_BESLTHRSUSB_OTG_GLPMCFG_BESLTHRS_Msk#defineUSB_OTG_GLPMCFG_L1SSEN_Pos(7U)#defineUSB_OTG_GLPMCFG_L1SSEN_Msk(0x1UL<<USB_OTG_GLPMCFG_L1SSEN_Pos)#defineUSB_OTG_GLPMCFG_L1SSENUSB_OTG_GLPMCFG_L1SSEN_Msk#defineUSB_OTG_GLPMCFG_REMWAKE_Pos(6U)#defineUSB_OTG_GLPMCFG_REMWAKE_Msk(0x1UL<<USB_OTG_GLPMCFG_REMWAKE_Pos)#defineUSB_OTG_GLPMCFG_REMWAKEUSB_OTG_GLPMCFG_REMWAKE_Msk#defineUSB_OTG_GLPMCFG_BESL_Pos(2U)#defineUSB_OTG_GLPMCFG_BESL_Msk(0xFUL<<USB_OTG_GLPMCFG_BESL_Pos)#defineUSB_OTG_GLPMCFG_BESLUSB_OTG_GLPMCFG_BESL_Msk#defineUSB_OTG_GLPMCFG_LPMACK_Pos(1U)#defineUSB_OTG_GLPMCFG_LPMACK_Msk(0x1UL<<USB_OTG_GLPMCFG_LPMACK_Pos)#defineUSB_OTG_GLPMCFG_LPMACKUSB_OTG_GLPMCFG_LPMACK_Msk#defineUSB_OTG_GLPMCFG_LPMEN_Pos(0U)#defineUSB_OTG_GLPMCFG_LPMEN_Msk(0x1UL<<USB_OTG_GLPMCFG_LPMEN_Pos)#defineUSB_OTG_GLPMCFG_LPMENUSB_OTG_GLPMCFG_LPMEN_Msk#defineUSB_OTG_GLPMCFG_L1ResumeOK_PosUSB_OTG_GLPMCFG_L1RSMOK_Pos#defineUSB_OTG_GLPMCFG_L1ResumeOK_MskUSB_OTG_GLPMCFG_L1RSMOK_Msk#defineUSB_OTG_GLPMCFG_L1ResumeOKUSB_OTG_GLPMCFG_L1RSMOK#defineUSB_OTG_GPWRDN_DISABLEVBUS_Pos(6U)#defineUSB_OTG_GPWRDN_DISABLEVBUS_Msk(0x1UL<<USB_OTG_GPWRDN_DISABLEVBUS_Pos)#defineUSB_OTG_GPWRDN_DISABLEVBUSUSB_OTG_GPWRDN_DISABLEVBUS_Msk#defineUSB_OTG_HPTXFSIZ_PTXSA_Pos(0U)#defineUSB_OTG_HPTXFSIZ_PTXSA_Msk(0xFFFFUL<<USB_OTG_HPTXFSIZ_PTXSA_Pos)#defineUSB_OTG_HPTXFSIZ_PTXSAUSB_OTG_HPTXFSIZ_PTXSA_Msk#defineUSB_OTG_HPTXFSIZ_PTXFD_Pos(16U)#defineUSB_OTG_HPTXFSIZ_PTXFD_Msk(0xFFFFUL<<USB_OTG_HPTXFSIZ_PTXFD_Pos)#defineUSB_OTG_HPTXFSIZ_PTXFDUSB_OTG_HPTXFSIZ_PTXFD_Msk#defineUSB_OTG_DIEPTXF_INEPTXSA_Pos(0U)#defineUSB_OTG_DIEPTXF_INEPTXSA_Msk(0xFFFFUL<<USB_OTG_DIEPTXF_INEPTXSA_Pos)#defineUSB_OTG_DIEPTXF_INEPTXSAUSB_OTG_DIEPTXF_INEPTXSA_Msk#defineUSB_OTG_DIEPTXF_INEPTXFD_Pos(16U)#defineUSB_OTG_DIEPTXF_INEPTXFD_Msk(0xFFFFUL<<USB_OTG_DIEPTXF_INEPTXFD_Pos)#defineUSB_OTG_DIEPTXF_INEPTXFDUSB_OTG_DIEPTXF_INEPTXFD_Msk#defineUSB_OTG_HCFG_FSLSPCS_Pos(0U)#defineUSB_OTG_HCFG_FSLSPCS_Msk(0x3UL<<USB_OTG_HCFG_FSLSPCS_Pos)#defineUSB_OTG_HCFG_FSLSPCSUSB_OTG_HCFG_FSLSPCS_Msk#defineUSB_OTG_HCFG_FSLSPCS_0(0x1UL<<USB_OTG_HCFG_FSLSPCS_Pos)#defineUSB_OTG_HCFG_FSLSPCS_1(0x2UL<<USB_OTG_HCFG_FSLSPCS_Pos)#defineUSB_OTG_HCFG_FSLSS_Pos(2U)#defineUSB_OTG_HCFG_FSLSS_Msk(0x1UL<<USB_OTG_HCFG_FSLSS_Pos)#defineUSB_OTG_HCFG_FSLSSUSB_OTG_HCFG_FSLSS_Msk#defineUSB_OTG_HFIR_FRIVL_Pos(0U)#defineUSB_OTG_HFIR_FRIVL_Msk(0xFFFFUL<<USB_OTG_HFIR_FRIVL_Pos)#defineUSB_OTG_HFIR_FRIVLUSB_OTG_HFIR_FRIVL_Msk#defineUSB_OTG_HFNUM_FRNUM_Pos(0U)#defineUSB_OTG_HFNUM_FRNUM_Msk(0xFFFFUL<<USB_OTG_HFNUM_FRNUM_Pos)#defineUSB_OTG_HFNUM_FRNUMUSB_OTG_HFNUM_FRNUM_Msk#defineUSB_OTG_HFNUM_FTREM_Pos(16U)#defineUSB_OTG_HFNUM_FTREM_Msk(0xFFFFUL<<USB_OTG_HFNUM_FTREM_Pos)#defineUSB_OTG_HFNUM_FTREMUSB_OTG_HFNUM_FTREM_Msk#defineUSB_OTG_HPTXSTS_PTXFSAVL_Pos(0U)#defineUSB_OTG_HPTXSTS_PTXFSAVL_Msk(0xFFFFUL<<USB_OTG_HPTXSTS_PTXFSAVL_Pos)#defineUSB_OTG_HPTXSTS_PTXFSAVLUSB_OTG_HPTXSTS_PTXFSAVL_Msk#defineUSB_OTG_HPTXSTS_PTXQSAV_Pos(16U)#defineUSB_OTG_HPTXSTS_PTXQSAV_Msk(0xFFUL<<USB_OTG_HPTXSTS_PTXQSAV_Pos)#defineUSB_OTG_HPTXSTS_PTXQSAVUSB_OTG_HPTXSTS_PTXQSAV_Msk#defineUSB_OTG_HPTXSTS_PTXQSAV_0(0x01UL<<USB_OTG_HPTXSTS_PTXQSAV_Pos)#defineUSB_OTG_HPTXSTS_PTXQSAV_1(0x02UL<<USB_OTG_HPTXSTS_PTXQSAV_Pos)#defineUSB_OTG_HPTXSTS_PTXQSAV_2(0x04UL<<USB_OTG_HPTXSTS_PTXQSAV_Pos)#defineUSB_OTG_HPTXSTS_PTXQSAV_3(0x08UL<<USB_OTG_HPTXSTS_PTXQSAV_Pos)#defineUSB_OTG_HPTXSTS_PTXQSAV_4(0x10UL<<USB_OTG_HPTXSTS_PTXQSAV_Pos)#defineUSB_OTG_HPTXSTS_PTXQSAV_5(0x20UL<<USB_OTG_HPTXSTS_PTXQSAV_Pos)#defineUSB_OTG_HPTXSTS_PTXQSAV_6(0x40UL<<USB_OTG_HPTXSTS_PTXQSAV_Pos)#defineUSB_OTG_HPTXSTS_PTXQSAV_7(0x80UL<<USB_OTG_HPTXSTS_PTXQSAV_Pos)#defineUSB_OTG_HPTXSTS_PTXQTOP_Pos(24U)#defineUSB_OTG_HPTXSTS_PTXQTOP_Msk(0xFFUL<<USB_OTG_HPTXSTS_PTXQTOP_Pos)#defineUSB_OTG_HPTXSTS_PTXQTOPUSB_OTG_HPTXSTS_PTXQTOP_Msk#defineUSB_OTG_HPTXSTS_PTXQTOP_0(0x01UL<<USB_OTG_HPTXSTS_PTXQTOP_Pos)#defineUSB_OTG_HPTXSTS_PTXQTOP_1(0x02UL<<USB_OTG_HPTXSTS_PTXQTOP_Pos)#defineUSB_OTG_HPTXSTS_PTXQTOP_2(0x04UL<<USB_OTG_HPTXSTS_PTXQTOP_Pos)#defineUSB_OTG_HPTXSTS_PTXQTOP_3(0x08UL<<USB_OTG_HPTXSTS_PTXQTOP_Pos)#defineUSB_OTG_HPTXSTS_PTXQTOP_4(0x10UL<<USB_OTG_HPTXSTS_PTXQTOP_Pos)#defineUSB_OTG_HPTXSTS_PTXQTOP_5(0x20UL<<USB_OTG_HPTXSTS_PTXQTOP_Pos)#defineUSB_OTG_HPTXSTS_PTXQTOP_6(0x40UL<<USB_OTG_HPTXSTS_PTXQTOP_Pos)#defineUSB_OTG_HPTXSTS_PTXQTOP_7(0x80UL<<USB_OTG_HPTXSTS_PTXQTOP_Pos)#defineUSB_OTG_HAINT_HAINT_Pos(0U)#defineUSB_OTG_HAINT_HAINT_Msk(0xFFFFUL<<USB_OTG_HAINT_HAINT_Pos)#defineUSB_OTG_HAINT_HAINTUSB_OTG_HAINT_HAINT_Msk#defineUSB_OTG_HAINTMSK_HAINTM_Pos(0U)#defineUSB_OTG_HAINTMSK_HAINTM_Msk(0xFFFFUL<<USB_OTG_HAINTMSK_HAINTM_Pos)#defineUSB_OTG_HAINTMSK_HAINTMUSB_OTG_HAINTMSK_HAINTM_Msk#defineUSB_OTG_HPRT_PCSTS_Pos(0U)#defineUSB_OTG_HPRT_PCSTS_Msk(0x1UL<<USB_OTG_HPRT_PCSTS_Pos)#defineUSB_OTG_HPRT_PCSTSUSB_OTG_HPRT_PCSTS_Msk#defineUSB_OTG_HPRT_PCDET_Pos(1U)#defineUSB_OTG_HPRT_PCDET_Msk(0x1UL<<USB_OTG_HPRT_PCDET_Pos)#defineUSB_OTG_HPRT_PCDETUSB_OTG_HPRT_PCDET_Msk#defineUSB_OTG_HPRT_PENA_Pos(2U)#defineUSB_OTG_HPRT_PENA_Msk(0x1UL<<USB_OTG_HPRT_PENA_Pos)#defineUSB_OTG_HPRT_PENAUSB_OTG_HPRT_PENA_Msk#defineUSB_OTG_HPRT_PENCHNG_Pos(3U)#defineUSB_OTG_HPRT_PENCHNG_Msk(0x1UL<<USB_OTG_HPRT_PENCHNG_Pos)#defineUSB_OTG_HPRT_PENCHNGUSB_OTG_HPRT_PENCHNG_Msk#defineUSB_OTG_HPRT_POCA_Pos(4U)#defineUSB_OTG_HPRT_POCA_Msk(0x1UL<<USB_OTG_HPRT_POCA_Pos)#defineUSB_OTG_HPRT_POCAUSB_OTG_HPRT_POCA_Msk#defineUSB_OTG_HPRT_POCCHNG_Pos(5U)#defineUSB_OTG_HPRT_POCCHNG_Msk(0x1UL<<USB_OTG_HPRT_POCCHNG_Pos)#defineUSB_OTG_HPRT_POCCHNGUSB_OTG_HPRT_POCCHNG_Msk#defineUSB_OTG_HPRT_PRES_Pos(6U)#defineUSB_OTG_HPRT_PRES_Msk(0x1UL<<USB_OTG_HPRT_PRES_Pos)#defineUSB_OTG_HPRT_PRESUSB_OTG_HPRT_PRES_Msk#defineUSB_OTG_HPRT_PSUSP_Pos(7U)#defineUSB_OTG_HPRT_PSUSP_Msk(0x1UL<<USB_OTG_HPRT_PSUSP_Pos)#defineUSB_OTG_HPRT_PSUSPUSB_OTG_HPRT_PSUSP_Msk#defineUSB_OTG_HPRT_PRST_Pos(8U)#defineUSB_OTG_HPRT_PRST_Msk(0x1UL<<USB_OTG_HPRT_PRST_Pos)#defineUSB_OTG_HPRT_PRSTUSB_OTG_HPRT_PRST_Msk#defineUSB_OTG_HPRT_PLSTS_Pos(10U)#defineUSB_OTG_HPRT_PLSTS_Msk(0x3UL<<USB_OTG_HPRT_PLSTS_Pos)#defineUSB_OTG_HPRT_PLSTSUSB_OTG_HPRT_PLSTS_Msk#defineUSB_OTG_HPRT_PLSTS_0(0x1UL<<USB_OTG_HPRT_PLSTS_Pos)#defineUSB_OTG_HPRT_PLSTS_1(0x2UL<<USB_OTG_HPRT_PLSTS_Pos)#defineUSB_OTG_HPRT_PPWR_Pos(12U)#defineUSB_OTG_HPRT_PPWR_Msk(0x1UL<<USB_OTG_HPRT_PPWR_Pos)#defineUSB_OTG_HPRT_PPWRUSB_OTG_HPRT_PPWR_Msk#defineUSB_OTG_HPRT_PTCTL_Pos(13U)#defineUSB_OTG_HPRT_PTCTL_Msk(0xFUL<<USB_OTG_HPRT_PTCTL_Pos)#defineUSB_OTG_HPRT_PTCTLUSB_OTG_HPRT_PTCTL_Msk#defineUSB_OTG_HPRT_PTCTL_0(0x1UL<<USB_OTG_HPRT_PTCTL_Pos)#defineUSB_OTG_HPRT_PTCTL_1(0x2UL<<USB_OTG_HPRT_PTCTL_Pos)#defineUSB_OTG_HPRT_PTCTL_2(0x4UL<<USB_OTG_HPRT_PTCTL_Pos)#defineUSB_OTG_HPRT_PTCTL_3(0x8UL<<USB_OTG_HPRT_PTCTL_Pos)#defineUSB_OTG_HPRT_PSPD_Pos(17U)#defineUSB_OTG_HPRT_PSPD_Msk(0x3UL<<USB_OTG_HPRT_PSPD_Pos)#defineUSB_OTG_HPRT_PSPDUSB_OTG_HPRT_PSPD_Msk#defineUSB_OTG_HPRT_PSPD_0(0x1UL<<USB_OTG_HPRT_PSPD_Pos)#defineUSB_OTG_HPRT_PSPD_1(0x2UL<<USB_OTG_HPRT_PSPD_Pos)#defineUSB_OTG_HCCHAR_MPSIZ_Pos(0U)#defineUSB_OTG_HCCHAR_MPSIZ_Msk(0x7FFUL<<USB_OTG_HCCHAR_MPSIZ_Pos)#defineUSB_OTG_HCCHAR_MPSIZUSB_OTG_HCCHAR_MPSIZ_Msk#defineUSB_OTG_HCCHAR_EPNUM_Pos(11U)#defineUSB_OTG_HCCHAR_EPNUM_Msk(0xFUL<<USB_OTG_HCCHAR_EPNUM_Pos)#defineUSB_OTG_HCCHAR_EPNUMUSB_OTG_HCCHAR_EPNUM_Msk#defineUSB_OTG_HCCHAR_EPNUM_0(0x1UL<<USB_OTG_HCCHAR_EPNUM_Pos)#defineUSB_OTG_HCCHAR_EPNUM_1(0x2UL<<USB_OTG_HCCHAR_EPNUM_Pos)#defineUSB_OTG_HCCHAR_EPNUM_2(0x4UL<<USB_OTG_HCCHAR_EPNUM_Pos)#defineUSB_OTG_HCCHAR_EPNUM_3(0x8UL<<USB_OTG_HCCHAR_EPNUM_Pos)#defineUSB_OTG_HCCHAR_EPDIR_Pos(15U)#defineUSB_OTG_HCCHAR_EPDIR_Msk(0x1UL<<USB_OTG_HCCHAR_EPDIR_Pos)#defineUSB_OTG_HCCHAR_EPDIRUSB_OTG_HCCHAR_EPDIR_Msk#defineUSB_OTG_HCCHAR_LSDEV_Pos(17U)#defineUSB_OTG_HCCHAR_LSDEV_Msk(0x1UL<<USB_OTG_HCCHAR_LSDEV_Pos)#defineUSB_OTG_HCCHAR_LSDEVUSB_OTG_HCCHAR_LSDEV_Msk#defineUSB_OTG_HCCHAR_EPTYP_Pos(18U)#defineUSB_OTG_HCCHAR_EPTYP_Msk(0x3UL<<USB_OTG_HCCHAR_EPTYP_Pos)#defineUSB_OTG_HCCHAR_EPTYPUSB_OTG_HCCHAR_EPTYP_Msk#defineUSB_OTG_HCCHAR_EPTYP_0(0x1UL<<USB_OTG_HCCHAR_EPTYP_Pos)#defineUSB_OTG_HCCHAR_EPTYP_1(0x2UL<<USB_OTG_HCCHAR_EPTYP_Pos)#defineUSB_OTG_HCCHAR_MC_Pos(20U)#defineUSB_OTG_HCCHAR_MC_Msk(0x3UL<<USB_OTG_HCCHAR_MC_Pos)#defineUSB_OTG_HCCHAR_MCUSB_OTG_HCCHAR_MC_Msk#defineUSB_OTG_HCCHAR_MC_0(0x1UL<<USB_OTG_HCCHAR_MC_Pos)#defineUSB_OTG_HCCHAR_MC_1(0x2UL<<USB_OTG_HCCHAR_MC_Pos)#defineUSB_OTG_HCCHAR_DAD_Pos(22U)#defineUSB_OTG_HCCHAR_DAD_Msk(0x7FUL<<USB_OTG_HCCHAR_DAD_Pos)#defineUSB_OTG_HCCHAR_DADUSB_OTG_HCCHAR_DAD_Msk#defineUSB_OTG_HCCHAR_DAD_0(0x01UL<<USB_OTG_HCCHAR_DAD_Pos)#defineUSB_OTG_HCCHAR_DAD_1(0x02UL<<USB_OTG_HCCHAR_DAD_Pos)#defineUSB_OTG_HCCHAR_DAD_2(0x04UL<<USB_OTG_HCCHAR_DAD_Pos)#defineUSB_OTG_HCCHAR_DAD_3(0x08UL<<USB_OTG_HCCHAR_DAD_Pos)#defineUSB_OTG_HCCHAR_DAD_4(0x10UL<<USB_OTG_HCCHAR_DAD_Pos)#defineUSB_OTG_HCCHAR_DAD_5(0x20UL<<USB_OTG_HCCHAR_DAD_Pos)#defineUSB_OTG_HCCHAR_DAD_6(0x40UL<<USB_OTG_HCCHAR_DAD_Pos)#defineUSB_OTG_HCCHAR_ODDFRM_Pos(29U)#defineUSB_OTG_HCCHAR_ODDFRM_Msk(0x1UL<<USB_OTG_HCCHAR_ODDFRM_Pos)#defineUSB_OTG_HCCHAR_ODDFRMUSB_OTG_HCCHAR_ODDFRM_Msk#defineUSB_OTG_HCCHAR_CHDIS_Pos(30U)#defineUSB_OTG_HCCHAR_CHDIS_Msk(0x1UL<<USB_OTG_HCCHAR_CHDIS_Pos)#defineUSB_OTG_HCCHAR_CHDISUSB_OTG_HCCHAR_CHDIS_Msk#defineUSB_OTG_HCCHAR_CHENA_Pos(31U)#defineUSB_OTG_HCCHAR_CHENA_Msk(0x1UL<<USB_OTG_HCCHAR_CHENA_Pos)#defineUSB_OTG_HCCHAR_CHENAUSB_OTG_HCCHAR_CHENA_Msk#defineUSB_OTG_HCINT_XFRC_Pos(0U)#defineUSB_OTG_HCINT_XFRC_Msk(0x1UL<<USB_OTG_HCINT_XFRC_Pos)#defineUSB_OTG_HCINT_XFRCUSB_OTG_HCINT_XFRC_Msk#defineUSB_OTG_HCINT_CHH_Pos(1U)#defineUSB_OTG_HCINT_CHH_Msk(0x1UL<<USB_OTG_HCINT_CHH_Pos)#defineUSB_OTG_HCINT_CHHUSB_OTG_HCINT_CHH_Msk#defineUSB_OTG_HCINT_AHBERR_Pos(2U)#defineUSB_OTG_HCINT_AHBERR_Msk(0x1UL<<USB_OTG_HCINT_AHBERR_Pos)#defineUSB_OTG_HCINT_AHBERRUSB_OTG_HCINT_AHBERR_Msk#defineUSB_OTG_HCINT_STALL_Pos(3U)#defineUSB_OTG_HCINT_STALL_Msk(0x1UL<<USB_OTG_HCINT_STALL_Pos)#defineUSB_OTG_HCINT_STALLUSB_OTG_HCINT_STALL_Msk#defineUSB_OTG_HCINT_NAK_Pos(4U)#defineUSB_OTG_HCINT_NAK_Msk(0x1UL<<USB_OTG_HCINT_NAK_Pos)#defineUSB_OTG_HCINT_NAKUSB_OTG_HCINT_NAK_Msk#defineUSB_OTG_HCINT_ACK_Pos(5U)#defineUSB_OTG_HCINT_ACK_Msk(0x1UL<<USB_OTG_HCINT_ACK_Pos)#defineUSB_OTG_HCINT_ACKUSB_OTG_HCINT_ACK_Msk#defineUSB_OTG_HCINT_NYET_Pos(6U)#defineUSB_OTG_HCINT_NYET_Msk(0x1UL<<USB_OTG_HCINT_NYET_Pos)#defineUSB_OTG_HCINT_NYETUSB_OTG_HCINT_NYET_Msk#defineUSB_OTG_HCINT_TXERR_Pos(7U)#defineUSB_OTG_HCINT_TXERR_Msk(0x1UL<<USB_OTG_HCINT_TXERR_Pos)#defineUSB_OTG_HCINT_TXERRUSB_OTG_HCINT_TXERR_Msk#defineUSB_OTG_HCINT_BBERR_Pos(8U)#defineUSB_OTG_HCINT_BBERR_Msk(0x1UL<<USB_OTG_HCINT_BBERR_Pos)#defineUSB_OTG_HCINT_BBERRUSB_OTG_HCINT_BBERR_Msk#defineUSB_OTG_HCINT_FRMOR_Pos(9U)#defineUSB_OTG_HCINT_FRMOR_Msk(0x1UL<<USB_OTG_HCINT_FRMOR_Pos)#defineUSB_OTG_HCINT_FRMORUSB_OTG_HCINT_FRMOR_Msk#defineUSB_OTG_HCINT_DTERR_Pos(10U)#defineUSB_OTG_HCINT_DTERR_Msk(0x1UL<<USB_OTG_HCINT_DTERR_Pos)#defineUSB_OTG_HCINT_DTERRUSB_OTG_HCINT_DTERR_Msk#defineUSB_OTG_HCINTMSK_XFRCM_Pos(0U)#defineUSB_OTG_HCINTMSK_XFRCM_Msk(0x1UL<<USB_OTG_HCINTMSK_XFRCM_Pos)#defineUSB_OTG_HCINTMSK_XFRCMUSB_OTG_HCINTMSK_XFRCM_Msk#defineUSB_OTG_HCINTMSK_CHHM_Pos(1U)#defineUSB_OTG_HCINTMSK_CHHM_Msk(0x1UL<<USB_OTG_HCINTMSK_CHHM_Pos)#defineUSB_OTG_HCINTMSK_CHHMUSB_OTG_HCINTMSK_CHHM_Msk#defineUSB_OTG_HCINTMSK_AHBERR_Pos(2U)#defineUSB_OTG_HCINTMSK_AHBERR_Msk(0x1UL<<USB_OTG_HCINTMSK_AHBERR_Pos)#defineUSB_OTG_HCINTMSK_AHBERRUSB_OTG_HCINTMSK_AHBERR_Msk#defineUSB_OTG_HCINTMSK_STALLM_Pos(3U)#defineUSB_OTG_HCINTMSK_STALLM_Msk(0x1UL<<USB_OTG_HCINTMSK_STALLM_Pos)#defineUSB_OTG_HCINTMSK_STALLMUSB_OTG_HCINTMSK_STALLM_Msk#defineUSB_OTG_HCINTMSK_NAKM_Pos(4U)#defineUSB_OTG_HCINTMSK_NAKM_Msk(0x1UL<<USB_OTG_HCINTMSK_NAKM_Pos)#defineUSB_OTG_HCINTMSK_NAKMUSB_OTG_HCINTMSK_NAKM_Msk#defineUSB_OTG_HCINTMSK_ACKM_Pos(5U)#defineUSB_OTG_HCINTMSK_ACKM_Msk(0x1UL<<USB_OTG_HCINTMSK_ACKM_Pos)#defineUSB_OTG_HCINTMSK_ACKMUSB_OTG_HCINTMSK_ACKM_Msk#defineUSB_OTG_HCINTMSK_NYET_Pos(6U)#defineUSB_OTG_HCINTMSK_NYET_Msk(0x1UL<<USB_OTG_HCINTMSK_NYET_Pos)#defineUSB_OTG_HCINTMSK_NYETUSB_OTG_HCINTMSK_NYET_Msk#defineUSB_OTG_HCINTMSK_TXERRM_Pos(7U)#defineUSB_OTG_HCINTMSK_TXERRM_Msk(0x1UL<<USB_OTG_HCINTMSK_TXERRM_Pos)#defineUSB_OTG_HCINTMSK_TXERRMUSB_OTG_HCINTMSK_TXERRM_Msk#defineUSB_OTG_HCINTMSK_BBERRM_Pos(8U)#defineUSB_OTG_HCINTMSK_BBERRM_Msk(0x1UL<<USB_OTG_HCINTMSK_BBERRM_Pos)#defineUSB_OTG_HCINTMSK_BBERRMUSB_OTG_HCINTMSK_BBERRM_Msk#defineUSB_OTG_HCINTMSK_FRMORM_Pos(9U)#defineUSB_OTG_HCINTMSK_FRMORM_Msk(0x1UL<<USB_OTG_HCINTMSK_FRMORM_Pos)#defineUSB_OTG_HCINTMSK_FRMORMUSB_OTG_HCINTMSK_FRMORM_Msk#defineUSB_OTG_HCINTMSK_DTERRM_Pos(10U)#defineUSB_OTG_HCINTMSK_DTERRM_Msk(0x1UL<<USB_OTG_HCINTMSK_DTERRM_Pos)#defineUSB_OTG_HCINTMSK_DTERRMUSB_OTG_HCINTMSK_DTERRM_Msk#defineUSB_OTG_HCTSIZ_XFRSIZ_Pos(0U)#defineUSB_OTG_HCTSIZ_XFRSIZ_Msk(0x7FFFFUL<<USB_OTG_HCTSIZ_XFRSIZ_Pos)#defineUSB_OTG_HCTSIZ_XFRSIZUSB_OTG_HCTSIZ_XFRSIZ_Msk#defineUSB_OTG_HCTSIZ_PKTCNT_Pos(19U)#defineUSB_OTG_HCTSIZ_PKTCNT_Msk(0x3FFUL<<USB_OTG_HCTSIZ_PKTCNT_Pos)#defineUSB_OTG_HCTSIZ_PKTCNTUSB_OTG_HCTSIZ_PKTCNT_Msk#defineUSB_OTG_HCTSIZ_DOPING_Pos(31U)#defineUSB_OTG_HCTSIZ_DOPING_Msk(0x1UL<<USB_OTG_HCTSIZ_DOPING_Pos)#defineUSB_OTG_HCTSIZ_DOPINGUSB_OTG_HCTSIZ_DOPING_Msk#defineUSB_OTG_HCTSIZ_DPID_Pos(29U)#defineUSB_OTG_HCTSIZ_DPID_Msk(0x3UL<<USB_OTG_HCTSIZ_DPID_Pos)#defineUSB_OTG_HCTSIZ_DPIDUSB_OTG_HCTSIZ_DPID_Msk#defineUSB_OTG_HCTSIZ_DPID_0(0x1UL<<USB_OTG_HCTSIZ_DPID_Pos)#defineUSB_OTG_HCTSIZ_DPID_1(0x2UL<<USB_OTG_HCTSIZ_DPID_Pos)#defineUSB_OTG_HCDMA_DMAADDR_Pos(0U)#defineUSB_OTG_HCDMA_DMAADDR_Msk(0xFFFFFFFFUL<<USB_OTG_HCDMA_DMAADDR_Pos)#defineUSB_OTG_HCDMA_DMAADDRUSB_OTG_HCDMA_DMAADDR_Msk#defineUSB_OTG_DCFG_DSPD_Pos(0U)#defineUSB_OTG_DCFG_DSPD_Msk(0x3UL<<USB_OTG_DCFG_DSPD_Pos)#defineUSB_OTG_DCFG_DSPDUSB_OTG_DCFG_DSPD_Msk#defineUSB_OTG_DCFG_DSPD_0(0x1UL<<USB_OTG_DCFG_DSPD_Pos)#defineUSB_OTG_DCFG_DSPD_1(0x2UL<<USB_OTG_DCFG_DSPD_Pos)#defineUSB_OTG_DCFG_NZLSOHSK_Pos(2U)#defineUSB_OTG_DCFG_NZLSOHSK_Msk(0x1UL<<USB_OTG_DCFG_NZLSOHSK_Pos)#defineUSB_OTG_DCFG_NZLSOHSKUSB_OTG_DCFG_NZLSOHSK_Msk#defineUSB_OTG_DCFG_DAD_Pos(4U)#defineUSB_OTG_DCFG_DAD_Msk(0x7FUL<<USB_OTG_DCFG_DAD_Pos)#defineUSB_OTG_DCFG_DADUSB_OTG_DCFG_DAD_Msk#defineUSB_OTG_DCFG_DAD_0(0x01UL<<USB_OTG_DCFG_DAD_Pos)#defineUSB_OTG_DCFG_DAD_1(0x02UL<<USB_OTG_DCFG_DAD_Pos)#defineUSB_OTG_DCFG_DAD_2(0x04UL<<USB_OTG_DCFG_DAD_Pos)#defineUSB_OTG_DCFG_DAD_3(0x08UL<<USB_OTG_DCFG_DAD_Pos)#defineUSB_OTG_DCFG_DAD_4(0x10UL<<USB_OTG_DCFG_DAD_Pos)#defineUSB_OTG_DCFG_DAD_5(0x20UL<<USB_OTG_DCFG_DAD_Pos)#defineUSB_OTG_DCFG_DAD_6(0x40UL<<USB_OTG_DCFG_DAD_Pos)#defineUSB_OTG_DCFG_PFIVL_Pos(11U)#defineUSB_OTG_DCFG_PFIVL_Msk(0x3UL<<USB_OTG_DCFG_PFIVL_Pos)#defineUSB_OTG_DCFG_PFIVLUSB_OTG_DCFG_PFIVL_Msk#defineUSB_OTG_DCFG_PFIVL_0(0x1UL<<USB_OTG_DCFG_PFIVL_Pos)#defineUSB_OTG_DCFG_PFIVL_1(0x2UL<<USB_OTG_DCFG_PFIVL_Pos)#defineUSB_OTG_DCFG_PERSCHIVL_Pos(24U)#defineUSB_OTG_DCFG_PERSCHIVL_Msk(0x3UL<<USB_OTG_DCFG_PERSCHIVL_Pos)#defineUSB_OTG_DCFG_PERSCHIVLUSB_OTG_DCFG_PERSCHIVL_Msk#defineUSB_OTG_DCFG_PERSCHIVL_0(0x1UL<<USB_OTG_DCFG_PERSCHIVL_Pos)#defineUSB_OTG_DCFG_PERSCHIVL_1(0x2UL<<USB_OTG_DCFG_PERSCHIVL_Pos)#defineUSB_OTG_DCTL_RWUSIG_Pos(0U)#defineUSB_OTG_DCTL_RWUSIG_Msk(0x1UL<<USB_OTG_DCTL_RWUSIG_Pos)#defineUSB_OTG_DCTL_RWUSIGUSB_OTG_DCTL_RWUSIG_Msk#defineUSB_OTG_DCTL_SDIS_Pos(1U)#defineUSB_OTG_DCTL_SDIS_Msk(0x1UL<<USB_OTG_DCTL_SDIS_Pos)#defineUSB_OTG_DCTL_SDISUSB_OTG_DCTL_SDIS_Msk#defineUSB_OTG_DCTL_GINSTS_Pos(2U)#defineUSB_OTG_DCTL_GINSTS_Msk(0x1UL<<USB_OTG_DCTL_GINSTS_Pos)#defineUSB_OTG_DCTL_GINSTSUSB_OTG_DCTL_GINSTS_Msk#defineUSB_OTG_DCTL_GONSTS_Pos(3U)#defineUSB_OTG_DCTL_GONSTS_Msk(0x1UL<<USB_OTG_DCTL_GONSTS_Pos)#defineUSB_OTG_DCTL_GONSTSUSB_OTG_DCTL_GONSTS_Msk#defineUSB_OTG_DCTL_TCTL_Pos(4U)#defineUSB_OTG_DCTL_TCTL_Msk(0x7UL<<USB_OTG_DCTL_TCTL_Pos)#defineUSB_OTG_DCTL_TCTLUSB_OTG_DCTL_TCTL_Msk#defineUSB_OTG_DCTL_TCTL_0(0x1UL<<USB_OTG_DCTL_TCTL_Pos)#defineUSB_OTG_DCTL_TCTL_1(0x2UL<<USB_OTG_DCTL_TCTL_Pos)#defineUSB_OTG_DCTL_TCTL_2(0x4UL<<USB_OTG_DCTL_TCTL_Pos)#defineUSB_OTG_DCTL_SGINAK_Pos(7U)#defineUSB_OTG_DCTL_SGINAK_Msk(0x1UL<<USB_OTG_DCTL_SGINAK_Pos)#defineUSB_OTG_DCTL_SGINAKUSB_OTG_DCTL_SGINAK_Msk#defineUSB_OTG_DCTL_CGINAK_Pos(8U)#defineUSB_OTG_DCTL_CGINAK_Msk(0x1UL<<USB_OTG_DCTL_CGINAK_Pos)#defineUSB_OTG_DCTL_CGINAKUSB_OTG_DCTL_CGINAK_Msk#defineUSB_OTG_DCTL_SGONAK_Pos(9U)#defineUSB_OTG_DCTL_SGONAK_Msk(0x1UL<<USB_OTG_DCTL_SGONAK_Pos)#defineUSB_OTG_DCTL_SGONAKUSB_OTG_DCTL_SGONAK_Msk#defineUSB_OTG_DCTL_CGONAK_Pos(10U)#defineUSB_OTG_DCTL_CGONAK_Msk(0x1UL<<USB_OTG_DCTL_CGONAK_Pos)#defineUSB_OTG_DCTL_CGONAKUSB_OTG_DCTL_CGONAK_Msk#defineUSB_OTG_DCTL_POPRGDNE_Pos(11U)#defineUSB_OTG_DCTL_POPRGDNE_Msk(0x1UL<<USB_OTG_DCTL_POPRGDNE_Pos)#defineUSB_OTG_DCTL_POPRGDNEUSB_OTG_DCTL_POPRGDNE_Msk#defineUSB_OTG_DSTS_SUSPSTS_Pos(0U)#defineUSB_OTG_DSTS_SUSPSTS_Msk(0x1UL<<USB_OTG_DSTS_SUSPSTS_Pos)#defineUSB_OTG_DSTS_SUSPSTSUSB_OTG_DSTS_SUSPSTS_Msk#defineUSB_OTG_DSTS_ENUMSPD_Pos(1U)#defineUSB_OTG_DSTS_ENUMSPD_Msk(0x3UL<<USB_OTG_DSTS_ENUMSPD_Pos)#defineUSB_OTG_DSTS_ENUMSPDUSB_OTG_DSTS_ENUMSPD_Msk#defineUSB_OTG_DSTS_ENUMSPD_0(0x1UL<<USB_OTG_DSTS_ENUMSPD_Pos)#defineUSB_OTG_DSTS_ENUMSPD_1(0x2UL<<USB_OTG_DSTS_ENUMSPD_Pos)#defineUSB_OTG_DSTS_EERR_Pos(3U)#defineUSB_OTG_DSTS_EERR_Msk(0x1UL<<USB_OTG_DSTS_EERR_Pos)#defineUSB_OTG_DSTS_EERRUSB_OTG_DSTS_EERR_Msk#defineUSB_OTG_DSTS_FNSOF_Pos(8U)#defineUSB_OTG_DSTS_FNSOF_Msk(0x3FFFUL<<USB_OTG_DSTS_FNSOF_Pos)#defineUSB_OTG_DSTS_FNSOFUSB_OTG_DSTS_FNSOF_Msk#defineUSB_OTG_DIEPMSK_XFRCM_Pos(0U)#defineUSB_OTG_DIEPMSK_XFRCM_Msk(0x1UL<<USB_OTG_DIEPMSK_XFRCM_Pos)#defineUSB_OTG_DIEPMSK_XFRCMUSB_OTG_DIEPMSK_XFRCM_Msk#defineUSB_OTG_DIEPMSK_EPDM_Pos(1U)#defineUSB_OTG_DIEPMSK_EPDM_Msk(0x1UL<<USB_OTG_DIEPMSK_EPDM_Pos)#defineUSB_OTG_DIEPMSK_EPDMUSB_OTG_DIEPMSK_EPDM_Msk#defineUSB_OTG_DIEPMSK_TOM_Pos(3U)#defineUSB_OTG_DIEPMSK_TOM_Msk(0x1UL<<USB_OTG_DIEPMSK_TOM_Pos)#defineUSB_OTG_DIEPMSK_TOMUSB_OTG_DIEPMSK_TOM_Msk#defineUSB_OTG_DIEPMSK_ITTXFEMSK_Pos(4U)#defineUSB_OTG_DIEPMSK_ITTXFEMSK_Msk(0x1UL<<USB_OTG_DIEPMSK_ITTXFEMSK_Pos)#defineUSB_OTG_DIEPMSK_ITTXFEMSKUSB_OTG_DIEPMSK_ITTXFEMSK_Msk#defineUSB_OTG_DIEPMSK_INEPNMM_Pos(5U)#defineUSB_OTG_DIEPMSK_INEPNMM_Msk(0x1UL<<USB_OTG_DIEPMSK_INEPNMM_Pos)#defineUSB_OTG_DIEPMSK_INEPNMMUSB_OTG_DIEPMSK_INEPNMM_Msk#defineUSB_OTG_DIEPMSK_INEPNEM_Pos(6U)#defineUSB_OTG_DIEPMSK_INEPNEM_Msk(0x1UL<<USB_OTG_DIEPMSK_INEPNEM_Pos)#defineUSB_OTG_DIEPMSK_INEPNEMUSB_OTG_DIEPMSK_INEPNEM_Msk#defineUSB_OTG_DIEPMSK_TXFURM_Pos(8U)#defineUSB_OTG_DIEPMSK_TXFURM_Msk(0x1UL<<USB_OTG_DIEPMSK_TXFURM_Pos)#defineUSB_OTG_DIEPMSK_TXFURMUSB_OTG_DIEPMSK_TXFURM_Msk#defineUSB_OTG_DIEPMSK_BIM_Pos(9U)#defineUSB_OTG_DIEPMSK_BIM_Msk(0x1UL<<USB_OTG_DIEPMSK_BIM_Pos)#defineUSB_OTG_DIEPMSK_BIMUSB_OTG_DIEPMSK_BIM_Msk#defineUSB_OTG_DIEPEACHMSK1_XFRCM_PosUSB_OTG_DIEPMSK_XFRCM_Pos#defineUSB_OTG_DIEPEACHMSK1_XFRCM_MskUSB_OTG_DIEPMSK_XFRCM_Msk#defineUSB_OTG_DIEPEACHMSK1_XFRCMUSB_OTG_DIEPMSK_XFRCM#defineUSB_OTG_DIEPEACHMSK1_EPDM_PosUSB_OTG_DIEPMSK_EPDM_Pos#defineUSB_OTG_DIEPEACHMSK1_EPDM_MskUSB_OTG_DIEPMSK_EPDM_Msk#defineUSB_OTG_DIEPEACHMSK1_EPDMUSB_OTG_DIEPMSK_EPDM#defineUSB_OTG_DIEPEACHMSK1_TOM_PosUSB_OTG_DIEPMSK_TOM_Pos#defineUSB_OTG_DIEPEACHMSK1_TOM_MskUSB_OTG_DIEPMSK_TOM_Msk#defineUSB_OTG_DIEPEACHMSK1_TOMUSB_OTG_DIEPMSK_TOM#defineUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_PosUSB_OTG_DIEPMSK_ITTXFEMSK_Pos#defineUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_MskUSB_OTG_DIEPMSK_ITTXFEMSK_Msk#defineUSB_OTG_DIEPEACHMSK1_ITTXFEMSKUSB_OTG_DIEPMSK_ITTXFEMSK#defineUSB_OTG_DIEPEACHMSK1_INEPNMM_PosUSB_OTG_DIEPMSK_INEPNMM_Pos#defineUSB_OTG_DIEPEACHMSK1_INEPNMM_MskUSB_OTG_DIEPMSK_INEPNMM_Msk#defineUSB_OTG_DIEPEACHMSK1_INEPNMMUSB_OTG_DIEPMSK_INEPNMM#defineUSB_OTG_DIEPEACHMSK1_INEPNEM_PosUSB_OTG_DIEPMSK_INEPNEM_Pos#defineUSB_OTG_DIEPEACHMSK1_INEPNEM_MskUSB_OTG_DIEPMSK_INEPNEM_Pos#defineUSB_OTG_DIEPEACHMSK1_INEPNEMUSB_OTG_DIEPMSK_INEPNEM#defineUSB_OTG_DIEPEACHMSK1_TXFURM_PosUSB_OTG_DIEPMSK_TXFURM_Pos#defineUSB_OTG_DIEPEACHMSK1_TXFURM_MskUSB_OTG_DIEPMSK_TXFURM_Msk#defineUSB_OTG_DIEPEACHMSK1_TXFURMUSB_OTG_DIEPMSK_TXFURM#defineUSB_OTG_DIEPEACHMSK1_BIM_PosUSB_OTG_DIEPMSK_BIM_Pos#defineUSB_OTG_DIEPEACHMSK1_BIM_MskUSB_OTG_DIEPMSK_BIM_Msk#defineUSB_OTG_DIEPEACHMSK1_BIMUSB_OTG_DIEPMSK_BIM#defineUSB_OTG_DIEPEACHMSK1_NAKM_Pos(13U)#defineUSB_OTG_DIEPEACHMSK1_NAKM_Msk(0x1UL<<USB_OTG_DIEPEACHMSK1_NAKM_Pos)#defineUSB_OTG_DIEPEACHMSK1_NAKMUSB_OTG_DIEPEACHMSK1_NAKM_Msk#defineUSB_OTG_DOEPMSK_XFRCM_Pos(0U)#defineUSB_OTG_DOEPMSK_XFRCM_Msk(0x1UL<<USB_OTG_DOEPMSK_XFRCM_Pos)#defineUSB_OTG_DOEPMSK_XFRCMUSB_OTG_DOEPMSK_XFRCM_Msk#defineUSB_OTG_DOEPMSK_EPDM_Pos(1U)#defineUSB_OTG_DOEPMSK_EPDM_Msk(0x1UL<<USB_OTG_DOEPMSK_EPDM_Pos)#defineUSB_OTG_DOEPMSK_EPDMUSB_OTG_DOEPMSK_EPDM_Msk#defineUSB_OTG_DOEPMSK_STUPM_Pos(3U)#defineUSB_OTG_DOEPMSK_STUPM_Msk(0x1UL<<USB_OTG_DOEPMSK_STUPM_Pos)#defineUSB_OTG_DOEPMSK_STUPMUSB_OTG_DOEPMSK_STUPM_Msk#defineUSB_OTG_DOEPMSK_OTEPDM_Pos(4U)#defineUSB_OTG_DOEPMSK_OTEPDM_Msk(0x1UL<<USB_OTG_DOEPMSK_OTEPDM_Pos)#defineUSB_OTG_DOEPMSK_OTEPDMUSB_OTG_DOEPMSK_OTEPDM_Msk#defineUSB_OTG_DOEPMSK_B2BSTUP_Pos(6U)#defineUSB_OTG_DOEPMSK_B2BSTUP_Msk(0x1UL<<USB_OTG_DOEPMSK_B2BSTUP_Pos)#defineUSB_OTG_DOEPMSK_B2BSTUPUSB_OTG_DOEPMSK_B2BSTUP_Msk#defineUSB_OTG_DOEPMSK_OPEM_Pos(8U)#defineUSB_OTG_DOEPMSK_OPEM_Msk(0x1UL<<USB_OTG_DOEPMSK_OPEM_Pos)#defineUSB_OTG_DOEPMSK_OPEMUSB_OTG_DOEPMSK_OPEM_Msk#defineUSB_OTG_DOEPMSK_BOIM_Pos(9U)#defineUSB_OTG_DOEPMSK_BOIM_Msk(0x1UL<<USB_OTG_DOEPMSK_BOIM_Pos)#defineUSB_OTG_DOEPMSK_BOIMUSB_OTG_DOEPMSK_BOIM_Msk#defineUSB_OTG_DOEPEACHMSK1_XFRCM_PosUSB_OTG_DOEPMSK_XFRCM_Pos#defineUSB_OTG_DOEPEACHMSK1_XFRCM_MskUSB_OTG_DOEPMSK_XFRCM_Msk#defineUSB_OTG_DOEPEACHMSK1_XFRCMUSB_OTG_DOEPMSK_XFRCM#defineUSB_OTG_DOEPEACHMSK1_EPDM_PosUSB_OTG_DOEPMSK_EPDM_Pos#defineUSB_OTG_DOEPEACHMSK1_EPDM_MskUSB_OTG_DOEPMSK_EPDM_Msk#defineUSB_OTG_DOEPEACHMSK1_EPDMUSB_OTG_DOEPMSK_EPDM#defineUSB_OTG_DOEPEACHMSK1_TOM_PosUSB_OTG_DOEPMSK_STUPM_Pos#defineUSB_OTG_DOEPEACHMSK1_TOM_MskUSB_OTG_DOEPMSK_STUPM_Msk#defineUSB_OTG_DOEPEACHMSK1_TOMUSB_OTG_DOEPMSK_STUPM#defineUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_PosUSB_OTG_DOEPMSK_OTEPDM_Pos#defineUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_MskUSB_OTG_DOEPMSK_OTEPDM_Msk#defineUSB_OTG_DOEPEACHMSK1_ITTXFEMSKUSB_OTG_DOEPMSK_OTEPDM#defineUSB_OTG_DOEPEACHMSK1_INEPNMM_Pos(5U)#defineUSB_OTG_DOEPEACHMSK1_INEPNMM_Msk(0x1UL<<USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)#defineUSB_OTG_DOEPEACHMSK1_INEPNMMUSB_OTG_DOEPEACHMSK1_INEPNMM_Msk#defineUSB_OTG_DOEPEACHMSK1_INEPNEM_PosUSB_OTG_DOEPMSK_B2BSTUP_Pos#defineUSB_OTG_DOEPEACHMSK1_INEPNEM_MskUSB_OTG_DOEPMSK_B2BSTUP_Msk#defineUSB_OTG_DOEPEACHMSK1_INEPNEMUSB_OTG_DOEPMSK_B2BSTUP#defineUSB_OTG_DOEPEACHMSK1_TXFURM_PosUSB_OTG_DOEPMSK_OPEM_Pos#defineUSB_OTG_DOEPEACHMSK1_TXFURM_MskUSB_OTG_DOEPMSK_OPEM_Msk#defineUSB_OTG_DOEPEACHMSK1_TXFURMUSB_OTG_DOEPMSK_OPEM#defineUSB_OTG_DOEPEACHMSK1_BIM_PosUSB_OTG_DOEPMSK_BOIM_Pos#defineUSB_OTG_DOEPEACHMSK1_BIM_MskUSB_OTG_DOEPMSK_BOIM_Msk#defineUSB_OTG_DOEPEACHMSK1_BIMUSB_OTG_DOEPMSK_BOIM#defineUSB_OTG_DOEPEACHMSK1_BERRM_Pos(12U)#defineUSB_OTG_DOEPEACHMSK1_BERRM_Msk(0x1UL<<USB_OTG_DOEPEACHMSK1_BERRM_Pos)#defineUSB_OTG_DOEPEACHMSK1_BERRMUSB_OTG_DOEPEACHMSK1_BERRM_Msk#defineUSB_OTG_DOEPEACHMSK1_NAKM_Pos(13U)#defineUSB_OTG_DOEPEACHMSK1_NAKM_Msk(0x1UL<<USB_OTG_DOEPEACHMSK1_NAKM_Pos)#defineUSB_OTG_DOEPEACHMSK1_NAKMUSB_OTG_DOEPEACHMSK1_NAKM_Msk#defineUSB_OTG_DOEPEACHMSK1_NYETM_Pos(14U)#defineUSB_OTG_DOEPEACHMSK1_NYETM_Msk(0x1UL<<USB_OTG_DOEPEACHMSK1_NYETM_Pos)#defineUSB_OTG_DOEPEACHMSK1_NYETMUSB_OTG_DOEPEACHMSK1_NYETM_Msk#defineUSB_OTG_DAINT_IEPINT_Pos(0U)#defineUSB_OTG_DAINT_IEPINT_Msk(0xFFFFUL<<USB_OTG_DAINT_IEPINT_Pos)#defineUSB_OTG_DAINT_IEPINTUSB_OTG_DAINT_IEPINT_Msk#defineUSB_OTG_DAINT_OEPINT_Pos(16U)#defineUSB_OTG_DAINT_OEPINT_Msk(0xFFFFUL<<USB_OTG_DAINT_OEPINT_Pos)#defineUSB_OTG_DAINT_OEPINTUSB_OTG_DAINT_OEPINT_Msk#defineUSB_OTG_DAINTMSK_IEPM_Pos(0U)#defineUSB_OTG_DAINTMSK_IEPM_Msk(0xFFFFUL<<USB_OTG_DAINTMSK_IEPM_Pos)#defineUSB_OTG_DAINTMSK_IEPMUSB_OTG_DAINTMSK_IEPM_Msk#defineUSB_OTG_DAINTMSK_OEPM_Pos(16U)#defineUSB_OTG_DAINTMSK_OEPM_Msk(0xFFFFUL<<USB_OTG_DAINTMSK_OEPM_Pos)#defineUSB_OTG_DAINTMSK_OEPMUSB_OTG_DAINTMSK_OEPM_Msk#defineUSB_OTG_DVBUSDIS_VBUSDT_Pos(0U)#defineUSB_OTG_DVBUSDIS_VBUSDT_Msk(0xFFFFUL<<USB_OTG_DVBUSDIS_VBUSDT_Pos)#defineUSB_OTG_DVBUSDIS_VBUSDTUSB_OTG_DVBUSDIS_VBUSDT_Msk#defineUSB_OTG_DVBUSPULSE_DVBUSP_Pos(0U)#defineUSB_OTG_DVBUSPULSE_DVBUSP_Msk(0xFFFUL<<USB_OTG_DVBUSPULSE_DVBUSP_Pos)#defineUSB_OTG_DVBUSPULSE_DVBUSPUSB_OTG_DVBUSPULSE_DVBUSP_Msk#defineUSB_OTG_DTHRCTL_NONISOTHREN_Pos(0U)#defineUSB_OTG_DTHRCTL_NONISOTHREN_Msk(0x1UL<<USB_OTG_DTHRCTL_NONISOTHREN_Pos)#defineUSB_OTG_DTHRCTL_NONISOTHRENUSB_OTG_DTHRCTL_NONISOTHREN_Msk#defineUSB_OTG_DTHRCTL_ISOTHREN_Pos(1U)#defineUSB_OTG_DTHRCTL_ISOTHREN_Msk(0x1UL<<USB_OTG_DTHRCTL_ISOTHREN_Pos)#defineUSB_OTG_DTHRCTL_ISOTHRENUSB_OTG_DTHRCTL_ISOTHREN_Msk#defineUSB_OTG_DTHRCTL_TXTHRLEN_Pos(2U)#defineUSB_OTG_DTHRCTL_TXTHRLEN_Msk(0x1FFUL<<USB_OTG_DTHRCTL_TXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_TXTHRLENUSB_OTG_DTHRCTL_TXTHRLEN_Msk#defineUSB_OTG_DTHRCTL_TXTHRLEN_0(0x001UL<<USB_OTG_DTHRCTL_TXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_TXTHRLEN_1(0x002UL<<USB_OTG_DTHRCTL_TXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_TXTHRLEN_2(0x004UL<<USB_OTG_DTHRCTL_TXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_TXTHRLEN_3(0x008UL<<USB_OTG_DTHRCTL_TXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_TXTHRLEN_4(0x010UL<<USB_OTG_DTHRCTL_TXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_TXTHRLEN_5(0x020UL<<USB_OTG_DTHRCTL_TXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_TXTHRLEN_6(0x040UL<<USB_OTG_DTHRCTL_TXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_TXTHRLEN_7(0x080UL<<USB_OTG_DTHRCTL_TXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_TXTHRLEN_8(0x100UL<<USB_OTG_DTHRCTL_TXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_RXTHREN_Pos(16U)#defineUSB_OTG_DTHRCTL_RXTHREN_Msk(0x1UL<<USB_OTG_DTHRCTL_RXTHREN_Pos)#defineUSB_OTG_DTHRCTL_RXTHRENUSB_OTG_DTHRCTL_RXTHREN_Msk#defineUSB_OTG_DTHRCTL_RXTHRLEN_Pos(17U)#defineUSB_OTG_DTHRCTL_RXTHRLEN_Msk(0x1FFUL<<USB_OTG_DTHRCTL_RXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_RXTHRLENUSB_OTG_DTHRCTL_RXTHRLEN_Msk#defineUSB_OTG_DTHRCTL_RXTHRLEN_0(0x001UL<<USB_OTG_DTHRCTL_RXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_RXTHRLEN_1(0x002UL<<USB_OTG_DTHRCTL_RXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_RXTHRLEN_2(0x004UL<<USB_OTG_DTHRCTL_RXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_RXTHRLEN_3(0x008UL<<USB_OTG_DTHRCTL_RXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_RXTHRLEN_4(0x010UL<<USB_OTG_DTHRCTL_RXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_RXTHRLEN_5(0x020UL<<USB_OTG_DTHRCTL_RXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_RXTHRLEN_6(0x040UL<<USB_OTG_DTHRCTL_RXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_RXTHRLEN_7(0x080UL<<USB_OTG_DTHRCTL_RXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_RXTHRLEN_8(0x100UL<<USB_OTG_DTHRCTL_RXTHRLEN_Pos)#defineUSB_OTG_DTHRCTL_ARPEN_Pos(27U)#defineUSB_OTG_DTHRCTL_ARPEN_Msk(0x1UL<<USB_OTG_DTHRCTL_ARPEN_Pos)#defineUSB_OTG_DTHRCTL_ARPENUSB_OTG_DTHRCTL_ARPEN_Msk#defineUSB_OTG_DIEPEMPMSK_INEPTXFEM_Pos(0U)#defineUSB_OTG_DIEPEMPMSK_INEPTXFEM_Msk(0xFFFFUL<<USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)#defineUSB_OTG_DIEPEMPMSK_INEPTXFEMUSB_OTG_DIEPEMPMSK_INEPTXFEM_Msk#defineUSB_OTG_DEACHINT_IEP1INT_Pos(1U)#defineUSB_OTG_DEACHINT_IEP1INT_Msk(0x1UL<<USB_OTG_DEACHINT_IEP1INT_Pos)#defineUSB_OTG_DEACHINT_IEP1INTUSB_OTG_DEACHINT_IEP1INT_Msk#defineUSB_OTG_DEACHINT_OEP1INT_Pos(17U)#defineUSB_OTG_DEACHINT_OEP1INT_Msk(0x1UL<<USB_OTG_DEACHINT_OEP1INT_Pos)#defineUSB_OTG_DEACHINT_OEP1INTUSB_OTG_DEACHINT_OEP1INT_Msk#defineUSB_OTG_DEACHINTMSK_IEP1INTM_Pos(1U)#defineUSB_OTG_DEACHINTMSK_IEP1INTM_Msk(0x1UL<<USB_OTG_DEACHINTMSK_IEP1INTM_Pos)#defineUSB_OTG_DEACHINTMSK_IEP1INTMUSB_OTG_DEACHINTMSK_IEP1INTM_Msk#defineUSB_OTG_DEACHINTMSK_OEP1INTM_Pos(17U)#defineUSB_OTG_DEACHINTMSK_OEP1INTM_Msk(0x1UL<<USB_OTG_DEACHINTMSK_OEP1INTM_Pos)#defineUSB_OTG_DEACHINTMSK_OEP1INTMUSB_OTG_DEACHINTMSK_OEP1INTM_Msk#defineUSB_OTG_DIEPCTL_MPSIZ_Pos(0U)#defineUSB_OTG_DIEPCTL_MPSIZ_Msk(0x7FFUL<<USB_OTG_DIEPCTL_MPSIZ_Pos)#defineUSB_OTG_DIEPCTL_MPSIZUSB_OTG_DIEPCTL_MPSIZ_Msk#defineUSB_OTG_DIEPCTL_USBAEP_Pos(15U)#defineUSB_OTG_DIEPCTL_USBAEP_Msk(0x1UL<<USB_OTG_DIEPCTL_USBAEP_Pos)#defineUSB_OTG_DIEPCTL_USBAEPUSB_OTG_DIEPCTL_USBAEP_Msk#defineUSB_OTG_DIEPCTL_EONUM_DPID_Pos(16U)#defineUSB_OTG_DIEPCTL_EONUM_DPID_Msk(0x1UL<<USB_OTG_DIEPCTL_EONUM_DPID_Pos)#defineUSB_OTG_DIEPCTL_EONUM_DPIDUSB_OTG_DIEPCTL_EONUM_DPID_Msk#defineUSB_OTG_DIEPCTL_NAKSTS_Pos(17U)#defineUSB_OTG_DIEPCTL_NAKSTS_Msk(0x1UL<<USB_OTG_DIEPCTL_NAKSTS_Pos)#defineUSB_OTG_DIEPCTL_NAKSTSUSB_OTG_DIEPCTL_NAKSTS_Msk#defineUSB_OTG_DIEPCTL_EPTYP_Pos(18U)#defineUSB_OTG_DIEPCTL_EPTYP_Msk(0x3UL<<USB_OTG_DIEPCTL_EPTYP_Pos)#defineUSB_OTG_DIEPCTL_EPTYPUSB_OTG_DIEPCTL_EPTYP_Msk#defineUSB_OTG_DIEPCTL_EPTYP_0(0x1UL<<USB_OTG_DIEPCTL_EPTYP_Pos)#defineUSB_OTG_DIEPCTL_EPTYP_1(0x2UL<<USB_OTG_DIEPCTL_EPTYP_Pos)#defineUSB_OTG_DIEPCTL_STALL_Pos(21U)#defineUSB_OTG_DIEPCTL_STALL_Msk(0x1UL<<USB_OTG_DIEPCTL_STALL_Pos)#defineUSB_OTG_DIEPCTL_STALLUSB_OTG_DIEPCTL_STALL_Msk#defineUSB_OTG_DIEPCTL_TXFNUM_Pos(22U)#defineUSB_OTG_DIEPCTL_TXFNUM_Msk(0xFUL<<USB_OTG_DIEPCTL_TXFNUM_Pos)#defineUSB_OTG_DIEPCTL_TXFNUMUSB_OTG_DIEPCTL_TXFNUM_Msk#defineUSB_OTG_DIEPCTL_TXFNUM_0(0x1UL<<USB_OTG_DIEPCTL_TXFNUM_Pos)#defineUSB_OTG_DIEPCTL_TXFNUM_1(0x2UL<<USB_OTG_DIEPCTL_TXFNUM_Pos)#defineUSB_OTG_DIEPCTL_TXFNUM_2(0x4UL<<USB_OTG_DIEPCTL_TXFNUM_Pos)#defineUSB_OTG_DIEPCTL_TXFNUM_3(0x8UL<<USB_OTG_DIEPCTL_TXFNUM_Pos)#defineUSB_OTG_DIEPCTL_CNAK_Pos(26U)#defineUSB_OTG_DIEPCTL_CNAK_Msk(0x1UL<<USB_OTG_DIEPCTL_CNAK_Pos)#defineUSB_OTG_DIEPCTL_CNAKUSB_OTG_DIEPCTL_CNAK_Msk#defineUSB_OTG_DIEPCTL_SNAK_Pos(27U)#defineUSB_OTG_DIEPCTL_SNAK_Msk(0x1UL<<USB_OTG_DIEPCTL_SNAK_Pos)#defineUSB_OTG_DIEPCTL_SNAKUSB_OTG_DIEPCTL_SNAK_Msk#defineUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos(28U)#defineUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk(0x1UL<<USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)#defineUSB_OTG_DIEPCTL_SD0PID_SEVNFRMUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk#defineUSB_OTG_DIEPCTL_SODDFRM_Pos(29U)#defineUSB_OTG_DIEPCTL_SODDFRM_Msk(0x1UL<<USB_OTG_DIEPCTL_SODDFRM_Pos)#defineUSB_OTG_DIEPCTL_SODDFRMUSB_OTG_DIEPCTL_SODDFRM_Msk#defineUSB_OTG_DIEPCTL_EPDIS_Pos(30U)#defineUSB_OTG_DIEPCTL_EPDIS_Msk(0x1UL<<USB_OTG_DIEPCTL_EPDIS_Pos)#defineUSB_OTG_DIEPCTL_EPDISUSB_OTG_DIEPCTL_EPDIS_Msk#defineUSB_OTG_DIEPCTL_EPENA_Pos(31U)#defineUSB_OTG_DIEPCTL_EPENA_Msk(0x1UL<<USB_OTG_DIEPCTL_EPENA_Pos)#defineUSB_OTG_DIEPCTL_EPENAUSB_OTG_DIEPCTL_EPENA_Msk#defineUSB_OTG_DIEPINT_XFRC_Pos(0U)#defineUSB_OTG_DIEPINT_XFRC_Msk(0x1UL<<USB_OTG_DIEPINT_XFRC_Pos)#defineUSB_OTG_DIEPINT_XFRCUSB_OTG_DIEPINT_XFRC_Msk#defineUSB_OTG_DIEPINT_EPDISD_Pos(1U)#defineUSB_OTG_DIEPINT_EPDISD_Msk(0x1UL<<USB_OTG_DIEPINT_EPDISD_Pos)#defineUSB_OTG_DIEPINT_EPDISDUSB_OTG_DIEPINT_EPDISD_Msk#defineUSB_OTG_DIEPINT_TOC_Pos(3U)#defineUSB_OTG_DIEPINT_TOC_Msk(0x1UL<<USB_OTG_DIEPINT_TOC_Pos)#defineUSB_OTG_DIEPINT_TOCUSB_OTG_DIEPINT_TOC_Msk#defineUSB_OTG_DIEPINT_ITTXFE_Pos(4U)#defineUSB_OTG_DIEPINT_ITTXFE_Msk(0x1UL<<USB_OTG_DIEPINT_ITTXFE_Pos)#defineUSB_OTG_DIEPINT_ITTXFEUSB_OTG_DIEPINT_ITTXFE_Msk#defineUSB_OTG_DIEPINT_INEPNE_Pos(6U)#defineUSB_OTG_DIEPINT_INEPNE_Msk(0x1UL<<USB_OTG_DIEPINT_INEPNE_Pos)#defineUSB_OTG_DIEPINT_INEPNEUSB_OTG_DIEPINT_INEPNE_Msk#defineUSB_OTG_DIEPINT_TXFE_Pos(7U)#defineUSB_OTG_DIEPINT_TXFE_Msk(0x1UL<<USB_OTG_DIEPINT_TXFE_Pos)#defineUSB_OTG_DIEPINT_TXFEUSB_OTG_DIEPINT_TXFE_Msk#defineUSB_OTG_DIEPINT_TXFIFOUDRN_Pos(8U)#defineUSB_OTG_DIEPINT_TXFIFOUDRN_Msk(0x1UL<<USB_OTG_DIEPINT_TXFIFOUDRN_Pos)#defineUSB_OTG_DIEPINT_TXFIFOUDRNUSB_OTG_DIEPINT_TXFIFOUDRN_Msk#defineUSB_OTG_DIEPINT_BNA_Pos(9U)#defineUSB_OTG_DIEPINT_BNA_Msk(0x1UL<<USB_OTG_DIEPINT_BNA_Pos)#defineUSB_OTG_DIEPINT_BNAUSB_OTG_DIEPINT_BNA_Msk#defineUSB_OTG_DIEPINT_PKTDRPSTS_Pos(11U)#defineUSB_OTG_DIEPINT_PKTDRPSTS_Msk(0x1UL<<USB_OTG_DIEPINT_PKTDRPSTS_Pos)#defineUSB_OTG_DIEPINT_PKTDRPSTSUSB_OTG_DIEPINT_PKTDRPSTS_Msk#defineUSB_OTG_DIEPINT_BERR_Pos(12U)#defineUSB_OTG_DIEPINT_BERR_Msk(0x1UL<<USB_OTG_DIEPINT_BERR_Pos)#defineUSB_OTG_DIEPINT_BERRUSB_OTG_DIEPINT_BERR_Msk#defineUSB_OTG_DIEPINT_NAK_Pos(13U)#defineUSB_OTG_DIEPINT_NAK_Msk(0x1UL<<USB_OTG_DIEPINT_NAK_Pos)#defineUSB_OTG_DIEPINT_NAKUSB_OTG_DIEPINT_NAK_Msk#defineUSB_OTG_DIEPTSIZ_XFRSIZ_Pos(0U)#defineUSB_OTG_DIEPTSIZ_XFRSIZ_Msk(0x7FFFFUL<<USB_OTG_DIEPTSIZ_XFRSIZ_Pos)#defineUSB_OTG_DIEPTSIZ_XFRSIZUSB_OTG_DIEPTSIZ_XFRSIZ_Msk#defineUSB_OTG_DIEPTSIZ_PKTCNT_Pos(19U)#defineUSB_OTG_DIEPTSIZ_PKTCNT_Msk(0x3FFUL<<USB_OTG_DIEPTSIZ_PKTCNT_Pos)#defineUSB_OTG_DIEPTSIZ_PKTCNTUSB_OTG_DIEPTSIZ_PKTCNT_Msk#defineUSB_OTG_DIEPTSIZ_MULCNT_Pos(29U)#defineUSB_OTG_DIEPTSIZ_MULCNT_Msk(0x3UL<<USB_OTG_DIEPTSIZ_MULCNT_Pos)#defineUSB_OTG_DIEPTSIZ_MULCNTUSB_OTG_DIEPTSIZ_MULCNT_Msk#defineUSB_OTG_DIEPDMA_DMAADDR_Pos(0U)#defineUSB_OTG_DIEPDMA_DMAADDR_Msk(0xFFFFFFFFUL<<USB_OTG_DIEPDMA_DMAADDR_Pos)#defineUSB_OTG_DIEPDMA_DMAADDRUSB_OTG_DIEPDMA_DMAADDR_Msk#defineUSB_OTG_DTXFSTS_INEPTFSAV_Pos(0U)#defineUSB_OTG_DTXFSTS_INEPTFSAV_Msk(0xFFFFUL<<USB_OTG_DTXFSTS_INEPTFSAV_Pos)#defineUSB_OTG_DTXFSTS_INEPTFSAVUSB_OTG_DTXFSTS_INEPTFSAV_Msk#defineUSB_OTG_DOEPCTL_MPSIZ_Pos(0U)#defineUSB_OTG_DOEPCTL_MPSIZ_Msk(0x7FFUL<<USB_OTG_DOEPCTL_MPSIZ_Pos)#defineUSB_OTG_DOEPCTL_MPSIZUSB_OTG_DOEPCTL_MPSIZ_Msk#defineUSB_OTG_DOEPCTL_USBAEP_Pos(15U)#defineUSB_OTG_DOEPCTL_USBAEP_Msk(0x1UL<<USB_OTG_DOEPCTL_USBAEP_Pos)#defineUSB_OTG_DOEPCTL_USBAEPUSB_OTG_DOEPCTL_USBAEP_Msk#defineUSB_OTG_DOEPCTL_NAKSTS_Pos(17U)#defineUSB_OTG_DOEPCTL_NAKSTS_Msk(0x1UL<<USB_OTG_DOEPCTL_NAKSTS_Pos)#defineUSB_OTG_DOEPCTL_NAKSTSUSB_OTG_DOEPCTL_NAKSTS_Msk#defineUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos(28U)#defineUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk(0x1UL<<USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)#defineUSB_OTG_DOEPCTL_SD0PID_SEVNFRMUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk#defineUSB_OTG_DOEPCTL_SODDFRM_Pos(29U)#defineUSB_OTG_DOEPCTL_SODDFRM_Msk(0x1UL<<USB_OTG_DOEPCTL_SODDFRM_Pos)#defineUSB_OTG_DOEPCTL_SODDFRMUSB_OTG_DOEPCTL_SODDFRM_Msk#defineUSB_OTG_DOEPCTL_EPTYP_Pos(18U)#defineUSB_OTG_DOEPCTL_EPTYP_Msk(0x3UL<<USB_OTG_DOEPCTL_EPTYP_Pos)#defineUSB_OTG_DOEPCTL_EPTYPUSB_OTG_DOEPCTL_EPTYP_Msk#defineUSB_OTG_DOEPCTL_EPTYP_0(0x1UL<<USB_OTG_DOEPCTL_EPTYP_Pos)#defineUSB_OTG_DOEPCTL_EPTYP_1(0x2UL<<USB_OTG_DOEPCTL_EPTYP_Pos)#defineUSB_OTG_DOEPCTL_SNPM_Pos(20U)#defineUSB_OTG_DOEPCTL_SNPM_Msk(0x1UL<<USB_OTG_DOEPCTL_SNPM_Pos)#defineUSB_OTG_DOEPCTL_SNPMUSB_OTG_DOEPCTL_SNPM_Msk#defineUSB_OTG_DOEPCTL_STALL_Pos(21U)#defineUSB_OTG_DOEPCTL_STALL_Msk(0x1UL<<USB_OTG_DOEPCTL_STALL_Pos)#defineUSB_OTG_DOEPCTL_STALLUSB_OTG_DOEPCTL_STALL_Msk#defineUSB_OTG_DOEPCTL_CNAK_Pos(26U)#defineUSB_OTG_DOEPCTL_CNAK_Msk(0x1UL<<USB_OTG_DOEPCTL_CNAK_Pos)#defineUSB_OTG_DOEPCTL_CNAKUSB_OTG_DOEPCTL_CNAK_Msk#defineUSB_OTG_DOEPCTL_SNAK_Pos(27U)#defineUSB_OTG_DOEPCTL_SNAK_Msk(0x1UL<<USB_OTG_DOEPCTL_SNAK_Pos)#defineUSB_OTG_DOEPCTL_SNAKUSB_OTG_DOEPCTL_SNAK_Msk#defineUSB_OTG_DOEPCTL_EPDIS_Pos(30U)#defineUSB_OTG_DOEPCTL_EPDIS_Msk(0x1UL<<USB_OTG_DOEPCTL_EPDIS_Pos)#defineUSB_OTG_DOEPCTL_EPDISUSB_OTG_DOEPCTL_EPDIS_Msk#defineUSB_OTG_DOEPCTL_EPENA_Pos(31U)#defineUSB_OTG_DOEPCTL_EPENA_Msk(0x1UL<<USB_OTG_DOEPCTL_EPENA_Pos)#defineUSB_OTG_DOEPCTL_EPENAUSB_OTG_DOEPCTL_EPENA_Msk#defineUSB_OTG_DOEPINT_XFRC_Pos(0U)#defineUSB_OTG_DOEPINT_XFRC_Msk(0x1UL<<USB_OTG_DOEPINT_XFRC_Pos)#defineUSB_OTG_DOEPINT_XFRCUSB_OTG_DOEPINT_XFRC_Msk#defineUSB_OTG_DOEPINT_EPDISD_Pos(1U)#defineUSB_OTG_DOEPINT_EPDISD_Msk(0x1UL<<USB_OTG_DOEPINT_EPDISD_Pos)#defineUSB_OTG_DOEPINT_EPDISDUSB_OTG_DOEPINT_EPDISD_Msk#defineUSB_OTG_DOEPINT_STUP_Pos(3U)#defineUSB_OTG_DOEPINT_STUP_Msk(0x1UL<<USB_OTG_DOEPINT_STUP_Pos)#defineUSB_OTG_DOEPINT_STUPUSB_OTG_DOEPINT_STUP_Msk#defineUSB_OTG_DOEPINT_OTEPDIS_Pos(4U)#defineUSB_OTG_DOEPINT_OTEPDIS_Msk(0x1UL<<USB_OTG_DOEPINT_OTEPDIS_Pos)#defineUSB_OTG_DOEPINT_OTEPDISUSB_OTG_DOEPINT_OTEPDIS_Msk#defineUSB_OTG_DOEPINT_B2BSTUP_Pos(6U)#defineUSB_OTG_DOEPINT_B2BSTUP_Msk(0x1UL<<USB_OTG_DOEPINT_B2BSTUP_Pos)#defineUSB_OTG_DOEPINT_B2BSTUPUSB_OTG_DOEPINT_B2BSTUP_Msk#defineUSB_OTG_DOEPINT_NYET_Pos(14U)#defineUSB_OTG_DOEPINT_NYET_Msk(0x1UL<<USB_OTG_DOEPINT_NYET_Pos)#defineUSB_OTG_DOEPINT_NYETUSB_OTG_DOEPINT_NYET_Msk#defineUSB_OTG_DOEPTSIZ_XFRSIZ_Pos(0U)#defineUSB_OTG_DOEPTSIZ_XFRSIZ_Msk(0x7FFFFUL<<USB_OTG_DOEPTSIZ_XFRSIZ_Pos)#defineUSB_OTG_DOEPTSIZ_XFRSIZUSB_OTG_DOEPTSIZ_XFRSIZ_Msk#defineUSB_OTG_DOEPTSIZ_PKTCNT_Pos(19U)#defineUSB_OTG_DOEPTSIZ_PKTCNT_Msk(0x3FFUL<<USB_OTG_DOEPTSIZ_PKTCNT_Pos)#defineUSB_OTG_DOEPTSIZ_PKTCNTUSB_OTG_DOEPTSIZ_PKTCNT_Msk#defineUSB_OTG_DOEPTSIZ_STUPCNT_Pos(29U)#defineUSB_OTG_DOEPTSIZ_STUPCNT_Msk(0x3UL<<USB_OTG_DOEPTSIZ_STUPCNT_Pos)#defineUSB_OTG_DOEPTSIZ_STUPCNTUSB_OTG_DOEPTSIZ_STUPCNT_Msk#defineUSB_OTG_DOEPTSIZ_STUPCNT_0(0x1UL<<USB_OTG_DOEPTSIZ_STUPCNT_Pos)#defineUSB_OTG_DOEPTSIZ_STUPCNT_1(0x2UL<<USB_OTG_DOEPTSIZ_STUPCNT_Pos)#defineUSB_OTG_PCGCCTL_STPPCLK_Pos(0U)#defineUSB_OTG_PCGCCTL_STPPCLK_Msk(0x1UL<<USB_OTG_PCGCCTL_STPPCLK_Pos)#defineUSB_OTG_PCGCCTL_STPPCLKUSB_OTG_PCGCCTL_STPPCLK_Msk#defineUSB_OTG_PCGCCTL_GATEHCLK_Pos(1U)#defineUSB_OTG_PCGCCTL_GATEHCLK_Msk(0x1UL<<USB_OTG_PCGCCTL_GATEHCLK_Pos)#defineUSB_OTG_PCGCCTL_GATEHCLKUSB_OTG_PCGCCTL_GATEHCLK_Msk#defineUSB_OTG_PCGCCTL_PHYSUSP_Pos(4U)#defineUSB_OTG_PCGCCTL_PHYSUSP_Msk(0x1UL<<USB_OTG_PCGCCTL_PHYSUSP_Pos)#defineUSB_OTG_PCGCCTL_PHYSUSPUSB_OTG_PCGCCTL_PHYSUSP_Msk#defineUSB_OTG_PCGCCTL_STOPCLK_PosUSB_OTG_PCGCCTL_STPPCLK_Pos#defineUSB_OTG_PCGCCTL_STOPCLK_MskUSB_OTG_PCGCCTL_STPPCLK_Msk#defineUSB_OTG_PCGCCTL_STOPCLKUSB_OTG_PCGCCTL_STPPCLK#defineUSB_OTG_PCGCCTL_GATECLK_PosUSB_OTG_PCGCCTL_GATEHCLK_Pos#defineUSB_OTG_PCGCCTL_GATECLK_MskUSB_OTG_PCGCCTL_GATEHCLK_Msk#defineUSB_OTG_PCGCCTL_GATECLKUSB_OTG_PCGCCTL_GATEHCLK#defineUSB_OTG_PCGCR_STPPCLK_PosUSB_OTG_PCGCCTL_STPPCLK_Pos#defineUSB_OTG_PCGCR_STPPCLK_MskUSB_OTG_PCGCCTL_STPPCLK_Msk#defineUSB_OTG_PCGCR_STPPCLKUSB_OTG_PCGCCTL_STPPCLK#defineUSB_OTG_PCGCR_GATEHCLK_PosUSB_OTG_PCGCCTL_GATEHCLK_Pos#defineUSB_OTG_PCGCR_GATEHCLK_MskUSB_OTG_PCGCCTL_GATEHCLK_Msk#defineUSB_OTG_PCGCR_GATEHCLKUSB_OTG_PCGCCTL_GATEHCLK#defineUSB_OTG_PCGCR_PHYSUSP_PosUSB_OTG_PCGCCTL_PHYSUSP_Pos#defineUSB_OTG_PCGCR_PHYSUSP_MskUSB_OTG_PCGCCTL_PHYSUSP_Msk#defineUSB_OTG_PCGCR_PHYSUSPUSB_OTG_PCGCCTL_PHYSUSP#defineUSB_OTG_GHWCFG3_LPMMode_Pos(14U)#defineUSB_OTG_GHWCFG3_LPMMode_Msk(0x1UL<<USB_OTG_GHWCFG3_LPMMode_Pos)#defineUSB_OTG_GHWCFG3_LPMModeUSB_OTG_GHWCFG3_LPMMode_Msk#defineUSB_OTG_HCSPLT_PRTADDR_Pos(0U)#defineUSB_OTG_HCSPLT_PRTADDR_Msk(0x7FUL<<USB_OTG_HCSPLT_PRTADDR_Pos)#defineUSB_OTG_HCSPLT_PRTADDRUSB_OTG_HCSPLT_PRTADDR_Msk#defineUSB_OTG_HCSPLT_PRTADDR_0(0x01UL<<USB_OTG_HCSPLT_PRTADDR_Pos)#defineUSB_OTG_HCSPLT_PRTADDR_1(0x02UL<<USB_OTG_HCSPLT_PRTADDR_Pos)#defineUSB_OTG_HCSPLT_PRTADDR_2(0x04UL<<USB_OTG_HCSPLT_PRTADDR_Pos)#defineUSB_OTG_HCSPLT_PRTADDR_3(0x08UL<<USB_OTG_HCSPLT_PRTADDR_Pos)#defineUSB_OTG_HCSPLT_PRTADDR_4(0x10UL<<USB_OTG_HCSPLT_PRTADDR_Pos)#defineUSB_OTG_HCSPLT_PRTADDR_5(0x20UL<<USB_OTG_HCSPLT_PRTADDR_Pos)#defineUSB_OTG_HCSPLT_PRTADDR_6(0x40UL<<USB_OTG_HCSPLT_PRTADDR_Pos)#defineUSB_OTG_HCSPLT_HUBADDR_Pos(7U)#defineUSB_OTG_HCSPLT_HUBADDR_Msk(0x7FUL<<USB_OTG_HCSPLT_HUBADDR_Pos)#defineUSB_OTG_HCSPLT_HUBADDRUSB_OTG_HCSPLT_HUBADDR_Msk#defineUSB_OTG_HCSPLT_HUBADDR_0(0x01UL<<USB_OTG_HCSPLT_HUBADDR_Pos)#defineUSB_OTG_HCSPLT_HUBADDR_1(0x02UL<<USB_OTG_HCSPLT_HUBADDR_Pos)#defineUSB_OTG_HCSPLT_HUBADDR_2(0x04UL<<USB_OTG_HCSPLT_HUBADDR_Pos)#defineUSB_OTG_HCSPLT_HUBADDR_3(0x08UL<<USB_OTG_HCSPLT_HUBADDR_Pos)#defineUSB_OTG_HCSPLT_HUBADDR_4(0x10UL<<USB_OTG_HCSPLT_HUBADDR_Pos)#defineUSB_OTG_HCSPLT_HUBADDR_5(0x20UL<<USB_OTG_HCSPLT_HUBADDR_Pos)#defineUSB_OTG_HCSPLT_HUBADDR_6(0x40UL<<USB_OTG_HCSPLT_HUBADDR_Pos)#defineUSB_OTG_HCSPLT_XACTPOS_Pos(14U)#defineUSB_OTG_HCSPLT_XACTPOS_Msk(0x3UL<<USB_OTG_HCSPLT_XACTPOS_Pos)#defineUSB_OTG_HCSPLT_XACTPOSUSB_OTG_HCSPLT_XACTPOS_Msk#defineUSB_OTG_HCSPLT_XACTPOS_0(0x1UL<<USB_OTG_HCSPLT_XACTPOS_Pos)#defineUSB_OTG_HCSPLT_XACTPOS_1(0x2UL<<USB_OTG_HCSPLT_XACTPOS_Pos)#defineUSB_OTG_HCSPLT_COMPLSPLT_Pos(16U)#defineUSB_OTG_HCSPLT_COMPLSPLT_Msk(0x1UL<<USB_OTG_HCSPLT_COMPLSPLT_Pos)#defineUSB_OTG_HCSPLT_COMPLSPLTUSB_OTG_HCSPLT_COMPLSPLT_Msk#defineUSB_OTG_HCSPLT_SPLITEN_Pos(31U)#defineUSB_OTG_HCSPLT_SPLITEN_Msk(0x1UL<<USB_OTG_HCSPLT_SPLITEN_Pos)#defineUSB_OTG_HCSPLT_SPLITENUSB_OTG_HCSPLT_SPLITEN_Msk#defineIS_ADC_ALL_INSTANCE(INSTANCE)(((INSTANCE)==ADC1)||\((INSTANCE)==ADC2)||\((INSTANCE)==ADC3))#defineIS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE)((INSTANCE)==ADC1)#defineIS_ADC_COMMON_INSTANCE(INSTANCE)((INSTANCE)==ADC123_COMMON)#defineIS_CAN_ALL_INSTANCE(INSTANCE)(((INSTANCE)==CAN1)||\((INSTANCE)==CAN2))#defineIS_COMP_ALL_INSTANCE(INSTANCE)(((INSTANCE)==COMP1)||\((INSTANCE)==COMP2))#defineIS_COMP_COMMON_INSTANCE(COMMON_INSTANCE)((COMMON_INSTANCE)==COMP12_COMMON)#defineIS_COMP_WINDOWMODE_INSTANCE(INSTANCE)((INSTANCE)==COMP2)#defineIS_CRC_ALL_INSTANCE(INSTANCE)((INSTANCE)==CRC)#defineIS_DAC_ALL_INSTANCE(INSTANCE)((INSTANCE)==DAC1)#defineIS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE)(((INSTANCE)==DFSDM1_Filter0)||\((INSTANCE)==DFSDM1_Filter1)||\((INSTANCE)==DFSDM1_Filter2)||\((INSTANCE)==DFSDM1_Filter3))#defineIS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE)(((INSTANCE)==DFSDM1_Channel0)||\((INSTANCE)==DFSDM1_Channel1)||\((INSTANCE)==DFSDM1_Channel2)||\((INSTANCE)==DFSDM1_Channel3)||\((INSTANCE)==DFSDM1_Channel4)||\((INSTANCE)==DFSDM1_Channel5)||\((INSTANCE)==DFSDM1_Channel6)||\((INSTANCE)==DFSDM1_Channel7))#defineIS_DCMI_ALL_INSTANCE(INSTANCE)((INSTANCE)==DCMI)#defineIS_DMA2D_ALL_INSTANCE(INSTANCE)((INSTANCE)==DMA2D)#defineIS_DMA_ALL_INSTANCE(INSTANCE)(((INSTANCE)==DMA1_Channel1)||\((INSTANCE)==DMA1_Channel2)||\((INSTANCE)==DMA1_Channel3)||\((INSTANCE)==DMA1_Channel4)||\((INSTANCE)==DMA1_Channel5)||\((INSTANCE)==DMA1_Channel6)||\((INSTANCE)==DMA1_Channel7)||\((INSTANCE)==DMA2_Channel1)||\((INSTANCE)==DMA2_Channel2)||\((INSTANCE)==DMA2_Channel3)||\((INSTANCE)==DMA2_Channel4)||\((INSTANCE)==DMA2_Channel5)||\((INSTANCE)==DMA2_Channel6)||\((INSTANCE)==DMA2_Channel7))#defineIS_GPIO_ALL_INSTANCE(INSTANCE)(((INSTANCE)==GPIOA)||\((INSTANCE)==GPIOB)||\((INSTANCE)==GPIOC)||\((INSTANCE)==GPIOD)||\((INSTANCE)==GPIOE)||\((INSTANCE)==GPIOF)||\((INSTANCE)==GPIOG)||\((INSTANCE)==GPIOH)||\((INSTANCE)==GPIOI))#defineIS_GPIO_AF_INSTANCE(INSTANCE)IS_GPIO_ALL_INSTANCE(INSTANCE)#defineIS_GPIO_LOCK_INSTANCE(INSTANCE)IS_GPIO_ALL_INSTANCE(INSTANCE)#defineIS_I2C_ALL_INSTANCE(INSTANCE)(((INSTANCE)==I2C1)||\((INSTANCE)==I2C2)||\((INSTANCE)==I2C3)||\((INSTANCE)==I2C4))#defineIS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)IS_I2C_ALL_INSTANCE(INSTANCE)#defineIS_LCD_ALL_INSTANCE(INSTANCE)((INSTANCE)==LCD)#defineIS_HCD_ALL_INSTANCE(INSTANCE)((INSTANCE)==USB_OTG_FS)#defineIS_OPAMP_ALL_INSTANCE(INSTANCE)(((INSTANCE)==OPAMP1)||\((INSTANCE)==OPAMP2))#defineIS_OPAMP_COMMON_INSTANCE(COMMON_INSTANCE)((COMMON_INSTANCE)==OPAMP12_COMMON)#defineIS_PCD_ALL_INSTANCE(INSTANCE)((INSTANCE)==USB_OTG_FS)#defineIS_QSPI_ALL_INSTANCE(INSTANCE)((INSTANCE)==QUADSPI)#defineIS_RNG_ALL_INSTANCE(INSTANCE)((INSTANCE)==RNG)#defineIS_RTC_ALL_INSTANCE(INSTANCE)((INSTANCE)==RTC)#defineIS_SAI_ALL_INSTANCE(INSTANCE)(((INSTANCE)==SAI1_Block_A)||\((INSTANCE)==SAI1_Block_B)||\((INSTANCE)==SAI2_Block_A)||\((INSTANCE)==SAI2_Block_B))#defineIS_SDMMC_ALL_INSTANCE(INSTANCE)((INSTANCE)==SDMMC1)#defineIS_SMBUS_ALL_INSTANCE(INSTANCE)(((INSTANCE)==I2C1)||\((INSTANCE)==I2C2)||\((INSTANCE)==I2C3)||\((INSTANCE)==I2C4))#defineIS_SPI_ALL_INSTANCE(INSTANCE)(((INSTANCE)==SPI1)||\((INSTANCE)==SPI2)||\((INSTANCE)==SPI3))#defineIS_SWPMI_INSTANCE(INSTANCE)((INSTANCE)==SWPMI1)#defineIS_LPTIM_INSTANCE(INSTANCE)(((INSTANCE)==LPTIM1)||\((INSTANCE)==LPTIM2))#defineIS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)((INSTANCE)==LPTIM1)#defineIS_TIM_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM6)||\((INSTANCE)==TIM7)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE)==TIM2)||\((INSTANCE)==TIM5))#defineIS_TIM_BREAK_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_BREAKSOURCE_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_BKIN2_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8))#defineIS_TIM_CC1_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_CC2_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15))#defineIS_TIM_CC3_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8))#defineIS_TIM_CC4_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8))#defineIS_TIM_CC5_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8))#defineIS_TIM_CC6_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8))#defineIS_TIM_CCDMA_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_DMA_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM6)||\((INSTANCE)==TIM7)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_DMA_CC_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_DMABURST_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL)\((((INSTANCE)==TIM1)&&\(((CHANNEL)==TIM_CHANNEL_1)||\((CHANNEL)==TIM_CHANNEL_2)||\((CHANNEL)==TIM_CHANNEL_3)||\((CHANNEL)==TIM_CHANNEL_4)||\((CHANNEL)==TIM_CHANNEL_5)||\((CHANNEL)==TIM_CHANNEL_6)))\||\(((INSTANCE)==TIM2)&&\(((CHANNEL)==TIM_CHANNEL_1)||\((CHANNEL)==TIM_CHANNEL_2)||\((CHANNEL)==TIM_CHANNEL_3)||\((CHANNEL)==TIM_CHANNEL_4)))\||\(((INSTANCE)==TIM3)&&\(((CHANNEL)==TIM_CHANNEL_1)||\((CHANNEL)==TIM_CHANNEL_2)||\((CHANNEL)==TIM_CHANNEL_3)||\((CHANNEL)==TIM_CHANNEL_4)))\||\(((INSTANCE)==TIM4)&&\(((CHANNEL)==TIM_CHANNEL_1)||\((CHANNEL)==TIM_CHANNEL_2)||\((CHANNEL)==TIM_CHANNEL_3)||\((CHANNEL)==TIM_CHANNEL_4)))\||\(((INSTANCE)==TIM5)&&\(((CHANNEL)==TIM_CHANNEL_1)||\((CHANNEL)==TIM_CHANNEL_2)||\((CHANNEL)==TIM_CHANNEL_3)||\((CHANNEL)==TIM_CHANNEL_4)))\||\(((INSTANCE)==TIM8)&&\(((CHANNEL)==TIM_CHANNEL_1)||\((CHANNEL)==TIM_CHANNEL_2)||\((CHANNEL)==TIM_CHANNEL_3)||\((CHANNEL)==TIM_CHANNEL_4)||\((CHANNEL)==TIM_CHANNEL_5)||\((CHANNEL)==TIM_CHANNEL_6)))\||\(((INSTANCE)==TIM15)&&\(((CHANNEL)==TIM_CHANNEL_1)||\((CHANNEL)==TIM_CHANNEL_2)))\||\(((INSTANCE)==TIM16)&&\(((CHANNEL)==TIM_CHANNEL_1)))\||\(((INSTANCE)==TIM17)&&\(((CHANNEL)==TIM_CHANNEL_1))))#defineIS_TIM_CCXN_INSTANCE(INSTANCE,CHANNEL)\((((INSTANCE)==TIM1)&&\(((CHANNEL)==TIM_CHANNEL_1)||\((CHANNEL)==TIM_CHANNEL_2)||\((CHANNEL)==TIM_CHANNEL_3)))\||\(((INSTANCE)==TIM8)&&\(((CHANNEL)==TIM_CHANNEL_1)||\((CHANNEL)==TIM_CHANNEL_2)||\((CHANNEL)==TIM_CHANNEL_3)))\||\(((INSTANCE)==TIM15)&&\((CHANNEL)==TIM_CHANNEL_1))\||\(((INSTANCE)==TIM16)&&\((CHANNEL)==TIM_CHANNEL_1))\||\(((INSTANCE)==TIM17)&&\((CHANNEL)==TIM_CHANNEL_1)))#defineIS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15))#defineIS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8))#defineIS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15))#defineIS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15))#defineIS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8))#defineIS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8))#defineIS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8))#defineIS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8))#defineIS_TIM_ETR_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8))#defineIS_TIM_ETRSEL_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM8))#defineIS_TIM_MASTER_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM6)||\((INSTANCE)==TIM7)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15))#defineIS_TIM_SLAVE_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15))#defineIS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8))#defineIS_TIM_REMAP_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15)||\((INSTANCE)==TIM16)||\((INSTANCE)==TIM17))#defineIS_TIM_TRGO2_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8))#defineIS_TIM_XOR_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM2)||\((INSTANCE)==TIM3)||\((INSTANCE)==TIM4)||\((INSTANCE)==TIM5)||\((INSTANCE)==TIM8)||\((INSTANCE)==TIM15))#defineIS_TIM_ADVANCED_INSTANCE(INSTANCE)(((INSTANCE)==TIM1)||\((INSTANCE)==TIM8))#defineIS_TSC_ALL_INSTANCE(INSTANCE)((INSTANCE)==TSC)#defineIS_USART_INSTANCE(INSTANCE)(((INSTANCE)==USART1)||\((INSTANCE)==USART2)||\((INSTANCE)==USART3))#defineIS_UART_INSTANCE(INSTANCE)(((INSTANCE)==USART1)||\((INSTANCE)==USART2)||\((INSTANCE)==USART3)||\((INSTANCE)==UART4)||\((INSTANCE)==UART5))#defineIS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE)(((INSTANCE)==USART1)||\((INSTANCE)==USART2)||\((INSTANCE)==USART3)||\((INSTANCE)==UART4)||\((INSTANCE)==UART5))#defineIS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)(((INSTANCE)==USART1)||\((INSTANCE)==USART2)||\((INSTANCE)==USART3)||\((INSTANCE)==UART4)||\((INSTANCE)==UART5)||\((INSTANCE)==LPUART1))#defineIS_UART_HALFDUPLEX_INSTANCE(INSTANCE)(((INSTANCE)==USART1)||\((INSTANCE)==USART2)||\((INSTANCE)==USART3)||\((INSTANCE)==UART4)||\((INSTANCE)==UART5)||\((INSTANCE)==LPUART1))#defineIS_UART_HWFLOW_INSTANCE(INSTANCE)(((INSTANCE)==USART1)||\((INSTANCE)==USART2)||\((INSTANCE)==USART3)||\((INSTANCE)==UART4)||\((INSTANCE)==UART5)||\((INSTANCE)==LPUART1))#defineIS_UART_LIN_INSTANCE(INSTANCE)(((INSTANCE)==USART1)||\((INSTANCE)==USART2)||\((INSTANCE)==USART3)||\((INSTANCE)==UART4)||\((INSTANCE)==UART5))#defineIS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)(((INSTANCE)==USART1)||\((INSTANCE)==USART2)||\((INSTANCE)==USART3)||\((INSTANCE)==UART4)||\((INSTANCE)==UART5)||\((INSTANCE)==LPUART1))#defineIS_IRDA_INSTANCE(INSTANCE)(((INSTANCE)==USART1)||\((INSTANCE)==USART2)||\((INSTANCE)==USART3)||\((INSTANCE)==UART4)||\((INSTANCE)==UART5))#defineIS_SMARTCARD_INSTANCE(INSTANCE)(((INSTANCE)==USART1)||\((INSTANCE)==USART2)||\((INSTANCE)==USART3))#defineIS_LPUART_INSTANCE(INSTANCE)((INSTANCE)==LPUART1)#defineIS_IWDG_ALL_INSTANCE(INSTANCE)((INSTANCE)==IWDG)#defineIS_WWDG_ALL_INSTANCE(INSTANCE)((INSTANCE)==WWDG)#defineTIM6_IRQnTIM6_DAC_IRQn#defineADC1_IRQnADC1_2_IRQn#defineTIM1_TRG_COM_IRQnTIM1_TRG_COM_TIM17_IRQn#defineTIM8_IRQnTIM8_UP_IRQn#defineDCMI_PSSI_IRQnDCMI_IRQn#defineHASH_RNG_IRQnRNG_IRQn#defineHASH_CRS_IRQnCRS_IRQn#defineDFSDM0_IRQnDFSDM1_FLT0_IRQn#defineDFSDM1_IRQnDFSDM1_FLT1_IRQn#defineDFSDM2_IRQnDFSDM1_FLT2_IRQn#defineDFSDM3_IRQnDFSDM1_FLT3_IRQn#defineTIM6_IRQHandlerTIM6_DAC_IRQHandler#defineADC1_IRQHandlerADC1_2_IRQHandler#defineTIM1_TRG_COM_IRQHandlerTIM1_TRG_COM_TIM17_IRQHandler#defineTIM8_IRQHandlerTIM8_UP_IRQHandler#defineDCMI_PSSI_IRQHandlerDCMI_IRQHandler#defineHASH_RNG_IRQHandlerRNG_IRQHandler#defineHASH_CRS_IRQHandlerCRS_IRQHandler#defineDFSDM0_IRQHandlerDFSDM1_FLT0_IRQHandler#defineDFSDM1_IRQHandlerDFSDM1_FLT1_IRQHandler#defineDFSDM2_IRQHandlerDFSDM1_FLT2_IRQHandler#defineDFSDM3_IRQHandlerDFSDM1_FLT3_IRQHandler#ifdef__cplusplus}#endif#endif