$date
	Sat Nov 01 10:41:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module porta_not_behav_tb $end
$var wire 1 ! y0 $end
$var reg 1 " a0 $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0"
1!
$end
#100
0!
1"
#300
