verilog xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_blk_mem_gen_0_0/sim/task_design_1_blk_mem_gen_0_0.v" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_blk_mem_gen_1_1/sim/task_design_1_blk_mem_gen_1_1.v" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_lmb_bram_0/sim/task_design_1_lmb_bram_0.v" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_clk_wiz_1_0/task_design_1_clk_wiz_1_0_clk_wiz.v" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_clk_wiz_1_0/task_design_1_clk_wiz_1_0.v" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xbar_0/sim/task_design_1_xbar_0.v" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a" --include "../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
