# ASIC - Static Timing analysis - PrimeTime

# Creating-and-using-custom-IP-blocks-both-in-Verilog-and-using-High-Level-Synthesis
![Screenshot](w1.png)
![Screenshot](w2.png)
![Screenshot](w3.png)
![Screenshot](w4.png)
