 
Module: clock;
Language: Verilog;
Function: Dividing input clock down to a lower frequency;
Interface:
    module clock
    #(
        parameter BUS_WIDTH = 32,
        parameter FREQ_IN = 25000000,
        parameter FREQ_OUT = 1000000
    )
    (
        input clk_in,
        output clk_out
    );
