# Todo's

- [ ] TODO: Command-line DSim compile, elaborate, simulate all testbenches
- [ ] TODO: Parameterize cells
- [ ] TODO: Implement UVM testbenches for each fpXX and each operation
- [ ] TODO: Implement RTL fp16, fp32, fp64: sin, cos, log, exp
- [ ] TODO: Implement parameterized intXX verilog RTL modules for add, mul, div, mul_add, mul_sub, barrel_shift
