{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 23:44:08 2018 " "Info: Processing started: Sun May 13 23:44:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "nand " "Info: Assuming node \"nand\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 416 240 408 432 "nand" "" } { 200 1120 1168 216 "nand" "" } { 328 1272 1320 344 "nand" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sla " "Info: Assuming node \"sla\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 440 240 408 456 "sla" "" } { 48 992 1048 64 "sla" "" } { 296 1272 1320 312 "sla" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "incs " "Info: Assuming node \"incs\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 368 240 408 384 "incs" "" } { -88 992 1048 -72 "incs" "" } { 272 1160 1200 288 "incs" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "nor " "Info: Assuming node \"nor\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 392 240 408 408 "nor" "" } { 136 1000 1048 152 "nor" "" } { 312 1272 1320 328 "nor" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Detected ripple clock \"lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst24~0 " "Info: Detected gated clock \"inst24~0\" as buffer" {  } { { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "nand register register lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 500.0 MHz Internal " "Info: Clock \"nand\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]\" and destination register \"lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.258 ns + Longest register register " "Info: + Longest register to register delay is 0.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] 1 REG LCCOMB_X34_Y3_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y3_N14; Fanout = 2; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 0.258 ns lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 2 REG LCCOMB_X34_Y3_N12 2 " "Info: 2: + IC(0.205 ns) + CELL(0.053 ns) = 0.258 ns; Loc. = LCCOMB_X34_Y3_N12; Fanout = 2; REG Node = 'lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.053 ns ( 20.54 % ) " "Info: Total cell delay = 0.053 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.205 ns ( 79.46 % ) " "Info: Total interconnect delay = 0.205 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.205ns } { 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.171 ns - Smallest " "Info: - Smallest clock skew is 0.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nand destination 4.658 ns + Shortest register " "Info: + Shortest clock path from clock \"nand\" to destination register is 4.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns nand 1 CLK PIN_U4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 3; CLK Node = 'nand'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nand } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 416 240 408 432 "nand" "" } { 200 1120 1168 216 "nand" "" } { 328 1272 1320 344 "nand" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.053 ns) 1.887 ns inst24~0 2 COMB LCCOMB_X29_Y4_N0 8 " "Info: 2: + IC(1.024 ns) + CELL(0.053 ns) = 1.887 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 8; COMB Node = 'inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { nand inst24~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.162 ns inst24 3 COMB LCCOMB_X29_Y4_N8 1 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 2.162 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { inst24~0 inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.533 ns inst24~clkctrl 4 COMB CLKCTRL_G5 9 " "Info: 4: + IC(1.371 ns) + CELL(0.000 ns) = 3.533 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.225 ns) 4.658 ns lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LCCOMB_X34_Y3_N12 2 " "Info: 5: + IC(0.900 ns) + CELL(0.225 ns) = 4.658 ns; Loc. = LCCOMB_X34_Y3_N12; Fanout = 2; REG Node = 'lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.141 ns ( 24.50 % ) " "Info: Total cell delay = 1.141 ns ( 24.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.517 ns ( 75.50 % ) " "Info: Total interconnect delay = 3.517 ns ( 75.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.658 ns" { nand inst24~0 inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.658 ns" { nand {} nand~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.024ns 0.222ns 1.371ns 0.900ns } { 0.000ns 0.810ns 0.053ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nand source 4.487 ns - Longest register " "Info: - Longest clock path from clock \"nand\" to source register is 4.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns nand 1 CLK PIN_U4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 3; CLK Node = 'nand'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nand } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 416 240 408 432 "nand" "" } { 200 1120 1168 216 "nand" "" } { 328 1272 1320 344 "nand" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.053 ns) 1.887 ns inst24~0 2 COMB LCCOMB_X29_Y4_N0 8 " "Info: 2: + IC(1.024 ns) + CELL(0.053 ns) = 1.887 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 8; COMB Node = 'inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { nand inst24~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.162 ns inst24 3 COMB LCCOMB_X29_Y4_N8 1 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 2.162 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { inst24~0 inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.533 ns inst24~clkctrl 4 COMB CLKCTRL_G5 9 " "Info: 4: + IC(1.371 ns) + CELL(0.000 ns) = 3.533 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.053 ns) 4.487 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] 5 REG LCCOMB_X34_Y3_N14 2 " "Info: 5: + IC(0.901 ns) + CELL(0.053 ns) = 4.487 ns; Loc. = LCCOMB_X34_Y3_N14; Fanout = 2; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 21.60 % ) " "Info: Total cell delay = 0.969 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.518 ns ( 78.40 % ) " "Info: Total interconnect delay = 3.518 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.487 ns" { nand inst24~0 inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.487 ns" { nand {} nand~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.024ns 0.222ns 1.371ns 0.901ns } { 0.000ns 0.810ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.658 ns" { nand inst24~0 inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.658 ns" { nand {} nand~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.024ns 0.222ns 1.371ns 0.900ns } { 0.000ns 0.810ns 0.053ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.487 ns" { nand inst24~0 inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.487 ns" { nand {} nand~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.024ns 0.222ns 1.371ns 0.901ns } { 0.000ns 0.810ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.698 ns + " "Info: + Micro setup delay of destination is 0.698 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.205ns } { 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.658 ns" { nand inst24~0 inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.658 ns" { nand {} nand~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.024ns 0.222ns 1.371ns 0.900ns } { 0.000ns 0.810ns 0.053ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.487 ns" { nand inst24~0 inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.487 ns" { nand {} nand~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.024ns 0.222ns 1.371ns 0.901ns } { 0.000ns 0.810ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } {  } {  } "" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sla register register lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 500.0 MHz Internal " "Info: Clock \"sla\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]\" and destination register \"lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.258 ns + Longest register register " "Info: + Longest register to register delay is 0.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] 1 REG LCCOMB_X34_Y3_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y3_N14; Fanout = 2; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 0.258 ns lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 2 REG LCCOMB_X34_Y3_N12 2 " "Info: 2: + IC(0.205 ns) + CELL(0.053 ns) = 0.258 ns; Loc. = LCCOMB_X34_Y3_N12; Fanout = 2; REG Node = 'lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.053 ns ( 20.54 % ) " "Info: Total cell delay = 0.053 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.205 ns ( 79.46 % ) " "Info: Total interconnect delay = 0.205 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.205ns } { 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.171 ns - Smallest " "Info: - Smallest clock skew is 0.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sla destination 4.934 ns + Shortest register " "Info: + Shortest clock path from clock \"sla\" to destination register is 4.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns sla 1 CLK PIN_AA5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 2; CLK Node = 'sla'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sla } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 440 240 408 456 "sla" "" } { 48 992 1048 64 "sla" "" } { 296 1272 1320 312 "sla" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.225 ns) 2.163 ns inst24~0 2 COMB LCCOMB_X29_Y4_N0 8 " "Info: 2: + IC(1.081 ns) + CELL(0.225 ns) = 2.163 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 8; COMB Node = 'inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { sla inst24~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.438 ns inst24 3 COMB LCCOMB_X29_Y4_N8 1 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 2.438 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { inst24~0 inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.809 ns inst24~clkctrl 4 COMB CLKCTRL_G5 9 " "Info: 4: + IC(1.371 ns) + CELL(0.000 ns) = 3.809 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.225 ns) 4.934 ns lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LCCOMB_X34_Y3_N12 2 " "Info: 5: + IC(0.900 ns) + CELL(0.225 ns) = 4.934 ns; Loc. = LCCOMB_X34_Y3_N12; Fanout = 2; REG Node = 'lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 27.56 % ) " "Info: Total cell delay = 1.360 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.574 ns ( 72.44 % ) " "Info: Total interconnect delay = 3.574 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { sla inst24~0 inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { sla {} sla~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.081ns 0.222ns 1.371ns 0.900ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sla source 4.763 ns - Longest register " "Info: - Longest clock path from clock \"sla\" to source register is 4.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns sla 1 CLK PIN_AA5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 2; CLK Node = 'sla'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sla } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 440 240 408 456 "sla" "" } { 48 992 1048 64 "sla" "" } { 296 1272 1320 312 "sla" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.225 ns) 2.163 ns inst24~0 2 COMB LCCOMB_X29_Y4_N0 8 " "Info: 2: + IC(1.081 ns) + CELL(0.225 ns) = 2.163 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 8; COMB Node = 'inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { sla inst24~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.438 ns inst24 3 COMB LCCOMB_X29_Y4_N8 1 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 2.438 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { inst24~0 inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.809 ns inst24~clkctrl 4 COMB CLKCTRL_G5 9 " "Info: 4: + IC(1.371 ns) + CELL(0.000 ns) = 3.809 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.053 ns) 4.763 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] 5 REG LCCOMB_X34_Y3_N14 2 " "Info: 5: + IC(0.901 ns) + CELL(0.053 ns) = 4.763 ns; Loc. = LCCOMB_X34_Y3_N14; Fanout = 2; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.188 ns ( 24.94 % ) " "Info: Total cell delay = 1.188 ns ( 24.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 75.06 % ) " "Info: Total interconnect delay = 3.575 ns ( 75.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.763 ns" { sla inst24~0 inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.763 ns" { sla {} sla~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.081ns 0.222ns 1.371ns 0.901ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { sla inst24~0 inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { sla {} sla~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.081ns 0.222ns 1.371ns 0.900ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.763 ns" { sla inst24~0 inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.763 ns" { sla {} sla~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.081ns 0.222ns 1.371ns 0.901ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.698 ns + " "Info: + Micro setup delay of destination is 0.698 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.205ns } { 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { sla inst24~0 inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { sla {} sla~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.081ns 0.222ns 1.371ns 0.900ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.763 ns" { sla inst24~0 inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.763 ns" { sla {} sla~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.081ns 0.222ns 1.371ns 0.901ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } {  } {  } "" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "incs register register lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 500.0 MHz Internal " "Info: Clock \"incs\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]\" and destination register \"lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.258 ns + Longest register register " "Info: + Longest register to register delay is 0.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] 1 REG LCCOMB_X34_Y3_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y3_N14; Fanout = 2; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 0.258 ns lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 2 REG LCCOMB_X34_Y3_N12 2 " "Info: 2: + IC(0.205 ns) + CELL(0.053 ns) = 0.258 ns; Loc. = LCCOMB_X34_Y3_N12; Fanout = 2; REG Node = 'lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.053 ns ( 20.54 % ) " "Info: Total cell delay = 0.053 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.205 ns ( 79.46 % ) " "Info: Total interconnect delay = 0.205 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.205ns } { 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.171 ns - Smallest " "Info: - Smallest clock skew is 0.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "incs destination 4.929 ns + Shortest register " "Info: + Shortest clock path from clock \"incs\" to destination register is 4.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns incs 1 CLK PIN_U18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 3; CLK Node = 'incs'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { incs } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 368 240 408 384 "incs" "" } { -88 992 1048 -72 "incs" "" } { 272 1160 1200 288 "incs" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.225 ns) 2.433 ns inst24 2 COMB LCCOMB_X29_Y4_N8 1 " "Info: 2: + IC(1.398 ns) + CELL(0.225 ns) = 2.433 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { incs inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.804 ns inst24~clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.371 ns) + CELL(0.000 ns) = 3.804 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.225 ns) 4.929 ns lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X34_Y3_N12 2 " "Info: 4: + IC(0.900 ns) + CELL(0.225 ns) = 4.929 ns; Loc. = LCCOMB_X34_Y3_N12; Fanout = 2; REG Node = 'lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.260 ns ( 25.56 % ) " "Info: Total cell delay = 1.260 ns ( 25.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.669 ns ( 74.44 % ) " "Info: Total interconnect delay = 3.669 ns ( 74.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { incs inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.929 ns" { incs {} incs~combout {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.398ns 1.371ns 0.900ns } { 0.000ns 0.810ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "incs source 4.758 ns - Longest register " "Info: - Longest clock path from clock \"incs\" to source register is 4.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns incs 1 CLK PIN_U18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 3; CLK Node = 'incs'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { incs } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 368 240 408 384 "incs" "" } { -88 992 1048 -72 "incs" "" } { 272 1160 1200 288 "incs" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.225 ns) 2.433 ns inst24 2 COMB LCCOMB_X29_Y4_N8 1 " "Info: 2: + IC(1.398 ns) + CELL(0.225 ns) = 2.433 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { incs inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.804 ns inst24~clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.371 ns) + CELL(0.000 ns) = 3.804 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.053 ns) 4.758 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] 4 REG LCCOMB_X34_Y3_N14 2 " "Info: 4: + IC(0.901 ns) + CELL(0.053 ns) = 4.758 ns; Loc. = LCCOMB_X34_Y3_N14; Fanout = 2; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.088 ns ( 22.87 % ) " "Info: Total cell delay = 1.088 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.670 ns ( 77.13 % ) " "Info: Total interconnect delay = 3.670 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { incs inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.758 ns" { incs {} incs~combout {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.398ns 1.371ns 0.901ns } { 0.000ns 0.810ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { incs inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.929 ns" { incs {} incs~combout {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.398ns 1.371ns 0.900ns } { 0.000ns 0.810ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { incs inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.758 ns" { incs {} incs~combout {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.398ns 1.371ns 0.901ns } { 0.000ns 0.810ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.698 ns + " "Info: + Micro setup delay of destination is 0.698 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.205ns } { 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { incs inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.929 ns" { incs {} incs~combout {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.398ns 1.371ns 0.900ns } { 0.000ns 0.810ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { incs inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.758 ns" { incs {} incs~combout {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.398ns 1.371ns 0.901ns } { 0.000ns 0.810ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } {  } {  } "" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "nor register register lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 500.0 MHz Internal " "Info: Clock \"nor\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]\" and destination register \"lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.258 ns + Longest register register " "Info: + Longest register to register delay is 0.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] 1 REG LCCOMB_X34_Y3_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y3_N14; Fanout = 2; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 0.258 ns lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 2 REG LCCOMB_X34_Y3_N12 2 " "Info: 2: + IC(0.205 ns) + CELL(0.053 ns) = 0.258 ns; Loc. = LCCOMB_X34_Y3_N12; Fanout = 2; REG Node = 'lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.053 ns ( 20.54 % ) " "Info: Total cell delay = 0.053 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.205 ns ( 79.46 % ) " "Info: Total interconnect delay = 0.205 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.205ns } { 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.171 ns - Smallest " "Info: - Smallest clock skew is 0.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nor destination 4.569 ns + Shortest register " "Info: + Shortest clock path from clock \"nor\" to destination register is 4.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns nor 1 CLK PIN_U5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 2; CLK Node = 'nor'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nor } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 392 240 408 408 "nor" "" } { 136 1000 1048 152 "nor" "" } { 312 1272 1320 328 "nor" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.228 ns) 2.073 ns inst24 2 COMB LCCOMB_X29_Y4_N8 1 " "Info: 2: + IC(1.035 ns) + CELL(0.228 ns) = 2.073 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { nor inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.444 ns inst24~clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.371 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.225 ns) 4.569 ns lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 4 REG LCCOMB_X34_Y3_N12 2 " "Info: 4: + IC(0.900 ns) + CELL(0.225 ns) = 4.569 ns; Loc. = LCCOMB_X34_Y3_N12; Fanout = 2; REG Node = 'lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.263 ns ( 27.64 % ) " "Info: Total cell delay = 1.263 ns ( 27.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.306 ns ( 72.36 % ) " "Info: Total interconnect delay = 3.306 ns ( 72.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { nor inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { nor {} nor~combout {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.035ns 1.371ns 0.900ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nor source 4.398 ns - Longest register " "Info: - Longest clock path from clock \"nor\" to source register is 4.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns nor 1 CLK PIN_U5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 2; CLK Node = 'nor'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nor } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 392 240 408 408 "nor" "" } { 136 1000 1048 152 "nor" "" } { 312 1272 1320 328 "nor" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.228 ns) 2.073 ns inst24 2 COMB LCCOMB_X29_Y4_N8 1 " "Info: 2: + IC(1.035 ns) + CELL(0.228 ns) = 2.073 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { nor inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.444 ns inst24~clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.371 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.053 ns) 4.398 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] 4 REG LCCOMB_X34_Y3_N14 2 " "Info: 4: + IC(0.901 ns) + CELL(0.053 ns) = 4.398 ns; Loc. = LCCOMB_X34_Y3_N14; Fanout = 2; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.091 ns ( 24.81 % ) " "Info: Total cell delay = 1.091 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.307 ns ( 75.19 % ) " "Info: Total interconnect delay = 3.307 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.398 ns" { nor inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.398 ns" { nor {} nor~combout {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.035ns 1.371ns 0.901ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { nor inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { nor {} nor~combout {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.035ns 1.371ns 0.900ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.398 ns" { nor inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.398 ns" { nor {} nor~combout {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.035ns 1.371ns 0.901ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.698 ns + " "Info: + Micro setup delay of destination is 0.698 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.258 ns" { lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.205ns } { 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { nor inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { nor {} nor~combout {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.035ns 1.371ns 0.900ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.398 ns" { nor inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.398 ns" { nor {} nor~combout {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.035ns 1.371ns 0.901ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } {  } {  } "" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[6\] data0\[4\] nor 3.986 ns register " "Info: tsu for register \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[6\]\" (data pin = \"data0\[4\]\", clock pin = \"nor\") is 3.986 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.876 ns + Longest pin register " "Info: + Longest pin to register delay is 7.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns data0\[4\] 1 PIN PIN_Y10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 4; PIN Node = 'data0\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0[4] } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { -40 240 408 -24 "data0\[7..0\]" "" } { -48 408 472 -32 "data0\[7..0\]" "" } { -48 472 522 -32 "data0\[7\]" "" } { -32 472 522 -16 "data0\[6\]" "" } { -16 472 522 0 "data0\[5\]" "" } { 0 472 522 16 "data0\[4\]" "" } { 16 472 522 32 "data0\[3\]" "" } { 32 472 522 48 "data0\[2\]" "" } { 48 472 522 64 "data0\[1\]" "" } { 64 472 522 80 "data0\[0\]" "" } { -72 728 808 -56 "data0\[7..0\]" "" } { 72 728 792 88 "data0\[7..0\]" "" } { 176 648 698 192 "data0\[7\]" "" } { 224 648 698 240 "data0\[6\]" "" } { 272 648 698 288 "data0\[5\]" "" } { 320 648 698 336 "data0\[4\]" "" } { 368 648 698 384 "data0\[3\]" "" } { 416 648 698 432 "data0\[2\]" "" } { 464 648 698 480 "data0\[1\]" "" } { 512 648 698 528 "data0\[0\]" "" } { 232 864 914 248 "data0\[7\]" "" } { 280 864 914 296 "data0\[6\]" "" } { 328 864 914 344 "data0\[5\]" "" } { 376 864 914 392 "data0\[4\]" "" } { 424 864 914 440 "data0\[3\]" "" } { 472 864 914 488 "data0\[2\]" "" } { 520 864 914 536 "data0\[1\]" "" } { 568 864 914 584 "data0\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.797 ns) + CELL(0.309 ns) 5.905 ns lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2ph:auto_generated\|op_1~18 2 COMB LCCOMB_X34_Y3_N24 2 " "Info: 2: + IC(4.797 ns) + CELL(0.309 ns) = 5.905 ns; Loc. = LCCOMB_X34_Y3_N24; Fanout = 2; COMB Node = 'lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2ph:auto_generated\|op_1~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.106 ns" { data0[4] lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.940 ns lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2ph:auto_generated\|op_1~22 3 COMB LCCOMB_X34_Y3_N26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.940 ns; Loc. = LCCOMB_X34_Y3_N26; Fanout = 2; COMB Node = 'lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2ph:auto_generated\|op_1~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~18 lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.065 ns lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2ph:auto_generated\|op_1~25 4 COMB LCCOMB_X34_Y3_N28 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 6.065 ns; Loc. = LCCOMB_X34_Y3_N28; Fanout = 1; COMB Node = 'lpm_add_sub0:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2ph:auto_generated\|op_1~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~22 lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.154 ns) 6.472 ns data~2 5 COMB LCCOMB_X34_Y3_N4 1 " "Info: 5: + IC(0.253 ns) + CELL(0.154 ns) = 6.472 ns; Loc. = LCCOMB_X34_Y3_N4; Fanout = 1; COMB Node = 'data~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~25 data~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.357 ns) 7.876 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[6\] 6 REG LCCOMB_X25_Y1_N16 1 " "Info: 6: + IC(1.047 ns) + CELL(0.357 ns) = 7.876 ns; Loc. = LCCOMB_X25_Y1_N16; Fanout = 1; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { data~2 lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.779 ns ( 22.59 % ) " "Info: Total cell delay = 1.779 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.097 ns ( 77.41 % ) " "Info: Total interconnect delay = 6.097 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.876 ns" { data0[4] lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~18 lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~22 lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~25 data~2 lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.876 ns" { data0[4] {} data0[4]~combout {} lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~18 {} lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~22 {} lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~25 {} data~2 {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 4.797ns 0.000ns 0.000ns 0.253ns 1.047ns } { 0.000ns 0.799ns 0.309ns 0.035ns 0.125ns 0.154ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.501 ns + " "Info: + Micro setup delay of destination is 0.501 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nor destination 4.391 ns - Shortest register " "Info: - Shortest clock path from clock \"nor\" to destination register is 4.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns nor 1 CLK PIN_U5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 2; CLK Node = 'nor'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nor } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 392 240 408 408 "nor" "" } { 136 1000 1048 152 "nor" "" } { 312 1272 1320 328 "nor" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.228 ns) 2.073 ns inst24 2 COMB LCCOMB_X29_Y4_N8 1 " "Info: 2: + IC(1.035 ns) + CELL(0.228 ns) = 2.073 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { nor inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.444 ns inst24~clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.371 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.053 ns) 4.391 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[6\] 4 REG LCCOMB_X25_Y1_N16 1 " "Info: 4: + IC(0.894 ns) + CELL(0.053 ns) = 4.391 ns; Loc. = LCCOMB_X25_Y1_N16; Fanout = 1; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.091 ns ( 24.85 % ) " "Info: Total cell delay = 1.091 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 75.15 % ) " "Info: Total interconnect delay = 3.300 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.391 ns" { nor inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.391 ns" { nor {} nor~combout {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 1.035ns 1.371ns 0.894ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.876 ns" { data0[4] lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~18 lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~22 lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~25 data~2 lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.876 ns" { data0[4] {} data0[4]~combout {} lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~18 {} lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~22 {} lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~25 {} data~2 {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 4.797ns 0.000ns 0.000ns 0.253ns 1.047ns } { 0.000ns 0.799ns 0.309ns 0.035ns 0.125ns 0.154ns 0.357ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.391 ns" { nor inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.391 ns" { nor {} nor~combout {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 1.035ns 1.371ns 0.894ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sla sf lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 11.095 ns register " "Info: tco from clock \"sla\" to destination pin \"sf\" through register \"lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is 11.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sla source 4.934 ns + Longest register " "Info: + Longest clock path from clock \"sla\" to source register is 4.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns sla 1 CLK PIN_AA5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 2; CLK Node = 'sla'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sla } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 440 240 408 456 "sla" "" } { 48 992 1048 64 "sla" "" } { 296 1272 1320 312 "sla" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.225 ns) 2.163 ns inst24~0 2 COMB LCCOMB_X29_Y4_N0 8 " "Info: 2: + IC(1.081 ns) + CELL(0.225 ns) = 2.163 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 8; COMB Node = 'inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { sla inst24~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.438 ns inst24 3 COMB LCCOMB_X29_Y4_N8 1 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 2.438 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { inst24~0 inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.809 ns inst24~clkctrl 4 COMB CLKCTRL_G5 9 " "Info: 4: + IC(1.371 ns) + CELL(0.000 ns) = 3.809 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.225 ns) 4.934 ns lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LCCOMB_X34_Y3_N12 2 " "Info: 5: + IC(0.900 ns) + CELL(0.225 ns) = 4.934 ns; Loc. = LCCOMB_X34_Y3_N12; Fanout = 2; REG Node = 'lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 27.56 % ) " "Info: Total cell delay = 1.360 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.574 ns ( 72.44 % ) " "Info: Total interconnect delay = 3.574 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { sla inst24~0 inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { sla {} sla~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.081ns 0.222ns 1.371ns 0.900ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.161 ns + Longest register pin " "Info: + Longest register to pin delay is 6.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LCCOMB_X34_Y3_N12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y3_N12; Fanout = 2; REG Node = 'lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.219 ns) + CELL(1.942 ns) 6.161 ns sf 2 PIN PIN_H16 0 " "Info: 2: + IC(4.219 ns) + CELL(1.942 ns) = 6.161 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'sf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.161 ns" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] sf } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 296 1832 2008 312 "sf" "" } { 288 1808 1832 304 "sf" "" } { 288 1160 1200 304 "sf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 31.52 % ) " "Info: Total cell delay = 1.942 ns ( 31.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.219 ns ( 68.48 % ) " "Info: Total interconnect delay = 4.219 ns ( 68.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.161 ns" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] sf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.161 ns" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} sf {} } { 0.000ns 4.219ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { sla inst24~0 inst24 inst24~clkctrl lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { sla {} sla~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.081ns 0.222ns 1.371ns 0.900ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.161 ns" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] sf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.161 ns" { lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0] {} sf {} } { 0.000ns 4.219ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[4\] nand sla 1.789 ns register " "Info: th for register \"lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[4\]\" (data pin = \"nand\", clock pin = \"sla\") is 1.789 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sla destination 4.755 ns + Longest register " "Info: + Longest clock path from clock \"sla\" to destination register is 4.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns sla 1 CLK PIN_AA5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 2; CLK Node = 'sla'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sla } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 440 240 408 456 "sla" "" } { 48 992 1048 64 "sla" "" } { 296 1272 1320 312 "sla" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.225 ns) 2.163 ns inst24~0 2 COMB LCCOMB_X29_Y4_N0 8 " "Info: 2: + IC(1.081 ns) + CELL(0.225 ns) = 2.163 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 8; COMB Node = 'inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { sla inst24~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.438 ns inst24 3 COMB LCCOMB_X29_Y4_N8 1 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 2.438 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { inst24~0 inst24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.000 ns) 3.809 ns inst24~clkctrl 4 COMB CLKCTRL_G5 9 " "Info: 4: + IC(1.371 ns) + CELL(0.000 ns) = 3.809 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.053 ns) 4.755 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[4\] 5 REG LCCOMB_X29_Y4_N16 1 " "Info: 5: + IC(0.893 ns) + CELL(0.053 ns) = 4.755 ns; Loc. = LCCOMB_X29_Y4_N16; Fanout = 1; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.188 ns ( 24.98 % ) " "Info: Total cell delay = 1.188 ns ( 24.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.567 ns ( 75.02 % ) " "Info: Total interconnect delay = 3.567 ns ( 75.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { sla inst24~0 inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.755 ns" { sla {} sla~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 1.081ns 0.222ns 1.371ns 0.893ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.966 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns nand 1 CLK PIN_U4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 3; CLK Node = 'nand'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nand } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 416 240 408 432 "nand" "" } { 200 1120 1168 216 "nand" "" } { 328 1272 1320 344 "nand" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.053 ns) 1.887 ns inst24~0 2 COMB LCCOMB_X29_Y4_N0 8 " "Info: 2: + IC(1.024 ns) + CELL(0.053 ns) = 1.887 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 8; COMB Node = 'inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { nand inst24~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/ALU.bdf" { { 280 1320 1384 360 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.272 ns) 2.536 ns data~4 3 COMB LCCOMB_X29_Y4_N6 1 " "Info: 3: + IC(0.377 ns) + CELL(0.272 ns) = 2.536 ns; Loc. = LCCOMB_X29_Y4_N6; Fanout = 1; COMB Node = 'data~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { inst24~0 data~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.225 ns) 2.966 ns lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[4\] 4 REG LCCOMB_X29_Y4_N16 1 " "Info: 4: + IC(0.205 ns) + CELL(0.225 ns) = 2.966 ns; Loc. = LCCOMB_X29_Y4_N16; Fanout = 1; REG Node = 'lpm_latch2:inst5\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { data~4 lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 45.85 % ) " "Info: Total cell delay = 1.360 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.606 ns ( 54.15 % ) " "Info: Total interconnect delay = 1.606 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { nand inst24~0 data~4 lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { nand {} nand~combout {} inst24~0 {} data~4 {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 1.024ns 0.377ns 0.205ns } { 0.000ns 0.810ns 0.053ns 0.272ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { sla inst24~0 inst24 inst24~clkctrl lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.755 ns" { sla {} sla~combout {} inst24~0 {} inst24 {} inst24~clkctrl {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 1.081ns 0.222ns 1.371ns 0.893ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { nand inst24~0 data~4 lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { nand {} nand~combout {} inst24~0 {} data~4 {} lpm_latch2:inst5|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 1.024ns 0.377ns 0.205ns } { 0.000ns 0.810ns 0.053ns 0.272ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 23:44:08 2018 " "Info: Processing ended: Sun May 13 23:44:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
