

================================================================
== Vivado HLS Report for 'forward_kernel'
================================================================
* Date:           Mon Nov 27 20:25:41 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 23 11:51:38 MDT 2017)
* Project:        forward_kernel
* Solution:       solution_OCL_REGION_0
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|      3.12|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  20620964|  20620964|  20620965|  20620965|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+
        |                                |                     |  Latency  |  Interval | Pipeline |
        |            Instance            |        Module       | min | max | min | max |   Type   |
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+
        |grp_exp_generic_float_s_fu_662  |exp_generic_float_s  |   20|   20|    1|    1| function |
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                  |       Latency       | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- LOOP_H1         |   8973312|   8973312|      8763|          -|          -|     1024|    no    |
        | + LOOP_H1.1      |      8610|      8610|       226|         43|          1|      196|    yes   |
        |- LOOP_H2_L       |  11534496|  11534496|       172|         11|          1|  1048576|    yes   |
        |- LOOP_H3_L       |    112798|    112798|       170|         11|          1|    10240|    yes   |
        |- LOOP_SERCH_MAX  |        32|        32|         6|          3|          1|       10|    yes   |
        |- LOOP_EXP        |       143|       143|        45|         11|          1|       10|    yes   |
        |- LOOP_SOFTMAX    |        41|        41|        33|          1|          1|       10|    yes   |
        +------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|    2044|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        3|     11|     5583|    5135|
|Memory               |        4|      -|      128|      10|
|Multiplexer          |        -|      -|        -|    2487|
|Register             |        0|      -|     4053|     448|
+---------------------+---------+-------+---------+--------+
|Total                |        7|     11|     9764|   10124|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |    ~0   |   ~0  |        1|       3|
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |       1|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+------+------+
    |                       Instance                      |                      Module                      | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+------+------+
    |grp_exp_generic_float_s_fu_662                       |exp_generic_float_s                               |        1|      6|  1969|  1805|
    |forward_kernel_control_s_axi_U                       |forward_kernel_control_s_axi                      |        0|      0|   596|  1064|
    |forward_kernel_faddfsub_32ns_32ns_32_11_full_dsp_U7  |forward_kernel_faddfsub_32ns_32ns_32_11_full_dsp  |        0|      2|   369|   236|
    |forward_kernel_fcmp_32ns_32ns_1_3_U11                |forward_kernel_fcmp_32ns_32ns_1_3                 |        0|      0|    66|    72|
    |forward_kernel_fdiv_32ns_32ns_32_30_U9               |forward_kernel_fdiv_32ns_32ns_32_30               |        0|      0|  1436|   867|
    |forward_kernel_fmul_32ns_32ns_32_7_max_dsp_U8        |forward_kernel_fmul_32ns_32ns_32_7_max_dsp        |        0|      3|   197|   123|
    |forward_kernel_gmem_m_axi_U                          |forward_kernel_gmem_m_axi                         |        2|      0|   512|   580|
    |forward_kernel_sitofp_32ns_32_8_U10                  |forward_kernel_sitofp_32ns_32_8                   |        0|      0|   438|   388|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+------+------+
    |Total                                                |                                                  |        3|     11|  5583|  5135|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+------+-----+------+-------------+
    |a1_U   |forward_kernel_a1  |        2|   0|   0|  1024|   32|     1|        32768|
    |a2_U   |forward_kernel_a1  |        2|   0|   0|  1024|   32|     1|        32768|
    |z3_U   |forward_kernel_z3  |        0|  64|   5|    10|   32|     1|          320|
    |a3_U   |forward_kernel_z3  |        0|  64|   5|    10|   32|     1|          320|
    +-------+-------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                   |        4| 128|  10|  2068|  128|     4|        66176|
    +-------+-------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |arg_b1_i_0_sum_fu_1122_p2                     |     +    |      0|  0|  70|          63|          63|
    |arg_b2_i_0_sum_fu_1280_p2                     |     +    |      0|  0|  70|          63|          63|
    |arg_b3_i_0_sum_fu_1480_p2                     |     +    |      0|  0|  70|          63|          63|
    |arg_src_data_i_0_sum_fu_920_p2                |     +    |      0|  0|  70|          63|          63|
    |arg_w01_i_0_sum_1_fu_967_p2                   |     +    |      0|  0|  70|          63|          63|
    |arg_w01_i_0_sum_2_fu_1009_p2                  |     +    |      0|  0|  70|          63|          63|
    |arg_w01_i_0_sum_3_fu_1041_p2                  |     +    |      0|  0|  70|          63|          63|
    |arg_w01_i_0_sum_fu_891_p2                     |     +    |      0|  0|  70|          63|          63|
    |arg_w12_i_0_sum_fu_1251_p2                    |     +    |      0|  0|  70|          63|          63|
    |arg_w23_i_0_sum_fu_1451_p2                    |     +    |      0|  0|  70|          63|          63|
    |indvar_flatten_next1_fu_1372_p2               |     +    |      0|  0|  21|          14|           1|
    |indvar_flatten_next_fu_1194_p2                |     +    |      0|  0|  28|          21|           1|
    |p_reg2mem16_0_i_i_fu_1628_p2                  |     +    |      0|  0|  12|           4|           1|
    |p_reg2mem25_0_i_i_fu_1524_p2                  |     +    |      0|  0|  12|           4|           1|
    |p_reg2mem34_0_i_i_dup_fu_1384_p2              |     +    |      0|  0|  12|           1|           4|
    |p_reg2mem36_0_i_i_fu_1466_p2                  |     +    |      0|  0|  18|           1|          11|
    |p_reg2mem47_0_i_i_dup_fu_1206_p2              |     +    |      0|  0|  18|           1|          11|
    |p_reg2mem50_0_i_i_fu_1266_p2                  |     +    |      0|  0|  18|           1|          11|
    |p_reg2mem63_0_i_i_fu_845_p2                   |     +    |      0|  0|  18|          11|           1|
    |p_reg2mem66_0_i_i_3_fu_958_p2                 |     +    |      0|  0|  17|           3|          10|
    |p_reg2mem_0_i_i_fu_1655_p2                    |     +    |      0|  0|  12|           4|           1|
    |tmp1_fu_1422_p2                               |     +    |      0|  0|  19|          12|          12|
    |tmp_14_fu_1242_p2                             |     +    |      0|  0|  27|          20|          20|
    |tmp_47_fu_1442_p2                             |     +    |      0|  0|  21|          14|          14|
    |tmp_91_1_fu_953_p2                            |     +    |      0|  0|  28|          21|          21|
    |tmp_91_3_fu_1033_p2                           |     +    |      0|  0|  28|          21|          21|
    |ap_block_pp0_stage10_11001                    |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp0_stage11_11001                    |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp0_stage12_11001                    |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp0_stage15_11001                    |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp0_stage1_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp0_stage2_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp1_stage2_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp1_stage3_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp1_stage4_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp1_stage5_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp2_stage3_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp2_stage4_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp2_stage5_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp2_stage6_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_pp5_stage0_11001                     |    and   |      0|  0|   9|           1|           1|
    |ap_block_state138_pp0_stage6_iter3            |    and   |      0|  0|   9|           1|           1|
    |ap_block_state13_io                           |    and   |      0|  0|   9|           1|           1|
    |ap_block_state383_io                          |    and   |      0|  0|   9|           1|           1|
    |ap_block_state393_io                          |    and   |      0|  0|   9|           1|           1|
    |ap_block_state517_pp1_stage5_iter12           |    and   |      0|  0|   9|           1|           1|
    |ap_block_state527_pp1_stage4_iter13           |    and   |      0|  0|   9|           1|           1|
    |ap_block_state557_io                          |    and   |      0|  0|   9|           1|           1|
    |ap_block_state567_io                          |    and   |      0|  0|   9|           1|           1|
    |ap_block_state691_pp2_stage6_iter12           |    and   |      0|  0|   9|           1|           1|
    |ap_block_state701_pp2_stage5_iter13           |    and   |      0|  0|   9|           1|           1|
    |ap_block_state809_io                          |    and   |      0|  0|   9|           1|           1|
    |ap_condition_2911                             |    and   |      0|  0|   9|           1|           1|
    |ap_condition_2930                             |    and   |      0|  0|   9|           1|           1|
    |ap_condition_2948                             |    and   |      0|  0|   9|           1|           1|
    |ap_condition_2960                             |    and   |      0|  0|   9|           1|           1|
    |ap_condition_2972                             |    and   |      0|  0|   9|           1|           1|
    |ap_condition_3001                             |    and   |      0|  0|   9|           1|           1|
    |ap_condition_3013                             |    and   |      0|  0|   9|           1|           1|
    |ap_condition_3029                             |    and   |      0|  0|   9|           1|           1|
    |ap_condition_3041                             |    and   |      0|  0|   9|           1|           1|
    |tmp_25_fu_1174_p2                             |    and   |      0|  0|   9|           1|           1|
    |tmp_44_fu_1352_p2                             |    and   |      0|  0|   9|           1|           1|
    |tmp_61_fu_1603_p2                             |    and   |      0|  0|   9|           1|           1|
    |tmp_63_fu_1609_p2                             |    and   |      0|  0|   9|           1|           1|
    |exitcond1_fu_839_p2                           |   icmp   |      0|  0|  13|          11|          12|
    |exitcond2_fu_1200_p2                          |   icmp   |      0|  0|  13|          11|          12|
    |exitcond3_fu_863_p2                           |   icmp   |      0|  0|  13|          10|           9|
    |exitcond4_fu_1378_p2                          |   icmp   |      0|  0|  13|          11|          12|
    |exitcond5_fu_1622_p2                          |   icmp   |      0|  0|   9|           4|           4|
    |exitcond6_fu_1518_p2                          |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_flatten1_fu_1366_p2                  |   icmp   |      0|  0|  13|          14|          14|
    |exitcond_flatten_fu_1188_p2                   |   icmp   |      0|  0|  20|          21|          22|
    |exitcond_fu_1649_p2                           |   icmp   |      0|  0|   9|           4|           4|
    |ifzero5_fu_1471_p2                            |   icmp   |      0|  0|  13|          11|          12|
    |ifzero_fu_1271_p2                             |   icmp   |      0|  0|  13|          11|          12|
    |notlhs1_fu_1332_p2                            |   icmp   |      0|  0|  11|           8|           2|
    |notlhs2_fu_1571_p2                            |   icmp   |      0|  0|  11|           8|           2|
    |notlhs3_fu_1583_p2                            |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_1158_p2                             |   icmp   |      0|  0|  11|           8|           2|
    |notrhs1_fu_1338_p2                            |   icmp   |      0|  0|  20|          23|           1|
    |notrhs2_fu_1577_p2                            |   icmp   |      0|  0|  20|          23|           1|
    |notrhs3_fu_1589_p2                            |   icmp   |      0|  0|  20|          23|           1|
    |notrhs_fu_1164_p2                             |   icmp   |      0|  0|  20|          23|           1|
    |tmp_23_fu_1170_p2                             |    or    |      0|  0|   9|           1|           1|
    |tmp_42_fu_1348_p2                             |    or    |      0|  0|   9|           1|           1|
    |tmp_59_fu_1595_p2                             |    or    |      0|  0|   9|           1|           1|
    |tmp_60_fu_1599_p2                             |    or    |      0|  0|   9|           1|           1|
    |tmp_90_1_fu_943_p2                            |    or    |      0|  0|  27|          20|          11|
    |tmp_90_2_fu_982_p2                            |    or    |      0|  0|  27|          20|          12|
    |tmp_90_3_fu_1024_p2                           |    or    |      0|  0|  27|          20|          12|
    |a1_d0                                         |  select  |      0|  0|  32|           1|          32|
    |a2_d0                                         |  select  |      0|  0|  32|           1|          32|
    |i2_0_reg2mem96_0_i_i_mid2_fu_1220_p3          |  select  |      0|  0|  11|           1|           1|
    |i4_0_reg2mem92_0_i_i_mid2_fu_1398_p3          |  select  |      0|  0|  11|           1|           1|
    |j1_0_reg2mem98_0_i_i_cast_mid2_v_fu_1212_p3   |  select  |      0|  0|  11|           1|          11|
    |j3_0_reg2mem94_0_i_i_cast8_mid2_v_fu_1390_p3  |  select  |      0|  0|   4|           1|           4|
    |max_1_reg2mem86_0_i_i_fu_1614_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_57_mid2_fu_1303_p3                        |  select  |      0|  0|  32|           1|           1|
    |tmp_63_mid2_fu_1503_p3                        |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                                 |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp1                                 |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp2                                 |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp3                                 |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp4                                 |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp5                                 |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1                       |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp1_iter1                       |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp2_iter1                       |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp3_iter1                       |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp4_iter1                       |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp5_iter1                       |    xor   |      0|  0|   9|           1|           2|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                         |          |      0|  0|2044|        1143|        1117|
    +----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+------+-----------+-----+-----------+
    |                 Name                |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+------+-----------+-----+-----------+
    |a1_address0                          |    15|          3|   10|         30|
    |a2_address0                          |    15|          3|   10|         30|
    |a3_address0                          |    15|          3|    4|         12|
    |ap_NS_fsm                            |  1625|        370|    1|        370|
    |ap_enable_reg_pp0_iter1              |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5              |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter15             |     9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1              |     9|          2|    1|          2|
    |ap_enable_reg_pp2_iter15             |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1              |    15|          3|    1|          3|
    |ap_enable_reg_pp4_iter1              |     9|          2|    1|          2|
    |ap_enable_reg_pp4_iter4              |     9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1              |     9|          2|    1|          2|
    |ap_enable_reg_pp5_iter32             |     9|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY          |     9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY          |     9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY           |     9|          2|    1|          2|
    |gmem_ARADDR                          |    50|         11|   64|        704|
    |gmem_blk_n_AR                        |     9|          2|    1|          2|
    |gmem_blk_n_AW                        |     9|          2|    1|          2|
    |gmem_blk_n_B                         |     9|          2|    1|          2|
    |gmem_blk_n_R                         |     9|          2|    1|          2|
    |gmem_blk_n_W                         |     9|          2|    1|          2|
    |grp_fu_671_opcode                    |    15|          3|    2|          6|
    |grp_fu_671_p0                        |    41|          8|   32|        256|
    |grp_fu_671_p1                        |    50|         11|   32|        352|
    |grp_fu_678_p0                        |    38|          7|   32|        224|
    |grp_fu_678_p1                        |    38|          7|   32|        224|
    |grp_fu_682_p0                        |    33|          6|   32|        192|
    |grp_fu_682_p1                        |    15|          3|   32|         96|
    |grp_fu_688_p0                        |    27|          5|   32|        160|
    |grp_fu_691_opcode                    |    15|          3|    5|         15|
    |grp_fu_691_p0                        |    21|          4|   32|        128|
    |grp_fu_691_p1                        |    15|          3|   32|         96|
    |i2_0_reg2mem96_0_i_i_phi_fu_551_p4   |     9|          2|   11|         22|
    |i2_0_reg2mem96_0_i_i_reg_547         |     9|          2|   11|         22|
    |i4_0_reg2mem92_0_i_i_phi_fu_597_p4   |     9|          2|   11|         22|
    |i4_0_reg2mem92_0_i_i_reg_593         |     9|          2|   11|         22|
    |i5_0_reg2mem88_0_i_i_phi_fu_609_p4   |     9|          2|    4|          8|
    |i5_0_reg2mem88_0_i_i_reg_605         |     9|          2|    4|          8|
    |i6_0_reg2mem82_0_i_i_phi_fu_632_p4   |     9|          2|    4|          8|
    |i6_0_reg2mem82_0_i_i_reg_628         |     9|          2|    4|          8|
    |i7_0_reg2mem80_0_i_i_reg_651         |     9|          2|    4|          8|
    |i_0_reg2mem100_0_i_i_phi_fu_505_p4   |     9|          2|   10|         20|
    |i_0_reg2mem100_0_i_i_reg_501         |     9|          2|   10|         20|
    |indvar_flatten1_phi_fu_563_p4        |     9|          2|   14|         28|
    |indvar_flatten1_reg_559              |     9|          2|   14|         28|
    |indvar_flatten_phi_fu_517_p4         |     9|          2|   21|         42|
    |indvar_flatten_reg_513               |     9|          2|   21|         42|
    |j1_0_reg2mem98_0_i_i_phi_fu_528_p4   |     9|          2|   11|         22|
    |j1_0_reg2mem98_0_i_i_reg_524         |     9|          2|   11|         22|
    |j3_0_reg2mem94_0_i_i_phi_fu_574_p4   |     9|          2|    4|          8|
    |j3_0_reg2mem94_0_i_i_reg_570         |     9|          2|    4|          8|
    |j_0_reg2mem102_0_i_i_reg_477         |     9|          2|   11|         22|
    |max_0_reg2mem90_0_i_i_phi_fu_620_p4  |     9|          2|   32|         64|
    |max_0_reg2mem90_0_i_i_reg_616        |     9|          2|   32|         64|
    |sum_0_reg2mem84_0_i_i_reg_639        |     9|          2|   32|         64|
    |tmp_10_phi_fu_539_p4                 |     9|          2|   32|         64|
    |tmp_10_reg_535                       |     9|          2|   32|         64|
    |tmp_11_phi_fu_493_p4                 |     9|          2|   32|         64|
    |tmp_11_reg_489                       |     9|          2|   32|         64|
    |tmp_37_phi_fu_585_p4                 |     9|          2|   32|         64|
    |tmp_37_reg_581                       |     9|          2|   32|         64|
    |z3_address0                          |    21|          4|    4|         16|
    +-------------------------------------+------+-----------+-----+-----------+
    |Total                                |  2487|        551|  890|       3916|
    +-------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |a1_load_reg_2020                                |   32|   0|   32|          0|
    |a2_load_reg_2135                                |   32|   0|   32|          0|
    |a3_load_reg_2249                                |   32|   0|   32|          0|
    |ap_CS_fsm                                       |  369|   0|  369|          0|
    |ap_enable_reg_pp0_iter0                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                        |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                        |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                        |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                        |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                        |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                        |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                        |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                        |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12                        |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13                        |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14                        |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15                        |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                         |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                         |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3                         |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4                         |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                         |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter10                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter11                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter12                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter13                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter14                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter15                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter16                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter17                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter18                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter19                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                         |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter20                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter21                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter22                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter23                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter24                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter25                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter26                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter27                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter28                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter29                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter3                         |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter30                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter31                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter32                        |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter4                         |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter5                         |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter6                         |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter7                         |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter8                         |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter9                         |    1|   0|    1|          0|
    |ap_reg_grp_exp_generic_float_s_fu_662_ap_start  |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY                     |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY                     |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY                      |    1|   0|    1|          0|
    |ap_reg_pp3_iter1_exitcond6_reg_2160             |    1|   0|    1|          0|
    |ap_reg_pp3_iter1_reg_725                        |   32|   0|   32|          0|
    |ap_rst_n_inv                                    |    1|   0|    1|          0|
    |exitcond2_reg_1964                              |    1|   0|    1|          0|
    |exitcond3_reg_1739                              |    1|   0|    1|          0|
    |exitcond4_reg_2069                              |    1|   0|    1|          0|
    |exitcond5_reg_2204                              |    1|   0|    1|          0|
    |exitcond6_reg_2160                              |    1|   0|    1|          0|
    |exitcond_flatten1_reg_2060                      |    1|   0|    1|          0|
    |exitcond_flatten_reg_1955                       |    1|   0|    1|          0|
    |exitcond_reg_2235                               |    1|   0|    1|          0|
    |gmem_addr_1_read_reg_1794                       |   32|   0|   32|          0|
    |gmem_addr_1_reg_1743                            |   63|   0|   64|          1|
    |gmem_addr_2_reg_1749                            |   63|   0|   64|          1|
    |gmem_addr_3_read_reg_2035                       |   32|   0|   32|          0|
    |gmem_addr_3_reg_2004                            |   63|   0|   64|          1|
    |gmem_addr_4_read_reg_2015                       |   32|   0|   32|          0|
    |gmem_addr_4_reg_1989                            |   63|   0|   64|          1|
    |gmem_addr_5_read_reg_2150                       |   32|   0|   32|          0|
    |gmem_addr_5_reg_2119                            |   63|   0|   64|          1|
    |gmem_addr_6_read_reg_2130                       |   32|   0|   32|          0|
    |gmem_addr_6_reg_2104                            |   63|   0|   64|          1|
    |gmem_addr_7_read_reg_1844                       |   32|   0|   32|          0|
    |gmem_addr_7_reg_1771                            |   63|   0|   64|          1|
    |gmem_addr_8_read_reg_1859                       |   32|   0|   32|          0|
    |gmem_addr_8_reg_1777                            |   63|   0|   64|          1|
    |gmem_addr_9_read_reg_1874                       |   32|   0|   32|          0|
    |gmem_addr_9_reg_1788                            |   63|   0|   64|          1|
    |gmem_addr_read_reg_1930                         |   32|   0|   32|          0|
    |gmem_addr_reg_1924                              |   63|   0|   64|          1|
    |i2_0_reg2mem96_0_i_i_mid2_reg_1978              |   11|   0|   11|          0|
    |i2_0_reg2mem96_0_i_i_reg_547                    |   11|   0|   11|          0|
    |i4_0_reg2mem92_0_i_i_mid2_reg_2083              |   11|   0|   11|          0|
    |i4_0_reg2mem92_0_i_i_reg_593                    |   11|   0|   11|          0|
    |i5_0_reg2mem88_0_i_i_reg_605                    |    4|   0|    4|          0|
    |i6_0_reg2mem82_0_i_i_reg_628                    |    4|   0|    4|          0|
    |i7_0_reg2mem80_0_i_i_reg_651                    |    4|   0|    4|          0|
    |i_0_reg2mem100_0_i_i_reg_501                    |   10|   0|   10|          0|
    |ifzero5_reg_2115                                |    1|   0|    1|          0|
    |ifzero_reg_2000                                 |    1|   0|    1|          0|
    |indvar_flatten1_reg_559                         |   14|   0|   14|          0|
    |indvar_flatten_next1_reg_2064                   |   14|   0|   14|          0|
    |indvar_flatten_next_reg_1959                    |   21|   0|   21|          0|
    |indvar_flatten_reg_513                          |   21|   0|   21|          0|
    |j1_0_reg2mem98_0_i_i_cast_mid2_v_reg_1970       |   11|   0|   11|          0|
    |j1_0_reg2mem98_0_i_i_reg_524                    |   11|   0|   11|          0|
    |j3_0_reg2mem94_0_i_i_cast8_mid2_v_reg_2075      |    4|   0|    4|          0|
    |j3_0_reg2mem94_0_i_i_reg_570                    |    4|   0|    4|          0|
    |j_0_reg2mem102_0_i_i_cast_reg_1723              |   11|   0|   21|         10|
    |j_0_reg2mem102_0_i_i_reg_477                    |   11|   0|   11|          0|
    |max_0_reg2mem90_0_i_i_reg_616                   |   32|   0|   32|          0|
    |notlhs1_reg_2045                                |    1|   0|    1|          0|
    |notlhs2_reg_2174                                |    1|   0|    1|          0|
    |notlhs3_reg_2184                                |    1|   0|    1|          0|
    |notlhs_reg_1940                                 |    1|   0|    1|          0|
    |notrhs1_reg_2050                                |    1|   0|    1|          0|
    |notrhs2_reg_2179                                |    1|   0|    1|          0|
    |notrhs3_reg_2189                                |    1|   0|    1|          0|
    |notrhs_reg_1945                                 |    1|   0|    1|          0|
    |p_part_i_i_1_reg_1804                           |    8|   0|    8|          0|
    |p_part_i_i_2_reg_1809                           |    8|   0|    8|          0|
    |p_part_i_i_3_reg_1814                           |    8|   0|    8|          0|
    |p_reg2mem16_0_i_i_reg_2208                      |    4|   0|    4|          0|
    |p_reg2mem25_0_i_i_reg_2164                      |    4|   0|    4|          0|
    |p_reg2mem36_0_i_i_reg_2110                      |   11|   0|   11|          0|
    |p_reg2mem50_0_i_i_reg_1995                      |   11|   0|   11|          0|
    |p_reg2mem63_0_i_i_reg_1718                      |   11|   0|   11|          0|
    |p_reg2mem66_0_i_i_3_reg_1766                    |   10|   0|   10|          0|
    |reg_697                                         |   32|   0|   32|          0|
    |reg_703                                         |   32|   0|   32|          0|
    |reg_708                                         |   32|   0|   32|          0|
    |reg_717                                         |   32|   0|   32|          0|
    |reg_725                                         |   32|   0|   32|          0|
    |sum_0_reg2mem84_0_i_i_reg_639                   |   32|   0|   32|          0|
    |tmp1_reg_2094                                   |   12|   0|   12|          0|
    |tmp_10_reg_535                                  |   32|   0|   32|          0|
    |tmp_11_reg_489                                  |   32|   0|   32|          0|
    |tmp_14_reg_1984                                 |   20|   0|   20|          0|
    |tmp_24_reg_1950                                 |    1|   0|    1|          0|
    |tmp_26_reg_1755                                 |   10|   0|   20|         10|
    |tmp_2_reg_1676                                  |   62|   0|   62|          0|
    |tmp_31_reg_1839                                 |   32|   0|   32|          0|
    |tmp_37_reg_581                                  |   32|   0|   32|          0|
    |tmp_38_cast_reg_1681                            |   62|   0|   63|          1|
    |tmp_39_cast_reg_1689                            |   62|   0|   63|          1|
    |tmp_40_cast_reg_1694                            |   62|   0|   63|          1|
    |tmp_41_cast_reg_1699                            |   62|   0|   63|          1|
    |tmp_41_reg_1799                                 |    8|   0|    8|          0|
    |tmp_42_cast_reg_1704                            |   62|   0|   63|          1|
    |tmp_43_cast_reg_1709                            |   62|   0|   63|          1|
    |tmp_43_reg_2055                                 |    1|   0|    1|          0|
    |tmp_44_cast_reg_1734                            |   11|   0|   63|         52|
    |tmp_46_reg_2089                                 |   10|   0|   10|          0|
    |tmp_47_reg_2099                                 |   14|   0|   14|          0|
    |tmp_57_mid2_reg_2030                            |   32|   0|   32|          0|
    |tmp_62_reg_2194                                 |    1|   0|    1|          0|
    |tmp_63_mid2_reg_2145                            |   32|   0|   32|          0|
    |tmp_65_reg_2213                                 |    4|   0|   64|         60|
    |tmp_91_1_reg_1761                               |   21|   0|   21|          0|
    |tmp_91_3_reg_1783                               |   21|   0|   21|          0|
    |tmp_97_1_reg_1854                               |   32|   0|   32|          0|
    |tmp_97_2_reg_1869                               |   32|   0|   32|          0|
    |tmp_97_3_reg_1884                               |   32|   0|   32|          0|
    |tmp_98_1_reg_1894                               |   32|   0|   32|          0|
    |tmp_98_2_reg_1899                               |   32|   0|   32|          0|
    |tmp_98_3_reg_1904                               |   32|   0|   32|          0|
    |tmp_99_1_reg_1909                               |   32|   0|   32|          0|
    |tmp_99_2_reg_1914                               |   32|   0|   32|          0|
    |tmp_99_3_reg_1919                               |   32|   0|   32|          0|
    |tmp_cast_reg_1671                               |   62|   0|   63|          1|
    |tmp_i_i_i_reg_2223                              |   32|   0|   32|          0|
    |tmp_s_reg_1729                                  |   11|   0|   64|         53|
    |exitcond2_reg_1964                              |   64|  32|    1|          0|
    |exitcond3_reg_1739                              |   64|  32|    1|          0|
    |exitcond4_reg_2069                              |   64|  32|    1|          0|
    |exitcond5_reg_2204                              |   64|  32|    1|          0|
    |exitcond_flatten1_reg_2060                      |   64|  32|    1|          0|
    |exitcond_flatten_reg_1955                       |   64|  32|    1|          0|
    |exitcond_reg_2235                               |   64|  32|    1|          0|
    |i2_0_reg2mem96_0_i_i_mid2_reg_1978              |   64|  32|   11|          0|
    |i4_0_reg2mem92_0_i_i_mid2_reg_2083              |   64|  32|   11|          0|
    |ifzero5_reg_2115                                |   64|  32|    1|          0|
    |ifzero_reg_2000                                 |   64|  32|    1|          0|
    |j1_0_reg2mem98_0_i_i_cast_mid2_v_reg_1970       |   64|  32|   11|          0|
    |j3_0_reg2mem94_0_i_i_cast8_mid2_v_reg_2075      |   64|  32|    4|          0|
    |tmp_65_reg_2213                                 |   64|  32|   64|         60|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           | 4053| 448| 3469|        262|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control    |    pointer   |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control    |    pointer   |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |     control    |    pointer   |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control    |    pointer   |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control    |    pointer   |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control    |    pointer   |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control    |    pointer   |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control    |    pointer   |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control    |    pointer   |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |     control    |    pointer   |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control    |    pointer   |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control    |    pointer   |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control    |    pointer   |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control    |    pointer   |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control    |    pointer   |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control    |    pointer   |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control    |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs | forward_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | forward_kernel | return value |
|interrupt              | out |    1| ap_ctrl_hs | forward_kernel | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |      gmem      |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

