

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10'
================================================================
* Date:           Tue Jan 27 00:49:46 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_9_VITIS_LOOP_101_10  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [top.cpp:101]   --->   Operation 6 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:100]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%scale_bank_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_63_reload"   --->   Operation 17 'read' 'scale_bank_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%scale_bank_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_62_reload"   --->   Operation 18 'read' 'scale_bank_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%scale_bank_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_61_reload"   --->   Operation 19 'read' 'scale_bank_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_bank_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_60_reload"   --->   Operation 20 'read' 'scale_bank_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_bank_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_59_reload"   --->   Operation 21 'read' 'scale_bank_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_bank_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_58_reload"   --->   Operation 22 'read' 'scale_bank_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_bank_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_57_reload"   --->   Operation 23 'read' 'scale_bank_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%scale_bank_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_56_reload"   --->   Operation 24 'read' 'scale_bank_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_bank_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_55_reload"   --->   Operation 25 'read' 'scale_bank_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_bank_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_54_reload"   --->   Operation 26 'read' 'scale_bank_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_bank_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_53_reload"   --->   Operation 27 'read' 'scale_bank_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_bank_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_52_reload"   --->   Operation 28 'read' 'scale_bank_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_bank_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_51_reload"   --->   Operation 29 'read' 'scale_bank_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_bank_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_50_reload"   --->   Operation 30 'read' 'scale_bank_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_bank_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_49_reload"   --->   Operation 31 'read' 'scale_bank_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_bank_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_48_reload"   --->   Operation 32 'read' 'scale_bank_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%scale_bank_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_47_reload"   --->   Operation 33 'read' 'scale_bank_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%scale_bank_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_46_reload"   --->   Operation 34 'read' 'scale_bank_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_bank_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_45_reload"   --->   Operation 35 'read' 'scale_bank_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%scale_bank_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_44_reload"   --->   Operation 36 'read' 'scale_bank_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%scale_bank_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_43_reload"   --->   Operation 37 'read' 'scale_bank_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%scale_bank_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_42_reload"   --->   Operation 38 'read' 'scale_bank_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%scale_bank_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_41_reload"   --->   Operation 39 'read' 'scale_bank_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%scale_bank_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_40_reload"   --->   Operation 40 'read' 'scale_bank_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scale_bank_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_39_reload"   --->   Operation 41 'read' 'scale_bank_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%scale_bank_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_38_reload"   --->   Operation 42 'read' 'scale_bank_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%scale_bank_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_37_reload"   --->   Operation 43 'read' 'scale_bank_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scale_bank_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_36_reload"   --->   Operation 44 'read' 'scale_bank_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%scale_bank_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_35_reload"   --->   Operation 45 'read' 'scale_bank_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scale_bank_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_34_reload"   --->   Operation 46 'read' 'scale_bank_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%scale_bank_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_33_reload"   --->   Operation 47 'read' 'scale_bank_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%scale_bank_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_32_reload"   --->   Operation 48 'read' 'scale_bank_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%scale_bank_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_31_reload"   --->   Operation 49 'read' 'scale_bank_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%scale_bank_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_30_reload"   --->   Operation 50 'read' 'scale_bank_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%scale_bank_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_29_reload"   --->   Operation 51 'read' 'scale_bank_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%scale_bank_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_28_reload"   --->   Operation 52 'read' 'scale_bank_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%scale_bank_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_27_reload"   --->   Operation 53 'read' 'scale_bank_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%scale_bank_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_26_reload"   --->   Operation 54 'read' 'scale_bank_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%scale_bank_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_25_reload"   --->   Operation 55 'read' 'scale_bank_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%scale_bank_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_24_reload"   --->   Operation 56 'read' 'scale_bank_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%scale_bank_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_23_reload"   --->   Operation 57 'read' 'scale_bank_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%scale_bank_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_22_reload"   --->   Operation 58 'read' 'scale_bank_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%scale_bank_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_21_reload"   --->   Operation 59 'read' 'scale_bank_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%scale_bank_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_20_reload"   --->   Operation 60 'read' 'scale_bank_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%scale_bank_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_19_reload"   --->   Operation 61 'read' 'scale_bank_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%scale_bank_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_18_reload"   --->   Operation 62 'read' 'scale_bank_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%scale_bank_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_17_reload"   --->   Operation 63 'read' 'scale_bank_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scale_bank_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_16_reload"   --->   Operation 64 'read' 'scale_bank_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%scale_bank_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_15_reload"   --->   Operation 65 'read' 'scale_bank_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scale_bank_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_14_reload"   --->   Operation 66 'read' 'scale_bank_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%scale_bank_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_13_reload"   --->   Operation 67 'read' 'scale_bank_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%scale_bank_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_12_reload"   --->   Operation 68 'read' 'scale_bank_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%scale_bank_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_11_reload"   --->   Operation 69 'read' 'scale_bank_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%scale_bank_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_10_reload"   --->   Operation 70 'read' 'scale_bank_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%scale_bank_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_9_reload"   --->   Operation 71 'read' 'scale_bank_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%scale_bank_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_8_reload"   --->   Operation 72 'read' 'scale_bank_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%scale_bank_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_7_reload"   --->   Operation 73 'read' 'scale_bank_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%scale_bank_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_6_reload"   --->   Operation 74 'read' 'scale_bank_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%scale_bank_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_5_reload"   --->   Operation 75 'read' 'scale_bank_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%scale_bank_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_4_reload"   --->   Operation 76 'read' 'scale_bank_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%scale_bank_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_3_reload"   --->   Operation 77 'read' 'scale_bank_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%scale_bank_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_2_reload"   --->   Operation 78 'read' 'scale_bank_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%scale_bank_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_1_reload"   --->   Operation 79 'read' 'scale_bank_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%scale_bank_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_reload"   --->   Operation 80 'read' 'scale_bank_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.48ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 82 [1/1] (0.48ns)   --->   "%store_ln100 = store i9 0, i9 %i" [top.cpp:100]   --->   Operation 82 'store' 'store_ln100' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 83 [1/1] (0.48ns)   --->   "%store_ln101 = store i4 0, i4 %b" [top.cpp:101]   --->   Operation 83 'store' 'store_ln101' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_103_11"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [top.cpp:100]   --->   Operation 85 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.96ns)   --->   "%icmp_ln100 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [top.cpp:100]   --->   Operation 86 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.96ns)   --->   "%add_ln100_1 = add i12 %indvar_flatten_load, i12 1" [top.cpp:100]   --->   Operation 87 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc126, void %for.end128.exitStub" [top.cpp:100]   --->   Operation 88 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%b_load = load i4 %b" [top.cpp:101]   --->   Operation 89 'load' 'b_load' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:100]   --->   Operation 90 'load' 'i_load' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.92ns)   --->   "%add_ln100 = add i9 %i_load, i9 1" [top.cpp:100]   --->   Operation 91 'add' 'add_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.86ns)   --->   "%icmp_ln101 = icmp_eq  i4 %b_load, i4 8" [top.cpp:101]   --->   Operation 92 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.45ns)   --->   "%select_ln100 = select i1 %icmp_ln101, i4 0, i4 %b_load" [top.cpp:100]   --->   Operation 93 'select' 'select_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.45ns)   --->   "%select_ln100_1 = select i1 %icmp_ln101, i9 %add_ln100, i9 %i_load" [top.cpp:100]   --->   Operation 94 'select' 'select_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i9 %select_ln100_1" [top.cpp:106]   --->   Operation 95 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln106, i3 0" [top.cpp:106]   --->   Operation 96 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln106_8 = zext i4 %select_ln100" [top.cpp:106]   --->   Operation 97 'zext' 'zext_ln106_8' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.94ns)   --->   "%add_ln106_8 = add i11 %tmp_s, i11 %zext_ln106_8" [top.cpp:106]   --->   Operation 98 'add' 'add_ln106_8' <Predicate = (!icmp_ln100)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln106_9 = zext i11 %add_ln106_8" [top.cpp:106]   --->   Operation 99 'zext' 'zext_ln106_9' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 100 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 101 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 102 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 103 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 104 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 105 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 106 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 107 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i4 %select_ln100" [top.cpp:101]   --->   Operation 108 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:106]   --->   Operation 109 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 110 [1/1] (0.83ns)   --->   "%tmp_39 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_reload_read, i3 1, i24 %scale_bank_1_reload_read, i3 2, i24 %scale_bank_2_reload_read, i3 3, i24 %scale_bank_3_reload_read, i3 4, i24 %scale_bank_4_reload_read, i3 5, i24 %scale_bank_5_reload_read, i3 6, i24 %scale_bank_6_reload_read, i3 7, i24 %scale_bank_7_reload_read, i24 0, i3 %trunc_ln101" [top.cpp:106]   --->   Operation 110 'sparsemux' 'tmp_39' <Predicate = (!icmp_ln100)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:106]   --->   Operation 111 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 112 [1/1] (0.83ns)   --->   "%tmp_42 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_8_reload_read, i3 1, i24 %scale_bank_9_reload_read, i3 2, i24 %scale_bank_10_reload_read, i3 3, i24 %scale_bank_11_reload_read, i3 4, i24 %scale_bank_12_reload_read, i3 5, i24 %scale_bank_13_reload_read, i3 6, i24 %scale_bank_14_reload_read, i3 7, i24 %scale_bank_15_reload_read, i24 0, i3 %trunc_ln101" [top.cpp:106]   --->   Operation 112 'sparsemux' 'tmp_42' <Predicate = (!icmp_ln100)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:106]   --->   Operation 113 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 114 [1/1] (0.83ns)   --->   "%tmp_45 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_16_reload_read, i3 1, i24 %scale_bank_17_reload_read, i3 2, i24 %scale_bank_18_reload_read, i3 3, i24 %scale_bank_19_reload_read, i3 4, i24 %scale_bank_20_reload_read, i3 5, i24 %scale_bank_21_reload_read, i3 6, i24 %scale_bank_22_reload_read, i3 7, i24 %scale_bank_23_reload_read, i24 0, i3 %trunc_ln101" [top.cpp:106]   --->   Operation 114 'sparsemux' 'tmp_45' <Predicate = (!icmp_ln100)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:106]   --->   Operation 115 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 116 [1/1] (0.83ns)   --->   "%tmp_48 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_24_reload_read, i3 1, i24 %scale_bank_25_reload_read, i3 2, i24 %scale_bank_26_reload_read, i3 3, i24 %scale_bank_27_reload_read, i3 4, i24 %scale_bank_28_reload_read, i3 5, i24 %scale_bank_29_reload_read, i3 6, i24 %scale_bank_30_reload_read, i3 7, i24 %scale_bank_31_reload_read, i24 0, i3 %trunc_ln101" [top.cpp:106]   --->   Operation 116 'sparsemux' 'tmp_48' <Predicate = (!icmp_ln100)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:106]   --->   Operation 117 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 118 [1/1] (0.83ns)   --->   "%tmp_51 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_32_reload_read, i3 1, i24 %scale_bank_33_reload_read, i3 2, i24 %scale_bank_34_reload_read, i3 3, i24 %scale_bank_35_reload_read, i3 4, i24 %scale_bank_36_reload_read, i3 5, i24 %scale_bank_37_reload_read, i3 6, i24 %scale_bank_38_reload_read, i3 7, i24 %scale_bank_39_reload_read, i24 0, i3 %trunc_ln101" [top.cpp:106]   --->   Operation 118 'sparsemux' 'tmp_51' <Predicate = (!icmp_ln100)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:106]   --->   Operation 119 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 120 [1/1] (0.83ns)   --->   "%tmp_54 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_40_reload_read, i3 1, i24 %scale_bank_41_reload_read, i3 2, i24 %scale_bank_42_reload_read, i3 3, i24 %scale_bank_43_reload_read, i3 4, i24 %scale_bank_44_reload_read, i3 5, i24 %scale_bank_45_reload_read, i3 6, i24 %scale_bank_46_reload_read, i3 7, i24 %scale_bank_47_reload_read, i24 0, i3 %trunc_ln101" [top.cpp:106]   --->   Operation 120 'sparsemux' 'tmp_54' <Predicate = (!icmp_ln100)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:106]   --->   Operation 121 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 122 [1/1] (0.83ns)   --->   "%tmp_57 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_48_reload_read, i3 1, i24 %scale_bank_49_reload_read, i3 2, i24 %scale_bank_50_reload_read, i3 3, i24 %scale_bank_51_reload_read, i3 4, i24 %scale_bank_52_reload_read, i3 5, i24 %scale_bank_53_reload_read, i3 6, i24 %scale_bank_54_reload_read, i3 7, i24 %scale_bank_55_reload_read, i24 0, i3 %trunc_ln101" [top.cpp:106]   --->   Operation 122 'sparsemux' 'tmp_57' <Predicate = (!icmp_ln100)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:106]   --->   Operation 123 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 124 [1/1] (0.83ns)   --->   "%tmp_60 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_bank_56_reload_read, i3 1, i24 %scale_bank_57_reload_read, i3 2, i24 %scale_bank_58_reload_read, i3 3, i24 %scale_bank_59_reload_read, i3 4, i24 %scale_bank_60_reload_read, i3 5, i24 %scale_bank_61_reload_read, i3 6, i24 %scale_bank_62_reload_read, i3 7, i24 %scale_bank_63_reload_read, i24 0, i3 %trunc_ln101" [top.cpp:106]   --->   Operation 124 'sparsemux' 'tmp_60' <Predicate = (!icmp_ln100)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.86ns)   --->   "%add_ln101 = add i4 %select_ln100, i4 1" [top.cpp:101]   --->   Operation 125 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.48ns)   --->   "%store_ln100 = store i12 %add_ln100_1, i12 %indvar_flatten" [top.cpp:100]   --->   Operation 126 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.48>
ST_1 : Operation 127 [1/1] (0.48ns)   --->   "%store_ln100 = store i9 %select_ln100_1, i9 %i" [top.cpp:100]   --->   Operation 127 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.48>
ST_1 : Operation 128 [1/1] (0.48ns)   --->   "%store_ln101 = store i4 %add_ln101, i4 %b" [top.cpp:101]   --->   Operation 128 'store' 'store_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 129 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:106]   --->   Operation 129 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load" [top.cpp:106]   --->   Operation 130 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i24 %tmp_39" [top.cpp:106]   --->   Operation 131 'sext' 'sext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (3.38ns)   --->   "%mul_ln106 = mul i48 %sext_ln106_1, i48 %sext_ln106" [top.cpp:106]   --->   Operation 132 'mul' 'mul_ln106' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 47" [top.cpp:106]   --->   Operation 133 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106, i32 16, i32 39" [top.cpp:106]   --->   Operation 134 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 15" [top.cpp:106]   --->   Operation 135 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 39" [top.cpp:106]   --->   Operation 136 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i1 %tmp_73" [top.cpp:106]   --->   Operation 137 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.10ns)   --->   "%add_ln106 = add i24 %trunc_ln3, i24 %zext_ln106" [top.cpp:106]   --->   Operation 138 'add' 'add_ln106' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106, i32 23" [top.cpp:106]   --->   Operation 139 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%xor_ln106 = xor i1 %tmp_75, i1 1" [top.cpp:106]   --->   Operation 140 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %tmp_74, i1 %xor_ln106" [top.cpp:106]   --->   Operation 141 'and' 'and_ln106' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_4)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 40" [top.cpp:106]   --->   Operation 142 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106, i32 41" [top.cpp:106]   --->   Operation 143 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.89ns)   --->   "%icmp_ln106 = icmp_eq  i7 %tmp_40, i7 127" [top.cpp:106]   --->   Operation 144 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106, i32 40" [top.cpp:106]   --->   Operation 145 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.90ns)   --->   "%icmp_ln106_1 = icmp_eq  i8 %tmp_41, i8 255" [top.cpp:106]   --->   Operation 146 'icmp' 'icmp_ln106_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.90ns)   --->   "%icmp_ln106_2 = icmp_eq  i8 %tmp_41, i8 0" [top.cpp:106]   --->   Operation 147 'icmp' 'icmp_ln106_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_3)   --->   "%select_ln106 = select i1 %and_ln106, i1 %icmp_ln106_1, i1 %icmp_ln106_2" [top.cpp:106]   --->   Operation 148 'select' 'select_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_4)   --->   "%xor_ln106_1 = xor i1 %tmp_76, i1 1" [top.cpp:106]   --->   Operation 149 'xor' 'xor_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_4)   --->   "%and_ln106_1 = and i1 %icmp_ln106, i1 %xor_ln106_1" [top.cpp:106]   --->   Operation 150 'and' 'and_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_4)   --->   "%select_ln106_1 = select i1 %and_ln106, i1 %and_ln106_1, i1 %icmp_ln106_1" [top.cpp:106]   --->   Operation 151 'select' 'select_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_1)   --->   "%and_ln106_2 = and i1 %and_ln106, i1 %icmp_ln106_1" [top.cpp:106]   --->   Operation 152 'and' 'and_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_3)   --->   "%xor_ln106_2 = xor i1 %select_ln106, i1 1" [top.cpp:106]   --->   Operation 153 'xor' 'xor_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_3)   --->   "%or_ln106 = or i1 %tmp_75, i1 %xor_ln106_2" [top.cpp:106]   --->   Operation 154 'or' 'or_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_3)   --->   "%xor_ln106_3 = xor i1 %tmp, i1 1" [top.cpp:106]   --->   Operation 155 'xor' 'xor_ln106_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_3 = and i1 %or_ln106, i1 %xor_ln106_3" [top.cpp:106]   --->   Operation 156 'and' 'and_ln106_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_4 = and i1 %tmp_75, i1 %select_ln106_1" [top.cpp:106]   --->   Operation 157 'and' 'and_ln106_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_1)   --->   "%or_ln106_16 = or i1 %and_ln106_2, i1 %and_ln106_4" [top.cpp:106]   --->   Operation 158 'or' 'or_ln106_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_1)   --->   "%xor_ln106_4 = xor i1 %or_ln106_16, i1 1" [top.cpp:106]   --->   Operation 159 'xor' 'xor_ln106_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_1)   --->   "%and_ln106_5 = and i1 %tmp, i1 %xor_ln106_4" [top.cpp:106]   --->   Operation 160 'and' 'and_ln106_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_3)   --->   "%select_ln106_2 = select i1 %and_ln106_3, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 161 'select' 'select_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_1 = or i1 %and_ln106_3, i1 %and_ln106_5" [top.cpp:106]   --->   Operation 162 'or' 'or_ln106_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_3 = select i1 %or_ln106_1, i24 %select_ln106_2, i24 %add_ln106" [top.cpp:106]   --->   Operation 163 'select' 'select_ln106_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:106]   --->   Operation 164 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln106_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load" [top.cpp:106]   --->   Operation 165 'sext' 'sext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln106_3 = sext i24 %tmp_42" [top.cpp:106]   --->   Operation 166 'sext' 'sext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (3.38ns)   --->   "%mul_ln106_1 = mul i48 %sext_ln106_3, i48 %sext_ln106_2" [top.cpp:106]   --->   Operation 167 'mul' 'mul_ln106_1' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 47" [top.cpp:106]   --->   Operation 168 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_1, i32 16, i32 39" [top.cpp:106]   --->   Operation 169 'partselect' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 15" [top.cpp:106]   --->   Operation 170 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_6)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 39" [top.cpp:106]   --->   Operation 171 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i1 %tmp_81" [top.cpp:106]   --->   Operation 172 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (1.10ns)   --->   "%add_ln106_1 = add i24 %trunc_ln106_1, i24 %zext_ln106_1" [top.cpp:106]   --->   Operation 173 'add' 'add_ln106_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_1, i32 23" [top.cpp:106]   --->   Operation 174 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_6)   --->   "%xor_ln106_5 = xor i1 %tmp_83, i1 1" [top.cpp:106]   --->   Operation 175 'xor' 'xor_ln106_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_6 = and i1 %tmp_82, i1 %xor_ln106_5" [top.cpp:106]   --->   Operation 176 'and' 'and_ln106_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_10)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 40" [top.cpp:106]   --->   Operation 177 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_1, i32 41" [top.cpp:106]   --->   Operation 178 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.89ns)   --->   "%icmp_ln106_3 = icmp_eq  i7 %tmp_43, i7 127" [top.cpp:106]   --->   Operation 179 'icmp' 'icmp_ln106_3' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_1, i32 40" [top.cpp:106]   --->   Operation 180 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.90ns)   --->   "%icmp_ln106_4 = icmp_eq  i8 %tmp_44, i8 255" [top.cpp:106]   --->   Operation 181 'icmp' 'icmp_ln106_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.90ns)   --->   "%icmp_ln106_5 = icmp_eq  i8 %tmp_44, i8 0" [top.cpp:106]   --->   Operation 182 'icmp' 'icmp_ln106_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_9)   --->   "%select_ln106_4 = select i1 %and_ln106_6, i1 %icmp_ln106_4, i1 %icmp_ln106_5" [top.cpp:106]   --->   Operation 183 'select' 'select_ln106_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_10)   --->   "%xor_ln106_6 = xor i1 %tmp_84, i1 1" [top.cpp:106]   --->   Operation 184 'xor' 'xor_ln106_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_10)   --->   "%and_ln106_7 = and i1 %icmp_ln106_3, i1 %xor_ln106_6" [top.cpp:106]   --->   Operation 185 'and' 'and_ln106_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_10)   --->   "%select_ln106_5 = select i1 %and_ln106_6, i1 %and_ln106_7, i1 %icmp_ln106_4" [top.cpp:106]   --->   Operation 186 'select' 'select_ln106_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_3)   --->   "%and_ln106_8 = and i1 %and_ln106_6, i1 %icmp_ln106_4" [top.cpp:106]   --->   Operation 187 'and' 'and_ln106_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_9)   --->   "%xor_ln106_7 = xor i1 %select_ln106_4, i1 1" [top.cpp:106]   --->   Operation 188 'xor' 'xor_ln106_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_9)   --->   "%or_ln106_2 = or i1 %tmp_83, i1 %xor_ln106_7" [top.cpp:106]   --->   Operation 189 'or' 'or_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_9)   --->   "%xor_ln106_8 = xor i1 %tmp_77, i1 1" [top.cpp:106]   --->   Operation 190 'xor' 'xor_ln106_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_9 = and i1 %or_ln106_2, i1 %xor_ln106_8" [top.cpp:106]   --->   Operation 191 'and' 'and_ln106_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_10 = and i1 %tmp_83, i1 %select_ln106_5" [top.cpp:106]   --->   Operation 192 'and' 'and_ln106_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_3)   --->   "%or_ln106_17 = or i1 %and_ln106_8, i1 %and_ln106_10" [top.cpp:106]   --->   Operation 193 'or' 'or_ln106_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_3)   --->   "%xor_ln106_9 = xor i1 %or_ln106_17, i1 1" [top.cpp:106]   --->   Operation 194 'xor' 'xor_ln106_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_3)   --->   "%and_ln106_11 = and i1 %tmp_77, i1 %xor_ln106_9" [top.cpp:106]   --->   Operation 195 'and' 'and_ln106_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_7)   --->   "%select_ln106_6 = select i1 %and_ln106_9, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 196 'select' 'select_ln106_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_3 = or i1 %and_ln106_9, i1 %and_ln106_11" [top.cpp:106]   --->   Operation 197 'or' 'or_ln106_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_7 = select i1 %or_ln106_3, i24 %select_ln106_6, i24 %add_ln106_1" [top.cpp:106]   --->   Operation 198 'select' 'select_ln106_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 199 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:106]   --->   Operation 199 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln106_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load" [top.cpp:106]   --->   Operation 200 'sext' 'sext_ln106_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln106_5 = sext i24 %tmp_45" [top.cpp:106]   --->   Operation 201 'sext' 'sext_ln106_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (3.38ns)   --->   "%mul_ln106_2 = mul i48 %sext_ln106_5, i48 %sext_ln106_4" [top.cpp:106]   --->   Operation 202 'mul' 'mul_ln106_2' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 47" [top.cpp:106]   --->   Operation 203 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_2, i32 16, i32 39" [top.cpp:106]   --->   Operation 204 'partselect' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 15" [top.cpp:106]   --->   Operation 205 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_12)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 39" [top.cpp:106]   --->   Operation 206 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i1 %tmp_89" [top.cpp:106]   --->   Operation 207 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (1.10ns)   --->   "%add_ln106_2 = add i24 %trunc_ln106_2, i24 %zext_ln106_2" [top.cpp:106]   --->   Operation 208 'add' 'add_ln106_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_2, i32 23" [top.cpp:106]   --->   Operation 209 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_12)   --->   "%xor_ln106_10 = xor i1 %tmp_91, i1 1" [top.cpp:106]   --->   Operation 210 'xor' 'xor_ln106_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_12 = and i1 %tmp_90, i1 %xor_ln106_10" [top.cpp:106]   --->   Operation 211 'and' 'and_ln106_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_16)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 40" [top.cpp:106]   --->   Operation 212 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_2, i32 41" [top.cpp:106]   --->   Operation 213 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.89ns)   --->   "%icmp_ln106_6 = icmp_eq  i7 %tmp_46, i7 127" [top.cpp:106]   --->   Operation 214 'icmp' 'icmp_ln106_6' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_2, i32 40" [top.cpp:106]   --->   Operation 215 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.90ns)   --->   "%icmp_ln106_7 = icmp_eq  i8 %tmp_47, i8 255" [top.cpp:106]   --->   Operation 216 'icmp' 'icmp_ln106_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.90ns)   --->   "%icmp_ln106_8 = icmp_eq  i8 %tmp_47, i8 0" [top.cpp:106]   --->   Operation 217 'icmp' 'icmp_ln106_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_15)   --->   "%select_ln106_8 = select i1 %and_ln106_12, i1 %icmp_ln106_7, i1 %icmp_ln106_8" [top.cpp:106]   --->   Operation 218 'select' 'select_ln106_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_16)   --->   "%xor_ln106_11 = xor i1 %tmp_92, i1 1" [top.cpp:106]   --->   Operation 219 'xor' 'xor_ln106_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_16)   --->   "%and_ln106_13 = and i1 %icmp_ln106_6, i1 %xor_ln106_11" [top.cpp:106]   --->   Operation 220 'and' 'and_ln106_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_16)   --->   "%select_ln106_9 = select i1 %and_ln106_12, i1 %and_ln106_13, i1 %icmp_ln106_7" [top.cpp:106]   --->   Operation 221 'select' 'select_ln106_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_5)   --->   "%and_ln106_14 = and i1 %and_ln106_12, i1 %icmp_ln106_7" [top.cpp:106]   --->   Operation 222 'and' 'and_ln106_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_15)   --->   "%xor_ln106_12 = xor i1 %select_ln106_8, i1 1" [top.cpp:106]   --->   Operation 223 'xor' 'xor_ln106_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_15)   --->   "%or_ln106_4 = or i1 %tmp_91, i1 %xor_ln106_12" [top.cpp:106]   --->   Operation 224 'or' 'or_ln106_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_15)   --->   "%xor_ln106_13 = xor i1 %tmp_85, i1 1" [top.cpp:106]   --->   Operation 225 'xor' 'xor_ln106_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_15 = and i1 %or_ln106_4, i1 %xor_ln106_13" [top.cpp:106]   --->   Operation 226 'and' 'and_ln106_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_16 = and i1 %tmp_91, i1 %select_ln106_9" [top.cpp:106]   --->   Operation 227 'and' 'and_ln106_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_5)   --->   "%or_ln106_18 = or i1 %and_ln106_14, i1 %and_ln106_16" [top.cpp:106]   --->   Operation 228 'or' 'or_ln106_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_5)   --->   "%xor_ln106_14 = xor i1 %or_ln106_18, i1 1" [top.cpp:106]   --->   Operation 229 'xor' 'xor_ln106_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_5)   --->   "%and_ln106_17 = and i1 %tmp_85, i1 %xor_ln106_14" [top.cpp:106]   --->   Operation 230 'and' 'and_ln106_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_11)   --->   "%select_ln106_10 = select i1 %and_ln106_15, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 231 'select' 'select_ln106_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_5 = or i1 %and_ln106_15, i1 %and_ln106_17" [top.cpp:106]   --->   Operation 232 'or' 'or_ln106_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_11 = select i1 %or_ln106_5, i24 %select_ln106_10, i24 %add_ln106_2" [top.cpp:106]   --->   Operation 233 'select' 'select_ln106_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:106]   --->   Operation 234 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln106_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load" [top.cpp:106]   --->   Operation 235 'sext' 'sext_ln106_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln106_7 = sext i24 %tmp_48" [top.cpp:106]   --->   Operation 236 'sext' 'sext_ln106_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (3.38ns)   --->   "%mul_ln106_3 = mul i48 %sext_ln106_7, i48 %sext_ln106_6" [top.cpp:106]   --->   Operation 237 'mul' 'mul_ln106_3' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 47" [top.cpp:106]   --->   Operation 238 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_3, i32 16, i32 39" [top.cpp:106]   --->   Operation 239 'partselect' 'trunc_ln106_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 15" [top.cpp:106]   --->   Operation 240 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_18)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 39" [top.cpp:106]   --->   Operation 241 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i1 %tmp_97" [top.cpp:106]   --->   Operation 242 'zext' 'zext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (1.10ns)   --->   "%add_ln106_3 = add i24 %trunc_ln106_3, i24 %zext_ln106_3" [top.cpp:106]   --->   Operation 243 'add' 'add_ln106_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_3, i32 23" [top.cpp:106]   --->   Operation 244 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_18)   --->   "%xor_ln106_15 = xor i1 %tmp_99, i1 1" [top.cpp:106]   --->   Operation 245 'xor' 'xor_ln106_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_18 = and i1 %tmp_98, i1 %xor_ln106_15" [top.cpp:106]   --->   Operation 246 'and' 'and_ln106_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_22)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 40" [top.cpp:106]   --->   Operation 247 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_3, i32 41" [top.cpp:106]   --->   Operation 248 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.89ns)   --->   "%icmp_ln106_9 = icmp_eq  i7 %tmp_49, i7 127" [top.cpp:106]   --->   Operation 249 'icmp' 'icmp_ln106_9' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_3, i32 40" [top.cpp:106]   --->   Operation 250 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.90ns)   --->   "%icmp_ln106_10 = icmp_eq  i8 %tmp_50, i8 255" [top.cpp:106]   --->   Operation 251 'icmp' 'icmp_ln106_10' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.90ns)   --->   "%icmp_ln106_11 = icmp_eq  i8 %tmp_50, i8 0" [top.cpp:106]   --->   Operation 252 'icmp' 'icmp_ln106_11' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_21)   --->   "%select_ln106_12 = select i1 %and_ln106_18, i1 %icmp_ln106_10, i1 %icmp_ln106_11" [top.cpp:106]   --->   Operation 253 'select' 'select_ln106_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_22)   --->   "%xor_ln106_16 = xor i1 %tmp_100, i1 1" [top.cpp:106]   --->   Operation 254 'xor' 'xor_ln106_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_22)   --->   "%and_ln106_19 = and i1 %icmp_ln106_9, i1 %xor_ln106_16" [top.cpp:106]   --->   Operation 255 'and' 'and_ln106_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_22)   --->   "%select_ln106_13 = select i1 %and_ln106_18, i1 %and_ln106_19, i1 %icmp_ln106_10" [top.cpp:106]   --->   Operation 256 'select' 'select_ln106_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_7)   --->   "%and_ln106_20 = and i1 %and_ln106_18, i1 %icmp_ln106_10" [top.cpp:106]   --->   Operation 257 'and' 'and_ln106_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_21)   --->   "%xor_ln106_17 = xor i1 %select_ln106_12, i1 1" [top.cpp:106]   --->   Operation 258 'xor' 'xor_ln106_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_21)   --->   "%or_ln106_6 = or i1 %tmp_99, i1 %xor_ln106_17" [top.cpp:106]   --->   Operation 259 'or' 'or_ln106_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_21)   --->   "%xor_ln106_18 = xor i1 %tmp_93, i1 1" [top.cpp:106]   --->   Operation 260 'xor' 'xor_ln106_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_21 = and i1 %or_ln106_6, i1 %xor_ln106_18" [top.cpp:106]   --->   Operation 261 'and' 'and_ln106_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_22 = and i1 %tmp_99, i1 %select_ln106_13" [top.cpp:106]   --->   Operation 262 'and' 'and_ln106_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_7)   --->   "%or_ln106_19 = or i1 %and_ln106_20, i1 %and_ln106_22" [top.cpp:106]   --->   Operation 263 'or' 'or_ln106_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_7)   --->   "%xor_ln106_19 = xor i1 %or_ln106_19, i1 1" [top.cpp:106]   --->   Operation 264 'xor' 'xor_ln106_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_7)   --->   "%and_ln106_23 = and i1 %tmp_93, i1 %xor_ln106_19" [top.cpp:106]   --->   Operation 265 'and' 'and_ln106_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_15)   --->   "%select_ln106_14 = select i1 %and_ln106_21, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 266 'select' 'select_ln106_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_7 = or i1 %and_ln106_21, i1 %and_ln106_23" [top.cpp:106]   --->   Operation 267 'or' 'or_ln106_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_15 = select i1 %or_ln106_7, i24 %select_ln106_14, i24 %add_ln106_3" [top.cpp:106]   --->   Operation 268 'select' 'select_ln106_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 269 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:106]   --->   Operation 269 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln106_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load" [top.cpp:106]   --->   Operation 270 'sext' 'sext_ln106_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln106_9 = sext i24 %tmp_51" [top.cpp:106]   --->   Operation 271 'sext' 'sext_ln106_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (3.38ns)   --->   "%mul_ln106_4 = mul i48 %sext_ln106_9, i48 %sext_ln106_8" [top.cpp:106]   --->   Operation 272 'mul' 'mul_ln106_4' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 47" [top.cpp:106]   --->   Operation 273 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln106_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_4, i32 16, i32 39" [top.cpp:106]   --->   Operation 274 'partselect' 'trunc_ln106_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 15" [top.cpp:106]   --->   Operation 275 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_24)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 39" [top.cpp:106]   --->   Operation 276 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln106_4 = zext i1 %tmp_104" [top.cpp:106]   --->   Operation 277 'zext' 'zext_ln106_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (1.10ns)   --->   "%add_ln106_4 = add i24 %trunc_ln106_4, i24 %zext_ln106_4" [top.cpp:106]   --->   Operation 278 'add' 'add_ln106_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_4, i32 23" [top.cpp:106]   --->   Operation 279 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_24)   --->   "%xor_ln106_20 = xor i1 %tmp_106, i1 1" [top.cpp:106]   --->   Operation 280 'xor' 'xor_ln106_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_24 = and i1 %tmp_105, i1 %xor_ln106_20" [top.cpp:106]   --->   Operation 281 'and' 'and_ln106_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_28)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 40" [top.cpp:106]   --->   Operation 282 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_4, i32 41" [top.cpp:106]   --->   Operation 283 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.89ns)   --->   "%icmp_ln106_12 = icmp_eq  i7 %tmp_52, i7 127" [top.cpp:106]   --->   Operation 284 'icmp' 'icmp_ln106_12' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_4, i32 40" [top.cpp:106]   --->   Operation 285 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.90ns)   --->   "%icmp_ln106_13 = icmp_eq  i8 %tmp_53, i8 255" [top.cpp:106]   --->   Operation 286 'icmp' 'icmp_ln106_13' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.90ns)   --->   "%icmp_ln106_14 = icmp_eq  i8 %tmp_53, i8 0" [top.cpp:106]   --->   Operation 287 'icmp' 'icmp_ln106_14' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_27)   --->   "%select_ln106_16 = select i1 %and_ln106_24, i1 %icmp_ln106_13, i1 %icmp_ln106_14" [top.cpp:106]   --->   Operation 288 'select' 'select_ln106_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_28)   --->   "%xor_ln106_21 = xor i1 %tmp_107, i1 1" [top.cpp:106]   --->   Operation 289 'xor' 'xor_ln106_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_28)   --->   "%and_ln106_25 = and i1 %icmp_ln106_12, i1 %xor_ln106_21" [top.cpp:106]   --->   Operation 290 'and' 'and_ln106_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_28)   --->   "%select_ln106_17 = select i1 %and_ln106_24, i1 %and_ln106_25, i1 %icmp_ln106_13" [top.cpp:106]   --->   Operation 291 'select' 'select_ln106_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_9)   --->   "%and_ln106_26 = and i1 %and_ln106_24, i1 %icmp_ln106_13" [top.cpp:106]   --->   Operation 292 'and' 'and_ln106_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_27)   --->   "%xor_ln106_22 = xor i1 %select_ln106_16, i1 1" [top.cpp:106]   --->   Operation 293 'xor' 'xor_ln106_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_27)   --->   "%or_ln106_8 = or i1 %tmp_106, i1 %xor_ln106_22" [top.cpp:106]   --->   Operation 294 'or' 'or_ln106_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_27)   --->   "%xor_ln106_23 = xor i1 %tmp_101, i1 1" [top.cpp:106]   --->   Operation 295 'xor' 'xor_ln106_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_27 = and i1 %or_ln106_8, i1 %xor_ln106_23" [top.cpp:106]   --->   Operation 296 'and' 'and_ln106_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_28 = and i1 %tmp_106, i1 %select_ln106_17" [top.cpp:106]   --->   Operation 297 'and' 'and_ln106_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_9)   --->   "%or_ln106_20 = or i1 %and_ln106_26, i1 %and_ln106_28" [top.cpp:106]   --->   Operation 298 'or' 'or_ln106_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_9)   --->   "%xor_ln106_24 = xor i1 %or_ln106_20, i1 1" [top.cpp:106]   --->   Operation 299 'xor' 'xor_ln106_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_9)   --->   "%and_ln106_29 = and i1 %tmp_101, i1 %xor_ln106_24" [top.cpp:106]   --->   Operation 300 'and' 'and_ln106_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_19)   --->   "%select_ln106_18 = select i1 %and_ln106_27, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 301 'select' 'select_ln106_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_9 = or i1 %and_ln106_27, i1 %and_ln106_29" [top.cpp:106]   --->   Operation 302 'or' 'or_ln106_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_19 = select i1 %or_ln106_9, i24 %select_ln106_18, i24 %add_ln106_4" [top.cpp:106]   --->   Operation 303 'select' 'select_ln106_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 304 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:106]   --->   Operation 304 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln106_10 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load" [top.cpp:106]   --->   Operation 305 'sext' 'sext_ln106_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln106_11 = sext i24 %tmp_54" [top.cpp:106]   --->   Operation 306 'sext' 'sext_ln106_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (3.38ns)   --->   "%mul_ln106_5 = mul i48 %sext_ln106_11, i48 %sext_ln106_10" [top.cpp:106]   --->   Operation 307 'mul' 'mul_ln106_5' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 47" [top.cpp:106]   --->   Operation 308 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln106_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_5, i32 16, i32 39" [top.cpp:106]   --->   Operation 309 'partselect' 'trunc_ln106_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 15" [top.cpp:106]   --->   Operation 310 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_30)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 39" [top.cpp:106]   --->   Operation 311 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln106_5 = zext i1 %tmp_109" [top.cpp:106]   --->   Operation 312 'zext' 'zext_ln106_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (1.10ns)   --->   "%add_ln106_5 = add i24 %trunc_ln106_5, i24 %zext_ln106_5" [top.cpp:106]   --->   Operation 313 'add' 'add_ln106_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_5, i32 23" [top.cpp:106]   --->   Operation 314 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_30)   --->   "%xor_ln106_25 = xor i1 %tmp_111, i1 1" [top.cpp:106]   --->   Operation 315 'xor' 'xor_ln106_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_30 = and i1 %tmp_110, i1 %xor_ln106_25" [top.cpp:106]   --->   Operation 316 'and' 'and_ln106_30' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_34)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 40" [top.cpp:106]   --->   Operation 317 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_5, i32 41" [top.cpp:106]   --->   Operation 318 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.89ns)   --->   "%icmp_ln106_15 = icmp_eq  i7 %tmp_55, i7 127" [top.cpp:106]   --->   Operation 319 'icmp' 'icmp_ln106_15' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_5, i32 40" [top.cpp:106]   --->   Operation 320 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.90ns)   --->   "%icmp_ln106_16 = icmp_eq  i8 %tmp_56, i8 255" [top.cpp:106]   --->   Operation 321 'icmp' 'icmp_ln106_16' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.90ns)   --->   "%icmp_ln106_17 = icmp_eq  i8 %tmp_56, i8 0" [top.cpp:106]   --->   Operation 322 'icmp' 'icmp_ln106_17' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_33)   --->   "%select_ln106_20 = select i1 %and_ln106_30, i1 %icmp_ln106_16, i1 %icmp_ln106_17" [top.cpp:106]   --->   Operation 323 'select' 'select_ln106_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_34)   --->   "%xor_ln106_26 = xor i1 %tmp_112, i1 1" [top.cpp:106]   --->   Operation 324 'xor' 'xor_ln106_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_34)   --->   "%and_ln106_31 = and i1 %icmp_ln106_15, i1 %xor_ln106_26" [top.cpp:106]   --->   Operation 325 'and' 'and_ln106_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_34)   --->   "%select_ln106_21 = select i1 %and_ln106_30, i1 %and_ln106_31, i1 %icmp_ln106_16" [top.cpp:106]   --->   Operation 326 'select' 'select_ln106_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_11)   --->   "%and_ln106_32 = and i1 %and_ln106_30, i1 %icmp_ln106_16" [top.cpp:106]   --->   Operation 327 'and' 'and_ln106_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_33)   --->   "%xor_ln106_27 = xor i1 %select_ln106_20, i1 1" [top.cpp:106]   --->   Operation 328 'xor' 'xor_ln106_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_33)   --->   "%or_ln106_10 = or i1 %tmp_111, i1 %xor_ln106_27" [top.cpp:106]   --->   Operation 329 'or' 'or_ln106_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_33)   --->   "%xor_ln106_28 = xor i1 %tmp_108, i1 1" [top.cpp:106]   --->   Operation 330 'xor' 'xor_ln106_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_33 = and i1 %or_ln106_10, i1 %xor_ln106_28" [top.cpp:106]   --->   Operation 331 'and' 'and_ln106_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_34 = and i1 %tmp_111, i1 %select_ln106_21" [top.cpp:106]   --->   Operation 332 'and' 'and_ln106_34' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_11)   --->   "%or_ln106_21 = or i1 %and_ln106_32, i1 %and_ln106_34" [top.cpp:106]   --->   Operation 333 'or' 'or_ln106_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_11)   --->   "%xor_ln106_29 = xor i1 %or_ln106_21, i1 1" [top.cpp:106]   --->   Operation 334 'xor' 'xor_ln106_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_11)   --->   "%and_ln106_35 = and i1 %tmp_108, i1 %xor_ln106_29" [top.cpp:106]   --->   Operation 335 'and' 'and_ln106_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_23)   --->   "%select_ln106_22 = select i1 %and_ln106_33, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 336 'select' 'select_ln106_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_11 = or i1 %and_ln106_33, i1 %and_ln106_35" [top.cpp:106]   --->   Operation 337 'or' 'or_ln106_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_23 = select i1 %or_ln106_11, i24 %select_ln106_22, i24 %add_ln106_5" [top.cpp:106]   --->   Operation 338 'select' 'select_ln106_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 339 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:106]   --->   Operation 339 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln106_12 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:106]   --->   Operation 340 'sext' 'sext_ln106_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln106_13 = sext i24 %tmp_57" [top.cpp:106]   --->   Operation 341 'sext' 'sext_ln106_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (3.38ns)   --->   "%mul_ln106_6 = mul i48 %sext_ln106_13, i48 %sext_ln106_12" [top.cpp:106]   --->   Operation 342 'mul' 'mul_ln106_6' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 47" [top.cpp:106]   --->   Operation 343 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln106_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_6, i32 16, i32 39" [top.cpp:106]   --->   Operation 344 'partselect' 'trunc_ln106_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 15" [top.cpp:106]   --->   Operation 345 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_36)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 39" [top.cpp:106]   --->   Operation 346 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln106_6 = zext i1 %tmp_114" [top.cpp:106]   --->   Operation 347 'zext' 'zext_ln106_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (1.10ns)   --->   "%add_ln106_6 = add i24 %trunc_ln106_6, i24 %zext_ln106_6" [top.cpp:106]   --->   Operation 348 'add' 'add_ln106_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_6, i32 23" [top.cpp:106]   --->   Operation 349 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_36)   --->   "%xor_ln106_30 = xor i1 %tmp_116, i1 1" [top.cpp:106]   --->   Operation 350 'xor' 'xor_ln106_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_36 = and i1 %tmp_115, i1 %xor_ln106_30" [top.cpp:106]   --->   Operation 351 'and' 'and_ln106_36' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_40)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 40" [top.cpp:106]   --->   Operation 352 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_6, i32 41" [top.cpp:106]   --->   Operation 353 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.89ns)   --->   "%icmp_ln106_18 = icmp_eq  i7 %tmp_58, i7 127" [top.cpp:106]   --->   Operation 354 'icmp' 'icmp_ln106_18' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_6, i32 40" [top.cpp:106]   --->   Operation 355 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.90ns)   --->   "%icmp_ln106_19 = icmp_eq  i8 %tmp_59, i8 255" [top.cpp:106]   --->   Operation 356 'icmp' 'icmp_ln106_19' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.90ns)   --->   "%icmp_ln106_20 = icmp_eq  i8 %tmp_59, i8 0" [top.cpp:106]   --->   Operation 357 'icmp' 'icmp_ln106_20' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_39)   --->   "%select_ln106_24 = select i1 %and_ln106_36, i1 %icmp_ln106_19, i1 %icmp_ln106_20" [top.cpp:106]   --->   Operation 358 'select' 'select_ln106_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_40)   --->   "%xor_ln106_31 = xor i1 %tmp_117, i1 1" [top.cpp:106]   --->   Operation 359 'xor' 'xor_ln106_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_40)   --->   "%and_ln106_37 = and i1 %icmp_ln106_18, i1 %xor_ln106_31" [top.cpp:106]   --->   Operation 360 'and' 'and_ln106_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_40)   --->   "%select_ln106_25 = select i1 %and_ln106_36, i1 %and_ln106_37, i1 %icmp_ln106_19" [top.cpp:106]   --->   Operation 361 'select' 'select_ln106_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_13)   --->   "%and_ln106_38 = and i1 %and_ln106_36, i1 %icmp_ln106_19" [top.cpp:106]   --->   Operation 362 'and' 'and_ln106_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_39)   --->   "%xor_ln106_32 = xor i1 %select_ln106_24, i1 1" [top.cpp:106]   --->   Operation 363 'xor' 'xor_ln106_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_39)   --->   "%or_ln106_12 = or i1 %tmp_116, i1 %xor_ln106_32" [top.cpp:106]   --->   Operation 364 'or' 'or_ln106_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_39)   --->   "%xor_ln106_33 = xor i1 %tmp_113, i1 1" [top.cpp:106]   --->   Operation 365 'xor' 'xor_ln106_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_39 = and i1 %or_ln106_12, i1 %xor_ln106_33" [top.cpp:106]   --->   Operation 366 'and' 'and_ln106_39' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_40 = and i1 %tmp_116, i1 %select_ln106_25" [top.cpp:106]   --->   Operation 367 'and' 'and_ln106_40' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_13)   --->   "%or_ln106_22 = or i1 %and_ln106_38, i1 %and_ln106_40" [top.cpp:106]   --->   Operation 368 'or' 'or_ln106_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_13)   --->   "%xor_ln106_34 = xor i1 %or_ln106_22, i1 1" [top.cpp:106]   --->   Operation 369 'xor' 'xor_ln106_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_13)   --->   "%and_ln106_41 = and i1 %tmp_113, i1 %xor_ln106_34" [top.cpp:106]   --->   Operation 370 'and' 'and_ln106_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_27)   --->   "%select_ln106_26 = select i1 %and_ln106_39, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 371 'select' 'select_ln106_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_13 = or i1 %and_ln106_39, i1 %and_ln106_41" [top.cpp:106]   --->   Operation 372 'or' 'or_ln106_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_27 = select i1 %or_ln106_13, i24 %select_ln106_26, i24 %add_ln106_6" [top.cpp:106]   --->   Operation 373 'select' 'select_ln106_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 374 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:106]   --->   Operation 374 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln106_14 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load" [top.cpp:106]   --->   Operation 375 'sext' 'sext_ln106_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln106_15 = sext i24 %tmp_60" [top.cpp:106]   --->   Operation 376 'sext' 'sext_ln106_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (3.38ns)   --->   "%mul_ln106_7 = mul i48 %sext_ln106_15, i48 %sext_ln106_14" [top.cpp:106]   --->   Operation 377 'mul' 'mul_ln106_7' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 47" [top.cpp:106]   --->   Operation 378 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln106_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_7, i32 16, i32 39" [top.cpp:106]   --->   Operation 379 'partselect' 'trunc_ln106_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 15" [top.cpp:106]   --->   Operation 380 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_42)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 39" [top.cpp:106]   --->   Operation 381 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln106_7 = zext i1 %tmp_119" [top.cpp:106]   --->   Operation 382 'zext' 'zext_ln106_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (1.10ns)   --->   "%add_ln106_7 = add i24 %trunc_ln106_7, i24 %zext_ln106_7" [top.cpp:106]   --->   Operation 383 'add' 'add_ln106_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_7, i32 23" [top.cpp:106]   --->   Operation 384 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_42)   --->   "%xor_ln106_35 = xor i1 %tmp_121, i1 1" [top.cpp:106]   --->   Operation 385 'xor' 'xor_ln106_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_42 = and i1 %tmp_120, i1 %xor_ln106_35" [top.cpp:106]   --->   Operation 386 'and' 'and_ln106_42' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_46)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 40" [top.cpp:106]   --->   Operation 387 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_7, i32 41" [top.cpp:106]   --->   Operation 388 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.89ns)   --->   "%icmp_ln106_21 = icmp_eq  i7 %tmp_61, i7 127" [top.cpp:106]   --->   Operation 389 'icmp' 'icmp_ln106_21' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_7, i32 40" [top.cpp:106]   --->   Operation 390 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.90ns)   --->   "%icmp_ln106_22 = icmp_eq  i8 %tmp_62, i8 255" [top.cpp:106]   --->   Operation 391 'icmp' 'icmp_ln106_22' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.90ns)   --->   "%icmp_ln106_23 = icmp_eq  i8 %tmp_62, i8 0" [top.cpp:106]   --->   Operation 392 'icmp' 'icmp_ln106_23' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_45)   --->   "%select_ln106_28 = select i1 %and_ln106_42, i1 %icmp_ln106_22, i1 %icmp_ln106_23" [top.cpp:106]   --->   Operation 393 'select' 'select_ln106_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_46)   --->   "%xor_ln106_36 = xor i1 %tmp_122, i1 1" [top.cpp:106]   --->   Operation 394 'xor' 'xor_ln106_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_46)   --->   "%and_ln106_43 = and i1 %icmp_ln106_21, i1 %xor_ln106_36" [top.cpp:106]   --->   Operation 395 'and' 'and_ln106_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_46)   --->   "%select_ln106_29 = select i1 %and_ln106_42, i1 %and_ln106_43, i1 %icmp_ln106_22" [top.cpp:106]   --->   Operation 396 'select' 'select_ln106_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_15)   --->   "%and_ln106_44 = and i1 %and_ln106_42, i1 %icmp_ln106_22" [top.cpp:106]   --->   Operation 397 'and' 'and_ln106_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_45)   --->   "%xor_ln106_37 = xor i1 %select_ln106_28, i1 1" [top.cpp:106]   --->   Operation 398 'xor' 'xor_ln106_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_45)   --->   "%or_ln106_14 = or i1 %tmp_121, i1 %xor_ln106_37" [top.cpp:106]   --->   Operation 399 'or' 'or_ln106_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_45)   --->   "%xor_ln106_38 = xor i1 %tmp_118, i1 1" [top.cpp:106]   --->   Operation 400 'xor' 'xor_ln106_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_45 = and i1 %or_ln106_14, i1 %xor_ln106_38" [top.cpp:106]   --->   Operation 401 'and' 'and_ln106_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_46 = and i1 %tmp_121, i1 %select_ln106_29" [top.cpp:106]   --->   Operation 402 'and' 'and_ln106_46' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_15)   --->   "%or_ln106_23 = or i1 %and_ln106_44, i1 %and_ln106_46" [top.cpp:106]   --->   Operation 403 'or' 'or_ln106_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_15)   --->   "%xor_ln106_39 = xor i1 %or_ln106_23, i1 1" [top.cpp:106]   --->   Operation 404 'xor' 'xor_ln106_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_15)   --->   "%and_ln106_47 = and i1 %tmp_118, i1 %xor_ln106_39" [top.cpp:106]   --->   Operation 405 'and' 'and_ln106_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_31)   --->   "%select_ln106_30 = select i1 %and_ln106_45, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 406 'select' 'select_ln106_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_15 = or i1 %and_ln106_45, i1 %and_ln106_47" [top.cpp:106]   --->   Operation 407 'or' 'or_ln106_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_31 = select i1 %or_ln106_15, i24 %select_ln106_30, i24 %add_ln106_7" [top.cpp:106]   --->   Operation 408 'select' 'select_ln106_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 429 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_100_9_VITIS_LOOP_101_10_str"   --->   Operation 409 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 410 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i24 %C_0, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 411 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 412 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 413 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 414 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 415 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 416 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 417 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln106_9" [top.cpp:106]   --->   Operation 418 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [top.cpp:102]   --->   Operation 419 'specpipeline' 'specpipeline_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_3, i11 %C_0_addr" [top.cpp:106]   --->   Operation 420 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 421 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_7, i11 %C_1_addr" [top.cpp:106]   --->   Operation 421 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 422 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_11, i11 %C_2_addr" [top.cpp:106]   --->   Operation 422 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 423 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_15, i11 %C_3_addr" [top.cpp:106]   --->   Operation 423 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 424 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_19, i11 %C_4_addr" [top.cpp:106]   --->   Operation 424 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 425 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_23, i11 %C_5_addr" [top.cpp:106]   --->   Operation 425 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 426 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_27, i11 %C_6_addr" [top.cpp:106]   --->   Operation 426 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 427 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_31, i11 %C_7_addr" [top.cpp:106]   --->   Operation 427 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln101 = br void %VITIS_LOOP_103_11" [top.cpp:101]   --->   Operation 428 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.167ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln100', top.cpp:100) of constant 0 on local variable 'i', top.cpp:100 [157]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:100) on local variable 'i', top.cpp:100 [167]  (0.000 ns)
	'add' operation 9 bit ('add_ln100', top.cpp:100) [168]  (0.921 ns)
	'select' operation 9 bit ('select_ln100_1', top.cpp:100) [173]  (0.458 ns)
	'add' operation 11 bit ('add_ln106_8', top.cpp:106) [177]  (0.948 ns)
	'getelementptr' operation 11 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr', top.cpp:106) [179]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load', top.cpp:106) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' [197]  (1.352 ns)

 <State 2>: 7.277ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load', top.cpp:106) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' [197]  (1.352 ns)
	'mul' operation 48 bit ('mul_ln106', top.cpp:106) [201]  (3.387 ns)
	'add' operation 24 bit ('add_ln106', top.cpp:106) [207]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln106', top.cpp:106) [209]  (0.000 ns)
	'and' operation 1 bit ('and_ln106', top.cpp:106) [210]  (0.331 ns)
	'select' operation 1 bit ('select_ln106', top.cpp:106) [217]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln106_2', top.cpp:106) [222]  (0.000 ns)
	'or' operation 1 bit ('or_ln106', top.cpp:106) [223]  (0.000 ns)
	'and' operation 1 bit ('and_ln106_3', top.cpp:106) [225]  (0.331 ns)
	'or' operation 1 bit ('or_ln106_1', top.cpp:106) [231]  (0.331 ns)
	'select' operation 24 bit ('select_ln106_3', top.cpp:106) [232]  (0.435 ns)

 <State 3>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 11 bit ('C_0_addr', top.cpp:106) [187]  (0.000 ns)
	'store' operation 0 bit ('store_ln106', top.cpp:106) of variable 'select_ln106_3', top.cpp:106 on array 'C_0' [233]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
