use serde::{Deserialize, Serialize};

use crate::{declare_riscv_instr, emulator::cpu::Cpu};

use super::{
    format::{format_b::FormatB, InstructionFormat},
    RISCVInstruction, RISCVTrace,
};

declare_riscv_instr!(
    name   = BEQ,
    mask   = 0x0000707f,
    match  = 0x00000063,
    format = FormatB,
    ram    = ()
);

impl BEQ {
    fn exec(&self, cpu: &mut Cpu, _: &mut <BEQ as RISCVInstruction>::RAMAccess) {
        if cpu.sign_extend(cpu.x[self.operands.rs1]) == cpu.sign_extend(cpu.x[self.operands.rs2]) {
            cpu.pc = (self.address as i64 + self.operands.imm) as u64;
        }
    }
}

impl RISCVTrace for BEQ {}
