xpm_memory.sv,systemverilog,xpm,../../../../../../../../Program_Files/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Program_Files/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
title_320_240_mem.v,verilog,xil_defaultlib,../../../../FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/sim/title_320_240_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
