#contributor : Aaron , generated by script from template provided by Xilinx
#name : S3e_FDCPE
#key:S3e_FDCPE
# --

FDCPE #(
   .INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
) U_FDCPE (
   .Q(Q),      // Data output
   .C(C),      // Clock input
   .CE(CE),    // Clock enable input
   .CLR(CLR),  // Asynchronous clear input
   .D(D),      // Data input
   .PRE(PRE)   // Asynchronous set input
);
  
