{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697679574943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697679574943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 08:39:34 2023 " "Processing started: Thu Oct 19 08:39:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697679574943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697679574943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cau6 -c Cau6 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cau6 -c Cau6 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697679574943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1697679575209 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Cau6.v(25) " "Verilog HDL information at Cau6.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1697679575241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau6.v 1 1 " "Found 1 design units, including 1 entities, in source file cau6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cau6 " "Found entity 1: Cau6" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697679575241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697679575241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697679575241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697679575241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau6_full.v 1 1 " "Found 1 design units, including 1 entities, in source file cau6_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cau6_full " "Found entity 1: Cau6_full" {  } { { "Cau6_full.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697679575241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697679575241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cau6_full " "Elaborating entity \"Cau6_full\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697679575272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cau6 Cau6:CLOCK " "Elaborating entity \"Cau6\" for hierarchy \"Cau6:CLOCK\"" {  } { { "Cau6_full.v" "CLOCK" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6_full.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697679575272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cau6.v(17) " "Verilog HDL assignment warning at Cau6.v(17): truncated value with size 32 to match size of target (1)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Cau6.v(36) " "Verilog HDL assignment warning at Cau6.v(36): truncated value with size 32 to match size of target (6)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Cau6.v(39) " "Verilog HDL assignment warning at Cau6.v(39): truncated value with size 32 to match size of target (6)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Cau6.v(42) " "Verilog HDL assignment warning at Cau6.v(42): truncated value with size 32 to match size of target (5)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Cau6.v(53) " "Verilog HDL assignment warning at Cau6.v(53): truncated value with size 32 to match size of target (6)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Cau6.v(56) " "Verilog HDL assignment warning at Cau6.v(56): truncated value with size 32 to match size of target (6)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Cau6.v(59) " "Verilog HDL assignment warning at Cau6.v(59): truncated value with size 32 to match size of target (5)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(67) " "Verilog HDL assignment warning at Cau6.v(67): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(67) " "Verilog HDL warning at Cau6.v(67): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 67 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(68) " "Verilog HDL assignment warning at Cau6.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(68) " "Verilog HDL warning at Cau6.v(68): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 68 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(69) " "Verilog HDL assignment warning at Cau6.v(69): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(69) " "Verilog HDL warning at Cau6.v(69): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 69 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(70) " "Verilog HDL assignment warning at Cau6.v(70): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(70) " "Verilog HDL warning at Cau6.v(70): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 70 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(71) " "Verilog HDL assignment warning at Cau6.v(71): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(71) " "Verilog HDL warning at Cau6.v(71): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 71 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(72) " "Verilog HDL assignment warning at Cau6.v(72): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(72) " "Verilog HDL warning at Cau6.v(72): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 72 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697679575272 "|Cau6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:LED_DECODER " "Elaborating entity \"decoder\" for hierarchy \"decoder:LED_DECODER\"" {  } { { "Cau6_full.v" "LED_DECODER" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6_full.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697679575272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Homework/CE213/Lab/Lab03/Cau6/output_files/Cau6.map.smsg " "Generated suppressed messages file D:/Homework/CE213/Lab/Lab03/Cau6/output_files/Cau6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1697679575319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697679575319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 08:39:35 2023 " "Processing ended: Thu Oct 19 08:39:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697679575319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697679575319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697679575319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697679575319 ""}
