
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.729592                       # Number of seconds simulated
sim_ticks                                1729592152000                       # Number of ticks simulated
final_tick                               1729592152000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58273                       # Simulator instruction rate (inst/s)
host_op_rate                                   111826                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100787711                       # Simulator tick rate (ticks/s)
host_mem_usage                                2277884                       # Number of bytes of host memory used
host_seconds                                 17160.74                       # Real time elapsed on the host
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1919010098                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        46270016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       369800640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          416070656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     46270016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      46270016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    154020032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       154020032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           722969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          5778135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6501104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2406563                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2406563                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           26751981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          213808001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             240559981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      26751981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26751981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        89049914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89049914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        89049914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          26751981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         213808001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            329609895                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    329609895                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             5101860                       # Transaction distribution
system.membus.trans_dist::ReadResp            5101860                       # Transaction distribution
system.membus.trans_dist::Writeback           2406563                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1614                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1614                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1399244                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1399244                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15411999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15411999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15411999                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    570090688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total    570090688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           570090688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              570090688                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer2.occupancy         29456532000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        58511859500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                   6511855                       # number of replacements
system.l2.tags.tagsinuse                  4026.463633                       # Cycle average of tags in use
system.l2.tags.total_refs                    24161600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6515949                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.708071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               85725376000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      830.550748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        842.165573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2353.747311                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.202771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.205607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.574645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983023                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3056                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          759                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 268720112                       # Number of tag accesses
system.l2.tags.data_accesses                268720112                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst             17542907                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              4063067                       # number of ReadReq hits
system.l2.ReadReq_hits::total                21605974                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3969722                       # number of Writeback hits
system.l2.Writeback_hits::total               3969722                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data               603                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  603                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             462874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                462874                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst              17542907                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4525941                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22068848                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             17542907                       # number of overall hits
system.l2.overall_hits::cpu.data              4525941                       # number of overall hits
system.l2.overall_hits::total                22068848                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst             723625                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            4378946                       # number of ReadReq misses
system.l2.ReadReq_misses::total               5102571                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data            1602                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1602                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data          1399257                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1399257                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst              723625                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             5778203                       # number of demand (read+write) misses
system.l2.demand_misses::total                6501828                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             723625                       # number of overall misses
system.l2.overall_misses::cpu.data            5778203                       # number of overall misses
system.l2.overall_misses::total               6501828                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst 171203178000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 868753143990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1039956321990                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data     14098000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     14098000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 282052066996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  282052066996                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst  171203178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1150805210986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1322008388986                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst 171203178000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1150805210986                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1322008388986                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst         18266532                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          8442013                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            26708545                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3969722                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3969722                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          2205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2205                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1862131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1862131                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          18266532                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          10304144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28570676                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         18266532                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         10304144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28570676                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.039615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.518709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.191046                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.726531                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.726531                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.751428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.751428                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.039615                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.560765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.227570                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.039615                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.560765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.227570                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 236591.021593                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 198393.207861                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 203810.259963                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data  8800.249688                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8800.249688                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 201572.739673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 201572.739673                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 236591.021593                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 199163.167335                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 203328.723704                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 236591.021593                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 199163.167335                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 203328.723704                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2406563                       # number of writebacks
system.l2.writebacks::total                   2406563                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu.inst             656                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu.data              55                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                711                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst              656                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 712                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst             656                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                712                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst        722969                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       4378891                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          5101860                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data         1602                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1602                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      1399256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1399256                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         722969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        5778147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6501116                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        722969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       5778147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6501116                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst 162403064500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 816197887490                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 978600951990                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data     17745500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17745500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 265260969496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 265260969496                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst 162403064500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1081458856986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1243861921486                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst 162403064500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1081458856986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1243861921486                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.039579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.518702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.191020                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.726531                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.726531                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.751427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.751427                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.039579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.560760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.227545                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.039579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.560760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.227545                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 224633.510565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 186393.743870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 191812.584428                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 11077.091136                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 11077.091136                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 189572.865506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 189572.865506                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 224633.510565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 187163.610927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 191330.522557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 224633.510565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 187163.610927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 191330.522557                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1204222485                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           26712112                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          26712112                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3969722                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2205                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1862131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1862131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     36536631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24582420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              61119051                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1169058048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    913527424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         2082585472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            2082585472                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus          228288                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        20242867891                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       27411292188                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15457804526                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.cpu.branchPred.lookups               323625454                       # Number of BP lookups
system.cpu.branchPred.condPredicted         323625454                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          23180527                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            194077391                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               140925009                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.612790                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                37395513                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            3819559                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  558                       # Number of system calls
system.cpu.numCycles                       3460422397                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          577831036                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1465038002                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   323625454                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          178320522                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     463536691                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               123447126                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              964004830                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles               239966                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1231369                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        78704                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 238723349                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes              10354208                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         2106301928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.328838                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.746807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               1651525099     78.41%     78.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 25045052      1.19%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 18940297      0.90%     80.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 33997878      1.61%     82.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 40900636      1.94%     84.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 38304518      1.82%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 37029320      1.76%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 27758342      1.32%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                232800786     11.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           2106301928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.093522                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.423370                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                624116836                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             938145016                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 412497617                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              32163127                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               99379332                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             2736695226                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               99379332                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                661657763                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               773835936                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         250098                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 404347322                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             166831477                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             2672400825                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               4273015                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               51816603                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              99051509                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands          3018728732                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            6648721159                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       4148533750                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            137848                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            2165025255                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                853703370                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1596                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1593                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 361117077                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            370844167                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           189435373                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          11399618                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         14399020                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 2563604970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              175377                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                2376832445                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4774794                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       613974647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    785497397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         160600                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    2106301928                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.128439                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.809755                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1303181711     61.87%     61.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           218835219     10.39%     72.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           172639576      8.20%     80.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           132533448      6.29%     86.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           105642516      5.02%     91.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            80706147      3.83%     95.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            65029620      3.09%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            23030317      1.09%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4703374      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2106301928                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14908489     67.17%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      95      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4223064     19.03%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               3062961     13.80%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          14026739      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1814422152     76.34%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3745509      0.16%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              23490658      0.99%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               30345      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            342983134     14.43%     92.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           178133903      7.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2376832445                       # Type of FU issued
system.cpu.iq.rate                           0.686862                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    22194609                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009338                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         6886846528                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        3177705897                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   2318223156                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               89690                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             177034                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        38188                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2384956960                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   43355                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         51807377                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     98346814                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       525963                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       135127                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     41264969                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       207280                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1966528                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               99379332                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               576587699                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              18629029                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          2563780347                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           4678538                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             370844738                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            189435373                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5933                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                7374339                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                268848                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         135127                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       13610162                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     13021194                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             26631356                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            2338544975                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             335327726                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          38287467                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    509119357                       # number of memory reference insts executed
system.cpu.iew.exec_branches                257222174                       # Number of branches executed
system.cpu.iew.exec_stores                  173791631                       # Number of stores executed
system.cpu.iew.exec_rate                     0.675798                       # Inst execution rate
system.cpu.iew.wb_sent                     2325772816                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    2318261344                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1558609334                       # num instructions producing a value
system.cpu.iew.wb_consumers                2553311487                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.669936                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.610427                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts       645136553                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           14777                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          23379288                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   2006922596                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.956195                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.094746                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   1473235367     73.41%     73.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    162969730      8.12%     81.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     79834077      3.98%     85.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     95114148      4.74%     90.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     36793894      1.83%     92.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     21010255      1.05%     93.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     16477904      0.82%     93.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     11962273      0.60%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    109524948      5.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   2006922596                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1000000001                       # Number of instructions committed
system.cpu.commit.committedOps             1919010098                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      420668317                       # Number of memory references committed
system.cpu.commit.loads                     272497915                       # Number of loads committed
system.cpu.commit.membars                       10888                       # Number of memory barriers committed
system.cpu.commit.branches                  221360933                       # Number of branches committed
system.cpu.commit.fp_insts                      18437                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1909422366                       # Number of committed integer instructions.
system.cpu.commit.function_calls             25684891                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      9229767      0.48%      0.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1462499036     76.21%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3250198      0.17%     76.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         23346980      1.22%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          15800      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       272497915     14.20%     92.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      148170402      7.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1919010098                       # Class of committed instruction
system.cpu.commit.bw_lim_events             109524948                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   4461544299                       # The number of ROB reads
system.cpu.rob.rob_writes                  5228275201                       # The number of ROB writes
system.cpu.timesIdled                        25560931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      1354120469                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1000000001                       # Number of Instructions Simulated
system.cpu.committedOps                    1919010098                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.460422                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.460422                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.288982                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.288982                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               3516481042                       # number of integer regfile reads
system.cpu.int_regfile_writes              1932622683                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     56681                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    30153                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1064532180                       # number of cc regfile reads
system.cpu.cc_regfile_writes                656897633                       # number of cc regfile writes
system.cpu.misc_regfile_reads              1042827275                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          18268253                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.464579                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           219165342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          18268765                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.996725                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        4363983000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.464579                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         495716143                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        495716143                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    219165342                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       219165342                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     219165342                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        219165342                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    219165342                       # number of overall hits
system.cpu.icache.overall_hits::total       219165342                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     19557680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      19557680                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     19557680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       19557680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     19557680                       # number of overall misses
system.cpu.icache.overall_misses::total      19557680                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 441713063346                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 441713063346                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 441713063346                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 441713063346                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 441713063346                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 441713063346                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    238723022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    238723022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    238723022                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    238723022                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    238723022                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    238723022                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.081926                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081926                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.081926                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081926                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.081926                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081926                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22585.146262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22585.146262                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 22585.146262                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22585.146262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 22585.146262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22585.146262                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1015341                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        28152                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             30262                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              93                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.551682                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   302.709677                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst      1287581                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1287581                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst      1287581                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1287581                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst      1287581                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1287581                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     18270099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     18270099                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     18270099                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     18270099                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     18270099                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     18270099                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 365029894455                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 365029894455                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 365029894455                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 365029894455                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 365029894455                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 365029894455                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.076533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.076533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.076533                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.076533                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.076533                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.076533                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19979.634180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19979.634180                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19979.634180                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19979.634180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19979.634180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19979.634180                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements          10303632                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.964673                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           411049701                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10304144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.891688                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1923383000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.964673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         865780632                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        865780632                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    264752474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       264752474                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    146294795                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      146294795                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     411047269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        411047269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    411047269                       # number of overall hits
system.cpu.dcache.overall_hits::total       411047269                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14813199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14813199                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1877776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1877776                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16690975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16690975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16690975                       # number of overall misses
system.cpu.dcache.overall_misses::total      16690975                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1712897378368                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1712897378368                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 294274712308                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 294274712308                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 2007172090676                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2007172090676                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 2007172090676                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2007172090676                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    279565673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    279565673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    148172571                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    148172571                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    427738244                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    427738244                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    427738244                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    427738244                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.052986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052986                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012673                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039021                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039021                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 115633.184862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 115633.184862                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 156714.492201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 156714.492201                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 120254.933620                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120254.933620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 120254.933620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120254.933620                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14089171                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            115315                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   122.179864                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3969722                       # number of writebacks
system.cpu.dcache.writebacks::total           3969722                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      6370041                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6370041                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        14594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14594                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      6384635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6384635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      6384635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6384635                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      8443158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8443158                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1863182                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1863182                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10306340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10306340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10306340                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10306340                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 918375897878                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 918375897878                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 288402852537                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 288402852537                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1206778750415                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1206778750415                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1206778750415                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1206778750415                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.030201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.024095                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024095                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.024095                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024095                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 108771.611034                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 108771.611034                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 154790.488818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 154790.488818                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 117090.912042                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117090.912042                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 117090.912042                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117090.912042                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
