{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592992371723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592992371730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 17:52:51 2020 " "Processing started: Wed Jun 24 17:52:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592992371730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992371730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992371730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592992372526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592992372527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.v" "" { Text "D:/QuartusCode/Lab4/Lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.v" "" { Text "D:/QuartusCode/Lab4/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Key " "Found entity 1: Key" {  } { { "Key.v" "" { Text "D:/QuartusCode/Lab4/Key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/QuartusCode/Lab4/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385131 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debounce.v(21) " "Verilog HDL information at debounce.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "debounce.v" "" { Text "D:/QuartusCode/Lab4/debounce.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592992385134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/QuartusCode/Lab4/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw01_add.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw01_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW01_add " "Found entity 1: DW01_add" {  } { { "DW8051/DW01_add.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW01_add.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385136 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DW01_addsub.v(56) " "Verilog HDL information at DW01_addsub.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "DW8051/DW01_addsub.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW01_addsub.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592992385138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw01_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw01_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW01_addsub " "Found entity 1: DW01_addsub" {  } { { "DW8051/DW01_addsub.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW01_addsub.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw01_cmp2.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw01_cmp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW01_cmp2 " "Found entity 1: DW01_cmp2" {  } { { "DW8051/DW01_cmp2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW01_cmp2.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw01_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw01_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW01_sub " "Found entity 1: DW01_sub" {  } { { "DW8051/DW01_sub.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW01_sub.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw02_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw02_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW02_mult " "Found entity 1: DW02_mult" {  } { { "DW8051/DW02_mult.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW02_mult.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_alu " "Found entity 1: DW8051_alu" {  } { { "DW8051/DW8051_alu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_alu.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_biu " "Found entity 1: DW8051_biu" {  } { { "DW8051/DW8051_biu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_biu.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385162 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DW8051_control.v(495) " "Verilog HDL information at DW8051_control.v(495): always construct contains both blocking and non-blocking assignments" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 495 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592992385170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_control.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_control " "Found entity 1: DW8051_control" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385171 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dc_script_begin DW8051/DW8051_core.v(107) " "Unrecognized synthesis attribute \"dc_script_begin\" at DW8051/DW8051_core.v(107)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 107 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385175 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dc_script_end DW8051/DW8051_core.v(109) " "Unrecognized synthesis attribute \"dc_script_end\" at DW8051/DW8051_core.v(109)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_core.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_core " "Found entity 1: DW8051_core" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_cpu " "Found entity 1: DW8051_cpu" {  } { { "DW8051/DW8051_cpu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_intr_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_intr_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_intr_0 " "Found entity 1: DW8051_intr_0" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_intr_1.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_intr_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_intr_1 " "Found entity 1: DW8051_intr_1" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_main_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_main_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_main_regs " "Found entity 1: DW8051_main_regs" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385201 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int DW8051_op_decoder.v(50) " "Verilog HDL Declaration warning at DW8051_op_decoder.v(50): \"int\" is SystemVerilog-2005 keyword" {  } { { "DW8051/DW8051_op_decoder.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_op_decoder.v" 50 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1592992385206 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int DW8051_op_decoder.v(346) " "Verilog HDL Declaration warning at DW8051_op_decoder.v(346): \"int\" is SystemVerilog-2005 keyword" {  } { { "DW8051/DW8051_op_decoder.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_op_decoder.v" 346 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1592992385206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_op_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_op_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_op_decoder " "Found entity 1: DW8051_op_decoder" {  } { { "DW8051/DW8051_op_decoder.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_op_decoder.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_serial " "Found entity 1: DW8051_serial" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_shftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_shftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_shftreg " "Found entity 1: DW8051_shftreg" {  } { { "DW8051/DW8051_shftreg.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_shftreg.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_timer " "Found entity 1: DW8051_timer" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_timer_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_timer_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_timer_ctr " "Found entity 1: DW8051_timer_ctr" {  } { { "DW8051/DW8051_timer_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_timer2.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_timer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_timer2 " "Found entity 1: DW8051_timer2" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_u_ctr_clr.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_u_ctr_clr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_u_ctr_clr " "Found entity 1: DW8051_u_ctr_clr" {  } { { "DW8051/DW8051_u_ctr_clr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_u_ctr_clr.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051_updn_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/dw8051_updn_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DW8051_updn_ctr " "Found entity 1: DW8051_updn_ctr" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/ext_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/ext_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ext_mem " "Found entity 1: ext_mem" {  } { { "DW8051/ext_mem.v" "" { Text "D:/QuartusCode/Lab4/DW8051/ext_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/int_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/int_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_mem " "Found entity 1: int_mem" {  } { { "DW8051/int_mem.v" "" { Text "D:/QuartusCode/Lab4/DW8051/int_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/rom_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/rom_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mem " "Found entity 1: rom_mem" {  } { { "DW8051/rom_mem.v" "" { Text "D:/QuartusCode/Lab4/DW8051/rom_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/dw8051/dw8051_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file dw8051/dw8051/dw8051_parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "DW8051/ram.v" "" { Text "D:/QuartusCode/Lab4/DW8051/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dw8051/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file dw8051/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "DW8051/rom.v" "" { Text "D:/QuartusCode/Lab4/DW8051/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top8051.v 1 1 " "Found 1 design units, including 1 entities, in source file top8051.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top8051 " "Found entity 1: Top8051" {  } { { "Top8051.v" "" { Text "D:/QuartusCode/Lab4/Top8051.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file led_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_v2 " "Found entity 1: LED_v2" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992385281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992385281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_out_n Lab4.v(59) " "Verilog HDL Implicit Net warning at Lab4.v(59): created implicit net for \"rst_out_n\"" {  } { { "Lab4.v" "" { Text "D:/QuartusCode/Lab4/Lab4.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_out_n Top8051.v(64) " "Verilog HDL Implicit Net warning at Top8051.v(64): created implicit net for \"rst_out_n\"" {  } { { "Top8051.v" "" { Text "D:/QuartusCode/Lab4/Top8051.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top8051 " "Elaborating entity \"Top8051\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592992385441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_core DW8051_core:u0 " "Elaborating entity \"DW8051_core\" for hierarchy \"DW8051_core:u0\"" {  } { { "Top8051.v" "u0" { Text "D:/QuartusCode/Lab4/Top8051.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DW8051_core.v(377) " "Verilog HDL assignment warning at DW8051_core.v(377): truncated value with size 32 to match size of target (8)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385461 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(519) " "Verilog HDL assignment warning at DW8051_core.v(519): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385463 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DW8051_core.v(520) " "Verilog HDL assignment warning at DW8051_core.v(520): truncated value with size 32 to match size of target (8)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385463 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(521) " "Verilog HDL assignment warning at DW8051_core.v(521): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385463 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(522) " "Verilog HDL assignment warning at DW8051_core.v(522): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385463 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(523) " "Verilog HDL assignment warning at DW8051_core.v(523): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385463 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(524) " "Verilog HDL assignment warning at DW8051_core.v(524): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385463 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(525) " "Verilog HDL assignment warning at DW8051_core.v(525): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385463 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(526) " "Verilog HDL assignment warning at DW8051_core.v(526): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385463 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(560) " "Verilog HDL assignment warning at DW8051_core.v(560): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385464 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DW8051_core.v(561) " "Verilog HDL assignment warning at DW8051_core.v(561): truncated value with size 32 to match size of target (8)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385464 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(562) " "Verilog HDL assignment warning at DW8051_core.v(562): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385464 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(563) " "Verilog HDL assignment warning at DW8051_core.v(563): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385464 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(564) " "Verilog HDL assignment warning at DW8051_core.v(564): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385464 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(565) " "Verilog HDL assignment warning at DW8051_core.v(565): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385464 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(592) " "Verilog HDL assignment warning at DW8051_core.v(592): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385465 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DW8051_core.v(593) " "Verilog HDL assignment warning at DW8051_core.v(593): truncated value with size 32 to match size of target (8)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385465 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(594) " "Verilog HDL assignment warning at DW8051_core.v(594): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385465 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(595) " "Verilog HDL assignment warning at DW8051_core.v(595): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385465 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(596) " "Verilog HDL assignment warning at DW8051_core.v(596): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385465 "|Top8051|DW8051_core:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_core.v(597) " "Verilog HDL assignment warning at DW8051_core.v(597): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_core.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385465 "|Top8051|DW8051_core:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_cpu DW8051_core:u0\|DW8051_cpu:i_cpu " "Elaborating entity \"DW8051_cpu\" for hierarchy \"DW8051_core:u0\|DW8051_cpu:i_cpu\"" {  } { { "DW8051/DW8051_core.v" "i_cpu" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385491 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero DW8051_cpu.v(340) " "Verilog HDL or VHDL warning at DW8051_cpu.v(340): object \"zero\" assigned a value but never read" {  } { { "DW8051/DW8051_cpu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592992385493 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_cpu.v(347) " "Verilog HDL assignment warning at DW8051_cpu.v(347): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_cpu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385493 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_biu DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_biu:i_biu " "Elaborating entity \"DW8051_biu\" for hierarchy \"DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_biu:i_biu\"" {  } { { "DW8051/DW8051_cpu.v" "i_biu" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_biu.v(225) " "Verilog HDL assignment warning at DW8051_biu.v(225): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_biu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_biu.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385533 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DW8051_biu.v(230) " "Verilog HDL assignment warning at DW8051_biu.v(230): truncated value with size 32 to match size of target (16)" {  } { { "DW8051/DW8051_biu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_biu.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385533 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_biu.v(233) " "Verilog HDL assignment warning at DW8051_biu.v(233): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_biu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_biu.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385533 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_biu.v(236) " "Verilog HDL assignment warning at DW8051_biu.v(236): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_biu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_biu.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385534 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_updn_ctr DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_biu:i_biu\|DW8051_updn_ctr:c0 " "Elaborating entity \"DW8051_updn_ctr\" for hierarchy \"DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_biu:i_biu\|DW8051_updn_ctr:c0\"" {  } { { "DW8051/DW8051_biu.v" "c0" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_biu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DW8051_updn_ctr.v(75) " "Verilog HDL assignment warning at DW8051_updn_ctr.v(75): truncated value with size 32 to match size of target (3)" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385570 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DW8051_updn_ctr.v(77) " "Verilog HDL assignment warning at DW8051_updn_ctr.v(77): truncated value with size 32 to match size of target (3)" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385570 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_updn_ctr.v(88) " "Verilog HDL assignment warning at DW8051_updn_ctr.v(88): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385571 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_alu DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_alu:i_alu " "Elaborating entity \"DW8051_alu\" for hierarchy \"DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_alu:i_alu\"" {  } { { "DW8051/DW8051_cpu.v" "i_alu" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "div_res8_n DW8051_alu.v(229) " "Verilog HDL or VHDL warning at DW8051_alu.v(229): object \"div_res8_n\" assigned a value but never read" {  } { { "DW8051/DW8051_alu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_alu.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592992385586 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_alu:i_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_alu.v(453) " "Verilog HDL assignment warning at DW8051_alu.v(453): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_alu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_alu.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385588 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_alu:i_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_alu.v(886) " "Verilog HDL assignment warning at DW8051_alu.v(886): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_alu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_alu.v" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385591 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_alu:i_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_alu.v(893) " "Verilog HDL assignment warning at DW8051_alu.v(893): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_alu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_alu.v" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385591 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_alu:i_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_updn_ctr DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_updn_ctr:i_pc " "Elaborating entity \"DW8051_updn_ctr\" for hierarchy \"DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_updn_ctr:i_pc\"" {  } { { "DW8051/DW8051_cpu.v" "i_pc" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DW8051_updn_ctr.v(75) " "Verilog HDL assignment warning at DW8051_updn_ctr.v(75): truncated value with size 32 to match size of target (16)" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385622 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DW8051_updn_ctr.v(77) " "Verilog HDL assignment warning at DW8051_updn_ctr.v(77): truncated value with size 32 to match size of target (16)" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385622 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_updn_ctr.v(88) " "Verilog HDL assignment warning at DW8051_updn_ctr.v(88): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385623 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_u_ctr_clr DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_u_ctr_clr:cyc1 " "Elaborating entity \"DW8051_u_ctr_clr\" for hierarchy \"DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_u_ctr_clr:cyc1\"" {  } { { "DW8051/DW8051_cpu.v" "cyc1" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DW8051_u_ctr_clr.v(63) " "Verilog HDL assignment warning at DW8051_u_ctr_clr.v(63): truncated value with size 32 to match size of target (2)" {  } { { "DW8051/DW8051_u_ctr_clr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_u_ctr_clr.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385637 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_u_ctr_clr:cyc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_op_decoder DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_op_decoder:i_opdec " "Elaborating entity \"DW8051_op_decoder\" for hierarchy \"DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_op_decoder:i_opdec\"" {  } { { "DW8051/DW8051_cpu.v" "i_opdec" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_main_regs DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_main_regs:i_mregs " "Elaborating entity \"DW8051_main_regs\" for hierarchy \"DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_main_regs:i_mregs\"" {  } { { "DW8051/DW8051_cpu.v" "i_mregs" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(174) " "Verilog HDL assignment warning at DW8051_main_regs.v(174): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385692 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(175) " "Verilog HDL assignment warning at DW8051_main_regs.v(175): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385692 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(176) " "Verilog HDL assignment warning at DW8051_main_regs.v(176): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385693 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(177) " "Verilog HDL assignment warning at DW8051_main_regs.v(177): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385693 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(178) " "Verilog HDL assignment warning at DW8051_main_regs.v(178): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385693 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(179) " "Verilog HDL assignment warning at DW8051_main_regs.v(179): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385693 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(180) " "Verilog HDL assignment warning at DW8051_main_regs.v(180): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385693 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(181) " "Verilog HDL assignment warning at DW8051_main_regs.v(181): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385693 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(182) " "Verilog HDL assignment warning at DW8051_main_regs.v(182): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385693 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(183) " "Verilog HDL assignment warning at DW8051_main_regs.v(183): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385694 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(184) " "Verilog HDL assignment warning at DW8051_main_regs.v(184): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385694 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(185) " "Verilog HDL assignment warning at DW8051_main_regs.v(185): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385694 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_main_regs.v(186) " "Verilog HDL assignment warning at DW8051_main_regs.v(186): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385694 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DW8051_main_regs.v(241) " "Verilog HDL assignment warning at DW8051_main_regs.v(241): truncated value with size 32 to match size of target (8)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385695 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DW8051_main_regs.v(243) " "Verilog HDL assignment warning at DW8051_main_regs.v(243): truncated value with size 32 to match size of target (8)" {  } { { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385696 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_control DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_control:i_control " "Elaborating entity \"DW8051_control\" for hierarchy \"DW8051_core:u0\|DW8051_cpu:i_cpu\|DW8051_control:i_control\"" {  } { { "DW8051/DW8051_cpu.v" "i_control" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385735 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(598) " "Verilog HDL Case Statement information at DW8051_control.v(598): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 598 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385739 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(645) " "Verilog HDL Case Statement information at DW8051_control.v(645): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 645 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385739 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(900) " "Verilog HDL Case Statement information at DW8051_control.v(900): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 900 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385744 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(936) " "Verilog HDL Case Statement information at DW8051_control.v(936): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 936 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385745 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1097) " "Verilog HDL Case Statement information at DW8051_control.v(1097): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1097 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385748 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DW8051_control.v(1224) " "Verilog HDL assignment warning at DW8051_control.v(1224): truncated value with size 32 to match size of target (3)" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385749 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1238) " "Verilog HDL Case Statement information at DW8051_control.v(1238): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385751 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1451) " "Verilog HDL Case Statement information at DW8051_control.v(1451): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1451 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385753 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1465) " "Verilog HDL Case Statement information at DW8051_control.v(1465): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1465 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385753 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1497) " "Verilog HDL Case Statement information at DW8051_control.v(1497): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1497 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385753 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1533) " "Verilog HDL Case Statement information at DW8051_control.v(1533): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1533 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385754 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1558) " "Verilog HDL Case Statement information at DW8051_control.v(1558): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1558 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385754 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1550) " "Verilog HDL Case Statement information at DW8051_control.v(1550): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1550 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385754 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1637) " "Verilog HDL Case Statement information at DW8051_control.v(1637): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1637 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385755 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1806) " "Verilog HDL Case Statement information at DW8051_control.v(1806): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1806 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385758 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1868) " "Verilog HDL Case Statement information at DW8051_control.v(1868): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1868 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385759 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1866) " "Verilog HDL Case Statement information at DW8051_control.v(1866): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1866 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385760 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1916) " "Verilog HDL Case Statement information at DW8051_control.v(1916): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1916 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385760 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1966) " "Verilog HDL Case Statement information at DW8051_control.v(1966): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1966 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385761 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(1964) " "Verilog HDL Case Statement information at DW8051_control.v(1964): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 1964 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385761 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(2033) " "Verilog HDL Case Statement information at DW8051_control.v(2033): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 2033 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385763 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DW8051_control.v(2061) " "Verilog HDL Case Statement information at DW8051_control.v(2061): all case item expressions in this case statement are onehot" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 2061 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592992385763 "|Top8051|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_timer DW8051_core:u0\|DW8051_timer:i_timer " "Elaborating entity \"DW8051_timer\" for hierarchy \"DW8051_core:u0\|DW8051_timer:i_timer\"" {  } { { "DW8051/DW8051_core.v" "i_timer" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(233) " "Verilog HDL assignment warning at DW8051_timer.v(233): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385905 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(234) " "Verilog HDL assignment warning at DW8051_timer.v(234): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385905 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(235) " "Verilog HDL assignment warning at DW8051_timer.v(235): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385905 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(236) " "Verilog HDL assignment warning at DW8051_timer.v(236): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385905 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(237) " "Verilog HDL assignment warning at DW8051_timer.v(237): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385905 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(304) " "Verilog HDL assignment warning at DW8051_timer.v(304): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385906 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(305) " "Verilog HDL assignment warning at DW8051_timer.v(305): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385906 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(324) " "Verilog HDL assignment warning at DW8051_timer.v(324): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385906 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(328) " "Verilog HDL assignment warning at DW8051_timer.v(328): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385907 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(337) " "Verilog HDL assignment warning at DW8051_timer.v(337): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385907 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(344) " "Verilog HDL assignment warning at DW8051_timer.v(344): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385907 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(354) " "Verilog HDL assignment warning at DW8051_timer.v(354): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385907 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(359) " "Verilog HDL assignment warning at DW8051_timer.v(359): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385907 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(368) " "Verilog HDL assignment warning at DW8051_timer.v(368): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385907 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(375) " "Verilog HDL assignment warning at DW8051_timer.v(375): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385908 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(431) " "Verilog HDL assignment warning at DW8051_timer.v(431): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385908 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer.v(494) " "Verilog HDL assignment warning at DW8051_timer.v(494): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385908 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_timer_ctr DW8051_core:u0\|DW8051_timer:i_timer\|DW8051_timer_ctr:i1 " "Elaborating entity \"DW8051_timer_ctr\" for hierarchy \"DW8051_core:u0\|DW8051_timer:i_timer\|DW8051_timer_ctr:i1\"" {  } { { "DW8051/DW8051_timer.v" "i1" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DW8051_timer_ctr.v(72) " "Verilog HDL assignment warning at DW8051_timer_ctr.v(72): truncated value with size 32 to match size of target (8)" {  } { { "DW8051/DW8051_timer_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385930 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DW8051_timer_ctr.v(74) " "Verilog HDL assignment warning at DW8051_timer_ctr.v(74): truncated value with size 32 to match size of target (8)" {  } { { "DW8051/DW8051_timer_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385930 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer_ctr.v(85) " "Verilog HDL assignment warning at DW8051_timer_ctr.v(85): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385930 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer_ctr.v(86) " "Verilog HDL assignment warning at DW8051_timer_ctr.v(86): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer_ctr.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385931 "|Top8051|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_intr_0 DW8051_core:u0\|DW8051_intr_0:i_intr0 " "Elaborating entity \"DW8051_intr_0\" for hierarchy \"DW8051_core:u0\|DW8051_intr_0:i_intr0\"" {  } { { "DW8051/DW8051_core.v" "i_intr0" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_0.v(232) " "Verilog HDL assignment warning at DW8051_intr_0.v(232): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385951 "|Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_0.v(233) " "Verilog HDL assignment warning at DW8051_intr_0.v(233): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385951 "|Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_0.v(234) " "Verilog HDL assignment warning at DW8051_intr_0.v(234): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385951 "|Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_0.v(235) " "Verilog HDL assignment warning at DW8051_intr_0.v(235): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385951 "|Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_0.v(248) " "Verilog HDL assignment warning at DW8051_intr_0.v(248): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385951 "|Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_0.v(254) " "Verilog HDL assignment warning at DW8051_intr_0.v(254): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385952 "|Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_0.v(260) " "Verilog HDL assignment warning at DW8051_intr_0.v(260): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385952 "|Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_0.v(268) " "Verilog HDL assignment warning at DW8051_intr_0.v(268): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385952 "|Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_0.v(276) " "Verilog HDL assignment warning at DW8051_intr_0.v(276): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385952 "|Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_0.v(279) " "Verilog HDL assignment warning at DW8051_intr_0.v(279): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_0.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_0.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385952 "|Top8051|DW8051_core:u0|DW8051_intr_0:i_intr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_intr_1 DW8051_core:u0\|DW8051_intr_1:i_intr1 " "Elaborating entity \"DW8051_intr_1\" for hierarchy \"DW8051_core:u0\|DW8051_intr_1:i_intr1\"" {  } { { "DW8051/DW8051_core.v" "i_intr1" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992385975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(353) " "Verilog HDL assignment warning at DW8051_intr_1.v(353): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385976 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(354) " "Verilog HDL assignment warning at DW8051_intr_1.v(354): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385976 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(355) " "Verilog HDL assignment warning at DW8051_intr_1.v(355): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385976 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(356) " "Verilog HDL assignment warning at DW8051_intr_1.v(356): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385976 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(357) " "Verilog HDL assignment warning at DW8051_intr_1.v(357): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385976 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(358) " "Verilog HDL assignment warning at DW8051_intr_1.v(358): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385976 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(359) " "Verilog HDL assignment warning at DW8051_intr_1.v(359): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385976 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(374) " "Verilog HDL assignment warning at DW8051_intr_1.v(374): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385977 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(380) " "Verilog HDL assignment warning at DW8051_intr_1.v(380): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385977 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(387) " "Verilog HDL assignment warning at DW8051_intr_1.v(387): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385977 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(390) " "Verilog HDL assignment warning at DW8051_intr_1.v(390): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385977 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(393) " "Verilog HDL assignment warning at DW8051_intr_1.v(393): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385977 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(396) " "Verilog HDL assignment warning at DW8051_intr_1.v(396): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385978 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(398) " "Verilog HDL assignment warning at DW8051_intr_1.v(398): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385978 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(406) " "Verilog HDL assignment warning at DW8051_intr_1.v(406): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385978 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(414) " "Verilog HDL assignment warning at DW8051_intr_1.v(414): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385978 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(417) " "Verilog HDL assignment warning at DW8051_intr_1.v(417): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385978 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(420) " "Verilog HDL assignment warning at DW8051_intr_1.v(420): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385978 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_intr_1.v(423) " "Verilog HDL assignment warning at DW8051_intr_1.v(423): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992385978 "|Top8051|DW8051_core:u0|DW8051_intr_1:i_intr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_timer2 DW8051_core:u0\|DW8051_timer2:i_timer2 " "Elaborating entity \"DW8051_timer2\" for hierarchy \"DW8051_core:u0\|DW8051_timer2:i_timer2\"" {  } { { "DW8051/DW8051_core.v" "i_timer2" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(175) " "Verilog HDL assignment warning at DW8051_timer2.v(175): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386013 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(176) " "Verilog HDL assignment warning at DW8051_timer2.v(176): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386013 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(177) " "Verilog HDL assignment warning at DW8051_timer2.v(177): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386013 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(178) " "Verilog HDL assignment warning at DW8051_timer2.v(178): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386013 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(179) " "Verilog HDL assignment warning at DW8051_timer2.v(179): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386013 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(254) " "Verilog HDL assignment warning at DW8051_timer2.v(254): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386015 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(258) " "Verilog HDL assignment warning at DW8051_timer2.v(258): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386015 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(267) " "Verilog HDL assignment warning at DW8051_timer2.v(267): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386015 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(308) " "Verilog HDL assignment warning at DW8051_timer2.v(308): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386016 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(317) " "Verilog HDL assignment warning at DW8051_timer2.v(317): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386016 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(324) " "Verilog HDL assignment warning at DW8051_timer2.v(324): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386016 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_timer2.v(339) " "Verilog HDL assignment warning at DW8051_timer2.v(339): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386017 "|Top8051|DW8051_core:u0|DW8051_timer2:i_timer2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_serial DW8051_core:u0\|DW8051_serial:i_serial1 " "Elaborating entity \"DW8051_serial\" for hierarchy \"DW8051_core:u0\|DW8051_serial:i_serial1\"" {  } { { "DW8051/DW8051_core.v" "i_serial1" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode3 DW8051_serial.v(129) " "Verilog HDL or VHDL warning at DW8051_serial.v(129): object \"mode3\" assigned a value but never read" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592992386043 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb8 DW8051_serial.v(135) " "Verilog HDL or VHDL warning at DW8051_serial.v(135): object \"rb8\" assigned a value but never read" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592992386043 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DW8051_serial.v(233) " "Verilog HDL assignment warning at DW8051_serial.v(233): truncated value with size 32 to match size of target (8)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386044 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(245) " "Verilog HDL assignment warning at DW8051_serial.v(245): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386044 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(246) " "Verilog HDL assignment warning at DW8051_serial.v(246): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386045 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(255) " "Verilog HDL assignment warning at DW8051_serial.v(255): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386045 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(256) " "Verilog HDL assignment warning at DW8051_serial.v(256): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386045 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(380) " "Verilog HDL assignment warning at DW8051_serial.v(380): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386046 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(437) " "Verilog HDL assignment warning at DW8051_serial.v(437): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386047 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(441) " "Verilog HDL assignment warning at DW8051_serial.v(441): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386047 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(485) " "Verilog HDL assignment warning at DW8051_serial.v(485): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386047 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(582) " "Verilog HDL assignment warning at DW8051_serial.v(582): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386048 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(587) " "Verilog HDL assignment warning at DW8051_serial.v(587): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386049 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(592) " "Verilog HDL assignment warning at DW8051_serial.v(592): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386049 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(596) " "Verilog HDL assignment warning at DW8051_serial.v(596): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386049 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(600) " "Verilog HDL assignment warning at DW8051_serial.v(600): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386049 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(602) " "Verilog HDL assignment warning at DW8051_serial.v(602): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386049 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(607) " "Verilog HDL assignment warning at DW8051_serial.v(607): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386049 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(654) " "Verilog HDL assignment warning at DW8051_serial.v(654): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386050 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(658) " "Verilog HDL assignment warning at DW8051_serial.v(658): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386050 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(664) " "Verilog HDL assignment warning at DW8051_serial.v(664): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386050 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(666) " "Verilog HDL assignment warning at DW8051_serial.v(666): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386050 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(670) " "Verilog HDL assignment warning at DW8051_serial.v(670): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386051 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(688) " "Verilog HDL assignment warning at DW8051_serial.v(688): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386051 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(692) " "Verilog HDL assignment warning at DW8051_serial.v(692): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386051 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_shftreg DW8051_core:u0\|DW8051_serial:i_serial1\|DW8051_shftreg:u0 " "Elaborating entity \"DW8051_shftreg\" for hierarchy \"DW8051_core:u0\|DW8051_serial:i_serial1\|DW8051_shftreg:u0\"" {  } { { "DW8051/DW8051_serial.v" "u0" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_shftreg DW8051_core:u0\|DW8051_serial:i_serial1\|DW8051_shftreg:u1 " "Elaborating entity \"DW8051_shftreg\" for hierarchy \"DW8051_core:u0\|DW8051_serial:i_serial1\|DW8051_shftreg:u1\"" {  } { { "DW8051/DW8051_serial.v" "u1" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_updn_ctr DW8051_core:u0\|DW8051_serial:i_serial1\|DW8051_updn_ctr:u2 " "Elaborating entity \"DW8051_updn_ctr\" for hierarchy \"DW8051_core:u0\|DW8051_serial:i_serial1\|DW8051_updn_ctr:u2\"" {  } { { "DW8051/DW8051_serial.v" "u2" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DW8051_updn_ctr.v(75) " "Verilog HDL assignment warning at DW8051_updn_ctr.v(75): truncated value with size 32 to match size of target (4)" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386099 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DW8051_updn_ctr.v(77) " "Verilog HDL assignment warning at DW8051_updn_ctr.v(77): truncated value with size 32 to match size of target (4)" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386099 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_updn_ctr.v(88) " "Verilog HDL assignment warning at DW8051_updn_ctr.v(88): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_updn_ctr.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_updn_ctr.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386100 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DW8051_serial DW8051_core:u0\|DW8051_serial:i_serial2 " "Elaborating entity \"DW8051_serial\" for hierarchy \"DW8051_core:u0\|DW8051_serial:i_serial2\"" {  } { { "DW8051/DW8051_core.v" "i_serial2" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_core.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode3 DW8051_serial.v(129) " "Verilog HDL or VHDL warning at DW8051_serial.v(129): object \"mode3\" assigned a value but never read" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592992386117 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb8 DW8051_serial.v(135) " "Verilog HDL or VHDL warning at DW8051_serial.v(135): object \"rb8\" assigned a value but never read" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592992386117 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DW8051_serial.v(233) " "Verilog HDL assignment warning at DW8051_serial.v(233): truncated value with size 32 to match size of target (8)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386117 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(245) " "Verilog HDL assignment warning at DW8051_serial.v(245): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386117 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(246) " "Verilog HDL assignment warning at DW8051_serial.v(246): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386117 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(255) " "Verilog HDL assignment warning at DW8051_serial.v(255): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386118 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(256) " "Verilog HDL assignment warning at DW8051_serial.v(256): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386118 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(380) " "Verilog HDL assignment warning at DW8051_serial.v(380): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386119 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(437) " "Verilog HDL assignment warning at DW8051_serial.v(437): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386119 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(441) " "Verilog HDL assignment warning at DW8051_serial.v(441): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386120 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(485) " "Verilog HDL assignment warning at DW8051_serial.v(485): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386120 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(582) " "Verilog HDL assignment warning at DW8051_serial.v(582): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386121 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(587) " "Verilog HDL assignment warning at DW8051_serial.v(587): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386121 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(592) " "Verilog HDL assignment warning at DW8051_serial.v(592): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386121 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(596) " "Verilog HDL assignment warning at DW8051_serial.v(596): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386121 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(600) " "Verilog HDL assignment warning at DW8051_serial.v(600): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386121 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(602) " "Verilog HDL assignment warning at DW8051_serial.v(602): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386122 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(607) " "Verilog HDL assignment warning at DW8051_serial.v(607): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386122 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(654) " "Verilog HDL assignment warning at DW8051_serial.v(654): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386122 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(658) " "Verilog HDL assignment warning at DW8051_serial.v(658): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386122 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(664) " "Verilog HDL assignment warning at DW8051_serial.v(664): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386122 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(666) " "Verilog HDL assignment warning at DW8051_serial.v(666): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386123 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(670) " "Verilog HDL assignment warning at DW8051_serial.v(670): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386123 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(688) " "Verilog HDL assignment warning at DW8051_serial.v(688): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386123 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DW8051_serial.v(692) " "Verilog HDL assignment warning at DW8051_serial.v(692): truncated value with size 32 to match size of target (1)" {  } { { "DW8051/DW8051_serial.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_serial.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386124 "|Top8051|DW8051_core:u0|DW8051_serial:i_serial2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:u_rom " "Elaborating entity \"rom\" for hierarchy \"rom:u_rom\"" {  } { { "Top8051.v" "u_rom" { Text "D:/QuartusCode/Lab4/Top8051.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:u_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:u_rom\|altsyncram:altsyncram_component\"" {  } { { "DW8051/rom.v" "altsyncram_component" { Text "D:/QuartusCode/Lab4/DW8051/rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:u_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:u_rom\|altsyncram:altsyncram_component\"" {  } { { "DW8051/rom.v" "" { Text "D:/QuartusCode/Lab4/DW8051/rom.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:u_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:u_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Lab4_v3.hex " "Parameter \"init_file\" = \"./Lab4_v3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386264 ""}  } { { "DW8051/rom.v" "" { Text "D:/QuartusCode/Lab4/DW8051/rom.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592992386264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fta1 " "Found entity 1: altsyncram_fta1" {  } { { "db/altsyncram_fta1.tdf" "" { Text "D:/QuartusCode/Lab4/db/altsyncram_fta1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992386317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992386317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fta1 rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated " "Elaborating entity \"altsyncram_fta1\" for hierarchy \"rom:u_rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386318 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "Lab4_v3.hex 33 10 " "Width of data items in \"Lab4_v3.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 33 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 Lab4_v3.hex " "Data at line (1) of memory initialization file \"Lab4_v3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1592992386324 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 Lab4_v3.hex " "Data at line (2) of memory initialization file \"Lab4_v3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1592992386324 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 Lab4_v3.hex " "Data at line (3) of memory initialization file \"Lab4_v3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1592992386324 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 Lab4_v3.hex " "Data at line (4) of memory initialization file \"Lab4_v3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1592992386324 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 Lab4_v3.hex " "Data at line (5) of memory initialization file \"Lab4_v3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1592992386324 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 Lab4_v3.hex " "Data at line (6) of memory initialization file \"Lab4_v3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1592992386324 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 Lab4_v3.hex " "Data at line (7) of memory initialization file \"Lab4_v3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1592992386324 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 Lab4_v3.hex " "Data at line (9) of memory initialization file \"Lab4_v3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1592992386324 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 Lab4_v3.hex " "Data at line (10) of memory initialization file \"Lab4_v3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1592992386324 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 Lab4_v3.hex " "Data at line (11) of memory initialization file \"Lab4_v3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1592992386324 ""}  } { { "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" "" { Text "D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1592992386324 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 2526 D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex " "Memory depth (8192) in the design file differs from memory depth (2526) in the Memory Initialization File \"D:/QuartusCode/Lab4/DW8051/Lab4_v3.hex\" -- setting initial value for remaining addresses to 0" {  } { { "DW8051/rom.v" "" { Text "D:/QuartusCode/Lab4/DW8051/rom.v" 84 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1592992386325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:u_ram " "Elaborating entity \"ram\" for hierarchy \"ram:u_ram\"" {  } { { "Top8051.v" "u_ram" { Text "D:/QuartusCode/Lab4/Top8051.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:u_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:u_ram\|altsyncram:altsyncram_component\"" {  } { { "DW8051/ram.v" "altsyncram_component" { Text "D:/QuartusCode/Lab4/DW8051/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:u_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:u_ram\|altsyncram:altsyncram_component\"" {  } { { "DW8051/ram.v" "" { Text "D:/QuartusCode/Lab4/DW8051/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:u_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:u_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592992386440 ""}  } { { "DW8051/ram.v" "" { Text "D:/QuartusCode/Lab4/DW8051/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592992386440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75g1 " "Found entity 1: altsyncram_75g1" {  } { { "db/altsyncram_75g1.tdf" "" { Text "D:/QuartusCode/Lab4/db/altsyncram_75g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992386499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992386499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_75g1 ram:u_ram\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated " "Elaborating entity \"altsyncram_75g1\" for hierarchy \"ram:u_ram\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_v2 LED_v2:LED_u0 " "Elaborating entity \"LED_v2\" for hierarchy \"LED_v2:LED_u0\"" {  } { { "Top8051.v" "LED_u0" { Text "D:/QuartusCode/Lab4/Top8051.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386513 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_status_cs LED_v2.v(32) " "Verilog HDL or VHDL warning at LED_v2.v(32): object \"key_status_cs\" assigned a value but never read" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592992386513 "|Top8051|LED_v2:LED_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LED_v2.v(52) " "Verilog HDL assignment warning at LED_v2.v(52): truncated value with size 32 to match size of target (1)" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386513 "|Top8051|LED_v2:LED_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LED_v2.v(53) " "Verilog HDL assignment warning at LED_v2.v(53): truncated value with size 32 to match size of target (1)" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386514 "|Top8051|LED_v2:LED_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LED_v2.v(54) " "Verilog HDL assignment warning at LED_v2.v(54): truncated value with size 32 to match size of target (1)" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386514 "|Top8051|LED_v2:LED_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LED_v2.v(55) " "Verilog HDL assignment warning at LED_v2.v(55): truncated value with size 32 to match size of target (1)" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386514 "|Top8051|LED_v2:LED_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LED_v2.v(56) " "Verilog HDL assignment warning at LED_v2.v(56): truncated value with size 32 to match size of target (1)" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386514 "|Top8051|LED_v2:LED_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_control_data LED_v2.v(63) " "Verilog HDL Always Construct warning at LED_v2.v(63): inferring latch(es) for variable \"led_control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592992386514 "|Top8051|LED_v2:LED_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LED_v2.v(97) " "Verilog HDL assignment warning at LED_v2.v(97): truncated value with size 32 to match size of target (4)" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386517 "|Top8051|LED_v2:LED_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LED_v2.v(159) " "Verilog HDL assignment warning at LED_v2.v(159): truncated value with size 32 to match size of target (5)" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386518 "|Top8051|LED_v2:LED_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_data_out LED_v2.v(21) " "Output port \"led_data_out\" at LED_v2.v(21) has no driver" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592992386520 "|Top8051|LED_v2:LED_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_sfr_cs LED_v2.v(20) " "Output port \"led_sfr_cs\" at LED_v2.v(20) has no driver" {  } { { "LED_v2.v" "" { Text "D:/QuartusCode/Lab4/LED_v2.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592992386520 "|Top8051|LED_v2:LED_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key Key:KEY_u0 " "Elaborating entity \"Key\" for hierarchy \"Key:KEY_u0\"" {  } { { "Top8051.v" "KEY_u0" { Text "D:/QuartusCode/Lab4/Top8051.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386567 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_status_wr Key.v(37) " "Verilog HDL or VHDL warning at Key.v(37): object \"key_status_wr\" assigned a value but never read" {  } { { "Key.v" "" { Text "D:/QuartusCode/Lab4/Key.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592992386567 "|Top8051|Key:KEY_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Key.v(81) " "Verilog HDL assignment warning at Key.v(81): truncated value with size 32 to match size of target (1)" {  } { { "Key.v" "" { Text "D:/QuartusCode/Lab4/Key.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592992386568 "|Top8051|Key:KEY_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect Key:KEY_u0\|edge_detect:edge_key0 " "Elaborating entity \"edge_detect\" for hierarchy \"Key:KEY_u0\|edge_detect:edge_key0\"" {  } { { "Key.v" "edge_key0" { Text "D:/QuartusCode/Lab4/Key.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992386581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e824 " "Found entity 1: altsyncram_e824" {  } { { "db/altsyncram_e824.tdf" "" { Text "D:/QuartusCode/Lab4/db/altsyncram_e824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992390968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992390968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "D:/QuartusCode/Lab4/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992391327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992391327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/QuartusCode/Lab4/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992391453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992391453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aii " "Found entity 1: cntr_aii" {  } { { "db/cntr_aii.tdf" "" { Text "D:/QuartusCode/Lab4/db/cntr_aii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992391738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992391738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "D:/QuartusCode/Lab4/db/cmpr_vgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992391803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992391803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "D:/QuartusCode/Lab4/db/cntr_h6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992391909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992391909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "D:/QuartusCode/Lab4/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992392063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992392063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/QuartusCode/Lab4/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992392122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992392122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/QuartusCode/Lab4/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992392230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992392230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/QuartusCode/Lab4/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992392301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992392301 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992393045 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592992393205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.24.17:53:18 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2020.06.24.17:53:18 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992398689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992402305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992402502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992405488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992405670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992405849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992406046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992406050 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992406051 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592992406749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "D:/QuartusCode/Lab4/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992406995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992406995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992407088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992407088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992407093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992407093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992407163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992407163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992407263 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992407263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992407263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/QuartusCode/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592992407337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992407337 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592992414950 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 439 -1 0 } } { "DW8051/DW8051_main_regs.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_main_regs.v" 207 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 240 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 239 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 569 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 440 -1 0 } } { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 160 -1 0 } } { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 162 -1 0 } } { "DW8051/DW8051_timer.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer.v" 161 -1 0 } } { "DW8051/DW8051_timer2.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_timer2.v" 162 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 213 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 214 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 216 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 217 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 241 -1 0 } } { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 253 -1 0 } } { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 260 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 234 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 236 -1 0 } } { "DW8051/DW8051_biu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_biu.v" 193 -1 0 } } { "DW8051/DW8051_biu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_biu.v" 115 -1 0 } } { "DW8051/DW8051_intr_1.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_intr_1.v" 246 -1 0 } } { "DW8051/DW8051_control.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_control.v" 461 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592992415114 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592992415114 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992418781 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592992425513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusCode/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file D:/QuartusCode/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992425820 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 83 581 0 0 498 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 83 of its 581 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 498 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1592992427237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592992427366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592992427366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7618 " "Implemented 7618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592992428149 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592992428149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7317 " "Implemented 7317 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592992428149 ""} { "Info" "ICUT_CUT_TM_RAMS" "290 " "Implemented 290 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592992428149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592992428149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592992428222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 17:53:48 2020 " "Processing ended: Wed Jun 24 17:53:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592992428222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592992428222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592992428222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592992428222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1592992429633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592992429639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 17:53:49 2020 " "Processing started: Wed Jun 24 17:53:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592992429639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592992429639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592992429640 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592992429833 ""}
{ "Info" "0" "" "Project  = Lab4" {  } {  } 0 0 "Project  = Lab4" 0 0 "Fitter" 0 0 1592992429833 ""}
{ "Info" "0" "" "Revision = Lab4" {  } {  } 0 0 "Revision = Lab4" 0 0 "Fitter" 0 0 1592992429833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1592992430016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592992430016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592992430084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592992430163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592992430163 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592992430612 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592992430624 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592992431095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592992431095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592992431095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592992431095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592992431095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592992431095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592992431095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592992431095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592992431095 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592992431095 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 19183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592992431117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 19185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592992431117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 19187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592992431117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 19189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592992431117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 19191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592992431117 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592992431117 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592992431122 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1592992432115 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592992433808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592992433808 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592992433808 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1592992433808 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592992433859 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED_v2:LED_u0\|logic_count\[5\] clk " "Register LED_v2:LED_u0\|logic_count\[5\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592992433884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592992433884 "|Top8051|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592992433948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592992433948 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1592992433948 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1592992433949 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592992433949 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592992433949 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592992433949 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1592992433949 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592992434636 ""}  } { { "Top8051.v" "" { Text "D:/QuartusCode/Lab4/Top8051.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 19169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592992434636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592992434636 ""}  } { { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 5449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592992434636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592992434636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 12187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592992434636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 12209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592992434636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 6270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592992434636 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592992434636 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 9017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592992434636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DW8051_core:u0\|DW8051_cpu:i_cpu\|rst_n  " "Automatically promoted node DW8051_core:u0\|DW8051_cpu:i_cpu\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592992434636 ""}  } { { "DW8051/DW8051_cpu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 2169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592992434636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DW8051_core:u0\|DW8051_cpu:i_cpu\|sync_por_n  " "Automatically promoted node DW8051_core:u0\|DW8051_cpu:i_cpu\|sync_por_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592992434637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DW8051_core:u0\|DW8051_cpu:i_cpu\|rst_first~0 " "Destination node DW8051_core:u0\|DW8051_cpu:i_cpu\|rst_first~0" {  } { { "DW8051/DW8051_cpu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 218 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 4675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592992434637 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592992434637 ""}  } { { "DW8051/DW8051_cpu.v" "" { Text "D:/QuartusCode/Lab4/DW8051/DW8051_cpu.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab4/" { { 0 { 0 ""} 0 2168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592992434637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592992435549 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592992435563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592992435564 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592992435579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592992435606 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592992435630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592992435630 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592992435642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592992435910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1592992435922 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592992435922 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592992437034 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1592992437054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592992441172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592992443298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592992443404 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592992446271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592992446271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592992447345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "D:/QuartusCode/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592992452938 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592992452938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592992453782 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1592992453782 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592992453782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592992453784 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.43 " "Total time spent on timing analysis during the Fitter is 1.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592992454124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592992454190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592992455046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592992455050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592992455868 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592992457188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusCode/Lab4/output_files/Lab4.fit.smsg " "Generated suppressed messages file D:/QuartusCode/Lab4/output_files/Lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592992459397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5520 " "Peak virtual memory: 5520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592992461357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 17:54:21 2020 " "Processing ended: Wed Jun 24 17:54:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592992461357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592992461357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592992461357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592992461357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592992462561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592992462567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 17:54:22 2020 " "Processing started: Wed Jun 24 17:54:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592992462567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592992462567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592992462567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1592992463070 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592992466673 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592992466798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592992467283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 17:54:27 2020 " "Processing ended: Wed Jun 24 17:54:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592992467283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592992467283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592992467283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592992467283 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592992467973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592992468663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592992468663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 17:54:28 2020 " "Processing started: Wed Jun 24 17:54:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592992468663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1592992468663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4 -c Lab4 " "Command: quartus_sta Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592992468663 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1592992468866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1592992469447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1592992469447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992469516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992469516 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592992470340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592992470340 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592992470340 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1592992470340 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1592992470384 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED_v2:LED_u0\|logic_count\[5\] clk " "Register LED_v2:LED_u0\|logic_count\[5\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592992470406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1592992470406 "|Top8051|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592992470435 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592992470435 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1592992470435 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1592992470436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1592992470450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.089 " "Worst-case setup slack is 44.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.089               0.000 altera_reserved_tck  " "   44.089               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992470526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992470540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.810 " "Worst-case recovery slack is 94.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.810               0.000 altera_reserved_tck  " "   94.810               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992470551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.203 " "Worst-case removal slack is 1.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.203               0.000 altera_reserved_tck  " "    1.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992470564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.568 " "Worst-case minimum pulse width slack is 49.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.568               0.000 altera_reserved_tck  " "   49.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992470573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992470573 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992470691 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992470691 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992470691 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992470691 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.505 ns " "Worst Case Available Settling Time: 341.505 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992470691 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992470691 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592992470691 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592992470707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1592992470742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1592992471654 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED_v2:LED_u0\|logic_count\[5\] clk " "Register LED_v2:LED_u0\|logic_count\[5\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592992471954 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1592992471954 "|Top8051|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592992471964 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592992471964 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1592992471964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.620 " "Worst-case setup slack is 44.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.620               0.000 altera_reserved_tck  " "   44.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992472020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992472035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.270 " "Worst-case recovery slack is 95.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.270               0.000 altera_reserved_tck  " "   95.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992472048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.101 " "Worst-case removal slack is 1.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101               0.000 altera_reserved_tck  " "    1.101               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992472059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.498 " "Worst-case minimum pulse width slack is 49.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.498               0.000 altera_reserved_tck  " "   49.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992472068 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.311 ns " "Worst Case Available Settling Time: 342.311 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472179 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592992472179 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592992472188 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED_v2:LED_u0\|logic_count\[5\] clk " "Register LED_v2:LED_u0\|logic_count\[5\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592992472424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1592992472424 "|Top8051|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592992472434 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592992472434 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1592992472434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.204 " "Worst-case setup slack is 47.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.204               0.000 altera_reserved_tck  " "   47.204               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992472453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992472468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.200 " "Worst-case recovery slack is 97.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.200               0.000 altera_reserved_tck  " "   97.200               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992472480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.572 " "Worst-case removal slack is 0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 altera_reserved_tck  " "    0.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992472492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.455 " "Worst-case minimum pulse width slack is 49.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455               0.000 altera_reserved_tck  " "   49.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592992472501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592992472501 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.055 ns " "Worst Case Available Settling Time: 346.055 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592992472617 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592992472617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592992473022 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592992473025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592992473188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 17:54:33 2020 " "Processing ended: Wed Jun 24 17:54:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592992473188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592992473188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592992473188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592992473188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1592992474383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592992474390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 17:54:34 2020 " "Processing started: Wed Jun 24 17:54:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592992474390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1592992474390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1592992474390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1592992475319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_7_1200mv_85c_slow.vo D:/QuartusCode/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_7_1200mv_85c_slow.vo in folder \"D:/QuartusCode/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592992477043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_7_1200mv_0c_slow.vo D:/QuartusCode/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_7_1200mv_0c_slow.vo in folder \"D:/QuartusCode/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592992477731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_min_1200mv_0c_fast.vo D:/QuartusCode/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_min_1200mv_0c_fast.vo in folder \"D:/QuartusCode/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592992478413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4.vo D:/QuartusCode/Lab4/simulation/modelsim/ simulation " "Generated file Lab4.vo in folder \"D:/QuartusCode/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592992479092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_7_1200mv_85c_v_slow.sdo D:/QuartusCode/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_7_1200mv_85c_v_slow.sdo in folder \"D:/QuartusCode/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592992480716 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_7_1200mv_0c_v_slow.sdo D:/QuartusCode/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_7_1200mv_0c_v_slow.sdo in folder \"D:/QuartusCode/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592992482344 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_min_1200mv_0c_v_fast.sdo D:/QuartusCode/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_min_1200mv_0c_v_fast.sdo in folder \"D:/QuartusCode/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592992484028 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_v.sdo D:/QuartusCode/Lab4/simulation/modelsim/ simulation " "Generated file Lab4_v.sdo in folder \"D:/QuartusCode/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592992485652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592992486883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 17:54:46 2020 " "Processing ended: Wed Jun 24 17:54:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592992486883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592992486883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592992486883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1592992486883 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 227 s " "Quartus Prime Full Compilation was successful. 0 errors, 227 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1592992487581 ""}
