// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ExecuteSequencer_1(	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
  input          clock,	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
  input          reset,	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
  output         io_dis_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [31:0]  io_dis_bits_bits,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [10:0]  io_dis_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [2:0]   io_dis_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [1:0]   io_dis_bits_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [9:0]   io_dis_bits_vstart,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [63:0]  io_dis_bits_rs1_data,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [4:0]   io_dis_bits_vat,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [2:0]   io_dis_bits_rm,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [1:0]   io_dis_bits_emul,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_reduction,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_scalar_to_vd0,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_wide_vd,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_wide_vs2,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_writes_mask,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_reads_vs1_mask,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_reads_vs2_mask,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_renv1,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_renv2,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_renvd,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_renvm,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_wvd,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_seq_hazard_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [4:0]   io_seq_hazard_bits_vat,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [255:0] io_seq_hazard_bits_rintent,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [255:0] io_seq_hazard_bits_wintent,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [4:0]   io_vat,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [4:0]   io_vat_head,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [255:0] io_older_writes,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [255:0] io_older_reads,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_busy,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_rvs1_req_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvs1_req_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [7:0]   io_rvs1_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvs1_req_bits_oldest,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [127:0] io_rvs1_resp,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_rvs2_req_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvs2_req_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [7:0]   io_rvs2_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvs2_req_bits_oldest,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [127:0] io_rvs2_resp,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_rvd_req_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvd_req_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [7:0]   io_rvd_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvd_req_bits_oldest,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [127:0] io_rvd_resp,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_rvm_req_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvm_req_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [7:0]   io_rvm_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvm_req_bits_oldest,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [127:0] io_rvm_resp,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_iss_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_iss_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [9:0]   io_iss_bits_eidx,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [127:0] io_iss_bits_rvs1_data,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [127:0] io_iss_bits_rvs2_data,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [127:0] io_iss_bits_rvd_data,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [63:0]  io_iss_bits_rvs1_elem,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [63:0]  io_iss_bits_rvs2_elem,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [1:0]   io_iss_bits_rvs1_eew,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [1:0]   io_iss_bits_rvs2_eew,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [1:0]   io_iss_bits_rvd_eew,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [1:0]   io_iss_bits_vd_eew,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [15:0]  io_iss_bits_wmask,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [7:0]   io_iss_bits_wvd_eg,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [2:0]   io_iss_bits_funct3,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [5:0]   io_iss_bits_funct6,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [4:0]   io_iss_bits_rs1,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [4:0]   io_iss_bits_rs2,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_iss_bits_tail,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [4:0]   io_iss_bits_vat,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_iss_bits_acc,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [2:0]   io_iss_bits_rm,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_acc_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [127:0] io_acc_bits_data,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [127:0] io_acc_bits_mask	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
);

  wire [63:0]       _io_iss_bits_rvs2_elem_output;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:272:25, :306:51, :307:27, :310:16, :311:27]
  wire [7:0]        _io_iss_bits_wvd_eg_T_2;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  wire              _io_iss_valid_output;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:211:29]
  wire [2:0]        _eidx_9to7;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:158:36, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
  wire [7:0]        _io_rvd_req_bits_eg_T_1;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  wire [7:0]        _io_rvs2_req_bits_eg_T_1;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  wire [7:0]        _io_rvs1_req_bits_eg_T_1;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  wire [3:0][127:0] _GEN = {128'hFFFF, 128'hFFFFFFFF, 128'hFFFFFFFFFFFFFFFF, 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:256:22]
  wire [3:0][127:0] _GEN_0 = {128'hFFF0000000000000FFF0000000000000, 128'hFF800000FF800000FF800000FF800000, 128'hFC00FC00FC00FC00FC00FC00FC00FC00, 128'hF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8};	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [3:0][127:0] _GEN_1 = {128'h7FF00000000000007FF0000000000000, 128'h7F8000007F8000007F8000007F800000, 128'h7C007C007C007C007C007C007C007C00, 128'h78787878787878787878787878787878};	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  reg               valid;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:16:22]
  reg  [31:0]       inst_bits;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg  [10:0]       inst_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg  [2:0]        inst_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg  [1:0]        inst_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg  [63:0]       inst_rs1_data;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg  [4:0]        inst_vat;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg  [2:0]        inst_rm;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg  [1:0]        inst_emul;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_reduction;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_scalar_to_vd0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_wide_vd;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_wide_vs2;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_writes_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_reads_vs1_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_reads_vs2_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_renv1;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_renv2;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_renvd;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_renvm;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               inst_wvd;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
  reg               head;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:18:18]
  reg               reduction_head;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:19:27]
  reg  [255:0]      wvd_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:20:22]
  reg  [255:0]      rvs1_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:21:22]
  reg  [255:0]      rvs2_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:22:22]
  reg  [255:0]      rvd_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:23:22]
  reg  [7:0]        rvm_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:24:22]
  reg               slide;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:25:22]
  reg               slide_up;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:26:22]
  reg  [10:0]       slide_offset;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:28:25]
  reg  [7:0]        acc_0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_1;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_2;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_3;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_4;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_5;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_6;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_7;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_8;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_9;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_10;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_11;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_12;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_13;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_14;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg  [7:0]        acc_15;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22]
  reg               acc_ready;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:33:22]
  reg               acc_tail;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:34:22]
  reg  [3:0]        acc_tail_id;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:35:24]
  wire [2:0]        decode_invInputs = ~(inst_bits[30:28]);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, generators/saturn/src/main/scala/insns/Decode.scala:19:18, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [6:0]        _elementwise_acc_WIRE_1 = {1'h0, inst_bits[31:26]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21, generators/saturn/src/main/scala/common/Bundles.scala:75:20, :84:35]
  wire              rgatherei16 = ~(|(inst_bits[14:12])) & (~(|(inst_bits[14:12])) | inst_bits[14:12] == 3'h3 | inst_bits[14:12] == 3'h4 ? _elementwise_acc_WIRE_1 : 7'h40) == 7'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :40:30, :41:{33,43,57}, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :84:{18,35}]
  wire [2:0]        vs1_eew = rgatherei16 ? 3'h1 : inst_vconfig_vtype_vsew;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :41:43, :43:21]
  wire [2:0]        _vs2_eew_T = inst_vconfig_vtype_vsew + {2'h0, inst_wide_vs2};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :44:42, :51:55]
  wire [2:0]        _vd_eew_T = inst_vconfig_vtype_vsew + {2'h0, inst_wide_vd};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :45:42, :51:55]
  wire [2:0]        _incr_eew_T_1 = inst_renv2 ? _vs2_eew_T : 3'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :44:42, :49:8]
  wire [2:0]        _incr_eew_T_2 = inst_renvd ? _vd_eew_T : 3'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :45:42, :50:8]
  wire [2:0]        _incr_eew_T_4 = (|(inst_renv1 ? vs1_eew : 3'h0)) & inst_renv1 ? vs1_eew : 3'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :43:21, :48:8, :51:{52,55}]
  wire [2:0]        _incr_eew_T_6 = _incr_eew_T_1 > _incr_eew_T_4 ? _incr_eew_T_1 : _incr_eew_T_4;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:48:8, :49:8, :51:{52,55}]
  wire [2:0]        _incr_eew_T_8 = _incr_eew_T_2 > _incr_eew_T_6 ? _incr_eew_T_2 : _incr_eew_T_6;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:50:8, :51:{52,55}]
  wire [6:0]        _acc_copy_T_7 = inst_bits[14:12] == 3'h1 | inst_bits[14:12] == 3'h5 ? _elementwise_acc_WIRE_1 : 7'h40;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :84:{18,35}, :85:18]
  wire [1:0]        _acc_copy_T_10 = {_acc_copy_T_7 == 7'h33, _acc_copy_T_7 == 7'h3};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:56:74, generators/saturn/src/main/scala/common/Bundles.scala:85:18]
  wire [3:0]        _acc_tail_id_T = acc_tail_id + 4'h1;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:35:24, :57:30, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [2:0]        _offset_T = 3'h4 - _vd_eew_T;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:45:42, :57:58]
  wire              acc_last = _acc_tail_id_T == {1'h0, _offset_T} | (|_acc_copy_T_10);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:56:74, :57:{30,36,58,67}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [63:0]       io_iss_bits_rvs1_data_v = inst_bits[14] ? inst_rs1_data : {{59{inst_bits[19]}}, inst_bits[19:15]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :59:{21,33}, generators/saturn/src/main/scala/common/Bundles.scala:68:17, :72:20, :74:{22,27,36}]
  wire              rgather = (~(|(inst_bits[14:12])) | inst_bits[14:12] == 3'h3 | inst_bits[14:12] == 3'h4 ? _elementwise_acc_WIRE_1 : 7'h40) == 7'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :40:30, :60:31, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :84:{18,35}]
  wire              rgather_ix = rgather & (inst_bits[14:12] == 3'h4 | inst_bits[14:12] == 3'h3);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :40:30, :60:31, :61:28, generators/saturn/src/main/scala/common/Bundles.scala:72:20]
  wire              rgather_v = rgather & ~(|(inst_bits[14:12]));	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :60:31, :62:28, generators/saturn/src/main/scala/common/Bundles.scala:72:20]
  wire              renv1 = inst_reduction ? reduction_head : inst_renv1;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :19:27, :63:21]
  wire              renv2 = rgather_ix ? head : inst_reduction ? ~reduction_head & ~acc_tail : inst_renv2;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :18:18, :19:27, :34:22, :61:28, :64:{21,43,60,76,79}]
  reg  [9:0]        eidx;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22]
  wire [10:0]       eff_vl = inst_bits[14:12] == 3'h3 & (~(|(inst_bits[14:12])) | inst_bits[14:12] == 3'h3 | inst_bits[14:12] == 3'h4 ? _elementwise_acc_WIRE_1 : 7'h40) == 7'h27 ? {3'h0, 8'h80 >> _vd_eew_T} << inst_emul : inst_scalar_to_vd0 ? 11'h1 : inst_vconfig_vl;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :40:{30,40,54}, :45:42, :71:{22,42,53,70}, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :84:{18,35}]
  wire [10:0]       _GEN_2 = {1'h0, eidx};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, generators/saturn/src/main/scala/backend/PipeSequencer.scala:52:35, :64:21]
  wire [2:0]        _next_next_eidx_next_T_8 = 3'h4 - (_vd_eew_T > _incr_eew_T_8 ? _vd_eew_T : _incr_eew_T_8);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:45:42, :51:{52,55}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:33]
  wire [17:0]       _next_eidx_next_T_12 = {7'h0, {1'h0, eidx >> _next_next_eidx_next_T_8} + 11'h1} << _next_next_eidx_next_T_8;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, :71:70, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:{15,33,52,60}, :64:21]
  wire [10:0]       _next_eidx_next_T_14 = (|{&{inst_bits[26], inst_bits[27], decode_invInputs[0], decode_invInputs[1]}, &{decode_invInputs[0], decode_invInputs[1], decode_invInputs[2], inst_bits[31]}}) ? _GEN_2 + 11'h1 : (~inst_renv1 | inst_reads_vs1_mask) & (~inst_renv2 | inst_reads_vs2_mask) & (~inst_wvd | inst_writes_mask) ? _GEN_2 + 11'h80 : _next_eidx_next_T_12[10:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :71:70, :72:{29,41,69,81,105,109,119}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:52:{16,35,46}, :53:12, :54:60, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [10:0]       next_eidx = eff_vl > _next_eidx_next_T_14 ? _next_eidx_next_T_14 : eff_vl;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:71:22, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:{34,37}, :52:16]
  wire              eidx_tail = next_eidx == eff_vl;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:71:22, :74:29, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34]
  wire              tail = inst_reduction ? acc_tail & acc_last : eidx_tail;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :34:22, :57:67, :74:29, :75:{22,48}]
  wire              _io_dis_ready_T_1 = io_iss_ready & _io_iss_valid_output;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:211:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire              _io_dis_ready_output = ~valid | tail & _io_dis_ready_T_1;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:16:22, :75:22, :77:{20,27,36}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire              _GEN_3 = _io_dis_ready_output & io_dis_valid;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:77:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  `ifndef SYNTHESIS	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:83:11]
    always @(posedge clock) begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:83:11]
      if (_GEN_3 & ~reset & (|io_dis_bits_vstart)) begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:83:{11,28}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:83:11]
          $error("Assertion failed\n    at ExecuteSequencer.scala:83 assert(dis_inst.vstart === 0.U)\n");	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:83:11]
        if (`STOP_COND_)	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:83:11]
          $fatal;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:83:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [255:0]      _io_seq_hazard_bits_rintent_T_1 = rvs1_mask | rvs2_mask | rvd_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:21:22, :22:22, :23:22, :140:70]
  wire [255:0]      _rvs1_mask_T_66 = 256'h1 << _io_rvs1_req_bits_eg_T_1;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [255:0]      _rvs2_mask_T_66 = 256'h1 << _io_rvs2_req_bits_eg_T_1;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [255:0]      _rvd_mask_T_66 = 256'h1 << _io_rvd_req_bits_eg_T_1;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [255:0]      _rvm_mask_T_2 = 256'h1 << _eidx_9to7;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:158:36, generators/saturn/src/main/scala/common/Parameters.scala:343:20, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [255:0]      wvd_clr_mask = 256'h1 << _io_iss_bits_wvd_eg_T_2;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [255:0]      vd_write_oh = inst_wvd ? wvd_clr_mask : 256'h0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :90:23, :148:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [127:0]      acc_init = ((inst_bits[14:12] == 3'h1 | inst_bits[14:12] == 3'h5 ? _elementwise_acc_WIRE_1 : 7'h40) == 7'h5 ? _GEN_1[_vd_eew_T[1:0]] : 128'h0) | ((inst_bits[14:12] == 3'h1 | inst_bits[14:12] == 3'h5 ? _elementwise_acc_WIRE_1 : 7'h40) == 7'h7 ? _GEN_0[_vd_eew_T[1:0]] : 128'h0);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :45:42, :46:42, :157:36, :158:36, :169:86, :311:43, generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :84:{18,35}, :85:18, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [127:0]      _rgather_eidx_T_31 = rgather_ix & rgather ? {64'h0, inst_bits[14] ? inst_rs1_data : {59'h0, inst_bits[19:15]}} : 128'h0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :58:{21,33}, :60:31, :61:28, :169:{40,52,86}, :311:{27,43}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14, generators/saturn/src/main/scala/common/Bundles.scala:68:17, :72:20, :74:27]
  wire [10:0]       _rgather_eidx_T_33 = _rgather_eidx_T_31 > 128'h400 ? 11'h400 : _rgather_eidx_T_31[10:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:33, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:169:40, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:{34,37}]
  wire              _rvs2_eidx_T = rgather | rgatherei16;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:41:43, :60:31, :171:31]
  wire [2:0]        _offset_T_4 = 3'h4 - vs1_eew;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:43:21, generators/saturn/src/main/scala/common/Parameters.scala:343:73]
  wire [9:0]        io_rvs1_req_bits_eg_off = eidx >> (inst_reads_vs1_mask ? 3'h7 : _offset_T_4);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :70:22, :158:36, generators/saturn/src/main/scala/common/Parameters.scala:343:{20,26,73}]
  assign _io_rvs1_req_bits_eg_T_1 = {inst_bits[19:15], 3'h0} + io_rvs1_req_bits_eg_off[7:0];	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, generators/saturn/src/main/scala/common/Bundles.scala:68:17, generators/saturn/src/main/scala/common/Parameters.scala:343:20, :344:10]
  wire [2:0]        _offset_T_2 = 3'h4 - _vs2_eew_T;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:44:42, generators/saturn/src/main/scala/common/Parameters.scala:343:73]
  wire [10:0]       io_rvs2_req_bits_eg_off = (_rvs2_eidx_T ? _rgather_eidx_T_33 : _GEN_2) >> (inst_reads_vs2_mask ? 3'h7 : _offset_T_2);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :158:36, :171:{22,31}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :52:35, generators/saturn/src/main/scala/common/Parameters.scala:343:{20,26,73}]
  assign _io_rvs2_req_bits_eg_T_1 = {inst_bits[24:20], 3'h0} + io_rvs2_req_bits_eg_off[7:0];	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, generators/saturn/src/main/scala/common/Bundles.scala:69:17, generators/saturn/src/main/scala/common/Parameters.scala:343:20, :344:10]
  wire [2:0]        _offset_T_6 = 3'h4 - _vd_eew_T;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:45:42, generators/saturn/src/main/scala/common/Parameters.scala:343:73]
  wire [9:0]        _GEN_4 = {7'h0, _offset_T_6};	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:15, generators/saturn/src/main/scala/common/Parameters.scala:343:{20,73}]
  wire [9:0]        io_rvd_req_bits_eg_off = eidx >> _GEN_4;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
  wire [7:0]        _GEN_5 = {inst_bits[11:7], 3'h0};	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, generators/saturn/src/main/scala/common/Bundles.scala:70:17, generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  assign _io_rvd_req_bits_eg_T_1 = _GEN_5 + io_rvd_req_bits_eg_off[7:0];	// @[generators/saturn/src/main/scala/common/Parameters.scala:343:20, :344:10]
  assign _eidx_9to7 = eidx[9:7];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, :158:36, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
  wire              oldest = inst_vat == io_vat_head;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :182:25]
  wire              iss_valid = valid & ~((|(((renv1 ? _rvs1_mask_T_66 : 256'h0) | (renv2 ? _rvs2_mask_T_66 : 256'h0) | (inst_renvd ? _rvd_mask_T_66 : 256'h0) | (inst_renvm ? _rvm_mask_T_2 : 256'h0)) & io_older_writes)) | (|(vd_write_oh & io_older_writes)) | (|(vd_write_oh & io_older_reads))) & ~(renv1 & ~io_rvs1_req_ready) & ~(renv2 & ~io_rvs2_req_ready) & ~(inst_renvd & ~io_rvd_req_ready) & ~(inst_renvm & ~io_rvm_req_ready) & ~(inst_reduction & ~acc_ready);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:16:22, :17:18, :33:22, :63:21, :64:21, :90:23, :144:24, :145:24, :146:24, :147:24, :148:24, :150:{61,75,94}, :151:{33,52}, :152:{33,51}, :153:46, :202:5, :203:{5,13,16}, :204:{5,13,16}, :205:{5,13,16}, :206:{5,13,16}, :207:47, :208:{5,14,17}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  assign _io_iss_valid_output = iss_valid & ~(inst_reduction & reduction_head);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :19:27, :207:47, :211:{29,32,49}]
  wire [15:0][7:0]  _GEN_6 = {{io_rvs1_resp[127:120]}, {io_rvs1_resp[119:112]}, {io_rvs1_resp[111:104]}, {io_rvs1_resp[103:96]}, {io_rvs1_resp[95:88]}, {io_rvs1_resp[87:80]}, {io_rvs1_resp[79:72]}, {io_rvs1_resp[71:64]}, {io_rvs1_resp[63:56]}, {io_rvs1_resp[55:48]}, {io_rvs1_resp[47:40]}, {io_rvs1_resp[39:32]}, {io_rvs1_resp[31:24]}, {io_rvs1_resp[23:16]}, {io_rvs1_resp[15:8]}, {io_rvs1_resp[7:0]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:368:28, :375:11]
  wire [7:0][15:0]  _GEN_7 = {{io_rvs1_resp[127:112]}, {io_rvs1_resp[111:96]}, {io_rvs1_resp[95:80]}, {io_rvs1_resp[79:64]}, {io_rvs1_resp[63:48]}, {io_rvs1_resp[47:32]}, {io_rvs1_resp[31:16]}, {io_rvs1_resp[15:0]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:373:61, :375:11]
  wire [3:0][31:0]  _GEN_8 = {{io_rvs1_resp[127:96]}, {io_rvs1_resp[95:64]}, {io_rvs1_resp[63:32]}, {io_rvs1_resp[31:0]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:373:61, :375:11]
  wire [3:0][63:0]  _GEN_9 = {{eidx[0] ? io_rvs1_resp[127:64] : io_rvs1_resp[63:0]}, {{32'h0, _GEN_8[eidx[1:0]]}}, {{48'h0, _GEN_7[eidx[2:0]]}}, {{56'h0, _GEN_6[eidx[3:0]]}}};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, :216:25, generators/saturn/src/main/scala/common/Parameters.scala:369:25, :373:{61,80}, :375:11]
  wire [15:0][7:0]  _GEN_10 = {{io_rvs2_resp[127:120]}, {io_rvs2_resp[119:112]}, {io_rvs2_resp[111:104]}, {io_rvs2_resp[103:96]}, {io_rvs2_resp[95:88]}, {io_rvs2_resp[87:80]}, {io_rvs2_resp[79:72]}, {io_rvs2_resp[71:64]}, {io_rvs2_resp[63:56]}, {io_rvs2_resp[55:48]}, {io_rvs2_resp[47:40]}, {io_rvs2_resp[39:32]}, {io_rvs2_resp[31:24]}, {io_rvs2_resp[23:16]}, {io_rvs2_resp[15:8]}, {io_rvs2_resp[7:0]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:368:28, :375:11]
  wire [7:0][15:0]  _GEN_11 = {{io_rvs2_resp[127:112]}, {io_rvs2_resp[111:96]}, {io_rvs2_resp[95:80]}, {io_rvs2_resp[79:64]}, {io_rvs2_resp[63:48]}, {io_rvs2_resp[47:32]}, {io_rvs2_resp[31:16]}, {io_rvs2_resp[15:0]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:373:61, :375:11]
  wire [3:0][31:0]  _GEN_12 = {{io_rvs2_resp[127:96]}, {io_rvs2_resp[95:64]}, {io_rvs2_resp[63:32]}, {io_rvs2_resp[31:0]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:373:61, :375:11]
  wire [3:0][63:0]  _GEN_13 = {{eidx[0] ? io_rvs2_resp[127:64] : io_rvs2_resp[63:0]}, {{32'h0, _GEN_12[eidx[1:0]]}}, {{48'h0, _GEN_11[eidx[2:0]]}}, {{56'h0, _GEN_10[eidx[3:0]]}}};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, :217:25, generators/saturn/src/main/scala/common/Parameters.scala:369:25, :373:{61,80}, :375:11]
  wire [9:0]        io_iss_bits_wvd_eg_off = (inst_reduction ? 10'h0 : eidx) >> (inst_writes_mask ? 3'h7 : _offset_T);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :57:58, :70:22, :158:36, :225:48, generators/saturn/src/main/scala/common/Parameters.scala:343:{20,26}, :386:8]
  assign _io_iss_bits_wvd_eg_T_2 = _GEN_5 + io_iss_bits_wvd_eg_off[7:0];	// @[generators/saturn/src/main/scala/common/Parameters.scala:343:20, :344:10]
  wire [16:0]       _head_mask_T = {7'h0, eidx} << _vd_eew_T;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:45:42, :70:22, :239:38, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:15]
  wire [30:0]       head_mask = 31'hFFFF << _head_mask_T[3:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:239:{29,38,48}, :242:25]
  wire [17:0]       _GEN_14 = {15'h0, _vd_eew_T};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:45:42, :240:65, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:60]
  wire [17:0]       _tail_mask_T = {7'h0, next_eidx} << _GEN_14;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:240:65, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :54:15]
  wire [17:0]       _slideup_mask_T_4 = {7'h0, slide_offset} << _GEN_14;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:28:25, :240:65, :243:68, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:15]
  wire [30:0]       _slideup_mask_T_6 = 31'hFFFF << _slideup_mask_T_4[3:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:242:25, :243:{51,68,78}]
  wire [15:0]       _slideup_mask_T_7 = next_eidx <= slide_offset ? 16'h0 : _slideup_mask_T_6[15:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:28:25, :243:{8,19,51}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34]
  wire [127:0]      _vm_resp_T = io_rvm_resp >> (eidx[6:0] & ~(7'hF >> _vd_eew_T));	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:45:42, :70:22, :250:{25,27,36}, :251:32]
  wire [3:0][15:0]  _GEN_15 = {{{{8{_vm_resp_T[1]}}, {8{_vm_resp_T[0]}}}}, {{{4{_vm_resp_T[3]}}, {4{_vm_resp_T[2]}}, {4{_vm_resp_T[1]}}, {4{_vm_resp_T[0]}}}}, {{{2{_vm_resp_T[7]}}, {2{_vm_resp_T[6]}}, {2{_vm_resp_T[5]}}, {2{_vm_resp_T[4]}}, {2{_vm_resp_T[3]}}, {2{_vm_resp_T[2]}}, {2{_vm_resp_T[1]}}, {2{_vm_resp_T[0]}}}}, {_vm_resp_T[15:0]}};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:251:{32,43}, :252:22, :253:{49,68}]
  wire              _v0_mask_T_2 = _vd_eew_T == 3'h1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:45:42, generators/saturn/src/main/scala/common/Parameters.scala:351:13]
  wire              _v0_mask_T_4 = _vd_eew_T == 3'h2;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:45:42, generators/saturn/src/main/scala/common/Parameters.scala:351:13]
  wire              _v0_mask_T_6 = _vd_eew_T == 3'h3;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:40:30, :45:42, generators/saturn/src/main/scala/common/Parameters.scala:351:13]
  wire [1:0]        _GEN_16 = {1'h0, _vd_eew_T == 3'h0};	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:45:42, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21, generators/saturn/src/main/scala/common/Parameters.scala:351:13, :352:13]
  wire              _GEN_17 = inst_bits[14:12] == 3'h3 | inst_bits[14:12] == 3'h4 | inst_bits[14:12] == 3'h6 | inst_bits[14:12] == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :40:30, generators/saturn/src/main/scala/common/Bundles.scala:72:20]
  wire [127:0]      acc_bits = {acc_15, acc_14, acc_13, acc_12, acc_11, acc_10, acc_9, acc_8, acc_7, acc_6, acc_5, acc_4, acc_3, acc_2, acc_1, acc_0};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :273:24]
  wire [6:0]        _elementwise_acc_T_5 = inst_bits[14:12] == 3'h1 | inst_bits[14:12] == 3'h5 ? _elementwise_acc_WIRE_1 : 7'h40;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :84:{18,35}, :85:18]
  wire              _GEN_18 = (|{_elementwise_acc_T_5 == 7'h33, _elementwise_acc_T_5 == 7'h3}) & ~acc_tail;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:34:22, :56:74, :64:79, :274:45, :280:27, generators/saturn/src/main/scala/common/Bundles.scala:85:18]
  wire [127:0]      _mask_bit_T_1 = io_rvm_resp >> eidx[6:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, :282:{50,57}]
  wire              mask_bit = inst_bits[25] | _mask_bit_T_1[0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :282:{25,50,78}, generators/saturn/src/main/scala/common/Bundles.scala:60:16]
  wire [3:0][7:0]   _GEN_19 = {{{8{mask_bit}}}, {{4'h0, {4{mask_bit}}}}, {{6'h0, {2{mask_bit}}}}, {{7'h0, mask_bit}}};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :282:25, :283:{25,47,60}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:15, generators/saturn/src/main/scala/common/Parameters.scala:394:20]
  wire [3:0][63:0]  _GEN_20 = {{{56'h0, acc_1}}, {{48'h0, acc_3, acc_2}}, {{32'h0, acc_7, acc_6, acc_5, acc_4}}, {{acc_15, acc_14, acc_13, acc_12, acc_11, acc_10, acc_9, acc_8}}};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :286:53, :288:17, :290:35, generators/saturn/src/main/scala/common/Parameters.scala:369:25]
  wire [127:0]      _io_iss_bits_rvs1_data_T_28 = (|_acc_copy_T_10) ? acc_init : {64'h0, _GEN_20[acc_tail_id[1:0]]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:35:24, :56:74, :290:35, :311:{27,43}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [63:0]       _GEN_21 = {acc_7, acc_6, acc_5, acc_4, acc_3, acc_2, acc_1, acc_0};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :293:29]
  wire              _GEN_22 = inst_reduction & acc_tail;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :34:22, :217:25, :272:25, :285:21, :293:29]
  wire              _GEN_23 = rgather_v | rgatherei16;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:41:43, :62:28, :302:19]
  wire              _GEN_24 = slide | _rgather_eidx_T_33 >= (11'h400 >> {1'h0, inst_vconfig_vtype_vsew} + {1'h0, inst_vconfig_vtype_vlmul_sign, ~inst_vconfig_vtype_vlmul_mag} & 11'h7FE) & _rvs2_eidx_T;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:{33,47,71}, generators/rocket-chip/src/main/scala/util/package.scala:174:{35,37}, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :25:22, :44:42, :170:35, :171:31, :272:25, :306:{22,51}, :307:27, :310:16, :311:27, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :64:21]
  assign _io_iss_bits_rvs2_elem_output = _GEN_24 ? 64'h0 : _GEN_22 ? _GEN_21 : _GEN_13[_vs2_eew_T[1:0]];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:44:{42,58}, :217:25, :272:25, :285:21, :293:29, :306:51, :307:27, :310:16, :311:{27,43}]
  wire [2:0]        offset_1 = inst_reads_vs2_mask ? 3'h7 : _offset_T_2;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :158:36, generators/saturn/src/main/scala/backend/PipeSequencer.scala:59:21, generators/saturn/src/main/scala/common/Parameters.scala:343:73]
  wire [7:0]        _v0_mask_T_11 = {4'h0, {2'h0, _GEN_16 | {2{_v0_mask_T_2}}} | {4{_v0_mask_T_4}}} | {8{_v0_mask_T_6}};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:51:55, generators/saturn/src/main/scala/common/Parameters.scala:351:{8,13}, :352:13, :394:20]
  wire [7:0]        _v0_mask_T_20 = {8{_v0_mask_T_11[0]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:352:13, :353:46]
  wire [7:0]        _v0_mask_T_21 = {8{_v0_mask_T_11[1]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:352:13, :353:46]
  wire [7:0]        _v0_mask_T_22 = {8{_v0_mask_T_11[2]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:352:13, :353:46]
  wire [7:0]        _v0_mask_T_23 = {8{_v0_mask_T_11[3]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:352:13, :353:46]
  wire [7:0]        _v0_mask_T_24 = {8{_v0_mask_T_11[4]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:352:13, :353:46]
  wire [7:0]        _v0_mask_T_25 = {8{_v0_mask_T_11[5]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:352:13, :353:46]
  wire [7:0]        _v0_mask_T_26 = {8{_v0_mask_T_11[6]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:352:13, :353:46]
  wire [7:0]        _v0_mask_T_27 = {8{_v0_mask_T_11[7]}};	// @[generators/saturn/src/main/scala/common/Parameters.scala:352:13, :353:46]
  wire [63:0]       _GEN_25 = acc_init[63:0] & {~_v0_mask_T_27, ~_v0_mask_T_26, ~_v0_mask_T_25, ~_v0_mask_T_24, ~_v0_mask_T_23, ~_v0_mask_T_22, ~_v0_mask_T_21, ~_v0_mask_T_20} | io_rvs1_resp[63:0] & {_v0_mask_T_27, _v0_mask_T_26, _v0_mask_T_25, _v0_mask_T_24, _v0_mask_T_23, _v0_mask_T_22, _v0_mask_T_21, _v0_mask_T_20};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:317:{23,25,45,61}, generators/saturn/src/main/scala/common/Parameters.scala:353:46, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [3:0][31:0]  _GEN_26 = {{{{8{&(io_dis_bits_bits[11:10])}}, {8{io_dis_bits_bits[11:10] == 2'h2}}, {8{io_dis_bits_bits[11:10] == 2'h1}}, {8{io_dis_bits_bits[11:10] == 2'h0}}}}, {{{4{&(io_dis_bits_bits[11:9])}}, {4{io_dis_bits_bits[11:9] == 3'h6}}, {4{io_dis_bits_bits[11:9] == 3'h5}}, {4{io_dis_bits_bits[11:9] == 3'h4}}, {4{io_dis_bits_bits[11:9] == 3'h3}}, {4{io_dis_bits_bits[11:9] == 3'h2}}, {4{io_dis_bits_bits[11:9] == 3'h1}}, {4{io_dis_bits_bits[11:9] == 3'h0}}}}, {{{2{&(io_dis_bits_bits[11:8])}}, {2{io_dis_bits_bits[11:8] == 4'hE}}, {2{io_dis_bits_bits[11:8] == 4'hD}}, {2{io_dis_bits_bits[11:8] == 4'hC}}, {2{io_dis_bits_bits[11:8] == 4'hB}}, {2{io_dis_bits_bits[11:8] == 4'hA}}, {2{io_dis_bits_bits[11:8] == 4'h9}}, {2{io_dis_bits_bits[11:8] == 4'h8}}, {2{io_dis_bits_bits[11:8] == 4'h7}}, {2{io_dis_bits_bits[11:8] == 4'h6}}, {2{io_dis_bits_bits[11:8] == 4'h5}}, {2{io_dis_bits_bits[11:8] == 4'h4}}, {2{io_dis_bits_bits[11:8] == 4'h3}}, {2{io_dis_bits_bits[11:8] == 4'h2}}, {2{io_dis_bits_bits[11:8] == 4'h1}}, {2{io_dis_bits_bits[11:8] == 4'h0}}}}, {32'h1 << io_dis_bits_bits[11:7]}};	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:40:30, :51:55, :57:58, :90:55, generators/saturn/src/main/scala/common/Bundles.scala:70:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [31:0]       _GEN_27 = _GEN_26[io_dis_bits_emul + {1'h0, io_dis_bits_wide_vd}];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:86:67, :90:55, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [3:0][31:0]  _GEN_28 = {{{{8{&(io_dis_bits_bits[24:23])}}, {8{io_dis_bits_bits[24:23] == 2'h2}}, {8{io_dis_bits_bits[24:23] == 2'h1}}, {8{io_dis_bits_bits[24:23] == 2'h0}}}}, {{{4{&(io_dis_bits_bits[24:22])}}, {4{io_dis_bits_bits[24:22] == 3'h6}}, {4{io_dis_bits_bits[24:22] == 3'h5}}, {4{io_dis_bits_bits[24:22] == 3'h4}}, {4{io_dis_bits_bits[24:22] == 3'h3}}, {4{io_dis_bits_bits[24:22] == 3'h2}}, {4{io_dis_bits_bits[24:22] == 3'h1}}, {4{io_dis_bits_bits[24:22] == 3'h0}}}}, {{{2{&(io_dis_bits_bits[24:21])}}, {2{io_dis_bits_bits[24:21] == 4'hE}}, {2{io_dis_bits_bits[24:21] == 4'hD}}, {2{io_dis_bits_bits[24:21] == 4'hC}}, {2{io_dis_bits_bits[24:21] == 4'hB}}, {2{io_dis_bits_bits[24:21] == 4'hA}}, {2{io_dis_bits_bits[24:21] == 4'h9}}, {2{io_dis_bits_bits[24:21] == 4'h8}}, {2{io_dis_bits_bits[24:21] == 4'h7}}, {2{io_dis_bits_bits[24:21] == 4'h6}}, {2{io_dis_bits_bits[24:21] == 4'h5}}, {2{io_dis_bits_bits[24:21] == 4'h4}}, {2{io_dis_bits_bits[24:21] == 4'h3}}, {2{io_dis_bits_bits[24:21] == 4'h2}}, {2{io_dis_bits_bits[24:21] == 4'h1}}, {2{io_dis_bits_bits[24:21] == 4'h0}}}}, {32'h1 << io_dis_bits_bits[24:20]}};	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:40:30, :51:55, :57:58, :92:55, generators/saturn/src/main/scala/common/Bundles.scala:69:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [31:0]       _GEN_29 = _GEN_28[io_dis_bits_reads_vs2_mask ? 2'h0 : io_dis_bits_emul + {1'h0, io_dis_bits_wide_vs2}];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:51:55, :88:{56,101}, :92:55, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [255:0]      _rvs2_mask_T_65 = io_dis_bits_renv2 ? {{8{_GEN_29[31]}}, {8{_GEN_29[30]}}, {8{_GEN_29[29]}}, {8{_GEN_29[28]}}, {8{_GEN_29[27]}}, {8{_GEN_29[26]}}, {8{_GEN_29[25]}}, {8{_GEN_29[24]}}, {8{_GEN_29[23]}}, {8{_GEN_29[22]}}, {8{_GEN_29[21]}}, {8{_GEN_29[20]}}, {8{_GEN_29[19]}}, {8{_GEN_29[18]}}, {8{_GEN_29[17]}}, {8{_GEN_29[16]}}, {8{_GEN_29[15]}}, {8{_GEN_29[14]}}, {8{_GEN_29[13]}}, {8{_GEN_29[12]}}, {8{_GEN_29[11]}}, {8{_GEN_29[10]}}, {8{_GEN_29[9]}}, {8{_GEN_29[8]}}, {8{_GEN_29[7]}}, {8{_GEN_29[6]}}, {8{_GEN_29[5]}}, {8{_GEN_29[4]}}, {8{_GEN_29[3]}}, {8{_GEN_29[2]}}, {8{_GEN_29[1]}}, {8{_GEN_29[0]}}} : 256'h0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:90:23, :92:{23,55}]
  wire              dis_slide = (io_dis_bits_bits[31:26] == 6'hE | io_dis_bits_bits[31:26] == 6'hF) & (|(io_dis_bits_bits[14:12]));	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :102:{7,26}, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :75:20]
  wire              _GEN_30 = iss_valid & inst_reduction & reduction_head;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :19:27, :207:47, :315:37]
  wire              _GEN_31 = _io_dis_ready_T_1 & ~tail;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:75:22, :321:{21,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [2:0]        offset = inst_writes_mask ? 3'h7 : _offset_T;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :57:58, :158:36, generators/saturn/src/main/scala/backend/PipeSequencer.scala:59:21]
  wire [2:0]        offset_2 = inst_reads_vs1_mask ? 3'h7 : _offset_T_4;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :158:36, generators/saturn/src/main/scala/backend/PipeSequencer.scala:59:21, generators/saturn/src/main/scala/common/Parameters.scala:343:73]
  wire [3:0][31:0]  _GEN_32 = {{{{8{&(io_dis_bits_bits[19:18])}}, {8{io_dis_bits_bits[19:18] == 2'h2}}, {8{io_dis_bits_bits[19:18] == 2'h1}}, {8{io_dis_bits_bits[19:18] == 2'h0}}}}, {{{4{&(io_dis_bits_bits[19:17])}}, {4{io_dis_bits_bits[19:17] == 3'h6}}, {4{io_dis_bits_bits[19:17] == 3'h5}}, {4{io_dis_bits_bits[19:17] == 3'h4}}, {4{io_dis_bits_bits[19:17] == 3'h3}}, {4{io_dis_bits_bits[19:17] == 3'h2}}, {4{io_dis_bits_bits[19:17] == 3'h1}}, {4{io_dis_bits_bits[19:17] == 3'h0}}}}, {{{2{&(io_dis_bits_bits[19:16])}}, {2{io_dis_bits_bits[19:16] == 4'hE}}, {2{io_dis_bits_bits[19:16] == 4'hD}}, {2{io_dis_bits_bits[19:16] == 4'hC}}, {2{io_dis_bits_bits[19:16] == 4'hB}}, {2{io_dis_bits_bits[19:16] == 4'hA}}, {2{io_dis_bits_bits[19:16] == 4'h9}}, {2{io_dis_bits_bits[19:16] == 4'h8}}, {2{io_dis_bits_bits[19:16] == 4'h7}}, {2{io_dis_bits_bits[19:16] == 4'h6}}, {2{io_dis_bits_bits[19:16] == 4'h5}}, {2{io_dis_bits_bits[19:16] == 4'h4}}, {2{io_dis_bits_bits[19:16] == 4'h3}}, {2{io_dis_bits_bits[19:16] == 4'h2}}, {2{io_dis_bits_bits[19:16] == 4'h1}}, {2{io_dis_bits_bits[19:16] == 4'h0}}}}, {32'h1 << io_dis_bits_bits[19:15]}};	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:40:30, :51:55, :57:58, :91:55, generators/saturn/src/main/scala/common/Bundles.scala:68:17, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [31:0]       _GEN_33 = _GEN_32[io_dis_bits_reads_vs1_mask ? 2'h0 : io_dis_bits_emul];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:51:55, :87:56, :91:55]
  wire [63:0]       dis_uscalar = io_dis_bits_bits[14] ? io_dis_bits_rs1_data : {59'h0, io_dis_bits_bits[19:15]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:109:{31,47}, generators/saturn/src/main/scala/common/Bundles.scala:68:17, :72:20, :74:27]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
    if (reset)	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
      valid <= 1'h0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:16:22, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
    else	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
      valid <= _GEN_3 | (_io_dis_ready_T_1 ? ~tail : valid);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:16:22, :75:22, :79:22, :81:11, :128:29, :129:{11,14}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    if (_GEN_3) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      inst_bits <= io_dis_bits_bits;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_vconfig_vl <= io_dis_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_vconfig_vtype_vsew <= io_dis_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_vconfig_vtype_vlmul_sign <= io_dis_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_vconfig_vtype_vlmul_mag <= io_dis_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_rs1_data <= io_dis_bits_rs1_data;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_vat <= io_dis_bits_vat;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_rm <= io_dis_bits_rm;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_emul <= io_dis_bits_emul;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_reduction <= io_dis_bits_reduction;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_scalar_to_vd0 <= io_dis_bits_scalar_to_vd0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_wide_vd <= io_dis_bits_wide_vd;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_wide_vs2 <= io_dis_bits_wide_vs2;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_writes_mask <= io_dis_bits_writes_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_reads_vs1_mask <= io_dis_bits_reads_vs1_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_reads_vs2_mask <= io_dis_bits_reads_vs2_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_renv1 <= io_dis_bits_renv1;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_renv2 <= io_dis_bits_renv2;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_renvd <= io_dis_bits_renvd;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_renvm <= io_dis_bits_renvm;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      inst_wvd <= io_dis_bits_wvd;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18]
      slide <= dis_slide;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:25:22, :102:7]
    end
    head <= _GEN_3 | ~_io_dis_ready_T_1 & head;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:18:18, :79:22, :95:17, :128:29, :130:10, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    reduction_head <= ~_GEN_30 & (_GEN_3 | reduction_head);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:19:27, :79:22, :96:20, :315:{37,56}, :318:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    if (_GEN_31 & next_eidx >> offset != {1'h0, eidx >> offset} & ~inst_reduction & (inst_bits[14:12] == 3'h2 | inst_bits[14:12] == 3'h6 ? _elementwise_acc_WIRE_1 : 7'h40) != 7'h17)	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :42:29, :70:22, :79:22, :321:{21,31}, :322:{72,130}, :324:17, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :59:21, :60:{16,27,37}, :64:21, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :83:18, :84:{18,35}]
      wvd_mask <= wvd_mask & ~wvd_clr_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:20:22, :324:{30,32}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    else if (_GEN_3)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      wvd_mask <= io_dis_bits_wvd ? {{8{_GEN_27[31]}}, {8{_GEN_27[30]}}, {8{_GEN_27[29]}}, {8{_GEN_27[28]}}, {8{_GEN_27[27]}}, {8{_GEN_27[26]}}, {8{_GEN_27[25]}}, {8{_GEN_27[24]}}, {8{_GEN_27[23]}}, {8{_GEN_27[22]}}, {8{_GEN_27[21]}}, {8{_GEN_27[20]}}, {8{_GEN_27[19]}}, {8{_GEN_27[18]}}, {8{_GEN_27[17]}}, {8{_GEN_27[16]}}, {8{_GEN_27[15]}}, {8{_GEN_27[14]}}, {8{_GEN_27[13]}}, {8{_GEN_27[12]}}, {8{_GEN_27[11]}}, {8{_GEN_27[10]}}, {8{_GEN_27[9]}}, {8{_GEN_27[8]}}, {8{_GEN_27[7]}}, {8{_GEN_27[6]}}, {8{_GEN_27[5]}}, {8{_GEN_27[4]}}, {8{_GEN_27[3]}}, {8{_GEN_27[2]}}, {8{_GEN_27[1]}}, {8{_GEN_27[0]}}} : 256'h0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:20:22, :90:{23,55}]
    if (~_GEN_31 | next_eidx >> offset_2 == {1'h0, eidx >> offset_2}) begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, :79:22, :321:{21,31}, :332:102, :333:17, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :59:21, :60:{16,27,37}, :64:21]
      if (_GEN_3)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        rvs1_mask <= io_dis_bits_renv1 ? {{8{_GEN_33[31]}}, {8{_GEN_33[30]}}, {8{_GEN_33[29]}}, {8{_GEN_33[28]}}, {8{_GEN_33[27]}}, {8{_GEN_33[26]}}, {8{_GEN_33[25]}}, {8{_GEN_33[24]}}, {8{_GEN_33[23]}}, {8{_GEN_33[22]}}, {8{_GEN_33[21]}}, {8{_GEN_33[20]}}, {8{_GEN_33[19]}}, {8{_GEN_33[18]}}, {8{_GEN_33[17]}}, {8{_GEN_33[16]}}, {8{_GEN_33[15]}}, {8{_GEN_33[14]}}, {8{_GEN_33[13]}}, {8{_GEN_33[12]}}, {8{_GEN_33[11]}}, {8{_GEN_33[10]}}, {8{_GEN_33[9]}}, {8{_GEN_33[8]}}, {8{_GEN_33[7]}}, {8{_GEN_33[6]}}, {8{_GEN_33[5]}}, {8{_GEN_33[4]}}, {8{_GEN_33[3]}}, {8{_GEN_33[2]}}, {8{_GEN_33[1]}}, {8{_GEN_33[0]}}} : 256'h0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:21:22, :90:23, :91:{23,55}]
    end
    else	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:79:22, :321:31, :332:102]
      rvs1_mask <= rvs1_mask & ~_rvs1_mask_T_66;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:21:22, :333:{30,32}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    if (_GEN_31) begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:321:21]
      if (rgather_ix)	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:61:28]
        rvs2_mask <= 256'h0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:22:22, :90:23]
      else if (next_eidx >> offset_1 != {1'h0, eidx >> offset_1} & ~(inst_reduction & head) & ~rgather_v & ~rgatherei16)	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:17:18, :18:18, :41:43, :62:28, :70:22, :326:{76,93,105,116,119}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :59:21, :60:{16,27,37}, :64:21]
        rvs2_mask <= rvs2_mask & ~_rvs2_mask_T_66;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:22:22, :327:{30,32}, src/main/scala/chisel3/util/OneHot.scala:58:35]
      else if (_GEN_3)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        rvs2_mask <= _rvs2_mask_T_65;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:22:22, :92:23]
      eidx <= next_eidx[9:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, :344:10, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34]
    end
    else if (_GEN_3) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      rvs2_mask <= _rvs2_mask_T_65;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:22:22, :92:23]
      eidx <= 10'h0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, generators/saturn/src/main/scala/common/Parameters.scala:386:8]
    end
    if (~_GEN_31 | next_eidx >> _offset_T_6 == {1'h0, eidx >> _GEN_4}) begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:70:22, :79:22, :321:{21,31}, :332:102, :335:90, :336:17, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :60:{16,27,37}, :64:21, generators/saturn/src/main/scala/common/Parameters.scala:343:{20,73}]
      if (_GEN_3)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        rvd_mask <= io_dis_bits_renvd ? {{8{_GEN_27[31]}}, {8{_GEN_27[30]}}, {8{_GEN_27[29]}}, {8{_GEN_27[28]}}, {8{_GEN_27[27]}}, {8{_GEN_27[26]}}, {8{_GEN_27[25]}}, {8{_GEN_27[24]}}, {8{_GEN_27[23]}}, {8{_GEN_27[22]}}, {8{_GEN_27[21]}}, {8{_GEN_27[20]}}, {8{_GEN_27[19]}}, {8{_GEN_27[18]}}, {8{_GEN_27[17]}}, {8{_GEN_27[16]}}, {8{_GEN_27[15]}}, {8{_GEN_27[14]}}, {8{_GEN_27[13]}}, {8{_GEN_27[12]}}, {8{_GEN_27[11]}}, {8{_GEN_27[10]}}, {8{_GEN_27[9]}}, {8{_GEN_27[8]}}, {8{_GEN_27[7]}}, {8{_GEN_27[6]}}, {8{_GEN_27[5]}}, {8{_GEN_27[4]}}, {8{_GEN_27[3]}}, {8{_GEN_27[2]}}, {8{_GEN_27[1]}}, {8{_GEN_27[0]}}} : 256'h0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:23:22, :90:{23,55}, :93:{23,55}]
    end
    else	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:79:22, :321:31, :335:90]
      rvd_mask <= rvd_mask & ~_rvd_mask_T_66;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:23:22, :336:{30,32}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    if (~_GEN_31 | {7'h0, next_eidx[10:7]} == {8'h0, _eidx_9to7}) begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:79:22, :158:36, :321:{21,31}, :332:102, :338:89, :339:17, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :54:15, :60:{16,27}, generators/saturn/src/main/scala/common/Parameters.scala:343:20, :344:10, :394:20]
      if (_GEN_3)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        rvm_mask <= {8{io_dis_bits_renvm}};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:24:22, :94:23]
    end
    else	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:79:22, :321:31, :338:89]
      rvm_mask <= ~(_rvm_mask_T_2[7:0]) & rvm_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:24:22, :339:{30,32}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    if (_GEN_3 & dis_slide) begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:26:22, :79:22, :102:7, :114:22, :115:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      slide_up <= ~(io_dis_bits_bits[26]);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:26:22, :103:{28,44}, generators/saturn/src/main/scala/common/Bundles.scala:75:20]
      slide_offset <= io_dis_bits_bits[14:12] == 3'h0 | io_dis_bits_bits[14:12] == 3'h3 | io_dis_bits_bits[14:12] == 3'h4 ? (dis_uscalar > 64'h400 ? 11'h400 : dis_uscalar[10:0]) : 11'h1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:33, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:28:25, :40:30, :71:70, :109:31, :110:31, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:{34,37}, generators/saturn/src/main/scala/common/Bundles.scala:72:20]
    end
    if (_GEN_30) begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:315:37]
      acc_0 <= _GEN_25[7:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:{45,61,81}]
      acc_1 <= _GEN_25[15:8];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:{45,61,81}]
      acc_2 <= _GEN_25[23:16];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:{45,61,81}]
      acc_3 <= _GEN_25[31:24];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:{45,61,81}]
      acc_4 <= _GEN_25[39:32];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:{45,61,81}]
      acc_5 <= _GEN_25[47:40];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:{45,61,81}]
      acc_6 <= _GEN_25[55:48];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:{45,61,81}]
      acc_7 <= _GEN_25[63:56];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:{45,61,81}]
      acc_8 <= acc_init[71:64];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:81, src/main/scala/chisel3/util/Mux.scala:30:73]
      acc_9 <= acc_init[79:72];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:81, src/main/scala/chisel3/util/Mux.scala:30:73]
      acc_10 <= acc_init[87:80];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:81, src/main/scala/chisel3/util/Mux.scala:30:73]
      acc_11 <= acc_init[95:88];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:81, src/main/scala/chisel3/util/Mux.scala:30:73]
      acc_12 <= acc_init[103:96];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:81, src/main/scala/chisel3/util/Mux.scala:30:73]
      acc_13 <= acc_init[111:104];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:81, src/main/scala/chisel3/util/Mux.scala:30:73]
      acc_14 <= acc_init[119:112];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:81, src/main/scala/chisel3/util/Mux.scala:30:73]
      acc_15 <= acc_init[127:120];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :317:81, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
    else begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:315:37]
      if (io_acc_valid & io_acc_bits_mask[0])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_0 <= io_acc_bits_data[7:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:68]
      if (io_acc_valid & io_acc_bits_mask[8])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_1 <= io_acc_bits_data[15:8];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[16])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_2 <= io_acc_bits_data[23:16];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[24])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_3 <= io_acc_bits_data[31:24];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[32])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_4 <= io_acc_bits_data[39:32];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[40])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_5 <= io_acc_bits_data[47:40];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[48])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_6 <= io_acc_bits_data[55:48];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[56])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_7 <= io_acc_bits_data[63:56];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[64])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_8 <= io_acc_bits_data[71:64];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[72])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_9 <= io_acc_bits_data[79:72];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[80])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_10 <= io_acc_bits_data[87:80];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[88])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_11 <= io_acc_bits_data[95:88];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[96])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_12 <= io_acc_bits_data[103:96];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[104])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_13 <= io_acc_bits_data[111:104];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[112])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_14 <= io_acc_bits_data[119:112];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:{68,88}]
      if (io_acc_valid & io_acc_bits_mask[120])	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :133:23, :135:{52,59,68}]
        acc_15 <= io_acc_bits_data[127:120];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:32:22, :135:88]
    end
    acc_ready <= ~_GEN_31 & (io_acc_valid | _GEN_3 | acc_ready);	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:33:22, :79:22, :99:17, :133:23, :134:15, :321:{21,31}, :332:102, :341:15, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    acc_tail <= _GEN_31 & eidx_tail | ~_GEN_3 & acc_tail;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:34:22, :74:29, :79:22, :97:17, :321:{21,31}, :342:{22,33}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    if (_GEN_31 & acc_tail)	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:34:22, :79:22, :321:{21,31}, :343:{21,35}]
      acc_tail_id <= _acc_tail_id_T;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:35:24, :57:30]
    else if (_GEN_3)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      acc_tail_id <= 4'h0;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:35:24, generators/saturn/src/main/scala/common/Parameters.scala:394:20]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:48];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
    initial begin	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
        for (logic [5:0] i = 6'h0; i < 6'h31; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
        end	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
        valid = _RANDOM[6'h0][0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :16:22]
        inst_bits = {_RANDOM[6'h1][31:9], _RANDOM[6'h2][8:0]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_vconfig_vl = _RANDOM[6'h2][19:9];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_vconfig_vtype_vsew = _RANDOM[6'h4][16:14];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_vconfig_vtype_vlmul_sign = _RANDOM[6'h4][17];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_vconfig_vtype_vlmul_mag = _RANDOM[6'h4][19:18];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_rs1_data = {_RANDOM[6'h5][31:4], _RANDOM[6'h6], _RANDOM[6'h7][3:0]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_vat = _RANDOM[6'h9][28:24];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_rm = _RANDOM[6'h9][31:29];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_emul = _RANDOM[6'hA][1:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_reduction = _RANDOM[6'hA][21];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_scalar_to_vd0 = _RANDOM[6'hA][22];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_wide_vd = _RANDOM[6'hA][23];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_wide_vs2 = _RANDOM[6'hA][24];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_writes_mask = _RANDOM[6'hA][25];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_reads_vs1_mask = _RANDOM[6'hA][26];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_reads_vs2_mask = _RANDOM[6'hA][27];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_renv1 = _RANDOM[6'hA][31];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_renv2 = _RANDOM[6'hB][0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_renvd = _RANDOM[6'hB][1];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_renvm = _RANDOM[6'hB][2];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        inst_wvd = _RANDOM[6'hB][3];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
        head = _RANDOM[6'hB][4];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, :18:18]
        reduction_head = _RANDOM[6'hB][5];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, :19:27]
        wvd_mask = {_RANDOM[6'hB][31:6], _RANDOM[6'hC], _RANDOM[6'hD], _RANDOM[6'hE], _RANDOM[6'hF], _RANDOM[6'h10], _RANDOM[6'h11], _RANDOM[6'h12], _RANDOM[6'h13][5:0]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, :20:22]
        rvs1_mask = {_RANDOM[6'h13][31:6], _RANDOM[6'h14], _RANDOM[6'h15], _RANDOM[6'h16], _RANDOM[6'h17], _RANDOM[6'h18], _RANDOM[6'h19], _RANDOM[6'h1A], _RANDOM[6'h1B][5:0]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :20:22, :21:22]
        rvs2_mask = {_RANDOM[6'h1B][31:6], _RANDOM[6'h1C], _RANDOM[6'h1D], _RANDOM[6'h1E], _RANDOM[6'h1F], _RANDOM[6'h20], _RANDOM[6'h21], _RANDOM[6'h22], _RANDOM[6'h23][5:0]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :21:22, :22:22]
        rvd_mask = {_RANDOM[6'h23][31:6], _RANDOM[6'h24], _RANDOM[6'h25], _RANDOM[6'h26], _RANDOM[6'h27], _RANDOM[6'h28], _RANDOM[6'h29], _RANDOM[6'h2A], _RANDOM[6'h2B][5:0]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :22:22, :23:22]
        rvm_mask = _RANDOM[6'h2B][13:6];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :23:22, :24:22]
        slide = _RANDOM[6'h2B][14];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :23:22, :25:22]
        slide_up = _RANDOM[6'h2B][15];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :23:22, :26:22]
        slide_offset = _RANDOM[6'h2B][27:17];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :23:22, :28:25]
        acc_0 = _RANDOM[6'h2C][11:4];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_1 = _RANDOM[6'h2C][19:12];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_2 = _RANDOM[6'h2C][27:20];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_3 = {_RANDOM[6'h2C][31:28], _RANDOM[6'h2D][3:0]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_4 = _RANDOM[6'h2D][11:4];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_5 = _RANDOM[6'h2D][19:12];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_6 = _RANDOM[6'h2D][27:20];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_7 = {_RANDOM[6'h2D][31:28], _RANDOM[6'h2E][3:0]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_8 = _RANDOM[6'h2E][11:4];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_9 = _RANDOM[6'h2E][19:12];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_10 = _RANDOM[6'h2E][27:20];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_11 = {_RANDOM[6'h2E][31:28], _RANDOM[6'h2F][3:0]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_12 = _RANDOM[6'h2F][11:4];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_13 = _RANDOM[6'h2F][19:12];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_14 = _RANDOM[6'h2F][27:20];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_15 = {_RANDOM[6'h2F][31:28], _RANDOM[6'h30][3:0]};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22]
        acc_ready = _RANDOM[6'h30][4];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22, :33:22]
        acc_tail = _RANDOM[6'h30][5];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22, :34:22]
        acc_tail_id = _RANDOM[6'h30][9:6];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22, :35:24]
        eidx = _RANDOM[6'h30][19:10];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :32:22, :70:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dis_ready = _io_dis_ready_output;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :77:27]
  assign io_seq_hazard_valid = valid;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :16:22]
  assign io_seq_hazard_bits_vat = inst_vat;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
  assign io_seq_hazard_bits_rintent = {_io_seq_hazard_bits_rintent_T_1[255:8], _io_seq_hazard_bits_rintent_T_1[7:0] | rvm_mask};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :24:22, :140:{70,81}]
  assign io_seq_hazard_bits_wintent = wvd_mask;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :20:22]
  assign io_vat = inst_vat;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
  assign io_busy = valid;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :16:22]
  assign io_rvs1_req_valid = valid & renv1;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :16:22, :63:21, :177:30]
  assign io_rvs1_req_bits_eg = _io_rvs1_req_bits_eg_T_1;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  assign io_rvs1_req_bits_oldest = oldest;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :182:25]
  assign io_rvs2_req_valid = valid & renv2;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :16:22, :64:21, :178:30]
  assign io_rvs2_req_bits_eg = _io_rvs2_req_bits_eg_T_1;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  assign io_rvs2_req_bits_oldest = oldest;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :182:25]
  assign io_rvd_req_valid = valid & inst_renvd;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :16:22, :17:18, :179:30]
  assign io_rvd_req_bits_eg = _io_rvd_req_bits_eg_T_1;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  assign io_rvd_req_bits_oldest = oldest;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :182:25]
  assign io_rvm_req_valid = valid & inst_renvm;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :16:22, :17:18, :180:30]
  assign io_rvm_req_bits_eg = {5'h0, _eidx_9to7};	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :158:36, :175:23, generators/saturn/src/main/scala/common/Parameters.scala:343:20, src/main/scala/chisel3/util/pla.scala:114:36]
  assign io_rvm_req_bits_oldest = oldest;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :182:25]
  assign io_iss_valid = _io_iss_valid_output;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :211:29]
  assign io_iss_bits_eidx = eidx;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :70:22]
  assign io_iss_bits_rvs1_data = _GEN_23 ? {117'h0, _rgather_eidx_T_33} : inst_reduction ? (acc_tail ? _io_iss_bits_rvs1_data_T_28 : acc_bits) : _GEN_17 ? (vs1_eew == 3'h0 ? {2{{2{{2{{2{io_iss_bits_rvs1_data_v[7:0]}}}}}}}} : 128'h0) | (vs1_eew == 3'h1 ? {2{{2{{2{io_iss_bits_rvs1_data_v[15:0]}}}}}} : 128'h0) | (vs1_eew == 3'h2 ? {2{{2{io_iss_bits_rvs1_data_v[31:0]}}}} : 128'h0) | (vs1_eew == 3'h3 ? {2{io_iss_bits_rvs1_data_v}} : 128'h0) : io_rvs1_resp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, :34:22, :40:30, :43:21, :59:21, :169:86, :213:25, :267:58, :269:27, :272:25, :273:24, :285:21, :290:35, :291:29, :298:29, :302:{19,35}, :304:27, :311:43, generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14, :40:{34,37}, generators/saturn/src/main/scala/common/Parameters.scala:360:{53,67}, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_iss_bits_rvs2_data = _GEN_24 ? 128'h0 : inst_reduction ? (acc_tail ? acc_bits : _GEN_18 ? {64'h0, _io_iss_bits_rvs2_elem_output} : io_rvs2_resp) : io_rvs2_resp;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, :34:22, :169:86, :214:25, :272:25, :273:24, :280:{27,41}, :281:29, :285:21, :294:29, :306:51, :307:27, :308:27, :310:16, :311:{27,43}, :312:27, generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  assign io_iss_bits_rvd_data = io_rvd_resp;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7]
  assign io_iss_bits_rvs1_elem = _GEN_23 ? {53'h0, _rgather_eidx_T_33} : inst_reduction ? (acc_tail ? _io_iss_bits_rvs1_data_T_28[63:0] : _GEN_21) : _GEN_17 ? io_iss_bits_rvs1_data_v : _GEN_9[vs1_eew[1:0]];	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, :34:22, :43:21, :59:21, :216:25, :267:58, :268:27, :272:25, :285:21, :290:{29,35}, :293:29, :297:29, :302:{19,35}, :303:27, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:{34,37}]
  assign io_iss_bits_rvs2_elem = _io_iss_bits_rvs2_elem_output;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :272:25, :306:51, :307:27, :310:16, :311:27]
  assign io_iss_bits_rvs1_eew = inst_reduction ? _vd_eew_T[1:0] : vs1_eew[1:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, :43:21, :45:42, :219:25, :221:25, :272:25, :285:21]
  assign io_iss_bits_rvs2_eew = _GEN_22 ? _vd_eew_T[1:0] : _vs2_eew_T[1:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :44:{42,58}, :45:42, :217:25, :220:25, :221:25, :272:25, :285:21, :293:29, :295:29]
  assign io_iss_bits_rvd_eew = _vd_eew_T[1:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :45:42, :221:25]
  assign io_iss_bits_vd_eew = _vd_eew_T[1:0];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :45:42, :221:25]
  assign io_iss_bits_wmask = inst_reduction & _GEN_18 ? {8'h0, _GEN_19[_vd_eew_T[1:0]]} : inst_reduction & acc_tail ? (acc_last ? {8'h0, {4'h0, {2'h0, _GEN_16 | {2{_v0_mask_T_2}}} | {4{_v0_mask_T_4}}} | {8{_v0_mask_T_6}}} : _GEN[acc_tail_id[1:0]][15:0]) : (slide & slide_up & _GEN_2 < slide_offset ? {_slideup_mask_T_7[15:8], _slideup_mask_T_7[7:0] | (head & ~(~(|(inst_bits[14:12])) | inst_bits[14:12] == 3'h3 | inst_bits[14:12] == 3'h4) ? {4'h0, {2'h0, {1'h0, _vs2_eew_T == 3'h0} | {2{_vs2_eew_T == 3'h1}}} | {4{_vs2_eew_T == 3'h2}}} | {8{_vs2_eew_T == 3'h3}} : 8'h0)} : 16'hFFFF) & head_mask[15:0] & 16'hFFFF >> 4'h0 - _tail_mask_T[3:0] & (inst_bits[25] ? 16'hFFFF : _GEN_15[_vd_eew_T[1:0]]);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, :18:18, :25:22, :26:22, :28:25, :34:22, :35:24, :40:30, :44:42, :45:42, :46:42, :51:55, :57:67, :198:7, :239:29, :240:{29,52,65,75}, :241:{26,32,35}, :242:{25,44,52}, :243:{8,97}, :252:22, :256:22, :259:{21,27,43}, :261:{15,27,37}, :272:25, :280:{27,41}, :283:25, generators/saturn/src/main/scala/backend/PipeSequencer.scala:52:35, :64:21, generators/saturn/src/main/scala/common/Bundles.scala:60:16, :72:20, generators/saturn/src/main/scala/common/Parameters.scala:351:{8,13}, :352:13, :394:20]
  assign io_iss_bits_wvd_eg = _io_iss_bits_wvd_eg_T_2;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  assign io_iss_bits_funct3 = inst_bits[14:12];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, generators/saturn/src/main/scala/common/Bundles.scala:72:20]
  assign io_iss_bits_funct6 = inst_bits[31:26];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, generators/saturn/src/main/scala/common/Bundles.scala:75:20]
  assign io_iss_bits_rs1 = inst_bits[19:15];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, generators/saturn/src/main/scala/common/Bundles.scala:68:17]
  assign io_iss_bits_rs2 = inst_bits[24:20];	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18, generators/saturn/src/main/scala/common/Bundles.scala:69:17]
  assign io_iss_bits_tail = tail;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :75:22]
  assign io_iss_bits_vat = inst_vat;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
  assign io_iss_bits_acc = inst_reduction;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
  assign io_iss_bits_rm = inst_rm;	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:13:7, :17:18]
endmodule

