---
layout: default
title: Main Program (Tentative)
---

<style>
table.blueTable {
  border: 1px solid #1C6EA4;
  background-color: #EEEEEE;
  width: 100%;
  text-align: left;
  border-collapse: collapse;
}
table.blueTable td {
  border: 1px solid #AAAAAA;
  padding: 3px 2px;
}

table.blueTable th {
  border: 1px solid #AAAAAA;
  padding: 3px 2px;
  text-align: center;
}


table.blueTable .tdb, table.blueTable thd {
  text-align: center;
  border: 2px solid #AAAAAA;
  padding: 3px 2px;
}

table.blueTable .tdk, table.blueTable thk {
  border: 2px solid #AAAAAA;
  padding: 3px 2px;
}


table.blueTable tbody td {
  font-size: 13px;
}
table.blueTable tr:nth-child(even) {
  background: #D0E4F5;
}
table.blueTable thead {
  background: #1C6EA4;
  background: -moz-linear-gradient(top, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  background: -webkit-linear-gradient(top, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  background: linear-gradient(to bottom, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  border-bottom: 2px solid #444444;
}
table.blueTable thead th {
  font-size: 15px;
  font-weight: bold;
  color: #FFFFFF;
  border-left: 2px solid #D0E4F5;
}
table.blueTable thead th:first-child {
  border-left: none;
}

table.blueTable tfoot {
  font-size: 14px;
  font-weight: bold;
  color: #FFFFFF;
  background: #D0E4F5;
  background: -moz-linear-gradient(top, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  background: -webkit-linear-gradient(top, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  background: linear-gradient(to bottom, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  border-top: 2px solid #444444;
}
table.blueTable tfoot td {
  font-size: 14px;
}
table.blueTable tfoot .links {
  text-align: right;
}
table.blueTable tfoot .links a{
  display: inline-block;
  background: #1C6EA4;
  color: #FFFFFF;
  padding: 2px 8px;
  border-radius: 5px;
}
</style>

 <ul>
  <li><a href="{{ site.baseurl }}/GHF_FloorPlan_2F.pdf">Floor map 2F</a></li>
  <li><a href="{{ site.baseurl }}/GHF_FloorPlan_3F.pdf">Floor map 3F</a></li>
 </ul>

<table class="blueTable" border="2"><colgroup> <col style="width:5%;"> <col style="width:40%;"> <col style="width:40%;"> </colgroup>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Sunday Oct 21, 2018 </th>
</tr>
</thead>
<tr>
<td>6:00pm</td>
<td colspan="2" align="center" class = "tdb"><strong>Welcome Reception </strong><br /><strong>Room: The Grand Ball Room (3rd floor of Grand Hyatt Fukuoka)
 </strong></td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Monday Oct 22, 2018 </th>
</tr>
</thead>
<tbody>
<tr>
<td>7:40</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room: Savoy & Red Rose (2nd floor of Grand Hyatt Fukuoka)
</strong></td>
</tr>
<tr>
<td>8:40</td>
<td style="text-align: center;" colspan="2" class="tdb" ><strong>Opening Remarks&nbsp;&nbsp;</strong><br /><strong>Room: The Grand Ball Room</strong></td>
</tr>
<tr>
<td>9:00</td>
  <td style="text-align: center;" colspan="2" class="tdb"><strong><a href="{{ site.baseurl }}/Program/keynote1/">Keynote 1: From Post-K onto Post-Moore is from FLOPS onto BYTES, and from Homogeneity to Heterogeneity</a><br>Satoshi Matsuoka, Director, Riken-CCS / Professor, Tokyo Institute of Technology<br><em>session chair: Koji Inoue</em></strong><br /><strong>Room: The Grand Ballroom</strong></td>
</tr>
<tr>
<td>10:00</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;<br /><strong>Room: Pre-Function Area (3rd floor of Grand Hyatt Fukuoka)</strong></td>
</tr>
<tr>
<td>10:30</td>
<td style="background-color: light blue;" class="tdb"><strong><em>1-A Accelerators</em></strong><br />
  <strong><em>session chair: Minsoo Rhu</em></strong><br /><strong>Room: The Grand Ball Room-AB</strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>1-B Microarchitecture</em></strong><br />
  <strong><em>session chair: Gabriel Loh</em></strong><br /><strong>Room: The Grand Ball Room-CD</strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Exploiting Locality in Graph Analytics through Hardware Accelerated Traversal Scheduling
</strong><br>
Anurag Mukkara (MIT CSAIL), Nathan Beckmann (CMU SCS), Maleen Abeydeera (MIT CSAIL), Xiaosong Ma (QCRI, HBKU), Daniel Sanchez (MIT CSAIL)
</td>
<td>
<strong>
Composable Building Blocks to Open up Processor Design
</strong><br>
Sizhuo Zhang (MIT), Andrew Wright (MIT), Thomas Bourgeat (MIT), Arvind (MIT)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Addressing Irregularity in Sparse Neural Networks:A Cooperative Software/Hardware Approach
</strong><br>
Xuda Zhou (USTC), Zidong Du (Institute of Computing Technology, Chinese Academy of Sciences/Cambricon), QI Guo (Institute of Computing Technology, Chinese Academy of Sciences/Cambricon), Chengsi Liu (MSU), Chao Wang (USTC), Xuehai Zhou (USTC), Ling Li (Institute of Computing Technology, Chinese Academy of Sciences), Tianshi Chen (Institute of Computing Technology, Chinese Academy of Sciences/Cambricon), Yunji Chen (Institute of Computing Technology, Chinese Academy of Sciences)
</td>
<td>
<strong>
Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices
</strong><br>
Hideki Ando (Nagoya University) 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CSE: Convergence Set Based Enumerative FSM
</strong><br>
Youwei Zhuo (University of Southern California), Jinglei Cheng (Tsinghua University), Qinyi Luo (University of Southern California), Jidong Zhai (Tsinghua University), Yanzhi Wang (Syracuse University), Zhongzhi Luan (Beihang University), Xuehai Qian (University of Southern California)   
</td>
<td>
<strong>
The Superfluous Load Queue
</strong><br>
Alberto Ros (University of Murcia), Stefanos Kaxiras (Uppsala University)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Inter-thread Communication in Multithreaded, Reconfigurable Coarse-grain Arrays
</strong><br>
Dani Voitsechov (Technion), Oron Port (Technion), Yoav Etsion (Technion)
</td>
<td>
<strong>
Architectural Support for Probabilistic Branches
</strong><br>
Almutaz Adileh (Ghent University), David Lilja (University of Minnesota), Lieven Eeckhout (Ghent University) 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware
</strong><br>
Tao Chen (Cornell University), Shreesha Srinath (Cornell University), Christopher Batten (Cornell University), G. Edward Suh (Cornell University)
</td>
<td>
<strong>
STRAIGHT: Hazardless Processor Architecture Without Register Renaming
</strong><br>
Hidetsugu Irie (the University of Tokyo), Toru Koizumi (the University of Tokyo), Akifumi Fukuda (the University of Tokyo), Seiya Akaki (the University of Tokyo), Satoshi Nakae (the University of Tokyo), Yutaro Bessho (the University of Tokyo), Ryota Shioya (the University of Tokyo), Takahiro Notsu (FUJITSU LABORATORIES LTD.), Katsuhiro Yoda (FUJITSU LABORATORIES LTD.), Teruo Ishihara (FUJITSU LABORATORIES LTD.), Shuichi Sakai (the University of Tokyo)  
</td>
</tr>
<tr>
<td>12:00</td>
<td style="text-align: center;" colspan="2"><strong>&nbsp;Lunch &nbsp;&nbsp; Room: Savoy & Red Rose </strong><br>
  <strong>&nbsp;Poster-SRC &nbsp;&nbsp; Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>13:00</td>
<td style="background-color: light blue;" class="tdb"><strong><em>2-A ML accelerators</em></strong><br />
  <strong><em>session chair: Hyeran Jeon</em></strong><br /><strong>Room: The Grand Ball Room-AB</strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>2-B Compilers and Programming Languages</em></strong><br />
  <strong><em>session chair: Joshua San Miguel</em></strong><br /><strong>Room: The Grand Ball Room-CD</strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Diffy: a Deja vu-Free Differential Deep Neural Network Accelerator
</strong><br>
Mostafa Mahmoud (University of Toronto), Kevin Siu (University of Toronto), Andreas Moshovos (University of Toronto)
</td>
<td>
<strong>
Rethinking the Memory Hierarchy for Modern Languages
</strong><br>
Po-An Tsai (MIT), Yee Ling Gan (MIT), Daniel Sanchez (MIT)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Beyond the Memory Wall: A Case for Memory-centric HPC System for Deep Learning
</strong><br>
Youngeun Kwon (KAIST), Minsoo Rhu (KAIST)
</td>
<td>
<strong>
Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism
</strong><br>
Mark C. Jeffrey (Massachusetts Institute of Technology), Victor A. Ying (Massachusetts Institute of Technology), Suvinay Subramanian (Massachusetts Institute of Technology), Hyun Ryong Lee (Massachusetts Institute of Technology), Joel Emer (NVIDIA, MIT), Daniel Sanchez (Massachusetts Institute of Technology)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs
</strong><br>
Xingyao Zhang (University of Houston), Chenhao Xie (University of Houston), Jing Wang (Capital Normal University), Weigong Zhang (Capital Normal University), Xin Fu (University of Houston) 
</td>
<td>
<strong>
Sampler: PMU-based Sampling to Detect Memory Errors Latent in Production Software
</strong><br>
Sam Silvestro (University of Texas at San Antonio), Hongyu Liu (University of Texas at San Antonio), Tong Zhang (Virginia Tech),  Changhee Jung (Virginia Tech), Dongyoon Lee (Virginia Tech), Tongping Liu (University of Texas at San Antonio)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks
</strong><br>
Youjie Li (University of Illinois, Urbana-Champaign), Jongse Park (Georgia Institute of Technology), Mohammad Alian (University of Illinois, Urbana-Champaign), Yifan Yuan (University of Illinois, Urbana-Champaign), Qu Zheng (Tsinghua University), Petian Pan (Shanghai Jiao Tong University), Ren Wang (Intel Corporation), Alexander Gerhard Schwing (University of Illinois, Urbana-Champaign), Hadi Esmaeilzadeh (University of California, San Diego), Nam Sung Kim (University of Illinois, Urbana-Champaign)   
</td>
<td>
<strong>
TAPAS: Generating Parallel Accelerators from Parallel Programs
</strong><br>
Steven Margerm (Simon Fraser University), Amirali Sharifian (Simon Fraser University), Apala Guha (Simon Fraser University), Gilles Pokam (Intel Corporation), Arrvindh Shriraman (Simon Fraser University) 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
PermDNN: Efficient Compressed Deep Neural Network Architecture with Permuted Diagonal Matrices
</strong><br>
Chunhua Deng (City University of New York), Siyu Liao (City University of New York), Yi Xie (City University of New York), Keshab K. Parhi (University of Minnesota), Xuehai Qian (University of Southern California), Bo Yuan (City University of New York), Bo Yuan (Rutgers University) 
</td>
<td>
<strong>
iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory
</strong><br>
Qingrui Liu (Virginia Tech), Joseph Izraelevitz (University of Rochester), Se Kwon Lee (UNIST), Michael L. Scott (University of Rochester), Sam H. Noh (UNIST), Changhee Jung (Virginia Tech) 
</td>
</tr>
<td>14:30</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;<br /><strong>Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>14:50</td>
<td style="background-color: light blue;" class="tdb"><strong><em>3-A Memory Systems - I</em></strong><br />
  <strong><em>session chair: Daniel Lustig</em></strong><br /><strong>Room: The Grand Ball Room-AB</strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>3-B GPGPU/GPU</em></strong><br />
  <strong><em>session chair: Yoav Etsion</em></strong><br /><strong>Room: The Grand Ball Room-CD</strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects
</strong><br>
Srikant Bharadwaj (Georgia Tech), Guilherme Cox (Rutgers University), Tushar Krishna (Georgia Tech), Abhishek Bhattacharjee (Rutgers University)
</td>
<td>
<strong>
Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems
</strong><br>
Vinson Young (Georgia Institute of Technology), Aamer Jaleel (NVIDIA), Evgeny Bolotin (NVIDIA), Eiman Ebrahimi (NVIDIA), David Nellans (NVIDIA), Oreste Villa (NVIDIA)  
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts via Data Duplication
</strong><br>
Ben (Ching-Pei) Lin (University of Texas at Austin), Michael B Healy (IBM Research), Rustam Miftakhutdinov (Intel Corporation), Phil Emma (IBM Research), Yale Patt (University of Texas at Austin)  
</td>
<td>
<strong>
Neighborhood-aware address translation for irregular GPU applications
</strong><br>
Seunghee Shin (SUNY at Binghamton), Michael LeBeane (AMD Research/UT Austin), Yan Solihin (University of Central Florida), Arkaprava Basu (Indian Institute of Science)  
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CAL: Charge-Level Aware Look-ahead Partial Restoration for Fast DRAM Access
</strong><br>
Yaohua Wang (ETH Zurich, National University of Defense Technology), Arash Tavakkol (ETH Zurich), Lois Orosa (ETH Zurich, Univ. of Campinas), Saugata Ghose (CMU), Nika Mansouri Ghiasi (ETH Zurich), Minesh Patel (ETH Zurich), Jeremie Kim (ETH Zurich), Hasan Hassan (ETH Zurich), Onur Mutlu (ETH Zurich, CMU)
</td>
<td>
<strong>
FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput
</strong><br>
Yunho Oh (Yonsei University), Myung Kuk Yoon (Yonsei University), William J. Song (Yonsei University), Won Woo Ro (Yonsei University)         
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CABLE: a CAche-Based Link Encoder for Bandwidth-starved Manycores
</strong><br>
Tri M. Nguyen (Princeton University), Adi Fuchs (Princeton University), David Wentzlaff (Princeton University)  
</td>
<td>
<strong>
In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization
</strong><br>
Farzad Khorasani (Georgia Institute of Technology), Hodjat Asghari Esfeden (University Of California Riverside), Nael Abu-Ghazaleh (University of California Riverside), Vivek Sarkar (Georgia Institute of Technology) 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Attache: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads
</strong><br>
Seokin Hong (IBM Research), Prashant Nair (IBM Research), Bulent Abali (IBM Research), Alper Buyuktosunoglu (IBM Research), Kyu Hyoun Kim (IBM Research), Michael Healy (IBM Research) 
</td>
<td>
<strong>
Voltage-stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs
</strong><br>
An Zou (Washington University in St. Louis), Jingwen Leng (Shanghai Jiao Tong University), Xin He (Washington University in St. Louis), Yazhou Zu (The University of Texas at Austin), Christopher D. Gill (Washington University in St. Louis), Vijay Janapa Reddi (The University of Texas at Austin), Xuan Zhang (Washington University in St. Louis) 
</td>
</tr>
<tr>
<td>16:20</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;<br /><strong>Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>16:40</td> 
<td style="background-color: light blue;" class="tdb"><strong><em>4-A Security - I</em></strong><br />
  <strong><em>session chair: David Wentzlaff</em></strong><br /><strong>Room: The Grand Ball Room-AB</strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>4-B Storage Systems & Technologies</em></strong><br />
  <strong><em>session chair: Gennady Pekhimenko</em></strong><br /><strong>Room: The Grand Ball Room-CD</strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories
</strong><br>
Mao Ye (University of Central Florida), Clay Hughes (Sandia National Labs), Amro Awad (University of Central Florida)  
</td>
<td>
<strong>
SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs
</strong><br>
Joonsung Kim (Seoul National University), Pyeongsu Park (Seoul National University), Jaehyung Ahn (POSTECH), Jihun Kim (POSTECH), Jong Kim (POSTECH), Jangwoo Kim (Seoul National University)  
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Morphable Counters: Enabling Compact Integrity Trees for Low-Overhead Secure Memories
</strong><br>
Gururaj Saileshwar (Georgia Institute of Technology), Prashant Nair (IBM Research), Prakash Ramrakhyani (ARM Research), Wendy Elssaser (ARM Research), Jose Joao (ARM Research), Moinuddin Qureshi (Georgia Institute of Technology) 
</td>
<td>
<strong>
Amber: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources
</strong><br>
Donghyun Gouk (Yonsei University), Miryeong Kwon (Yonsei University), Jie Zhang (Yonsei University), Sungjoon Koh (Yonsei University), Wonil Choi (PennState), Nam Sung Kim (UIUC), Mahmut Kandemir (PennState), Myoungsoo Jung (Yonsei University) 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy
</strong><br>
Mengjia Yan (University of Illinois at Urbana-Champaign), Jiho Choi (University of Illinois at Urbana-Champaign), Dimitrios Skarlatos (University of Illinois at Urbana-Champaign), Adam Morrison (Tel Aviv University), Christopher W. Fletcher (University of Illinois at Urbana-Champaign), Josep Torrellas (University of Illinois at Urbana-Champaign) 
</td>
<td>
<strong>
Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories
</strong><br>
Wonil Choi (The Pennsylvania State University), Myoungsoo Jung (Yonsei University), Mahmut Kandemir (The Pennsylvania State University) 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Improving the Performance and Endurance of Encrypted Non-volatile Main Memory through Deduplicating Writes
</strong><br>
Pengfei Zuo (Huazhong University of Science and Technology), Yu Hua (Huazhong University of Science and Technology), Ming Zhao (Arizona State University), Wen Zhou (Huazhong University of Science and Technology), Yuncheng Guo (Huazhong University of Science and Technology)   
</td>
<td>
<strong>
Persistence Parallelism Optimization: A holistic approach from memory bus to RDMA network
</strong><br>
Xing Hu (University of California, Santa Barbara), Matheus Ogleari (University of California, Santa Cruz), Jishen Zhao (University of California, San Diego), Shuangchen Li (University of California, Santa Barbara), Abanti Basak (University of California, Santa Barbara), Yuan Xie (University of California, Santa Barbara)    
</td>
</tr>
<tr>
<td>18:00</td>
<td class="tdb" colspan="2"><strong>&nbsp;Business Meeting&nbsp;&nbsp; Room: The Grand Ballroom-CD
</strong></td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Tuesday Oct 23, 2018 </th>
</tr>
</thead>
<tr>
<td>7:00</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room: Savoy & Red Rose</strong></td>
</tr>
<tr>
<td>8:00</td>
  <td style="text-align: center;" colspan="2" class="tdb"><strong><a href="{{ site.baseurl }}/Program/keynote2/">Keynote 2: Security Aware Microarchitecture Design</a><br>Ruby B. Lee, Princeton University<br><em>session chair: Hyesoon Kim</em></strong><br /><strong>Room: The Grand Ballroom</strong></td>
  </tr>
<tr>
<td>9:00</td>
<td style="text-align: center;" colspan="2"><strong>&nbsp;Break &nbsp;&nbsp; Room: Pre-Function Area</strong><br>
  <strong>&nbsp;PSRC &nbsp;&nbsp; Room: Uzuki</strong></td>
</tr>
<tr>
<td>9:30</td>
<td style="background-color: light blue;" class="tdb"><strong><em>5-A Memory Systems - II</em></strong><br />
  <strong><em>session chair: Jishen Zhao</em></strong><br /><strong>Room: Savoy</strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>5-B Measurement, Modeling, and Simulation</em></strong><br />
  <strong><em>session chair: Andreas Moshovos</em></strong><br /><strong>Room: The Grand Ball Room-CD</strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
PiCL: a Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory
</strong><br>
Tri M. Nguyen (Princeton University), David Wentzlaff (Princeton University)
</td>
<td>
<strong>
Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization
</strong><br>
Zacharias Hadjilambrou (University of Cyprus), Shidhartha Das (ARM), Marco A. Antoniades (University of Cyprus), Yiannakis Sazeides (University of Cyprus)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Efficient Hardware-assisted Logging with Asynchronous and Direct Update for Persistent Memory
</strong><br>
Jungi Jeong (KAIST), Chang Hyun Park (KAIST), Jaehyuk Huh (KAIST), Seungryoul Maeng (KAIST)
</td>
<td>
<strong>
RpStacks-MT: A High-throughput Multi-core Processor Design Evaluation Methodology
</strong><br>
Hanhwi Jang (POSTECH), Jae-Eon Jo (POSTECH), Jaewon Lee (Seoul National University), Jangwoo Kim (Seoul National University)  
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System
</strong><br>
Jagadish B. Kotra (AMD Research), Haibo Zhang (The Pennsylvania State University), Alaa R. Alameldeen (Intel Corporation Ltd), Chris Wilkerson (NVIDIA Corporation Ltd), Mahmut T. Kandemir (The Pennsylvania State University) 
</td>
<td>
<strong>
The EH Model: Early Design Space Exploration of Intermittent Processor Architectures
</strong><br>
Joshua San Miguel (University of Wisconsin-Madison), Karthik Ganesan (University of Toronto), Mario Badr (University of Toronto), Chunqiu Xia (University of Toronto), Rose Li (University of Toronto), Hsuan (Julie) Hsiao (University of Toronto), Natalie Enright Jerger (University of Toronto) 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Compresso: Pragmatic Main Memory Compression
</strong><br>
Esha Choukse (The University of Texas at Austin), Mattan Erez (The University of Texas at Austin), Alaa R. Alameldeen (Intel Labs)  
</td>
<td>
<strong>
CounterMiner: Mining Big Performance Data from Hardware Counters
</strong><br>
Yirong Lv (Shenzhen Institute of Advanced Technology, Chinese Academy of Science), Bin Sun (Shenzhen Institute of Advanced Technology, Chinese Academy of Science), Qinyi Luo (University of Southern California), Jing Wang (Capital Normal University, Beijing, China), Zhibin Yu (Shenzhen Institute of Advanced Technology, Chinese Academy of Science), Xuehai Qian (University of Southern California) 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers
</strong><br>
Amna Shahab (University of Edinburgh), Mingcan Zhu (University of Edinburgh), Artemiy Margaritov (University of Edinburgh), Boris Grot (University of Edinburgh)
</td>
<td>
<strong>
Taming the Killer Microsecond
</strong><br>
Shenghsun Cho (Stony Brook University), Amoghavarsha Suresh (Stony Brook University), Tapti Palit (Stony Brook University), Michael Ferdman (Stony Brook University), Nima Honarmand (Stony Brook University) 
</td>
</tr>
<tr>
<td>11:00</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp; Poster Session I<br> Room: The Red Rose</strong></td>
</tr>
<tr>
<td>12:00</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Award Lunch<br> Room: the Grand Ballroom</strong></td>
</tr>
<tr>
<td>13:20</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp; Poster Session II<br> Room: The Red Rose</strong></td>
</tr>
<tr>
<td>14:20</td>
<td style="background-color: light blue;" class="tdb"><strong><em>6-A Near Memory Computing</em></strong><br />
  <strong><em>session chair: Eckert, Yasuko</em></strong><br /><strong>Room: The Grand Ball Room-AB</strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>6-B Reliability and Fault-Tolerance</em></strong><br />
  <strong><em>session chair: Teodorescu, Radu</em></strong><br /><strong>Room: The Grand Ball Room-CD</strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies
</strong><br>
Po-An Tsai (MIT), Changping Chen (MIT), Daniel Sanchez (MIT) 
</td>
<td>
<strong>
Exploring and Optimizing Chipkill-correct for Persistent Memory Based on High-density NVRAMs
</strong><br>
Zhang Da (Virginia Tech), Vilas Sridharan (AMD), Xun Jian (Virginia Tech)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Processing-in-Memory for Energy-efficient Neural Network Training: A Heterogeneous Approach
</strong><br>
Jiawen Liu (University of California, Merced), Hengyu Zhao (University of California, San Diego), Matheus A. Ogleari (University of California, Santa Cruz), Dong Li (University of California, Merced), Jishen Zhao (University of California, San Diego)
</td>
<td>
<strong>
Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-chip Memories
</strong><br>
Behzad Salami (Barcelona Supercomputing Center (BSC)), Osman Unsal (Barcelona Supercomputing Center (BSC)), Adrian Cristal (Barcelona Supercomputing Center (BSC))
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
LerGAN: A Zero-free, Low Data Movement and PIM-based GAN Architecture
</strong><br>
Haiyu Mao (University of Florida), Mingcong Song (University of Florida), Tao Li (University of Florida), Yuting Dai (University of Florida), Jiwu Shu (University of Florida)
</td>
<td>
<strong>
Error Correlation Prediction in Lockstep Processors for Safety-critical Systems
</strong><br>
Emre Ozer (Arm), Balaji Venu (Arm), Xabier Iturbe (Arm), Shidhartha Das (Arm), Spyros Lyberis (Arm), John Biggs (Arm), Pete Harrod (Arm), John Penton (Arm) 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture
</strong><br>
Byungchul Hong (KAIST), Yeonju Ro (KAIST), John Kim (KAIST)
</td>
<td>
<strong>
Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications
</strong><br>
Bin Nie (College of William and Mary), Lishan Yang (College of William and Mary), Adwait Jog (College of William and Mary), Evgenia Smirni (College of William and Mary)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
SCOPE: A Stochastic Computing Engine for DRAM-based In-situ Accelerator
</strong><br>
Shuangchen Li (UCSB), Alvin Oliver Glova (UCSB), Xing Hu (UCSB), Peng Gu (UCSB), Dimin Niu (Samsung), Krishna T. Malladi (Samsung), Hongzhong Zheng (Samsung), Bob Brennan (Samsung), Yuan Xie (UCSB) 
</td>
<td>
<strong>
SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection
</strong><br>
Michael B. Sullivan (NVIDIA), Siva Kumar Sastry Hari (NVIDIA), Brian Zimmer (NVIDIA), Timothy Tsai (NVIDIA), Stephen W. Keckler (NVIDIA)
</td>
</tr>
<tr>
  <td>15:50</td>
<td class="tdb" colspan="2"><strong>&nbsp;Excursion: Move to Koro-kan&nbsp;</strong>
</td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Wednesday Oct 24, 2018 </th>
</tr>
</thead>
<tr>
<td>7:00</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room: Savoy & Red Rose</strong></td>
</tr>
<tr>
<td>8:00</td>
  <td style="text-align: center;" colspan="2" class="tdb"><strong><a href="{{ site.baseurl }}/Program/keynote3/">Keynote 3: Neuromorphic Principles for Efficient Self-Learning Microarchitecture</a><br>Mike Davies, Intel<br><em>session chair: Mark Oskin</em></strong><br /><strong>Room: The Grand Ballroom</strong></td>
</tr>
<tr>
<td>9:00</td>
  <td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Best Paper Session</strong><br> 
  <strong><em>session chair: Reetuparna Das</em></strong><br /><strong>Room: The Grand Ballroom</strong></td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
CEASER: Mitigating Eviction-Based Cache Attacks via Dynamically Encrypted Address
</strong> <br>Moinuddin Qureshi (Georgia Institute of Technology)</td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications
</strong> <br>Yatin A. Manerkar (Princeton University), Daniel Lustig (NVIDIA), Margaret Martonosi (Princeton University), Aarti Gupta (Princeton University)</td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
Application-Transparent Near-Memory Processing Architecture with Memory Channel Network
</strong> <br>Mohammad Alian (UIUC), Seung Won Min (UIUC), Hadi Asgharimoghaddam (UIUC), Ashutosh Dhar (UIUC), Dong Kai Wang (UIUC), Thomas Roewer (IBM), Adam McPadden (IBM), Oliver OHalloran (IBM), Deming Chen (UIUC), Jinjun Xiong (IBM), Daehoon Kim (DGIST),  Wen-mei Hwu (UIUC), Nam Sung Kim (UIUC)</td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
End-to-End Automated Exploit Generation for Validating the Security of Processor Designs
</strong> <br>Rui Zhang (UNC Chapel Hill), Calvin Deutschbein (UNC Chapel Hill), Peng Huang (Johns Hopkins University), Cynthia Sturton (UNC Chapel Hill)</td>
</tr>
<tr>
<td>10:20</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;<br /><strong>Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>10:50</td>
<td style="background-color: light blue;" class="tdb"><strong><em>8-A Non-Conventional Architectures</em></strong><br />
  <strong><em>session chair: Masaaki Kondo</em></strong><br /><strong>Room: The Grand Ball Room-AB</strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>8-B Mobile and Embedded Architectures</em></strong><br />
  <strong><em>session chair: Janapa Reddi, Vijay</em></strong><br /><strong>Room: The Grand Ball Room-CD</strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures
</strong><br>
Yongshan Ding (University of Chicago), Adam Holmes (University of Chicago), Ali Javadi-Abhari (Princeton University), Diana Franklin (University of Chicago), Margaret Martonosi (Princeton University), Frederic T. Chong (University of Chicago) 
</td>
<td>
<strong>
CritICs Critiquing Criticality in Mobile Apps
</strong><br>
Prasanna Venaktesh Rengasamy (Penn State), Haibo Zhang (Penn State), Shulin Zhao (Penn State), Nachiappan Chidhambaram Nachiappan (Penn State), Anand Sivasubramaniam (Penn State), Mahmut Kandemir (Penn State), Chita Das (Penn State)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
MDACache:Caching for Multi-Dimensional-Access Memories
</strong><br>
Sumitha George (PSU), Minli Julie Liao (PSU), Huaipan Jiang (PSU), Jagadish Kotra (AMD Research), Mahmut Kandemir (PSU), John Sampson (PSU), Vijaykrishnan Narayanan (PSU) 
</td>
<td>
<strong>
EMProf: Memory Profiling via EM-Emanation in IoT and Hand-Held Devices
</strong><br>
Moumita Dey (Georgia Institute of Technology), Alireza Nazari (Georgia Institute of Technology), Alenka Zajic (Georgia Institute of Technology), Milos Prvulovic (Georgia Institute of Technology)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware
</strong><br>
Ananda Samajdar (Georgia Institute of Technology), Parth Mannan (Georgia Institute of Technology), Kartikay Garg (Georgia Institute of Technology), Tushar Krishna (Georgia Institute of Technology)
</td>
<td>
<strong>
MAVBench: Micro Aerial Vehicle Benchmarking
</strong><br>
Behzad Boroujerdia (University of Texas at Austin), Hasan Genc (University of Texas at Austin), Srivatsan Krishnan (University of Texas at Austin), Wenzhi Cui  (University of Texas at Austin), Aleksandra Faust (Google), Vijay Janapa University (University of Texas at Austin/Google)
</td>
</tr>
<tr>
<td>11:45</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;<br /><strong>Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>12:05</td>
<td style="background-color: light blue;" class="tdb"><strong><em>9-A Domain-Specific Architectures</em></strong><br />
  <strong><em>session chair: Jae W. Lee, Vijay</em></strong><br /><strong>Room: The Grand Ball Room-AB</strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>9-B Security-II</em></strong><br />
  <strong><em>session chair: Daniel Jimenez, Vijay</em></strong><br /><strong>Room: The Grand Ball Room-CD</strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Architectural Support for Efficient Large-Scale Automata Processing
</strong><br>
Hongyuan Liu (College of William & Mary), Mohamed Ibrahim (College of William & Mary), Onur Kayiran (Advanced Micro Devices, Inc.), Sreepathi Pai (University of Rochester), Adwait Jog (College of William & Mary)
</td>
<td>
<strong>
CheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests
</strong><br>
Caroline Trippel (Princeton University), Daniel Lustig (NVIDIA), Margaret Martonosi (Princeton Univeristy)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata
</strong><br>
Kevin Angstadt (University of Michigan), Arun Subramaniyan (University of Michigan), Elaheh Sadredini (University of Virginia), Reza Rahimi (University of Virginia), Kevin Skadron (University of Virginia), Westley Weimer (University of Michigan), Reetuparna Das (University of Michigan)
</td>
<td>
<strong>
Shadow Block: Accelerating ORAM Accesses with Data Duplication
</strong><br>
Xian Zhang (Peking University), Guangyu Sun (Peking University), Peichen Xie (Peking University), Chao Zhang (Peking University), Yannan Liu (The Chinese University of Hong Kong), Lingxiao Wei (The Chinese University of Hong Kong), Qiang Xu (The Chinese University of Hong Kong), Jason Xue (City University of Hong Kong)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Morph: Flexible Acceleration for 3D CNN-based Video Understanding
</strong><br>
Kartik Hegde (UIUC), Rohit Agrawal (UIUC), Yulun Yao (UIUC), Christopher W. Fletcher (UIUC)
</td>
<td>
<strong>
DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors
</strong><br>
Vladimir Kiriansky (Massachusetts Institute of Technology (MIT)), Ilia Lebedev (Massachusetts Institute of Technology (MIT)), Saman Amarasinghe (Massachusetts Institute of Technology (MIT)), Srinivas Devadas (Massachusetts Institute of Technology (MIT)), Joel Emer (NVIDIA, Massachusetts Institute of Technology (MIT))
</td>
</tr>
<tr>
<td>13:00</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp; Closing Remarks, Best Paper Award Presentation, ACM SRC Winners Presentation</strong><br /><strong>Room: The Grand Ballroom-CD</strong></td>
</tr>
<tr>
<td>13:20</td>
<td style="text-align: center;" colspan="2" class="tdb">Adjourn 
</td>
</tr>
</tbody>
</table>

