cd /home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build; vcs +vcs+finish+5000000ps      +vcs+lic+wait              +libext+.v+.vlib+.vh       +vcs+vcdpluson  +memcbk         -full64              -sverilog -debug_pp  -timescale=1ps/1ps   -CFLAGS "-I/home/farzamgl/github/pre-alpha-release/external/include -std=c++11" -LDFLAGS "-L/home/farzamgl/github/pre-alpha-release/external/lib -ldramsim -Wl,-rpath=/home/farzamgl/github/pre-alpha-release/external/lib" -top test_bp -f flist.vcs -o simv \
| tee /home/farzamgl/github/pre-alpha-release/bp_top/syn/logs/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build.log

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.6.1810 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.15.16' is not supported.
  Supported versions are 2.4* or 2.6*.

                         Chronologic VCS (TM)
     Version L-2016.06-SP2-15_Full64 -- Tue May 28 14:59:26 2019
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_pkg.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_pkg.vh'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_defines.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_fe_be_if.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_fe_be_if.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_me_if.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_me_if.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_pkg.vh'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_aviary_pkg.vh'
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_aviary_defines.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_aviary_pkg.vh'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache_pkg.vh'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_me_if.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_me_if.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_lce.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_lce.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_me_if.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_lce.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_me_if.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_lce.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache_pkg.vh'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_itlb_pkg.vh'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_pkg.vh'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_fe_be_if.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_top.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_fe_be_if.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_top.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_icache.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/include/bp_fe_pkg.vh'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_rv64_pkg.vh'
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_rv64_defines.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_rv64_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_csr_defines.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_rv64_pkg.vh'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_pkg.vh'
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_common/src/include/bp_common_fe_be_if.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_ctl_defines.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_mem_defines.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_internal_if_defines.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_vm_defines.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_pkg.vh'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_pkg.vh'
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_pkt.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_lce_pkt.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_tag_info.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_stat_info.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_pkg.vh'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_wbuf_entry.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/include/bp_be_dcache/bp_be_dcache_pkg.vh'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/include/v/bp_cce_pkg.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_me/src/include/v/bp_cce_inst.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_me/src/include/v/bp_cce_pkg.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/include/v/bp_me_network_pkg.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_links.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_me/src/include/v/bp_me_network_pkg.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_dataflow/bsg_fifo_tracker.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_dataflow/bsg_shift_reg.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_dataflow/bsg_two_fifo.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_cam_1r1w.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_1r1w.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_1rw_sync.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_2r1w_sync.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_adder_ripple_carry.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_circular_ptr.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_circular_ptr.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_counter_clear_up.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_cycle_counter.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_decode.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_decode_with_v.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_dff.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_dff_chain.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_dff_en.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_dff_reset.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_dff_reset_en.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_encode_one_hot.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_mux.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_mux.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_mux_one_hot.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_mux_segmented.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_priority_encode.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_round_robin_arb.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_scan.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_lru_pseudo_tree_encode.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_lru_pseudo_tree_decode.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_clkgate_optional.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_dlatch.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_mux_butterfly.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_swap.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_mesh_router.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_mesh_router_buffered.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_links.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_mesh_router_buffered.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_wormhole_router.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_links.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_wormhole_router.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_wormhole_router_adapter_in.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_links.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_wormhole_router_adapter_in.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_wormhole_router_adapter_out.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_links.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_wormhole_router_adapter_out.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_top.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_calculator/bp_be_bypass.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_calculator/bp_be_calculator_top.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_calculator/bp_be_instr_decoder.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_calculator/bp_be_int_alu.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_calculator/bp_be_pipe_fp.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_calculator/bp_be_pipe_int.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_calculator/bp_be_pipe_mem.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_calculator/bp_be_pipe_mul.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_calculator/bp_be_regfile.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_checker/bp_be_checker_top.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_checker/bp_be_detector.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_checker/bp_be_director.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_checker/bp_be_scheduler.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_ptw.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_csr.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_mem_top.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_dcache/bp_be_dcache.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_dcache/bp_be_dcache_lce_cmd.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_dcache/bp_be_dcache_lce.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_dcache/bp_be_dcache_lce_req.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_dcache/bp_be_dcache_lce_data_cmd.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_dcache/bp_be_dcache_wbuf.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_dcache/bp_be_dcache_wbuf_queue.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_dtlb/bp_be_dtlb.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/bp_be_mem/bp_be_dtlb/bp_be_dtlb_replacement.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/common/bsg_fifo_1r1w_fence.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/common/bsg_fifo_1r1w_rolly.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_be/src/v/common/bsg_fifo_1r1w_rolly.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_bht.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_btb.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_lce_cmd.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_lce_data_cmd.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_icache.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_instr_scan.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_itlb_replacement.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_itlb.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_lce.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_lce_req.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_pc_gen.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_fe/src/v/bp_fe_top.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce_alu.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce_dir.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce_dir_tag_checker.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce_dir_lru_extract.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce_gad.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce_inst_decode.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce_pc.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce_reg.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce_uncached.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/cce/bp_cce_top.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/network/bp_me_network_pkt_encode_data_cmd.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/network/bp_me_network_pkt_encode_data_resp.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/wormhole/bp_me_cce_to_wormhole_link.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_links.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/wormhole/bp_me_cce_to_wormhole_link.v'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_me/src/include/v/bp_mem_wormhole.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_me/src/v/wormhole/bp_me_cce_to_wormhole_link.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_top/src/v/bp_top.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_links.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_top/src/v/bp_top.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_top/src/v/bp_core.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_top/src/v/bp_tile.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_top/src/v/bp_clint.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_test/bsg_nonsynth_clock_gen.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_fsb/bsg_fsb_node_trace_replay.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_misc/bsg_defines.v'.
Back to file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_fsb/bsg_fsb_node_trace_replay.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/test/common/bp_be_nonsynth_tracer.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_be/test/common/bp_be_nonsynth_perf.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/test/common/bp_mem_dramsim2.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/test/common/bp_mem_wormhole_dramsim2.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_links.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_me/test/common/bp_mem_wormhole_dramsim2.v'.
Parsing included file '/home/farzamgl/github/pre-alpha-release/bp_me/src/include/v/bp_mem_wormhole.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_me/test/common/bp_mem_wormhole_dramsim2.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/test/common/bp_mem.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/test/common/bp_cce_nonsynth_cfg_loader.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_me/test/common/bp_cce_nonsynth_tracer.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build/wrapper.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_links.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build/wrapper.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build/testbench.v'
Parsing included file '/home/farzamgl/github/pre-alpha-release/basejump_stl/bsg_noc/bsg_noc_links.vh'.
Back to file '/home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build/testbench.v'.
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build/test_bp.v'
Parsing design file '/home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build/cce_rom.v'
Top Level Modules:
       test_bp
TimeScale is 1 ps / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
61 unique modules to generate
recompiling package _vcs_DPI_package
recompiling module bp_be_top
recompiling module bp_mem_wormhole_dramsim2
recompiling module test_bp
4 of 61 modules done
	However, due to incremental compilation, only 4 modules need to be compiled. 
make[1]: Entering directory `/home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build/csrc'
make[1]: Leaving directory `/home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build/csrc'
make[1]: Entering directory `/home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
cc1: warning: command line option '-std=c++11' is valid for C++/ObjC++ but not for C [enabled by default]
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/home/farzamgl/github/pre-alpha-release/external/lib -ldramsim -Wl,-rpath=/home/farzamgl/github/pre-alpha-release/external/lib -rdynamic  dramsim2_wrapper.o     _27965_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so    rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/farzamgl/cad/synopsys/vcs/L-2016.06-SP2-15/linux64/lib/libzerosoft_rt_stubs.so /home/farzamgl/cad/synopsys/vcs/L-2016.06-SP2-15/linux64/lib/libvirsim.so /home/farzamgl/cad/synopsys/vcs/L-2016.06-SP2-15/linux64/lib/liberrorinf.so /home/farzamgl/cad/synopsys/vcs/L-2016.06-SP2-15/linux64/lib/libsnpsmalloc.so /home/farzamgl/cad/synopsys/vcs/L-2016.06-SP2-15/linux64/lib/libvfs.so    /home/farzamgl/cad/synopsys/vcs/L-2016.06-SP2-15/linux64/lib/libvcsnew.so /home/farzamgl/cad/synopsys/vcs/L-2016.06-SP2-15/linux64/lib/libsimprofile.so /home/farzamgl/cad/synopsys/vcs/L-2016.06-SP2-15/linux64/lib/libuclinative.so   -Wl,-whole-archive /home/farzamgl/cad/synopsys/vcs/L-2016.06-SP2-15/linux64/lib/libvcsucli.so -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o    /home/farzamgl/cad/synopsys/vcs/L-2016.06-SP2-15/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.build/csrc'
CPU time: 3.411 seconds to compile + .559 seconds to elab + .343 seconds to link
cd /home/farzamgl/github/pre-alpha-release/bp_top/syn/results/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.sim/atomic_queue_demo_2; ./simv +vcs+finish+5000000ps      +vcs+lic+wait              +libext+.v+.vlib+.vh       +vcs+vcdpluson  +memcbk         | tee /home/farzamgl/github/pre-alpha-release/bp_top/syn/logs/vcs/bp_top_trace_demo.e_bp_dual_core_cfg.sim.atomic_queue_demo_2.log 
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-SP2-15_Full64; Runtime version L-2016.06-SP2-15_Full64;  May 28 14:59 2019
VCD+ Writer L-2016.06-SP2-15_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
## bsg_mem_1r1w: instantiating width_p=         48, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.cce.cce_mem_cmd_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        606, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.cce.cce_mem_data_cmd_fifo.mem_1r1w)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=        464, els_p=         64 (test_bp.tb.wrapper.dut.rof1[0].tile.cce.bp_cce.directory.directory)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         48, els_p=        256 (test_bp.tb.wrapper.dut.rof1[0].tile.cce.bp_cce.inst_ram.cce_inst_ram)
## bsg_mem_1r1w: instantiating width_p=        115, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.cce.lce_cce_req_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.cce.lce_cce_resp_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        555, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.cce.lce_cce_data_resp_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         94, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.cce.mem_cce_resp_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        560, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.cce.mem_cce_data_resp_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].req_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].req_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].req_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].req_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].req_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].resp_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].resp_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].resp_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].resp_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].resp_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].cmd_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].cmd_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].cmd_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].cmd_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].cmd_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].data_cmd_router.in_ff[0].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].data_cmd_router.in_ff[1].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].data_cmd_router.in_ff[2].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].data_cmd_router.in_ff[3].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].data_cmd_router.in_ff[4].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].data_resp_router.in_ff[0].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].data_resp_router.in_ff[1].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].data_resp_router.in_ff[2].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].data_resp_router.in_ff[3].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[0].data_resp_router.in_ff[4].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].req_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].req_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].req_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].req_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].req_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].resp_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].resp_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].resp_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].resp_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].resp_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].cmd_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].cmd_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].cmd_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].cmd_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].cmd_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].data_cmd_router.in_ff[0].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].data_cmd_router.in_ff[1].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].data_cmd_router.in_ff[2].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].data_cmd_router.in_ff[3].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].data_cmd_router.in_ff[4].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].data_resp_router.in_ff[0].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].data_resp_router.in_ff[1].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].data_resp_router.in_ff[2].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].data_resp_router.in_ff[3].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.rof3[1].data_resp_router.in_ff[4].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=       232, els_p=         64 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.tag_mem)
## bsg_mem_1r1w: instantiating width_p=         55, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.lce.lce_cmd_inst.rv_adapter.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        519, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.lce.lce_data_cmd.rv_adapter.mem_1r1w)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=         32, els_p=         16 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.itlb.entry_ram.synth)
## bsg_mem_1r1w: instantiating width_p=        100, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe_queue_fifo.fifo_mem)
## bsg_mem_1r1w: instantiating width_p=         75, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe_cmd_fifo.fe_cmd_fifo.mem_1r1w)
## bsg_mem_1rw_sync_synth: instantiating width_p=         32, els_p=         16 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dtlb.entry_ram.synth)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=       232, els_p=         64 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.tag_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[0].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[1].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[2].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[3].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[4].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[5].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[6].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.data_mem[7].data_mem)
## bsg_mem_1r1w: instantiating width_p=         55, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.lce.lce_cmd_inst.rv_adapter.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        519, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.lce.lce_data_cmd_inst.rv_adapter.mem_1r1w)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         15, els_p=         64 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_mem.dcache.stat_mem)
## bsg_mem_2r1w_sync: instantiating width_p=         64, els_p=         32, read_write_same_addr_p=          1, harden_p=          1 (test_bp.tb.wrapper.dut.rof1[0].tile.core.be.be_calculator.int_regfile.rf)
## bsg_mem_1rw_sync_synth: instantiating width_p=         49, els_p=         64 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.bp_fe_pc_gen_1.btb.tag_mem.synth)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=          7, els_p=         64 (test_bp.tb.wrapper.dut.rof1[0].tile.core.fe.icache_1.metadata_mem)
## bsg_mem_1r1w: instantiating width_p=         48, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.cce.cce_mem_cmd_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        606, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.cce.cce_mem_data_cmd_fifo.mem_1r1w)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=        464, els_p=         64 (test_bp.tb.wrapper.dut.rof1[1].tile.cce.bp_cce.directory.directory)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         48, els_p=        256 (test_bp.tb.wrapper.dut.rof1[1].tile.cce.bp_cce.inst_ram.cce_inst_ram)
## bsg_mem_1r1w: instantiating width_p=        115, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.cce.lce_cce_req_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.cce.lce_cce_resp_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        555, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.cce.lce_cce_data_resp_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         94, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.cce.mem_cce_resp_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        560, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.cce.mem_cce_data_resp_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].req_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].req_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].req_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].req_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].req_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].resp_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].resp_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].resp_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].resp_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].resp_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].cmd_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].cmd_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].cmd_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].cmd_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].cmd_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].data_cmd_router.in_ff[0].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].data_cmd_router.in_ff[1].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].data_cmd_router.in_ff[2].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].data_cmd_router.in_ff[3].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].data_cmd_router.in_ff[4].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].data_resp_router.in_ff[0].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].data_resp_router.in_ff[1].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].data_resp_router.in_ff[2].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].data_resp_router.in_ff[3].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[0].data_resp_router.in_ff[4].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].req_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].req_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].req_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].req_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        118, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].req_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].resp_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].resp_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].resp_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].resp_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         47, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].resp_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].cmd_router.rof[0].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].cmd_router.rof[1].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].cmd_router.rof[2].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].cmd_router.rof[3].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         58, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].cmd_router.rof[4].fi.twofer.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].data_cmd_router.in_ff[0].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].data_cmd_router.in_ff[1].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].data_cmd_router.in_ff[2].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].data_cmd_router.in_ff[3].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        131, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].data_cmd_router.in_ff[4].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].data_resp_router.in_ff[0].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].data_resp_router.in_ff[1].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].data_resp_router.in_ff[2].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].data_resp_router.in_ff[3].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        140, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.rof3[1].data_resp_router.in_ff[4].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=       232, els_p=         64 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.tag_mem)
## bsg_mem_1r1w: instantiating width_p=         55, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.lce.lce_cmd_inst.rv_adapter.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        519, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.lce.lce_data_cmd.rv_adapter.mem_1r1w)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[0].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[1].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[2].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[3].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[4].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[5].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[6].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.data_mem_banks[7].data_mem_bank)
## bsg_mem_1rw_sync_synth: instantiating width_p=         32, els_p=         16 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.itlb.entry_ram.synth)
## bsg_mem_1r1w: instantiating width_p=        100, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe_queue_fifo.fifo_mem)
## bsg_mem_1r1w: instantiating width_p=         75, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe_cmd_fifo.fe_cmd_fifo.mem_1r1w)
## bsg_mem_1rw_sync_synth: instantiating width_p=         32, els_p=         16 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dtlb.entry_ram.synth)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=       232, els_p=         64 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.tag_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[0].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[0].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[1].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[1].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[2].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[2].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[3].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[3].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[4].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[4].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[5].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[5].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[6].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[6].data_mem)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[0].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[1].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[2].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[3].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[4].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[5].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[6].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[7].data_mem.synth.bk[7].mem_1rw_sync.synth)
## bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         64, els_p=        512 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.data_mem[7].data_mem)
## bsg_mem_1r1w: instantiating width_p=         55, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.lce.lce_cmd_inst.rv_adapter.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=        519, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.lce.lce_data_cmd_inst.rv_adapter.mem_1r1w)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         15, els_p=         64 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_mem.dcache.stat_mem)
## bsg_mem_2r1w_sync: instantiating width_p=         64, els_p=         32, read_write_same_addr_p=          1, harden_p=          1 (test_bp.tb.wrapper.dut.rof1[1].tile.core.be.be_calculator.int_regfile.rf)
## bsg_mem_1rw_sync_synth: instantiating width_p=         49, els_p=         64 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.bp_fe_pc_gen_1.btb.tag_mem.synth)
## bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=          7, els_p=         64 (test_bp.tb.wrapper.dut.rof1[1].tile.core.fe.icache_1.metadata_mem)
## bsg_mem_1r1w: instantiating width_p=         64, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof2[0].wh_router.in_ff[0].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         64, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof2[0].wh_router.in_ff[2].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         64, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof2[0].wh_router.in_ff[4].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         64, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof2[1].wh_router.in_ff[0].no_stub.two_fifo.mem_1r1w)
## bsg_mem_1r1w: instantiating width_p=         64, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (test_bp.tb.wrapper.dut.rof2[1].wh_router.in_ff[1].no_stub.two_fifo.mem_1r1w)
test_bp.clock_gen with cycle_time_p          10
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  1->0 time =          0
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  0->1 time =          0
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  1->0 time =        100
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            
(0, 0):           0 ->           4
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           0 ->           4
(1, 0):           0 ->           1
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           4 ->           2
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(1, 0):           1 ->           0
(1, 0):           0 ->           1
(0, 0):           2 ->           4
(0, 0):           4 ->           2
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(1, 0):           1 ->           0
(1, 0):           0 ->           1
(0, 0):           2 ->           4
(0, 0):           4 ->           2
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(1, 0):           1 ->           0
(0, 0):           0 ->           4
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           0 ->           4
(1, 0):           0 ->           1
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           4 ->           2
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(1, 0):           1 ->           0
(0, 0):           0 ->           4
(1, 0):           0 ->           1
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           2 ->           4
(0, 0):           4 ->           0
(0, 0):           4 ->           2
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(1, 0):           1 ->           0
(1, 0):           0 ->           1
(0, 0):           2 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           0 ->           4
(0, 0):           4 ->           2
(0, 0):           0 ->           4
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           0 ->           4
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           0 ->           4
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           0 ->           4
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           0 ->           4
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           0 ->           4
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           0 ->           4
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           0 ->           4
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(1, 0):           1 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(1, 0):           0 ->           1
(0, 0):           2 ->           4
(0, 0):           4 ->           2
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(1, 0):           1 ->           0
(1, 0):           0 ->           1
(0, 0):           2 ->           4
(0, 0):           4 ->           2
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(1, 0):           1 ->           0
(1, 0):           0 ->           1
(0, 0):           2 ->           4
(0, 0):           4 ->           2
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(1, 0):           1 ->           0
(1, 0):           0 ->           1
(0, 0):           2 ->           4
(0, 0):           4 ->           2
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(0, 0):           4 ->           2
(1, 0):           1 ->           0
(1, 0):           1 ->           0
(0, 0):           0 ->           4
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           0 ->           4
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
(0, 0):           4 ->           0
