#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May  3 11:14:06 2023
# Process ID: 4888
# Current directory: C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.runs/synth_1/main.vds
# Journal file: C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/main.vhd:31]
INFO: [Synth 8-638] synthesizing module 'DIV_1HZ' [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/Divisores/DIV_1Hz.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DIV_1HZ' (1#1) [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/Divisores/DIV_1Hz.vhd:11]
INFO: [Synth 8-638] synthesizing module 'DIV_2HZ' [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/Divisores/DIV_2Hz.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DIV_2HZ' (2#1) [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/Divisores/DIV_2Hz.vhd:11]
INFO: [Synth 8-638] synthesizing module 'DIV_4HZ' [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/Divisores/DIV_4Hz.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DIV_4HZ' (3#1) [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/Divisores/DIV_4Hz.vhd:11]
INFO: [Synth 8-638] synthesizing module 'DIV_8HZ' [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/Divisores/DIV_8Hz.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DIV_8HZ' (4#1) [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/Divisores/DIV_8Hz.vhd:11]
INFO: [Synth 8-638] synthesizing module 'DIV_VD' [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/Divisores/DIV_VD.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DIV_VD' (5#1) [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/Divisores/DIV_VD.vhd:11]
INFO: [Synth 8-638] synthesizing module 'mux4a1' [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/mux4a1.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'mux4a1' (6#1) [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/mux4a1.vhd:16]
INFO: [Synth 8-638] synthesizing module 'CONT_3DIG' [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/contador.vhd:21]
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/contador.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'CONT_3DIG' (7#1) [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/contador.vhd:21]
INFO: [Synth 8-638] synthesizing module 'VIS_DIN_4DIG' [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/VIS_DIN_4DIG.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'VIS_DIN_4DIG' (8#1) [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/VIS_DIN_4DIG.vhd:21]
INFO: [Synth 8-638] synthesizing module 'mux8a4' [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/mux8a4.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'mux8a4' (9#1) [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/mux8a4.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'main' (10#1) [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/sources_1/imports/sources/main.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1135.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/constrs_1/new/constr_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.srcs/constrs_1/new/constr_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 21    
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |     5|
|4     |LUT2   |    42|
|5     |LUT3   |    73|
|6     |LUT4   |    41|
|7     |LUT5   |    26|
|8     |LUT6   |    50|
|9     |MUXF7  |     1|
|10    |FDCE   |    22|
|11    |FDPE   |    22|
|12    |FDRE   |   122|
|13    |LDC    |    22|
|14    |IBUF   |    19|
|15    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1135.609 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1135.609 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1135.609 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1135.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LDC => LDCE: 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1135.609 ; gain = 92.980
INFO: [Common 17-1381] The checkpoint 'C:/Users/electronica.ECINUT/Downloads/JOUSAMRON7/JOUSAMRON7.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  3 11:14:47 2023...
