# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/sim/system.v" \
"../../../../redpitaya.srcs/sources_1/new/Averager.v" \
"../../../../redpitaya.srcs/sources_1/new/AveragerHandler.v" \
"../../../../redpitaya.srcs/sources_1/new/FunctionGen.v" \
"../../../../redpitaya.srcs/sources_1/new/LockInAmplifier.v" \
"../../../../redpitaya.srcs/sources_1/new/OutputClamp.v" \
"../../../../redpitaya.srcs/sources_1/new/PIDController.v" \
"../../../../redpitaya.srcs/sources_1/new/ProjectTop.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_lite_slave.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/axi_master.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/divide.v" \
"../../../../redpitaya.srcs/sources_1/new/lowPassFilter.v" \
"../../../../redpitaya.srcs/sources_1/new/mux_16.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_ams.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_rx.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_test.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_tx.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_hk.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope_Z20.v" \
"../../../../redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v" \

sv xil_defaultlib  --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/acq.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/evn_pkg.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/asg.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/asg_bst.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/asg_per.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_cnt.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_demux.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_dly.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_stream_if.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_mux.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_pas.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_reg.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/bin_and.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/clb.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/clkdiv.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/ctrg.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/cts.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/debounce.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/gen.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/id.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/la.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/la_trg.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/lg.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/lin_add.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/lin_mul.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/mgmt.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/muxctl.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/old_acq.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/old_asg.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/old_asg_top.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/old_id.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/old_la_top.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/osc.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/osc_trg.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/pdm.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/pid.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/pid_block.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/pwm.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_ps.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top_Z20.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/rle.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/scope_dec_avg.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/scope_filter.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/str2mm.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/str_dec.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/sys_reg_array_o.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/interface/spi_if.sv" \
"../../../../redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_lite_if.sv" \

verilog xil_defaultlib  --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../redpitaya.srcs/sources_1/new/Calibration.v" \
"../../../../redpitaya.srcs/sources_1/new/ClockDivider.v" \
"../../../../redpitaya.srcs/sources_1/new/FunctionGen0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
