set ::env(PROJECT_NAME) memtest_fsm
set ::env(DESIGN_TOP) memtest_fsm
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/PoC-Examples/src/mem
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/PoC-Examples/src/mem/memtest_fsm.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
