// Seed: 3109964827
module module_0 (
    input  wire id_0,
    output tri  id_1,
    input  tri1 id_2
);
  assign id_1 = -1;
endmodule
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    input tri1 module_1,
    input supply1 id_9,
    input wand id_10,
    output wor id_11,
    output supply0 id_12
    , id_15,
    input wand id_13
);
  id_16 :
  assert property (@(posedge 1) id_13)
  else $clog2(30);
  ;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
