# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/baud_generator.vhd" \
"../../../../project_1.srcs/sources_1/new/uart_rx.vhd" \
"../../../../project_1.srcs/sim_1/new/uart_rx_tb.vhd" \

# Do not sort compile order
nosort
