.include "macros.inc"

.section .text, "ax"  # 0x800056C0 - 0x80472F00
.global __CARDCheckSum
__CARDCheckSum:
/* 800D73CC 000D430C  38 00 00 00 */	li r0, 0
/* 800D73D0 000D4310  7C 84 0E 70 */	srawi r4, r4, 1
/* 800D73D4 000D4314  B0 06 00 00 */	sth r0, 0(r6)
/* 800D73D8 000D4318  7C 84 01 95 */	addze. r4, r4
/* 800D73DC 000D431C  B0 05 00 00 */	sth r0, 0(r5)
/* 800D73E0 000D4320  40 81 01 70 */	ble .L_800D7550
/* 800D73E4 000D4324  54 80 E8 FF */	rlwinm. r0, r4, 0x1d, 3, 0x1f
/* 800D73E8 000D4328  7C 09 03 A6 */	mtctr r0
/* 800D73EC 000D432C  41 82 01 34 */	beq .L_800D7520
.L_800D73F0:
/* 800D73F0 000D4330  A0 E5 00 00 */	lhz r7, 0(r5)
/* 800D73F4 000D4334  A0 03 00 00 */	lhz r0, 0(r3)
/* 800D73F8 000D4338  7C 07 02 14 */	add r0, r7, r0
/* 800D73FC 000D433C  B0 05 00 00 */	sth r0, 0(r5)
/* 800D7400 000D4340  A0 03 00 00 */	lhz r0, 0(r3)
/* 800D7404 000D4344  A0 E6 00 00 */	lhz r7, 0(r6)
/* 800D7408 000D4348  7C 00 00 F8 */	nor r0, r0, r0
/* 800D740C 000D434C  7C 07 02 14 */	add r0, r7, r0
/* 800D7410 000D4350  B0 06 00 00 */	sth r0, 0(r6)
/* 800D7414 000D4354  A0 E5 00 00 */	lhz r7, 0(r5)
/* 800D7418 000D4358  A0 03 00 02 */	lhz r0, 2(r3)
/* 800D741C 000D435C  7C 07 02 14 */	add r0, r7, r0
/* 800D7420 000D4360  B0 05 00 00 */	sth r0, 0(r5)
/* 800D7424 000D4364  A0 03 00 02 */	lhz r0, 2(r3)
/* 800D7428 000D4368  A0 E6 00 00 */	lhz r7, 0(r6)
/* 800D742C 000D436C  7C 00 00 F8 */	nor r0, r0, r0
/* 800D7430 000D4370  7C 07 02 14 */	add r0, r7, r0
/* 800D7434 000D4374  B0 06 00 00 */	sth r0, 0(r6)
/* 800D7438 000D4378  A0 E5 00 00 */	lhz r7, 0(r5)
/* 800D743C 000D437C  A0 03 00 04 */	lhz r0, 4(r3)
/* 800D7440 000D4380  7C 07 02 14 */	add r0, r7, r0
/* 800D7444 000D4384  B0 05 00 00 */	sth r0, 0(r5)
/* 800D7448 000D4388  A0 03 00 04 */	lhz r0, 4(r3)
/* 800D744C 000D438C  A0 E6 00 00 */	lhz r7, 0(r6)
/* 800D7450 000D4390  7C 00 00 F8 */	nor r0, r0, r0
/* 800D7454 000D4394  7C 07 02 14 */	add r0, r7, r0
/* 800D7458 000D4398  B0 06 00 00 */	sth r0, 0(r6)
/* 800D745C 000D439C  A0 E5 00 00 */	lhz r7, 0(r5)
/* 800D7460 000D43A0  A0 03 00 06 */	lhz r0, 6(r3)
/* 800D7464 000D43A4  7C 07 02 14 */	add r0, r7, r0
/* 800D7468 000D43A8  B0 05 00 00 */	sth r0, 0(r5)
/* 800D746C 000D43AC  A0 03 00 06 */	lhz r0, 6(r3)
/* 800D7470 000D43B0  A0 E6 00 00 */	lhz r7, 0(r6)
/* 800D7474 000D43B4  7C 00 00 F8 */	nor r0, r0, r0
/* 800D7478 000D43B8  7C 07 02 14 */	add r0, r7, r0
/* 800D747C 000D43BC  B0 06 00 00 */	sth r0, 0(r6)
/* 800D7480 000D43C0  A0 E5 00 00 */	lhz r7, 0(r5)
/* 800D7484 000D43C4  A0 03 00 08 */	lhz r0, 8(r3)
/* 800D7488 000D43C8  7C 07 02 14 */	add r0, r7, r0
/* 800D748C 000D43CC  B0 05 00 00 */	sth r0, 0(r5)
/* 800D7490 000D43D0  A0 03 00 08 */	lhz r0, 8(r3)
/* 800D7494 000D43D4  A0 E6 00 00 */	lhz r7, 0(r6)
/* 800D7498 000D43D8  7C 00 00 F8 */	nor r0, r0, r0
/* 800D749C 000D43DC  7C 07 02 14 */	add r0, r7, r0
/* 800D74A0 000D43E0  B0 06 00 00 */	sth r0, 0(r6)
/* 800D74A4 000D43E4  A0 E5 00 00 */	lhz r7, 0(r5)
/* 800D74A8 000D43E8  A0 03 00 0A */	lhz r0, 0xa(r3)
/* 800D74AC 000D43EC  7C 07 02 14 */	add r0, r7, r0
/* 800D74B0 000D43F0  B0 05 00 00 */	sth r0, 0(r5)
/* 800D74B4 000D43F4  A0 03 00 0A */	lhz r0, 0xa(r3)
/* 800D74B8 000D43F8  A0 E6 00 00 */	lhz r7, 0(r6)
/* 800D74BC 000D43FC  7C 00 00 F8 */	nor r0, r0, r0
/* 800D74C0 000D4400  7C 07 02 14 */	add r0, r7, r0
/* 800D74C4 000D4404  B0 06 00 00 */	sth r0, 0(r6)
/* 800D74C8 000D4408  A0 E5 00 00 */	lhz r7, 0(r5)
/* 800D74CC 000D440C  A0 03 00 0C */	lhz r0, 0xc(r3)
/* 800D74D0 000D4410  7C 07 02 14 */	add r0, r7, r0
/* 800D74D4 000D4414  B0 05 00 00 */	sth r0, 0(r5)
/* 800D74D8 000D4418  A0 03 00 0C */	lhz r0, 0xc(r3)
/* 800D74DC 000D441C  A0 E6 00 00 */	lhz r7, 0(r6)
/* 800D74E0 000D4420  7C 00 00 F8 */	nor r0, r0, r0
/* 800D74E4 000D4424  7C 07 02 14 */	add r0, r7, r0
/* 800D74E8 000D4428  B0 06 00 00 */	sth r0, 0(r6)
/* 800D74EC 000D442C  A0 E5 00 00 */	lhz r7, 0(r5)
/* 800D74F0 000D4430  A0 03 00 0E */	lhz r0, 0xe(r3)
/* 800D74F4 000D4434  7C 07 02 14 */	add r0, r7, r0
/* 800D74F8 000D4438  B0 05 00 00 */	sth r0, 0(r5)
/* 800D74FC 000D443C  A0 03 00 0E */	lhz r0, 0xe(r3)
/* 800D7500 000D4440  38 63 00 10 */	addi r3, r3, 0x10
/* 800D7504 000D4444  A0 E6 00 00 */	lhz r7, 0(r6)
/* 800D7508 000D4448  7C 00 00 F8 */	nor r0, r0, r0
/* 800D750C 000D444C  7C 07 02 14 */	add r0, r7, r0
/* 800D7510 000D4450  B0 06 00 00 */	sth r0, 0(r6)
/* 800D7514 000D4454  42 00 FE DC */	bdnz .L_800D73F0
/* 800D7518 000D4458  70 84 00 07 */	andi. r4, r4, 7
/* 800D751C 000D445C  41 82 00 34 */	beq .L_800D7550
.L_800D7520:
/* 800D7520 000D4460  7C 89 03 A6 */	mtctr r4
.L_800D7524:
/* 800D7524 000D4464  A0 E5 00 00 */	lhz r7, 0(r5)
/* 800D7528 000D4468  A0 03 00 00 */	lhz r0, 0(r3)
/* 800D752C 000D446C  7C 07 02 14 */	add r0, r7, r0
/* 800D7530 000D4470  B0 05 00 00 */	sth r0, 0(r5)
/* 800D7534 000D4474  A0 03 00 00 */	lhz r0, 0(r3)
/* 800D7538 000D4478  38 63 00 02 */	addi r3, r3, 2
/* 800D753C 000D447C  A0 E6 00 00 */	lhz r7, 0(r6)
/* 800D7540 000D4480  7C 00 00 F8 */	nor r0, r0, r0
/* 800D7544 000D4484  7C 07 02 14 */	add r0, r7, r0
/* 800D7548 000D4488  B0 06 00 00 */	sth r0, 0(r6)
/* 800D754C 000D448C  42 00 FF D8 */	bdnz .L_800D7524
.L_800D7550:
/* 800D7550 000D4490  A0 05 00 00 */	lhz r0, 0(r5)
/* 800D7554 000D4494  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D7558 000D4498  40 82 00 0C */	bne .L_800D7564
/* 800D755C 000D449C  38 00 00 00 */	li r0, 0
/* 800D7560 000D44A0  B0 05 00 00 */	sth r0, 0(r5)
.L_800D7564:
/* 800D7564 000D44A4  A0 06 00 00 */	lhz r0, 0(r6)
/* 800D7568 000D44A8  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D756C 000D44AC  4C 82 00 20 */	bnelr 
/* 800D7570 000D44B0  38 00 00 00 */	li r0, 0
/* 800D7574 000D44B4  B0 06 00 00 */	sth r0, 0(r6)
/* 800D7578 000D44B8  4E 80 00 20 */	blr 

.global VerifyID
VerifyID:
/* 800D757C 000D44BC  7C 08 02 A6 */	mflr r0
/* 800D7580 000D44C0  90 01 00 04 */	stw r0, 4(r1)
/* 800D7584 000D44C4  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800D7588 000D44C8  BF 21 00 14 */	stmw r25, 0x14(r1)
/* 800D758C 000D44CC  7C 7A 1B 78 */	mr r26, r3
/* 800D7590 000D44D0  80 63 00 80 */	lwz r3, 0x80(r3)
/* 800D7594 000D44D4  A0 03 00 20 */	lhz r0, 0x20(r3)
/* 800D7598 000D44D8  3B 63 00 00 */	addi r27, r3, 0
/* 800D759C 000D44DC  28 00 00 00 */	cmplwi r0, 0
/* 800D75A0 000D44E0  40 82 00 14 */	bne .L_800D75B4
/* 800D75A4 000D44E4  A0 7B 00 22 */	lhz r3, 0x22(r27)
/* 800D75A8 000D44E8  A0 1A 00 08 */	lhz r0, 8(r26)
/* 800D75AC 000D44EC  7C 03 00 40 */	cmplw r3, r0
/* 800D75B0 000D44F0  41 82 00 0C */	beq .L_800D75BC
.L_800D75B4:
/* 800D75B4 000D44F4  38 60 FF FA */	li r3, -6
/* 800D75B8 000D44F8  48 00 02 34 */	b .L_800D77EC
.L_800D75BC:
/* 800D75BC 000D44FC  38 00 01 FC */	li r0, 0x1fc
/* 800D75C0 000D4500  7C 00 0E 70 */	srawi r0, r0, 1
/* 800D75C4 000D4504  7C 00 01 95 */	addze. r0, r0
/* 800D75C8 000D4508  38 9B 00 00 */	addi r4, r27, 0
/* 800D75CC 000D450C  38 E0 00 00 */	li r7, 0
/* 800D75D0 000D4510  7C 03 03 78 */	mr r3, r0
/* 800D75D4 000D4514  38 C0 00 00 */	li r6, 0
/* 800D75D8 000D4518  40 81 00 BC */	ble .L_800D7694
/* 800D75DC 000D451C  54 60 E8 FF */	rlwinm. r0, r3, 0x1d, 3, 0x1f
/* 800D75E0 000D4520  7C 09 03 A6 */	mtctr r0
/* 800D75E4 000D4524  41 82 00 94 */	beq .L_800D7678
.L_800D75E8:
/* 800D75E8 000D4528  A0 A4 00 00 */	lhz r5, 0(r4)
/* 800D75EC 000D452C  7C A0 28 F8 */	nor r0, r5, r5
/* 800D75F0 000D4530  7C C6 2A 14 */	add r6, r6, r5
/* 800D75F4 000D4534  A0 A4 00 02 */	lhz r5, 2(r4)
/* 800D75F8 000D4538  7C E7 02 14 */	add r7, r7, r0
/* 800D75FC 000D453C  7C A0 28 F8 */	nor r0, r5, r5
/* 800D7600 000D4540  7C C6 2A 14 */	add r6, r6, r5
/* 800D7604 000D4544  A0 A4 00 04 */	lhz r5, 4(r4)
/* 800D7608 000D4548  7C E7 02 14 */	add r7, r7, r0
/* 800D760C 000D454C  7C A0 28 F8 */	nor r0, r5, r5
/* 800D7610 000D4550  7C C6 2A 14 */	add r6, r6, r5
/* 800D7614 000D4554  A0 A4 00 06 */	lhz r5, 6(r4)
/* 800D7618 000D4558  7C E7 02 14 */	add r7, r7, r0
/* 800D761C 000D455C  7C A0 28 F8 */	nor r0, r5, r5
/* 800D7620 000D4560  7C C6 2A 14 */	add r6, r6, r5
/* 800D7624 000D4564  A0 A4 00 08 */	lhz r5, 8(r4)
/* 800D7628 000D4568  7C E7 02 14 */	add r7, r7, r0
/* 800D762C 000D456C  7C A0 28 F8 */	nor r0, r5, r5
/* 800D7630 000D4570  7C C6 2A 14 */	add r6, r6, r5
/* 800D7634 000D4574  A0 A4 00 0A */	lhz r5, 0xa(r4)
/* 800D7638 000D4578  7C E7 02 14 */	add r7, r7, r0
/* 800D763C 000D457C  7C A0 28 F8 */	nor r0, r5, r5
/* 800D7640 000D4580  7C C6 2A 14 */	add r6, r6, r5
/* 800D7644 000D4584  A0 A4 00 0C */	lhz r5, 0xc(r4)
/* 800D7648 000D4588  7C E7 02 14 */	add r7, r7, r0
/* 800D764C 000D458C  7C A0 28 F8 */	nor r0, r5, r5
/* 800D7650 000D4590  7C C6 2A 14 */	add r6, r6, r5
/* 800D7654 000D4594  A0 A4 00 0E */	lhz r5, 0xe(r4)
/* 800D7658 000D4598  7C E7 02 14 */	add r7, r7, r0
/* 800D765C 000D459C  7C A0 28 F8 */	nor r0, r5, r5
/* 800D7660 000D45A0  7C C6 2A 14 */	add r6, r6, r5
/* 800D7664 000D45A4  7C E7 02 14 */	add r7, r7, r0
/* 800D7668 000D45A8  38 84 00 10 */	addi r4, r4, 0x10
/* 800D766C 000D45AC  42 00 FF 7C */	bdnz .L_800D75E8
/* 800D7670 000D45B0  70 63 00 07 */	andi. r3, r3, 7
/* 800D7674 000D45B4  41 82 00 20 */	beq .L_800D7694
.L_800D7678:
/* 800D7678 000D45B8  7C 69 03 A6 */	mtctr r3
.L_800D767C:
/* 800D767C 000D45BC  A0 A4 00 00 */	lhz r5, 0(r4)
/* 800D7680 000D45C0  38 84 00 02 */	addi r4, r4, 2
/* 800D7684 000D45C4  7C A0 28 F8 */	nor r0, r5, r5
/* 800D7688 000D45C8  7C C6 2A 14 */	add r6, r6, r5
/* 800D768C 000D45CC  7C E7 02 14 */	add r7, r7, r0
/* 800D7690 000D45D0  42 00 FF EC */	bdnz .L_800D767C
.L_800D7694:
/* 800D7694 000D45D4  54 C0 04 3E */	clrlwi r0, r6, 0x10
/* 800D7698 000D45D8  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D769C 000D45DC  40 82 00 08 */	bne .L_800D76A4
/* 800D76A0 000D45E0  38 C0 00 00 */	li r6, 0
.L_800D76A4:
/* 800D76A4 000D45E4  54 E0 04 3E */	clrlwi r0, r7, 0x10
/* 800D76A8 000D45E8  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D76AC 000D45EC  40 82 00 08 */	bne .L_800D76B4
/* 800D76B0 000D45F0  38 E0 00 00 */	li r7, 0
.L_800D76B4:
/* 800D76B4 000D45F4  A0 7B 01 FC */	lhz r3, 0x1fc(r27)
/* 800D76B8 000D45F8  54 C0 04 3E */	clrlwi r0, r6, 0x10
/* 800D76BC 000D45FC  7C 03 00 40 */	cmplw r3, r0
/* 800D76C0 000D4600  40 82 00 14 */	bne .L_800D76D4
/* 800D76C4 000D4604  A0 7B 01 FE */	lhz r3, 0x1fe(r27)
/* 800D76C8 000D4608  54 E0 04 3E */	clrlwi r0, r7, 0x10
/* 800D76CC 000D460C  7C 03 00 40 */	cmplw r3, r0
/* 800D76D0 000D4610  41 82 00 0C */	beq .L_800D76DC
.L_800D76D4:
/* 800D76D4 000D4614  38 60 FF FA */	li r3, -6
/* 800D76D8 000D4618  48 00 01 14 */	b .L_800D77EC
.L_800D76DC:
/* 800D76DC 000D461C  83 FB 00 0C */	lwz r31, 0xc(r27)
/* 800D76E0 000D4620  83 9B 00 10 */	lwz r28, 0x10(r27)
/* 800D76E4 000D4624  48 01 96 A9 */	bl __OSLockSramEx
/* 800D76E8 000D4628  3C 80 80 4F */	lis r4, __CARDBlock@ha
/* 800D76EC 000D462C  38 04 5A F0 */	addi r0, r4, __CARDBlock@l
/* 800D76F0 000D4630  3C 80 78 78 */	lis r4, 0x78787879@ha
/* 800D76F4 000D4634  7C 00 D0 50 */	subf r0, r0, r26
/* 800D76F8 000D4638  38 84 78 79 */	addi r4, r4, 0x78787879@l
/* 800D76FC 000D463C  7C 04 00 96 */	mulhw r0, r4, r0
/* 800D7700 000D4640  7C 00 3E 70 */	srawi r0, r0, 7
/* 800D7704 000D4644  54 04 0F FE */	srwi r4, r0, 0x1f
/* 800D7708 000D4648  7C 00 22 14 */	add r0, r0, r4
/* 800D770C 000D464C  1C 00 00 0C */	mulli r0, r0, 0xc
/* 800D7710 000D4650  3C 80 41 C6 */	lis r4, 0x41C64E6D@ha
/* 800D7714 000D4654  3B 3B 00 00 */	addi r25, r27, 0
/* 800D7718 000D4658  7F A3 02 14 */	add r29, r3, r0
/* 800D771C 000D465C  3B C4 4E 6D */	addi r30, r4, 0x41C64E6D@l
/* 800D7720 000D4660  3B 40 00 00 */	li r26, 0
.L_800D7724:
/* 800D7724 000D4664  7C BF F1 D6 */	mullw r5, r31, r30
/* 800D7728 000D4668  7C 7C F0 16 */	mulhwu r3, r28, r30
/* 800D772C 000D466C  3B E0 00 00 */	li r31, 0
/* 800D7730 000D4670  7C A5 1A 14 */	add r5, r5, r3
/* 800D7734 000D4674  7C 7C F9 D6 */	mullw r3, r28, r31
/* 800D7738 000D4678  7C 1C F1 D6 */	mullw r0, r28, r30
/* 800D773C 000D467C  3B 80 30 39 */	li r28, 0x3039
/* 800D7740 000D4680  7C 80 E0 14 */	addc r4, r0, r28
/* 800D7744 000D4684  7C 05 1A 14 */	add r0, r5, r3
/* 800D7748 000D4688  7C 60 F9 14 */	adde r3, r0, r31
/* 800D774C 000D468C  38 A0 00 10 */	li r5, 0x10
/* 800D7750 000D4690  4B FE A9 E5 */	bl __shr2i
/* 800D7754 000D4694  88 1D 00 00 */	lbz r0, 0(r29)
/* 800D7758 000D4698  88 D9 00 00 */	lbz r6, 0(r25)
/* 800D775C 000D469C  7C 04 00 14 */	addc r0, r4, r0
/* 800D7760 000D46A0  54 00 06 3E */	clrlwi r0, r0, 0x18
/* 800D7764 000D46A4  7C 06 00 40 */	cmplw r6, r0
/* 800D7768 000D46A8  41 82 00 14 */	beq .L_800D777C
/* 800D776C 000D46AC  38 60 00 00 */	li r3, 0
/* 800D7770 000D46B0  48 01 99 D9 */	bl __OSUnlockSramEx
/* 800D7774 000D46B4  38 60 FF FA */	li r3, -6
/* 800D7778 000D46B8  48 00 00 74 */	b .L_800D77EC
.L_800D777C:
/* 800D777C 000D46BC  7C A3 F1 D6 */	mullw r5, r3, r30
/* 800D7780 000D46C0  7C 64 F0 16 */	mulhwu r3, r4, r30
/* 800D7784 000D46C4  7C A5 1A 14 */	add r5, r5, r3
/* 800D7788 000D46C8  7C 64 F9 D6 */	mullw r3, r4, r31
/* 800D778C 000D46CC  7C 04 F1 D6 */	mullw r0, r4, r30
/* 800D7790 000D46D0  7C 80 E0 14 */	addc r4, r0, r28
/* 800D7794 000D46D4  7C 05 1A 14 */	add r0, r5, r3
/* 800D7798 000D46D8  7C 60 F9 14 */	adde r3, r0, r31
/* 800D779C 000D46DC  38 A0 00 10 */	li r5, 0x10
/* 800D77A0 000D46E0  4B FE A9 95 */	bl __shr2i
/* 800D77A4 000D46E4  3B 5A 00 01 */	addi r26, r26, 1
/* 800D77A8 000D46E8  2C 1A 00 0C */	cmpwi r26, 0xc
/* 800D77AC 000D46EC  38 00 7F FF */	li r0, 0x7fff
/* 800D77B0 000D46F0  7C 9C 00 38 */	and r28, r4, r0
/* 800D77B4 000D46F4  7C 7F F8 38 */	and r31, r3, r31
/* 800D77B8 000D46F8  3B BD 00 01 */	addi r29, r29, 1
/* 800D77BC 000D46FC  3B 39 00 01 */	addi r25, r25, 1
/* 800D77C0 000D4700  41 80 FF 64 */	blt .L_800D7724
/* 800D77C4 000D4704  38 60 00 00 */	li r3, 0
/* 800D77C8 000D4708  48 01 99 81 */	bl __OSUnlockSramEx
/* 800D77CC 000D470C  4B FF DD C1 */	bl __CARDGetFontEncode
/* 800D77D0 000D4710  A0 1B 00 24 */	lhz r0, 0x24(r27)
/* 800D77D4 000D4714  54 63 04 3E */	clrlwi r3, r3, 0x10
/* 800D77D8 000D4718  7C 00 18 40 */	cmplw r0, r3
/* 800D77DC 000D471C  41 82 00 0C */	beq .L_800D77E8
/* 800D77E0 000D4720  38 60 FF F3 */	li r3, -13
/* 800D77E4 000D4724  48 00 00 08 */	b .L_800D77EC
.L_800D77E8:
/* 800D77E8 000D4728  38 60 00 00 */	li r3, 0
.L_800D77EC:
/* 800D77EC 000D472C  BB 21 00 14 */	lmw r25, 0x14(r1)
/* 800D77F0 000D4730  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800D77F4 000D4734  38 21 00 30 */	addi r1, r1, 0x30
/* 800D77F8 000D4738  7C 08 03 A6 */	mtlr r0
/* 800D77FC 000D473C  4E 80 00 20 */	blr 

.global VerifyDir
VerifyDir:
/* 800D7800 000D4740  7C 08 02 A6 */	mflr r0
/* 800D7804 000D4744  90 01 00 04 */	stw r0, 4(r1)
/* 800D7808 000D4748  94 21 FF C8 */	stwu r1, -0x38(r1)
/* 800D780C 000D474C  93 E1 00 34 */	stw r31, 0x34(r1)
/* 800D7810 000D4750  38 E1 00 1C */	addi r7, r1, 0x1c
/* 800D7814 000D4754  39 01 00 14 */	addi r8, r1, 0x14
/* 800D7818 000D4758  93 C1 00 30 */	stw r30, 0x30(r1)
/* 800D781C 000D475C  3B E0 00 00 */	li r31, 0
/* 800D7820 000D4760  3B C0 00 00 */	li r30, 0
/* 800D7824 000D4764  93 A1 00 2C */	stw r29, 0x2c(r1)
/* 800D7828 000D4768  3B A4 00 00 */	addi r29, r4, 0
/* 800D782C 000D476C  38 80 00 00 */	li r4, 0
.L_800D7830:
/* 800D7830 000D4770  38 04 00 01 */	addi r0, r4, 1
/* 800D7834 000D4774  80 A3 00 80 */	lwz r5, 0x80(r3)
/* 800D7838 000D4778  54 00 68 24 */	slwi r0, r0, 0xd
/* 800D783C 000D477C  7C 05 02 14 */	add r0, r5, r0
/* 800D7840 000D4780  90 07 00 00 */	stw r0, 0(r7)
/* 800D7844 000D4784  38 C0 1F FC */	li r6, 0x1ffc
/* 800D7848 000D4788  7C C6 0E 70 */	srawi r6, r6, 1
/* 800D784C 000D478C  80 A7 00 00 */	lwz r5, 0(r7)
/* 800D7850 000D4790  7C C6 01 95 */	addze. r6, r6
/* 800D7854 000D4794  39 60 00 00 */	li r11, 0
/* 800D7858 000D4798  38 05 1F C0 */	addi r0, r5, 0x1fc0
/* 800D785C 000D479C  90 08 00 00 */	stw r0, 0(r8)
/* 800D7860 000D47A0  39 40 00 00 */	li r10, 0
/* 800D7864 000D47A4  80 A7 00 00 */	lwz r5, 0(r7)
/* 800D7868 000D47A8  40 81 00 BC */	ble .L_800D7924
/* 800D786C 000D47AC  54 C0 E8 FF */	rlwinm. r0, r6, 0x1d, 3, 0x1f
/* 800D7870 000D47B0  7C 09 03 A6 */	mtctr r0
/* 800D7874 000D47B4  41 82 00 94 */	beq .L_800D7908
.L_800D7878:
/* 800D7878 000D47B8  A1 25 00 00 */	lhz r9, 0(r5)
/* 800D787C 000D47BC  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7880 000D47C0  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7884 000D47C4  A1 25 00 02 */	lhz r9, 2(r5)
/* 800D7888 000D47C8  7D 6B 02 14 */	add r11, r11, r0
/* 800D788C 000D47CC  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7890 000D47D0  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7894 000D47D4  A1 25 00 04 */	lhz r9, 4(r5)
/* 800D7898 000D47D8  7D 6B 02 14 */	add r11, r11, r0
/* 800D789C 000D47DC  7D 20 48 F8 */	nor r0, r9, r9
/* 800D78A0 000D47E0  7D 4A 4A 14 */	add r10, r10, r9
/* 800D78A4 000D47E4  A1 25 00 06 */	lhz r9, 6(r5)
/* 800D78A8 000D47E8  7D 6B 02 14 */	add r11, r11, r0
/* 800D78AC 000D47EC  7D 20 48 F8 */	nor r0, r9, r9
/* 800D78B0 000D47F0  7D 4A 4A 14 */	add r10, r10, r9
/* 800D78B4 000D47F4  A1 25 00 08 */	lhz r9, 8(r5)
/* 800D78B8 000D47F8  7D 6B 02 14 */	add r11, r11, r0
/* 800D78BC 000D47FC  7D 20 48 F8 */	nor r0, r9, r9
/* 800D78C0 000D4800  7D 4A 4A 14 */	add r10, r10, r9
/* 800D78C4 000D4804  A1 25 00 0A */	lhz r9, 0xa(r5)
/* 800D78C8 000D4808  7D 6B 02 14 */	add r11, r11, r0
/* 800D78CC 000D480C  7D 20 48 F8 */	nor r0, r9, r9
/* 800D78D0 000D4810  7D 4A 4A 14 */	add r10, r10, r9
/* 800D78D4 000D4814  A1 25 00 0C */	lhz r9, 0xc(r5)
/* 800D78D8 000D4818  7D 6B 02 14 */	add r11, r11, r0
/* 800D78DC 000D481C  7D 20 48 F8 */	nor r0, r9, r9
/* 800D78E0 000D4820  7D 4A 4A 14 */	add r10, r10, r9
/* 800D78E4 000D4824  A1 25 00 0E */	lhz r9, 0xe(r5)
/* 800D78E8 000D4828  7D 6B 02 14 */	add r11, r11, r0
/* 800D78EC 000D482C  7D 20 48 F8 */	nor r0, r9, r9
/* 800D78F0 000D4830  7D 4A 4A 14 */	add r10, r10, r9
/* 800D78F4 000D4834  7D 6B 02 14 */	add r11, r11, r0
/* 800D78F8 000D4838  38 A5 00 10 */	addi r5, r5, 0x10
/* 800D78FC 000D483C  42 00 FF 7C */	bdnz .L_800D7878
/* 800D7900 000D4840  70 C6 00 07 */	andi. r6, r6, 7
/* 800D7904 000D4844  41 82 00 20 */	beq .L_800D7924
.L_800D7908:
/* 800D7908 000D4848  7C C9 03 A6 */	mtctr r6
.L_800D790C:
/* 800D790C 000D484C  A1 25 00 00 */	lhz r9, 0(r5)
/* 800D7910 000D4850  38 A5 00 02 */	addi r5, r5, 2
/* 800D7914 000D4854  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7918 000D4858  7D 4A 4A 14 */	add r10, r10, r9
/* 800D791C 000D485C  7D 6B 02 14 */	add r11, r11, r0
/* 800D7920 000D4860  42 00 FF EC */	bdnz .L_800D790C
.L_800D7924:
/* 800D7924 000D4864  55 40 04 3E */	clrlwi r0, r10, 0x10
/* 800D7928 000D4868  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D792C 000D486C  40 82 00 08 */	bne .L_800D7934
/* 800D7930 000D4870  39 40 00 00 */	li r10, 0
.L_800D7934:
/* 800D7934 000D4874  55 60 04 3E */	clrlwi r0, r11, 0x10
/* 800D7938 000D4878  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D793C 000D487C  40 82 00 08 */	bne .L_800D7944
/* 800D7940 000D4880  39 60 00 00 */	li r11, 0
.L_800D7944:
/* 800D7944 000D4884  80 C8 00 00 */	lwz r6, 0(r8)
/* 800D7948 000D4888  55 45 04 3E */	clrlwi r5, r10, 0x10
/* 800D794C 000D488C  A0 06 00 3C */	lhz r0, 0x3c(r6)
/* 800D7950 000D4890  7C 05 00 40 */	cmplw r5, r0
/* 800D7954 000D4894  40 82 00 14 */	bne .L_800D7968
/* 800D7958 000D4898  A0 06 00 3E */	lhz r0, 0x3e(r6)
/* 800D795C 000D489C  55 65 04 3E */	clrlwi r5, r11, 0x10
/* 800D7960 000D48A0  7C 05 00 40 */	cmplw r5, r0
/* 800D7964 000D48A4  41 82 00 14 */	beq .L_800D7978
.L_800D7968:
/* 800D7968 000D48A8  38 00 00 00 */	li r0, 0
/* 800D796C 000D48AC  90 03 00 84 */	stw r0, 0x84(r3)
/* 800D7970 000D48B0  3B C4 00 00 */	addi r30, r4, 0
/* 800D7974 000D48B4  3B FF 00 01 */	addi r31, r31, 1
.L_800D7978:
/* 800D7978 000D48B8  38 84 00 01 */	addi r4, r4, 1
/* 800D797C 000D48BC  2C 04 00 02 */	cmpwi r4, 2
/* 800D7980 000D48C0  38 E7 00 04 */	addi r7, r7, 4
/* 800D7984 000D48C4  39 08 00 04 */	addi r8, r8, 4
/* 800D7988 000D48C8  41 80 FE A8 */	blt .L_800D7830
/* 800D798C 000D48CC  2C 1F 00 00 */	cmpwi r31, 0
/* 800D7990 000D48D0  40 82 00 84 */	bne .L_800D7A14
/* 800D7994 000D48D4  80 83 00 84 */	lwz r4, 0x84(r3)
/* 800D7998 000D48D8  28 04 00 00 */	cmplwi r4, 0
/* 800D799C 000D48DC  40 82 00 5C */	bne .L_800D79F8
/* 800D79A0 000D48E0  80 A1 00 18 */	lwz r5, 0x18(r1)
/* 800D79A4 000D48E4  80 81 00 14 */	lwz r4, 0x14(r1)
/* 800D79A8 000D48E8  A8 A5 00 3A */	lha r5, 0x3a(r5)
/* 800D79AC 000D48EC  A8 04 00 3A */	lha r0, 0x3a(r4)
/* 800D79B0 000D48F0  7C 05 00 51 */	subf. r0, r5, r0
/* 800D79B4 000D48F4  40 80 00 0C */	bge .L_800D79C0
/* 800D79B8 000D48F8  3B C0 00 00 */	li r30, 0
/* 800D79BC 000D48FC  48 00 00 08 */	b .L_800D79C4
.L_800D79C0:
/* 800D79C0 000D4900  3B C0 00 01 */	li r30, 1
.L_800D79C4:
/* 800D79C4 000D4904  57 C0 10 3A */	slwi r0, r30, 2
/* 800D79C8 000D4908  38 C1 00 1C */	addi r6, r1, 0x1c
/* 800D79CC 000D490C  7C C6 02 14 */	add r6, r6, r0
/* 800D79D0 000D4910  80 86 00 00 */	lwz r4, 0(r6)
/* 800D79D4 000D4914  6B C0 00 01 */	xori r0, r30, 1
/* 800D79D8 000D4918  54 00 10 3A */	slwi r0, r0, 2
/* 800D79DC 000D491C  90 83 00 84 */	stw r4, 0x84(r3)
/* 800D79E0 000D4920  38 81 00 1C */	addi r4, r1, 0x1c
/* 800D79E4 000D4924  38 A0 20 00 */	li r5, 0x2000
/* 800D79E8 000D4928  80 66 00 00 */	lwz r3, 0(r6)
/* 800D79EC 000D492C  7C 84 00 2E */	lwzx r4, r4, r0
/* 800D79F0 000D4930  4B F2 D7 AD */	bl memcpy
/* 800D79F4 000D4934  48 00 00 20 */	b .L_800D7A14
.L_800D79F8:
/* 800D79F8 000D4938  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800D79FC 000D493C  7C 04 00 40 */	cmplw r4, r0
/* 800D7A00 000D4940  40 82 00 0C */	bne .L_800D7A0C
/* 800D7A04 000D4944  38 00 00 00 */	li r0, 0
/* 800D7A08 000D4948  48 00 00 08 */	b .L_800D7A10
.L_800D7A0C:
/* 800D7A0C 000D494C  38 00 00 01 */	li r0, 1
.L_800D7A10:
/* 800D7A10 000D4950  7C 1E 03 78 */	mr r30, r0
.L_800D7A14:
/* 800D7A14 000D4954  28 1D 00 00 */	cmplwi r29, 0
/* 800D7A18 000D4958  41 82 00 08 */	beq .L_800D7A20
/* 800D7A1C 000D495C  93 DD 00 00 */	stw r30, 0(r29)
.L_800D7A20:
/* 800D7A20 000D4960  7F E3 FB 78 */	mr r3, r31
/* 800D7A24 000D4964  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 800D7A28 000D4968  83 E1 00 34 */	lwz r31, 0x34(r1)
/* 800D7A2C 000D496C  83 C1 00 30 */	lwz r30, 0x30(r1)
/* 800D7A30 000D4970  83 A1 00 2C */	lwz r29, 0x2c(r1)
/* 800D7A34 000D4974  38 21 00 38 */	addi r1, r1, 0x38
/* 800D7A38 000D4978  7C 08 03 A6 */	mtlr r0
/* 800D7A3C 000D497C  4E 80 00 20 */	blr 

.global VerifyFAT
VerifyFAT:
/* 800D7A40 000D4980  7C 08 02 A6 */	mflr r0
/* 800D7A44 000D4984  38 A0 00 00 */	li r5, 0
/* 800D7A48 000D4988  90 01 00 04 */	stw r0, 4(r1)
/* 800D7A4C 000D498C  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 800D7A50 000D4990  93 E1 00 24 */	stw r31, 0x24(r1)
/* 800D7A54 000D4994  3B E0 00 00 */	li r31, 0
/* 800D7A58 000D4998  93 C1 00 20 */	stw r30, 0x20(r1)
/* 800D7A5C 000D499C  3B C0 00 00 */	li r30, 0
/* 800D7A60 000D49A0  93 A1 00 1C */	stw r29, 0x1c(r1)
/* 800D7A64 000D49A4  3B A4 00 00 */	addi r29, r4, 0
/* 800D7A68 000D49A8  38 81 00 10 */	addi r4, r1, 0x10
.L_800D7A6C:
/* 800D7A6C 000D49AC  39 00 1F FC */	li r8, 0x1ffc
/* 800D7A70 000D49B0  80 C3 00 80 */	lwz r6, 0x80(r3)
/* 800D7A74 000D49B4  38 05 00 03 */	addi r0, r5, 3
/* 800D7A78 000D49B8  7D 08 0E 70 */	srawi r8, r8, 1
/* 800D7A7C 000D49BC  54 00 68 24 */	slwi r0, r0, 0xd
/* 800D7A80 000D49C0  7C E6 02 14 */	add r7, r6, r0
/* 800D7A84 000D49C4  7D 08 01 95 */	addze. r8, r8
/* 800D7A88 000D49C8  90 E4 00 00 */	stw r7, 0(r4)
/* 800D7A8C 000D49CC  38 C7 00 04 */	addi r6, r7, 4
/* 800D7A90 000D49D0  39 60 00 00 */	li r11, 0
/* 800D7A94 000D49D4  39 40 00 00 */	li r10, 0
/* 800D7A98 000D49D8  40 81 00 BC */	ble .L_800D7B54
/* 800D7A9C 000D49DC  55 00 E8 FF */	rlwinm. r0, r8, 0x1d, 3, 0x1f
/* 800D7AA0 000D49E0  7C 09 03 A6 */	mtctr r0
/* 800D7AA4 000D49E4  41 82 00 94 */	beq .L_800D7B38
.L_800D7AA8:
/* 800D7AA8 000D49E8  A1 26 00 00 */	lhz r9, 0(r6)
/* 800D7AAC 000D49EC  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7AB0 000D49F0  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7AB4 000D49F4  A1 26 00 02 */	lhz r9, 2(r6)
/* 800D7AB8 000D49F8  7D 6B 02 14 */	add r11, r11, r0
/* 800D7ABC 000D49FC  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7AC0 000D4A00  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7AC4 000D4A04  A1 26 00 04 */	lhz r9, 4(r6)
/* 800D7AC8 000D4A08  7D 6B 02 14 */	add r11, r11, r0
/* 800D7ACC 000D4A0C  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7AD0 000D4A10  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7AD4 000D4A14  A1 26 00 06 */	lhz r9, 6(r6)
/* 800D7AD8 000D4A18  7D 6B 02 14 */	add r11, r11, r0
/* 800D7ADC 000D4A1C  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7AE0 000D4A20  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7AE4 000D4A24  A1 26 00 08 */	lhz r9, 8(r6)
/* 800D7AE8 000D4A28  7D 6B 02 14 */	add r11, r11, r0
/* 800D7AEC 000D4A2C  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7AF0 000D4A30  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7AF4 000D4A34  A1 26 00 0A */	lhz r9, 0xa(r6)
/* 800D7AF8 000D4A38  7D 6B 02 14 */	add r11, r11, r0
/* 800D7AFC 000D4A3C  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7B00 000D4A40  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7B04 000D4A44  A1 26 00 0C */	lhz r9, 0xc(r6)
/* 800D7B08 000D4A48  7D 6B 02 14 */	add r11, r11, r0
/* 800D7B0C 000D4A4C  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7B10 000D4A50  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7B14 000D4A54  A1 26 00 0E */	lhz r9, 0xe(r6)
/* 800D7B18 000D4A58  7D 6B 02 14 */	add r11, r11, r0
/* 800D7B1C 000D4A5C  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7B20 000D4A60  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7B24 000D4A64  7D 6B 02 14 */	add r11, r11, r0
/* 800D7B28 000D4A68  38 C6 00 10 */	addi r6, r6, 0x10
/* 800D7B2C 000D4A6C  42 00 FF 7C */	bdnz .L_800D7AA8
/* 800D7B30 000D4A70  71 08 00 07 */	andi. r8, r8, 7
/* 800D7B34 000D4A74  41 82 00 20 */	beq .L_800D7B54
.L_800D7B38:
/* 800D7B38 000D4A78  7D 09 03 A6 */	mtctr r8
.L_800D7B3C:
/* 800D7B3C 000D4A7C  A1 26 00 00 */	lhz r9, 0(r6)
/* 800D7B40 000D4A80  38 C6 00 02 */	addi r6, r6, 2
/* 800D7B44 000D4A84  7D 20 48 F8 */	nor r0, r9, r9
/* 800D7B48 000D4A88  7D 4A 4A 14 */	add r10, r10, r9
/* 800D7B4C 000D4A8C  7D 6B 02 14 */	add r11, r11, r0
/* 800D7B50 000D4A90  42 00 FF EC */	bdnz .L_800D7B3C
.L_800D7B54:
/* 800D7B54 000D4A94  55 40 04 3E */	clrlwi r0, r10, 0x10
/* 800D7B58 000D4A98  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D7B5C 000D4A9C  40 82 00 08 */	bne .L_800D7B64
/* 800D7B60 000D4AA0  39 40 00 00 */	li r10, 0
.L_800D7B64:
/* 800D7B64 000D4AA4  55 60 04 3E */	clrlwi r0, r11, 0x10
/* 800D7B68 000D4AA8  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D7B6C 000D4AAC  40 82 00 08 */	bne .L_800D7B74
/* 800D7B70 000D4AB0  39 60 00 00 */	li r11, 0
.L_800D7B74:
/* 800D7B74 000D4AB4  A0 C7 00 00 */	lhz r6, 0(r7)
/* 800D7B78 000D4AB8  55 40 04 3E */	clrlwi r0, r10, 0x10
/* 800D7B7C 000D4ABC  7C 06 00 40 */	cmplw r6, r0
/* 800D7B80 000D4AC0  40 82 00 14 */	bne .L_800D7B94
/* 800D7B84 000D4AC4  A0 C7 00 02 */	lhz r6, 2(r7)
/* 800D7B88 000D4AC8  55 60 04 3E */	clrlwi r0, r11, 0x10
/* 800D7B8C 000D4ACC  7C 06 00 40 */	cmplw r6, r0
/* 800D7B90 000D4AD0  41 82 00 18 */	beq .L_800D7BA8
.L_800D7B94:
/* 800D7B94 000D4AD4  38 00 00 00 */	li r0, 0
/* 800D7B98 000D4AD8  90 03 00 88 */	stw r0, 0x88(r3)
/* 800D7B9C 000D4ADC  3B C5 00 00 */	addi r30, r5, 0
/* 800D7BA0 000D4AE0  3B FF 00 01 */	addi r31, r31, 1
/* 800D7BA4 000D4AE4  48 00 00 5C */	b .L_800D7C00
.L_800D7BA8:
/* 800D7BA8 000D4AE8  A1 03 00 10 */	lhz r8, 0x10(r3)
/* 800D7BAC 000D4AEC  38 C7 00 0A */	addi r6, r7, 0xa
/* 800D7BB0 000D4AF0  39 40 00 00 */	li r10, 0
/* 800D7BB4 000D4AF4  39 20 00 05 */	li r9, 5
/* 800D7BB8 000D4AF8  48 00 00 1C */	b .L_800D7BD4
.L_800D7BBC:
/* 800D7BBC 000D4AFC  A0 06 00 00 */	lhz r0, 0(r6)
/* 800D7BC0 000D4B00  28 00 00 00 */	cmplwi r0, 0
/* 800D7BC4 000D4B04  40 82 00 08 */	bne .L_800D7BCC
/* 800D7BC8 000D4B08  39 4A 00 01 */	addi r10, r10, 1
.L_800D7BCC:
/* 800D7BCC 000D4B0C  38 C6 00 02 */	addi r6, r6, 2
/* 800D7BD0 000D4B10  39 29 00 01 */	addi r9, r9, 1
.L_800D7BD4:
/* 800D7BD4 000D4B14  55 20 04 3E */	clrlwi r0, r9, 0x10
/* 800D7BD8 000D4B18  7C 00 40 40 */	cmplw r0, r8
/* 800D7BDC 000D4B1C  41 80 FF E0 */	blt .L_800D7BBC
/* 800D7BE0 000D4B20  A0 07 00 06 */	lhz r0, 6(r7)
/* 800D7BE4 000D4B24  55 46 04 3E */	clrlwi r6, r10, 0x10
/* 800D7BE8 000D4B28  7C 06 00 40 */	cmplw r6, r0
/* 800D7BEC 000D4B2C  41 82 00 14 */	beq .L_800D7C00
/* 800D7BF0 000D4B30  38 00 00 00 */	li r0, 0
/* 800D7BF4 000D4B34  90 03 00 88 */	stw r0, 0x88(r3)
/* 800D7BF8 000D4B38  3B C5 00 00 */	addi r30, r5, 0
/* 800D7BFC 000D4B3C  3B FF 00 01 */	addi r31, r31, 1
.L_800D7C00:
/* 800D7C00 000D4B40  38 A5 00 01 */	addi r5, r5, 1
/* 800D7C04 000D4B44  2C 05 00 02 */	cmpwi r5, 2
/* 800D7C08 000D4B48  38 84 00 04 */	addi r4, r4, 4
/* 800D7C0C 000D4B4C  41 80 FE 60 */	blt .L_800D7A6C
/* 800D7C10 000D4B50  2C 1F 00 00 */	cmpwi r31, 0
/* 800D7C14 000D4B54  40 82 00 84 */	bne .L_800D7C98
/* 800D7C18 000D4B58  80 83 00 88 */	lwz r4, 0x88(r3)
/* 800D7C1C 000D4B5C  28 04 00 00 */	cmplwi r4, 0
/* 800D7C20 000D4B60  40 82 00 5C */	bne .L_800D7C7C
/* 800D7C24 000D4B64  80 A1 00 14 */	lwz r5, 0x14(r1)
/* 800D7C28 000D4B68  80 81 00 10 */	lwz r4, 0x10(r1)
/* 800D7C2C 000D4B6C  A8 A5 00 04 */	lha r5, 4(r5)
/* 800D7C30 000D4B70  A8 04 00 04 */	lha r0, 4(r4)
/* 800D7C34 000D4B74  7C 05 00 51 */	subf. r0, r5, r0
/* 800D7C38 000D4B78  40 80 00 0C */	bge .L_800D7C44
/* 800D7C3C 000D4B7C  3B C0 00 00 */	li r30, 0
/* 800D7C40 000D4B80  48 00 00 08 */	b .L_800D7C48
.L_800D7C44:
/* 800D7C44 000D4B84  3B C0 00 01 */	li r30, 1
.L_800D7C48:
/* 800D7C48 000D4B88  57 C0 10 3A */	slwi r0, r30, 2
/* 800D7C4C 000D4B8C  38 C1 00 10 */	addi r6, r1, 0x10
/* 800D7C50 000D4B90  7C C6 02 14 */	add r6, r6, r0
/* 800D7C54 000D4B94  80 86 00 00 */	lwz r4, 0(r6)
/* 800D7C58 000D4B98  6B C0 00 01 */	xori r0, r30, 1
/* 800D7C5C 000D4B9C  54 00 10 3A */	slwi r0, r0, 2
/* 800D7C60 000D4BA0  90 83 00 88 */	stw r4, 0x88(r3)
/* 800D7C64 000D4BA4  38 81 00 10 */	addi r4, r1, 0x10
/* 800D7C68 000D4BA8  38 A0 20 00 */	li r5, 0x2000
/* 800D7C6C 000D4BAC  80 66 00 00 */	lwz r3, 0(r6)
/* 800D7C70 000D4BB0  7C 84 00 2E */	lwzx r4, r4, r0
/* 800D7C74 000D4BB4  4B F2 D5 29 */	bl memcpy
/* 800D7C78 000D4BB8  48 00 00 20 */	b .L_800D7C98
.L_800D7C7C:
/* 800D7C7C 000D4BBC  80 01 00 10 */	lwz r0, 0x10(r1)
/* 800D7C80 000D4BC0  7C 04 00 40 */	cmplw r4, r0
/* 800D7C84 000D4BC4  40 82 00 0C */	bne .L_800D7C90
/* 800D7C88 000D4BC8  38 00 00 00 */	li r0, 0
/* 800D7C8C 000D4BCC  48 00 00 08 */	b .L_800D7C94
.L_800D7C90:
/* 800D7C90 000D4BD0  38 00 00 01 */	li r0, 1
.L_800D7C94:
/* 800D7C94 000D4BD4  7C 1E 03 78 */	mr r30, r0
.L_800D7C98:
/* 800D7C98 000D4BD8  28 1D 00 00 */	cmplwi r29, 0
/* 800D7C9C 000D4BDC  41 82 00 08 */	beq .L_800D7CA4
/* 800D7CA0 000D4BE0  93 DD 00 00 */	stw r30, 0(r29)
.L_800D7CA4:
/* 800D7CA4 000D4BE4  7F E3 FB 78 */	mr r3, r31
/* 800D7CA8 000D4BE8  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 800D7CAC 000D4BEC  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 800D7CB0 000D4BF0  83 C1 00 20 */	lwz r30, 0x20(r1)
/* 800D7CB4 000D4BF4  83 A1 00 1C */	lwz r29, 0x1c(r1)
/* 800D7CB8 000D4BF8  38 21 00 28 */	addi r1, r1, 0x28
/* 800D7CBC 000D4BFC  7C 08 03 A6 */	mtlr r0
/* 800D7CC0 000D4C00  4E 80 00 20 */	blr 

.global __CARDVerify
__CARDVerify:
/* 800D7CC4 000D4C04  7C 08 02 A6 */	mflr r0
/* 800D7CC8 000D4C08  90 01 00 04 */	stw r0, 4(r1)
/* 800D7CCC 000D4C0C  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 800D7CD0 000D4C10  93 E1 00 14 */	stw r31, 0x14(r1)
/* 800D7CD4 000D4C14  93 C1 00 10 */	stw r30, 0x10(r1)
/* 800D7CD8 000D4C18  7C 7E 1B 78 */	mr r30, r3
/* 800D7CDC 000D4C1C  4B FF F8 A1 */	bl VerifyID
/* 800D7CE0 000D4C20  2C 03 00 00 */	cmpwi r3, 0
/* 800D7CE4 000D4C24  40 80 00 08 */	bge .L_800D7CEC
/* 800D7CE8 000D4C28  48 00 00 50 */	b .L_800D7D38
.L_800D7CEC:
/* 800D7CEC 000D4C2C  38 7E 00 00 */	addi r3, r30, 0
/* 800D7CF0 000D4C30  38 80 00 00 */	li r4, 0
/* 800D7CF4 000D4C34  4B FF FB 0D */	bl VerifyDir
/* 800D7CF8 000D4C38  3B E3 00 00 */	addi r31, r3, 0
/* 800D7CFC 000D4C3C  38 7E 00 00 */	addi r3, r30, 0
/* 800D7D00 000D4C40  38 80 00 00 */	li r4, 0
/* 800D7D04 000D4C44  4B FF FD 3D */	bl VerifyFAT
/* 800D7D08 000D4C48  7C 1F 1A 14 */	add r0, r31, r3
/* 800D7D0C 000D4C4C  2C 00 00 01 */	cmpwi r0, 1
/* 800D7D10 000D4C50  41 82 00 1C */	beq .L_800D7D2C
/* 800D7D14 000D4C54  40 80 00 20 */	bge .L_800D7D34
/* 800D7D18 000D4C58  2C 00 00 00 */	cmpwi r0, 0
/* 800D7D1C 000D4C5C  40 80 00 08 */	bge .L_800D7D24
/* 800D7D20 000D4C60  48 00 00 14 */	b .L_800D7D34
.L_800D7D24:
/* 800D7D24 000D4C64  38 60 00 00 */	li r3, 0
/* 800D7D28 000D4C68  48 00 00 10 */	b .L_800D7D38
.L_800D7D2C:
/* 800D7D2C 000D4C6C  38 60 FF FA */	li r3, -6
/* 800D7D30 000D4C70  48 00 00 08 */	b .L_800D7D38
.L_800D7D34:
/* 800D7D34 000D4C74  38 60 FF FA */	li r3, -6
.L_800D7D38:
/* 800D7D38 000D4C78  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800D7D3C 000D4C7C  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 800D7D40 000D4C80  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 800D7D44 000D4C84  38 21 00 18 */	addi r1, r1, 0x18
/* 800D7D48 000D4C88  7C 08 03 A6 */	mtlr r0
/* 800D7D4C 000D4C8C  4E 80 00 20 */	blr 

.global CARDCheckExAsync
CARDCheckExAsync:
/* 800D7D50 000D4C90  7C 08 02 A6 */	mflr r0
/* 800D7D54 000D4C94  90 01 00 04 */	stw r0, 4(r1)
/* 800D7D58 000D4C98  94 21 FF A8 */	stwu r1, -0x58(r1)
/* 800D7D5C 000D4C9C  BF 21 00 3C */	stmw r25, 0x3c(r1)
/* 800D7D60 000D4CA0  7C 9A 23 79 */	or. r26, r4, r4
/* 800D7D64 000D4CA4  3B 23 00 00 */	addi r25, r3, 0
/* 800D7D68 000D4CA8  3B 65 00 00 */	addi r27, r5, 0
/* 800D7D6C 000D4CAC  3B C0 00 00 */	li r30, 0
/* 800D7D70 000D4CB0  3B A0 00 00 */	li r29, 0
/* 800D7D74 000D4CB4  3B 80 00 00 */	li r28, 0
/* 800D7D78 000D4CB8  41 82 00 0C */	beq .L_800D7D84
/* 800D7D7C 000D4CBC  38 00 00 00 */	li r0, 0
/* 800D7D80 000D4CC0  90 1A 00 00 */	stw r0, 0(r26)
.L_800D7D84:
/* 800D7D84 000D4CC4  38 79 00 00 */	addi r3, r25, 0
/* 800D7D88 000D4CC8  38 81 00 30 */	addi r4, r1, 0x30
/* 800D7D8C 000D4CCC  4B FF D8 41 */	bl __CARDGetControlBlock
/* 800D7D90 000D4CD0  2C 03 00 00 */	cmpwi r3, 0
/* 800D7D94 000D4CD4  40 80 00 08 */	bge .L_800D7D9C
/* 800D7D98 000D4CD8  48 00 05 34 */	b .L_800D82CC
.L_800D7D9C:
/* 800D7D9C 000D4CDC  80 61 00 30 */	lwz r3, 0x30(r1)
/* 800D7DA0 000D4CE0  4B FF F7 DD */	bl VerifyID
/* 800D7DA4 000D4CE4  7C 64 1B 79 */	or. r4, r3, r3
/* 800D7DA8 000D4CE8  40 80 00 10 */	bge .L_800D7DB8
/* 800D7DAC 000D4CEC  80 61 00 30 */	lwz r3, 0x30(r1)
/* 800D7DB0 000D4CF0  4B FF D8 D5 */	bl __CARDPutControlBlock
/* 800D7DB4 000D4CF4  48 00 05 18 */	b .L_800D82CC
.L_800D7DB8:
/* 800D7DB8 000D4CF8  80 61 00 30 */	lwz r3, 0x30(r1)
/* 800D7DBC 000D4CFC  38 81 00 18 */	addi r4, r1, 0x18
/* 800D7DC0 000D4D00  4B FF FA 41 */	bl VerifyDir
/* 800D7DC4 000D4D04  7C 7F 1B 78 */	mr r31, r3
/* 800D7DC8 000D4D08  80 61 00 30 */	lwz r3, 0x30(r1)
/* 800D7DCC 000D4D0C  38 81 00 1C */	addi r4, r1, 0x1c
/* 800D7DD0 000D4D10  4B FF FC 71 */	bl VerifyFAT
/* 800D7DD4 000D4D14  7C BF 1A 14 */	add r5, r31, r3
/* 800D7DD8 000D4D18  2C 05 00 01 */	cmpwi r5, 1
/* 800D7DDC 000D4D1C  40 81 00 14 */	ble .L_800D7DF0
/* 800D7DE0 000D4D20  80 61 00 30 */	lwz r3, 0x30(r1)
/* 800D7DE4 000D4D24  38 80 FF FA */	li r4, -6
/* 800D7DE8 000D4D28  4B FF D8 9D */	bl __CARDPutControlBlock
/* 800D7DEC 000D4D2C  48 00 04 E0 */	b .L_800D82CC
.L_800D7DF0:
/* 800D7DF0 000D4D30  80 C1 00 30 */	lwz r6, 0x30(r1)
/* 800D7DF4 000D4D34  80 86 00 80 */	lwz r4, 0x80(r6)
/* 800D7DF8 000D4D38  38 64 20 00 */	addi r3, r4, 0x2000
/* 800D7DFC 000D4D3C  38 04 60 00 */	addi r0, r4, 0x6000
/* 800D7E00 000D4D40  90 61 00 28 */	stw r3, 0x28(r1)
/* 800D7E04 000D4D44  3C 64 00 01 */	addis r3, r4, 1
/* 800D7E08 000D4D48  38 84 40 00 */	addi r4, r4, 0x4000
/* 800D7E0C 000D4D4C  90 01 00 20 */	stw r0, 0x20(r1)
/* 800D7E10 000D4D50  38 03 80 00 */	addi r0, r3, -32768
/* 800D7E14 000D4D54  90 81 00 2C */	stw r4, 0x2c(r1)
/* 800D7E18 000D4D58  90 01 00 24 */	stw r0, 0x24(r1)
/* 800D7E1C 000D4D5C  41 82 00 0C */	beq .L_800D7E28
/* 800D7E20 000D4D60  40 80 00 8C */	bge .L_800D7EAC
/* 800D7E24 000D4D64  48 00 00 88 */	b .L_800D7EAC
.L_800D7E28:
/* 800D7E28 000D4D68  38 66 00 84 */	addi r3, r6, 0x84
/* 800D7E2C 000D4D6C  80 06 00 84 */	lwz r0, 0x84(r6)
/* 800D7E30 000D4D70  28 00 00 00 */	cmplwi r0, 0
/* 800D7E34 000D4D74  40 82 00 40 */	bne .L_800D7E74
/* 800D7E38 000D4D78  80 01 00 18 */	lwz r0, 0x18(r1)
/* 800D7E3C 000D4D7C  38 81 00 28 */	addi r4, r1, 0x28
/* 800D7E40 000D4D80  38 A0 20 00 */	li r5, 0x2000
/* 800D7E44 000D4D84  54 00 10 3A */	slwi r0, r0, 2
/* 800D7E48 000D4D88  7C 04 00 2E */	lwzx r0, r4, r0
/* 800D7E4C 000D4D8C  90 03 00 00 */	stw r0, 0(r3)
/* 800D7E50 000D4D90  80 61 00 18 */	lwz r3, 0x18(r1)
/* 800D7E54 000D4D94  68 60 00 01 */	xori r0, r3, 1
/* 800D7E58 000D4D98  54 63 10 3A */	slwi r3, r3, 2
/* 800D7E5C 000D4D9C  54 00 10 3A */	slwi r0, r0, 2
/* 800D7E60 000D4DA0  7C 64 18 2E */	lwzx r3, r4, r3
/* 800D7E64 000D4DA4  7C 84 00 2E */	lwzx r4, r4, r0
/* 800D7E68 000D4DA8  4B F2 D3 35 */	bl memcpy
/* 800D7E6C 000D4DAC  3B A0 00 01 */	li r29, 1
/* 800D7E70 000D4DB0  48 00 00 3C */	b .L_800D7EAC
.L_800D7E74:
/* 800D7E74 000D4DB4  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800D7E78 000D4DB8  38 81 00 20 */	addi r4, r1, 0x20
/* 800D7E7C 000D4DBC  38 A0 20 00 */	li r5, 0x2000
/* 800D7E80 000D4DC0  54 00 10 3A */	slwi r0, r0, 2
/* 800D7E84 000D4DC4  7C 04 00 2E */	lwzx r0, r4, r0
/* 800D7E88 000D4DC8  90 06 00 88 */	stw r0, 0x88(r6)
/* 800D7E8C 000D4DCC  80 61 00 1C */	lwz r3, 0x1c(r1)
/* 800D7E90 000D4DD0  68 60 00 01 */	xori r0, r3, 1
/* 800D7E94 000D4DD4  54 63 10 3A */	slwi r3, r3, 2
/* 800D7E98 000D4DD8  54 00 10 3A */	slwi r0, r0, 2
/* 800D7E9C 000D4DDC  7C 64 18 2E */	lwzx r3, r4, r3
/* 800D7EA0 000D4DE0  7C 84 00 2E */	lwzx r4, r4, r0
/* 800D7EA4 000D4DE4  4B F2 D2 F9 */	bl memcpy
/* 800D7EA8 000D4DE8  3B C0 00 01 */	li r30, 1
.L_800D7EAC:
/* 800D7EAC 000D4DEC  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800D7EB0 000D4DF0  38 61 00 20 */	addi r3, r1, 0x20
/* 800D7EB4 000D4DF4  38 80 00 00 */	li r4, 0
/* 800D7EB8 000D4DF8  68 00 00 01 */	xori r0, r0, 1
/* 800D7EBC 000D4DFC  54 00 10 3A */	slwi r0, r0, 2
/* 800D7EC0 000D4E00  7F E3 00 2E */	lwzx r31, r3, r0
/* 800D7EC4 000D4E04  38 A0 20 00 */	li r5, 0x2000
/* 800D7EC8 000D4E08  38 7F 00 00 */	addi r3, r31, 0
/* 800D7ECC 000D4E0C  4B F2 D1 E9 */	bl memset
/* 800D7ED0 000D4E10  38 00 00 7F */	li r0, 0x7f
/* 800D7ED4 000D4E14  80 A1 00 30 */	lwz r5, 0x30(r1)
/* 800D7ED8 000D4E18  7C 09 03 A6 */	mtctr r0
/* 800D7EDC 000D4E1C  38 C0 00 00 */	li r6, 0
.L_800D7EE0:
/* 800D7EE0 000D4E20  80 05 00 84 */	lwz r0, 0x84(r5)
/* 800D7EE4 000D4E24  7C E0 32 14 */	add r7, r0, r6
/* 800D7EE8 000D4E28  88 07 00 00 */	lbz r0, 0(r7)
/* 800D7EEC 000D4E2C  28 00 00 FF */	cmplwi r0, 0xff
/* 800D7EF0 000D4E30  41 82 00 A8 */	beq .L_800D7F98
/* 800D7EF4 000D4E34  A0 87 00 36 */	lhz r4, 0x36(r7)
/* 800D7EF8 000D4E38  39 00 00 00 */	li r8, 0
/* 800D7EFC 000D4E3C  48 00 00 54 */	b .L_800D7F50
.L_800D7F00:
/* 800D7F00 000D4E40  54 83 04 3E */	clrlwi r3, r4, 0x10
/* 800D7F04 000D4E44  28 03 00 05 */	cmplwi r3, 5
/* 800D7F08 000D4E48  41 80 00 2C */	blt .L_800D7F34
/* 800D7F0C 000D4E4C  A0 05 00 10 */	lhz r0, 0x10(r5)
/* 800D7F10 000D4E50  7C 03 00 40 */	cmplw r3, r0
/* 800D7F14 000D4E54  40 80 00 20 */	bge .L_800D7F34
/* 800D7F18 000D4E58  54 64 08 3C */	slwi r4, r3, 1
/* 800D7F1C 000D4E5C  7C 7F 22 2E */	lhzx r3, r31, r4
/* 800D7F20 000D4E60  38 63 00 01 */	addi r3, r3, 1
/* 800D7F24 000D4E64  54 60 04 3E */	clrlwi r0, r3, 0x10
/* 800D7F28 000D4E68  7C 7F 23 2E */	sthx r3, r31, r4
/* 800D7F2C 000D4E6C  28 00 00 01 */	cmplwi r0, 1
/* 800D7F30 000D4E70  40 81 00 14 */	ble .L_800D7F44
.L_800D7F34:
/* 800D7F34 000D4E74  80 61 00 30 */	lwz r3, 0x30(r1)
/* 800D7F38 000D4E78  38 80 FF FA */	li r4, -6
/* 800D7F3C 000D4E7C  4B FF D7 49 */	bl __CARDPutControlBlock
/* 800D7F40 000D4E80  48 00 03 8C */	b .L_800D82CC
.L_800D7F44:
/* 800D7F44 000D4E84  80 65 00 88 */	lwz r3, 0x88(r5)
/* 800D7F48 000D4E88  39 08 00 01 */	addi r8, r8, 1
/* 800D7F4C 000D4E8C  7C 83 22 2E */	lhzx r4, r3, r4
.L_800D7F50:
/* 800D7F50 000D4E90  54 80 04 3E */	clrlwi r0, r4, 0x10
/* 800D7F54 000D4E94  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D7F58 000D4E98  41 82 00 14 */	beq .L_800D7F6C
/* 800D7F5C 000D4E9C  A0 07 00 38 */	lhz r0, 0x38(r7)
/* 800D7F60 000D4EA0  55 03 04 3E */	clrlwi r3, r8, 0x10
/* 800D7F64 000D4EA4  7C 03 00 40 */	cmplw r3, r0
/* 800D7F68 000D4EA8  41 80 FF 98 */	blt .L_800D7F00
.L_800D7F6C:
/* 800D7F6C 000D4EAC  A0 07 00 38 */	lhz r0, 0x38(r7)
/* 800D7F70 000D4EB0  55 03 04 3E */	clrlwi r3, r8, 0x10
/* 800D7F74 000D4EB4  7C 03 00 40 */	cmplw r3, r0
/* 800D7F78 000D4EB8  40 82 00 10 */	bne .L_800D7F88
/* 800D7F7C 000D4EBC  54 80 04 3E */	clrlwi r0, r4, 0x10
/* 800D7F80 000D4EC0  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D7F84 000D4EC4  41 82 00 14 */	beq .L_800D7F98
.L_800D7F88:
/* 800D7F88 000D4EC8  80 61 00 30 */	lwz r3, 0x30(r1)
/* 800D7F8C 000D4ECC  38 80 FF FA */	li r4, -6
/* 800D7F90 000D4ED0  4B FF D6 F5 */	bl __CARDPutControlBlock
/* 800D7F94 000D4ED4  48 00 03 38 */	b .L_800D82CC
.L_800D7F98:
/* 800D7F98 000D4ED8  38 C6 00 40 */	addi r6, r6, 0x40
/* 800D7F9C 000D4EDC  42 00 FF 44 */	bdnz .L_800D7EE0
/* 800D7FA0 000D4EE0  80 61 00 30 */	lwz r3, 0x30(r1)
/* 800D7FA4 000D4EE4  38 DF 00 0A */	addi r6, r31, 0xa
/* 800D7FA8 000D4EE8  39 20 00 00 */	li r9, 0
/* 800D7FAC 000D4EEC  39 00 00 05 */	li r8, 5
/* 800D7FB0 000D4EF0  38 A0 00 0A */	li r5, 0xa
/* 800D7FB4 000D4EF4  48 00 00 68 */	b .L_800D801C
.L_800D7FB8:
/* 800D7FB8 000D4EF8  80 83 00 88 */	lwz r4, 0x88(r3)
/* 800D7FBC 000D4EFC  A0 06 00 00 */	lhz r0, 0(r6)
/* 800D7FC0 000D4F00  7C 84 2A 14 */	add r4, r4, r5
/* 800D7FC4 000D4F04  28 00 00 00 */	cmplwi r0, 0
/* 800D7FC8 000D4F08  A0 04 00 00 */	lhz r0, 0(r4)
/* 800D7FCC 000D4F0C  40 82 00 20 */	bne .L_800D7FEC
/* 800D7FD0 000D4F10  28 00 00 00 */	cmplwi r0, 0
/* 800D7FD4 000D4F14  41 82 00 10 */	beq .L_800D7FE4
/* 800D7FD8 000D4F18  38 00 00 00 */	li r0, 0
/* 800D7FDC 000D4F1C  B0 04 00 00 */	sth r0, 0(r4)
/* 800D7FE0 000D4F20  3B 80 00 01 */	li r28, 1
.L_800D7FE4:
/* 800D7FE4 000D4F24  39 29 00 01 */	addi r9, r9, 1
/* 800D7FE8 000D4F28  48 00 00 28 */	b .L_800D8010
.L_800D7FEC:
/* 800D7FEC 000D4F2C  28 00 00 05 */	cmplwi r0, 5
/* 800D7FF0 000D4F30  41 80 00 0C */	blt .L_800D7FFC
/* 800D7FF4 000D4F34  7C 00 38 40 */	cmplw r0, r7
/* 800D7FF8 000D4F38  41 80 00 18 */	blt .L_800D8010
.L_800D7FFC:
/* 800D7FFC 000D4F3C  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D8000 000D4F40  41 82 00 10 */	beq .L_800D8010
/* 800D8004 000D4F44  38 80 FF FA */	li r4, -6
/* 800D8008 000D4F48  4B FF D6 7D */	bl __CARDPutControlBlock
/* 800D800C 000D4F4C  48 00 02 C0 */	b .L_800D82CC
.L_800D8010:
/* 800D8010 000D4F50  38 A5 00 02 */	addi r5, r5, 2
/* 800D8014 000D4F54  38 C6 00 02 */	addi r6, r6, 2
/* 800D8018 000D4F58  39 08 00 01 */	addi r8, r8, 1
.L_800D801C:
/* 800D801C 000D4F5C  A0 E3 00 10 */	lhz r7, 0x10(r3)
/* 800D8020 000D4F60  55 00 04 3E */	clrlwi r0, r8, 0x10
/* 800D8024 000D4F64  7C 00 38 40 */	cmplw r0, r7
/* 800D8028 000D4F68  41 80 FF 90 */	blt .L_800D7FB8
/* 800D802C 000D4F6C  80 63 00 88 */	lwz r3, 0x88(r3)
/* 800D8030 000D4F70  55 24 04 3E */	clrlwi r4, r9, 0x10
/* 800D8034 000D4F74  A4 03 00 06 */	lhzu r0, 6(r3)
/* 800D8038 000D4F78  7C 04 00 40 */	cmplw r4, r0
/* 800D803C 000D4F7C  41 82 00 0C */	beq .L_800D8048
/* 800D8040 000D4F80  B1 23 00 00 */	sth r9, 0(r3)
/* 800D8044 000D4F84  3B 80 00 01 */	li r28, 1
.L_800D8048:
/* 800D8048 000D4F88  2C 1C 00 00 */	cmpwi r28, 0
/* 800D804C 000D4F8C  41 82 01 C8 */	beq .L_800D8214
/* 800D8050 000D4F90  80 61 00 30 */	lwz r3, 0x30(r1)
/* 800D8054 000D4F94  38 80 1F FC */	li r4, 0x1ffc
/* 800D8058 000D4F98  7C 84 0E 70 */	srawi r4, r4, 1
/* 800D805C 000D4F9C  80 C3 00 88 */	lwz r6, 0x88(r3)
/* 800D8060 000D4FA0  38 00 00 00 */	li r0, 0
/* 800D8064 000D4FA4  7C 84 01 95 */	addze. r4, r4
/* 800D8068 000D4FA8  B0 06 00 02 */	sth r0, 2(r6)
/* 800D806C 000D4FAC  38 E6 00 02 */	addi r7, r6, 2
/* 800D8070 000D4FB0  38 A6 00 04 */	addi r5, r6, 4
/* 800D8074 000D4FB4  B0 06 00 00 */	sth r0, 0(r6)
/* 800D8078 000D4FB8  38 64 00 00 */	addi r3, r4, 0
/* 800D807C 000D4FBC  40 81 01 70 */	ble .L_800D81EC
/* 800D8080 000D4FC0  54 60 E8 FF */	rlwinm. r0, r3, 0x1d, 3, 0x1f
/* 800D8084 000D4FC4  7C 09 03 A6 */	mtctr r0
/* 800D8088 000D4FC8  41 82 01 34 */	beq .L_800D81BC
.L_800D808C:
/* 800D808C 000D4FCC  A0 86 00 00 */	lhz r4, 0(r6)
/* 800D8090 000D4FD0  A0 05 00 00 */	lhz r0, 0(r5)
/* 800D8094 000D4FD4  7C 04 02 14 */	add r0, r4, r0
/* 800D8098 000D4FD8  B0 06 00 00 */	sth r0, 0(r6)
/* 800D809C 000D4FDC  A0 05 00 00 */	lhz r0, 0(r5)
/* 800D80A0 000D4FE0  A0 87 00 00 */	lhz r4, 0(r7)
/* 800D80A4 000D4FE4  7C 00 00 F8 */	nor r0, r0, r0
/* 800D80A8 000D4FE8  7C 04 02 14 */	add r0, r4, r0
/* 800D80AC 000D4FEC  B0 07 00 00 */	sth r0, 0(r7)
/* 800D80B0 000D4FF0  A0 86 00 00 */	lhz r4, 0(r6)
/* 800D80B4 000D4FF4  A0 05 00 02 */	lhz r0, 2(r5)
/* 800D80B8 000D4FF8  7C 04 02 14 */	add r0, r4, r0
/* 800D80BC 000D4FFC  B0 06 00 00 */	sth r0, 0(r6)
/* 800D80C0 000D5000  A0 05 00 02 */	lhz r0, 2(r5)
/* 800D80C4 000D5004  A0 87 00 00 */	lhz r4, 0(r7)
/* 800D80C8 000D5008  7C 00 00 F8 */	nor r0, r0, r0
/* 800D80CC 000D500C  7C 04 02 14 */	add r0, r4, r0
/* 800D80D0 000D5010  B0 07 00 00 */	sth r0, 0(r7)
/* 800D80D4 000D5014  A0 86 00 00 */	lhz r4, 0(r6)
/* 800D80D8 000D5018  A0 05 00 04 */	lhz r0, 4(r5)
/* 800D80DC 000D501C  7C 04 02 14 */	add r0, r4, r0
/* 800D80E0 000D5020  B0 06 00 00 */	sth r0, 0(r6)
/* 800D80E4 000D5024  A0 05 00 04 */	lhz r0, 4(r5)
/* 800D80E8 000D5028  A0 87 00 00 */	lhz r4, 0(r7)
/* 800D80EC 000D502C  7C 00 00 F8 */	nor r0, r0, r0
/* 800D80F0 000D5030  7C 04 02 14 */	add r0, r4, r0
/* 800D80F4 000D5034  B0 07 00 00 */	sth r0, 0(r7)
/* 800D80F8 000D5038  A0 86 00 00 */	lhz r4, 0(r6)
/* 800D80FC 000D503C  A0 05 00 06 */	lhz r0, 6(r5)
/* 800D8100 000D5040  7C 04 02 14 */	add r0, r4, r0
/* 800D8104 000D5044  B0 06 00 00 */	sth r0, 0(r6)
/* 800D8108 000D5048  A0 05 00 06 */	lhz r0, 6(r5)
/* 800D810C 000D504C  A0 87 00 00 */	lhz r4, 0(r7)
/* 800D8110 000D5050  7C 00 00 F8 */	nor r0, r0, r0
/* 800D8114 000D5054  7C 04 02 14 */	add r0, r4, r0
/* 800D8118 000D5058  B0 07 00 00 */	sth r0, 0(r7)
/* 800D811C 000D505C  A0 86 00 00 */	lhz r4, 0(r6)
/* 800D8120 000D5060  A0 05 00 08 */	lhz r0, 8(r5)
/* 800D8124 000D5064  7C 04 02 14 */	add r0, r4, r0
/* 800D8128 000D5068  B0 06 00 00 */	sth r0, 0(r6)
/* 800D812C 000D506C  A0 05 00 08 */	lhz r0, 8(r5)
/* 800D8130 000D5070  A0 87 00 00 */	lhz r4, 0(r7)
/* 800D8134 000D5074  7C 00 00 F8 */	nor r0, r0, r0
/* 800D8138 000D5078  7C 04 02 14 */	add r0, r4, r0
/* 800D813C 000D507C  B0 07 00 00 */	sth r0, 0(r7)
/* 800D8140 000D5080  A0 86 00 00 */	lhz r4, 0(r6)
/* 800D8144 000D5084  A0 05 00 0A */	lhz r0, 0xa(r5)
/* 800D8148 000D5088  7C 04 02 14 */	add r0, r4, r0
/* 800D814C 000D508C  B0 06 00 00 */	sth r0, 0(r6)
/* 800D8150 000D5090  A0 05 00 0A */	lhz r0, 0xa(r5)
/* 800D8154 000D5094  A0 87 00 00 */	lhz r4, 0(r7)
/* 800D8158 000D5098  7C 00 00 F8 */	nor r0, r0, r0
/* 800D815C 000D509C  7C 04 02 14 */	add r0, r4, r0
/* 800D8160 000D50A0  B0 07 00 00 */	sth r0, 0(r7)
/* 800D8164 000D50A4  A0 86 00 00 */	lhz r4, 0(r6)
/* 800D8168 000D50A8  A0 05 00 0C */	lhz r0, 0xc(r5)
/* 800D816C 000D50AC  7C 04 02 14 */	add r0, r4, r0
/* 800D8170 000D50B0  B0 06 00 00 */	sth r0, 0(r6)
/* 800D8174 000D50B4  A0 05 00 0C */	lhz r0, 0xc(r5)
/* 800D8178 000D50B8  A0 87 00 00 */	lhz r4, 0(r7)
/* 800D817C 000D50BC  7C 00 00 F8 */	nor r0, r0, r0
/* 800D8180 000D50C0  7C 04 02 14 */	add r0, r4, r0
/* 800D8184 000D50C4  B0 07 00 00 */	sth r0, 0(r7)
/* 800D8188 000D50C8  A0 86 00 00 */	lhz r4, 0(r6)
/* 800D818C 000D50CC  A0 05 00 0E */	lhz r0, 0xe(r5)
/* 800D8190 000D50D0  7C 04 02 14 */	add r0, r4, r0
/* 800D8194 000D50D4  B0 06 00 00 */	sth r0, 0(r6)
/* 800D8198 000D50D8  A0 05 00 0E */	lhz r0, 0xe(r5)
/* 800D819C 000D50DC  38 A5 00 10 */	addi r5, r5, 0x10
/* 800D81A0 000D50E0  A0 87 00 00 */	lhz r4, 0(r7)
/* 800D81A4 000D50E4  7C 00 00 F8 */	nor r0, r0, r0
/* 800D81A8 000D50E8  7C 04 02 14 */	add r0, r4, r0
/* 800D81AC 000D50EC  B0 07 00 00 */	sth r0, 0(r7)
/* 800D81B0 000D50F0  42 00 FE DC */	bdnz .L_800D808C
/* 800D81B4 000D50F4  70 63 00 07 */	andi. r3, r3, 7
/* 800D81B8 000D50F8  41 82 00 34 */	beq .L_800D81EC
.L_800D81BC:
/* 800D81BC 000D50FC  7C 69 03 A6 */	mtctr r3
.L_800D81C0:
/* 800D81C0 000D5100  A0 86 00 00 */	lhz r4, 0(r6)
/* 800D81C4 000D5104  A0 05 00 00 */	lhz r0, 0(r5)
/* 800D81C8 000D5108  7C 04 02 14 */	add r0, r4, r0
/* 800D81CC 000D510C  B0 06 00 00 */	sth r0, 0(r6)
/* 800D81D0 000D5110  A0 05 00 00 */	lhz r0, 0(r5)
/* 800D81D4 000D5114  38 A5 00 02 */	addi r5, r5, 2
/* 800D81D8 000D5118  A0 87 00 00 */	lhz r4, 0(r7)
/* 800D81DC 000D511C  7C 00 00 F8 */	nor r0, r0, r0
/* 800D81E0 000D5120  7C 04 02 14 */	add r0, r4, r0
/* 800D81E4 000D5124  B0 07 00 00 */	sth r0, 0(r7)
/* 800D81E8 000D5128  42 00 FF D8 */	bdnz .L_800D81C0
.L_800D81EC:
/* 800D81EC 000D512C  A0 06 00 00 */	lhz r0, 0(r6)
/* 800D81F0 000D5130  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D81F4 000D5134  40 82 00 0C */	bne .L_800D8200
/* 800D81F8 000D5138  38 00 00 00 */	li r0, 0
/* 800D81FC 000D513C  B0 06 00 00 */	sth r0, 0(r6)
.L_800D8200:
/* 800D8200 000D5140  A0 07 00 00 */	lhz r0, 0(r7)
/* 800D8204 000D5144  28 00 FF FF */	cmplwi r0, 0xffff
/* 800D8208 000D5148  40 82 00 0C */	bne .L_800D8214
/* 800D820C 000D514C  38 00 00 00 */	li r0, 0
/* 800D8210 000D5150  B0 07 00 00 */	sth r0, 0(r7)
.L_800D8214:
/* 800D8214 000D5154  80 C1 00 1C */	lwz r6, 0x1c(r1)
/* 800D8218 000D5158  38 81 00 20 */	addi r4, r1, 0x20
/* 800D821C 000D515C  38 A0 20 00 */	li r5, 0x2000
/* 800D8220 000D5160  68 C0 00 01 */	xori r0, r6, 1
/* 800D8224 000D5164  54 03 10 3A */	slwi r3, r0, 2
/* 800D8228 000D5168  54 C0 10 3A */	slwi r0, r6, 2
/* 800D822C 000D516C  7C 64 18 2E */	lwzx r3, r4, r3
/* 800D8230 000D5170  7C 84 00 2E */	lwzx r4, r4, r0
/* 800D8234 000D5174  4B F2 CF 69 */	bl memcpy
/* 800D8238 000D5178  2C 1D 00 00 */	cmpwi r29, 0
/* 800D823C 000D517C  41 82 00 24 */	beq .L_800D8260
/* 800D8240 000D5180  28 1A 00 00 */	cmplwi r26, 0
/* 800D8244 000D5184  41 82 00 0C */	beq .L_800D8250
/* 800D8248 000D5188  38 00 20 00 */	li r0, 0x2000
/* 800D824C 000D518C  90 1A 00 00 */	stw r0, 0(r26)
.L_800D8250:
/* 800D8250 000D5190  38 79 00 00 */	addi r3, r25, 0
/* 800D8254 000D5194  38 9B 00 00 */	addi r4, r27, 0
/* 800D8258 000D5198  4B FF F0 B1 */	bl __CARDUpdateDir
/* 800D825C 000D519C  48 00 00 70 */	b .L_800D82CC
.L_800D8260:
/* 800D8260 000D51A0  7F C0 E3 79 */	or. r0, r30, r28
/* 800D8264 000D51A4  41 82 00 2C */	beq .L_800D8290
/* 800D8268 000D51A8  28 1A 00 00 */	cmplwi r26, 0
/* 800D826C 000D51AC  41 82 00 0C */	beq .L_800D8278
/* 800D8270 000D51B0  38 00 20 00 */	li r0, 0x2000
/* 800D8274 000D51B4  90 1A 00 00 */	stw r0, 0(r26)
.L_800D8278:
/* 800D8278 000D51B8  80 81 00 30 */	lwz r4, 0x30(r1)
/* 800D827C 000D51BC  38 79 00 00 */	addi r3, r25, 0
/* 800D8280 000D51C0  38 BB 00 00 */	addi r5, r27, 0
/* 800D8284 000D51C4  80 84 00 88 */	lwz r4, 0x88(r4)
/* 800D8288 000D51C8  4B FF EE 35 */	bl __CARDUpdateFatBlock
/* 800D828C 000D51CC  48 00 00 40 */	b .L_800D82CC
.L_800D8290:
/* 800D8290 000D51D0  80 61 00 30 */	lwz r3, 0x30(r1)
/* 800D8294 000D51D4  38 80 00 00 */	li r4, 0
/* 800D8298 000D51D8  4B FF D3 ED */	bl __CARDPutControlBlock
/* 800D829C 000D51DC  28 1B 00 00 */	cmplwi r27, 0
/* 800D82A0 000D51E0  41 82 00 28 */	beq .L_800D82C8
/* 800D82A4 000D51E4  48 01 69 95 */	bl OSDisableInterrupts
/* 800D82A8 000D51E8  39 9B 00 00 */	addi r12, r27, 0
/* 800D82AC 000D51EC  7D 88 03 A6 */	mtlr r12
/* 800D82B0 000D51F0  3B 43 00 00 */	addi r26, r3, 0
/* 800D82B4 000D51F4  38 79 00 00 */	addi r3, r25, 0
/* 800D82B8 000D51F8  38 80 00 00 */	li r4, 0
/* 800D82BC 000D51FC  4E 80 00 21 */	blrl 
/* 800D82C0 000D5200  7F 43 D3 78 */	mr r3, r26
/* 800D82C4 000D5204  48 01 69 9D */	bl OSRestoreInterrupts
.L_800D82C8:
/* 800D82C8 000D5208  38 60 00 00 */	li r3, 0
.L_800D82CC:
/* 800D82CC 000D520C  BB 21 00 3C */	lmw r25, 0x3c(r1)
/* 800D82D0 000D5210  80 01 00 5C */	lwz r0, 0x5c(r1)
/* 800D82D4 000D5214  38 21 00 58 */	addi r1, r1, 0x58
/* 800D82D8 000D5218  7C 08 03 A6 */	mtlr r0
/* 800D82DC 000D521C  4E 80 00 20 */	blr 

.global CARDCheck
CARDCheck:
/* 800D82E0 000D5220  7C 08 02 A6 */	mflr r0
/* 800D82E4 000D5224  3C 80 80 0D */	lis r4, __CARDSyncCallback@ha
/* 800D82E8 000D5228  90 01 00 04 */	stw r0, 4(r1)
/* 800D82EC 000D522C  38 A4 46 70 */	addi r5, r4, __CARDSyncCallback@l
/* 800D82F0 000D5230  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 800D82F4 000D5234  93 E1 00 14 */	stw r31, 0x14(r1)
/* 800D82F8 000D5238  3B E3 00 00 */	addi r31, r3, 0
/* 800D82FC 000D523C  38 81 00 0C */	addi r4, r1, 0xc
/* 800D8300 000D5240  4B FF FA 51 */	bl CARDCheckExAsync
/* 800D8304 000D5244  2C 03 00 00 */	cmpwi r3, 0
/* 800D8308 000D5248  41 80 00 18 */	blt .L_800D8320
/* 800D830C 000D524C  34 01 00 0C */	addic. r0, r1, 0xc
/* 800D8310 000D5250  40 82 00 08 */	bne .L_800D8318
/* 800D8314 000D5254  48 00 00 0C */	b .L_800D8320
.L_800D8318:
/* 800D8318 000D5258  7F E3 FB 78 */	mr r3, r31
/* 800D831C 000D525C  4B FF D5 1D */	bl __CARDSync
.L_800D8320:
/* 800D8320 000D5260  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800D8324 000D5264  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 800D8328 000D5268  38 21 00 18 */	addi r1, r1, 0x18
/* 800D832C 000D526C  7C 08 03 A6 */	mtlr r0
/* 800D8330 000D5270  4E 80 00 20 */	blr 
