#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Mar 10 23:58:15 2017
# Process ID: 5098
# Current directory: /auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.runs/impl_1
# Command line: vivado -log two_by_two_arb_djgboard_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source two_by_two_arb_djgboard_wrapper.tcl -notrace
# Log file: /auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.runs/impl_1/two_by_two_arb_djgboard_wrapper.vdi
# Journal file: /auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source two_by_two_arb_djgboard_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_processing_system7_0_0/two_by_two_arb_djgboard_processing_system7_0_0.dcp' for cell 'two_by_two_arb_djgboard_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_rst_ps7_0_50M_0/two_by_two_arb_djgboard_rst_ps7_0_50M_0.dcp' for cell 'two_by_two_arb_djgboard_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_two_by_two_arb_0_0/two_by_two_arb_djgboard_two_by_two_arb_0_0.dcp' for cell 'two_by_two_arb_djgboard_i/two_by_two_arb_0'
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_auto_pc_0/two_by_two_arb_djgboard_auto_pc_0.dcp' for cell 'two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_processing_system7_0_0/two_by_two_arb_djgboard_processing_system7_0_0.xdc] for cell 'two_by_two_arb_djgboard_i/processing_system7_0/inst'
Finished Parsing XDC File [/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_processing_system7_0_0/two_by_two_arb_djgboard_processing_system7_0_0.xdc] for cell 'two_by_two_arb_djgboard_i/processing_system7_0/inst'
Parsing XDC File [/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_rst_ps7_0_50M_0/two_by_two_arb_djgboard_rst_ps7_0_50M_0_board.xdc] for cell 'two_by_two_arb_djgboard_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_rst_ps7_0_50M_0/two_by_two_arb_djgboard_rst_ps7_0_50M_0_board.xdc] for cell 'two_by_two_arb_djgboard_i/rst_ps7_0_50M/U0'
Parsing XDC File [/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_rst_ps7_0_50M_0/two_by_two_arb_djgboard_rst_ps7_0_50M_0.xdc] for cell 'two_by_two_arb_djgboard_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_rst_ps7_0_50M_0/two_by_two_arb_djgboard_rst_ps7_0_50M_0.xdc] for cell 'two_by_two_arb_djgboard_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_processing_system7_0_0/two_by_two_arb_djgboard_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_rst_ps7_0_50M_0/two_by_two_arb_djgboard_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.srcs/sources_1/bd/two_by_two_arb_djgboard/ip/two_by_two_arb_djgboard_auto_pc_0/two_by_two_arb_djgboard_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1304.574 ; gain = 300.492 ; free physical = 2286 ; free virtual = 4813
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1360.590 ; gain = 55.895 ; free physical = 2262 ; free virtual = 4796
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 138ce7067

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22aa2d18c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1741.082 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4443

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 1bddbf0ed

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1741.082 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4443

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 343 unconnected nets.
INFO: [Opt 31-11] Eliminated 396 unconnected cells.
Phase 3 Sweep | Checksum: 1b965ba17

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1741.082 ; gain = 0.000 ; free physical = 1888 ; free virtual = 4441

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 266c957a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1741.082 ; gain = 0.000 ; free physical = 1888 ; free virtual = 4441

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1741.082 ; gain = 0.000 ; free physical = 1888 ; free virtual = 4441
Ending Logic Optimization Task | Checksum: 266c957a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1741.082 ; gain = 0.000 ; free physical = 1888 ; free virtual = 4441

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 266c957a6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1741.082 ; gain = 0.000 ; free physical = 1888 ; free virtual = 4441
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1741.082 ; gain = 436.387 ; free physical = 1888 ; free virtual = 4441
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1765.090 ; gain = 0.000 ; free physical = 1887 ; free virtual = 4443
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.runs/impl_1/two_by_two_arb_djgboard_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.runs/impl_1/two_by_two_arb_djgboard_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1773.098 ; gain = 0.000 ; free physical = 1876 ; free virtual = 4430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1773.098 ; gain = 0.000 ; free physical = 1876 ; free virtual = 4430

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16f40f299

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1796.098 ; gain = 23.000 ; free physical = 1875 ; free virtual = 4430

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 283ba2bb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1799.105 ; gain = 26.008 ; free physical = 1868 ; free virtual = 4422

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 283ba2bb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1799.105 ; gain = 26.008 ; free physical = 1868 ; free virtual = 4422
Phase 1 Placer Initialization | Checksum: 283ba2bb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1799.105 ; gain = 26.008 ; free physical = 1868 ; free virtual = 4422

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 21ff701ca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1868 ; free virtual = 4422

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21ff701ca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1868 ; free virtual = 4422

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2598e4d63

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1868 ; free virtual = 4422

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1db656072

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1867 ; free virtual = 4422

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1db656072

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1867 ; free virtual = 4422

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b58ea7b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1868 ; free virtual = 4422

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 24d87d89d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1868 ; free virtual = 4423

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1bec15594

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1868 ; free virtual = 4423

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a38b3e41

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1868 ; free virtual = 4423

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a38b3e41

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1868 ; free virtual = 4423

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1801ae576

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1906 ; free virtual = 4423
Phase 3 Detail Placement | Checksum: 1801ae576

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1906 ; free virtual = 4423

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.394. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20e198549

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1929 ; free virtual = 4423
Phase 4.1 Post Commit Optimization | Checksum: 20e198549

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1929 ; free virtual = 4423

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20e198549

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1929 ; free virtual = 4423

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20e198549

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1929 ; free virtual = 4423

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1fd3be81c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1929 ; free virtual = 4423
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fd3be81c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1929 ; free virtual = 4423
Ending Placer Task | Checksum: 1a893abe2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1929 ; free virtual = 4423
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1823.117 ; gain = 50.020 ; free physical = 1929 ; free virtual = 4423
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1823.117 ; gain = 0.000 ; free physical = 1926 ; free virtual = 4424
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.runs/impl_1/two_by_two_arb_djgboard_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1823.117 ; gain = 0.000 ; free physical = 1926 ; free virtual = 4420
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1823.117 ; gain = 0.000 ; free physical = 1925 ; free virtual = 4420
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1823.117 ; gain = 0.000 ; free physical = 1925 ; free virtual = 4419
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e0a91f03 ConstDB: 0 ShapeSum: c7ea8cdf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c7e7efa4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1856.109 ; gain = 32.992 ; free physical = 1826 ; free virtual = 4356

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c7e7efa4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1856.113 ; gain = 32.996 ; free physical = 1826 ; free virtual = 4356

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c7e7efa4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1861.109 ; gain = 37.992 ; free physical = 1812 ; free virtual = 4342

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c7e7efa4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1861.109 ; gain = 37.992 ; free physical = 1812 ; free virtual = 4342
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13b68d144

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.395  | TNS=0.000  | WHS=-0.189 | THS=-19.758|

Phase 2 Router Initialization | Checksum: 93cc89ab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c10ad80b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13f54fd6b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1782 ; free virtual = 4313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.350  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14d6790fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17973e9de

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10883246b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330
Phase 4 Rip-up And Reroute | Checksum: 10883246b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e70ffa42

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.480  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: e70ffa42

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e70ffa42

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330
Phase 5 Delay and Skew Optimization | Checksum: e70ffa42

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12a7c56e1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.480  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10699ea7b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330
Phase 6 Post Hold Fix | Checksum: 10699ea7b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.524634 %
  Global Horizontal Routing Utilization  = 0.634651 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ae682352

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ae682352

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d621c26f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.480  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d621c26f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1872.109 ; gain = 48.992 ; free physical = 1800 ; free virtual = 4330
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1872.109 ; gain = 0.000 ; free physical = 1796 ; free virtual = 4330
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.runs/impl_1/two_by_two_arb_djgboard_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.runs/impl_1/two_by_two_arb_djgboard_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.runs/impl_1/two_by_two_arb_djgboard_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file two_by_two_arb_djgboard_wrapper_power_routed.rpt -pb two_by_two_arb_djgboard_wrapper_power_summary_routed.pb -rpx two_by_two_arb_djgboard_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile two_by_two_arb_djgboard_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./two_by_two_arb_djgboard_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/auto/homes/yaz21/P35_project/P35_matrix/Vivado/Integrated/two_by_two_arb_integrated/two_by_two_arb_integrated/two_by_two_arb_integrated.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar 10 23:59:37 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2207.141 ; gain = 268.965 ; free physical = 1478 ; free virtual = 4017
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 23:59:37 2017...
