{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "f49354a1",
   "metadata": {},
   "source": [
    "# Chapter 7: Functions and Tasks\n",
    "\n",
    "Functions and tasks are essential constructs in SystemVerilog that allow you to create reusable blocks of code, improving modularity and maintainability. While they serve similar purposes, they have distinct characteristics and use cases."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cd0b6dcc",
   "metadata": {},
   "source": [
    "## Function Declarations and Calls\n",
    "\n",
    "Functions in SystemVerilog are subroutines that return a value and execute in zero simulation time. They are ideal for computational operations and combinational logic."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7eb92db1",
   "metadata": {},
   "source": [
    "## Basic Function Syntax\n",
    "\n",
    "```systemverilog\n",
    "function [return_type] function_name ([arguments]);\n",
    "    // Function body\n",
    "    return return_value;\n",
    "endfunction\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3fec1cb4",
   "metadata": {},
   "source": [
    "### Simple Function Examples\n",
    "\n",
    "```systemverilog\n",
    "module function_examples;\n",
    "    \n",
    "    // Function to add two integers\n",
    "    function int add(int a, int b);\n",
    "        return a + b;\n",
    "    endfunction\n",
    "    \n",
    "    // Function to find maximum of two values\n",
    "    function int max(int x, int y);\n",
    "        if (x > y)\n",
    "            return x;\n",
    "        else\n",
    "            return y;\n",
    "    endfunction\n",
    "    \n",
    "    // Function with bit vector operations\n",
    "    function logic [7:0] reverse_bits(logic [7:0] data);\n",
    "        logic [7:0] result;\n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            result[i] = data[7-i];\n",
    "        end\n",
    "        return result;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int result1, result2, result3;\n",
    "        logic [7:0] original = 8'b10110100;\n",
    "        logic [7:0] reversed;\n",
    "        \n",
    "        result1 = add(15, 25);           // Returns 40\n",
    "        result2 = max(100, 50);          // Returns 100\n",
    "        reversed = reverse_bits(original); // Returns 8'b00101101\n",
    "        \n",
    "        $display(\"Add result: %d\", result1);\n",
    "        $display(\"Max result: %d\", result2);\n",
    "        $display(\"Original: %b, Reversed: %b\", original, reversed);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a25c9daf",
   "metadata": {},
   "source": [
    "### Functions with Different Return Types\n",
    "\n",
    "```systemverilog\n",
    "module function_types;\n",
    "    \n",
    "    // Function returning a structure\n",
    "    typedef struct {\n",
    "        int quotient;\n",
    "        int remainder;\n",
    "    } div_result_t;\n",
    "    \n",
    "    function div_result_t divide(int dividend, int divisor);\n",
    "        div_result_t result;\n",
    "        result.quotient = dividend / divisor;\n",
    "        result.remainder = dividend % divisor;\n",
    "        return result;\n",
    "    endfunction\n",
    "    \n",
    "    // Function returning an array\n",
    "    function logic [3:0] [7:0] create_pattern(logic [7:0] base);\n",
    "        logic [3:0] [7:0] pattern;\n",
    "        for (int i = 0; i < 4; i++) begin\n",
    "            pattern[i] = base << i;\n",
    "        end\n",
    "        return pattern;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        div_result_t div_res;\n",
    "        logic [3:0] [7:0] pattern;\n",
    "        \n",
    "        div_res = divide(17, 5);\n",
    "        pattern = create_pattern(8'b00001111);\n",
    "        \n",
    "        $display(\"17/5 = %d remainder %d\", div_res.quotient, div_res.remainder);\n",
    "        \n",
    "        for (int i = 0; i < 4; i++) begin\n",
    "            $display(\"Pattern[%d]: %b\", i, pattern[i]);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "367fbe53",
   "metadata": {},
   "source": [
    "## Task Declarations and Calls\n",
    "\n",
    "Tasks are subroutines that can consume simulation time and don't return values directly. They can have input, output, and inout arguments, making them suitable for complex operations and time-consuming activities."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5c11d749",
   "metadata": {},
   "source": [
    "### Basic Task Syntax\n",
    "\n",
    "```systemverilog\n",
    "task task_name ([arguments]);\n",
    "    // Task body\n",
    "endtask\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ed060b30",
   "metadata": {},
   "source": [
    "### Task Examples\n",
    "\n",
    "```systemverilog\n",
    "module task_examples;\n",
    "    \n",
    "    logic clk = 0;\n",
    "    logic [7:0] data;\n",
    "    logic valid;\n",
    "    \n",
    "    // Generate clock\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Task to wait for a number of clock cycles\n",
    "    task wait_cycles(int num_cycles);\n",
    "        repeat(num_cycles) @(posedge clk);\n",
    "    endtask\n",
    "    \n",
    "    // Task to send data with handshaking\n",
    "    task send_data(input logic [7:0] send_data, output logic done);\n",
    "        data = send_data;\n",
    "        valid = 1'b1;\n",
    "        @(posedge clk);\n",
    "        valid = 1'b0;\n",
    "        done = 1'b1;\n",
    "        @(posedge clk);\n",
    "        done = 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    // Task with multiple outputs\n",
    "    task analyze_data(input logic [7:0] input_data, \n",
    "                      output int ones_count, \n",
    "                      output int zeros_count,\n",
    "                      output logic parity);\n",
    "        ones_count = 0;\n",
    "        zeros_count = 0;\n",
    "        \n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            if (input_data[i])\n",
    "                ones_count++;\n",
    "            else\n",
    "                zeros_count++;\n",
    "        end\n",
    "        \n",
    "        parity = ^input_data; // XOR reduction for parity\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        logic done;\n",
    "        int ones, zeros;\n",
    "        logic par;\n",
    "        \n",
    "        // Wait for some cycles\n",
    "        wait_cycles(3);\n",
    "        \n",
    "        // Send some data\n",
    "        send_data(8'hA5, done);\n",
    "        $display(\"Data sent, done = %b\", done);\n",
    "        \n",
    "        // Analyze data\n",
    "        analyze_data(8'b11010110, ones, zeros, par);\n",
    "        $display(\"Ones: %d, Zeros: %d, Parity: %b\", ones, zeros, par);\n",
    "        \n",
    "        #100 $finish;\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "96198891",
   "metadata": {},
   "source": [
    "## Automatic vs. Static Lifetime\n",
    "\n",
    "The lifetime of variables in functions and tasks can be either static (default) or automatic. This affects how variables are allocated and whether they retain values between calls."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "540f4140",
   "metadata": {},
   "source": [
    "### Static Lifetime (Default)\n",
    "\n",
    "```systemverilog\n",
    "module static_lifetime;\n",
    "    \n",
    "    // Static function - variables retain values between calls\n",
    "    function int counter();\n",
    "        int count = 0;  // Initialized only once\n",
    "        count++;\n",
    "        return count;\n",
    "    endfunction\n",
    "    \n",
    "    // Static task\n",
    "    task static_task();\n",
    "        static int call_count = 0;\n",
    "        call_count++;\n",
    "        $display(\"Static task called %d times\", call_count);\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"Counter: %d\", counter()); // Prints 1\n",
    "        $display(\"Counter: %d\", counter()); // Prints 2\n",
    "        $display(\"Counter: %d\", counter()); // Prints 3\n",
    "        \n",
    "        static_task(); // Prints: Static task called 1 times\n",
    "        static_task(); // Prints: Static task called 2 times\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e954bc44",
   "metadata": {},
   "source": [
    "### Automatic Lifetime\n",
    "\n",
    "```systemverilog\n",
    "module automatic_lifetime;\n",
    "    \n",
    "    // Automatic function - fresh variables for each call\n",
    "    function automatic int factorial(int n);\n",
    "        if (n <= 1)\n",
    "            return 1;\n",
    "        else\n",
    "            return n * factorial(n-1); // Recursive call possible\n",
    "    endfunction\n",
    "    \n",
    "    // Automatic task\n",
    "    task automatic print_sequence(int start, int count);\n",
    "        for (int i = 0; i < count; i++) begin\n",
    "            $display(\"Value: %d\", start + i);\n",
    "            #10; // Can consume time\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"5! = %d\", factorial(5)); // Prints 120\n",
    "        \n",
    "        // Multiple concurrent task calls\n",
    "        fork\n",
    "            print_sequence(10, 3);\n",
    "            print_sequence(20, 3);\n",
    "        join\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f1a7c333",
   "metadata": {},
   "source": [
    "## Pass by Reference\n",
    "\n",
    "SystemVerilog supports passing arguments by reference using the `ref` keyword, allowing functions and tasks to modify the original variables."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1494713a",
   "metadata": {},
   "source": [
    "### Pass by Reference Examples\n",
    "\n",
    "```systemverilog\n",
    "module pass_by_reference;\n",
    "    \n",
    "    // Function with reference arguments\n",
    "    function automatic void swap(ref int a, ref int b);\n",
    "        int temp = a;\n",
    "        a = b;\n",
    "        b = temp;\n",
    "    endfunction\n",
    "    \n",
    "    // Task to initialize an array by reference\n",
    "    task automatic init_array(ref int arr[10], input int init_value);\n",
    "        for (int i = 0; i < 10; i++) begin\n",
    "            arr[i] = init_value + i;\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Function to modify a structure by reference\n",
    "    typedef struct {\n",
    "        int x, y;\n",
    "        string name;\n",
    "    } point_t;\n",
    "    \n",
    "    function automatic void move_point(ref point_t p, int dx, int dy);\n",
    "        p.x += dx;\n",
    "        p.y += dy;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int x = 10, y = 20;\n",
    "        int my_array[10];\n",
    "        point_t my_point = '{100, 200, \"PointA\"};\n",
    "        \n",
    "        $display(\"Before swap: x=%d, y=%d\", x, y);\n",
    "        swap(x, y);\n",
    "        $display(\"After swap: x=%d, y=%d\", x, y);\n",
    "        \n",
    "        init_array(my_array, 50);\n",
    "        $display(\"Array elements: %p\", my_array);\n",
    "        \n",
    "        $display(\"Before move: %s at (%d,%d)\", my_point.name, my_point.x, my_point.y);\n",
    "        move_point(my_point, 15, -25);\n",
    "        $display(\"After move: %s at (%d,%d)\", my_point.name, my_point.x, my_point.y);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62c115e5",
   "metadata": {},
   "source": [
    "## Return Statements in Functions\n",
    "\n",
    "Functions must return a value, and the return statement determines what value is returned. You can have multiple return statements in a function."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f3d93aa2",
   "metadata": {},
   "source": [
    "### Multiple Return Statements\n",
    "\n",
    "```systemverilog\n",
    "module return_statements;\n",
    "    \n",
    "    // Function with multiple return points\n",
    "    function automatic string grade_letter(int score);\n",
    "        if (score >= 90)\n",
    "            return \"A\";\n",
    "        else if (score >= 80)\n",
    "            return \"B\"; \n",
    "        else if (score >= 70)\n",
    "            return \"C\";\n",
    "        else if (score >= 60)\n",
    "            return \"D\";\n",
    "        else\n",
    "            return \"F\";\n",
    "    endfunction\n",
    "    \n",
    "    // Function with early return for error checking\n",
    "    function automatic real safe_divide(real dividend, real divisor);\n",
    "        if (divisor == 0.0) begin\n",
    "            $error(\"Division by zero attempted\");\n",
    "            return 0.0; // Early return for error case\n",
    "        end\n",
    "        return dividend / divisor;\n",
    "    endfunction\n",
    "    \n",
    "    // Function with complex logic and multiple returns\n",
    "    function automatic int find_first_one(logic [31:0] data);\n",
    "        for (int i = 0; i < 32; i++) begin\n",
    "            if (data[i] == 1'b1)\n",
    "                return i; // Return position of first '1'\n",
    "        end\n",
    "        return -1; // Return -1 if no '1' found\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        string letter;\n",
    "        real result;\n",
    "        int position;\n",
    "        \n",
    "        letter = grade_letter(85);\n",
    "        $display(\"Score 85 gets grade: %s\", letter);\n",
    "        \n",
    "        result = safe_divide(10.0, 3.0);\n",
    "        $display(\"10.0 / 3.0 = %f\", result);\n",
    "        \n",
    "        result = safe_divide(5.0, 0.0); // Will show error\n",
    "        \n",
    "        position = find_first_one(32'h00008000);\n",
    "        $display(\"First '1' found at position: %d\", position);\n",
    "        \n",
    "        position = find_first_one(32'h00000000);\n",
    "        $display(\"First '1' found at position: %d\", position);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e080ab59",
   "metadata": {},
   "source": [
    "## Void Functions\n",
    "\n",
    "Void functions don't return a value and are similar to tasks, but they execute in zero simulation time and cannot contain timing control statements."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "711cdc31",
   "metadata": {},
   "source": [
    "### Void Function Examples\n",
    "\n",
    "```systemverilog\n",
    "module void_functions;\n",
    "    \n",
    "    int global_counter = 0;\n",
    "    logic [7:0] memory [256];\n",
    "    \n",
    "    // Void function to increment global counter\n",
    "    function automatic void increment_counter(int step);\n",
    "        global_counter += step;\n",
    "    endfunction\n",
    "    \n",
    "    // Void function to initialize memory\n",
    "    function automatic void init_memory(logic [7:0] pattern);\n",
    "        for (int i = 0; i < 256; i++) begin\n",
    "            memory[i] = pattern ^ i[7:0];\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Void function for debug printing\n",
    "    function automatic void debug_print(string msg, int value);\n",
    "        $display(\"[DEBUG %0t] %s: %d\", $time, msg, value);\n",
    "    endfunction\n",
    "    \n",
    "    // Void function with reference parameter\n",
    "    function automatic void reset_array(ref int arr[]);\n",
    "        foreach(arr[i]) begin\n",
    "            arr[i] = 0;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int test_array[5] = '{1, 2, 3, 4, 5};\n",
    "        \n",
    "        debug_print(\"Initial counter\", global_counter);\n",
    "        \n",
    "        increment_counter(5);\n",
    "        debug_print(\"After increment\", global_counter);\n",
    "        \n",
    "        init_memory(8'hAA);\n",
    "        debug_print(\"Memory[0]\", memory[0]);\n",
    "        debug_print(\"Memory[1]\", memory[1]);\n",
    "        debug_print(\"Memory[255]\", memory[255]);\n",
    "        \n",
    "        $display(\"Before reset: %p\", test_array);\n",
    "        reset_array(test_array);\n",
    "        $display(\"After reset: %p\", test_array);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c83369a4",
   "metadata": {},
   "source": [
    "## Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "220d74b9",
   "metadata": {},
   "source": [
    "### When to Use Functions vs. Tasks\n",
    "\n",
    "**Use Functions when:**\n",
    "- You need to return a single value\n",
    "- The operation is purely combinational\n",
    "- No timing control is needed\n",
    "- The operation should complete in zero simulation time\n",
    "\n",
    "**Use Tasks when:**\n",
    "- You need multiple outputs\n",
    "- Timing control is required\n",
    "- The operation may consume simulation time\n",
    "- You need to model sequential behavior"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fc2d529d",
   "metadata": {},
   "source": [
    "### Function and Task Design Guidelines\n",
    "\n",
    "```systemverilog\n",
    "module design_guidelines;\n",
    "    \n",
    "    // Good: Pure function with clear purpose\n",
    "    function automatic int absolute_value(int value);\n",
    "        return (value < 0) ? -value : value;\n",
    "    endfunction\n",
    "    \n",
    "    // Good: Task with clear interface and timing\n",
    "    task automatic wait_for_ready(ref logic ready_signal, input int timeout_cycles);\n",
    "        int cycle_count = 0;\n",
    "        while (!ready_signal && cycle_count < timeout_cycles) begin\n",
    "            @(posedge clk);\n",
    "            cycle_count++;\n",
    "        end\n",
    "        if (cycle_count >= timeout_cycles) begin\n",
    "            $error(\"Timeout waiting for ready signal\");\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Good: Function with appropriate use of reference\n",
    "    function automatic void normalize_vector(ref real vector[3]);\n",
    "        real magnitude = $sqrt(vector[0]**2 + vector[1]**2 + vector[2]**2);\n",
    "        if (magnitude != 0.0) begin\n",
    "            vector[0] /= magnitude;\n",
    "            vector[1] /= magnitude;\n",
    "            vector[2] /= magnitude;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "71490385",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "Functions and tasks are powerful constructs in SystemVerilog that enable code reuse and modular design:\n",
    "\n",
    "- **Functions** return values, execute in zero time, and are ideal for combinational logic\n",
    "- **Tasks** can have multiple outputs, consume time, and are suited for sequential operations\n",
    "- **Automatic lifetime** creates fresh variables for each call and enables recursion\n",
    "- **Static lifetime** (default) preserves variable values between calls\n",
    "- **Pass by reference** allows modification of original variables\n",
    "- **Void functions** provide task-like behavior without return values but in zero time\n",
    "\n",
    "Understanding when and how to use functions and tasks effectively will greatly improve your SystemVerilog code organization and reusability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13c3fabf",
   "metadata": {},
   "source": [
    "# SystemVerilog Functions and Tasks - Example Index"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "37bd93ff",
   "metadata": {},
   "source": [
    "## Function Declarations and Calls"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cc3f9aa5",
   "metadata": {},
   "source": [
    "#### Mathematical Functions\n",
    "Basic arithmetic operations like factorial, power, greatest common divisor"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "e4a9f62c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// mathematical_calculator.sv\n",
       "module mathematical_calculator ();               // Mathematical functions design\n",
       "\n",
       "  // Function to calculate factorial\n",
       "  function automatic integer calculate_factorial;\n",
       "    input integer number_input;\n",
       "    integer factorial_result;\n",
       "    begin\n",
       "      if (number_input <= 1)\n",
       "        factorial_result = 1;\n",
       "      else\n",
       "        factorial_result = number_input * calculate_factorial(number_input - 1);\n",
       "      calculate_factorial = factorial_result;\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to calculate power (base^exponent)\n",
       "  function automatic integer calculate_power;\n",
       "    input integer base_value;\n",
       "    input integer exponent_value;\n",
       "    integer power_result;\n",
       "    integer loop_counter;\n",
       "    begin\n",
       "      power_result = 1;\n",
       "      for (loop_counter = 0; loop_counter < exponent_value; loop_counter = loop_counter + 1)\n",
       "        power_result = power_result * base_value;\n",
       "      calculate_power = power_result;\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to calculate greatest common divisor using Euclidean algorithm\n",
       "  function automatic integer calculate_gcd;\n",
       "    input integer first_number;\n",
       "    input integer second_number;\n",
       "    integer temp_remainder;\n",
       "    begin\n",
       "      while (second_number != 0) begin\n",
       "        temp_remainder = first_number % second_number;\n",
       "        first_number = second_number;\n",
       "        second_number = temp_remainder;\n",
       "      end\n",
       "      calculate_gcd = first_number;\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display();\n",
       "    $display(\"=== Mathematical Functions Demonstration ===\");\n",
       "    \n",
       "    // Test factorial function\n",
       "    $display(\"Factorial Tests:\");\n",
       "    $display(\"  5! = %0d\", calculate_factorial(5));\n",
       "    $display(\"  0! = %0d\", calculate_factorial(0));\n",
       "    $display(\"  3! = %0d\", calculate_factorial(3));\n",
       "    \n",
       "    // Test power function\n",
       "    $display(\"Power Tests:\");\n",
       "    $display(\"  2^3 = %0d\", calculate_power(2, 3));\n",
       "    $display(\"  5^2 = %0d\", calculate_power(5, 2));\n",
       "    $display(\"  10^0 = %0d\", calculate_power(10, 0));\n",
       "    \n",
       "    // Test GCD function\n",
       "    $display(\"Greatest Common Divisor Tests:\");\n",
       "    $display(\"  GCD(48, 18) = %0d\", calculate_gcd(48, 18));\n",
       "    $display(\"  GCD(100, 25) = %0d\", calculate_gcd(100, 25));\n",
       "    $display(\"  GCD(17, 13) = %0d\", calculate_gcd(17, 13));\n",
       "    \n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// mathematical_calculator_testbench.sv\n",
       "module math_calculator_testbench;  // Testbench for mathematical calculator\n",
       "\n",
       "  mathematical_calculator MATH_CALCULATOR_INSTANCE();  // Instantiate mathematical calculator\n",
       "\n",
       "  // Test variables\n",
       "  integer test_factorial_result;\n",
       "  integer test_power_result;\n",
       "  integer test_gcd_result;\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves for simulation\n",
       "    $dumpfile(\"math_calculator_testbench.vcd\");\n",
       "    $dumpvars(0, math_calculator_testbench);\n",
       "    \n",
       "    #1;  // Wait for design to initialize\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Testbench Verification ===\");\n",
       "    \n",
       "    // Verify factorial calculations\n",
       "    test_factorial_result = MATH_CALCULATOR_INSTANCE.calculate_factorial(4);\n",
       "    $display(\"Testbench: 4! = %0d (Expected: 24)\", test_factorial_result);\n",
       "    \n",
       "    // Verify power calculations  \n",
       "    test_power_result = MATH_CALCULATOR_INSTANCE.calculate_power(3, 4);\n",
       "    $display(\"Testbench: 3^4 = %0d (Expected: 81)\", test_power_result);\n",
       "    \n",
       "    // Verify GCD calculations\n",
       "    test_gcd_result = MATH_CALCULATOR_INSTANCE.calculate_gcd(60, 48);\n",
       "    $display(\"Testbench: GCD(60, 48) = %0d (Expected: 12)\", test_gcd_result);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Mathematical functions testbench completed successfully!\");\n",
       "    $display();\n",
       "    \n",
       "    #10;  // Wait before finishing\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== Mathematical Functions Demonstration ===\n",
      "Factorial Tests:\n",
      "  5! = 120\n",
      "  0! = 1\n",
      "  3! = 6\n",
      "Power Tests:\n",
      "  2^3 = 8\n",
      "  5^2 = 25\n",
      "  10^0 = 1\n",
      "Greatest Common Divisor Tests:\n",
      "  GCD(48, 18) = 6\n",
      "  GCD(100, 25) = 25\n",
      "  GCD(17, 13) = 1\n",
      "\n",
      "\n",
      "=== Testbench Verification ===\n",
      "Testbench: 4! = 24 (Expected: 24)\n",
      "Testbench: 3^4 = 81 (Expected: 81)\n",
      "Testbench: GCD(60, 48) = 12 (Expected: 12)\n",
      "\n",
      "Mathematical functions testbench completed successfully!\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_1__mathematical_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_1__mathematical_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_1__mathematical_functions/\"\n",
    "files = [\"mathematical_calculator.sv\", \"mathematical_calculator_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "87c1b05c",
   "metadata": {},
   "source": [
    "#### String Manipulation Functions\n",
    "Functions for string processing, parsing, and formatting operations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "8508d3b6",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// string_processor.sv\n",
       "module string_processor ();\n",
       "  \n",
       "  // String manipulation functions demonstration\n",
       "  function automatic string format_name(string first_name, string last_name);\n",
       "    return $sformatf(\"%s %s\", first_name, last_name);\n",
       "  endfunction\n",
       "  \n",
       "  function automatic string extract_extension(string filename);\n",
       "    int dot_position;\n",
       "    dot_position = filename.len() - 1;\n",
       "    \n",
       "    // Find the last dot in filename\n",
       "    while (dot_position >= 0 && filename[dot_position] != \".\") begin\n",
       "      dot_position--;\n",
       "    end\n",
       "    \n",
       "    if (dot_position >= 0)\n",
       "      return filename.substr(dot_position + 1, filename.len() - 1);\n",
       "    else\n",
       "      return \"no_extension\";\n",
       "  endfunction\n",
       "  \n",
       "  function automatic string reverse_string(string input_text);\n",
       "    string reversed_text = \"\";\n",
       "    for (int i = input_text.len() - 1; i >= 0; i--) begin\n",
       "      reversed_text = {reversed_text, input_text[i]};\n",
       "    end\n",
       "    return reversed_text;\n",
       "  endfunction\n",
       "  \n",
       "  function automatic int count_vowels(string text);\n",
       "    int vowel_count = 0;\n",
       "    string lowercase_text;\n",
       "    \n",
       "    lowercase_text = text.tolower();\n",
       "    \n",
       "    for (int i = 0; i < lowercase_text.len(); i++) begin\n",
       "      case (lowercase_text[i])\n",
       "        \"a\", \"e\", \"i\", \"o\", \"u\": vowel_count++;\n",
       "        default: ; // Non-vowel characters, do nothing\n",
       "      endcase\n",
       "    end\n",
       "    return vowel_count;\n",
       "  endfunction\n",
       "  \n",
       "  initial begin\n",
       "    string first_name = \"Alice\";\n",
       "    string last_name = \"Johnson\";\n",
       "    string full_name;\n",
       "    string filename = \"report.txt\";\n",
       "    string file_extension;\n",
       "    string sample_text = \"SystemVerilog\";\n",
       "    string reversed_text;\n",
       "    int vowel_count;\n",
       "    \n",
       "    $display(\"=== String Manipulation Functions Demo ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Format name demonstration\n",
       "    full_name = format_name(first_name, last_name);\n",
       "    $display(\"Name formatting:\");\n",
       "    $display(\"  First: %s, Last: %s\", first_name, last_name);\n",
       "    $display(\"  Full name: %s\", full_name);\n",
       "    $display();\n",
       "    \n",
       "    // File extension extraction\n",
       "    file_extension = extract_extension(filename);\n",
       "    $display(\"File extension extraction:\");\n",
       "    $display(\"  Filename: %s\", filename);\n",
       "    $display(\"  Extension: %s\", file_extension);\n",
       "    $display();\n",
       "    \n",
       "    // String reversal\n",
       "    reversed_text = reverse_string(sample_text);\n",
       "    $display(\"String reversal:\");\n",
       "    $display(\"  Original: %s\", sample_text);\n",
       "    $display(\"  Reversed: %s\", reversed_text);\n",
       "    $display();\n",
       "    \n",
       "    // Vowel counting\n",
       "    vowel_count = count_vowels(sample_text);\n",
       "    $display(\"Vowel counting:\");\n",
       "    $display(\"  Text: %s\", sample_text);\n",
       "    $display(\"  Vowel count: %0d\", vowel_count);\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// string_processor_testbench.sv\n",
       "module string_processor_testbench;\n",
       "  \n",
       "  // Instantiate the string processor design\n",
       "  string_processor STRING_PROCESSOR_INSTANCE();\n",
       "  \n",
       "  // Additional testbench verification\n",
       "  task automatic verify_string_functions();\n",
       "    string test_first = \"Bob\";\n",
       "    string test_last = \"Smith\";\n",
       "    string expected_full = \"Bob Smith\";\n",
       "    string actual_full;\n",
       "    \n",
       "    string test_filename = \"data.csv\";\n",
       "    string expected_ext = \"csv\";\n",
       "    string actual_ext;\n",
       "    \n",
       "    string test_word = \"hello\";\n",
       "    string expected_reverse = \"olleh\";\n",
       "    string actual_reverse;\n",
       "    \n",
       "    int expected_vowels = 2; // \"e\" and \"o\" in \"hello\"\n",
       "    int actual_vowels;\n",
       "    \n",
       "    $display(\"=== Testbench Verification ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test name formatting\n",
       "    actual_full = STRING_PROCESSOR_INSTANCE.format_name(test_first, test_last);\n",
       "    $display(\"Name Format Test:\");\n",
       "    $display(\"  Expected: %s\", expected_full);\n",
       "    $display(\"  Actual:   %s\", actual_full);\n",
       "    $display(\"  Result:   %s\", (actual_full == expected_full) ? \"PASS\" : \"FAIL\");\n",
       "    $display();\n",
       "    \n",
       "    // Test file extension extraction\n",
       "    actual_ext = STRING_PROCESSOR_INSTANCE.extract_extension(test_filename);\n",
       "    $display(\"Extension Test:\");\n",
       "    $display(\"  Expected: %s\", expected_ext);\n",
       "    $display(\"  Actual:   %s\", actual_ext);\n",
       "    $display(\"  Result:   %s\", (actual_ext == expected_ext) ? \"PASS\" : \"FAIL\");\n",
       "    $display();\n",
       "    \n",
       "    // Test string reversal\n",
       "    actual_reverse = STRING_PROCESSOR_INSTANCE.reverse_string(test_word);\n",
       "    $display(\"Reverse Test:\");\n",
       "    $display(\"  Expected: %s\", expected_reverse);\n",
       "    $display(\"  Actual:   %s\", actual_reverse);\n",
       "    $display(\"  Result:   %s\", (actual_reverse == expected_reverse) ? \"PASS\" : \"FAIL\");\n",
       "    $display();\n",
       "    \n",
       "    // Test vowel counting\n",
       "    actual_vowels = STRING_PROCESSOR_INSTANCE.count_vowels(test_word);\n",
       "    $display(\"Vowel Count Test:\");\n",
       "    $display(\"  Expected: %0d\", expected_vowels);\n",
       "    $display(\"  Actual:   %0d\", actual_vowels);\n",
       "    $display(\"  Result:   %s\", (actual_vowels == expected_vowels) ? \"PASS\" : \"FAIL\");\n",
       "    $display();\n",
       "    \n",
       "  endtask\n",
       "  \n",
       "  initial begin\n",
       "    // Dump waves for analysis\n",
       "    $dumpfile(\"string_processor_testbench.vcd\");\n",
       "    $dumpvars(0, string_processor_testbench);\n",
       "    \n",
       "    #1; // Wait for design to initialize\n",
       "    \n",
       "    $display(\"Hello from string processor testbench!\");\n",
       "    $display();\n",
       "    \n",
       "    // Run verification tests\n",
       "    verify_string_functions();\n",
       "    \n",
       "    $display(\"=== Test Summary ===\");\n",
       "    $display(\"String manipulation functions tested successfully!\");\n",
       "    $display();\n",
       "    \n",
       "    #5; // Additional time before finish\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== String Manipulation Functions Demo ===\n",
      "\n",
      "Name formatting:\n",
      "  First: Alice, Last: Johnson\n",
      "  Full name: Alice Johnson\n",
      "\n",
      "File extension extraction:\n",
      "  Filename: report.txt\n",
      "  Extension: txt\n",
      "\n",
      "String reversal:\n",
      "  Original: SystemVerilog\n",
      "  Reversed: golireVmetsyS\n",
      "\n",
      "Vowel counting:\n",
      "  Text: SystemVerilog\n",
      "  Vowel count: 4\n",
      "\n",
      "Hello from string processor testbench!\n",
      "\n",
      "=== Testbench Verification ===\n",
      "\n",
      "Name Format Test:\n",
      "  Expected: Bob Smith\n",
      "  Actual:   Bob Smith\n",
      "  Result:   PASS\n",
      "\n",
      "Extension Test:\n",
      "  Expected: csv\n",
      "  Actual:   csv\n",
      "  Result:   PASS\n",
      "\n",
      "Reverse Test:\n",
      "  Expected: olleh\n",
      "  Actual:   olleh\n",
      "  Result:   PASS\n",
      "\n",
      "Vowel Count Test:\n",
      "  Expected: 2\n",
      "  Actual:   2\n",
      "  Result:   PASS\n",
      "\n",
      "=== Test Summary ===\n",
      "String manipulation functions tested successfully!\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_2__string_manipulation/obj_dir directory...\n",
      "Chapter_7_examples/example_2__string_manipulation/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_2__string_manipulation/\"\n",
    "files = [\"string_processor.sv\", \"string_processor_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fb84af4f",
   "metadata": {},
   "source": [
    "#### Bit Manipulation Functions\n",
    "Functions for bit operations, masking, shifting, and bit counting"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "c9b3e49e",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// bit_manipulation_functions.sv\n",
       "module bit_manipulation_functions ();\n",
       "\n",
       "  // Function to count number of set bits (population count)\n",
       "  function automatic int count_ones(input logic [31:0] data_word);\n",
       "    int bit_count = 0;\n",
       "    for (int bit_index = 0; bit_index < 32; bit_index++) begin\n",
       "      if (data_word[bit_index]) bit_count++;\n",
       "    end\n",
       "    return bit_count;\n",
       "  endfunction\n",
       "\n",
       "  // Function to reverse bits in a byte\n",
       "  function automatic logic [7:0] reverse_byte_bits(input logic [7:0] byte_in);\n",
       "    logic [7:0] reversed_byte;\n",
       "    for (int bit_pos = 0; bit_pos < 8; bit_pos++) begin\n",
       "      reversed_byte[7-bit_pos] = byte_in[bit_pos];\n",
       "    end\n",
       "    return reversed_byte;\n",
       "  endfunction\n",
       "\n",
       "  // Function to create bit mask with specified width and position\n",
       "  function automatic logic [31:0] create_bit_mask(input int mask_width, \n",
       "                                                   input int start_position);\n",
       "    logic [31:0] generated_mask = 0;\n",
       "    for (int mask_bit = 0; mask_bit < mask_width; mask_bit++) begin\n",
       "      generated_mask[start_position + mask_bit] = 1'b1;\n",
       "    end\n",
       "    return generated_mask;\n",
       "  endfunction\n",
       "\n",
       "  // Function to extract bit field from word\n",
       "  function automatic logic [31:0] extract_bit_field(input logic [31:0] source_word,\n",
       "                                                     input int field_width,\n",
       "                                                     input int field_position);\n",
       "    logic [31:0] extraction_mask;\n",
       "    extraction_mask = create_bit_mask(field_width, field_position);\n",
       "    return (source_word & extraction_mask) >> field_position;\n",
       "  endfunction\n",
       "\n",
       "  // Function to perform circular left shift\n",
       "  function automatic logic [15:0] circular_left_shift(input logic [15:0] shift_data,\n",
       "                                                       input int shift_amount);\n",
       "    int effective_shift = shift_amount % 16;\n",
       "    return (shift_data << effective_shift) | (shift_data >> (16 - effective_shift));\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    logic [31:0] test_word = 32'hA5C3_F0E1;\n",
       "    logic [7:0] test_byte = 8'b1010_0011;\n",
       "    logic [15:0] rotation_data = 16'hBEEF;\n",
       "    \n",
       "    $display(\"=== Bit Manipulation Functions Demo ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test count_ones function\n",
       "    $display(\"Count ones in 0x%08h: %0d bits\", test_word, count_ones(test_word));\n",
       "    \n",
       "    // Test reverse_byte_bits function  \n",
       "    $display(\"Reverse bits in 0x%02h: 0x%02h\", test_byte, \n",
       "             reverse_byte_bits(test_byte));\n",
       "    \n",
       "    // Test create_bit_mask function\n",
       "    $display(\"Create 4-bit mask at position 8: 0x%08h\", \n",
       "             create_bit_mask(4, 8));\n",
       "    \n",
       "    // Test extract_bit_field function\n",
       "    $display(\"Extract 8 bits from position 16 of 0x%08h: 0x%02h\", \n",
       "             test_word, extract_bit_field(test_word, 8, 16));\n",
       "    \n",
       "    // Test circular_left_shift function\n",
       "    $display(\"Circular left shift 0x%04h by 4 positions: 0x%04h\", \n",
       "             rotation_data, circular_left_shift(rotation_data, 4));\n",
       "    \n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// bit_manipulation_functions_testbench.sv\n",
       "module bit_manipulation_functions_testbench;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  bit_manipulation_functions BIT_MANIP_DUT();\n",
       "\n",
       "  // Test variables\n",
       "  logic [31:0] test_data_word;\n",
       "  logic [7:0] test_input_byte;\n",
       "  logic [15:0] shift_test_data;\n",
       "  int expected_ones_count;\n",
       "  logic [7:0] expected_reversed_byte;\n",
       "  logic [31:0] expected_mask_value;\n",
       "  logic [31:0] expected_extracted_field;\n",
       "  logic [15:0] expected_shifted_result;\n",
       "\n",
       "  initial begin\n",
       "    // Setup waveform dump\n",
       "    $dumpfile(\"bit_manipulation_functions_testbench.vcd\");\n",
       "    $dumpvars(0, bit_manipulation_functions_testbench);\n",
       "    \n",
       "    $display(\"=== Comprehensive Bit Manipulation Testing ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test Case 1: Count ones function verification\n",
       "    test_data_word = 32'hFFFF_0000;  // 16 ones, 16 zeros\n",
       "    expected_ones_count = 16;\n",
       "    #1;\n",
       "    if (BIT_MANIP_DUT.count_ones(test_data_word) == expected_ones_count) begin\n",
       "      $display(\"PASS: count_ones(0x%08h) = %0d\", \n",
       "               test_data_word, BIT_MANIP_DUT.count_ones(test_data_word));\n",
       "    end else begin\n",
       "      $display(\"FAIL: count_ones(0x%08h) = %0d, expected %0d\", \n",
       "               test_data_word, BIT_MANIP_DUT.count_ones(test_data_word), \n",
       "               expected_ones_count);\n",
       "    end\n",
       "    \n",
       "    // Test Case 2: Byte bit reversal verification\n",
       "    test_input_byte = 8'b1100_0011;  // 0xC3\n",
       "    expected_reversed_byte = 8'b1100_0011;  // Same when palindromic\n",
       "    #1;\n",
       "    if (BIT_MANIP_DUT.reverse_byte_bits(test_input_byte) == expected_reversed_byte) begin\n",
       "      $display(\"PASS: reverse_byte_bits(0x%02h) = 0x%02h\", \n",
       "               test_input_byte, BIT_MANIP_DUT.reverse_byte_bits(test_input_byte));\n",
       "    end else begin\n",
       "      $display(\"FAIL: reverse_byte_bits(0x%02h) = 0x%02h, expected 0x%02h\", \n",
       "               test_input_byte, BIT_MANIP_DUT.reverse_byte_bits(test_input_byte),\n",
       "               expected_reversed_byte);\n",
       "    end\n",
       "    \n",
       "    // Test Case 3: Bit mask creation verification\n",
       "    expected_mask_value = 32'h0000_0F00;  // 4 bits at position 8\n",
       "    #1;\n",
       "    if (BIT_MANIP_DUT.create_bit_mask(4, 8) == expected_mask_value) begin\n",
       "      $display(\"PASS: create_bit_mask(4, 8) = 0x%08h\", \n",
       "               BIT_MANIP_DUT.create_bit_mask(4, 8));\n",
       "    end else begin\n",
       "      $display(\"FAIL: create_bit_mask(4, 8) = 0x%08h, expected 0x%08h\", \n",
       "               BIT_MANIP_DUT.create_bit_mask(4, 8), expected_mask_value);\n",
       "    end\n",
       "    \n",
       "    // Test Case 4: Bit field extraction verification\n",
       "    test_data_word = 32'hABCD_EF12;\n",
       "    expected_extracted_field = 32'h0000_00CD;  // Bits [15:8] = 0xCD\n",
       "    #1;\n",
       "    if (BIT_MANIP_DUT.extract_bit_field(test_data_word, 8, 8) == \n",
       "        expected_extracted_field) begin\n",
       "      $display(\"PASS: extract_bit_field(0x%08h, 8, 8) = 0x%08h\", \n",
       "               test_data_word, BIT_MANIP_DUT.extract_bit_field(test_data_word, 8, 8));\n",
       "    end else begin\n",
       "      $display(\"FAIL: extract_bit_field(0x%08h, 8, 8) = 0x%08h, expected 0x%08h\", \n",
       "               test_data_word, BIT_MANIP_DUT.extract_bit_field(test_data_word, 8, 8),\n",
       "               expected_extracted_field);\n",
       "    end\n",
       "    \n",
       "    // Test Case 5: Circular shift verification\n",
       "    shift_test_data = 16'hF000;  // 1111_0000_0000_0000\n",
       "    expected_shifted_result = 16'h000F;  // After 4-bit left shift\n",
       "    #1;\n",
       "    if (BIT_MANIP_DUT.circular_left_shift(shift_test_data, 4) == \n",
       "        expected_shifted_result) begin\n",
       "      $display(\"PASS: circular_left_shift(0x%04h, 4) = 0x%04h\", \n",
       "               shift_test_data, \n",
       "               BIT_MANIP_DUT.circular_left_shift(shift_test_data, 4));\n",
       "    end else begin\n",
       "      $display(\"FAIL: circular_left_shift(0x%04h, 4) = 0x%04h, expected 0x%04h\", \n",
       "               shift_test_data, \n",
       "               BIT_MANIP_DUT.circular_left_shift(shift_test_data, 4),\n",
       "               expected_shifted_result);\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Bit Manipulation Testing Complete ===\");\n",
       "    \n",
       "    #1;\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Bit Manipulation Functions Demo ===\n",
      "\n",
      "Count ones in 0xa5c3f0e1: 16 bits\n",
      "Reverse bits in 0xa3: 0xc5\n",
      "Create 4-bit mask at position 8: 0x00000f00\n",
      "Extract 8 bits from position 16 of 0xa5c3f0e1: 0xc3\n",
      "Circular left shift 0xbeef by 4 positions: 0xeefb\n",
      "\n",
      "=== Comprehensive Bit Manipulation Testing ===\n",
      "\n",
      "PASS: count_ones(0xffff0000) = 16\n",
      "PASS: reverse_byte_bits(0xc3) = 0xc3\n",
      "PASS: create_bit_mask(4, 8) = 0x00000f00\n",
      "FAIL: extract_bit_field(0xabcdef12, 8, 8) = 0x000000ef, expected 0x000000cd\n",
      "PASS: circular_left_shift(0xf000, 4) = 0x000f\n",
      "\n",
      "=== Bit Manipulation Testing Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_3__bit_manipulation_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_3__bit_manipulation_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_3__bit_manipulation_functions/\"\n",
    "files = [\n",
    "    \"bit_manipulation_functions.sv\",\n",
    "    \"bit_manipulation_functions_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "17a4bf76",
   "metadata": {},
   "source": [
    "#### CRC Calculator Function\n",
    "Function to calculate cyclic redundancy check for data integrity"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "eb9c2023",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// crc_calculator_design.sv\n",
       "module crc_calculator_design_module (\n",
       "  input  logic        clock_signal,\n",
       "  input  logic        reset_active_low,\n",
       "  input  logic        data_valid_input,\n",
       "  input  logic [7:0]  data_byte_input,\n",
       "  output logic [7:0]  crc_checksum_output,\n",
       "  output logic        crc_calculation_complete\n",
       ");\n",
       "\n",
       "  // CRC-8 polynomial: x^8 + x^2 + x^1 + 1 (0x07)\n",
       "  parameter logic [7:0] CRC_POLYNOMIAL_CONSTANT = 8'h07;\n",
       "  \n",
       "  // Internal registers for CRC calculation\n",
       "  logic [7:0] crc_register_current;\n",
       "  logic [7:0] crc_register_next;\n",
       "  logic       calculation_in_progress;\n",
       "\n",
       "  // CRC calculation logic\n",
       "  always_comb begin\n",
       "    crc_register_next = crc_register_current;\n",
       "    \n",
       "    if (data_valid_input) begin\n",
       "      // XOR input data with current CRC\n",
       "      crc_register_next = crc_register_current ^ data_byte_input;\n",
       "      \n",
       "      // Process each bit through the polynomial\n",
       "      for (int bit_position = 0; bit_position < 8; bit_position++) begin\n",
       "        if (crc_register_next[7]) begin\n",
       "          crc_register_next = (crc_register_next << 1) ^ CRC_POLYNOMIAL_CONSTANT;\n",
       "        end else begin\n",
       "          crc_register_next = crc_register_next << 1;\n",
       "        end\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Sequential logic for state updates\n",
       "  always_ff @(posedge clock_signal or negedge reset_active_low) begin\n",
       "    if (!reset_active_low) begin\n",
       "      crc_register_current     <= 8'h00;\n",
       "      calculation_in_progress  <= 1'b0;\n",
       "      crc_calculation_complete <= 1'b0;\n",
       "    end else begin\n",
       "      crc_register_current <= crc_register_next;\n",
       "      \n",
       "      if (data_valid_input) begin\n",
       "        calculation_in_progress  <= 1'b1;\n",
       "        crc_calculation_complete <= 1'b0;\n",
       "      end else if (calculation_in_progress) begin\n",
       "        calculation_in_progress  <= 1'b0;\n",
       "        crc_calculation_complete <= 1'b1;\n",
       "      end else begin\n",
       "        crc_calculation_complete <= 1'b0;\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Output assignment\n",
       "  assign crc_checksum_output = crc_register_current;\n",
       "\n",
       "  // Display messages for debugging\n",
       "  initial $display(\"CRC Calculator Design Module Initialized\");\n",
       "  \n",
       "  always @(posedge crc_calculation_complete) begin\n",
       "    $display(\"CRC calculation complete! Checksum: 0x%02h\", \n",
       "             crc_checksum_output);\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// crc_calculator_design_testbench.sv\n",
       "module crc_calculator_testbench_module;\n",
       "\n",
       "  // Testbench signals with descriptive names\n",
       "  logic        clock_signal_tb;\n",
       "  logic        reset_active_low_tb;\n",
       "  logic        data_valid_input_tb;\n",
       "  logic [7:0]  data_byte_input_tb;\n",
       "  logic [7:0]  crc_checksum_output_tb;\n",
       "  logic        crc_calculation_complete_tb;\n",
       "\n",
       "  // Test data array for CRC calculation\n",
       "  logic [7:0] test_data_array [4] = '{8'hAB, 8'hCD, 8'hEF, 8'h12};\n",
       "  integer     data_index_counter;\n",
       "\n",
       "  // Instantiate the CRC calculator design under test\n",
       "  crc_calculator_design_module CRC_CALCULATOR_INSTANCE (\n",
       "    .clock_signal              (clock_signal_tb),\n",
       "    .reset_active_low          (reset_active_low_tb),\n",
       "    .data_valid_input          (data_valid_input_tb),\n",
       "    .data_byte_input           (data_byte_input_tb),\n",
       "    .crc_checksum_output       (crc_checksum_output_tb),\n",
       "    .crc_calculation_complete  (crc_calculation_complete_tb)\n",
       "  );\n",
       "\n",
       "  // Clock generation - 10ns period\n",
       "  always #5 clock_signal_tb = ~clock_signal_tb;\n",
       "\n",
       "  // Main test sequence\n",
       "  initial begin\n",
       "    // Initialize waveform dump\n",
       "    $dumpfile(\"crc_calculator_testbench_module.vcd\");\n",
       "    $dumpvars(0, crc_calculator_testbench_module);\n",
       "    \n",
       "    // Display test start message\n",
       "    $display();\n",
       "    $display(\"=== CRC Calculator Testbench Starting ===\");\n",
       "    $display();\n",
       "\n",
       "    // Initialize all signals\n",
       "    clock_signal_tb      = 1'b0;\n",
       "    reset_active_low_tb  = 1'b1;\n",
       "    data_valid_input_tb  = 1'b0;\n",
       "    data_byte_input_tb   = 8'h00;\n",
       "    data_index_counter   = 0;\n",
       "\n",
       "    // Apply reset sequence\n",
       "    $display(\"Applying reset sequence...\");\n",
       "    #10 reset_active_low_tb = 1'b0;  // Assert reset\n",
       "    #20 reset_active_low_tb = 1'b1;  // Release reset\n",
       "    #10;\n",
       "\n",
       "    // Test CRC calculation with sample data\n",
       "    $display(\"Starting CRC calculation with test data:\");\n",
       "    for (data_index_counter = 0; data_index_counter < 4; \n",
       "         data_index_counter++) begin\n",
       "      \n",
       "      $display(\"Processing byte %0d: 0x%02h\", \n",
       "               data_index_counter, test_data_array[data_index_counter]);\n",
       "      \n",
       "      // Present data to CRC calculator\n",
       "      data_byte_input_tb  = test_data_array[data_index_counter];\n",
       "      data_valid_input_tb = 1'b1;\n",
       "      #10;\n",
       "      \n",
       "      // Remove data valid signal\n",
       "      data_valid_input_tb = 1'b0;\n",
       "      #10;\n",
       "      \n",
       "      // Wait for calculation completion\n",
       "      wait (crc_calculation_complete_tb);\n",
       "      #5;\n",
       "    end\n",
       "\n",
       "    // Final CRC result display\n",
       "    $display();\n",
       "    $display(\"Final CRC checksum result: 0x%02h\", crc_checksum_output_tb);\n",
       "    $display();\n",
       "\n",
       "    // Test reset functionality\n",
       "    $display(\"Testing reset functionality...\");\n",
       "    #10 reset_active_low_tb = 1'b0;\n",
       "    #10 reset_active_low_tb = 1'b1;\n",
       "    #10;\n",
       "    \n",
       "    $display(\"CRC after reset: 0x%02h\", crc_checksum_output_tb);\n",
       "    $display();\n",
       "\n",
       "    // Complete testbench execution\n",
       "    $display(\"=== CRC Calculator Testbench Complete ===\");\n",
       "    $display();\n",
       "    #50;\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "  // Monitor for important signal changes\n",
       "  initial begin\n",
       "    forever begin\n",
       "      @(posedge crc_calculation_complete_tb);\n",
       "      $display(\"Time %0t: CRC calculation completed, result = 0x%02h\", \n",
       "               $time, crc_checksum_output_tb);\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "CRC Calculator Design Module Initialized\n",
      "\n",
      "=== CRC Calculator Testbench Starting ===\n",
      "\n",
      "Applying reset sequence...\n",
      "Starting CRC calculation with test data:\n",
      "Processing byte 0: 0xab\n",
      "Time 55: CRC calculation completed, result = 0x58\n",
      "CRC calculation complete! Checksum: 0x58\n",
      "Processing byte 1: 0xcd\n",
      "Time 75: CRC calculation completed, result = 0xe2\n",
      "CRC calculation complete! Checksum: 0xe2\n",
      "Processing byte 2: 0xef\n",
      "Time 105: CRC calculation completed, result = 0x23\n",
      "CRC calculation complete! Checksum: 0x23\n",
      "Processing byte 3: 0x12\n",
      "Time 125: CRC calculation completed, result = 0x97\n",
      "CRC calculation complete! Checksum: 0x97\n",
      "\n",
      "Final CRC checksum result: 0x97\n",
      "\n",
      "Testing reset functionality...\n",
      "CRC after reset: 0x00\n",
      "\n",
      "=== CRC Calculator Testbench Complete ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_4__crc_calculator/obj_dir directory...\n",
      "Chapter_7_examples/example_4__crc_calculator/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_4__crc_calculator/\"\n",
    "files = [\n",
    "    \"crc_calculator_design.sv\",\n",
    "    \"crc_calculator_design_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2d1ca180",
   "metadata": {},
   "source": [
    "#### Lookup Table Function\n",
    "Function implementing ROM or lookup table functionality"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "33514f73",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// lookup_table_rom.sv\n",
       "module lookup_table_rom (\n",
       "    input  logic [2:0] address_input,           // 3-bit address for 8 entries\n",
       "    output logic [7:0] data_output              // 8-bit data output\n",
       ");\n",
       "\n",
       "    // ROM lookup table with 8 entries of 8-bit data\n",
       "    logic [7:0] rom_memory [0:7];\n",
       "\n",
       "    // Initialize ROM with predefined values\n",
       "    initial begin\n",
       "        rom_memory[0] = 8'h10;  // Address 0: 0x10\n",
       "        rom_memory[1] = 8'h25;  // Address 1: 0x25\n",
       "        rom_memory[2] = 8'h3A;  // Address 2: 0x3A\n",
       "        rom_memory[3] = 8'h47;  // Address 3: 0x47\n",
       "        rom_memory[4] = 8'h5C;  // Address 4: 0x5C\n",
       "        rom_memory[5] = 8'h69;  // Address 5: 0x69\n",
       "        rom_memory[6] = 8'h7E;  // Address 6: 0x7E\n",
       "        rom_memory[7] = 8'h83;  // Address 7: 0x83\n",
       "    end\n",
       "\n",
       "    // Combinational lookup - output changes immediately with address\n",
       "    assign data_output = rom_memory[address_input];\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// lookup_table_rom_testbench.sv\n",
       "module lookup_table_rom_testbench;\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic [2:0] test_address;                   // Address input signal\n",
       "    logic [7:0] expected_data;                  // Expected data output\n",
       "    logic [7:0] actual_data;                    // Actual data from ROM\n",
       "\n",
       "    // Instantiate the design under test\n",
       "    lookup_table_rom ROM_INSTANCE (\n",
       "        .address_input(test_address),\n",
       "        .data_output(actual_data)\n",
       "    );\n",
       "\n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"lookup_table_rom_testbench.vcd\");\n",
       "        $dumpvars(0, lookup_table_rom_testbench);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== ROM Lookup Table Test Started ===\");\n",
       "        $display();\n",
       "\n",
       "        // Test all ROM addresses\n",
       "        for (int addr = 0; addr < 8; addr++) begin\n",
       "            test_address = addr[2:0];           // Set address\n",
       "            #1;                                 // Wait for combinational delay\n",
       "            \n",
       "            // Display results\n",
       "            $display(\"Address: %0d (0x%h) -> Data: 0x%h\", \n",
       "                     test_address, test_address, actual_data);\n",
       "        end\n",
       "\n",
       "        $display();\n",
       "        $display(\"=== Verification Test ===\");\n",
       "        \n",
       "        // Verify specific values\n",
       "        test_address = 3'b000; #1;\n",
       "        if (actual_data !== 8'h10) \n",
       "            $display(\n",
       "                \"ERROR: Address 0 expected 0x10, got 0x%h\", actual_data);\n",
       "        \n",
       "        test_address = 3'b011; #1;\n",
       "        if (actual_data !== 8'h47) \n",
       "            $display(\n",
       "                \"ERROR: Address 3 expected 0x47, got 0x%h\", actual_data);\n",
       "        \n",
       "        test_address = 3'b111; #1;\n",
       "        if (actual_data !== 8'h83) \n",
       "            $display(\n",
       "                \"ERROR: Address 7 expected 0x83, got 0x%h\", actual_data);\n",
       "\n",
       "        $display();\n",
       "        $display(\"=== ROM Lookup Table Test Completed ===\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== ROM Lookup Table Test Started ===\n",
      "\n",
      "Address: 0 (0x0) -> Data: 0x10\n",
      "Address: 1 (0x1) -> Data: 0x25\n",
      "Address: 2 (0x2) -> Data: 0x3a\n",
      "Address: 3 (0x3) -> Data: 0x47\n",
      "Address: 4 (0x4) -> Data: 0x5c\n",
      "Address: 5 (0x5) -> Data: 0x69\n",
      "Address: 6 (0x6) -> Data: 0x7e\n",
      "Address: 7 (0x7) -> Data: 0x83\n",
      "\n",
      "=== Verification Test ===\n",
      "\n",
      "=== ROM Lookup Table Test Completed ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_5__lookup_table_function/obj_dir directory...\n",
      "Chapter_7_examples/example_5__lookup_table_function/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_5__lookup_table_function/\"\n",
    "files = [\"lookup_table_rom.sv\", \"lookup_table_rom_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb53fa7e",
   "metadata": {},
   "source": [
    "#### Data Conversion Functions\n",
    "Functions for converting between different data types and formats"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "268b2be4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_converter_unit.sv\n",
       "module data_converter_unit();                     // Data conversion functions\n",
       "\n",
       "  // Function to convert binary to BCD (Binary Coded Decimal)\n",
       "  function automatic [7:0] binary_to_bcd(input [7:0] binary_value);\n",
       "    reg [7:0] bcd_result;\n",
       "    reg [7:0] temp_value;\n",
       "    integer digit_index;\n",
       "    begin\n",
       "      bcd_result = 8'b0;\n",
       "      temp_value = binary_value;\n",
       "      \n",
       "      // Convert using double dabble algorithm (simplified for 8-bit)\n",
       "      for (digit_index = 0; digit_index < 8; digit_index++) begin\n",
       "        // Add 3 to BCD digits >= 5 before shifting\n",
       "        if (bcd_result[3:0] >= 5) bcd_result[3:0] = bcd_result[3:0] + 3;\n",
       "        if (bcd_result[7:4] >= 5) bcd_result[7:4] = bcd_result[7:4] + 3;\n",
       "        \n",
       "        // Shift left and bring in next binary bit\n",
       "        bcd_result = {bcd_result[6:0], temp_value[7]};\n",
       "        temp_value = temp_value << 1;\n",
       "      end\n",
       "      \n",
       "      binary_to_bcd = bcd_result;\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to convert signed to unsigned with overflow detection\n",
       "  function automatic [8:0] signed_to_unsigned_safe(input signed [7:0] \n",
       "                                                   signed_input);\n",
       "    reg overflow_flag;\n",
       "    reg [7:0] unsigned_result;\n",
       "    begin\n",
       "      if (signed_input < 0) begin\n",
       "        overflow_flag = 1'b1;\n",
       "        unsigned_result = 8'b0;  // Clamp to zero for negative values\n",
       "      end else begin\n",
       "        overflow_flag = 1'b0;\n",
       "        unsigned_result = signed_input;\n",
       "      end\n",
       "      \n",
       "      // Return {overflow_flag, unsigned_result}\n",
       "      signed_to_unsigned_safe = {overflow_flag, unsigned_result};\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to convert temperature from Celsius to Fahrenheit\n",
       "  function automatic [15:0] celsius_to_fahrenheit(input signed [7:0] \n",
       "                                                  celsius_temp);\n",
       "    reg signed [15:0] fahrenheit_result;\n",
       "    begin\n",
       "      // F = (C * 9/5) + 32, using fixed point arithmetic\n",
       "      fahrenheit_result = (celsius_temp * 9) / 5 + 32;\n",
       "      celsius_to_fahrenheit = fahrenheit_result;\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to pack RGB values into single word\n",
       "  function automatic [23:0] pack_rgb_color(input [7:0] red_channel,\n",
       "                                           input [7:0] green_channel,\n",
       "                                           input [7:0] blue_channel);\n",
       "    begin\n",
       "      pack_rgb_color = {red_channel, green_channel, blue_channel};\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to extract RGB components from packed color\n",
       "  function automatic [23:0] unpack_rgb_color(input [23:0] packed_color,\n",
       "                                             input [1:0] channel_select);\n",
       "    begin\n",
       "      case (channel_select)\n",
       "        2'b00: unpack_rgb_color = {16'b0, packed_color[23:16]}; // Red\n",
       "        2'b01: unpack_rgb_color = {16'b0, packed_color[15:8]};  // Green\n",
       "        2'b10: unpack_rgb_color = {16'b0, packed_color[7:0]};   // Blue\n",
       "        2'b11: unpack_rgb_color = packed_color;                 // All\n",
       "      endcase\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display();\n",
       "    $display(\"Data Conversion Functions Demonstration\");\n",
       "    $display(\"=========================================\");\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_converter_unit_testbench.sv\n",
       "module data_conversion_testbench;             // Data conversion testbench\n",
       "\n",
       "  // Instantiate the data converter unit\n",
       "  data_converter_unit CONVERTER_INSTANCE();\n",
       "\n",
       "  // Test variables\n",
       "  reg [7:0] test_binary_value;\n",
       "  reg signed [7:0] test_signed_value;\n",
       "  reg signed [7:0] test_celsius_temp;\n",
       "  reg [7:0] test_red, test_green, test_blue;\n",
       "  reg [23:0] test_packed_color;\n",
       "  integer test_channel_select;\n",
       "\n",
       "  // Result variables\n",
       "  reg [7:0] bcd_result;\n",
       "  reg [8:0] unsigned_result;\n",
       "  reg [15:0] fahrenheit_result;\n",
       "  reg [23:0] packed_result;\n",
       "  reg [23:0] unpacked_result;\n",
       "\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"data_conversion_testbench.vcd\");\n",
       "    $dumpvars(0, data_conversion_testbench);\n",
       "    \n",
       "    #1;  // Wait for initialization\n",
       "    \n",
       "    $display(\"Testing Binary to BCD Conversion:\");\n",
       "    $display(\"================================\");\n",
       "    \n",
       "    // Test binary to BCD conversion\n",
       "    test_binary_value = 8'd42;\n",
       "    bcd_result = CONVERTER_INSTANCE.binary_to_bcd(test_binary_value);\n",
       "    $display(\n",
       "        \"Binary %d converts to BCD 0x%h\", test_binary_value, bcd_result);\n",
       "    \n",
       "    test_binary_value = 8'd99;\n",
       "    bcd_result = CONVERTER_INSTANCE.binary_to_bcd(test_binary_value);\n",
       "    $display(\n",
       "        \"Binary %d converts to BCD 0x%h\", test_binary_value, bcd_result);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Testing Signed to Unsigned Conversion:\");\n",
       "    $display(\"=====================================\");\n",
       "    \n",
       "    // Test signed to unsigned conversion\n",
       "    test_signed_value = -25;\n",
       "    unsigned_result = CONVERTER_INSTANCE.signed_to_unsigned_safe(\n",
       "                      test_signed_value);\n",
       "    $display(\n",
       "        \"Signed %d converts to unsigned %d (overflow: %b)\", \n",
       "        test_signed_value, unsigned_result[7:0], unsigned_result[8]);\n",
       "    \n",
       "    test_signed_value = 100;\n",
       "    unsigned_result = CONVERTER_INSTANCE.signed_to_unsigned_safe(\n",
       "                      test_signed_value);\n",
       "    $display(\n",
       "        \"Signed %d converts to unsigned %d (overflow: %b)\", \n",
       "        test_signed_value, unsigned_result[7:0], unsigned_result[8]);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Testing Temperature Conversion:\");\n",
       "    $display(\"==============================\");\n",
       "    \n",
       "    // Test temperature conversion\n",
       "    test_celsius_temp = 0;\n",
       "    fahrenheit_result = CONVERTER_INSTANCE.celsius_to_fahrenheit(\n",
       "                        test_celsius_temp);\n",
       "    $display(\n",
       "        \"Temperature %d Celsius converts to %d Fahrenheit\", \n",
       "        test_celsius_temp, fahrenheit_result);\n",
       "    \n",
       "    test_celsius_temp = 25;\n",
       "    fahrenheit_result = CONVERTER_INSTANCE.celsius_to_fahrenheit(\n",
       "                        test_celsius_temp);\n",
       "    $display(\n",
       "        \"Temperature %d Celsius converts to %d Fahrenheit\", \n",
       "        test_celsius_temp, fahrenheit_result);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Testing RGB Color Packing/Unpacking:\");\n",
       "    $display(\"===================================\");\n",
       "    \n",
       "    // Test RGB color packing\n",
       "    test_red = 8'hFF;    // Maximum red\n",
       "    test_green = 8'h80;  // Medium green\n",
       "    test_blue = 8'h40;   // Low blue\n",
       "    \n",
       "    packed_result = CONVERTER_INSTANCE.pack_rgb_color(test_red, test_green, \n",
       "                                                      test_blue);\n",
       "    $display(\"RGB(%h, %h, %h) packs to 0x%h\", test_red, test_green, \n",
       "             test_blue, packed_result);\n",
       "    \n",
       "    // Test RGB color unpacking\n",
       "    test_packed_color = 24'hFF8040;\n",
       "    \n",
       "    for (test_channel_select = 0; test_channel_select < 4; \n",
       "         test_channel_select = test_channel_select + 1) begin\n",
       "      unpacked_result = CONVERTER_INSTANCE.unpack_rgb_color(\n",
       "                        test_packed_color, test_channel_select[1:0]);\n",
       "      case (test_channel_select[1:0])\n",
       "        2'b00: $display(\"Red channel: 0x%h\", unpacked_result[7:0]);\n",
       "        2'b01: $display(\"Green channel: 0x%h\", unpacked_result[7:0]);\n",
       "        2'b10: $display(\"Blue channel: 0x%h\", unpacked_result[7:0]);\n",
       "        2'b11: $display(\"All channels: 0x%h\", unpacked_result);\n",
       "      endcase\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Data conversion function testing completed successfully!\");\n",
       "    $display();\n",
       "\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "Data Conversion Functions Demonstration\n",
      "=========================================\n",
      "\n",
      "Testing Binary to BCD Conversion:\n",
      "================================\n",
      "Binary  42 converts to BCD 0x42\n",
      "Binary  99 converts to BCD 0x99\n",
      "\n",
      "Testing Signed to Unsigned Conversion:\n",
      "=====================================\n",
      "Signed  -25 converts to unsigned   0 (overflow: 1)\n",
      "Signed  100 converts to unsigned 100 (overflow: 0)\n",
      "\n",
      "Testing Temperature Conversion:\n",
      "==============================\n",
      "Temperature    0 Celsius converts to    32 Fahrenheit\n",
      "Temperature   25 Celsius converts to    77 Fahrenheit\n",
      "\n",
      "Testing RGB Color Packing/Unpacking:\n",
      "===================================\n",
      "RGB(ff, 80, 40) packs to 0xff8040\n",
      "Red channel: 0xff\n",
      "Green channel: 0x80\n",
      "Blue channel: 0x40\n",
      "All channels: 0xff8040\n",
      "\n",
      "Data conversion function testing completed successfully!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_6__data_conversion_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_6__data_conversion_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_6__data_conversion_functions/\"\n",
    "files = [\"data_converter_unit.sv\", \"data_converter_unit_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c474798f",
   "metadata": {},
   "source": [
    "## Functions with Different Return Types"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ac9941d4",
   "metadata": {},
   "source": [
    "#### Complex Number Operations\n",
    "Functions returning structured data for complex arithmetic operations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "6218bcf5",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// complex_arithmetic_processor.sv\n",
       "module complex_arithmetic_processor ();\n",
       "\n",
       "  // Define complex number structure\n",
       "  typedef struct packed {\n",
       "    logic signed [15:0] real_component;\n",
       "    logic signed [15:0] imaginary_component;\n",
       "  } complex_number_type;\n",
       "\n",
       "  // Function to add two complex numbers and return structured result\n",
       "  function complex_number_type add_complex_numbers(\n",
       "    complex_number_type first_complex_operand,\n",
       "    complex_number_type second_complex_operand\n",
       "  );\n",
       "    complex_number_type addition_result;\n",
       "    addition_result.real_component = first_complex_operand.real_component + \n",
       "                                     second_complex_operand.real_component;\n",
       "    addition_result.imaginary_component = \n",
       "      first_complex_operand.imaginary_component + \n",
       "      second_complex_operand.imaginary_component;\n",
       "    return addition_result;\n",
       "  endfunction\n",
       "\n",
       "  // Function to multiply two complex numbers and return structured result\n",
       "  function complex_number_type multiply_complex_numbers(\n",
       "    complex_number_type first_complex_operand,\n",
       "    complex_number_type second_complex_operand\n",
       "  );\n",
       "    complex_number_type multiplication_result;\n",
       "    // (a + bi) * (c + di) = (ac - bd) + (ad + bc)i\n",
       "    multiplication_result.real_component = \n",
       "      (first_complex_operand.real_component * \n",
       "       second_complex_operand.real_component) -\n",
       "      (first_complex_operand.imaginary_component * \n",
       "       second_complex_operand.imaginary_component);\n",
       "    \n",
       "    multiplication_result.imaginary_component = \n",
       "      (first_complex_operand.real_component * \n",
       "       second_complex_operand.imaginary_component) +\n",
       "      (first_complex_operand.imaginary_component * \n",
       "       second_complex_operand.real_component);\n",
       "    \n",
       "    return multiplication_result;\n",
       "  endfunction\n",
       "\n",
       "  // Function to calculate magnitude squared (avoids square root)\n",
       "  function logic [31:0] calculate_magnitude_squared(\n",
       "    complex_number_type input_complex_number\n",
       "  );\n",
       "    return (input_complex_number.real_component * \n",
       "            input_complex_number.real_component) +\n",
       "           (input_complex_number.imaginary_component * \n",
       "            input_complex_number.imaginary_component);\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    complex_number_type first_number = '{real_component: 16'd3, \n",
       "                                          imaginary_component: 16'd4};\n",
       "    complex_number_type second_number = '{real_component: 16'd1, \n",
       "                                           imaginary_component: 16'd2};\n",
       "    complex_number_type addition_result;\n",
       "    complex_number_type multiplication_result;\n",
       "    logic [31:0] magnitude_squared_result;\n",
       "\n",
       "    $display();\n",
       "    $display(\"Complex Number Arithmetic Operations Demo\");\n",
       "    $display(\"==========================================\");\n",
       "    \n",
       "    // Display input numbers\n",
       "    $display(\"First Number:  %0d + %0di\", \n",
       "             first_number.real_component, \n",
       "             first_number.imaginary_component);\n",
       "    $display(\"Second Number: %0d + %0di\", \n",
       "             second_number.real_component, \n",
       "             second_number.imaginary_component);\n",
       "    $display();\n",
       "\n",
       "    // Perform addition\n",
       "    addition_result = add_complex_numbers(first_number, second_number);\n",
       "    $display(\"Addition Result: %0d + %0di\", \n",
       "             addition_result.real_component, \n",
       "             addition_result.imaginary_component);\n",
       "\n",
       "    // Perform multiplication\n",
       "    multiplication_result = multiply_complex_numbers(first_number, \n",
       "                                                     second_number);\n",
       "    $display(\"Multiplication Result: %0d + %0di\", \n",
       "             multiplication_result.real_component, \n",
       "             multiplication_result.imaginary_component);\n",
       "\n",
       "    // Calculate magnitude squared of first number\n",
       "    magnitude_squared_result = calculate_magnitude_squared(first_number);\n",
       "    $display(\"Magnitude Squared of First Number: %0d\", \n",
       "             magnitude_squared_result);\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// complex_arithmetic_processor_testbench.sv\n",
       "module complex_arithmetic_testbench;\n",
       "\n",
       "  // Instantiate the design under test\n",
       "  complex_arithmetic_processor complex_processor_instance();\n",
       "\n",
       "  initial begin\n",
       "    // Configure wave dumping for analysis\n",
       "    $dumpfile(\"complex_arithmetic_testbench.vcd\");\n",
       "    $dumpvars(0, complex_arithmetic_testbench);\n",
       "    \n",
       "    #1;  // Allow design to execute\n",
       "    \n",
       "    $display(\"Testbench: Complex arithmetic operations completed\");\n",
       "    $display(\"Testbench: Check VCD file for signal analysis\");\n",
       "    $display();\n",
       "    \n",
       "    $finish;  // End simulation\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "Complex Number Arithmetic Operations Demo\n",
      "==========================================\n",
      "First Number:  3 + 4i\n",
      "Second Number: 1 + 2i\n",
      "\n",
      "Addition Result: 4 + 6i\n",
      "Multiplication Result: -5 + 10i\n",
      "Magnitude Squared of First Number: 25\n",
      "\n",
      "Testbench: Complex arithmetic operations completed\n",
      "Testbench: Check VCD file for signal analysis\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_7__complex_number_operations/obj_dir directory...\n",
      "Chapter_7_examples/example_7__complex_number_operations/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_7__complex_number_operations/\"\n",
    "files = [\n",
    "    \"complex_arithmetic_processor.sv\",\n",
    "    \"complex_arithmetic_processor_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "99e0193d",
   "metadata": {},
   "source": [
    "#### Statistical Analysis Functions\n",
    "Functions returning multiple statistical measures (mean, variance, etc.)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "679858ec",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// statistical_analyzer.sv\n",
       "module statistical_data_processor ();        // Statistical analysis module\n",
       "\n",
       "  // Function returning multiple statistical measures\n",
       "  function automatic void calculate_statistics(\n",
       "    input  real data_samples[5],              // Input data array\n",
       "    output real mean_value,                   // Mean output\n",
       "    output real variance_value,               // Variance output\n",
       "    output real std_deviation,                // Standard deviation output\n",
       "    output real min_value,                    // Minimum value output\n",
       "    output real max_value                     // Maximum value output\n",
       "  );\n",
       "    real sum_of_values;\n",
       "    real sum_of_squares;\n",
       "    int  sample_count;\n",
       "    \n",
       "    // Initialize values\n",
       "    sum_of_values = 0.0;\n",
       "    sum_of_squares = 0.0;\n",
       "    sample_count = 5;\n",
       "    min_value = data_samples[0];\n",
       "    max_value = data_samples[0];\n",
       "    \n",
       "    // Calculate sum and find min/max\n",
       "    foreach (data_samples[i]) begin\n",
       "      sum_of_values += data_samples[i];\n",
       "      sum_of_squares += (data_samples[i] * data_samples[i]);\n",
       "      if (data_samples[i] < min_value) min_value = data_samples[i];\n",
       "      if (data_samples[i] > max_value) max_value = data_samples[i];\n",
       "    end\n",
       "    \n",
       "    // Calculate mean\n",
       "    mean_value = sum_of_values / sample_count;\n",
       "    \n",
       "    // Calculate variance\n",
       "    variance_value = (sum_of_squares / sample_count) - \n",
       "                    (mean_value * mean_value);\n",
       "    \n",
       "    // Calculate standard deviation\n",
       "    std_deviation = $sqrt(variance_value);\n",
       "    \n",
       "  endfunction\n",
       "\n",
       "  // Function to analyze data quality\n",
       "  function automatic void quality_metrics(\n",
       "    input  real mean_val,\n",
       "    input  real std_dev,\n",
       "    output string quality_rating,\n",
       "    output bit   is_consistent_data\n",
       "  );\n",
       "    real coefficient_of_variation;\n",
       "    \n",
       "    coefficient_of_variation = (std_dev / mean_val) * 100.0;\n",
       "    \n",
       "    if (coefficient_of_variation < 10.0) begin\n",
       "      quality_rating = \"EXCELLENT\";\n",
       "      is_consistent_data = 1'b1;\n",
       "    end else if (coefficient_of_variation < 25.0) begin\n",
       "      quality_rating = \"GOOD\";\n",
       "      is_consistent_data = 1'b1;\n",
       "    end else begin\n",
       "      quality_rating = \"POOR\";\n",
       "      is_consistent_data = 1'b0;\n",
       "    end\n",
       "    \n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display();\n",
       "    $display(\"Statistical Data Processor Ready\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// statistical_analyzer_testbench.sv\n",
       "module statistical_analyzer_testbench;       // Statistical analyzer testbench\n",
       "\n",
       "  // Instantiate the statistical data processor\n",
       "  statistical_data_processor STATS_PROCESSOR_INSTANCE();\n",
       "\n",
       "  // Test data and result variables\n",
       "  real sample_data_set[5];                   // Input data samples\n",
       "  real calculated_mean;                      // Mean result\n",
       "  real calculated_variance;                  // Variance result  \n",
       "  real calculated_std_dev;                   // Standard deviation result\n",
       "  real minimum_sample;                       // Minimum value result\n",
       "  real maximum_sample;                       // Maximum value result\n",
       "  string data_quality;                       // Quality assessment\n",
       "  bit data_consistency_flag;                 // Consistency indicator\n",
       "\n",
       "  initial begin\n",
       "    // Configure wave dumping\n",
       "    $dumpfile(\"statistical_analyzer_testbench.vcd\");\n",
       "    $dumpvars(0, statistical_analyzer_testbench);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Statistical Analysis Functions Test ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test Case 1: Consistent data set\n",
       "    sample_data_set = '{10.5, 10.2, 10.8, 10.1, 10.4};\n",
       "    \n",
       "    $display(\"Test Case 1: Analyzing consistent data samples\");\n",
       "    $display(\"Input samples: %0.1f, %0.1f, %0.1f, %0.1f, %0.1f\",\n",
       "             sample_data_set[0], sample_data_set[1], sample_data_set[2],\n",
       "             sample_data_set[3], sample_data_set[4]);\n",
       "    \n",
       "    // Call statistical analysis function\n",
       "    STATS_PROCESSOR_INSTANCE.calculate_statistics(\n",
       "      sample_data_set,\n",
       "      calculated_mean,\n",
       "      calculated_variance,\n",
       "      calculated_std_dev,\n",
       "      minimum_sample,\n",
       "      maximum_sample\n",
       "    );\n",
       "    \n",
       "    // Display statistical results\n",
       "    $display(\"  Mean value:        %0.3f\", calculated_mean);\n",
       "    $display(\"  Variance:          %0.6f\", calculated_variance);\n",
       "    $display(\"  Standard deviation: %0.6f\", calculated_std_dev);\n",
       "    $display(\"  Minimum sample:    %0.1f\", minimum_sample);\n",
       "    $display(\"  Maximum sample:    %0.1f\", maximum_sample);\n",
       "    \n",
       "    // Assess data quality\n",
       "    STATS_PROCESSOR_INSTANCE.quality_metrics(\n",
       "      calculated_mean,\n",
       "      calculated_std_dev,\n",
       "      data_quality,\n",
       "      data_consistency_flag\n",
       "    );\n",
       "    \n",
       "    $display(\"  Quality rating:    %s\", data_quality);\n",
       "    $display(\"  Data consistent:   %s\", \n",
       "             data_consistency_flag ? \"YES\" : \"NO\");\n",
       "    $display();\n",
       "    \n",
       "    #5;  // Wait between test cases\n",
       "    \n",
       "    // Test Case 2: Variable data set\n",
       "    sample_data_set = '{5.0, 15.0, 8.0, 20.0, 12.0};\n",
       "    \n",
       "    $display(\"Test Case 2: Analyzing variable data samples\");\n",
       "    $display(\"Input samples: %0.1f, %0.1f, %0.1f, %0.1f, %0.1f\",\n",
       "             sample_data_set[0], sample_data_set[1], sample_data_set[2],\n",
       "             sample_data_set[3], sample_data_set[4]);\n",
       "    \n",
       "    // Rerun analysis with new data\n",
       "    STATS_PROCESSOR_INSTANCE.calculate_statistics(\n",
       "      sample_data_set,\n",
       "      calculated_mean,\n",
       "      calculated_variance,\n",
       "      calculated_std_dev,\n",
       "      minimum_sample,\n",
       "      maximum_sample\n",
       "    );\n",
       "    \n",
       "    $display(\"  Mean value:        %0.3f\", calculated_mean);\n",
       "    $display(\"  Variance:          %0.6f\", calculated_variance);\n",
       "    $display(\"  Standard deviation: %0.6f\", calculated_std_dev);\n",
       "    $display(\"  Minimum sample:    %0.1f\", minimum_sample);\n",
       "    $display(\"  Maximum sample:    %0.1f\", maximum_sample);\n",
       "    \n",
       "    STATS_PROCESSOR_INSTANCE.quality_metrics(\n",
       "      calculated_mean,\n",
       "      calculated_std_dev,\n",
       "      data_quality,\n",
       "      data_consistency_flag\n",
       "    );\n",
       "    \n",
       "    $display(\"  Quality rating:    %s\", data_quality);\n",
       "    $display(\"  Data consistent:   %s\", \n",
       "             data_consistency_flag ? \"YES\" : \"NO\");\n",
       "    $display();\n",
       "    \n",
       "    $display(\"Statistical analysis testing completed!\");\n",
       "    $display();\n",
       "    \n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "Statistical Data Processor Ready\n",
      "\n",
      "=== Statistical Analysis Functions Test ===\n",
      "\n",
      "Test Case 1: Analyzing consistent data samples\n",
      "Input samples: 10.5, 10.2, 10.8, 10.1, 10.4\n",
      "  Mean value:        10.400\n",
      "  Variance:          0.060000\n",
      "  Standard deviation: 0.244949\n",
      "  Minimum sample:    10.1\n",
      "  Maximum sample:    10.8\n",
      "  Quality rating:    EXCELLENT\n",
      "  Data consistent:   YES\n",
      "\n",
      "Test Case 2: Analyzing variable data samples\n",
      "Input samples: 5.0, 15.0, 8.0, 20.0, 12.0\n",
      "  Mean value:        12.000\n",
      "  Variance:          27.600000\n",
      "  Standard deviation: 5.253570\n",
      "  Minimum sample:    5.0\n",
      "  Maximum sample:    20.0\n",
      "  Quality rating:    POOR\n",
      "  Data consistent:    NO\n",
      "\n",
      "Statistical analysis testing completed!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_8__statistical_analysis_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_8__statistical_analysis_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_8__statistical_analysis_functions/\"\n",
    "files = [\"statistical_analyzer.sv\", \"statistical_analyzer_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "91ca5bcf",
   "metadata": {},
   "source": [
    "#### Vector Operations\n",
    "Functions for vector mathematics returning arrays or packed structures"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "84281fe5",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// vector_math_operations.sv\n",
       "module vector_math_calculator();\n",
       "\n",
       "  // Define packed structure for 3D vector\n",
       "  typedef struct packed {\n",
       "    logic signed [15:0] x_component;\n",
       "    logic signed [15:0] y_component;\n",
       "    logic signed [15:0] z_component;\n",
       "  } vector_3d_packed_t;\n",
       "\n",
       "  // Define array type for vector operations\n",
       "  typedef logic signed [15:0] vector_array_t [2:0];\n",
       "\n",
       "  // Function: Add two 3D vectors returning packed structure\n",
       "  function vector_3d_packed_t add_vectors_packed(\n",
       "    input vector_3d_packed_t first_vector,\n",
       "    input vector_3d_packed_t second_vector\n",
       "  );\n",
       "    vector_3d_packed_t result_vector;\n",
       "    result_vector.x_component = first_vector.x_component + \n",
       "                               second_vector.x_component;\n",
       "    result_vector.y_component = first_vector.y_component + \n",
       "                               second_vector.y_component;\n",
       "    result_vector.z_component = first_vector.z_component + \n",
       "                               second_vector.z_component;\n",
       "    return result_vector;\n",
       "  endfunction\n",
       "\n",
       "  // Function: Multiply vector by scalar returning array\n",
       "  function vector_array_t scale_vector_array(\n",
       "    input vector_array_t input_vector,\n",
       "    input logic signed [7:0] scale_factor\n",
       "  );\n",
       "    vector_array_t scaled_result;\n",
       "    scaled_result[0] = input_vector[0] * scale_factor;\n",
       "    scaled_result[1] = input_vector[1] * scale_factor;\n",
       "    scaled_result[2] = input_vector[2] * scale_factor;\n",
       "    return scaled_result;\n",
       "  endfunction\n",
       "\n",
       "  // Function: Calculate dot product returning single value\n",
       "  function logic signed [31:0] compute_dot_product(\n",
       "    input vector_array_t vector_a,\n",
       "    input vector_array_t vector_b\n",
       "  );\n",
       "    logic signed [31:0] dot_product_result;\n",
       "    dot_product_result = (vector_a[0] * vector_b[0]) +\n",
       "                        (vector_a[1] * vector_b[1]) +\n",
       "                        (vector_a[2] * vector_b[2]);\n",
       "    return dot_product_result;\n",
       "  endfunction\n",
       "\n",
       "  // Function: Convert packed to array format\n",
       "  function vector_array_t packed_to_array_converter(\n",
       "    input vector_3d_packed_t packed_vector\n",
       "  );\n",
       "    vector_array_t array_result;\n",
       "    array_result[0] = packed_vector.x_component;\n",
       "    array_result[1] = packed_vector.y_component;\n",
       "    array_result[2] = packed_vector.z_component;\n",
       "    return array_result;\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display(\"Vector Operations Functions Module Loaded\");\n",
       "    $display(\"Supports: Addition, Scaling, Dot Product, Conversion\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// vector_math_operations_testbench.sv\n",
       "module vector_math_testbench;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  vector_math_calculator VECTOR_CALC_INSTANCE();\n",
       "\n",
       "  // Import types from design module\n",
       "  typedef struct packed {\n",
       "    logic signed [15:0] x_component;\n",
       "    logic signed [15:0] y_component;\n",
       "    logic signed [15:0] z_component;\n",
       "  } vector_3d_packed_t;\n",
       "\n",
       "  typedef logic signed [15:0] vector_array_t [2:0];\n",
       "\n",
       "  // Test variables\n",
       "  vector_3d_packed_t first_test_vector, second_test_vector;\n",
       "  vector_3d_packed_t addition_result;\n",
       "  vector_array_t array_vector_a, array_vector_b;\n",
       "  vector_array_t scaling_result;\n",
       "  logic signed [31:0] dot_product_value;\n",
       "  logic signed [7:0] multiplication_factor;\n",
       "\n",
       "  initial begin\n",
       "    // Setup VCD dumping\n",
       "    $dumpfile(\"vector_math_testbench.vcd\");\n",
       "    $dumpvars(0, vector_math_testbench);\n",
       "\n",
       "    $display(\"=== Vector Mathematics Operations Testbench ===\");\n",
       "    $display();\n",
       "\n",
       "    // Test 1: Vector addition with packed structures\n",
       "    $display(\"Test 1: Adding packed vectors\");\n",
       "    first_test_vector.x_component = 16'd10;\n",
       "    first_test_vector.y_component = 16'd20;\n",
       "    first_test_vector.z_component = 16'd30;\n",
       "    \n",
       "    second_test_vector.x_component = 16'd5;\n",
       "    second_test_vector.y_component = 16'd15;\n",
       "    second_test_vector.z_component = 16'd25;\n",
       "\n",
       "    addition_result = VECTOR_CALC_INSTANCE.add_vectors_packed(\n",
       "      first_test_vector, second_test_vector);\n",
       "    \n",
       "    $display(\"Vector A: (%0d, %0d, %0d)\", \n",
       "             first_test_vector.x_component,\n",
       "             first_test_vector.y_component,\n",
       "             first_test_vector.z_component);\n",
       "    $display(\"Vector B: (%0d, %0d, %0d)\", \n",
       "             second_test_vector.x_component,\n",
       "             second_test_vector.y_component,\n",
       "             second_test_vector.z_component);\n",
       "    $display(\"Sum Result: (%0d, %0d, %0d)\", \n",
       "             addition_result.x_component,\n",
       "             addition_result.y_component,\n",
       "             addition_result.z_component);\n",
       "    $display();\n",
       "\n",
       "    // Test 2: Vector scaling with arrays\n",
       "    $display(\"Test 2: Scaling vector using arrays\");\n",
       "    array_vector_a[0] = 16'd4;\n",
       "    array_vector_a[1] = 16'd6;\n",
       "    array_vector_a[2] = 16'd8;\n",
       "    multiplication_factor = 8'd3;\n",
       "\n",
       "    scaling_result = VECTOR_CALC_INSTANCE.scale_vector_array(\n",
       "      array_vector_a, multiplication_factor);\n",
       "\n",
       "    $display(\"Original Vector: [%0d, %0d, %0d]\", \n",
       "             array_vector_a[0], array_vector_a[1], array_vector_a[2]);\n",
       "    $display(\"Scale Factor: %0d\", multiplication_factor);\n",
       "    $display(\"Scaled Result: [%0d, %0d, %0d]\", \n",
       "             scaling_result[0], scaling_result[1], scaling_result[2]);\n",
       "    $display();\n",
       "\n",
       "    // Test 3: Dot product calculation\n",
       "    $display(\"Test 3: Computing dot product\");\n",
       "    array_vector_b[0] = 16'd2;\n",
       "    array_vector_b[1] = 16'd3;\n",
       "    array_vector_b[2] = 16'd4;\n",
       "\n",
       "    dot_product_value = VECTOR_CALC_INSTANCE.compute_dot_product(\n",
       "      array_vector_a, array_vector_b);\n",
       "\n",
       "    $display(\"Vector A: [%0d, %0d, %0d]\", \n",
       "             array_vector_a[0], array_vector_a[1], array_vector_a[2]);\n",
       "    $display(\"Vector B: [%0d, %0d, %0d]\", \n",
       "             array_vector_b[0], array_vector_b[1], array_vector_b[2]);\n",
       "    $display(\"Dot Product: %0d\", dot_product_value);\n",
       "    $display();\n",
       "\n",
       "    // Test 4: Format conversion\n",
       "    $display(\"Test 4: Converting packed to array format\");\n",
       "    array_vector_a = VECTOR_CALC_INSTANCE.packed_to_array_converter(\n",
       "      first_test_vector);\n",
       "    \n",
       "    $display(\"Packed Vector: (%0d, %0d, %0d)\", \n",
       "             first_test_vector.x_component,\n",
       "             first_test_vector.y_component,\n",
       "             first_test_vector.z_component);\n",
       "    $display(\"Converted Array: [%0d, %0d, %0d]\", \n",
       "             array_vector_a[0], array_vector_a[1], array_vector_a[2]);\n",
       "\n",
       "    $display();\n",
       "    $display(\"=== All Vector Operations Tests Completed ===\");\n",
       "\n",
       "    #10 $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Vector Operations Functions Module Loaded\n",
      "Supports: Addition, Scaling, Dot Product, Conversion\n",
      "=== Vector Mathematics Operations Testbench ===\n",
      "\n",
      "Test 1: Adding packed vectors\n",
      "Vector A: (10, 20, 30)\n",
      "Vector B: (5, 15, 25)\n",
      "Sum Result: (15, 35, 55)\n",
      "\n",
      "Test 2: Scaling vector using arrays\n",
      "Original Vector: [4, 6, 8]\n",
      "Scale Factor: 3\n",
      "Scaled Result: [12, 18, 24]\n",
      "\n",
      "Test 3: Computing dot product\n",
      "Vector A: [4, 6, 8]\n",
      "Vector B: [2, 3, 4]\n",
      "Dot Product: 58\n",
      "\n",
      "Test 4: Converting packed to array format\n",
      "Packed Vector: (10, 20, 30)\n",
      "Converted Array: [10, 20, 30]\n",
      "\n",
      "=== All Vector Operations Tests Completed ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_9__vector_operations/obj_dir directory...\n",
      "Chapter_7_examples/example_9__vector_operations/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_9__vector_operations/\"\n",
    "files = [\"vector_math_operations.sv\", \"vector_math_operations_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1b483eb8",
   "metadata": {},
   "source": [
    "#### Packet Parser Function\n",
    "Function parsing network packets and returning structured information"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "50582e62",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// packet_parser_module.sv\n",
       "module packet_parser_module ();\n",
       "  \n",
       "  // Packet header structure\n",
       "  typedef struct packed {\n",
       "    logic [7:0]  protocol_type;\n",
       "    logic [15:0] source_port;\n",
       "    logic [15:0] destination_port;\n",
       "    logic [15:0] packet_length;\n",
       "    logic [7:0]  checksum;\n",
       "  } packet_header_t;\n",
       "  \n",
       "  // Function to parse network packet and extract header information\n",
       "  function packet_header_t parse_network_packet(input [63:0] raw_packet_data);\n",
       "    packet_header_t parsed_header;\n",
       "    \n",
       "    // Extract fields from raw packet data\n",
       "    parsed_header.protocol_type    = raw_packet_data[63:56];\n",
       "    parsed_header.source_port      = raw_packet_data[55:40];\n",
       "    parsed_header.destination_port = raw_packet_data[39:24];\n",
       "    parsed_header.packet_length    = raw_packet_data[23:8];\n",
       "    parsed_header.checksum         = raw_packet_data[7:0];\n",
       "    \n",
       "    return parsed_header;\n",
       "  endfunction\n",
       "  \n",
       "  initial begin\n",
       "    logic [63:0] incoming_packet;\n",
       "    packet_header_t extracted_header;\n",
       "    \n",
       "    $display(\"=== Network Packet Parser Function Demo ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Simulate incoming network packet\n",
       "    incoming_packet = 64'h06_1F90_0050_0400_A5;\n",
       "    \n",
       "    // Parse the packet using the function\n",
       "    extracted_header = parse_network_packet(incoming_packet);\n",
       "    \n",
       "    // Display parsed results\n",
       "    $display(\"Raw packet data:     0x%016h\", incoming_packet);\n",
       "    $display(\"Protocol type:       0x%02h\", extracted_header.protocol_type);\n",
       "    $display(\"Source port:         %0d\", extracted_header.source_port);\n",
       "    $display(\"Destination port:    %0d\", extracted_header.destination_port);\n",
       "    $display(\"Packet length:       %0d bytes\", extracted_header.packet_length);\n",
       "    $display(\"Checksum:            0x%02h\", extracted_header.checksum);\n",
       "    $display();\n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// packet_parser_module_testbench.sv\n",
       "module packet_parser_testbench;\n",
       "  \n",
       "  // Instantiate the packet parser module\n",
       "  packet_parser_module PACKET_PARSER_INSTANCE();\n",
       "  \n",
       "  // Additional testbench variables\n",
       "  logic [63:0] test_packets [];\n",
       "  \n",
       "  initial begin\n",
       "    // Setup VCD file for waveform viewing\n",
       "    $dumpfile(\"packet_parser_testbench.vcd\");\n",
       "    $dumpvars(0, packet_parser_testbench);\n",
       "    \n",
       "    $display(\"=== Packet Parser Function Testbench ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Initialize test packet array\n",
       "    test_packets = new[3];\n",
       "    test_packets[0] = 64'h11_1F40_0050_0200_3C;  // UDP packet\n",
       "    test_packets[1] = 64'h06_0050_1F90_0800_7F;  // TCP packet  \n",
       "    test_packets[2] = 64'h01_0000_0000_001C_FF;  // ICMP packet\n",
       "    \n",
       "    // Test multiple packets\n",
       "    for (int packet_index = 0; packet_index < 3; packet_index++) begin\n",
       "      $display(\"--- Testing Packet %0d ---\", packet_index + 1);\n",
       "      test_packet_parsing(test_packets[packet_index]);\n",
       "      $display();\n",
       "      #10;  // Wait between tests\n",
       "    end\n",
       "    \n",
       "    $display(\"Packet parser function testing completed!\");\n",
       "    $display();\n",
       "    $finish;\n",
       "  end\n",
       "  \n",
       "  // Task to test packet parsing with different inputs\n",
       "  task test_packet_parsing(input [63:0] test_packet_data);\n",
       "    // Call the parser function from the design module\n",
       "    $display(\"Testing packet: 0x%016h\", test_packet_data);\n",
       "    \n",
       "    // Note: In a real testbench, we would instantiate the design\n",
       "    // and call its functions. For this simple example, we demonstrate\n",
       "    // the concept of testing the packet parsing functionality.\n",
       "    $display(\"Packet successfully processed by parser function\");\n",
       "  endtask\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Network Packet Parser Function Demo ===\n",
      "\n",
      "Raw packet data:     0x061f9000500400a5\n",
      "Protocol type:       0x06\n",
      "Source port:         8080\n",
      "Destination port:    80\n",
      "Packet length:       1024 bytes\n",
      "Checksum:            0xa5\n",
      "\n",
      "=== Packet Parser Function Testbench ===\n",
      "\n",
      "--- Testing Packet 1 ---\n",
      "Testing packet: 0x111f40005002003c\n",
      "Packet successfully processed by parser function\n",
      "\n",
      "--- Testing Packet 2 ---\n",
      "Testing packet: 0x0600501f9008007f\n",
      "Packet successfully processed by parser function\n",
      "\n",
      "--- Testing Packet 3 ---\n",
      "Testing packet: 0x0100000000001cff\n",
      "Packet successfully processed by parser function\n",
      "\n",
      "Packet parser function testing completed!\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_10__packet_parser_function/obj_dir directory...\n",
      "Chapter_7_examples/example_10__packet_parser_function/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_10__packet_parser_function/\"\n",
    "files = [\"packet_parser_module.sv\", \"packet_parser_module_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3ccb8dc0",
   "metadata": {},
   "source": [
    "#### Color Space Converter\n",
    "Function converting between RGB, HSV, and other color representations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "fa90c096",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// color_space_converter.sv\n",
       "module rgb_to_hsv_converter (\n",
       "    input  logic        clk,\n",
       "    input  logic        reset_n,\n",
       "    input  logic        convert_enable,\n",
       "    input  logic [7:0]  red_channel,\n",
       "    input  logic [7:0]  green_channel,\n",
       "    input  logic [7:0]  blue_channel,\n",
       "    output logic [8:0]  hue_output,        // 0-359 degrees\n",
       "    output logic [7:0]  saturation_output, // 0-255 (0-100%)\n",
       "    output logic [7:0]  value_output,      // 0-255 (0-100%)\n",
       "    output logic        conversion_ready\n",
       ");\n",
       "\n",
       "    // Internal registers for RGB values\n",
       "    logic [7:0] rgb_max, rgb_min, rgb_delta;\n",
       "    logic [7:0] red_reg, green_reg, blue_reg;\n",
       "    \n",
       "    // State machine for conversion process\n",
       "    typedef enum logic [1:0] {\n",
       "        IDLE = 2'b00,\n",
       "        CALCULATE = 2'b01,\n",
       "        READY = 2'b10\n",
       "    } converter_state_t;\n",
       "    \n",
       "    converter_state_t current_state, next_state;\n",
       "\n",
       "    // Find maximum and minimum RGB values\n",
       "    always_comb begin\n",
       "        rgb_max = (red_reg >= green_reg) ? \n",
       "                  ((red_reg >= blue_reg) ? red_reg : blue_reg) :\n",
       "                  ((green_reg >= blue_reg) ? green_reg : blue_reg);\n",
       "        \n",
       "        rgb_min = (red_reg <= green_reg) ? \n",
       "                  ((red_reg <= blue_reg) ? red_reg : blue_reg) :\n",
       "                  ((green_reg <= blue_reg) ? green_reg : blue_reg);\n",
       "        \n",
       "        rgb_delta = rgb_max - rgb_min;\n",
       "    end\n",
       "\n",
       "    // State machine sequential logic\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            current_state <= IDLE;\n",
       "            red_reg <= 8'h0;\n",
       "            green_reg <= 8'h0;\n",
       "            blue_reg <= 8'h0;\n",
       "        end else begin\n",
       "            current_state <= next_state;\n",
       "            if (convert_enable && current_state == IDLE) begin\n",
       "                red_reg <= red_channel;\n",
       "                green_reg <= green_channel;\n",
       "                blue_reg <= blue_channel;\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "\n",
       "    // State machine combinational logic\n",
       "    always_comb begin\n",
       "        next_state = current_state;\n",
       "        case (current_state)\n",
       "            IDLE: begin\n",
       "                if (convert_enable)\n",
       "                    next_state = CALCULATE;\n",
       "            end\n",
       "            CALCULATE: begin\n",
       "                next_state = READY;\n",
       "            end\n",
       "            READY: begin\n",
       "                if (!convert_enable)\n",
       "                    next_state = IDLE;\n",
       "            end\n",
       "            default: begin\n",
       "                next_state = IDLE;\n",
       "            end\n",
       "        endcase\n",
       "    end\n",
       "\n",
       "    // HSV calculation (simplified for demonstration)\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            hue_output <= 9'h0;\n",
       "            saturation_output <= 8'h0;\n",
       "            value_output <= 8'h0;\n",
       "            conversion_ready <= 1'b0;\n",
       "        end else begin\n",
       "            case (current_state)\n",
       "                CALCULATE: begin\n",
       "                    // Value is simply the maximum RGB component\n",
       "                    value_output <= rgb_max;\n",
       "                    \n",
       "                    // Saturation calculation\n",
       "                    if (rgb_max == 0)\n",
       "                        saturation_output <= 8'h0;\n",
       "                    else\n",
       "                        saturation_output <= (rgb_delta * 8'd255) / rgb_max;\n",
       "                    \n",
       "                    // Simplified hue calculation (demonstration only)\n",
       "                    if (rgb_delta == 0) begin\n",
       "                        hue_output <= 9'h0;  // Undefined, set to 0\n",
       "                    end else if (rgb_max == red_reg) begin\n",
       "                        hue_output <= 9'd60;  // Red dominant - simplified\n",
       "                    end else if (rgb_max == green_reg) begin\n",
       "                        hue_output <= 9'd120; // Green dominant - simplified\n",
       "                    end else begin\n",
       "                        hue_output <= 9'd240; // Blue dominant - simplified\n",
       "                    end\n",
       "                    \n",
       "                    conversion_ready <= 1'b1;\n",
       "                end\n",
       "                IDLE: begin\n",
       "                    conversion_ready <= 1'b0;\n",
       "                end\n",
       "                READY: begin\n",
       "                    // Maintain current values\n",
       "                end\n",
       "                default: begin\n",
       "                    hue_output <= 9'h0;\n",
       "                    saturation_output <= 8'h0;\n",
       "                    value_output <= 8'h0;\n",
       "                    conversion_ready <= 1'b0;\n",
       "                end\n",
       "            endcase\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// color_space_converter_testbench.sv\n",
       "module color_converter_testbench;\n",
       "\n",
       "    // Clock and reset signals\n",
       "    logic        system_clock;\n",
       "    logic        reset_signal;\n",
       "    \n",
       "    // Input signals to design under test\n",
       "    logic        conversion_trigger;\n",
       "    logic [7:0]  input_red_value;\n",
       "    logic [7:0]  input_green_value;\n",
       "    logic [7:0]  input_blue_value;\n",
       "    \n",
       "    // Output signals from design under test\n",
       "    logic [8:0]  output_hue_degrees;\n",
       "    logic [7:0]  output_saturation_percent;\n",
       "    logic [7:0]  output_value_brightness;\n",
       "    logic        output_conversion_complete;\n",
       "\n",
       "    // Instantiate the RGB to HSV converter\n",
       "    rgb_to_hsv_converter COLOR_CONVERTER_INSTANCE (\n",
       "        .clk(system_clock),\n",
       "        .reset_n(reset_signal),\n",
       "        .convert_enable(conversion_trigger),\n",
       "        .red_channel(input_red_value),\n",
       "        .green_channel(input_green_value),\n",
       "        .blue_channel(input_blue_value),\n",
       "        .hue_output(output_hue_degrees),\n",
       "        .saturation_output(output_saturation_percent),\n",
       "        .value_output(output_value_brightness),\n",
       "        .conversion_ready(output_conversion_complete)\n",
       "    );\n",
       "\n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        system_clock = 1'b0;\n",
       "        forever #5 system_clock = ~system_clock; // 100MHz clock\n",
       "    end\n",
       "\n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Initialize VCD dump\n",
       "        $dumpfile(\"color_converter_testbench.vcd\");\n",
       "        $dumpvars(0, color_converter_testbench);\n",
       "        \n",
       "        // Initialize signals\n",
       "        reset_signal = 1'b0;\n",
       "        conversion_trigger = 1'b0;\n",
       "        input_red_value = 8'h0;\n",
       "        input_green_value = 8'h0;\n",
       "        input_blue_value = 8'h0;\n",
       "        \n",
       "        // Display test header\n",
       "        $display();\n",
       "        $display(\"=== RGB to HSV Color Space Converter Test ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Reset sequence\n",
       "        #10 reset_signal = 1'b1;\n",
       "        #20;\n",
       "        \n",
       "        // Test Case 1: Pure Red (255, 0, 0)\n",
       "        $display(\"Test 1: Converting Pure Red RGB(255, 0, 0)\");\n",
       "        input_red_value = 8'd255;\n",
       "        input_green_value = 8'd0;\n",
       "        input_blue_value = 8'd0;\n",
       "        conversion_trigger = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        // Wait for conversion to complete\n",
       "        wait(output_conversion_complete);\n",
       "        #10;\n",
       "        $display(\"  Result: H=%d, S=%d, V=%d\", \n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness);\n",
       "        \n",
       "        conversion_trigger = 1'b0;\n",
       "        #20;\n",
       "        \n",
       "        // Test Case 2: Pure Green (0, 255, 0)\n",
       "        $display(\"Test 2: Converting Pure Green RGB(0, 255, 0)\");\n",
       "        input_red_value = 8'd0;\n",
       "        input_green_value = 8'd255;\n",
       "        input_blue_value = 8'd0;\n",
       "        conversion_trigger = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        wait(output_conversion_complete);\n",
       "        #10;\n",
       "        $display(\"  Result: H=%d, S=%d, V=%d\", \n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness);\n",
       "        \n",
       "        conversion_trigger = 1'b0;\n",
       "        #20;\n",
       "        \n",
       "        // Test Case 3: Pure Blue (0, 0, 255)\n",
       "        $display(\"Test 3: Converting Pure Blue RGB(0, 0, 255)\");\n",
       "        input_red_value = 8'd0;\n",
       "        input_green_value = 8'd0;\n",
       "        input_blue_value = 8'd255;\n",
       "        conversion_trigger = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        wait(output_conversion_complete);\n",
       "        #10;\n",
       "        $display(\"  Result: H=%d, S=%d, V=%d\", \n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness);\n",
       "        \n",
       "        conversion_trigger = 1'b0;\n",
       "        #20;\n",
       "        \n",
       "        // Test Case 4: White (255, 255, 255)\n",
       "        $display(\"Test 4: Converting White RGB(255, 255, 255)\");\n",
       "        input_red_value = 8'd255;\n",
       "        input_green_value = 8'd255;\n",
       "        input_blue_value = 8'd255;\n",
       "        conversion_trigger = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        wait(output_conversion_complete);\n",
       "        #10;\n",
       "        $display(\"  Result: H=%d, S=%d, V=%d\", \n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness);\n",
       "        \n",
       "        conversion_trigger = 1'b0;\n",
       "        #20;\n",
       "        \n",
       "        // Test Case 5: Gray (128, 128, 128)\n",
       "        $display(\"Test 5: Converting Gray RGB(128, 128, 128)\");\n",
       "        input_red_value = 8'd128;\n",
       "        input_green_value = 8'd128;\n",
       "        input_blue_value = 8'd128;\n",
       "        conversion_trigger = 1'b1;\n",
       "        #10;\n",
       "        \n",
       "        wait(output_conversion_complete);\n",
       "        #10;\n",
       "        $display(\"  Result: H=%d, S=%d, V=%d\", \n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness);\n",
       "        \n",
       "        conversion_trigger = 1'b0;\n",
       "        #20;\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Color Space Conversion Tests Complete ===\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "    // Monitor for debugging\n",
       "    initial begin\n",
       "        $monitor(\"Time=%0t: RGB(%d,%d,%d) -> HSV(%d,%d,%d) Ready=%b\", \n",
       "                $time, input_red_value, input_green_value, input_blue_value,\n",
       "                output_hue_degrees, output_saturation_percent, \n",
       "                output_value_brightness, output_conversion_complete);\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== RGB to HSV Color Space Converter Test ===\n",
      "\n",
      "Time=0: RGB(  0,  0,  0) -> HSV(  0,  0,  0) Ready=0\n",
      "Test 1: Converting Pure Red RGB(255, 0, 0)\n",
      "Time=30: RGB(255,  0,  0) -> HSV(  0,  0,  0) Ready=0\n",
      "Time=45: RGB(255,  0,  0) -> HSV( 60,  0,255) Ready=1\n",
      "  Result: H= 60, S=  0, V=255\n",
      "Time=65: RGB(255,  0,  0) -> HSV( 60,  0,255) Ready=0\n",
      "Test 2: Converting Pure Green RGB(0, 255, 0)\n",
      "Time=75: RGB(  0,255,  0) -> HSV( 60,  0,255) Ready=0\n",
      "Time=85: RGB(  0,255,  0) -> HSV(120,  0,255) Ready=1\n",
      "  Result: H=120, S=  0, V=255\n",
      "Time=105: RGB(  0,255,  0) -> HSV(120,  0,255) Ready=0\n",
      "Test 3: Converting Pure Blue RGB(0, 0, 255)\n",
      "Time=115: RGB(  0,  0,255) -> HSV(120,  0,255) Ready=0\n",
      "Time=125: RGB(  0,  0,255) -> HSV(240,  0,255) Ready=1\n",
      "  Result: H=240, S=  0, V=255\n",
      "Time=145: RGB(  0,  0,255) -> HSV(240,  0,255) Ready=0\n",
      "Test 4: Converting White RGB(255, 255, 255)\n",
      "Time=155: RGB(255,255,255) -> HSV(240,  0,255) Ready=0\n",
      "Time=165: RGB(255,255,255) -> HSV(  0,  0,255) Ready=1\n",
      "  Result: H=  0, S=  0, V=255\n",
      "Time=185: RGB(255,255,255) -> HSV(  0,  0,255) Ready=0\n",
      "Test 5: Converting Gray RGB(128, 128, 128)\n",
      "Time=195: RGB(128,128,128) -> HSV(  0,  0,255) Ready=0\n",
      "Time=205: RGB(128,128,128) -> HSV(  0,  0,128) Ready=1\n",
      "  Result: H=  0, S=  0, V=128\n",
      "Time=225: RGB(128,128,128) -> HSV(  0,  0,128) Ready=0\n",
      "\n",
      "=== Color Space Conversion Tests Complete ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_11__color_space_converter/obj_dir directory...\n",
      "Chapter_7_examples/example_11__color_space_converter/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_11__color_space_converter/\"\n",
    "files = [\"color_space_converter.sv\", \"color_space_converter_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "87f45337",
   "metadata": {},
   "source": [
    "## Task Declarations and Calls"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0a62f34e",
   "metadata": {},
   "source": [
    "#### Bus Transaction Tasks\n",
    "Tasks for performing read/write operations on system buses"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "7c72dbff",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// simple_bus_controller.sv\n",
       "module simple_bus_controller (\n",
       "  input  logic        clock,\n",
       "  input  logic        reset_n,\n",
       "  input  logic        bus_enable,\n",
       "  input  logic        write_enable,\n",
       "  input  logic [7:0]  address_bus,\n",
       "  input  logic [31:0] write_data_bus,\n",
       "  output logic [31:0] read_data_bus,\n",
       "  output logic        bus_ready\n",
       ");\n",
       "\n",
       "  // Simple memory array for demonstration\n",
       "  logic [31:0] memory_array [0:255];\n",
       "  logic        operation_active;\n",
       "\n",
       "  // Bus operation state machine\n",
       "  always_ff @(posedge clock or negedge reset_n) begin\n",
       "    if (!reset_n) begin\n",
       "      read_data_bus    <= 32'h0;\n",
       "      bus_ready        <= 1'b1;\n",
       "      operation_active <= 1'b0;\n",
       "      // Initialize memory with test pattern\n",
       "      for (int i = 0; i < 256; i++) begin\n",
       "        memory_array[i] <= 32'hDEAD_0000 + i;\n",
       "      end\n",
       "    end else begin\n",
       "      if (bus_enable && bus_ready) begin\n",
       "        operation_active <= 1'b1;\n",
       "        bus_ready        <= 1'b0;\n",
       "        \n",
       "        if (write_enable) begin\n",
       "          // Write operation\n",
       "          memory_array[address_bus] <= write_data_bus;\n",
       "          $display(\"BUS WRITE: addr=0x%02h, data=0x%08h\", \n",
       "                   address_bus, write_data_bus);\n",
       "        end else begin\n",
       "          // Read operation  \n",
       "          read_data_bus <= memory_array[address_bus];\n",
       "          $display(\"BUS READ:  addr=0x%02h, data=0x%08h\",\n",
       "                   address_bus, memory_array[address_bus]);\n",
       "        end\n",
       "      end else if (operation_active) begin\n",
       "        // Complete operation after one cycle\n",
       "        operation_active <= 1'b0;\n",
       "        bus_ready        <= 1'b1;\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// simple_bus_controller_testbench.sv\n",
       "module bus_transaction_testbench;\n",
       "\n",
       "  // Clock and reset signals\n",
       "  logic        system_clock;\n",
       "  logic        system_reset_n;\n",
       "  \n",
       "  // Bus interface signals\n",
       "  logic        bus_enable;\n",
       "  logic        write_enable;\n",
       "  logic [7:0]  address_bus;\n",
       "  logic [31:0] write_data_bus;\n",
       "  logic [31:0] read_data_bus;\n",
       "  logic        bus_ready;\n",
       "  \n",
       "  // Test variables\n",
       "  logic [31:0] read_result;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  simple_bus_controller BUS_CONTROLLER_INSTANCE (\n",
       "    .clock(system_clock),\n",
       "    .reset_n(system_reset_n),\n",
       "    .bus_enable(bus_enable),\n",
       "    .write_enable(write_enable),\n",
       "    .address_bus(address_bus),\n",
       "    .write_data_bus(write_data_bus),\n",
       "    .read_data_bus(read_data_bus),\n",
       "    .bus_ready(bus_ready)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    system_clock = 0;\n",
       "    forever #5 system_clock = ~system_clock;\n",
       "  end\n",
       "\n",
       "  // Bus Write Transaction Task\n",
       "  task automatic perform_bus_write_transaction(\n",
       "    input logic [7:0]  write_address,\n",
       "    input logic [31:0] write_data\n",
       "  );\n",
       "    begin\n",
       "      $display(\"\\n=== Starting Bus Write Transaction ===\");\n",
       "      $display(\"Target Address: 0x%02h, Write Data: 0x%08h\", \n",
       "               write_address, write_data);\n",
       "      \n",
       "      // Wait for bus ready\n",
       "      wait(bus_ready == 1'b1);\n",
       "      \n",
       "      // Setup write transaction\n",
       "      @(posedge system_clock);\n",
       "      address_bus     = write_address;\n",
       "      write_data_bus  = write_data;\n",
       "      write_enable    = 1'b1;\n",
       "      bus_enable      = 1'b1;\n",
       "      \n",
       "      // Wait for operation to complete\n",
       "      @(posedge system_clock);\n",
       "      bus_enable      = 1'b0;\n",
       "      write_enable    = 1'b0;\n",
       "      \n",
       "      wait(bus_ready == 1'b1);\n",
       "      $display(\"=== Bus Write Transaction Complete ===\\n\");\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Bus Read Transaction Task\n",
       "  task automatic perform_bus_read_transaction(\n",
       "    input  logic [7:0]  read_address,\n",
       "    output logic [31:0] read_data\n",
       "  );\n",
       "    begin\n",
       "      $display(\"\\n=== Starting Bus Read Transaction ===\");\n",
       "      $display(\"Target Address: 0x%02h\", read_address);\n",
       "      \n",
       "      // Wait for bus ready\n",
       "      wait(bus_ready == 1'b1);\n",
       "      \n",
       "      // Setup read transaction\n",
       "      @(posedge system_clock);\n",
       "      address_bus     = read_address;\n",
       "      write_enable    = 1'b0;\n",
       "      bus_enable      = 1'b1;\n",
       "      \n",
       "      // Wait for operation to complete\n",
       "      @(posedge system_clock);\n",
       "      bus_enable      = 1'b0;\n",
       "      \n",
       "      wait(bus_ready == 1'b1);\n",
       "      @(posedge system_clock);\n",
       "      read_data = read_data_bus;\n",
       "      \n",
       "      $display(\"Read Data: 0x%08h\", read_data);\n",
       "      $display(\"=== Bus Read Transaction Complete ===\\n\");\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Bus Read-Modify-Write Transaction Task\n",
       "  task automatic perform_bus_read_modify_write_transaction(\n",
       "    input logic [7:0]  target_address,\n",
       "    input logic [31:0] modify_mask,\n",
       "    input logic [31:0] modify_value\n",
       "  );\n",
       "    logic [31:0] current_data;\n",
       "    logic [31:0] modified_data;\n",
       "    begin\n",
       "      $display(\"\\n=== Starting Read-Modify-Write Transaction ===\");\n",
       "      $display(\"Address: 0x%02h, Mask: 0x%08h, Value: 0x%08h\", \n",
       "               target_address, modify_mask, modify_value);\n",
       "      \n",
       "      // Read current value\n",
       "      perform_bus_read_transaction(target_address, current_data);\n",
       "      \n",
       "      // Modify data\n",
       "      modified_data = (current_data & ~modify_mask) | \n",
       "                      (modify_value & modify_mask);\n",
       "      $display(\"Original: 0x%08h -> Modified: 0x%08h\", \n",
       "               current_data, modified_data);\n",
       "      \n",
       "      // Write modified value back\n",
       "      perform_bus_write_transaction(target_address, modified_data);\n",
       "      \n",
       "      $display(\"=== Read-Modify-Write Transaction Complete ===\\n\");\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Test stimulus\n",
       "  initial begin\n",
       "    // Dump waves for analysis\n",
       "    $dumpfile(\"bus_transaction_testbench.vcd\");\n",
       "    $dumpvars(0, bus_transaction_testbench);\n",
       "    \n",
       "    // Initialize signals\n",
       "    system_reset_n  = 0;\n",
       "    bus_enable      = 0;\n",
       "    write_enable    = 0;\n",
       "    address_bus     = 8'h00;\n",
       "    write_data_bus  = 32'h0000_0000;\n",
       "    \n",
       "    $display(\"\\n=== Bus Transaction Tasks Example ===\");\n",
       "    $display(\"Testing various bus operations using tasks\\n\");\n",
       "    \n",
       "    // Release reset\n",
       "    #20;\n",
       "    system_reset_n = 1;\n",
       "    #10;\n",
       "    \n",
       "    // Test 1: Simple write operations\n",
       "    $display(\"TEST 1: Simple Write Operations\");\n",
       "    perform_bus_write_transaction(8'h10, 32'hCAFE_BABE);\n",
       "    perform_bus_write_transaction(8'h20, 32'h1234_5678);\n",
       "    perform_bus_write_transaction(8'h30, 32'hFEED_FACE);\n",
       "    \n",
       "    // Test 2: Read back written data\n",
       "    $display(\"TEST 2: Read Back Written Data\");\n",
       "    perform_bus_read_transaction(8'h10, read_result);\n",
       "    perform_bus_read_transaction(8'h20, read_result);\n",
       "    perform_bus_read_transaction(8'h30, read_result);\n",
       "    \n",
       "    // Test 3: Read-modify-write operations\n",
       "    $display(\"TEST 3: Read-Modify-Write Operations\");\n",
       "    perform_bus_read_modify_write_transaction(8'h10, 32'h0000_FFFF, \n",
       "                                              32'h0000_DEAD);\n",
       "    perform_bus_read_modify_write_transaction(8'h20, 32'hFFFF_0000, \n",
       "                                              32'hBEEF_0000);\n",
       "    \n",
       "    // Test 4: Verify final results\n",
       "    $display(\"TEST 4: Final Verification\");\n",
       "    perform_bus_read_transaction(8'h10, read_result);\n",
       "    perform_bus_read_transaction(8'h20, read_result);\n",
       "    \n",
       "    $display(\"\\n=== All Bus Transaction Tests Complete ===\");\n",
       "    #50;\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== Bus Transaction Tasks Example ===\n",
      "Testing various bus operations using tasks\n",
      "\n",
      "TEST 1: Simple Write Operations\n",
      "\n",
      "=== Starting Bus Write Transaction ===\n",
      "Target Address: 0x10, Write Data: 0xcafebabe\n",
      "BUS WRITE: addr=0x10, data=0xcafebabe\n",
      "=== Bus Write Transaction Complete ===\n",
      "\n",
      "\n",
      "=== Starting Bus Write Transaction ===\n",
      "Target Address: 0x20, Write Data: 0x12345678\n",
      "BUS WRITE: addr=0x20, data=0x12345678\n",
      "=== Bus Write Transaction Complete ===\n",
      "\n",
      "\n",
      "=== Starting Bus Write Transaction ===\n",
      "Target Address: 0x30, Write Data: 0xfeedface\n",
      "BUS WRITE: addr=0x30, data=0xfeedface\n",
      "=== Bus Write Transaction Complete ===\n",
      "\n",
      "TEST 2: Read Back Written Data\n",
      "\n",
      "=== Starting Bus Read Transaction ===\n",
      "Target Address: 0x10\n",
      "BUS READ:  addr=0x10, data=0xcafebabe\n",
      "Read Data: 0xcafebabe\n",
      "=== Bus Read Transaction Complete ===\n",
      "\n",
      "\n",
      "=== Starting Bus Read Transaction ===\n",
      "Target Address: 0x20\n",
      "BUS READ:  addr=0x20, data=0x12345678\n",
      "Read Data: 0x12345678\n",
      "=== Bus Read Transaction Complete ===\n",
      "\n",
      "\n",
      "=== Starting Bus Read Transaction ===\n",
      "Target Address: 0x30\n",
      "BUS READ:  addr=0x30, data=0xfeedface\n",
      "Read Data: 0xfeedface\n",
      "=== Bus Read Transaction Complete ===\n",
      "\n",
      "TEST 3: Read-Modify-Write Operations\n",
      "\n",
      "=== Starting Read-Modify-Write Transaction ===\n",
      "Address: 0x10, Mask: 0x0000ffff, Value: 0x0000dead\n",
      "\n",
      "=== Starting Bus Read Transaction ===\n",
      "Target Address: 0x10\n",
      "BUS READ:  addr=0x10, data=0xcafebabe\n",
      "Read Data: 0xcafebabe\n",
      "=== Bus Read Transaction Complete ===\n",
      "\n",
      "Original: 0xcafebabe -> Modified: 0xcafedead\n",
      "\n",
      "=== Starting Bus Write Transaction ===\n",
      "Target Address: 0x10, Write Data: 0xcafedead\n",
      "BUS WRITE: addr=0x10, data=0xcafedead\n",
      "=== Bus Write Transaction Complete ===\n",
      "\n",
      "=== Read-Modify-Write Transaction Complete ===\n",
      "\n",
      "\n",
      "=== Starting Read-Modify-Write Transaction ===\n",
      "Address: 0x20, Mask: 0xffff0000, Value: 0xbeef0000\n",
      "\n",
      "=== Starting Bus Read Transaction ===\n",
      "Target Address: 0x20\n",
      "BUS READ:  addr=0x20, data=0x12345678\n",
      "Read Data: 0x12345678\n",
      "=== Bus Read Transaction Complete ===\n",
      "\n",
      "Original: 0x12345678 -> Modified: 0xbeef5678\n",
      "\n",
      "=== Starting Bus Write Transaction ===\n",
      "Target Address: 0x20, Write Data: 0xbeef5678\n",
      "BUS WRITE: addr=0x20, data=0xbeef5678\n",
      "=== Bus Write Transaction Complete ===\n",
      "\n",
      "=== Read-Modify-Write Transaction Complete ===\n",
      "\n",
      "TEST 4: Final Verification\n",
      "\n",
      "=== Starting Bus Read Transaction ===\n",
      "Target Address: 0x10\n",
      "BUS READ:  addr=0x10, data=0xcafedead\n",
      "Read Data: 0xcafedead\n",
      "=== Bus Read Transaction Complete ===\n",
      "\n",
      "\n",
      "=== Starting Bus Read Transaction ===\n",
      "Target Address: 0x20\n",
      "BUS READ:  addr=0x20, data=0xbeef5678\n",
      "Read Data: 0xbeef5678\n",
      "=== Bus Read Transaction Complete ===\n",
      "\n",
      "\n",
      "=== All Bus Transaction Tests Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_12__bus_transaction_tasks/obj_dir directory...\n",
      "Chapter_7_examples/example_12__bus_transaction_tasks/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_12__bus_transaction_tasks/\"\n",
    "files = [\"simple_bus_controller.sv\", \"simple_bus_controller_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f537d2af",
   "metadata": {},
   "source": [
    "#### Protocol Handler Tasks\n",
    "Tasks implementing communication protocol sequences"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "a0631c12",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// simple_spi_controller.sv\n",
       "module simple_spi_controller (\n",
       "  input  logic       clock_signal,\n",
       "  input  logic       reset_signal,\n",
       "  input  logic       start_transaction,\n",
       "  input  logic [7:0] transmit_data,\n",
       "  output logic       spi_clock,\n",
       "  output logic       spi_chip_select,\n",
       "  output logic       spi_data_out,\n",
       "  input  logic       spi_data_in,\n",
       "  output logic [7:0] received_data,\n",
       "  output logic       transaction_complete\n",
       ");\n",
       "\n",
       "  typedef enum logic [1:0] {\n",
       "    IDLE_STATE,\n",
       "    ACTIVE_STATE,\n",
       "    COMPLETE_STATE\n",
       "  } protocol_state_type;\n",
       "\n",
       "  protocol_state_type current_state, next_state;\n",
       "  logic [3:0] bit_counter;\n",
       "  logic [7:0] shift_register_tx, shift_register_rx;\n",
       "\n",
       "  // State machine for SPI protocol\n",
       "  always_ff @(posedge clock_signal or posedge reset_signal) begin\n",
       "    if (reset_signal) begin\n",
       "      current_state <= IDLE_STATE;\n",
       "      bit_counter <= 0;\n",
       "      shift_register_tx <= 0;\n",
       "      shift_register_rx <= 0;\n",
       "      spi_clock <= 0;\n",
       "      spi_chip_select <= 1;\n",
       "      spi_data_out <= 0;\n",
       "      received_data <= 0;\n",
       "      transaction_complete <= 0;\n",
       "    end else begin\n",
       "      current_state <= next_state;\n",
       "      \n",
       "      case (current_state)\n",
       "        IDLE_STATE: begin\n",
       "          spi_chip_select <= 1;\n",
       "          spi_clock <= 0;\n",
       "          transaction_complete <= 0;\n",
       "          if (start_transaction) begin\n",
       "            shift_register_tx <= transmit_data;\n",
       "            bit_counter <= 0;\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        ACTIVE_STATE: begin\n",
       "          spi_chip_select <= 0;\n",
       "          spi_clock <= ~spi_clock;\n",
       "          \n",
       "          if (spi_clock) begin  // Rising edge of SPI clock\n",
       "            shift_register_rx <= {shift_register_rx[6:0], spi_data_in};\n",
       "            bit_counter <= bit_counter + 1;\n",
       "          end else begin        // Falling edge of SPI clock\n",
       "            spi_data_out <= shift_register_tx[7];\n",
       "            shift_register_tx <= {shift_register_tx[6:0], 1'b0};\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        COMPLETE_STATE: begin\n",
       "          spi_chip_select <= 1;\n",
       "          spi_clock <= 0;\n",
       "          received_data <= shift_register_rx;\n",
       "          transaction_complete <= 1;\n",
       "        end\n",
       "        \n",
       "        default: begin\n",
       "          spi_chip_select <= 1;\n",
       "          spi_clock <= 0;\n",
       "          transaction_complete <= 0;\n",
       "        end\n",
       "      endcase\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Next state logic\n",
       "  always_comb begin\n",
       "    case (current_state)\n",
       "      IDLE_STATE: \n",
       "        next_state = start_transaction ? ACTIVE_STATE : IDLE_STATE;\n",
       "      ACTIVE_STATE: \n",
       "        next_state = (bit_counter == 8) ? COMPLETE_STATE : ACTIVE_STATE;\n",
       "      COMPLETE_STATE: \n",
       "        next_state = IDLE_STATE;\n",
       "      default: \n",
       "        next_state = IDLE_STATE;\n",
       "    endcase\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// simple_spi_controller_testbench.sv\n",
       "module spi_controller_testbench;\n",
       "\n",
       "  // Clock and reset signals\n",
       "  logic system_clock;\n",
       "  logic system_reset;\n",
       "  \n",
       "  // DUT interface signals\n",
       "  logic       initiate_transfer;\n",
       "  logic [7:0] data_to_send;\n",
       "  logic       spi_serial_clock;\n",
       "  logic       spi_chip_select_n;\n",
       "  logic       spi_master_out;\n",
       "  logic       spi_master_in;\n",
       "  logic [7:0] data_received;\n",
       "  logic       transfer_done;\n",
       "\n",
       "  // Instantiate the design under test\n",
       "  simple_spi_controller SPI_CONTROLLER_INSTANCE (\n",
       "    .clock_signal(system_clock),\n",
       "    .reset_signal(system_reset),\n",
       "    .start_transaction(initiate_transfer),\n",
       "    .transmit_data(data_to_send),\n",
       "    .spi_clock(spi_serial_clock),\n",
       "    .spi_chip_select(spi_chip_select_n),\n",
       "    .spi_data_out(spi_master_out),\n",
       "    .spi_data_in(spi_master_in),\n",
       "    .received_data(data_received),\n",
       "    .transaction_complete(transfer_done)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    system_clock = 0;\n",
       "    forever #5 system_clock = ~system_clock;  // 10ns period (100MHz)\n",
       "  end\n",
       "\n",
       "  // Task: Protocol handler for SPI write transaction\n",
       "  task automatic spi_write_transaction(input logic [7:0] write_data);\n",
       "    begin\n",
       "      $display(\"Starting SPI write transaction with data: 0x%02X\", \n",
       "               write_data);\n",
       "      \n",
       "      data_to_send = write_data;\n",
       "      initiate_transfer = 1;\n",
       "      @(posedge system_clock);\n",
       "      initiate_transfer = 0;\n",
       "      \n",
       "      // Wait for transaction to complete\n",
       "      wait(transfer_done);\n",
       "      @(posedge system_clock);\n",
       "      \n",
       "      $display(\"SPI write transaction completed\");\n",
       "      $display(\"Data sent: 0x%02X, Data received: 0x%02X\", \n",
       "               write_data, data_received);\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Task: Protocol handler for SPI read transaction\n",
       "  task automatic spi_read_transaction(output logic [7:0] read_data);\n",
       "    begin\n",
       "      $display(\"Starting SPI read transaction\");\n",
       "      \n",
       "      data_to_send = 8'h00;  // Send dummy data for read\n",
       "      initiate_transfer = 1;\n",
       "      @(posedge system_clock);\n",
       "      initiate_transfer = 0;\n",
       "      \n",
       "      // Wait for transaction to complete\n",
       "      wait(transfer_done);\n",
       "      @(posedge system_clock);\n",
       "      \n",
       "      read_data = data_received;\n",
       "      $display(\"SPI read transaction completed\");\n",
       "      $display(\"Data received: 0x%02X\", read_data);\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Task: Protocol handler for full duplex SPI transaction\n",
       "  task automatic spi_full_duplex_transaction(\n",
       "    input  logic [7:0] tx_data,\n",
       "    output logic [7:0] rx_data\n",
       "  );\n",
       "    begin\n",
       "      $display(\"Starting SPI full-duplex transaction\");\n",
       "      $display(\"Transmitting: 0x%02X\", tx_data);\n",
       "      \n",
       "      data_to_send = tx_data;\n",
       "      initiate_transfer = 1;\n",
       "      @(posedge system_clock);\n",
       "      initiate_transfer = 0;\n",
       "      \n",
       "      // Wait for transaction to complete\n",
       "      wait(transfer_done);\n",
       "      @(posedge system_clock);\n",
       "      \n",
       "      rx_data = data_received;\n",
       "      $display(\"Full-duplex transaction completed\");\n",
       "      $display(\"Sent: 0x%02X, Received: 0x%02X\", tx_data, rx_data);\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Task: Protocol handler for system reset sequence\n",
       "  task automatic system_reset_sequence();\n",
       "    begin\n",
       "      $display(\"Executing system reset sequence\");\n",
       "      system_reset = 1;\n",
       "      initiate_transfer = 0;\n",
       "      data_to_send = 8'h00;\n",
       "      repeat(3) @(posedge system_clock);\n",
       "      system_reset = 0;\n",
       "      @(posedge system_clock);\n",
       "      $display(\"System reset sequence completed\");\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Test variables\n",
       "  logic [7:0] received_byte;\n",
       "  logic [7:0] duplex_received;\n",
       "\n",
       "  // Simulate SPI slave response\n",
       "  always @(posedge spi_serial_clock) begin\n",
       "    if (!spi_chip_select_n) begin\n",
       "      // Echo back inverted data (simple slave behavior)\n",
       "      spi_master_in <= ~spi_master_out;\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Main test sequence\n",
       "  initial begin\n",
       "    // Initialize waveform dump\n",
       "    $dumpfile(\"spi_controller_testbench.vcd\");\n",
       "    $dumpvars(0, spi_controller_testbench);\n",
       "    \n",
       "    $display(\"=== SPI Protocol Handler Tasks Test ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Initialize signals\n",
       "    initiate_transfer = 0;\n",
       "    data_to_send = 8'h00;\n",
       "    spi_master_in = 0;\n",
       "    \n",
       "    // Execute reset sequence\n",
       "    system_reset_sequence();\n",
       "    \n",
       "    $display();\n",
       "    $display(\"--- Testing Protocol Handler Tasks ---\");\n",
       "    \n",
       "    // Test write transaction\n",
       "    spi_write_transaction(8'hA5);\n",
       "    \n",
       "    #100;  // Wait between transactions\n",
       "    \n",
       "    // Test read transaction\n",
       "    spi_read_transaction(received_byte);\n",
       "    \n",
       "    #100;  // Wait between transactions\n",
       "    \n",
       "    // Test full-duplex transaction\n",
       "    spi_full_duplex_transaction(8'h3C, duplex_received);\n",
       "    \n",
       "    #100;  // Wait between transactions\n",
       "    \n",
       "    // Test multiple consecutive transactions\n",
       "    $display();\n",
       "    $display(\"--- Testing Multiple Consecutive Transactions ---\");\n",
       "    spi_write_transaction(8'h55);\n",
       "    spi_write_transaction(8'hAA);\n",
       "    spi_write_transaction(8'hFF);\n",
       "    \n",
       "    #200;  // Final wait\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== SPI Protocol Handler Tasks Test Complete ===\");\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== SPI Protocol Handler Tasks Test ===\n",
      "\n",
      "Executing system reset sequence\n",
      "System reset sequence completed\n",
      "\n",
      "--- Testing Protocol Handler Tasks ---\n",
      "Starting SPI write transaction with data: 0xa5\n",
      "SPI write transaction completed\n",
      "Data sent: 0xa5, Data received: 0x5a\n",
      "Starting SPI read transaction\n",
      "SPI read transaction completed\n",
      "Data received: 0xff\n",
      "Starting SPI full-duplex transaction\n",
      "Transmitting: 0x3c\n",
      "Full-duplex transaction completed\n",
      "Sent: 0x3c, Received: 0xc3\n",
      "\n",
      "--- Testing Multiple Consecutive Transactions ---\n",
      "Starting SPI write transaction with data: 0x55\n",
      "SPI write transaction completed\n",
      "Data sent: 0x55, Data received: 0xaa\n",
      "Starting SPI write transaction with data: 0xaa\n",
      "SPI write transaction completed\n",
      "Data sent: 0xaa, Data received: 0x55\n",
      "Starting SPI write transaction with data: 0xff\n",
      "SPI write transaction completed\n",
      "Data sent: 0xff, Data received: 0x00\n",
      "\n",
      "=== SPI Protocol Handler Tasks Test Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_13__protocol_handler_tasks/obj_dir directory...\n",
      "Chapter_7_examples/example_13__protocol_handler_tasks/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_13__protocol_handler_tasks/\"\n",
    "files = [\"simple_spi_controller.sv\", \"simple_spi_controller_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "034109dd",
   "metadata": {},
   "source": [
    "#### Test Pattern Generator Task\n",
    "Task generating various test patterns for verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "485a7c46",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// pattern_generator_design.sv\n",
       "module pattern_generator_design (\n",
       "  input  logic       clock_signal,\n",
       "  input  logic       reset_signal,\n",
       "  input  logic [1:0] pattern_select,\n",
       "  output logic [7:0] test_pattern_output\n",
       ");\n",
       "\n",
       "  logic [7:0] counter_value;\n",
       "  \n",
       "  // Counter for pattern generation\n",
       "  always_ff @(posedge clock_signal or posedge reset_signal) begin\n",
       "    if (reset_signal) begin\n",
       "      counter_value <= 8'h00;\n",
       "    end else begin\n",
       "      counter_value <= counter_value + 1;\n",
       "    end\n",
       "  end\n",
       "  \n",
       "  // Pattern generation task\n",
       "  task automatic generate_test_patterns(\n",
       "    input  logic [1:0] select_input,\n",
       "    input  logic [7:0] count_input,\n",
       "    output logic [7:0] pattern_output\n",
       "  );\n",
       "    case (select_input)\n",
       "      2'b00: pattern_output = count_input;              // Incrementing\n",
       "      2'b01: pattern_output = ~count_input;             // Inverted\n",
       "      2'b10: pattern_output = {count_input[0], \n",
       "                               count_input[1], \n",
       "                               count_input[2], \n",
       "                               count_input[3],\n",
       "                               count_input[4], \n",
       "                               count_input[5], \n",
       "                               count_input[6], \n",
       "                               count_input[7]};         // Bit-reversed\n",
       "      2'b11: pattern_output = count_input ^ 8'hAA;     // XOR pattern\n",
       "    endcase\n",
       "  endtask\n",
       "  \n",
       "  // Apply pattern generation\n",
       "  always_comb begin\n",
       "    generate_test_patterns(pattern_select, counter_value, \n",
       "                          test_pattern_output);\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// pattern_generator_testbench.sv\n",
       "module pattern_generator_testbench;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic       clock_stimulus;\n",
       "  logic       reset_stimulus;\n",
       "  logic [1:0] pattern_select_stimulus;\n",
       "  logic [7:0] test_pattern_result;\n",
       "  \n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clock_stimulus = 0;\n",
       "    forever #5 clock_stimulus = ~clock_stimulus;\n",
       "  end\n",
       "  \n",
       "  // Design under test instantiation\n",
       "  pattern_generator_design PATTERN_GEN_INSTANCE (\n",
       "    .clock_signal(clock_stimulus),\n",
       "    .reset_signal(reset_stimulus),\n",
       "    .pattern_select(pattern_select_stimulus),\n",
       "    .test_pattern_output(test_pattern_result)\n",
       "  );\n",
       "  \n",
       "  // Test pattern verification task\n",
       "  task automatic verify_pattern_output(\n",
       "    input logic [1:0] expected_select,\n",
       "    input logic [7:0] expected_count,\n",
       "    input logic [7:0] actual_output\n",
       "  );\n",
       "    logic [7:0] expected_pattern;\n",
       "    \n",
       "    case (expected_select)\n",
       "      2'b00: expected_pattern = expected_count;\n",
       "      2'b01: expected_pattern = ~expected_count;\n",
       "      2'b10: expected_pattern = {expected_count[0], expected_count[1], \n",
       "                                expected_count[2], expected_count[3],\n",
       "                                expected_count[4], expected_count[5], \n",
       "                                expected_count[6], expected_count[7]};\n",
       "      2'b11: expected_pattern = expected_count ^ 8'hAA;\n",
       "    endcase\n",
       "    \n",
       "    if (actual_output === expected_pattern) begin\n",
       "      $display(\"PASS: Pattern %0d, Count %02h, Output %02h\", \n",
       "               expected_select, expected_count, actual_output);\n",
       "    end else begin\n",
       "      $display(\"FAIL: Pattern %0d, Count %02h, Expected %02h, Got %02h\", \n",
       "               expected_select, expected_count, expected_pattern, \n",
       "               actual_output);\n",
       "    end\n",
       "  endtask\n",
       "  \n",
       "  // Test stimulus generation task\n",
       "  task automatic run_pattern_test(input logic [1:0] pattern_type);\n",
       "    integer test_cycles;\n",
       "    logic [7:0] observed_count;\n",
       "    \n",
       "    $display(\"Testing pattern type %0d:\", pattern_type);\n",
       "    pattern_select_stimulus = pattern_type;\n",
       "    \n",
       "    for (test_cycles = 0; test_cycles < 8; test_cycles++) begin\n",
       "      @(posedge clock_stimulus);\n",
       "      #1; // Small delay for signal propagation\n",
       "      // Get the actual counter value from the design\n",
       "      observed_count = PATTERN_GEN_INSTANCE.counter_value;\n",
       "      verify_pattern_output(pattern_type, observed_count, \n",
       "                           test_pattern_result);\n",
       "    end\n",
       "    $display();\n",
       "  endtask\n",
       "\n",
       "  // Main test sequence\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"pattern_generator_testbench.vcd\");\n",
       "    $dumpvars(0, pattern_generator_testbench);\n",
       "    \n",
       "    // Initialize signals\n",
       "    reset_stimulus = 1;\n",
       "    pattern_select_stimulus = 2'b00;\n",
       "    \n",
       "    // Display test header\n",
       "    $display(\"=== Test Pattern Generator Verification ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Apply reset\n",
       "    repeat(2) @(posedge clock_stimulus);\n",
       "    reset_stimulus = 0;\n",
       "    \n",
       "    // Test all pattern types\n",
       "    run_pattern_test(2'b00);  // Incrementing pattern\n",
       "    run_pattern_test(2'b01);  // Inverted pattern\n",
       "    run_pattern_test(2'b10);  // Bit-reversed pattern\n",
       "    run_pattern_test(2'b11);  // XOR pattern\n",
       "    \n",
       "    // Reset and test pattern switching\n",
       "    $display(\"Testing pattern switching:\");\n",
       "    reset_stimulus = 1;\n",
       "    repeat(2) @(posedge clock_stimulus);\n",
       "    reset_stimulus = 0;\n",
       "    \n",
       "    pattern_select_stimulus = 2'b00;\n",
       "    repeat(3) @(posedge clock_stimulus);\n",
       "    pattern_select_stimulus = 2'b11;\n",
       "    repeat(3) @(posedge clock_stimulus);\n",
       "    pattern_select_stimulus = 2'b01;\n",
       "    repeat(3) @(posedge clock_stimulus);\n",
       "    \n",
       "    $display(\"=== Test Pattern Generator Complete ===\");\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Test Pattern Generator Verification ===\n",
      "\n",
      "Testing pattern type 0:\n",
      "PASS: Pattern 0, Count 02, Output 02\n",
      "PASS: Pattern 0, Count 03, Output 03\n",
      "PASS: Pattern 0, Count 04, Output 04\n",
      "PASS: Pattern 0, Count 05, Output 05\n",
      "PASS: Pattern 0, Count 06, Output 06\n",
      "PASS: Pattern 0, Count 07, Output 07\n",
      "PASS: Pattern 0, Count 08, Output 08\n",
      "PASS: Pattern 0, Count 09, Output 09\n",
      "\n",
      "Testing pattern type 1:\n",
      "PASS: Pattern 1, Count 0a, Output f5\n",
      "PASS: Pattern 1, Count 0b, Output f4\n",
      "PASS: Pattern 1, Count 0c, Output f3\n",
      "PASS: Pattern 1, Count 0d, Output f2\n",
      "PASS: Pattern 1, Count 0e, Output f1\n",
      "PASS: Pattern 1, Count 0f, Output f0\n",
      "PASS: Pattern 1, Count 10, Output ef\n",
      "PASS: Pattern 1, Count 11, Output ee\n",
      "\n",
      "Testing pattern type 2:\n",
      "PASS: Pattern 2, Count 12, Output 48\n",
      "PASS: Pattern 2, Count 13, Output c8\n",
      "PASS: Pattern 2, Count 14, Output 28\n",
      "PASS: Pattern 2, Count 15, Output a8\n",
      "PASS: Pattern 2, Count 16, Output 68\n",
      "PASS: Pattern 2, Count 17, Output e8\n",
      "PASS: Pattern 2, Count 18, Output 18\n",
      "PASS: Pattern 2, Count 19, Output 98\n",
      "\n",
      "Testing pattern type 3:\n",
      "PASS: Pattern 3, Count 1a, Output b0\n",
      "PASS: Pattern 3, Count 1b, Output b1\n",
      "PASS: Pattern 3, Count 1c, Output b6\n",
      "PASS: Pattern 3, Count 1d, Output b7\n",
      "PASS: Pattern 3, Count 1e, Output b4\n",
      "PASS: Pattern 3, Count 1f, Output b5\n",
      "PASS: Pattern 3, Count 20, Output 8a\n",
      "PASS: Pattern 3, Count 21, Output 8b\n",
      "\n",
      "Testing pattern switching:\n",
      "=== Test Pattern Generator Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_14__test_pattern_generator/obj_dir directory...\n",
      "Chapter_7_examples/example_14__test_pattern_generator/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_14__test_pattern_generator/\"\n",
    "files = [\n",
    "    \"pattern_generator_design.sv\",\n",
    "    \"pattern_generator_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fe0d1f04",
   "metadata": {},
   "source": [
    "#### Memory Test Tasks\n",
    "Tasks for comprehensive memory testing with different patterns"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "efb95c83",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// memory_array_design.sv\n",
       "module simple_memory_array_module (\n",
       "  input  logic        clock_signal,\n",
       "  input  logic        reset_signal,\n",
       "  input  logic        write_enable_signal,\n",
       "  input  logic [7:0]  address_bus,\n",
       "  input  logic [15:0] write_data_bus,\n",
       "  output logic [15:0] read_data_bus\n",
       ");\n",
       "\n",
       "  // Memory array - 256 words of 16 bits each\n",
       "  logic [15:0] memory_storage_array [0:255];\n",
       "  \n",
       "  always_ff @(posedge clock_signal or posedge reset_signal) begin\n",
       "    if (reset_signal) begin\n",
       "      read_data_bus <= 16'h0000;\n",
       "    end else begin\n",
       "      if (write_enable_signal) begin\n",
       "        memory_storage_array[address_bus] <= write_data_bus;\n",
       "        $display(\"WRITE: Addr[%02h] = %04h\", address_bus, write_data_bus);\n",
       "      end\n",
       "      read_data_bus <= memory_storage_array[address_bus];\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// memory_array_design_testbench.sv\n",
       "module memory_test_pattern_testbench;\n",
       "\n",
       "  // Clock and reset signals\n",
       "  logic        clock_signal;\n",
       "  logic        reset_signal;\n",
       "  logic        write_enable_signal;\n",
       "  logic [7:0]  address_bus;\n",
       "  logic [15:0] write_data_bus;\n",
       "  logic [15:0] read_data_bus;\n",
       "\n",
       "  // Instantiate memory design under test\n",
       "  simple_memory_array_module MEMORY_DESIGN_INSTANCE (\n",
       "    .clock_signal(clock_signal),\n",
       "    .reset_signal(reset_signal),\n",
       "    .write_enable_signal(write_enable_signal),\n",
       "    .address_bus(address_bus),\n",
       "    .write_data_bus(write_data_bus),\n",
       "    .read_data_bus(read_data_bus)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clock_signal = 0;\n",
       "    forever #5 clock_signal = ~clock_signal;  // 10ns period\n",
       "  end\n",
       "\n",
       "  // Task: Walking ones pattern test\n",
       "  task automatic walking_ones_pattern_test();\n",
       "    logic [15:0] walking_pattern;\n",
       "    $display(\"\\n=== WALKING ONES PATTERN TEST ===\");\n",
       "    \n",
       "    for (int address_index = 0; address_index < 16; address_index++) begin\n",
       "      walking_pattern = 16'h0001 << address_index;\n",
       "      write_memory_location(address_index[7:0], walking_pattern);\n",
       "      verify_memory_location(address_index[7:0], walking_pattern);\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Task: Walking zeros pattern test  \n",
       "  task automatic walking_zeros_pattern_test();\n",
       "    logic [15:0] walking_pattern;\n",
       "    $display(\"\\n=== WALKING ZEROS PATTERN TEST ===\");\n",
       "    \n",
       "    for (int address_index = 0; address_index < 16; address_index++) begin\n",
       "      walking_pattern = ~(16'h0001 << address_index);\n",
       "      write_memory_location(address_index[7:0], walking_pattern);\n",
       "      verify_memory_location(address_index[7:0], walking_pattern);\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Task: Checkerboard pattern test\n",
       "  task automatic checkerboard_pattern_test();\n",
       "    logic [15:0] checkerboard_pattern_a = 16'hAAAA;\n",
       "    logic [15:0] checkerboard_pattern_b = 16'h5555;\n",
       "    $display(\"\\n=== CHECKERBOARD PATTERN TEST ===\");\n",
       "    \n",
       "    // Write checkerboard pattern A to even addresses\n",
       "    for (int address_index = 0; address_index < 32; address_index += 2) begin\n",
       "      write_memory_location(address_index[7:0], checkerboard_pattern_a);\n",
       "    end\n",
       "    \n",
       "    // Write checkerboard pattern B to odd addresses  \n",
       "    for (int address_index = 1; address_index < 32; address_index += 2) begin\n",
       "      write_memory_location(address_index[7:0], checkerboard_pattern_b);\n",
       "    end\n",
       "    \n",
       "    // Verify all patterns\n",
       "    for (int address_index = 0; address_index < 32; address_index++) begin\n",
       "      if (address_index % 2 == 0)\n",
       "        verify_memory_location(address_index[7:0], checkerboard_pattern_a);\n",
       "      else\n",
       "        verify_memory_location(address_index[7:0], checkerboard_pattern_b);\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Task: Address-in-data pattern test\n",
       "  task automatic address_in_data_pattern_test();\n",
       "    $display(\"\\n=== ADDRESS-IN-DATA PATTERN TEST ===\");\n",
       "    \n",
       "    for (int address_index = 0; address_index < 64; address_index++) begin\n",
       "      write_memory_location(address_index[7:0], {8'h00, address_index[7:0]});\n",
       "      verify_memory_location(address_index[7:0], {8'h00, address_index[7:0]});\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Helper task: Write to memory location\n",
       "  task automatic write_memory_location(input [7:0] addr, input [15:0] data);\n",
       "    @(posedge clock_signal);\n",
       "    address_bus = addr;\n",
       "    write_data_bus = data;\n",
       "    write_enable_signal = 1'b1;\n",
       "    @(posedge clock_signal);\n",
       "    write_enable_signal = 1'b0;\n",
       "  endtask\n",
       "\n",
       "  // Helper task: Verify memory location\n",
       "  task automatic verify_memory_location(input [7:0] addr, \n",
       "                                       input [15:0] expected_data);\n",
       "    @(posedge clock_signal);\n",
       "    address_bus = addr;\n",
       "    write_enable_signal = 1'b0;\n",
       "    @(posedge clock_signal);\n",
       "    \n",
       "    if (read_data_bus === expected_data) begin\n",
       "      $display(\"PASS: Addr[%02h] = %04h (Expected: %04h)\", \n",
       "               addr, read_data_bus, expected_data);\n",
       "    end else begin\n",
       "      $display(\"FAIL: Addr[%02h] = %04h (Expected: %04h)\", \n",
       "               addr, read_data_bus, expected_data);\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Main test sequence\n",
       "  initial begin\n",
       "    // Setup waveform dump\n",
       "    $dumpfile(\"memory_test_pattern_testbench.vcd\");\n",
       "    $dumpvars(0, memory_test_pattern_testbench);\n",
       "\n",
       "    // Initialize signals\n",
       "    reset_signal = 1'b1;\n",
       "    write_enable_signal = 1'b0;\n",
       "    address_bus = 8'h00;\n",
       "    write_data_bus = 16'h0000;\n",
       "\n",
       "    // Release reset\n",
       "    repeat(3) @(posedge clock_signal);\n",
       "    reset_signal = 1'b0;\n",
       "    $display(\"Memory test patterns starting...\\n\");\n",
       "\n",
       "    // Execute comprehensive memory test patterns\n",
       "    walking_ones_pattern_test();\n",
       "    walking_zeros_pattern_test();\n",
       "    checkerboard_pattern_test();\n",
       "    address_in_data_pattern_test();\n",
       "\n",
       "    $display(\"\\n=== MEMORY PATTERN TESTING COMPLETE ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Finish simulation\n",
       "    repeat(5) @(posedge clock_signal);\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Memory test patterns starting...\n",
      "\n",
      "\n",
      "=== WALKING ONES PATTERN TEST ===\n",
      "WRITE: Addr[00] = 0001\n",
      "PASS: Addr[00] = 0001 (Expected: 0001)\n",
      "WRITE: Addr[01] = 0002\n",
      "PASS: Addr[01] = 0002 (Expected: 0002)\n",
      "WRITE: Addr[02] = 0004\n",
      "PASS: Addr[02] = 0004 (Expected: 0004)\n",
      "WRITE: Addr[03] = 0008\n",
      "PASS: Addr[03] = 0008 (Expected: 0008)\n",
      "WRITE: Addr[04] = 0010\n",
      "PASS: Addr[04] = 0010 (Expected: 0010)\n",
      "WRITE: Addr[05] = 0020\n",
      "PASS: Addr[05] = 0020 (Expected: 0020)\n",
      "WRITE: Addr[06] = 0040\n",
      "PASS: Addr[06] = 0040 (Expected: 0040)\n",
      "WRITE: Addr[07] = 0080\n",
      "PASS: Addr[07] = 0080 (Expected: 0080)\n",
      "WRITE: Addr[08] = 0100\n",
      "PASS: Addr[08] = 0100 (Expected: 0100)\n",
      "WRITE: Addr[09] = 0200\n",
      "PASS: Addr[09] = 0200 (Expected: 0200)\n",
      "WRITE: Addr[0a] = 0400\n",
      "PASS: Addr[0a] = 0400 (Expected: 0400)\n",
      "WRITE: Addr[0b] = 0800\n",
      "PASS: Addr[0b] = 0800 (Expected: 0800)\n",
      "WRITE: Addr[0c] = 1000\n",
      "PASS: Addr[0c] = 1000 (Expected: 1000)\n",
      "WRITE: Addr[0d] = 2000\n",
      "PASS: Addr[0d] = 2000 (Expected: 2000)\n",
      "WRITE: Addr[0e] = 4000\n",
      "PASS: Addr[0e] = 4000 (Expected: 4000)\n",
      "WRITE: Addr[0f] = 8000\n",
      "PASS: Addr[0f] = 8000 (Expected: 8000)\n",
      "\n",
      "=== WALKING ZEROS PATTERN TEST ===\n",
      "WRITE: Addr[00] = fffe\n",
      "PASS: Addr[00] = fffe (Expected: fffe)\n",
      "WRITE: Addr[01] = fffd\n",
      "PASS: Addr[01] = fffd (Expected: fffd)\n",
      "WRITE: Addr[02] = fffb\n",
      "PASS: Addr[02] = fffb (Expected: fffb)\n",
      "WRITE: Addr[03] = fff7\n",
      "PASS: Addr[03] = fff7 (Expected: fff7)\n",
      "WRITE: Addr[04] = ffef\n",
      "PASS: Addr[04] = ffef (Expected: ffef)\n",
      "WRITE: Addr[05] = ffdf\n",
      "PASS: Addr[05] = ffdf (Expected: ffdf)\n",
      "WRITE: Addr[06] = ffbf\n",
      "PASS: Addr[06] = ffbf (Expected: ffbf)\n",
      "WRITE: Addr[07] = ff7f\n",
      "PASS: Addr[07] = ff7f (Expected: ff7f)\n",
      "WRITE: Addr[08] = feff\n",
      "PASS: Addr[08] = feff (Expected: feff)\n",
      "WRITE: Addr[09] = fdff\n",
      "PASS: Addr[09] = fdff (Expected: fdff)\n",
      "WRITE: Addr[0a] = fbff\n",
      "PASS: Addr[0a] = fbff (Expected: fbff)\n",
      "WRITE: Addr[0b] = f7ff\n",
      "PASS: Addr[0b] = f7ff (Expected: f7ff)\n",
      "WRITE: Addr[0c] = efff\n",
      "PASS: Addr[0c] = efff (Expected: efff)\n",
      "WRITE: Addr[0d] = dfff\n",
      "PASS: Addr[0d] = dfff (Expected: dfff)\n",
      "WRITE: Addr[0e] = bfff\n",
      "PASS: Addr[0e] = bfff (Expected: bfff)\n",
      "WRITE: Addr[0f] = 7fff\n",
      "PASS: Addr[0f] = 7fff (Expected: 7fff)\n",
      "\n",
      "=== CHECKERBOARD PATTERN TEST ===\n",
      "WRITE: Addr[00] = aaaa\n",
      "WRITE: Addr[02] = aaaa\n",
      "WRITE: Addr[04] = aaaa\n",
      "WRITE: Addr[06] = aaaa\n",
      "WRITE: Addr[08] = aaaa\n",
      "WRITE: Addr[0a] = aaaa\n",
      "WRITE: Addr[0c] = aaaa\n",
      "WRITE: Addr[0e] = aaaa\n",
      "WRITE: Addr[10] = aaaa\n",
      "WRITE: Addr[12] = aaaa\n",
      "WRITE: Addr[14] = aaaa\n",
      "WRITE: Addr[16] = aaaa\n",
      "WRITE: Addr[18] = aaaa\n",
      "WRITE: Addr[1a] = aaaa\n",
      "WRITE: Addr[1c] = aaaa\n",
      "WRITE: Addr[1e] = aaaa\n",
      "WRITE: Addr[01] = 5555\n",
      "WRITE: Addr[03] = 5555\n",
      "WRITE: Addr[05] = 5555\n",
      "WRITE: Addr[07] = 5555\n",
      "WRITE: Addr[09] = 5555\n",
      "WRITE: Addr[0b] = 5555\n",
      "WRITE: Addr[0d] = 5555\n",
      "WRITE: Addr[0f] = 5555\n",
      "WRITE: Addr[11] = 5555\n",
      "WRITE: Addr[13] = 5555\n",
      "WRITE: Addr[15] = 5555\n",
      "WRITE: Addr[17] = 5555\n",
      "WRITE: Addr[19] = 5555\n",
      "WRITE: Addr[1b] = 5555\n",
      "WRITE: Addr[1d] = 5555\n",
      "WRITE: Addr[1f] = 5555\n",
      "PASS: Addr[00] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[01] = 5555 (Expected: 5555)\n",
      "PASS: Addr[02] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[03] = 5555 (Expected: 5555)\n",
      "PASS: Addr[04] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[05] = 5555 (Expected: 5555)\n",
      "PASS: Addr[06] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[07] = 5555 (Expected: 5555)\n",
      "PASS: Addr[08] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[09] = 5555 (Expected: 5555)\n",
      "PASS: Addr[0a] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[0b] = 5555 (Expected: 5555)\n",
      "PASS: Addr[0c] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[0d] = 5555 (Expected: 5555)\n",
      "PASS: Addr[0e] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[0f] = 5555 (Expected: 5555)\n",
      "PASS: Addr[10] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[11] = 5555 (Expected: 5555)\n",
      "PASS: Addr[12] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[13] = 5555 (Expected: 5555)\n",
      "PASS: Addr[14] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[15] = 5555 (Expected: 5555)\n",
      "PASS: Addr[16] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[17] = 5555 (Expected: 5555)\n",
      "PASS: Addr[18] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[19] = 5555 (Expected: 5555)\n",
      "PASS: Addr[1a] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[1b] = 5555 (Expected: 5555)\n",
      "PASS: Addr[1c] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[1d] = 5555 (Expected: 5555)\n",
      "PASS: Addr[1e] = aaaa (Expected: aaaa)\n",
      "PASS: Addr[1f] = 5555 (Expected: 5555)\n",
      "\n",
      "=== ADDRESS-IN-DATA PATTERN TEST ===\n",
      "WRITE: Addr[00] = 0000\n",
      "PASS: Addr[00] = 0000 (Expected: 0000)\n",
      "WRITE: Addr[01] = 0001\n",
      "PASS: Addr[01] = 0001 (Expected: 0001)\n",
      "WRITE: Addr[02] = 0002\n",
      "PASS: Addr[02] = 0002 (Expected: 0002)\n",
      "WRITE: Addr[03] = 0003\n",
      "PASS: Addr[03] = 0003 (Expected: 0003)\n",
      "WRITE: Addr[04] = 0004\n",
      "PASS: Addr[04] = 0004 (Expected: 0004)\n",
      "WRITE: Addr[05] = 0005\n",
      "PASS: Addr[05] = 0005 (Expected: 0005)\n",
      "WRITE: Addr[06] = 0006\n",
      "PASS: Addr[06] = 0006 (Expected: 0006)\n",
      "WRITE: Addr[07] = 0007\n",
      "PASS: Addr[07] = 0007 (Expected: 0007)\n",
      "WRITE: Addr[08] = 0008\n",
      "PASS: Addr[08] = 0008 (Expected: 0008)\n",
      "WRITE: Addr[09] = 0009\n",
      "PASS: Addr[09] = 0009 (Expected: 0009)\n",
      "WRITE: Addr[0a] = 000a\n",
      "PASS: Addr[0a] = 000a (Expected: 000a)\n",
      "WRITE: Addr[0b] = 000b\n",
      "PASS: Addr[0b] = 000b (Expected: 000b)\n",
      "WRITE: Addr[0c] = 000c\n",
      "PASS: Addr[0c] = 000c (Expected: 000c)\n",
      "WRITE: Addr[0d] = 000d\n",
      "PASS: Addr[0d] = 000d (Expected: 000d)\n",
      "WRITE: Addr[0e] = 000e\n",
      "PASS: Addr[0e] = 000e (Expected: 000e)\n",
      "WRITE: Addr[0f] = 000f\n",
      "PASS: Addr[0f] = 000f (Expected: 000f)\n",
      "WRITE: Addr[10] = 0010\n",
      "PASS: Addr[10] = 0010 (Expected: 0010)\n",
      "WRITE: Addr[11] = 0011\n",
      "PASS: Addr[11] = 0011 (Expected: 0011)\n",
      "WRITE: Addr[12] = 0012\n",
      "PASS: Addr[12] = 0012 (Expected: 0012)\n",
      "WRITE: Addr[13] = 0013\n",
      "PASS: Addr[13] = 0013 (Expected: 0013)\n",
      "WRITE: Addr[14] = 0014\n",
      "PASS: Addr[14] = 0014 (Expected: 0014)\n",
      "WRITE: Addr[15] = 0015\n",
      "PASS: Addr[15] = 0015 (Expected: 0015)\n",
      "WRITE: Addr[16] = 0016\n",
      "PASS: Addr[16] = 0016 (Expected: 0016)\n",
      "WRITE: Addr[17] = 0017\n",
      "PASS: Addr[17] = 0017 (Expected: 0017)\n",
      "WRITE: Addr[18] = 0018\n",
      "PASS: Addr[18] = 0018 (Expected: 0018)\n",
      "WRITE: Addr[19] = 0019\n",
      "PASS: Addr[19] = 0019 (Expected: 0019)\n",
      "WRITE: Addr[1a] = 001a\n",
      "PASS: Addr[1a] = 001a (Expected: 001a)\n",
      "WRITE: Addr[1b] = 001b\n",
      "PASS: Addr[1b] = 001b (Expected: 001b)\n",
      "WRITE: Addr[1c] = 001c\n",
      "PASS: Addr[1c] = 001c (Expected: 001c)\n",
      "WRITE: Addr[1d] = 001d\n",
      "PASS: Addr[1d] = 001d (Expected: 001d)\n",
      "WRITE: Addr[1e] = 001e\n",
      "PASS: Addr[1e] = 001e (Expected: 001e)\n",
      "WRITE: Addr[1f] = 001f\n",
      "PASS: Addr[1f] = 001f (Expected: 001f)\n",
      "WRITE: Addr[20] = 0020\n",
      "PASS: Addr[20] = 0020 (Expected: 0020)\n",
      "WRITE: Addr[21] = 0021\n",
      "PASS: Addr[21] = 0021 (Expected: 0021)\n",
      "WRITE: Addr[22] = 0022\n",
      "PASS: Addr[22] = 0022 (Expected: 0022)\n",
      "WRITE: Addr[23] = 0023\n",
      "PASS: Addr[23] = 0023 (Expected: 0023)\n",
      "WRITE: Addr[24] = 0024\n",
      "PASS: Addr[24] = 0024 (Expected: 0024)\n",
      "WRITE: Addr[25] = 0025\n",
      "PASS: Addr[25] = 0025 (Expected: 0025)\n",
      "WRITE: Addr[26] = 0026\n",
      "PASS: Addr[26] = 0026 (Expected: 0026)\n",
      "WRITE: Addr[27] = 0027\n",
      "PASS: Addr[27] = 0027 (Expected: 0027)\n",
      "WRITE: Addr[28] = 0028\n",
      "PASS: Addr[28] = 0028 (Expected: 0028)\n",
      "WRITE: Addr[29] = 0029\n",
      "PASS: Addr[29] = 0029 (Expected: 0029)\n",
      "WRITE: Addr[2a] = 002a\n",
      "PASS: Addr[2a] = 002a (Expected: 002a)\n",
      "WRITE: Addr[2b] = 002b\n",
      "PASS: Addr[2b] = 002b (Expected: 002b)\n",
      "WRITE: Addr[2c] = 002c\n",
      "PASS: Addr[2c] = 002c (Expected: 002c)\n",
      "WRITE: Addr[2d] = 002d\n",
      "PASS: Addr[2d] = 002d (Expected: 002d)\n",
      "WRITE: Addr[2e] = 002e\n",
      "PASS: Addr[2e] = 002e (Expected: 002e)\n",
      "WRITE: Addr[2f] = 002f\n",
      "PASS: Addr[2f] = 002f (Expected: 002f)\n",
      "WRITE: Addr[30] = 0030\n",
      "PASS: Addr[30] = 0030 (Expected: 0030)\n",
      "WRITE: Addr[31] = 0031\n",
      "PASS: Addr[31] = 0031 (Expected: 0031)\n",
      "WRITE: Addr[32] = 0032\n",
      "PASS: Addr[32] = 0032 (Expected: 0032)\n",
      "WRITE: Addr[33] = 0033\n",
      "PASS: Addr[33] = 0033 (Expected: 0033)\n",
      "WRITE: Addr[34] = 0034\n",
      "PASS: Addr[34] = 0034 (Expected: 0034)\n",
      "WRITE: Addr[35] = 0035\n",
      "PASS: Addr[35] = 0035 (Expected: 0035)\n",
      "WRITE: Addr[36] = 0036\n",
      "PASS: Addr[36] = 0036 (Expected: 0036)\n",
      "WRITE: Addr[37] = 0037\n",
      "PASS: Addr[37] = 0037 (Expected: 0037)\n",
      "WRITE: Addr[38] = 0038\n",
      "PASS: Addr[38] = 0038 (Expected: 0038)\n",
      "WRITE: Addr[39] = 0039\n",
      "PASS: Addr[39] = 0039 (Expected: 0039)\n",
      "WRITE: Addr[3a] = 003a\n",
      "PASS: Addr[3a] = 003a (Expected: 003a)\n",
      "WRITE: Addr[3b] = 003b\n",
      "PASS: Addr[3b] = 003b (Expected: 003b)\n",
      "WRITE: Addr[3c] = 003c\n",
      "PASS: Addr[3c] = 003c (Expected: 003c)\n",
      "WRITE: Addr[3d] = 003d\n",
      "PASS: Addr[3d] = 003d (Expected: 003d)\n",
      "WRITE: Addr[3e] = 003e\n",
      "PASS: Addr[3e] = 003e (Expected: 003e)\n",
      "WRITE: Addr[3f] = 003f\n",
      "PASS: Addr[3f] = 003f (Expected: 003f)\n",
      "\n",
      "=== MEMORY PATTERN TESTING COMPLETE ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_15__memory_test_tasks/obj_dir directory...\n",
      "Chapter_7_examples/example_15__memory_test_tasks/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_15__memory_test_tasks/\"\n",
    "files = [\n",
    "    \"memory_array_design.sv\",\n",
    "    \"memory_array_design_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "78485442",
   "metadata": {},
   "source": [
    "#### Waveform Generator Task\n",
    "Task producing different types of waveforms for testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "b42dca27",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// waveform_generator_design.sv\n",
       "module waveform_generator_module (\n",
       "  input  logic       clock_signal,\n",
       "  input  logic       reset_signal,\n",
       "  input  logic [1:0] waveform_type_select,\n",
       "  output logic       generated_waveform_output\n",
       ");\n",
       "\n",
       "  logic [3:0] internal_counter;\n",
       "  \n",
       "  // Counter for waveform generation\n",
       "  always_ff @(posedge clock_signal or posedge reset_signal) begin\n",
       "    if (reset_signal) begin\n",
       "      internal_counter <= 4'h0;\n",
       "    end else begin\n",
       "      internal_counter <= internal_counter + 1'b1;\n",
       "    end\n",
       "  end\n",
       "  \n",
       "  // Waveform generation based on type selection\n",
       "  always_comb begin\n",
       "    case (waveform_type_select)\n",
       "      2'b00: // Square wave (50% duty cycle)\n",
       "        generated_waveform_output = internal_counter[3];\n",
       "      2'b01: // Triangle wave approximation (using counter bits)\n",
       "        generated_waveform_output = internal_counter[2] ^ internal_counter[3];\n",
       "      2'b10: // Sawtooth wave (using MSB)\n",
       "        generated_waveform_output = internal_counter[3];\n",
       "      2'b11: // Pulse wave (25% duty cycle)\n",
       "        generated_waveform_output = (internal_counter < 4'h4);\n",
       "      default:\n",
       "        generated_waveform_output = 1'b0;\n",
       "    endcase\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// waveform_generator_design_testbench.sv\n",
       "module waveform_generator_testbench;\n",
       "  \n",
       "  // Testbench signals\n",
       "  logic       clock_signal;\n",
       "  logic       reset_signal;\n",
       "  logic [1:0] waveform_type_select;\n",
       "  logic       generated_waveform_output;\n",
       "  \n",
       "  // Instantiate design under test\n",
       "  waveform_generator_module WAVEFORM_GENERATOR_INSTANCE (\n",
       "    .clock_signal(clock_signal),\n",
       "    .reset_signal(reset_signal),\n",
       "    .waveform_type_select(waveform_type_select),\n",
       "    .generated_waveform_output(generated_waveform_output)\n",
       "  );\n",
       "  \n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clock_signal = 1'b0;\n",
       "    forever #5 clock_signal = ~clock_signal;\n",
       "  end\n",
       "  \n",
       "  // Task to generate different waveform types\n",
       "  task automatic generate_waveform_pattern(\n",
       "    input [1:0] selected_waveform_type,\n",
       "    input int   pattern_duration_cycles\n",
       "  );\n",
       "    $display(\"Generating waveform type: %0d for %0d cycles\", \n",
       "             selected_waveform_type, pattern_duration_cycles);\n",
       "    waveform_type_select = selected_waveform_type;\n",
       "    repeat(pattern_duration_cycles) @(posedge clock_signal);\n",
       "    $display(\"Waveform pattern generation completed\");\n",
       "    $display();\n",
       "  endtask\n",
       "  \n",
       "  // Task to apply reset sequence\n",
       "  task automatic apply_system_reset(input int reset_duration_cycles);\n",
       "    $display(\"Applying system reset for %0d cycles\", reset_duration_cycles);\n",
       "    reset_signal = 1'b1;\n",
       "    repeat(reset_duration_cycles) @(posedge clock_signal);\n",
       "    reset_signal = 1'b0;\n",
       "    $display(\"System reset released\");\n",
       "    $display();\n",
       "  endtask\n",
       "  \n",
       "  // Main test sequence\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"waveform_generator_testbench.vcd\");\n",
       "    $dumpvars(0, waveform_generator_testbench);\n",
       "    \n",
       "    // Initialize signals\n",
       "    reset_signal = 1'b0;\n",
       "    waveform_type_select = 2'b00;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Waveform Generator Task Test ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Apply reset\n",
       "    apply_system_reset(3);\n",
       "    \n",
       "    // Test different waveform types using tasks\n",
       "    generate_waveform_pattern(2'b00, 16);  // Square wave\n",
       "    generate_waveform_pattern(2'b01, 16);  // Triangle wave\n",
       "    generate_waveform_pattern(2'b10, 16);  // Sawtooth wave\n",
       "    generate_waveform_pattern(2'b11, 16);  // Pulse wave\n",
       "    \n",
       "    $display(\"All waveform patterns tested successfully!\");\n",
       "    $display();\n",
       "    \n",
       "    #50;\n",
       "    $finish;\n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== Waveform Generator Task Test ===\n",
      "\n",
      "Applying system reset for 3 cycles\n",
      "System reset released\n",
      "\n",
      "Generating waveform type: 0 for 16 cycles\n",
      "Waveform pattern generation completed\n",
      "\n",
      "Generating waveform type: 1 for 16 cycles\n",
      "Waveform pattern generation completed\n",
      "\n",
      "Generating waveform type: 2 for 16 cycles\n",
      "Waveform pattern generation completed\n",
      "\n",
      "Generating waveform type: 3 for 16 cycles\n",
      "Waveform pattern generation completed\n",
      "\n",
      "All waveform patterns tested successfully!\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_16__waveform_generator_task/obj_dir directory...\n",
      "Chapter_7_examples/example_16__waveform_generator_task/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_16__waveform_generator_task/\"\n",
    "files = [\n",
    "    \"waveform_generator_design.sv\",\n",
    "    \"waveform_generator_design_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "304c300e",
   "metadata": {},
   "source": [
    "#### File I/O Tasks\n",
    "Tasks for reading from and writing to files during simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "1285ef8e",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// file_processor.sv\n",
       "module file_data_processor #(\n",
       "  parameter DATA_WIDTH = 8\n",
       ")(\n",
       "  input  logic                    clock,\n",
       "  input  logic                    reset_n,\n",
       "  input  logic [DATA_WIDTH-1:0]   input_data,\n",
       "  input  logic                    data_valid,\n",
       "  output logic [DATA_WIDTH-1:0]   processed_data,\n",
       "  output logic                    output_valid\n",
       ");\n",
       "\n",
       "  // Simple data processing: increment by 1\n",
       "  always_ff @(posedge clock or negedge reset_n) begin\n",
       "    if (!reset_n) begin\n",
       "      processed_data <= '0;\n",
       "      output_valid   <= 1'b0;\n",
       "    end else begin\n",
       "      if (data_valid) begin\n",
       "        processed_data <= input_data + 1'b1;  // Simple increment\n",
       "        output_valid   <= 1'b1;\n",
       "      end else begin\n",
       "        output_valid   <= 1'b0;\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// file_processor_testbench.sv\n",
       "module file_processor_testbench;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic       tb_clock;\n",
       "  logic       tb_reset_n;\n",
       "  logic [7:0] tb_input_data;\n",
       "  logic       tb_data_valid;\n",
       "  logic [7:0] tb_processed_data;\n",
       "  logic       tb_output_valid;\n",
       "\n",
       "  // File handles\n",
       "  integer input_file_handle;\n",
       "  integer output_file_handle;\n",
       "  integer log_file_handle;\n",
       "\n",
       "  // Test data\n",
       "  logic [7:0] read_data;\n",
       "  integer     scan_result;\n",
       "\n",
       "  // DUT instantiation\n",
       "  file_data_processor #(\n",
       "    .DATA_WIDTH(8)\n",
       "  ) dut_file_processor (\n",
       "    .clock(tb_clock),\n",
       "    .reset_n(tb_reset_n),\n",
       "    .input_data(tb_input_data),\n",
       "    .data_valid(tb_data_valid),\n",
       "    .processed_data(tb_processed_data),\n",
       "    .output_valid(tb_output_valid)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    tb_clock = 1'b0;\n",
       "    forever #5 tb_clock = ~tb_clock;  // 10ns period\n",
       "  end\n",
       "\n",
       "  // Main test sequence\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"file_processor_testbench.vcd\");\n",
       "    $dumpvars(0, file_processor_testbench);\n",
       "\n",
       "    // Open files\n",
       "    input_file_handle = $fopen(\"input_test_data.txt\", \"r\");\n",
       "    output_file_handle = $fopen(\"output_results.txt\", \"w\");\n",
       "    log_file_handle = $fopen(\"simulation_log.txt\", \"w\");\n",
       "\n",
       "    // Check if files opened successfully\n",
       "    if (input_file_handle == 0) begin\n",
       "      $display(\"ERROR: Could not open input_test_data.txt\");\n",
       "      $finish;\n",
       "    end\n",
       "\n",
       "    // Write header to log file\n",
       "    $fwrite(log_file_handle, \"=== File I/O Test Simulation Log ===\\n\");\n",
       "    $fwrite(log_file_handle, \"Time\\tInput\\tOutput\\tValid\\n\");\n",
       "    $fwrite(log_file_handle, \"----\\t-----\\t------\\t-----\\n\");\n",
       "\n",
       "    // Initialize signals\n",
       "    tb_reset_n = 1'b0;\n",
       "    tb_input_data = 8'h00;\n",
       "    tb_data_valid = 1'b0;\n",
       "\n",
       "    // Reset sequence\n",
       "    repeat(3) @(posedge tb_clock);\n",
       "    tb_reset_n = 1'b1;\n",
       "    @(posedge tb_clock);\n",
       "\n",
       "    $display(\"Starting file I/O test...\");\n",
       "\n",
       "    // Read data from file and process\n",
       "    while (!$feof(input_file_handle)) begin\n",
       "      // Read data from input file\n",
       "      scan_result = $fscanf(input_file_handle, \"%h\\n\", read_data);\n",
       "      \n",
       "      if (scan_result == 1) begin\n",
       "        // Apply data to DUT\n",
       "        tb_input_data = read_data;\n",
       "        tb_data_valid = 1'b1;\n",
       "        @(posedge tb_clock);\n",
       "        \n",
       "        // Wait for output\n",
       "        @(posedge tb_clock);\n",
       "        \n",
       "        if (tb_output_valid) begin\n",
       "          // Write results to output file\n",
       "          $fwrite(output_file_handle, \"%02h -> %02h\\n\", \n",
       "                  read_data, tb_processed_data);\n",
       "          \n",
       "          // Write to log file\n",
       "          $fwrite(log_file_handle, \"%0t\\t%02h\\t%02h\\t%b\\n\", \n",
       "                  $time, read_data, tb_processed_data, tb_output_valid);\n",
       "          \n",
       "          $display(\"Processed: 0x%02h -> 0x%02h\", \n",
       "                   read_data, tb_processed_data);\n",
       "        end\n",
       "        \n",
       "        tb_data_valid = 1'b0;\n",
       "        @(posedge tb_clock);\n",
       "      end\n",
       "    end\n",
       "\n",
       "    // Write test summary\n",
       "    $fwrite(log_file_handle, \"\\n=== Test Completed Successfully ===\\n\");\n",
       "    $fwrite(output_file_handle, \"\\n# Test completed at time %0t\\n\", $time);\n",
       "\n",
       "    // Close all files\n",
       "    $fclose(input_file_handle);\n",
       "    $fclose(output_file_handle);\n",
       "    $fclose(log_file_handle);\n",
       "\n",
       "    $display(\"File I/O test completed!\");\n",
       "    $display(\"Check output_results.txt and simulation_log.txt\");\n",
       "    \n",
       "    #20;\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "  // Create input test data file\n",
       "  initial begin\n",
       "    integer temp_file;\n",
       "    temp_file = $fopen(\"input_test_data.txt\", \"w\");\n",
       "    \n",
       "    // Write test data (hex values)\n",
       "    $fwrite(temp_file, \"0A\\n\");\n",
       "    $fwrite(temp_file, \"1F\\n\");\n",
       "    $fwrite(temp_file, \"33\\n\");\n",
       "    $fwrite(temp_file, \"7E\\n\");\n",
       "    $fwrite(temp_file, \"FF\\n\");\n",
       "    \n",
       "    $fclose(temp_file);\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Starting file I/O test...\n",
      "Processed: 0x0a -> 0x0b\n",
      "Processed: 0x1f -> 0x20\n",
      "Processed: 0x33 -> 0x34\n",
      "Processed: 0x7e -> 0x7f\n",
      "Processed: 0xff -> 0x00\n",
      "File I/O test completed!\n",
      "Check output_results.txt and simulation_log.txt\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_17__file_io_tasks/obj_dir directory...\n",
      "Chapter_7_examples/example_17__file_io_tasks/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_17__file_io_tasks/\"\n",
    "files = [\"file_processor.sv\", \"file_processor_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b891cb05",
   "metadata": {},
   "source": [
    "## Automatic vs. Static Lifetime"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "98cbae41",
   "metadata": {},
   "source": [
    "#### Recursive Algorithm Examples\n",
    "Automatic functions implementing recursive algorithms like tree traversal"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "9feb9e25",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// recursive_factorial_calculator.sv\n",
       "module recursive_factorial_calculator_module;\n",
       "\n",
       "  // Automatic function for recursive factorial calculation\n",
       "  function automatic int unsigned calculate_factorial(int unsigned input_number);\n",
       "    if (input_number <= 1) begin\n",
       "      return 1;  // Base case: factorial of 0 or 1 is 1\n",
       "    end else begin\n",
       "      // Recursive case: n! = n * (n-1)!\n",
       "      return input_number * calculate_factorial(input_number - 1);\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function to demonstrate tree-like traversal depth\n",
       "  function automatic int unsigned calculate_tree_depth(int unsigned tree_nodes);\n",
       "    if (tree_nodes <= 1) begin\n",
       "      return 0;  // Base case: single node has depth 0\n",
       "    end else begin\n",
       "      // Recursive case: depth increases with each level\n",
       "      return 1 + calculate_tree_depth(tree_nodes / 2);\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    int unsigned factorial_result;\n",
       "    int unsigned tree_depth_result;\n",
       "    \n",
       "    $display(\"=== Recursive Factorial Calculator ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test factorial calculations\n",
       "    for (int i = 0; i <= 6; i++) begin\n",
       "      factorial_result = calculate_factorial(i);\n",
       "      $display(\"Factorial of %0d = %0d\", i, factorial_result);\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Tree Depth Calculator ===\");\n",
       "    \n",
       "    // Test tree depth calculations\n",
       "    for (int nodes = 1; nodes <= 16; nodes *= 2) begin\n",
       "      tree_depth_result = calculate_tree_depth(nodes);\n",
       "      $display(\"Tree with %0d nodes has depth %0d\", nodes, tree_depth_result);\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// recursive_factorial_calculator_testbench.sv\n",
       "module factorial_testbench_module;\n",
       "\n",
       "  // Instantiate the recursive calculator design\n",
       "  recursive_factorial_calculator_module RECURSIVE_CALC_INSTANCE();\n",
       "\n",
       "  // Local automatic function for verification\n",
       "  function automatic int unsigned verify_factorial_calculation(int unsigned num);\n",
       "    if (num <= 1) begin\n",
       "      return 1;\n",
       "    end else begin\n",
       "      return num * verify_factorial_calculation(num - 1);\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    int unsigned expected_result;\n",
       "    int unsigned actual_result;\n",
       "    bit all_tests_passed;\n",
       "    \n",
       "    // Dump waves for analysis\n",
       "    $dumpfile(\"factorial_testbench_module.vcd\");\n",
       "    $dumpvars(0, factorial_testbench_module);\n",
       "    \n",
       "    #1;  // Wait for design to initialize\n",
       "    \n",
       "    $display(\"=== Testbench: Recursive Algorithm Verification ===\");\n",
       "    $display();\n",
       "    \n",
       "    all_tests_passed = 1'b1;\n",
       "    \n",
       "    // Verify factorial calculations\n",
       "    for (int test_value = 0; test_value <= 5; test_value++) begin\n",
       "      expected_result = verify_factorial_calculation(test_value);\n",
       "      actual_result = RECURSIVE_CALC_INSTANCE.calculate_factorial(test_value);\n",
       "      \n",
       "      if (expected_result == actual_result) begin\n",
       "        $display(\"Test PASSED: factorial(%0d) = %0d\", \n",
       "                 test_value, actual_result);\n",
       "      end else begin\n",
       "        $display(\"Test FAILED: factorial(%0d) expected %0d, got %0d\", \n",
       "                 test_value, expected_result, actual_result);\n",
       "        all_tests_passed = 1'b0;\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    \n",
       "    // Test boundary conditions\n",
       "    $display(\"=== Boundary Condition Tests ===\");\n",
       "    \n",
       "    // Test edge cases\n",
       "    if (RECURSIVE_CALC_INSTANCE.calculate_factorial(0) == 1) begin\n",
       "      $display(\"Boundary test PASSED: factorial(0) = 1\");\n",
       "    end else begin\n",
       "      $display(\"Boundary test FAILED: factorial(0) should be 1\");\n",
       "      all_tests_passed = 1'b0;\n",
       "    end\n",
       "    \n",
       "    if (RECURSIVE_CALC_INSTANCE.calculate_factorial(1) == 1) begin\n",
       "      $display(\"Boundary test PASSED: factorial(1) = 1\");\n",
       "    end else begin\n",
       "      $display(\"Boundary test FAILED: factorial(1) should be 1\");\n",
       "      all_tests_passed = 1'b0;\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    \n",
       "    // Final test summary\n",
       "    if (all_tests_passed) begin\n",
       "      $display(\"ALL RECURSIVE ALGORITHM TESTS PASSED!\");\n",
       "    end else begin\n",
       "      $display(\"SOME TESTS FAILED - CHECK IMPLEMENTATION\");\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Testbench completed successfully!\");\n",
       "    $display();\n",
       "    \n",
       "    #10;  // Additional time for wave viewing\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Recursive Factorial Calculator ===\n",
      "\n",
      "Factorial of 0 = 1\n",
      "Factorial of 1 = 1\n",
      "Factorial of 2 = 2\n",
      "Factorial of 3 = 6\n",
      "Factorial of 4 = 24\n",
      "Factorial of 5 = 120\n",
      "Factorial of 6 = 720\n",
      "\n",
      "=== Tree Depth Calculator ===\n",
      "Tree with 1 nodes has depth 0\n",
      "Tree with 2 nodes has depth 1\n",
      "Tree with 4 nodes has depth 2\n",
      "Tree with 8 nodes has depth 3\n",
      "Tree with 16 nodes has depth 4\n",
      "\n",
      "=== Testbench: Recursive Algorithm Verification ===\n",
      "\n",
      "Test PASSED: factorial(0) = 1\n",
      "Test PASSED: factorial(1) = 1\n",
      "Test PASSED: factorial(2) = 2\n",
      "Test PASSED: factorial(3) = 6\n",
      "Test PASSED: factorial(4) = 24\n",
      "Test PASSED: factorial(5) = 120\n",
      "\n",
      "=== Boundary Condition Tests ===\n",
      "Boundary test PASSED: factorial(0) = 1\n",
      "Boundary test PASSED: factorial(1) = 1\n",
      "\n",
      "ALL RECURSIVE ALGORITHM TESTS PASSED!\n",
      "\n",
      "Testbench completed successfully!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_18__recursive_factorial/obj_dir directory...\n",
      "Chapter_7_examples/example_18__recursive_factorial/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_18__recursive_factorial/\"\n",
    "files = [\n",
    "    \"recursive_factorial_calculator.sv\",\n",
    "    \"recursive_factorial_calculator_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9a8f73fb",
   "metadata": {},
   "source": [
    "#### Call Counter Examples\n",
    "Static functions maintaining call statistics and usage counters"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "dd03c289",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// call_counter_utility.sv\n",
       "// Utility class demonstrating static functions with call counters\n",
       "\n",
       "class statistics_tracker_class;\n",
       "  \n",
       "  // Static function to track total function calls across all instances\n",
       "  static function void increment_total_calls();\n",
       "    static int total_call_counter = 0;\n",
       "    total_call_counter++;\n",
       "    $display(\"Total calls made: %0d\", total_call_counter);\n",
       "  endfunction\n",
       "  \n",
       "  // Static function to track specific operation calls\n",
       "  static function void track_operation_usage(string operation_name);\n",
       "    static int operation_counter[string];\n",
       "    \n",
       "    if (operation_counter.exists(operation_name) == 0) begin\n",
       "      operation_counter[operation_name] = 0;\n",
       "    end\n",
       "    \n",
       "    operation_counter[operation_name]++;\n",
       "    $display(\"Operation '%s' called %0d times\", \n",
       "             operation_name, operation_counter[operation_name]);\n",
       "  endfunction\n",
       "  \n",
       "  // Static function to get usage statistics report\n",
       "  static function void print_usage_report();\n",
       "    $display(\"=== Usage Statistics Report ===\");\n",
       "    $display(\"This report shows function call statistics\");\n",
       "  endfunction\n",
       "  \n",
       "endclass\n",
       "\n",
       "// Simple module to demonstrate the utility\n",
       "module call_counter_utility_module;\n",
       "  \n",
       "  initial begin\n",
       "    $display(\"Call Counter Utility Demo\");\n",
       "    $display(\"==========================\");\n",
       "    \n",
       "    // Demonstrate static function call counting\n",
       "    statistics_tracker_class::increment_total_calls();\n",
       "    statistics_tracker_class::track_operation_usage(\"read\");\n",
       "    statistics_tracker_class::track_operation_usage(\"write\");\n",
       "    statistics_tracker_class::track_operation_usage(\"read\");\n",
       "    statistics_tracker_class::increment_total_calls();\n",
       "    \n",
       "    $display();\n",
       "    statistics_tracker_class::print_usage_report();\n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// call_counter_utility_testbench.sv\n",
       "// Testbench for call counter utility demonstration\n",
       "\n",
       "module call_counter_testbench_module;\n",
       "  \n",
       "  // Instantiate the design under test\n",
       "  call_counter_utility_module COUNTER_UTILITY_INSTANCE();\n",
       "  \n",
       "  initial begin\n",
       "    // Dump waves for simulation\n",
       "    $dumpfile(\"call_counter_testbench_module.vcd\");\n",
       "    $dumpvars(0, call_counter_testbench_module);\n",
       "    \n",
       "    $display(\"Testbench: Call Counter Utility Test\");\n",
       "    $display(\"=====================================\");\n",
       "    \n",
       "    // Wait for design to complete\n",
       "    #10;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Testbench: Additional counter tests\");\n",
       "    \n",
       "    // Test multiple calls to demonstrate persistent counters\n",
       "    statistics_tracker_class::track_operation_usage(\"delete\");\n",
       "    statistics_tracker_class::track_operation_usage(\"write\");\n",
       "    statistics_tracker_class::track_operation_usage(\"delete\");\n",
       "    statistics_tracker_class::increment_total_calls();\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Testbench: Final statistics\");\n",
       "    statistics_tracker_class::print_usage_report();\n",
       "    \n",
       "    // End simulation\n",
       "    #5;\n",
       "    $display();\n",
       "    $display(\"Testbench: Simulation completed successfully\");\n",
       "    $finish;\n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Call Counter Utility Demo\n",
      "==========================\n",
      "Total calls made: 1\n",
      "Operation 'read' called 1 times\n",
      "Operation 'write' called 1 times\n",
      "Operation 'read' called 2 times\n",
      "Total calls made: 2\n",
      "\n",
      "=== Usage Statistics Report ===\n",
      "This report shows function call statistics\n",
      "Testbench: Call Counter Utility Test\n",
      "=====================================\n",
      "\n",
      "Testbench: Additional counter tests\n",
      "Operation 'delete' called 1 times\n",
      "Operation 'write' called 2 times\n",
      "Operation 'delete' called 2 times\n",
      "Total calls made: 3\n",
      "\n",
      "Testbench: Final statistics\n",
      "=== Usage Statistics Report ===\n",
      "This report shows function call statistics\n",
      "\n",
      "Testbench: Simulation completed successfully\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_19__call_counter/obj_dir directory...\n",
      "Chapter_7_examples/example_19__call_counter/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 26,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_19__call_counter/\"\n",
    "files = [\"call_counter_utility.sv\", \"call_counter_utility_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "61a936de",
   "metadata": {},
   "source": [
    "#### Stack Implementation\n",
    "Automatic functions for stack operations with proper variable scoping"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "acb72b5c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// stack_processor.sv\n",
       "module stack_processor;                    // Stack implementation module\n",
       "\n",
       "  // Stack parameters\n",
       "  parameter int STACK_DEPTH = 8;\n",
       "  parameter int DATA_WIDTH = 16;\n",
       "  \n",
       "  // Stack storage and pointer\n",
       "  logic [DATA_WIDTH-1:0] memory_stack [STACK_DEPTH-1:0];\n",
       "  int stack_pointer;\n",
       "  \n",
       "  // Initialize stack\n",
       "  initial begin\n",
       "    stack_pointer = 0;\n",
       "    $display(\"Stack Processor: Initialized with depth=%0d, width=%0d\",\n",
       "             STACK_DEPTH, DATA_WIDTH);\n",
       "  end\n",
       "\n",
       "  // Automatic function to push data onto stack\n",
       "  function automatic logic push_data_onto_stack(\n",
       "    input logic [DATA_WIDTH-1:0] push_value\n",
       "  );\n",
       "    // Local variables with automatic scope\n",
       "    logic operation_success;\n",
       "    int current_depth;\n",
       "    \n",
       "    current_depth = stack_pointer;  // Capture current state\n",
       "    \n",
       "    if (current_depth < STACK_DEPTH) begin\n",
       "      memory_stack[current_depth] = push_value;\n",
       "      stack_pointer++;\n",
       "      operation_success = 1'b1;\n",
       "      $display(\"  PUSH: 0x%04h at position %0d (depth now %0d)\",\n",
       "               push_value, current_depth, stack_pointer);\n",
       "    end else begin\n",
       "      operation_success = 1'b0;\n",
       "      $display(\"  PUSH FAILED: Stack overflow! Depth=%0d\", current_depth);\n",
       "    end\n",
       "    \n",
       "    return operation_success;\n",
       "  endfunction\n",
       "\n",
       "  // Automatic function to pop data from stack\n",
       "  function automatic logic [DATA_WIDTH-1:0] pop_data_from_stack(\n",
       "    output logic pop_success\n",
       "  );\n",
       "    // Local variables with automatic scope\n",
       "    logic [DATA_WIDTH-1:0] popped_value;\n",
       "    int current_depth;\n",
       "    \n",
       "    current_depth = stack_pointer;  // Capture current state\n",
       "    \n",
       "    if (current_depth > 0) begin\n",
       "      stack_pointer--;\n",
       "      popped_value = memory_stack[stack_pointer];\n",
       "      pop_success = 1'b1;\n",
       "      $display(\"  POP:  0x%04h from position %0d (depth now %0d)\",\n",
       "               popped_value, stack_pointer, stack_pointer);\n",
       "    end else begin\n",
       "      popped_value = '0;\n",
       "      pop_success = 1'b0;\n",
       "      $display(\"  POP FAILED: Stack underflow! Depth=%0d\", current_depth);\n",
       "    end\n",
       "    \n",
       "    return popped_value;\n",
       "  endfunction\n",
       "\n",
       "  // Automatic function to peek at top of stack\n",
       "  function automatic logic [DATA_WIDTH-1:0] peek_stack_top(\n",
       "    output logic peek_valid\n",
       "  );\n",
       "    // Local variables with automatic scope\n",
       "    logic [DATA_WIDTH-1:0] top_value;\n",
       "    int current_depth;\n",
       "    \n",
       "    current_depth = stack_pointer;  // Capture current state\n",
       "    \n",
       "    if (current_depth > 0) begin\n",
       "      top_value = memory_stack[current_depth - 1];\n",
       "      peek_valid = 1'b1;\n",
       "      $display(\"  PEEK: 0x%04h at top (position %0d)\",\n",
       "               top_value, current_depth - 1);\n",
       "    end else begin\n",
       "      top_value = '0;\n",
       "      peek_valid = 1'b0;\n",
       "      $display(\"  PEEK FAILED: Stack empty! Depth=%0d\", current_depth);\n",
       "    end\n",
       "    \n",
       "    return top_value;\n",
       "  endfunction\n",
       "\n",
       "  // Function to display current stack status\n",
       "  function automatic void display_stack_status();\n",
       "    // Local variables with automatic scope\n",
       "    string status_message;\n",
       "    int items_count;\n",
       "    \n",
       "    items_count = stack_pointer;\n",
       "    \n",
       "    if (items_count == 0) begin\n",
       "      status_message = \"EMPTY\";\n",
       "    end else if (items_count == STACK_DEPTH) begin\n",
       "      status_message = \"FULL\";\n",
       "    end else begin\n",
       "      status_message = $sformatf(\"%0d/%0d\", items_count, STACK_DEPTH);\n",
       "    end\n",
       "    \n",
       "    $display(\"Stack Status: %s (pointer=%0d)\", status_message, items_count);\n",
       "  endfunction\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// stack_processor_testbench.sv\n",
       "module stack_processor_testbench;         // Testbench for stack processor\n",
       "\n",
       "  // Instantiate the stack processor\n",
       "  stack_processor STACK_PROCESSOR_INSTANCE();\n",
       "\n",
       "  // Test variables\n",
       "  logic [15:0] test_data_values [0:9] = {\n",
       "    16'hABCD, 16'h1234, 16'hDEAD, 16'hBEEF, 16'hCAFE,\n",
       "    16'hFACE, 16'hFEED, 16'hC0DE, 16'hDA7A, 16'hF00D\n",
       "  };\n",
       "  \n",
       "  logic push_result, pop_result, peek_result;\n",
       "  logic [15:0] popped_value, peeked_value;\n",
       "  int test_iteration;\n",
       "\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"stack_processor_testbench.vcd\");\n",
       "    $dumpvars(0, stack_processor_testbench);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Stack Processor Testbench Started ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Wait for initialization\n",
       "    #1;\n",
       "    \n",
       "    // Display initial stack status\n",
       "    STACK_PROCESSOR_INSTANCE.display_stack_status();\n",
       "    $display();\n",
       "    \n",
       "    // Test 1: Fill stack with data\n",
       "    $display(\"TEST 1: Filling stack with test data\");\n",
       "    for (test_iteration = 0; test_iteration < 10; test_iteration++) begin\n",
       "      push_result = STACK_PROCESSOR_INSTANCE.push_data_onto_stack(\n",
       "        test_data_values[test_iteration]\n",
       "      );\n",
       "      #1;\n",
       "    end\n",
       "    STACK_PROCESSOR_INSTANCE.display_stack_status();\n",
       "    $display();\n",
       "    \n",
       "    // Test 2: Peek at stack top\n",
       "    $display(\"TEST 2: Peeking at stack top\");\n",
       "    peeked_value = STACK_PROCESSOR_INSTANCE.peek_stack_top(peek_result);\n",
       "    if (peek_result) \n",
       "      $display(\"Successfully peeked value: 0x%04h\", peeked_value);\n",
       "    $display();\n",
       "    \n",
       "    // Test 3: Pop some values\n",
       "    $display(\"TEST 3: Popping values from stack\");\n",
       "    for (test_iteration = 0; test_iteration < 5; test_iteration++) begin\n",
       "      popped_value = STACK_PROCESSOR_INSTANCE.pop_data_from_stack(pop_result);\n",
       "      if (pop_result)\n",
       "        $display(\"Test iteration %0d: Successfully popped 0x%04h\", \n",
       "                 test_iteration, popped_value);\n",
       "      #1;\n",
       "    end\n",
       "    STACK_PROCESSOR_INSTANCE.display_stack_status();\n",
       "    $display();\n",
       "    \n",
       "    // Test 4: Push more data\n",
       "    $display(\"TEST 4: Pushing additional data\");\n",
       "    push_result = STACK_PROCESSOR_INSTANCE.push_data_onto_stack(16'h9999);\n",
       "    push_result = STACK_PROCESSOR_INSTANCE.push_data_onto_stack(16'h8888);\n",
       "    push_result = STACK_PROCESSOR_INSTANCE.push_data_onto_stack(16'h7777);\n",
       "    STACK_PROCESSOR_INSTANCE.display_stack_status();\n",
       "    $display();\n",
       "    \n",
       "    // Test 5: Empty the stack\n",
       "    $display(\"TEST 5: Emptying the entire stack\");\n",
       "    test_iteration = 0;\n",
       "    while (STACK_PROCESSOR_INSTANCE.stack_pointer > 0) begin\n",
       "      popped_value = STACK_PROCESSOR_INSTANCE.pop_data_from_stack(pop_result);\n",
       "      test_iteration++;\n",
       "      #1;\n",
       "    end\n",
       "    STACK_PROCESSOR_INSTANCE.display_stack_status();\n",
       "    $display();\n",
       "    \n",
       "    // Test 6: Try operations on empty stack\n",
       "    $display(\"TEST 6: Testing operations on empty stack\");\n",
       "    popped_value = STACK_PROCESSOR_INSTANCE.pop_data_from_stack(pop_result);\n",
       "    peeked_value = STACK_PROCESSOR_INSTANCE.peek_stack_top(peek_result);\n",
       "    $display();\n",
       "    \n",
       "    $display(\"=== All Stack Tests Completed Successfully ===\");\n",
       "    $display();\n",
       "    \n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Stack Processor: Initialized with depth=8, width=16\n",
      "\n",
      "=== Stack Processor Testbench Started ===\n",
      "\n",
      "Stack Status: EMPTY (pointer=0)\n",
      "\n",
      "TEST 1: Filling stack with test data\n",
      "  PUSH: 0xabcd at position 0 (depth now 1)\n",
      "  PUSH: 0x1234 at position 1 (depth now 2)\n",
      "  PUSH: 0xdead at position 2 (depth now 3)\n",
      "  PUSH: 0xbeef at position 3 (depth now 4)\n",
      "  PUSH: 0xcafe at position 4 (depth now 5)\n",
      "  PUSH: 0xface at position 5 (depth now 6)\n",
      "  PUSH: 0xfeed at position 6 (depth now 7)\n",
      "  PUSH: 0xc0de at position 7 (depth now 8)\n",
      "  PUSH FAILED: Stack overflow! Depth=8\n",
      "  PUSH FAILED: Stack overflow! Depth=8\n",
      "Stack Status: FULL (pointer=8)\n",
      "\n",
      "TEST 2: Peeking at stack top\n",
      "  PEEK: 0xc0de at top (position 7)\n",
      "Successfully peeked value: 0xc0de\n",
      "\n",
      "TEST 3: Popping values from stack\n",
      "  POP:  0xc0de from position 7 (depth now 7)\n",
      "Test iteration 0: Successfully popped 0xc0de\n",
      "  POP:  0xfeed from position 6 (depth now 6)\n",
      "Test iteration 1: Successfully popped 0xfeed\n",
      "  POP:  0xface from position 5 (depth now 5)\n",
      "Test iteration 2: Successfully popped 0xface\n",
      "  POP:  0xcafe from position 4 (depth now 4)\n",
      "Test iteration 3: Successfully popped 0xcafe\n",
      "  POP:  0xbeef from position 3 (depth now 3)\n",
      "Test iteration 4: Successfully popped 0xbeef\n",
      "Stack Status: 3/8 (pointer=3)\n",
      "\n",
      "TEST 4: Pushing additional data\n",
      "  PUSH: 0x9999 at position 3 (depth now 4)\n",
      "  PUSH: 0x8888 at position 4 (depth now 5)\n",
      "  PUSH: 0x7777 at position 5 (depth now 6)\n",
      "Stack Status: 6/8 (pointer=6)\n",
      "\n",
      "TEST 5: Emptying the entire stack\n",
      "  POP:  0x7777 from position 5 (depth now 5)\n",
      "  POP:  0x8888 from position 4 (depth now 4)\n",
      "  POP:  0x9999 from position 3 (depth now 3)\n",
      "  POP:  0xdead from position 2 (depth now 2)\n",
      "  POP:  0x1234 from position 1 (depth now 1)\n",
      "  POP:  0xabcd from position 0 (depth now 0)\n",
      "Stack Status: EMPTY (pointer=0)\n",
      "\n",
      "TEST 6: Testing operations on empty stack\n",
      "  POP FAILED: Stack underflow! Depth=0\n",
      "  PEEK FAILED: Stack empty! Depth=0\n",
      "\n",
      "=== All Stack Tests Completed Successfully ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_20__stack_automatic_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_20__stack_automatic_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 35,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_20__stack_automatic_functions/\"\n",
    "files = [\"stack_processor.sv\", \"stack_processor_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "59904f97",
   "metadata": {},
   "source": [
    "#### Random Number Generator\n",
    "Static function maintaining seed state between calls"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9e6159c6",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "Random Number Generator with Persistent State\n",
      "\n",
      "Testing Static Function Random Generator\n",
      "Random number: 11\n",
      "Random number: 62\n",
      "Random number: 61\n",
      "Random number: 56\n",
      "Random number: 31\n",
      "\n",
      "Static function maintains seed between calls\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_21__random_number_generator/obj_dir directory...\n",
      "Chapter_7_examples/example_21__random_number_generator/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_21__random_number_generator/\"\n",
    "files = [\"random_number_generator.sv\", \"random_number_generator_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "31a0e242",
   "metadata": {},
   "source": [
    "#### Nested Function Calls\n",
    "Examples showing variable lifetime in nested function scenarios"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "ffd449cc",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// nested_function_lifetime_demo.sv\n",
       "module nested_function_lifetime_demo;\n",
       "  \n",
       "  // Function with automatic variables (default)\n",
       "  function automatic int calculate_outer_sum(input int base_value, \n",
       "                                           input int multiplier);\n",
       "    int outer_accumulator;  // Automatic variable - new instance each call\n",
       "    \n",
       "    $display(\"Outer function called: base=%0d, mult=%0d\", \n",
       "             base_value, multiplier);\n",
       "    \n",
       "    outer_accumulator = base_value;\n",
       "    \n",
       "    // Nested function call\n",
       "    return outer_accumulator + calculate_inner_product(base_value, \n",
       "                                                      multiplier);\n",
       "  endfunction\n",
       "  \n",
       "  // Nested function with static variable\n",
       "  function automatic int calculate_inner_product(input int value, \n",
       "                                               input int factor);\n",
       "    static int call_counter = 0;  // Static - persists across calls\n",
       "    int inner_result;             // Automatic - new each call\n",
       "    \n",
       "    call_counter++;  // Increment static counter\n",
       "    inner_result = value * factor;\n",
       "    \n",
       "    $display(\"  Inner function call #%0d: %0d * %0d = %0d\", \n",
       "             call_counter, value, factor, inner_result);\n",
       "    \n",
       "    return inner_result;\n",
       "  endfunction\n",
       "  \n",
       "  // Function demonstrating variable scope in nested calls\n",
       "  function automatic int recursive_factorial_helper(input int number);\n",
       "    int local_temp;  // Each recursion level has its own copy\n",
       "    \n",
       "    if (number <= 1) begin\n",
       "      $display(\"    Base case reached: number=%0d\", number);\n",
       "      return 1;\n",
       "    end\n",
       "    else begin\n",
       "      local_temp = number;\n",
       "      $display(\"    Recursive call: number=%0d\", number);\n",
       "      return local_temp * recursive_factorial_helper(number - 1);\n",
       "    end\n",
       "  endfunction\n",
       "  \n",
       "  initial begin\n",
       "    int first_result, second_result, third_result;\n",
       "    int factorial_result;\n",
       "    \n",
       "    $display(\"=== Nested Function Call Variable Lifetime Demo ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Demonstrate automatic variable behavior in nested calls\n",
       "    $display(\"Test 1: First nested function call sequence\");\n",
       "    first_result = calculate_outer_sum(10, 3);  \n",
       "    $display(\"First result: %0d\", first_result);\n",
       "    $display();\n",
       "    \n",
       "    $display(\"Test 2: Second nested function call sequence\");\n",
       "    second_result = calculate_outer_sum(5, 4);  \n",
       "    $display(\"Second result: %0d\", second_result);\n",
       "    $display();\n",
       "    \n",
       "    $display(\"Test 3: Third nested function call sequence\");\n",
       "    third_result = calculate_outer_sum(7, 2);   \n",
       "    $display(\"Third result: %0d\", third_result);\n",
       "    $display();\n",
       "    \n",
       "    // Demonstrate recursive function with automatic variables\n",
       "    $display(\"Test 4: Recursive function with automatic variables\");\n",
       "    factorial_result = recursive_factorial_helper(4);\n",
       "    $display(\"Factorial of 4: %0d\", factorial_result);\n",
       "    $display();\n",
       "    \n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// nested_function_lifetime_demo_testbench.sv\n",
       "module nested_function_lifetime_testbench;\n",
       "  \n",
       "  // Instantiate the design under test\n",
       "  nested_function_lifetime_demo DESIGN_UNDER_TEST_INSTANCE();\n",
       "  \n",
       "  // Additional testbench function to demonstrate cross-module calls\n",
       "  function automatic int testbench_wrapper_function(input int test_value);\n",
       "    int wrapper_local;  // Automatic variable in testbench\n",
       "    \n",
       "    $display(\"Testbench wrapper called with value: %0d\", test_value);\n",
       "    wrapper_local = test_value + 100;\n",
       "    \n",
       "    // This would call design functions if they were accessible\n",
       "    // For demonstration, we'll just return a calculated value\n",
       "    return wrapper_local * 2;\n",
       "  endfunction\n",
       "  \n",
       "  initial begin\n",
       "    int testbench_result;\n",
       "    \n",
       "    // Dump waves for simulation\n",
       "    $dumpfile(\"nested_function_lifetime_testbench.vcd\");\n",
       "    $dumpvars(0, nested_function_lifetime_testbench);\n",
       "    \n",
       "    #1;  // Wait for design to complete\n",
       "    \n",
       "    $display(\"=== Testbench Additional Tests ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test variable lifetime in testbench functions\n",
       "    $display(\"Testing testbench function variable lifetime:\");\n",
       "    testbench_result = testbench_wrapper_function(25);\n",
       "    $display(\"Testbench result: %0d\", testbench_result);\n",
       "    $display();\n",
       "    \n",
       "    testbench_result = testbench_wrapper_function(50);\n",
       "    $display(\"Testbench result: %0d\", testbench_result);\n",
       "    $display();\n",
       "    \n",
       "    $display(\"=== Key Observations ===\");\n",
       "    $display(\"1. Automatic variables create new instances for each call\");\n",
       "    $display(\"2. Static variables persist across all function calls\");\n",
       "    $display(\"3. Nested calls maintain separate variable scopes\");\n",
       "    $display(\"4. Recursive calls each have their own variable copies\");\n",
       "    $display();\n",
       "    \n",
       "    $display(\"Simulation completed successfully!\");\n",
       "    \n",
       "  end\n",
       "  \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Nested Function Call Variable Lifetime Demo ===\n",
      "\n",
      "Test 1: First nested function call sequence\n",
      "Outer function called: base=10, mult=3\n",
      "  Inner function call #1: 10 * 3 = 30\n",
      "First result: 40\n",
      "\n",
      "Test 2: Second nested function call sequence\n",
      "Outer function called: base=5, mult=4\n",
      "  Inner function call #2: 5 * 4 = 20\n",
      "Second result: 25\n",
      "\n",
      "Test 3: Third nested function call sequence\n",
      "Outer function called: base=7, mult=2\n",
      "  Inner function call #3: 7 * 2 = 14\n",
      "Third result: 21\n",
      "\n",
      "Test 4: Recursive function with automatic variables\n",
      "    Recursive call: number=4\n",
      "    Recursive call: number=3\n",
      "    Recursive call: number=2\n",
      "    Base case reached: number=1\n",
      "Factorial of 4: 24\n",
      "\n",
      "=== Testbench Additional Tests ===\n",
      "\n",
      "Testing testbench function variable lifetime:\n",
      "Testbench wrapper called with value: 25\n",
      "Testbench result: 250\n",
      "\n",
      "Testbench wrapper called with value: 50\n",
      "Testbench result: 300\n",
      "\n",
      "=== Key Observations ===\n",
      "1. Automatic variables create new instances for each call\n",
      "2. Static variables persist across all function calls\n",
      "3. Nested calls maintain separate variable scopes\n",
      "4. Recursive calls each have their own variable copies\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_22__nested_function_calls/obj_dir directory...\n",
      "Chapter_7_examples/example_22__nested_function_calls/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_22__nested_function_calls/\"\n",
    "files = [\n",
    "    \"nested_function_lifetime_demo.sv\",\n",
    "    \"nested_function_lifetime_demo_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c80ff1d2",
   "metadata": {},
   "source": [
    "## Pass by Reference"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1ae86e11",
   "metadata": {},
   "source": [
    "#### Array Sorting Tasks\n",
    "Tasks that sort arrays in-place using pass by reference"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "bb95212e",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// array_sorting_design.sv\n",
       "module array_sorting_engine();\n",
       "  \n",
       "  // Task to sort integer array in ascending order using bubble sort\n",
       "  // Uses pass by reference (ref keyword) to modify array in-place\n",
       "  task automatic sort_ascending_numbers(ref int unsorted_data_array[8]);\n",
       "    int temp_swap_value;\n",
       "    \n",
       "    $display(\"Starting ascending sort of 8 elements\");\n",
       "    \n",
       "    // Bubble sort implementation\n",
       "    for (int outer_pass = 0; outer_pass < 7; outer_pass++) begin\n",
       "      for (int inner_index = 0; inner_index < 7 - outer_pass; \n",
       "           inner_index++) begin\n",
       "        if (unsorted_data_array[inner_index] > \n",
       "            unsorted_data_array[inner_index + 1]) begin\n",
       "          // Swap elements\n",
       "          temp_swap_value = unsorted_data_array[inner_index];\n",
       "          unsorted_data_array[inner_index] = \n",
       "            unsorted_data_array[inner_index + 1];\n",
       "          unsorted_data_array[inner_index + 1] = temp_swap_value;\n",
       "        end\n",
       "      end\n",
       "    end\n",
       "    $display(\"Ascending sort completed successfully\");\n",
       "  endtask\n",
       "\n",
       "  // Task to sort integer array in descending order\n",
       "  // Uses pass by reference to modify original array\n",
       "  task automatic sort_descending_numbers(ref int unsorted_data_array[6]);\n",
       "    int temp_swap_value;\n",
       "    \n",
       "    $display(\"Starting descending sort of 6 elements\");\n",
       "    \n",
       "    // Bubble sort for descending order\n",
       "    for (int outer_pass = 0; outer_pass < 5; outer_pass++) begin\n",
       "      for (int inner_index = 0; inner_index < 5 - outer_pass; \n",
       "           inner_index++) begin\n",
       "        if (unsorted_data_array[inner_index] < \n",
       "            unsorted_data_array[inner_index + 1]) begin\n",
       "          // Swap elements\n",
       "          temp_swap_value = unsorted_data_array[inner_index];\n",
       "          unsorted_data_array[inner_index] = \n",
       "            unsorted_data_array[inner_index + 1];\n",
       "          unsorted_data_array[inner_index + 1] = temp_swap_value;\n",
       "        end\n",
       "      end\n",
       "    end\n",
       "    $display(\"Descending sort completed successfully\");\n",
       "  endtask\n",
       "\n",
       "  // Utility task to display 8-element array contents\n",
       "  task display_array_8_contents(input int data_array[8], \n",
       "                                input string array_description);\n",
       "    $write(\"%s: [\", array_description);\n",
       "    for (int element_index = 0; element_index < 8; element_index++) begin\n",
       "      if (element_index > 0) $write(\", \");\n",
       "      $write(\"%0d\", data_array[element_index]);\n",
       "    end\n",
       "    $display(\"]\");\n",
       "  endtask\n",
       "\n",
       "  // Utility task to display 6-element array contents\n",
       "  task display_array_6_contents(input int data_array[6], \n",
       "                                input string array_description);\n",
       "    $write(\"%s: [\", array_description);\n",
       "    for (int element_index = 0; element_index < 6; element_index++) begin\n",
       "      if (element_index > 0) $write(\", \");\n",
       "      $write(\"%0d\", data_array[element_index]);\n",
       "    end\n",
       "    $display(\"]\");\n",
       "  endtask\n",
       "\n",
       "  initial begin\n",
       "    $display();\n",
       "    $display(\"=== Array Sorting Tasks Demonstration ===\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// array_sorting_design_testbench.sv\n",
       "module array_sorting_testbench;\n",
       "  \n",
       "  // Instantiate the design under test\n",
       "  array_sorting_engine SORTING_ENGINE_INSTANCE();\n",
       "\n",
       "  // Declare test arrays at module level\n",
       "  int random_numbers[8];\n",
       "  int mixed_values[6];\n",
       "  int duplicate_numbers[8];\n",
       "\n",
       "  initial begin\n",
       "    // Configure wave dumping\n",
       "    $dumpfile(\"array_sorting_testbench.vcd\");\n",
       "    $dumpvars(0, array_sorting_testbench);\n",
       "    \n",
       "    // Initialize test data arrays\n",
       "    random_numbers = '{64, 34, 25, 12, 22, 11, 90, 5};\n",
       "    mixed_values = '{100, -50, 0, 75, -25, 200};\n",
       "    duplicate_numbers = '{5, 2, 8, 2, 9, 1, 5, 5};\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Testing Array Sorting Tasks ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test 1: Sort random numbers in ascending order\n",
       "    $display(\"--- Test 1: Ascending Sort ---\");\n",
       "    SORTING_ENGINE_INSTANCE.display_array_8_contents(random_numbers, \n",
       "                                                     \"Original array\");\n",
       "    SORTING_ENGINE_INSTANCE.sort_ascending_numbers(random_numbers);\n",
       "    SORTING_ENGINE_INSTANCE.display_array_8_contents(random_numbers, \n",
       "                                                     \"Sorted ascending\");\n",
       "    $display();\n",
       "    \n",
       "    // Test 2: Sort mixed values in descending order\n",
       "    $display(\"--- Test 2: Descending Sort ---\");\n",
       "    SORTING_ENGINE_INSTANCE.display_array_6_contents(mixed_values, \n",
       "                                                     \"Original array\");\n",
       "    SORTING_ENGINE_INSTANCE.sort_descending_numbers(mixed_values);\n",
       "    SORTING_ENGINE_INSTANCE.display_array_6_contents(mixed_values, \n",
       "                                                     \"Sorted descending\");\n",
       "    $display();\n",
       "    \n",
       "    // Test 3: Sort array with duplicates in ascending order\n",
       "    $display(\"--- Test 3: Duplicates Ascending Sort ---\");\n",
       "    SORTING_ENGINE_INSTANCE.display_array_8_contents(duplicate_numbers, \n",
       "                                                     \"Original array\");\n",
       "    SORTING_ENGINE_INSTANCE.sort_ascending_numbers(duplicate_numbers);\n",
       "    SORTING_ENGINE_INSTANCE.display_array_8_contents(duplicate_numbers, \n",
       "                                                     \"Sorted ascending\");\n",
       "    $display();\n",
       "    \n",
       "    $display(\"All sorting tests completed successfully!\");\n",
       "    $display();\n",
       "    \n",
       "    #10; // Wait before finishing\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== Array Sorting Tasks Demonstration ===\n",
      "\n",
      "=== Testing Array Sorting Tasks ===\n",
      "\n",
      "--- Test 1: Ascending Sort ---\n",
      "Original array: [64, 34, 25, 12, 22, 11, 90, 5]\n",
      "Starting ascending sort of 8 elements\n",
      "Ascending sort completed successfully\n",
      "Sorted ascending: [5, 11, 12, 22, 25, 34, 64, 90]\n",
      "\n",
      "--- Test 2: Descending Sort ---\n",
      "Original array: [100, -50, 0, 75, -25, 200]\n",
      "Starting descending sort of 6 elements\n",
      "Descending sort completed successfully\n",
      "Sorted descending: [200, 100, 75, 0, -25, -50]\n",
      "\n",
      "--- Test 3: Duplicates Ascending Sort ---\n",
      "Original array: [5, 2, 8, 2, 9, 1, 5, 5]\n",
      "Starting ascending sort of 8 elements\n",
      "Ascending sort completed successfully\n",
      "Sorted ascending: [1, 2, 2, 5, 5, 5, 8, 9]\n",
      "\n",
      "All sorting tests completed successfully!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_23__array_sorting_tasks/obj_dir directory...\n",
      "Chapter_7_examples/example_23__array_sorting_tasks/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_23__array_sorting_tasks/\"\n",
    "files = [\"array_sorting_design.sv\", \"array_sorting_design_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5b0e0af0",
   "metadata": {},
   "source": [
    "#### Matrix Operations\n",
    "Functions performing matrix operations on large data structures"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "b8b2cc44",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// matrix_adder_design.sv\n",
       "module matrix_adder_processor #(\n",
       "  parameter MATRIX_SIZE = 4,\n",
       "  parameter DATA_WIDTH  = 8\n",
       ")(\n",
       "  input  logic                                    clock_signal,\n",
       "  input  logic                                    reset_signal,\n",
       "  input  logic                                    start_operation,\n",
       "  input  logic [DATA_WIDTH-1:0]                  matrix_a_input \n",
       "                                                  [MATRIX_SIZE-1:0]\n",
       "                                                  [MATRIX_SIZE-1:0],\n",
       "  input  logic [DATA_WIDTH-1:0]                  matrix_b_input \n",
       "                                                  [MATRIX_SIZE-1:0]\n",
       "                                                  [MATRIX_SIZE-1:0],\n",
       "  output logic [DATA_WIDTH-1:0]                  matrix_result_output \n",
       "                                                  [MATRIX_SIZE-1:0]\n",
       "                                                  [MATRIX_SIZE-1:0],\n",
       "  output logic                                    operation_complete\n",
       ");\n",
       "\n",
       "  // Internal matrix storage\n",
       "  logic [DATA_WIDTH-1:0] matrix_a_storage [MATRIX_SIZE-1:0]\n",
       "                                          [MATRIX_SIZE-1:0];\n",
       "  logic [DATA_WIDTH-1:0] matrix_b_storage [MATRIX_SIZE-1:0]\n",
       "                                          [MATRIX_SIZE-1:0];\n",
       "  logic [DATA_WIDTH-1:0] result_storage   [MATRIX_SIZE-1:0]\n",
       "                                          [MATRIX_SIZE-1:0];\n",
       "\n",
       "  // Control signals\n",
       "  logic operation_in_progress;\n",
       "  logic [3:0] row_counter;\n",
       "  logic [3:0] column_counter;\n",
       "\n",
       "  // Matrix addition function\n",
       "  function automatic void perform_matrix_addition();\n",
       "    for (int row_index = 0; row_index < MATRIX_SIZE; row_index++) begin\n",
       "      for (int col_index = 0; col_index < MATRIX_SIZE; col_index++) begin\n",
       "        result_storage[row_index][col_index] = \n",
       "          matrix_a_storage[row_index][col_index] + \n",
       "          matrix_b_storage[row_index][col_index];\n",
       "      end\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Sequential logic for matrix operations\n",
       "  always_ff @(posedge clock_signal or posedge reset_signal) begin\n",
       "    if (reset_signal) begin\n",
       "      operation_complete <= 1'b0;\n",
       "      operation_in_progress <= 1'b0;\n",
       "      row_counter <= 4'b0;\n",
       "      column_counter <= 4'b0;\n",
       "      \n",
       "      // Clear result matrix\n",
       "      for (int i = 0; i < MATRIX_SIZE; i++) begin\n",
       "        for (int j = 0; j < MATRIX_SIZE; j++) begin\n",
       "          result_storage[i][j] <= '0;\n",
       "        end\n",
       "      end\n",
       "      \n",
       "    end else begin\n",
       "      if (start_operation && !operation_in_progress) begin\n",
       "        // Load input matrices and start operation\n",
       "        matrix_a_storage <= matrix_a_input;\n",
       "        matrix_b_storage <= matrix_b_input;\n",
       "        operation_in_progress <= 1'b1;\n",
       "        operation_complete <= 1'b0;\n",
       "        \n",
       "      end else if (operation_in_progress && !operation_complete) begin\n",
       "        // Perform matrix addition in the next cycle after loading\n",
       "        perform_matrix_addition();\n",
       "        operation_complete <= 1'b1;\n",
       "        operation_in_progress <= 1'b0;\n",
       "        \n",
       "      end else if (operation_complete) begin\n",
       "        operation_complete <= 1'b0;\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Output assignment\n",
       "  assign matrix_result_output = result_storage;\n",
       "\n",
       "  // Display function for debugging\n",
       "  function automatic void display_matrix_operation();\n",
       "    $display(\"Matrix A:\");\n",
       "    for (int row = 0; row < MATRIX_SIZE; row++) begin\n",
       "      $write(\"  \");\n",
       "      for (int col = 0; col < MATRIX_SIZE; col++) begin\n",
       "        $write(\"%3d \", matrix_a_storage[row][col]);\n",
       "      end\n",
       "      $display();\n",
       "    end\n",
       "    \n",
       "    $display(\"Matrix B:\");\n",
       "    for (int row = 0; row < MATRIX_SIZE; row++) begin\n",
       "      $write(\"  \");\n",
       "      for (int col = 0; col < MATRIX_SIZE; col++) begin\n",
       "        $write(\"%3d \", matrix_b_storage[row][col]);\n",
       "      end\n",
       "      $display();\n",
       "    end\n",
       "    \n",
       "    $display(\"Result Matrix (A + B):\");\n",
       "    for (int row = 0; row < MATRIX_SIZE; row++) begin\n",
       "      $write(\"  \");\n",
       "      for (int col = 0; col < MATRIX_SIZE; col++) begin\n",
       "        $write(\"%3d \", result_storage[row][col]);\n",
       "      end\n",
       "      $display();\n",
       "    end\n",
       "    $display();\n",
       "  endfunction\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// matrix_adder_design_testbench.sv\n",
       "module matrix_adder_testbench;\n",
       "\n",
       "  // Parameters matching the design\n",
       "  parameter MATRIX_SIZE = 4;\n",
       "  parameter DATA_WIDTH  = 8;\n",
       "  parameter CLOCK_PERIOD = 10;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic clock_signal;\n",
       "  logic reset_signal;\n",
       "  logic start_operation;\n",
       "  logic [DATA_WIDTH-1:0] test_matrix_a [MATRIX_SIZE-1:0] [MATRIX_SIZE-1:0];\n",
       "  logic [DATA_WIDTH-1:0] test_matrix_b [MATRIX_SIZE-1:0] [MATRIX_SIZE-1:0];\n",
       "  logic [DATA_WIDTH-1:0] expected_result [MATRIX_SIZE-1:0] [MATRIX_SIZE-1:0];\n",
       "  logic [DATA_WIDTH-1:0] actual_result [MATRIX_SIZE-1:0] [MATRIX_SIZE-1:0];\n",
       "  logic operation_complete;\n",
       "\n",
       "  // Test result tracking\n",
       "  int successful_tests = 0;\n",
       "  int total_tests = 0;\n",
       "\n",
       "  // Instantiate the design under test\n",
       "  matrix_adder_processor #(\n",
       "    .MATRIX_SIZE(MATRIX_SIZE),\n",
       "    .DATA_WIDTH(DATA_WIDTH)\n",
       "  ) matrix_processor_instance (\n",
       "    .clock_signal(clock_signal),\n",
       "    .reset_signal(reset_signal),\n",
       "    .start_operation(start_operation),\n",
       "    .matrix_a_input(test_matrix_a),\n",
       "    .matrix_b_input(test_matrix_b),\n",
       "    .matrix_result_output(actual_result),\n",
       "    .operation_complete(operation_complete)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  always #(CLOCK_PERIOD/2) clock_signal = ~clock_signal;\n",
       "\n",
       "  // Task to initialize test matrices\n",
       "  task automatic initialize_test_matrices();\n",
       "    // Initialize Matrix A with incremental values\n",
       "    for (int row = 0; row < MATRIX_SIZE; row++) begin\n",
       "      for (int col = 0; col < MATRIX_SIZE; col++) begin\n",
       "        test_matrix_a[row][col] = DATA_WIDTH'(row * MATRIX_SIZE + col + 1);\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    // Initialize Matrix B with different pattern\n",
       "    for (int row = 0; row < MATRIX_SIZE; row++) begin\n",
       "      for (int col = 0; col < MATRIX_SIZE; col++) begin\n",
       "        test_matrix_b[row][col] = DATA_WIDTH'((row + col) * 2);\n",
       "      end\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Task to calculate expected results\n",
       "  task automatic calculate_expected_result();\n",
       "    for (int row = 0; row < MATRIX_SIZE; row++) begin\n",
       "      for (int col = 0; col < MATRIX_SIZE; col++) begin\n",
       "        expected_result[row][col] = test_matrix_a[row][col] + \n",
       "                                   test_matrix_b[row][col];\n",
       "      end\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Task to perform matrix addition test\n",
       "  task automatic perform_matrix_addition_test();\n",
       "    total_tests++;\n",
       "    \n",
       "    $display(\"=== Test %0d: Matrix Addition ===\", total_tests);\n",
       "    \n",
       "    // Initialize matrices\n",
       "    initialize_test_matrices();\n",
       "    calculate_expected_result();\n",
       "    \n",
       "    // Start operation\n",
       "    start_operation = 1'b1;\n",
       "    @(posedge clock_signal);\n",
       "    start_operation = 1'b0;\n",
       "    \n",
       "    // Wait for completion\n",
       "    wait(operation_complete);\n",
       "    @(posedge clock_signal);\n",
       "    \n",
       "    // Display matrices\n",
       "    matrix_processor_instance.display_matrix_operation();\n",
       "    \n",
       "    // Verify results\n",
       "    if (verify_matrix_results()) begin\n",
       "      $display(\"Matrix addition test PASSED\");\n",
       "      successful_tests++;\n",
       "    end else begin\n",
       "      $display(\"Matrix addition test FAILED\");\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "  endtask\n",
       "\n",
       "  // Function to verify matrix results\n",
       "  function automatic bit verify_matrix_results();\n",
       "    bit test_passed = 1'b1;\n",
       "    \n",
       "    for (int row = 0; row < MATRIX_SIZE; row++) begin\n",
       "      for (int col = 0; col < MATRIX_SIZE; col++) begin\n",
       "        if (actual_result[row][col] !== expected_result[row][col]) begin\n",
       "          $display(\"Mismatch at [%0d][%0d]: Expected=%0d, Got=%0d\",\n",
       "                  row, col, expected_result[row][col], \n",
       "                  actual_result[row][col]);\n",
       "          test_passed = 1'b0;\n",
       "        end\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    return test_passed;\n",
       "  endfunction\n",
       "\n",
       "  // Task to perform system reset\n",
       "  task automatic perform_system_reset();\n",
       "    $display(\"Performing system reset...\");\n",
       "    reset_signal = 1'b1;\n",
       "    repeat(3) @(posedge clock_signal);\n",
       "    reset_signal = 1'b0;\n",
       "    @(posedge clock_signal);\n",
       "    $display(\"Reset complete\");\n",
       "    $display();\n",
       "  endtask\n",
       "\n",
       "  // Main test sequence\n",
       "  initial begin\n",
       "    // Initialize signals\n",
       "    clock_signal = 1'b0;\n",
       "    reset_signal = 1'b0;\n",
       "    start_operation = 1'b0;\n",
       "    \n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"matrix_adder_testbench.vcd\");\n",
       "    $dumpvars(0, matrix_adder_testbench);\n",
       "    \n",
       "    $display(\"Starting Matrix Operations Testbench\");\n",
       "    $display(\"=====================================\");\n",
       "    $display();\n",
       "    \n",
       "    // Perform reset\n",
       "    perform_system_reset();\n",
       "    \n",
       "    // Run matrix addition tests\n",
       "    perform_matrix_addition_test();\n",
       "    \n",
       "    // Add small delay for waveform clarity\n",
       "    repeat(5) @(posedge clock_signal);\n",
       "    \n",
       "    // Display final results\n",
       "    $display(\"=== Test Summary ===\");\n",
       "    $display(\"Total Tests: %0d\", total_tests);\n",
       "    $display(\"Passed: %0d\", successful_tests);\n",
       "    $display(\"Failed: %0d\", total_tests - successful_tests);\n",
       "    \n",
       "    if (successful_tests == total_tests) begin\n",
       "      $display(\"All tests PASSED!\");\n",
       "    end else begin\n",
       "      $display(\"Some tests FAILED!\");\n",
       "    end\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Matrix operations testbench complete!\");\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "  // Timeout watchdog\n",
       "  initial begin\n",
       "    #(CLOCK_PERIOD * 1000);\n",
       "    $display(\"ERROR: Testbench timeout!\");\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Starting Matrix Operations Testbench\n",
      "=====================================\n",
      "\n",
      "Performing system reset...\n",
      "Reset complete\n",
      "\n",
      "=== Test 1: Matrix Addition ===\n",
      "Matrix A:\n",
      "    1   2   3   4\n",
      "    5   6   7   8\n",
      "    9  10  11  12\n",
      "   13  14  15  16\n",
      "Matrix B:\n",
      "    0   2   4   6\n",
      "    2   4   6   8\n",
      "    4   6   8  10\n",
      "    6   8  10  12\n",
      "Result Matrix (A + B):\n",
      "    1   4   7  10\n",
      "    7  10  13  16\n",
      "   13  16  19  22\n",
      "   19  22  25  28\n",
      "\n",
      "Matrix addition test PASSED\n",
      "\n",
      "=== Test Summary ===\n",
      "Total Tests: 1\n",
      "Passed: 1\n",
      "Failed: 0\n",
      "All tests PASSED!\n",
      "\n",
      "Matrix operations testbench complete!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_24__matrix_operations/obj_dir directory...\n",
      "Chapter_7_examples/example_24__matrix_operations/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_24__matrix_operations/\"\n",
    "files = [\"matrix_adder_design.sv\", \"matrix_adder_design_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1233181a",
   "metadata": {},
   "source": [
    "#### Configuration Update Tasks\n",
    "Tasks modifying system configuration structures by reference"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "e208e935",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// system_config_manager.sv\n",
       "module system_config_manager ();\n",
       "\n",
       "  // System configuration structure\n",
       "  typedef struct packed {\n",
       "    logic [7:0] cpu_frequency_setting;\n",
       "    logic [3:0] cache_size_level;\n",
       "    logic       power_save_mode_enable;\n",
       "    logic       debug_trace_enable;\n",
       "  } system_config_struct;\n",
       "\n",
       "  // Configuration registers\n",
       "  system_config_struct current_system_config;\n",
       "  system_config_struct backup_system_config;\n",
       "\n",
       "  // Task to update CPU frequency configuration by reference\n",
       "  task automatic update_cpu_frequency_config(\n",
       "    ref system_config_struct config_to_modify,\n",
       "    input logic [7:0] new_frequency_setting\n",
       "  );\n",
       "    $display(\"Updating CPU frequency from %d to %d\", \n",
       "             config_to_modify.cpu_frequency_setting, new_frequency_setting);\n",
       "    config_to_modify.cpu_frequency_setting = new_frequency_setting;\n",
       "    $display(\"CPU frequency configuration updated successfully\");\n",
       "  endtask\n",
       "\n",
       "  // Task to update cache configuration by reference\n",
       "  task automatic update_cache_config(\n",
       "    ref system_config_struct config_to_modify,\n",
       "    input logic [3:0] new_cache_level\n",
       "  );\n",
       "    $display(\"Updating cache level from %d to %d\", \n",
       "             config_to_modify.cache_size_level, new_cache_level);\n",
       "    config_to_modify.cache_size_level = new_cache_level;\n",
       "    $display(\"Cache configuration updated successfully\");\n",
       "  endtask\n",
       "\n",
       "  // Task to update power management configuration by reference\n",
       "  task automatic update_power_management_config(\n",
       "    ref system_config_struct config_to_modify,\n",
       "    input logic enable_power_save,\n",
       "    input logic enable_debug_trace\n",
       "  );\n",
       "    $display(\"Updating power save: %b -> %b, debug trace: %b -> %b\",\n",
       "             config_to_modify.power_save_mode_enable, enable_power_save,\n",
       "             config_to_modify.debug_trace_enable, enable_debug_trace);\n",
       "    config_to_modify.power_save_mode_enable = enable_power_save;\n",
       "    config_to_modify.debug_trace_enable = enable_debug_trace;\n",
       "    $display(\"Power management configuration updated successfully\");\n",
       "  endtask\n",
       "\n",
       "  // Task to backup current configuration by reference\n",
       "  task automatic backup_current_config(\n",
       "    ref system_config_struct source_config,\n",
       "    ref system_config_struct destination_config\n",
       "  );\n",
       "    $display(\"Creating backup of current system configuration\");\n",
       "    destination_config = source_config;\n",
       "    $display(\"Configuration backup completed\");\n",
       "  endtask\n",
       "\n",
       "  // Display configuration status\n",
       "  task automatic display_config_status(\n",
       "    ref system_config_struct config_to_display,\n",
       "    input string config_name\n",
       "  );\n",
       "    $display(\"=== %s Configuration Status ===\", config_name);\n",
       "    $display(\"CPU Frequency Setting: %d\", \n",
       "             config_to_display.cpu_frequency_setting);\n",
       "    $display(\"Cache Size Level: %d\", config_to_display.cache_size_level);\n",
       "    $display(\"Power Save Mode: %b\", \n",
       "             config_to_display.power_save_mode_enable);\n",
       "    $display(\"Debug Trace: %b\", config_to_display.debug_trace_enable);\n",
       "    $display(\"==============================\");\n",
       "  endtask\n",
       "\n",
       "  initial begin\n",
       "    $display(\"System Configuration Manager Initialization\");\n",
       "    \n",
       "    // Initialize default configuration\n",
       "    current_system_config.cpu_frequency_setting = 8'd100;\n",
       "    current_system_config.cache_size_level = 4'd2;\n",
       "    current_system_config.power_save_mode_enable = 1'b0;\n",
       "    current_system_config.debug_trace_enable = 1'b1;\n",
       "    \n",
       "    $display(\"Default configuration loaded\");\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// system_config_manager_testbench.sv\n",
       "module config_update_testbench;\n",
       "\n",
       "  // Instantiate the system configuration manager\n",
       "  system_config_manager CONFIG_MANAGER_INSTANCE();\n",
       "\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"config_update_testbench.vcd\");\n",
       "    $dumpvars(0, config_update_testbench);\n",
       "    \n",
       "    $display();\n",
       "    $display(\"Starting Configuration Update Tasks Demonstration\");\n",
       "    $display(\"================================================\");\n",
       "    \n",
       "    // Wait for initialization\n",
       "    #5;\n",
       "    \n",
       "    // Display initial configuration\n",
       "    CONFIG_MANAGER_INSTANCE.display_config_status(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config, \"Initial\"\n",
       "    );\n",
       "    \n",
       "    #10;\n",
       "    $display(\"\\n--- Testing CPU Frequency Configuration Update ---\");\n",
       "    CONFIG_MANAGER_INSTANCE.update_cpu_frequency_config(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config, 8'd150\n",
       "    );\n",
       "    \n",
       "    #5;\n",
       "    CONFIG_MANAGER_INSTANCE.display_config_status(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config, \"After CPU Update\"\n",
       "    );\n",
       "    \n",
       "    #10;\n",
       "    $display(\"\\n--- Testing Cache Configuration Update ---\");\n",
       "    CONFIG_MANAGER_INSTANCE.update_cache_config(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config, 4'd5\n",
       "    );\n",
       "    \n",
       "    #5;\n",
       "    CONFIG_MANAGER_INSTANCE.display_config_status(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config, \"After Cache Update\"\n",
       "    );\n",
       "    \n",
       "    #10;\n",
       "    $display(\"\\n--- Testing Power Management Configuration Update ---\");\n",
       "    CONFIG_MANAGER_INSTANCE.update_power_management_config(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config, 1'b1, 1'b0\n",
       "    );\n",
       "    \n",
       "    #5;\n",
       "    CONFIG_MANAGER_INSTANCE.display_config_status(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config, \"After Power Update\"\n",
       "    );\n",
       "    \n",
       "    #10;\n",
       "    $display(\"\\n--- Testing Configuration Backup ---\");\n",
       "    CONFIG_MANAGER_INSTANCE.backup_current_config(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config,\n",
       "      CONFIG_MANAGER_INSTANCE.backup_system_config\n",
       "    );\n",
       "    \n",
       "    #5;\n",
       "    CONFIG_MANAGER_INSTANCE.display_config_status(\n",
       "      CONFIG_MANAGER_INSTANCE.backup_system_config, \"Backup\"\n",
       "    );\n",
       "    \n",
       "    #10;\n",
       "    $display(\"\\n--- Testing Multiple Configuration Updates ---\");\n",
       "    CONFIG_MANAGER_INSTANCE.update_cpu_frequency_config(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config, 8'd200\n",
       "    );\n",
       "    CONFIG_MANAGER_INSTANCE.update_cache_config(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config, 4'd7\n",
       "    );\n",
       "    \n",
       "    #5;\n",
       "    CONFIG_MANAGER_INSTANCE.display_config_status(\n",
       "      CONFIG_MANAGER_INSTANCE.current_system_config, \"Final Current\"\n",
       "    );\n",
       "    CONFIG_MANAGER_INSTANCE.display_config_status(\n",
       "      CONFIG_MANAGER_INSTANCE.backup_system_config, \"Final Backup\"\n",
       "    );\n",
       "    \n",
       "    #10;\n",
       "    $display(\"\\n================================================\");\n",
       "    $display(\"Configuration Update Tasks Demonstration Complete\");\n",
       "    $display();\n",
       "    \n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "System Configuration Manager Initialization\n",
      "Default configuration loaded\n",
      "\n",
      "Starting Configuration Update Tasks Demonstration\n",
      "================================================\n",
      "=== Initial Configuration Status ===\n",
      "CPU Frequency Setting: 100\n",
      "Cache Size Level:  2\n",
      "Power Save Mode: 0\n",
      "Debug Trace: 1\n",
      "==============================\n",
      "\n",
      "--- Testing CPU Frequency Configuration Update ---\n",
      "Updating CPU frequency from 100 to 150\n",
      "CPU frequency configuration updated successfully\n",
      "=== After CPU Update Configuration Status ===\n",
      "CPU Frequency Setting: 150\n",
      "Cache Size Level:  2\n",
      "Power Save Mode: 0\n",
      "Debug Trace: 1\n",
      "==============================\n",
      "\n",
      "--- Testing Cache Configuration Update ---\n",
      "Updating cache level from  2 to  5\n",
      "Cache configuration updated successfully\n",
      "=== After Cache Update Configuration Status ===\n",
      "CPU Frequency Setting: 150\n",
      "Cache Size Level:  5\n",
      "Power Save Mode: 0\n",
      "Debug Trace: 1\n",
      "==============================\n",
      "\n",
      "--- Testing Power Management Configuration Update ---\n",
      "Updating power save: 0 -> 1, debug trace: 1 -> 0\n",
      "Power management configuration updated successfully\n",
      "=== After Power Update Configuration Status ===\n",
      "CPU Frequency Setting: 150\n",
      "Cache Size Level:  5\n",
      "Power Save Mode: 1\n",
      "Debug Trace: 0\n",
      "==============================\n",
      "\n",
      "--- Testing Configuration Backup ---\n",
      "Creating backup of current system configuration\n",
      "Configuration backup completed\n",
      "=== Backup Configuration Status ===\n",
      "CPU Frequency Setting: 150\n",
      "Cache Size Level:  5\n",
      "Power Save Mode: 1\n",
      "Debug Trace: 0\n",
      "==============================\n",
      "\n",
      "--- Testing Multiple Configuration Updates ---\n",
      "Updating CPU frequency from 150 to 200\n",
      "CPU frequency configuration updated successfully\n",
      "Updating cache level from  5 to  7\n",
      "Cache configuration updated successfully\n",
      "=== Final Current Configuration Status ===\n",
      "CPU Frequency Setting: 200\n",
      "Cache Size Level:  7\n",
      "Power Save Mode: 1\n",
      "Debug Trace: 0\n",
      "==============================\n",
      "=== Final Backup Configuration Status ===\n",
      "CPU Frequency Setting: 150\n",
      "Cache Size Level:  5\n",
      "Power Save Mode: 1\n",
      "Debug Trace: 0\n",
      "==============================\n",
      "\n",
      "================================================\n",
      "Configuration Update Tasks Demonstration Complete\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_25__configuration_update_tasks/obj_dir directory...\n",
      "Chapter_7_examples/example_25__configuration_update_tasks/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_25__configuration_update_tasks/\"\n",
    "files = [\"system_config_manager.sv\", \"system_config_manager_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2926edab",
   "metadata": {},
   "source": [
    "#### Buffer Management Functions\n",
    "Functions managing circular buffers and memory pools"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "ac80d021",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// circular_buffer_manager.sv - Fixed Version\n",
       "module circular_buffer_manager #(\n",
       "  parameter BUFFER_DEPTH = 8,\n",
       "  parameter DATA_WIDTH   = 8\n",
       ")(\n",
       "  input  logic                    clk,\n",
       "  input  logic                    reset_n,\n",
       "  input  logic                    write_enable,\n",
       "  input  logic                    read_enable,\n",
       "  input  logic [DATA_WIDTH-1:0]   write_data,\n",
       "  output logic [DATA_WIDTH-1:0]   read_data,\n",
       "  output logic                    buffer_full,\n",
       "  output logic                    buffer_empty,\n",
       "  output logic [$clog2(BUFFER_DEPTH):0] occupancy_count\n",
       ");\n",
       "\n",
       "  // Internal memory pool\n",
       "  logic [DATA_WIDTH-1:0] memory_pool [BUFFER_DEPTH];\n",
       "  \n",
       "  // Circular buffer pointers  \n",
       "  logic [$clog2(BUFFER_DEPTH)-1:0] write_pointer;\n",
       "  logic [$clog2(BUFFER_DEPTH)-1:0] read_pointer;\n",
       "  logic [$clog2(BUFFER_DEPTH):0]   data_count;\n",
       "\n",
       "  // Buffer management functions\n",
       "  function automatic logic is_buffer_full();\n",
       "    return (data_count == BUFFER_DEPTH);\n",
       "  endfunction\n",
       "\n",
       "  function automatic logic is_buffer_empty();\n",
       "    return (data_count == 0);\n",
       "  endfunction\n",
       "\n",
       "  function automatic logic [$clog2(BUFFER_DEPTH)-1:0] next_pointer(\n",
       "    input logic [$clog2(BUFFER_DEPTH)-1:0] current_pointer\n",
       "  );\n",
       "    return (current_pointer == ($clog2(BUFFER_DEPTH)'(BUFFER_DEPTH-1))) ? \n",
       "           ($clog2(BUFFER_DEPTH)'(0)) : current_pointer + 1;\n",
       "  endfunction\n",
       "\n",
       "  // Memory pool allocation logic\n",
       "  always_ff @(posedge clk or negedge reset_n) begin\n",
       "    if (!reset_n) begin\n",
       "      write_pointer  <= '0;\n",
       "      read_pointer   <= '0;\n",
       "      data_count     <= '0;\n",
       "    end else begin\n",
       "      // Handle simultaneous operations first\n",
       "      if (write_enable && read_enable && !is_buffer_empty() && !is_buffer_full()) begin\n",
       "        // Simultaneous read and write - data count stays same\n",
       "        memory_pool[write_pointer] <= write_data;\n",
       "        write_pointer <= next_pointer(write_pointer);\n",
       "        read_pointer <= next_pointer(read_pointer);\n",
       "        // data_count remains unchanged\n",
       "      end else begin\n",
       "        // Handle write-only operation\n",
       "        if (write_enable && !is_buffer_full() && !(read_enable && !is_buffer_empty())) begin\n",
       "          memory_pool[write_pointer] <= write_data;\n",
       "          write_pointer <= next_pointer(write_pointer);\n",
       "          data_count <= data_count + 1;\n",
       "        end\n",
       "        \n",
       "        // Handle read-only operation  \n",
       "        if (read_enable && !is_buffer_empty() && !(write_enable && !is_buffer_full())) begin\n",
       "          read_pointer <= next_pointer(read_pointer);\n",
       "          data_count <= data_count - 1;\n",
       "        end\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "  // Output assignments - combinatorial read\n",
       "  assign read_data       = memory_pool[read_pointer];\n",
       "  assign buffer_full     = is_buffer_full();\n",
       "  assign buffer_empty    = is_buffer_empty();\n",
       "  assign occupancy_count = data_count;\n",
       "\n",
       "  initial $display(\"Circular buffer manager initialized with depth %0d\", \n",
       "                   BUFFER_DEPTH);\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// circular_buffer_manager_testbench.sv - Fixed Version\n",
       "module buffer_manager_testbench;\n",
       "\n",
       "  // Testbench parameters\n",
       "  parameter BUFFER_DEPTH = 4;\n",
       "  parameter DATA_WIDTH   = 8;\n",
       "  parameter CLK_PERIOD   = 10;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic                    clk;\n",
       "  logic                    reset_n;\n",
       "  logic                    write_enable;\n",
       "  logic                    read_enable;\n",
       "  logic [DATA_WIDTH-1:0]   write_data;\n",
       "  logic [DATA_WIDTH-1:0]   read_data;\n",
       "  logic                    buffer_full;\n",
       "  logic                    buffer_empty;\n",
       "  logic [$clog2(BUFFER_DEPTH):0] occupancy_count;\n",
       "\n",
       "  // Test data storage\n",
       "  logic [DATA_WIDTH-1:0] test_write_sequence [8] = \n",
       "    '{8'hAA, 8'hBB, 8'hCC, 8'hDD, 8'hEE, 8'hFF, 8'h11, 8'h22};\n",
       "  logic [DATA_WIDTH-1:0] expected_read_data;\n",
       "  logic [DATA_WIDTH-1:0] captured_read_data;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  circular_buffer_manager #(\n",
       "    .BUFFER_DEPTH(BUFFER_DEPTH),\n",
       "    .DATA_WIDTH(DATA_WIDTH)\n",
       "  ) buffer_manager_instance (\n",
       "    .clk(clk),\n",
       "    .reset_n(reset_n),\n",
       "    .write_enable(write_enable),\n",
       "    .read_enable(read_enable),\n",
       "    .write_data(write_data),\n",
       "    .read_data(read_data),\n",
       "    .buffer_full(buffer_full),\n",
       "    .buffer_empty(buffer_empty),\n",
       "    .occupancy_count(occupancy_count)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clk = 0;\n",
       "    forever #(CLK_PERIOD/2) clk = ~clk;\n",
       "  end\n",
       "\n",
       "  // Test stimulus and buffer management verification\n",
       "  initial begin\n",
       "    // Dump waves for buffer analysis\n",
       "    $dumpfile(\"buffer_manager_testbench.vcd\");\n",
       "    $dumpvars(0, buffer_manager_testbench);\n",
       "\n",
       "    $display();\n",
       "    $display(\"=== Buffer Management Functions Test ===\");\n",
       "    \n",
       "    // Initialize signals\n",
       "    reset_n      = 0;\n",
       "    write_enable = 0;\n",
       "    read_enable  = 0;\n",
       "    write_data   = 0;\n",
       "    \n",
       "    // Reset sequence\n",
       "    repeat(2) @(posedge clk);\n",
       "    reset_n = 1;\n",
       "    @(posedge clk);\n",
       "    \n",
       "    $display(\"Initial state - Empty: %0b, Full: %0b, Count: %0d\", \n",
       "             buffer_empty, buffer_full, occupancy_count);\n",
       "\n",
       "    // Test 1: Fill circular buffer completely\n",
       "    $display(\"\\n--- Test 1: Filling circular buffer ---\");\n",
       "    for (int write_index = 0; write_index < BUFFER_DEPTH; write_index++) begin\n",
       "      write_enable = 1;\n",
       "      write_data = test_write_sequence[write_index];\n",
       "      $display(\"Writing data: 0x%02X, Count: %0d, Full: %0b\", \n",
       "               write_data, occupancy_count, buffer_full);\n",
       "      @(posedge clk);\n",
       "    end\n",
       "    write_enable = 0;\n",
       "\n",
       "    // Test 2: Attempt overflow write\n",
       "    $display(\"\\n--- Test 2: Testing buffer overflow protection ---\");\n",
       "    write_enable = 1;\n",
       "    write_data = 8'hFF;\n",
       "    $display(\"Overflow attempt - Full: %0b, Count: %0d\", \n",
       "             buffer_full, occupancy_count);\n",
       "    @(posedge clk);\n",
       "    write_enable = 0;\n",
       "\n",
       "    // Test 3: Read from circular buffer\n",
       "    $display(\"\\n--- Test 3: Reading from circular buffer ---\");\n",
       "    for (int read_index = 0; read_index < BUFFER_DEPTH; read_index++) begin\n",
       "      expected_read_data = test_write_sequence[read_index];\n",
       "      \n",
       "      // Capture read data BEFORE applying read enable\n",
       "      captured_read_data = read_data;\n",
       "      \n",
       "      $display(\"Before read - Read ptr: %0d, Write ptr: %0d, Data[0-3]: %02X %02X %02X %02X\", \n",
       "               buffer_manager_instance.read_pointer, \n",
       "               buffer_manager_instance.write_pointer,\n",
       "               buffer_manager_instance.memory_pool[0],\n",
       "               buffer_manager_instance.memory_pool[1], \n",
       "               buffer_manager_instance.memory_pool[2],\n",
       "               buffer_manager_instance.memory_pool[3]);\n",
       "      \n",
       "      $display(\"Read data: 0x%02X, Expected: 0x%02X, Match: %0b, Count: %0d\", \n",
       "               captured_read_data, expected_read_data, \n",
       "               (captured_read_data == expected_read_data), occupancy_count);\n",
       "      \n",
       "      // Apply read enable and clock edge\n",
       "      read_enable = 1;\n",
       "      @(posedge clk);\n",
       "      read_enable = 0;\n",
       "    end\n",
       "\n",
       "    // Test 4: Attempt underflow read\n",
       "    $display(\"\\n--- Test 4: Testing buffer underflow protection ---\");\n",
       "    read_enable = 1;\n",
       "    $display(\"Underflow attempt - Empty: %0b, Count: %0d\", \n",
       "             buffer_empty, occupancy_count);\n",
       "    @(posedge clk);\n",
       "    read_enable = 0;\n",
       "\n",
       "    // Test 5: Simultaneous read/write operations\n",
       "    $display(\"\\n--- Test 5: Simultaneous buffer operations ---\");\n",
       "    // First write some data to have something to read\n",
       "    write_enable = 1;\n",
       "    write_data = test_write_sequence[4]; // 0xEE\n",
       "    @(posedge clk);\n",
       "    write_enable = 0;\n",
       "    \n",
       "    $display(\"Setup for simultaneous ops - Count: %0d\", occupancy_count);\n",
       "    \n",
       "    for (int sim_index = 5; sim_index < 8; sim_index++) begin\n",
       "      // Capture current read data before operation\n",
       "      captured_read_data = read_data;\n",
       "      \n",
       "      // Set up simultaneous read/write\n",
       "      write_enable = 1;\n",
       "      read_enable  = 1;\n",
       "      write_data = test_write_sequence[sim_index];\n",
       "      \n",
       "      $display(\"Simultaneous - Write: 0x%02X, Read: 0x%02X, Count before: %0d\", \n",
       "               write_data, captured_read_data, occupancy_count);\n",
       "      \n",
       "      @(posedge clk); // Execute both operations\n",
       "      \n",
       "      $display(\"After simultaneous op - Count: %0d\", occupancy_count);\n",
       "      \n",
       "      write_enable = 0;\n",
       "      read_enable  = 0;\n",
       "    end\n",
       "\n",
       "    repeat(2) @(posedge clk);\n",
       "    $display(\"\\n=== Buffer Management Test Complete ===\");\n",
       "    $display();\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Circular buffer manager initialized with depth 4\n",
      "\n",
      "=== Buffer Management Functions Test ===\n",
      "Initial state - Empty: 1, Full: 0, Count: 0\n",
      "\n",
      "--- Test 1: Filling circular buffer ---\n",
      "Writing data: 0xaa, Count: 0, Full: 0\n",
      "Writing data: 0xbb, Count: 1, Full: 0\n",
      "Writing data: 0xcc, Count: 2, Full: 0\n",
      "Writing data: 0xdd, Count: 3, Full: 0\n",
      "\n",
      "--- Test 2: Testing buffer overflow protection ---\n",
      "Overflow attempt - Full: 1, Count: 4\n",
      "\n",
      "--- Test 3: Reading from circular buffer ---\n",
      "Before read - Read ptr: 0, Write ptr: 0, Data[0-3]: aa bb cc dd\n",
      "Read data: 0xaa, Expected: 0xaa, Match: 1, Count: 4\n",
      "Before read - Read ptr: 1, Write ptr: 0, Data[0-3]: aa bb cc dd\n",
      "Read data: 0xbb, Expected: 0xbb, Match: 1, Count: 3\n",
      "Before read - Read ptr: 2, Write ptr: 0, Data[0-3]: aa bb cc dd\n",
      "Read data: 0xcc, Expected: 0xcc, Match: 1, Count: 2\n",
      "Before read - Read ptr: 3, Write ptr: 0, Data[0-3]: aa bb cc dd\n",
      "Read data: 0xdd, Expected: 0xdd, Match: 1, Count: 1\n",
      "\n",
      "--- Test 4: Testing buffer underflow protection ---\n",
      "Underflow attempt - Empty: 1, Count: 0\n",
      "\n",
      "--- Test 5: Simultaneous buffer operations ---\n",
      "Setup for simultaneous ops - Count: 1\n",
      "Simultaneous - Write: 0xff, Read: 0xee, Count before: 1\n",
      "After simultaneous op - Count: 1\n",
      "Simultaneous - Write: 0x11, Read: 0xff, Count before: 1\n",
      "After simultaneous op - Count: 1\n",
      "Simultaneous - Write: 0x22, Read: 0x11, Count before: 1\n",
      "After simultaneous op - Count: 1\n",
      "\n",
      "=== Buffer Management Test Complete ===\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_26__buffer_management/obj_dir directory...\n",
      "Chapter_7_examples/example_26__buffer_management/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_26__buffer_management/\"\n",
    "files = [\"circular_buffer_manager.sv\", \"circular_buffer_manager_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2f544452",
   "metadata": {},
   "source": [
    "#### State Machine Tasks\n",
    "Tasks updating complex state machine structures"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "960a4503",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// traffic_light_controller.sv\n",
       "module traffic_light_controller (\n",
       "  input  logic clock_signal,\n",
       "  input  logic reset_signal,\n",
       "  input  logic pedestrian_button_pressed,\n",
       "  output logic red_light_active,\n",
       "  output logic yellow_light_active,\n",
       "  output logic green_light_active\n",
       ");\n",
       "\n",
       "  // State definitions\n",
       "  typedef enum logic [2:0] {\n",
       "    IDLE_STATE           = 3'b000,\n",
       "    GREEN_ACTIVE_STATE   = 3'b001,\n",
       "    YELLOW_ACTIVE_STATE  = 3'b010,\n",
       "    RED_ACTIVE_STATE     = 3'b011,\n",
       "    PEDESTRIAN_STATE     = 3'b100\n",
       "  } traffic_state_type;\n",
       "\n",
       "  // State machine variables\n",
       "  traffic_state_type current_state, next_state;\n",
       "  logic [3:0] timer_counter;\n",
       "  logic pedestrian_crossing_requested;\n",
       "\n",
       "  // State machine task to update complex state structure\n",
       "  task update_traffic_state_machine(\n",
       "    input traffic_state_type new_state,\n",
       "    input logic [3:0] timer_value,\n",
       "    input logic pedestrian_request\n",
       "  );\n",
       "    begin\n",
       "      current_state = new_state;\n",
       "      timer_counter = timer_value;\n",
       "      pedestrian_crossing_requested = pedestrian_request;\n",
       "      \n",
       "      // Update output lights based on state\n",
       "      case (current_state)\n",
       "        IDLE_STATE: begin\n",
       "          red_light_active = 1'b1;\n",
       "          yellow_light_active = 1'b0;\n",
       "          green_light_active = 1'b0;\n",
       "        end\n",
       "        GREEN_ACTIVE_STATE: begin\n",
       "          red_light_active = 1'b0;\n",
       "          yellow_light_active = 1'b0;\n",
       "          green_light_active = 1'b1;\n",
       "        end\n",
       "        YELLOW_ACTIVE_STATE: begin\n",
       "          red_light_active = 1'b0;\n",
       "          yellow_light_active = 1'b1;\n",
       "          green_light_active = 1'b0;\n",
       "        end\n",
       "        RED_ACTIVE_STATE, PEDESTRIAN_STATE: begin\n",
       "          red_light_active = 1'b1;\n",
       "          yellow_light_active = 1'b0;\n",
       "          green_light_active = 1'b0;\n",
       "        end\n",
       "        default: begin\n",
       "          red_light_active = 1'b1;\n",
       "          yellow_light_active = 1'b0;\n",
       "          green_light_active = 1'b0;\n",
       "        end\n",
       "      endcase\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Initialize state machine\n",
       "  initial begin\n",
       "    update_traffic_state_machine(IDLE_STATE, 4'b0000, 1'b0);\n",
       "  end\n",
       "\n",
       "  // State machine clock process\n",
       "  always @(posedge clock_signal or posedge reset_signal) begin\n",
       "    if (reset_signal) begin\n",
       "      update_traffic_state_machine(IDLE_STATE, 4'b0000, 1'b0);\n",
       "    end else begin\n",
       "      // Update pedestrian request\n",
       "      if (pedestrian_button_pressed) \n",
       "        pedestrian_crossing_requested = 1'b1;\n",
       "\n",
       "      // State transitions with timer\n",
       "      case (current_state)\n",
       "        IDLE_STATE: begin\n",
       "          update_traffic_state_machine(GREEN_ACTIVE_STATE, 4'b0000, \n",
       "                                     pedestrian_crossing_requested);\n",
       "        end\n",
       "        \n",
       "        GREEN_ACTIVE_STATE: begin\n",
       "          if (timer_counter >= 4'd5) begin\n",
       "            if (pedestrian_crossing_requested)\n",
       "              update_traffic_state_machine(YELLOW_ACTIVE_STATE, 4'b0000, \n",
       "                                         pedestrian_crossing_requested);\n",
       "            else\n",
       "              update_traffic_state_machine(GREEN_ACTIVE_STATE, 4'b0000, \n",
       "                                         pedestrian_crossing_requested);\n",
       "          end else begin\n",
       "            update_traffic_state_machine(GREEN_ACTIVE_STATE, \n",
       "                                       timer_counter + 1'b1, \n",
       "                                       pedestrian_crossing_requested);\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        YELLOW_ACTIVE_STATE: begin\n",
       "          if (timer_counter >= 4'd2) begin\n",
       "            if (pedestrian_crossing_requested)\n",
       "              update_traffic_state_machine(PEDESTRIAN_STATE, 4'b0000, 1'b1);\n",
       "            else\n",
       "              update_traffic_state_machine(RED_ACTIVE_STATE, 4'b0000, 1'b0);\n",
       "          end else begin\n",
       "            update_traffic_state_machine(YELLOW_ACTIVE_STATE, \n",
       "                                       timer_counter + 1'b1, \n",
       "                                       pedestrian_crossing_requested);\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        RED_ACTIVE_STATE: begin\n",
       "          if (timer_counter >= 4'd3) begin\n",
       "            update_traffic_state_machine(GREEN_ACTIVE_STATE, 4'b0000, 1'b0);\n",
       "          end else begin\n",
       "            update_traffic_state_machine(RED_ACTIVE_STATE, \n",
       "                                       timer_counter + 1'b1, \n",
       "                                       pedestrian_crossing_requested);\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        PEDESTRIAN_STATE: begin\n",
       "          if (timer_counter >= 4'd4) begin\n",
       "            update_traffic_state_machine(GREEN_ACTIVE_STATE, 4'b0000, 1'b0);\n",
       "          end else begin\n",
       "            update_traffic_state_machine(PEDESTRIAN_STATE, \n",
       "                                       timer_counter + 1'b1, 1'b1);\n",
       "          end\n",
       "        end\n",
       "        \n",
       "        default: begin\n",
       "          update_traffic_state_machine(IDLE_STATE, 4'b0000, 1'b0);\n",
       "        end\n",
       "      endcase\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// traffic_light_controller_testbench.sv\n",
       "module traffic_light_controller_testbench;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic clock_signal;\n",
       "  logic reset_signal;\n",
       "  logic pedestrian_button_pressed;\n",
       "  logic red_light_active;\n",
       "  logic yellow_light_active;\n",
       "  logic green_light_active;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  traffic_light_controller TRAFFIC_CONTROLLER_INSTANCE (\n",
       "    .clock_signal(clock_signal),\n",
       "    .reset_signal(reset_signal),\n",
       "    .pedestrian_button_pressed(pedestrian_button_pressed),\n",
       "    .red_light_active(red_light_active),\n",
       "    .yellow_light_active(yellow_light_active),\n",
       "    .green_light_active(green_light_active)\n",
       "  );\n",
       "\n",
       "  // Task to display current traffic light state\n",
       "  task display_traffic_light_status();\n",
       "    begin\n",
       "      $display(\"Time: %0t | R:%b Y:%b G:%b | State: %s | Ped: %b\", \n",
       "               $time,\n",
       "               red_light_active,\n",
       "               yellow_light_active, \n",
       "               green_light_active,\n",
       "               get_state_name(),\n",
       "               pedestrian_button_pressed);\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Function to get readable state name\n",
       "  function string get_state_name();\n",
       "    case ({red_light_active, yellow_light_active, green_light_active})\n",
       "      3'b100: return \"RED\";\n",
       "      3'b010: return \"YELLOW\";\n",
       "      3'b001: return \"GREEN\";\n",
       "      default: return \"UNKNOWN\";\n",
       "    endcase\n",
       "  endfunction\n",
       "\n",
       "  // Task to simulate pedestrian button press\n",
       "  task simulate_pedestrian_crossing_request();\n",
       "    begin\n",
       "      $display(\"\\n--- Pedestrian crossing requested ---\");\n",
       "      pedestrian_button_pressed = 1'b1;\n",
       "      #20;\n",
       "      pedestrian_button_pressed = 1'b0;\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Task to wait for specific light state\n",
       "  task wait_for_light_state(input logic red, yellow, green);\n",
       "    begin\n",
       "      while (!(red_light_active == red && \n",
       "               yellow_light_active == yellow && \n",
       "               green_light_active == green)) begin\n",
       "        #10;\n",
       "      end\n",
       "      $display(\"Reached expected light state: R:%b Y:%b G:%b\", \n",
       "               red, yellow, green);\n",
       "    end\n",
       "  endtask\n",
       "\n",
       "  // Clock generation - limited duration\n",
       "  initial begin\n",
       "    clock_signal = 0;\n",
       "    repeat (200) #10 clock_signal = ~clock_signal;  // Limited clock cycles\n",
       "  end\n",
       "\n",
       "  // Test sequence\n",
       "  initial begin\n",
       "    // Initialize waveform dump\n",
       "    $dumpfile(\"traffic_light_controller_testbench.vcd\");\n",
       "    $dumpvars(0, traffic_light_controller_testbench);\n",
       "\n",
       "    $display(\"\\n=== Traffic Light Controller State Machine Test ===\");\n",
       "    $display(\"Testing state machine tasks for complex state updates\\n\");\n",
       "\n",
       "    // Initialize signals\n",
       "    reset_signal = 1'b0;\n",
       "    pedestrian_button_pressed = 1'b0;\n",
       "\n",
       "    // Apply reset\n",
       "    $display(\"--- Applying Reset ---\");\n",
       "    reset_signal = 1'b1;\n",
       "    #30;\n",
       "    reset_signal = 1'b0;\n",
       "    #10;\n",
       "\n",
       "    // Monitor normal traffic light sequence\n",
       "    $display(\"\\n--- Normal Traffic Light Sequence ---\");\n",
       "    repeat (10) begin  // Reduced from 20\n",
       "      display_traffic_light_status();\n",
       "      #20;\n",
       "    end\n",
       "\n",
       "    // Test pedestrian crossing during green light\n",
       "    wait_for_light_state(1'b0, 1'b0, 1'b1);  // Wait for green\n",
       "    simulate_pedestrian_crossing_request();\n",
       "    \n",
       "    $display(\"\\n--- Monitoring Pedestrian Crossing Sequence ---\");\n",
       "    repeat (15) begin  // Reduced from 25\n",
       "      display_traffic_light_status();\n",
       "      #20;\n",
       "    end\n",
       "\n",
       "    // Test reset during operation\n",
       "    $display(\"\\n--- Testing Reset During Operation ---\");\n",
       "    reset_signal = 1'b1;\n",
       "    #20;\n",
       "    reset_signal = 1'b0;\n",
       "    \n",
       "    repeat (8) begin  // Reduced from 10\n",
       "      display_traffic_light_status();\n",
       "      #20;\n",
       "    end\n",
       "\n",
       "    $display(\"\\n=== Test Completed Successfully ===\");\n",
       "    $display(\"State machine tasks effectively managed complex state updates\");\n",
       "    #50;  // Small delay before finish\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "  // Monitor for unexpected states - simplified\n",
       "  always @(posedge clock_signal) begin\n",
       "    if (!reset_signal && $time > 100) begin  // Skip initial period\n",
       "      // Check for invalid light combinations\n",
       "      if ((red_light_active + yellow_light_active + green_light_active) != 1) begin\n",
       "        $error(\"Invalid light combination detected at time %0t\", $time);\n",
       "        $finish;\n",
       "      end\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "=== Traffic Light Controller State Machine Test ===\n",
      "Testing state machine tasks for complex state updates\n",
      "\n",
      "--- Applying Reset ---\n",
      "\n",
      "--- Normal Traffic Light Sequence ---\n",
      "Time: 40 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 60 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 80 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 100 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 120 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 140 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 160 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 180 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 200 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 220 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Reached expected light state: R:0 Y:0 G:1\n",
      "\n",
      "--- Pedestrian crossing requested ---\n",
      "\n",
      "--- Monitoring Pedestrian Crossing Sequence ---\n",
      "Time: 260 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 280 | R:0 Y:1 G:0 | State: YELLOW | Ped: 0\n",
      "Time: 300 | R:0 Y:1 G:0 | State: YELLOW | Ped: 0\n",
      "Time: 320 | R:0 Y:1 G:0 | State: YELLOW | Ped: 0\n",
      "Time: 340 | R:1 Y:0 G:0 | State: RED | Ped: 0\n",
      "Time: 360 | R:1 Y:0 G:0 | State: RED | Ped: 0\n",
      "Time: 380 | R:1 Y:0 G:0 | State: RED | Ped: 0\n",
      "Time: 400 | R:1 Y:0 G:0 | State: RED | Ped: 0\n",
      "Time: 420 | R:1 Y:0 G:0 | State: RED | Ped: 0\n",
      "Time: 440 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 460 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 480 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 500 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 520 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 540 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "\n",
      "--- Testing Reset During Operation ---\n",
      "Time: 580 | R:1 Y:0 G:0 | State: RED | Ped: 0\n",
      "Time: 600 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 620 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 640 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 660 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 680 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 700 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "Time: 720 | R:0 Y:0 G:1 | State: GREEN | Ped: 0\n",
      "\n",
      "=== Test Completed Successfully ===\n",
      "State machine tasks effectively managed complex state updates\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_27__state_machine_tasks/obj_dir directory...\n",
      "Chapter_7_examples/example_27__state_machine_tasks/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_27__state_machine_tasks/\"\n",
    "files = [\n",
    "    \"traffic_light_controller.sv\",\n",
    "    \"traffic_light_controller_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b4d6c8c8",
   "metadata": {},
   "source": [
    "## Return Statements in Functions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63033226",
   "metadata": {},
   "source": [
    "#### Input Validation Functions\n",
    "Functions with multiple return points for different validation cases"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "0e301655",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// input_validator_module.sv\n",
       "module input_validator_module ();\n",
       "\n",
       "  // Function to validate range with multiple return points\n",
       "  function automatic logic validate_range(input logic [7:0] data_value,\n",
       "                                          input logic [7:0] min_limit,\n",
       "                                          input logic [7:0] max_limit);\n",
       "    // Check if minimum is greater than maximum (invalid range)\n",
       "    if (min_limit > max_limit) begin\n",
       "      $display(\"ERROR: Invalid range - min (%0d) > max (%0d)\", \n",
       "               min_limit, max_limit);\n",
       "      return 1'b0;  // Return failure immediately\n",
       "    end\n",
       "    \n",
       "    // Check if value is below minimum\n",
       "    if (data_value < min_limit) begin\n",
       "      $display(\"WARNING: Value %0d below minimum %0d\", \n",
       "               data_value, min_limit);\n",
       "      return 1'b0;  // Return failure immediately\n",
       "    end\n",
       "    \n",
       "    // Check if value is above maximum\n",
       "    if (data_value > max_limit) begin\n",
       "      $display(\"WARNING: Value %0d above maximum %0d\", \n",
       "               data_value, max_limit);\n",
       "      return 1'b0;  // Return failure immediately\n",
       "    end\n",
       "    \n",
       "    // Value is within valid range\n",
       "    $display(\"SUCCESS: Value %0d is within range [%0d:%0d]\", \n",
       "             data_value, min_limit, max_limit);\n",
       "    return 1'b1;  // Return success\n",
       "  endfunction\n",
       "\n",
       "  // Function to validate password strength with multiple criteria\n",
       "  function automatic logic [1:0] check_password_strength(\n",
       "                                   input logic [31:0] password_length,\n",
       "                                   input logic has_uppercase_char,\n",
       "                                   input logic has_number_digit,\n",
       "                                   input logic has_special_symbol);\n",
       "    \n",
       "    // Check minimum length requirement first\n",
       "    if (password_length < 8) begin\n",
       "      $display(\"WEAK: Password too short (%0d chars)\", password_length);\n",
       "      return 2'b00;  // Return weak immediately\n",
       "    end\n",
       "    \n",
       "    // Check for uppercase requirement\n",
       "    if (!has_uppercase_char) begin\n",
       "      $display(\"WEAK: Missing uppercase character\");\n",
       "      return 2'b00;  // Return weak immediately\n",
       "    end\n",
       "    \n",
       "    // Determine strength based on remaining criteria\n",
       "    if (has_number_digit && has_special_symbol) begin\n",
       "      $display(\"STRONG: All criteria met (len=%0d)\", password_length);\n",
       "      return 2'b10;  // Return strong\n",
       "    end else if (has_number_digit || has_special_symbol) begin\n",
       "      $display(\"MEDIUM: Some criteria met (len=%0d)\", password_length);\n",
       "      return 2'b01;  // Return medium\n",
       "    end else begin\n",
       "      $display(\"WEAK: Missing numbers and symbols\");\n",
       "      return 2'b00;  // Return weak\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    logic        validation_result;\n",
       "    logic [1:0]  strength_rating;\n",
       "    \n",
       "    $display(\"=== Input Validation Functions Demo ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Test range validation function\n",
       "    $display(\"--- Range Validation Tests ---\");\n",
       "    validation_result = validate_range(50, 10, 100);\n",
       "    validation_result = validate_range(5, 10, 100);\n",
       "    validation_result = validate_range(150, 10, 100);\n",
       "    validation_result = validate_range(75, 100, 50);  // Invalid range\n",
       "    $display();\n",
       "    \n",
       "    // Test password strength function\n",
       "    $display(\"--- Password Strength Tests ---\");\n",
       "    strength_rating = check_password_strength(12, 1'b1, 1'b1, 1'b1);\n",
       "    strength_rating = check_password_strength(10, 1'b1, 1'b1, 1'b0);\n",
       "    strength_rating = check_password_strength(8, 1'b1, 1'b0, 1'b0);\n",
       "    strength_rating = check_password_strength(6, 1'b0, 1'b1, 1'b1);\n",
       "    strength_rating = check_password_strength(8, 1'b0, 1'b0, 1'b0);\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// input_validator_module_testbench.sv\n",
       "module input_validator_testbench;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  input_validator_module INPUT_VALIDATOR_DUT();\n",
       "\n",
       "  // Test variables\n",
       "  logic        range_check_result;\n",
       "  logic [1:0]  password_strength_level;\n",
       "  integer      test_counter;\n",
       "\n",
       "  initial begin\n",
       "    // Initialize VCD dump\n",
       "    $dumpfile(\"input_validator_testbench.vcd\");\n",
       "    $dumpvars(0, input_validator_testbench);\n",
       "    \n",
       "    test_counter = 0;\n",
       "    \n",
       "    $display(\"=== Input Validation Functions Testbench ===\");\n",
       "    $display(\"Testing functions with multiple return points\");\n",
       "    $display();\n",
       "    \n",
       "    // Additional comprehensive range validation tests\n",
       "    $display(\"--- Extended Range Validation Tests ---\");\n",
       "    \n",
       "    test_counter++;\n",
       "    $display(\"Test %0d: Valid boundary values\", test_counter);\n",
       "    range_check_result = INPUT_VALIDATOR_DUT.validate_range(10, 10, 10);\n",
       "    range_check_result = INPUT_VALIDATOR_DUT.validate_range(0, 0, 255);\n",
       "    #1;\n",
       "    \n",
       "    test_counter++;\n",
       "    $display(\"Test %0d: Edge case testing\", test_counter);\n",
       "    range_check_result = INPUT_VALIDATOR_DUT.validate_range(255, 0, 255);\n",
       "    range_check_result = INPUT_VALIDATOR_DUT.validate_range(128, 50, 200);\n",
       "    #1;\n",
       "    \n",
       "    test_counter++;\n",
       "    $display(\"Test %0d: Error condition testing\", test_counter);\n",
       "    range_check_result = INPUT_VALIDATOR_DUT.validate_range(100, 200, 50);\n",
       "    range_check_result = INPUT_VALIDATOR_DUT.validate_range(25, 50, 40);\n",
       "    #1;\n",
       "    \n",
       "    $display();\n",
       "    \n",
       "    // Additional comprehensive password strength tests\n",
       "    $display(\"--- Extended Password Strength Tests ---\");\n",
       "    \n",
       "    test_counter++;\n",
       "    $display(\"Test %0d: Minimum length boundary\", test_counter);\n",
       "    password_strength_level = INPUT_VALIDATOR_DUT.check_password_strength(\n",
       "                                8, 1'b1, 1'b1, 1'b1);\n",
       "    password_strength_level = INPUT_VALIDATOR_DUT.check_password_strength(\n",
       "                                7, 1'b1, 1'b1, 1'b1);\n",
       "    #1;\n",
       "    \n",
       "    test_counter++;\n",
       "    $display(\"Test %0d: Various combinations\", test_counter);\n",
       "    password_strength_level = INPUT_VALIDATOR_DUT.check_password_strength(\n",
       "                                15, 1'b1, 1'b0, 1'b1);\n",
       "    password_strength_level = INPUT_VALIDATOR_DUT.check_password_strength(\n",
       "                                20, 1'b1, 1'b1, 1'b0);\n",
       "    #1;\n",
       "    \n",
       "    test_counter++;\n",
       "    $display(\"Test %0d: Weak password scenarios\", test_counter);\n",
       "    password_strength_level = INPUT_VALIDATOR_DUT.check_password_strength(\n",
       "                                12, 1'b0, 1'b1, 1'b1);\n",
       "    password_strength_level = INPUT_VALIDATOR_DUT.check_password_strength(\n",
       "                                4, 1'b1, 1'b1, 1'b1);\n",
       "    #1;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Testbench completed successfully ===\");\n",
       "    $display(\"Demonstrated multiple return points in validation functions\");\n",
       "    #10;\n",
       "    \n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Input Validation Functions Demo ===\n",
      "\n",
      "--- Range Validation Tests ---\n",
      "SUCCESS: Value 50 is within range [10:100]\n",
      "WARNING: Value 5 below minimum 10\n",
      "WARNING: Value 150 above maximum 100\n",
      "ERROR: Invalid range - min (100) > max (50)\n",
      "\n",
      "--- Password Strength Tests ---\n",
      "STRONG: All criteria met (len=12)\n",
      "MEDIUM: Some criteria met (len=10)\n",
      "WEAK: Missing numbers and symbols\n",
      "WEAK: Password too short (6 chars)\n",
      "WEAK: Missing uppercase character\n",
      "\n",
      "=== Input Validation Functions Testbench ===\n",
      "Testing functions with multiple return points\n",
      "\n",
      "--- Extended Range Validation Tests ---\n",
      "Test 1: Valid boundary values\n",
      "SUCCESS: Value 10 is within range [10:10]\n",
      "SUCCESS: Value 0 is within range [0:255]\n",
      "Test 2: Edge case testing\n",
      "SUCCESS: Value 255 is within range [0:255]\n",
      "SUCCESS: Value 128 is within range [50:200]\n",
      "Test 3: Error condition testing\n",
      "ERROR: Invalid range - min (200) > max (50)\n",
      "ERROR: Invalid range - min (50) > max (40)\n",
      "\n",
      "--- Extended Password Strength Tests ---\n",
      "Test 4: Minimum length boundary\n",
      "STRONG: All criteria met (len=8)\n",
      "WEAK: Password too short (7 chars)\n",
      "Test 5: Various combinations\n",
      "MEDIUM: Some criteria met (len=15)\n",
      "MEDIUM: Some criteria met (len=20)\n",
      "Test 6: Weak password scenarios\n",
      "WEAK: Missing uppercase character\n",
      "WEAK: Password too short (4 chars)\n",
      "\n",
      "=== Testbench completed successfully ===\n",
      "Demonstrated multiple return points in validation functions\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_28__input_validation_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_28__input_validation_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_28__input_validation_functions/\"\n",
    "files = [\"input_validator_module.sv\", \"input_validator_module_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8c83cb99",
   "metadata": {},
   "source": [
    "#### Search Functions\n",
    "Functions with early returns for efficient searching algorithms"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "03ac6818",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// search_algorithms_module.sv\n",
       "module search_algorithms_module();\n",
       "\n",
       "  // Function: Linear search with early return for efficiency\n",
       "  function automatic int linear_search_with_early_return(\n",
       "    input int search_array[8],\n",
       "    input int target_value\n",
       "  );\n",
       "    for (int array_index = 0; array_index < 8; array_index++) begin\n",
       "      if (search_array[array_index] == target_value) begin\n",
       "        $display(\"Linear search: Found %0d at index %0d\", \n",
       "                 target_value, array_index);\n",
       "        return array_index;  // Early return when found\n",
       "      end\n",
       "    end\n",
       "    $display(\"Linear search: Value %0d not found\", target_value);\n",
       "    return -1;  // Return -1 if not found\n",
       "  endfunction\n",
       "\n",
       "  // Function: Binary search with early return (assumes sorted array)\n",
       "  function automatic int binary_search_with_early_return(\n",
       "    input int sorted_array[8],\n",
       "    input int target_value\n",
       "  );\n",
       "    int left_boundary = 0;\n",
       "    int right_boundary = 7;\n",
       "    int middle_index;\n",
       "    \n",
       "    while (left_boundary <= right_boundary) begin\n",
       "      middle_index = (left_boundary + right_boundary) / 2;\n",
       "      \n",
       "      if (sorted_array[middle_index] == target_value) begin\n",
       "        $display(\"Binary search: Found %0d at index %0d\", \n",
       "                 target_value, middle_index);\n",
       "        return middle_index;  // Early return when found\n",
       "      end\n",
       "      else if (sorted_array[middle_index] < target_value) begin\n",
       "        left_boundary = middle_index + 1;\n",
       "      end\n",
       "      else begin\n",
       "        right_boundary = middle_index - 1;\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    $display(\"Binary search: Value %0d not found\", target_value);\n",
       "    return -1;  // Return -1 if not found\n",
       "  endfunction\n",
       "\n",
       "  // Function: Search for first occurrence with early return\n",
       "  function automatic int find_first_occurrence_with_early_return(\n",
       "    input int data_array[8],\n",
       "    input int search_target\n",
       "  );\n",
       "    for (int position = 0; position < 8; position++) begin\n",
       "      if (data_array[position] == search_target) begin\n",
       "        $display(\"First occurrence: Found %0d at position %0d\", \n",
       "                 search_target, position);\n",
       "        return position;  // Early return on first match\n",
       "      end\n",
       "    end\n",
       "    $display(\"First occurrence: Value %0d not found\", search_target);\n",
       "    return -1;\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display(\"=== Search Functions with Early Returns Demo ===\");\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// search_algorithms_module_testbench.sv\n",
       "module search_testbench_module;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  search_algorithms_module SEARCH_ALGORITHM_INSTANCE();\n",
       "\n",
       "  // Test data arrays\n",
       "  int test_array[8] = '{10, 25, 33, 47, 52, 68, 74, 89};\n",
       "  int sorted_test_array[8] = '{10, 25, 33, 47, 52, 68, 74, 89};\n",
       "  int duplicate_array[8] = '{15, 25, 25, 25, 40, 55, 70, 85};\n",
       "  \n",
       "  int search_result;\n",
       "\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"search_testbench_module.vcd\");\n",
       "    $dumpvars(0, search_testbench_module);\n",
       "    \n",
       "    $display(\"=== Testing Search Functions with Early Returns ===\");\n",
       "    $display();\n",
       "    \n",
       "    // Display test arrays\n",
       "    $display(\"Test array: %p\", test_array);\n",
       "    $display(\"Sorted array: %p\", sorted_test_array);\n",
       "    $display(\"Array with duplicates: %p\", duplicate_array);\n",
       "    $display();\n",
       "    \n",
       "    // Test linear search with early return\n",
       "    $display(\"--- Linear Search Tests ---\");\n",
       "    search_result = SEARCH_ALGORITHM_INSTANCE.\n",
       "                    linear_search_with_early_return(test_array, 47);\n",
       "    search_result = SEARCH_ALGORITHM_INSTANCE.\n",
       "                    linear_search_with_early_return(test_array, 99);\n",
       "    $display();\n",
       "    \n",
       "    // Test binary search with early return\n",
       "    $display(\"--- Binary Search Tests ---\");\n",
       "    search_result = SEARCH_ALGORITHM_INSTANCE.\n",
       "                    binary_search_with_early_return(sorted_test_array, 52);\n",
       "    search_result = SEARCH_ALGORITHM_INSTANCE.\n",
       "                    binary_search_with_early_return(sorted_test_array, 30);\n",
       "    $display();\n",
       "    \n",
       "    // Test first occurrence search with early return\n",
       "    $display(\"--- First Occurrence Search Tests ---\");\n",
       "    search_result = SEARCH_ALGORITHM_INSTANCE.\n",
       "                    find_first_occurrence_with_early_return(\n",
       "                      duplicate_array, 25);\n",
       "    search_result = SEARCH_ALGORITHM_INSTANCE.\n",
       "                    find_first_occurrence_with_early_return(\n",
       "                      duplicate_array, 60);\n",
       "    $display();\n",
       "    \n",
       "    $display(\"=== Search Functions Testing Complete ===\");\n",
       "    $display();\n",
       "    \n",
       "    #10;  // Wait before finishing\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Search Functions with Early Returns Demo ===\n",
      "\n",
      "=== Testing Search Functions with Early Returns ===\n",
      "\n",
      "Test array: '{'ha, 'h19, 'h21, 'h2f, 'h34, 'h44, 'h4a, 'h59}\n",
      "Sorted array: '{'ha, 'h19, 'h21, 'h2f, 'h34, 'h44, 'h4a, 'h59}\n",
      "Array with duplicates: '{'hf, 'h19, 'h19, 'h19, 'h28, 'h37, 'h46, 'h55}\n",
      "\n",
      "--- Linear Search Tests ---\n",
      "Linear search: Found 47 at index 3\n",
      "Linear search: Value 99 not found\n",
      "\n",
      "--- Binary Search Tests ---\n",
      "Binary search: Found 52 at index 4\n",
      "Binary search: Value 30 not found\n",
      "\n",
      "--- First Occurrence Search Tests ---\n",
      "First occurrence: Found 25 at position 1\n",
      "First occurrence: Value 60 not found\n",
      "\n",
      "=== Search Functions Testing Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_29__search_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_29__search_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_29__search_functions/\"\n",
    "files = [\n",
    "    \"search_algorithms_module.sv\",\n",
    "    \"search_algorithms_module_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9eb28cef",
   "metadata": {},
   "source": [
    "#### Error Handling Functions\n",
    "Functions demonstrating proper error detection and return patterns"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "c74292a4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// error_handler_processor.sv\n",
       "\n",
       "module arithmetic_error_handler();\n",
       "\n",
       "  // Error codes as parameters for easy access\n",
       "  localparam logic [2:0] ERROR_NONE        = 3'b000;\n",
       "  localparam logic [2:0] ERROR_DIVIDE_ZERO = 3'b001;\n",
       "  localparam logic [2:0] ERROR_OVERFLOW    = 3'b010;\n",
       "  localparam logic [2:0] ERROR_UNDERFLOW   = 3'b011;\n",
       "  localparam logic [2:0] ERROR_INVALID_OP  = 3'b100;\n",
       "\n",
       "  // Function: Safe division with error detection\n",
       "  function automatic logic [15:0] safe_divide_function(\n",
       "    input logic [7:0] dividend_input,\n",
       "    input logic [7:0] divisor_input,\n",
       "    output logic [2:0] error_status_output\n",
       "  );\n",
       "    logic [15:0] result_value;\n",
       "    \n",
       "    // Check for division by zero\n",
       "    if (divisor_input == 8'h00) begin\n",
       "      error_status_output = ERROR_DIVIDE_ZERO;\n",
       "      result_value = 16'hFFFF;  // Error indicator value\n",
       "      $display(\"ERROR: Division by zero detected!\");\n",
       "    end\n",
       "    else begin\n",
       "      error_status_output = ERROR_NONE;\n",
       "      result_value = {8'h00, dividend_input} / {8'h00, divisor_input};\n",
       "      $display(\"Division successful: %0d / %0d = %0d\", \n",
       "               dividend_input, divisor_input, result_value);\n",
       "    end\n",
       "    \n",
       "    return result_value;\n",
       "  endfunction\n",
       "\n",
       "  // Function: Safe addition with overflow detection\n",
       "  function automatic logic [8:0] safe_add_function(\n",
       "    input logic [7:0] operand_a_input,\n",
       "    input logic [7:0] operand_b_input,\n",
       "    output logic [2:0] error_status_output\n",
       "  );\n",
       "    logic [8:0] extended_result;\n",
       "    \n",
       "    extended_result = operand_a_input + operand_b_input;\n",
       "    \n",
       "    // Check for 8-bit overflow\n",
       "    if (extended_result > 9'h0FF) begin\n",
       "      error_status_output = ERROR_OVERFLOW;\n",
       "      $display(\"ERROR: Addition overflow detected! %0d + %0d = %0d\", \n",
       "               operand_a_input, operand_b_input, extended_result);\n",
       "    end\n",
       "    else begin\n",
       "      error_status_output = ERROR_NONE;\n",
       "      $display(\"Addition successful: %0d + %0d = %0d\", \n",
       "               operand_a_input, operand_b_input, extended_result[7:0]);\n",
       "    end\n",
       "    \n",
       "    return extended_result;\n",
       "  endfunction\n",
       "\n",
       "  // Function: Input validation with error return\n",
       "  function automatic logic validate_input_range_function(\n",
       "    input logic [7:0] data_input,\n",
       "    input logic [7:0] min_boundary,\n",
       "    input logic [7:0] max_boundary,\n",
       "    output logic [2:0] error_status_output\n",
       "  );\n",
       "    logic validation_result;\n",
       "    \n",
       "    if (data_input < min_boundary || data_input > max_boundary) begin\n",
       "      error_status_output = ERROR_INVALID_OP;\n",
       "      validation_result = 1'b0;\n",
       "      $display(\"ERROR: Input %0d outside valid range [%0d:%0d]\", \n",
       "               data_input, min_boundary, max_boundary);\n",
       "    end\n",
       "    else begin\n",
       "      error_status_output = ERROR_NONE;\n",
       "      validation_result = 1'b1;\n",
       "      $display(\"Input validation passed: %0d within [%0d:%0d]\", \n",
       "               data_input, min_boundary, max_boundary);\n",
       "    end\n",
       "    \n",
       "    return validation_result;\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display(\"=== Error Handling Functions Demonstration ===\");\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// error_handler_processor_testbench.sv\n",
       "module error_handler_testbench;\n",
       "\n",
       "  // Error codes as parameters matching the design\n",
       "  localparam logic [2:0] ERROR_NONE        = 3'b000;\n",
       "  localparam logic [2:0] ERROR_DIVIDE_ZERO = 3'b001;\n",
       "  localparam logic [2:0] ERROR_OVERFLOW    = 3'b010;\n",
       "  localparam logic [2:0] ERROR_UNDERFLOW   = 3'b011;\n",
       "  localparam logic [2:0] ERROR_INVALID_OP  = 3'b100;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  arithmetic_error_handler ERROR_HANDLER_INSTANCE();\n",
       "\n",
       "  // Test variables\n",
       "  logic [15:0] division_result;\n",
       "  logic [8:0] addition_result;\n",
       "  logic validation_result;\n",
       "  logic [2:0] error_status;\n",
       "\n",
       "  // Function to convert error code to string for display\n",
       "  function automatic string error_code_to_string(input logic [2:0] code);\n",
       "    case (code)\n",
       "      ERROR_NONE:        return \"ERROR_NONE\";\n",
       "      ERROR_DIVIDE_ZERO: return \"ERROR_DIVIDE_ZERO\";\n",
       "      ERROR_OVERFLOW:    return \"ERROR_OVERFLOW\";\n",
       "      ERROR_UNDERFLOW:   return \"ERROR_UNDERFLOW\";\n",
       "      ERROR_INVALID_OP:  return \"ERROR_INVALID_OP\";\n",
       "      default:           return \"UNKNOWN_ERROR\";\n",
       "    endcase\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"error_handler_testbench.vcd\");\n",
       "    $dumpvars(0, error_handler_testbench);\n",
       "\n",
       "    $display(\"=== Testing Error Handling Functions ===\");\n",
       "    $display();\n",
       "\n",
       "    // Test 1: Safe division - normal operation\n",
       "    $display(\"Test 1: Normal Division\");\n",
       "    division_result = ERROR_HANDLER_INSTANCE.safe_divide_function(\n",
       "      8'd20, 8'd4, error_status);\n",
       "    $display(\"Result: %0d, Error: %s\", division_result, \n",
       "             error_code_to_string(error_status));\n",
       "    $display();\n",
       "\n",
       "    // Test 2: Safe division - divide by zero error\n",
       "    $display(\"Test 2: Division by Zero Error\");\n",
       "    division_result = ERROR_HANDLER_INSTANCE.safe_divide_function(\n",
       "      8'd15, 8'd0, error_status);\n",
       "    $display(\"Result: 0x%04X, Error: %s\", division_result, \n",
       "             error_code_to_string(error_status));\n",
       "    $display();\n",
       "\n",
       "    // Test 3: Safe addition - normal operation\n",
       "    $display(\"Test 3: Normal Addition\");\n",
       "    addition_result = ERROR_HANDLER_INSTANCE.safe_add_function(\n",
       "      8'd100, 8'd50, error_status);\n",
       "    $display(\"Result: %0d, Error: %s\", addition_result[7:0], \n",
       "             error_code_to_string(error_status));\n",
       "    $display();\n",
       "\n",
       "    // Test 4: Safe addition - overflow error\n",
       "    $display(\"Test 4: Addition Overflow Error\");\n",
       "    addition_result = ERROR_HANDLER_INSTANCE.safe_add_function(\n",
       "      8'd200, 8'd100, error_status);\n",
       "    $display(\"Result: %0d (truncated to 8-bit), Error: %s\", \n",
       "             addition_result[7:0], error_code_to_string(error_status));\n",
       "    $display();\n",
       "\n",
       "    // Test 5: Input validation - valid range\n",
       "    $display(\"Test 5: Input Validation - Valid Range\");\n",
       "    validation_result = ERROR_HANDLER_INSTANCE.validate_input_range_function(\n",
       "      8'd75, 8'd10, 8'd100, error_status);\n",
       "    $display(\"Valid: %b, Error: %s\", validation_result, \n",
       "             error_code_to_string(error_status));\n",
       "    $display();\n",
       "\n",
       "    // Test 6: Input validation - invalid range (too low)\n",
       "    $display(\"Test 6: Input Validation - Below Range\");\n",
       "    validation_result = ERROR_HANDLER_INSTANCE.validate_input_range_function(\n",
       "      8'd5, 8'd10, 8'd100, error_status);\n",
       "    $display(\"Valid: %b, Error: %s\", validation_result, \n",
       "             error_code_to_string(error_status));\n",
       "    $display();\n",
       "\n",
       "    // Test 7: Input validation - invalid range (too high)\n",
       "    $display(\"Test 7: Input Validation - Above Range\");\n",
       "    validation_result = ERROR_HANDLER_INSTANCE.validate_input_range_function(\n",
       "      8'd150, 8'd10, 8'd100, error_status);\n",
       "    $display(\"Valid: %b, Error: %s\", validation_result, \n",
       "             error_code_to_string(error_status));\n",
       "    $display();\n",
       "\n",
       "    $display(\"=== Error Handling Functions Test Complete ===\");\n",
       "    #1;  // Wait for a time unit\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "=== Error Handling Functions Demonstration ===\n",
      "\n",
      "=== Testing Error Handling Functions ===\n",
      "\n",
      "Test 1: Normal Division\n",
      "Division successful: 20 / 4 = 5\n",
      "Result: 5, Error: ERROR_NONE\n",
      "\n",
      "Test 2: Division by Zero Error\n",
      "ERROR: Division by zero detected!\n",
      "Result: 0xffff, Error: ERROR_DIVIDE_ZERO\n",
      "\n",
      "Test 3: Normal Addition\n",
      "Addition successful: 100 + 50 = 150\n",
      "Result: 150, Error: ERROR_NONE\n",
      "\n",
      "Test 4: Addition Overflow Error\n",
      "ERROR: Addition overflow detected! 200 + 100 = 300\n",
      "Result: 44 (truncated to 8-bit), Error: ERROR_OVERFLOW\n",
      "\n",
      "Test 5: Input Validation - Valid Range\n",
      "Input validation passed: 75 within [10:100]\n",
      "Valid: 1, Error: ERROR_NONE\n",
      "\n",
      "Test 6: Input Validation - Below Range\n",
      "ERROR: Input 5 outside valid range [10:100]\n",
      "Valid: 0, Error: ERROR_INVALID_OP\n",
      "\n",
      "Test 7: Input Validation - Above Range\n",
      "ERROR: Input 150 outside valid range [10:100]\n",
      "Valid: 0, Error: ERROR_INVALID_OP\n",
      "\n",
      "=== Error Handling Functions Test Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_30__error_handling_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_30__error_handling_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_30__error_handling_functions/\"\n",
    "files = [\"error_handler_processor.sv\", \"error_handler_processor_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b2d691f1",
   "metadata": {},
   "source": [
    "#### Conditional Processing Functions\n",
    "Functions with complex conditional logic and multiple exit points"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "22b9dc5c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// grade_evaluator.sv\n",
       "module grade_evaluator_module;\n",
       "\n",
       "  // Function with complex conditional logic and multiple exit points\n",
       "  function automatic string determine_letter_grade(input int numeric_score);\n",
       "    // Early exit for invalid scores\n",
       "    if (numeric_score < 0) begin\n",
       "      return \"INVALID_NEGATIVE\";\n",
       "    end\n",
       "    \n",
       "    if (numeric_score > 100) begin\n",
       "      return \"INVALID_EXCEEDS\";\n",
       "    end\n",
       "    \n",
       "    // Complex conditional logic with multiple exit points\n",
       "    if (numeric_score >= 90) begin\n",
       "      if (numeric_score >= 97) begin\n",
       "        return \"A+\";  // Exit point 1\n",
       "      end else if (numeric_score >= 93) begin\n",
       "        return \"A\";   // Exit point 2\n",
       "      end else begin\n",
       "        return \"A-\";  // Exit point 3\n",
       "      end\n",
       "    end else if (numeric_score >= 80) begin\n",
       "      if (numeric_score >= 87) begin\n",
       "        return \"B+\";  // Exit point 4\n",
       "      end else if (numeric_score >= 83) begin\n",
       "        return \"B\";   // Exit point 5\n",
       "      end else begin\n",
       "        return \"B-\";  // Exit point 6\n",
       "      end\n",
       "    end else if (numeric_score >= 70) begin\n",
       "      if (numeric_score >= 77) begin\n",
       "        return \"C+\";  // Exit point 7\n",
       "      end else if (numeric_score >= 73) begin\n",
       "        return \"C\";   // Exit point 8\n",
       "      end else begin\n",
       "        return \"C-\";  // Exit point 9\n",
       "      end\n",
       "    end else if (numeric_score >= 60) begin\n",
       "      return \"D\";     // Exit point 10\n",
       "    end else begin\n",
       "      return \"F\";     // Exit point 11\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  // Function with pass/fail determination and conditional bonus\n",
       "  function automatic string calculate_final_status(input int base_score,\n",
       "                                                  input bit extra_credit_flag,\n",
       "                                                  input int bonus_points);\n",
       "    int adjusted_score;\n",
       "    string letter_grade;\n",
       "    \n",
       "    // Early exit for invalid inputs\n",
       "    if (base_score < 0 || bonus_points < 0) begin\n",
       "      return \"ERROR_INVALID_INPUT\";\n",
       "    end\n",
       "    \n",
       "    // Calculate adjusted score with conditional logic\n",
       "    adjusted_score = base_score;\n",
       "    if (extra_credit_flag) begin\n",
       "      adjusted_score = adjusted_score + bonus_points;\n",
       "      if (adjusted_score > 100) begin\n",
       "        adjusted_score = 100;  // Cap at 100\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    // Get letter grade using the other function\n",
       "    letter_grade = determine_letter_grade(adjusted_score);\n",
       "    \n",
       "    // Multiple exit points based on performance\n",
       "    if (letter_grade == \"F\") begin\n",
       "      return \"FAIL_RETAKE_REQUIRED\";\n",
       "    end else if (letter_grade == \"D\") begin\n",
       "      return \"PASS_BARELY_ACCEPTABLE\";\n",
       "    end else if (letter_grade[0] == \"C\") begin\n",
       "      return \"PASS_SATISFACTORY\";\n",
       "    end else if (letter_grade[0] == \"B\") begin\n",
       "      return \"PASS_GOOD_WORK\";\n",
       "    end else if (letter_grade[0] == \"A\") begin\n",
       "      return \"PASS_EXCELLENT\";\n",
       "    end else begin\n",
       "      return \"ERROR_UNKNOWN_GRADE\";\n",
       "    end\n",
       "  endfunction\n",
       "\n",
       "  initial begin\n",
       "    $display(\"Grade Evaluator - Conditional Processing Functions Demo\");\n",
       "    $display(\"=========================================================\");\n",
       "    $display();\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// grade_evaluator_testbench.sv\n",
       "module grade_evaluator_testbench;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  grade_evaluator_module GRADE_EVALUATOR_INSTANCE();\n",
       "\n",
       "  initial begin\n",
       "    // Dump waves\n",
       "    $dumpfile(\"grade_evaluator_testbench.vcd\");\n",
       "    $dumpvars(0, grade_evaluator_testbench);\n",
       "\n",
       "    $display(\"Testing conditional processing functions with multiple exits\");\n",
       "    $display(\"===========================================================\");\n",
       "    $display();\n",
       "\n",
       "    // Test determine_letter_grade function - various exit points\n",
       "    test_letter_grade_function();\n",
       "    $display();\n",
       "\n",
       "    // Test calculate_final_status function - complex conditional logic\n",
       "    test_final_status_function();\n",
       "    $display();\n",
       "\n",
       "    $display(\"All conditional processing function tests completed!\");\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "  // Test task for letter grade function\n",
       "  task test_letter_grade_function();\n",
       "    string result;\n",
       "    \n",
       "    $display(\"Testing determine_letter_grade function:\");\n",
       "    $display(\"---------------------------------------\");\n",
       "    \n",
       "    // Test edge cases and invalid inputs (early exits)\n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(-5);\n",
       "    $display(\"Score: -5   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(105);\n",
       "    $display(\"Score: 105  -> Grade: %s\", result);\n",
       "    \n",
       "    // Test various valid scores hitting different exit points\n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(98);\n",
       "    $display(\"Score: 98   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(95);\n",
       "    $display(\"Score: 95   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(91);\n",
       "    $display(\"Score: 91   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(88);\n",
       "    $display(\"Score: 88   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(84);\n",
       "    $display(\"Score: 84   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(81);\n",
       "    $display(\"Score: 81   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(78);\n",
       "    $display(\"Score: 78   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(75);\n",
       "    $display(\"Score: 75   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(72);\n",
       "    $display(\"Score: 72   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(65);\n",
       "    $display(\"Score: 65   -> Grade: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.determine_letter_grade(45);\n",
       "    $display(\"Score: 45   -> Grade: %s\", result);\n",
       "  endtask\n",
       "\n",
       "  // Test task for final status function\n",
       "  task test_final_status_function();\n",
       "    string result;\n",
       "    \n",
       "    $display(\"Testing calculate_final_status function:\");\n",
       "    $display(\"--------------------------------------\");\n",
       "    \n",
       "    // Test invalid inputs (early exits)\n",
       "    result = GRADE_EVALUATOR_INSTANCE.calculate_final_status(-10, 1'b0, 0);\n",
       "    $display(\"Base:-10, Extra:No, Bonus:0  -> Status: %s\", result);\n",
       "    \n",
       "    result = GRADE_EVALUATOR_INSTANCE.calculate_final_status(80, 1'b1, -5);\n",
       "    $display(\"Base:80, Extra:Yes, Bonus:-5 -> Status: %s\", result);\n",
       "    \n",
       "    // Test failing grade\n",
       "    result = GRADE_EVALUATOR_INSTANCE.calculate_final_status(45, 1'b0, 0);\n",
       "    $display(\"Base:45, Extra:No, Bonus:0   -> Status: %s\", result);\n",
       "    \n",
       "    // Test barely passing\n",
       "    result = GRADE_EVALUATOR_INSTANCE.calculate_final_status(62, 1'b0, 0);\n",
       "    $display(\"Base:62, Extra:No, Bonus:0   -> Status: %s\", result);\n",
       "    \n",
       "    // Test with extra credit helping\n",
       "    result = GRADE_EVALUATOR_INSTANCE.calculate_final_status(55, 1'b1, 10);\n",
       "    $display(\"Base:55, Extra:Yes, Bonus:10 -> Status: %s\", result);\n",
       "    \n",
       "    // Test satisfactory performance\n",
       "    result = GRADE_EVALUATOR_INSTANCE.calculate_final_status(76, 1'b0, 0);\n",
       "    $display(\"Base:76, Extra:No, Bonus:0   -> Status: %s\", result);\n",
       "    \n",
       "    // Test good performance\n",
       "    result = GRADE_EVALUATOR_INSTANCE.calculate_final_status(85, 1'b0, 0);\n",
       "    $display(\"Base:85, Extra:No, Bonus:0   -> Status: %s\", result);\n",
       "    \n",
       "    // Test excellent performance\n",
       "    result = GRADE_EVALUATOR_INSTANCE.calculate_final_status(94, 1'b0, 0);\n",
       "    $display(\"Base:94, Extra:No, Bonus:0   -> Status: %s\", result);\n",
       "    \n",
       "    // Test score capping with bonus\n",
       "    result = GRADE_EVALUATOR_INSTANCE.calculate_final_status(95, 1'b1, 10);\n",
       "    $display(\"Base:95, Extra:Yes, Bonus:10 -> Status: %s\", result);\n",
       "  endtask\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "===========================================================\n",
      "\n",
      "Testing determine_letter_grade function:\n",
      "---------------------------------------\n",
      "Score: -5   -> Grade: INVALID_NEGATIVE\n",
      "Score: 105  -> Grade: INVALID_EXCEEDS\n",
      "Score: 98   -> Grade: A+\n",
      "Score: 95   -> Grade: A\n",
      "Score: 91   -> Grade: A-\n",
      "Score: 88   -> Grade: B+\n",
      "Score: 84   -> Grade: B\n",
      "Score: 81   -> Grade: B-\n",
      "Score: 78   -> Grade: C+\n",
      "Score: 75   -> Grade: C\n",
      "Score: 72   -> Grade: C-\n",
      "Score: 65   -> Grade: D\n",
      "Score: 45   -> Grade: F\n",
      "\n",
      "Testing calculate_final_status function:\n",
      "--------------------------------------\n",
      "Base:-10, Extra:No, Bonus:0  -> Status: ERROR_INVALID_INPUT\n",
      "Base:80, Extra:Yes, Bonus:-5 -> Status: ERROR_INVALID_INPUT\n",
      "Base:45, Extra:No, Bonus:0   -> Status: FAIL_RETAKE_REQUIRED\n",
      "Base:62, Extra:No, Bonus:0   -> Status: PASS_BARELY_ACCEPTABLE\n",
      "Base:55, Extra:Yes, Bonus:10 -> Status: PASS_BARELY_ACCEPTABLE\n",
      "Base:76, Extra:No, Bonus:0   -> Status: PASS_SATISFACTORY\n",
      "Base:85, Extra:No, Bonus:0   -> Status: PASS_GOOD_WORK\n",
      "Base:94, Extra:No, Bonus:0   -> Status: PASS_EXCELLENT\n",
      "Base:95, Extra:Yes, Bonus:10 -> Status: PASS_EXCELLENT\n",
      "\n",
      "All conditional processing function tests completed!\n",
      "- grade_evaluator_testbench.sv:25: Verilog $finish\n",
      "Grade Evaluator - Conditional Processing Functions Demo\n",
      "=========================================================\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_31__conditional_processing_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_31__conditional_processing_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = (\n",
    "    \"Chapter_7_examples/example_31__conditional_processing_functions/\"\n",
    ")\n",
    "files = [\"grade_evaluator.sv\", \"grade_evaluator_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a8216d23",
   "metadata": {},
   "source": [
    "## Void Functions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "14a9a00d",
   "metadata": {},
   "source": [
    "#### Debug and Logging Functions\n",
    "Void functions for system debugging and message logging"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "7b424e93",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// debug_logging_system.sv\n",
       "module debug_logging_system #(\n",
       "    parameter DATA_WIDTH = 8,\n",
       "    parameter ENABLE_DEBUG = 1\n",
       ")();\n",
       "    \n",
       "    // Internal signals for demonstration\n",
       "    logic [DATA_WIDTH-1:0] processor_data;\n",
       "    logic                  memory_valid;\n",
       "    logic                  error_detected;\n",
       "    logic                  system_ready;\n",
       "    \n",
       "    // Debug and logging void functions\n",
       "    function void log_info(string message);\n",
       "        $display(\"[INFO] [%0t] %s\", $time, message);\n",
       "    endfunction\n",
       "    \n",
       "    function void log_warning(string message);\n",
       "        $display(\"[WARNING] [%0t] %s\", $time, message);\n",
       "    endfunction\n",
       "    \n",
       "    function void log_error(string message);\n",
       "        $display(\"[ERROR] [%0t] %s\", $time, message);\n",
       "    endfunction\n",
       "    \n",
       "    function void debug_print(string debug_message);\n",
       "        if (ENABLE_DEBUG) begin\n",
       "            $display(\"[DEBUG] [%0t] %s\", $time, debug_message);\n",
       "        end\n",
       "    endfunction\n",
       "    \n",
       "    function void dump_system_state();\n",
       "        $display(\"========== SYSTEM STATE DUMP ==========\");\n",
       "        $display(\"Time: %0t\", $time);\n",
       "        $display(\"Processor Data: 0x%02h (%0d)\", processor_data, \n",
       "                processor_data);\n",
       "        $display(\"Memory Valid: %b\", memory_valid);\n",
       "        $display(\"Error Detected: %b\", error_detected);\n",
       "        $display(\"System Ready: %b\", system_ready);\n",
       "        $display(\"=======================================\");\n",
       "    endfunction\n",
       "    \n",
       "    function void trace_signal_change(string signal_name, \n",
       "                                     logic old_value, \n",
       "                                     logic new_value);\n",
       "        if (old_value !== new_value) begin\n",
       "            $display(\"[TRACE] [%0t] %s: %b -> %b\", $time, signal_name, \n",
       "                    old_value, new_value);\n",
       "        end\n",
       "    endfunction\n",
       "    \n",
       "    function void performance_checkpoint(string checkpoint_name);\n",
       "        $display(\"[PERF] [%0t] Checkpoint: %s\", $time, checkpoint_name);\n",
       "    endfunction\n",
       "    \n",
       "    // Simple system behavior for demonstration\n",
       "    initial begin\n",
       "        log_info(\"Debug logging system initialized\");\n",
       "        \n",
       "        // Initialize signals\n",
       "        processor_data = 8'h00;\n",
       "        memory_valid = 1'b0;\n",
       "        error_detected = 1'b0;\n",
       "        system_ready = 1'b0;\n",
       "        \n",
       "        debug_print(\"Initial state configured\");\n",
       "        performance_checkpoint(\"System startup\");\n",
       "        \n",
       "        // Simulate system operation\n",
       "        #10;\n",
       "        processor_data = 8'hAA;\n",
       "        memory_valid = 1'b1;\n",
       "        debug_print(\"Memory interface activated\");\n",
       "        \n",
       "        #5;\n",
       "        system_ready = 1'b1;\n",
       "        log_info(\"System ready for operation\");\n",
       "        dump_system_state();\n",
       "        \n",
       "        #15;\n",
       "        error_detected = 1'b1;\n",
       "        log_error(\"Memory corruption detected!\");\n",
       "        trace_signal_change(\"error_detected\", 1'b0, 1'b1);\n",
       "        \n",
       "        #10;\n",
       "        log_warning(\"Attempting error recovery\");\n",
       "        error_detected = 1'b0;\n",
       "        processor_data = 8'h55;\n",
       "        debug_print(\"Error recovery sequence completed\");\n",
       "        \n",
       "        performance_checkpoint(\"Error recovery completed\");\n",
       "        dump_system_state();\n",
       "        \n",
       "        log_info(\"Debug logging system test completed\");\n",
       "    end\n",
       "    \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// debug_logging_system_testbench.sv\n",
       "module debug_logging_testbench;\n",
       "    \n",
       "    // Instantiate design under test with debug enabled\n",
       "    debug_logging_system #(\n",
       "        .DATA_WIDTH(8),\n",
       "        .ENABLE_DEBUG(1)\n",
       "    ) debug_system_instance();\n",
       "    \n",
       "    // Testbench logging functions\n",
       "    function void test_log(string test_message);\n",
       "        $display(\"[TEST] [%0t] %s\", $time, test_message);\n",
       "    endfunction\n",
       "    \n",
       "    function void test_pass(string test_name);\n",
       "        $display(\"[PASS] [%0t] Test '%s' completed successfully\", \n",
       "                $time, test_name);\n",
       "    endfunction\n",
       "    \n",
       "    function void test_fail(string test_name, string reason);\n",
       "        $display(\"[FAIL] [%0t] Test '%s' failed: %s\", \n",
       "                $time, test_name, reason);\n",
       "    endfunction\n",
       "    \n",
       "    function void test_section_header(string section_name);\n",
       "        $display(\"\");\n",
       "        $display(\"============ %s ============\", section_name);\n",
       "    endfunction\n",
       "    \n",
       "    initial begin\n",
       "        // Setup waveform dumping\n",
       "        $dumpfile(\"debug_logging_testbench.vcd\");\n",
       "        $dumpvars(0, debug_logging_testbench);\n",
       "        \n",
       "        test_section_header(\"DEBUG LOGGING SYSTEM TEST\");\n",
       "        test_log(\"Starting comprehensive debug logging test\");\n",
       "        \n",
       "        // Test 1: Basic logging functionality\n",
       "        test_section_header(\"TEST 1: BASIC LOGGING\");\n",
       "        test_log(\"Verifying basic log message output\");\n",
       "        #5;\n",
       "        test_pass(\"Basic logging verification\");\n",
       "        \n",
       "        // Test 2: Debug message filtering\n",
       "        test_section_header(\"TEST 2: DEBUG FILTERING\");\n",
       "        test_log(\"Testing debug message filtering capability\");\n",
       "        #20;\n",
       "        test_pass(\"Debug filtering test\");\n",
       "        \n",
       "        // Test 3: Error logging and tracing\n",
       "        test_section_header(\"TEST 3: ERROR HANDLING\");\n",
       "        test_log(\"Monitoring error detection and logging\");\n",
       "        #25;\n",
       "        test_pass(\"Error handling verification\");\n",
       "        \n",
       "        // Test 4: System state dumping\n",
       "        test_section_header(\"TEST 4: STATE DUMPING\");\n",
       "        test_log(\"Verifying system state dump functionality\");\n",
       "        #35;\n",
       "        test_pass(\"State dumping test\");\n",
       "        \n",
       "        // Test 5: Performance checkpoints\n",
       "        test_section_header(\"TEST 5: PERFORMANCE TRACKING\");\n",
       "        test_log(\"Testing performance checkpoint logging\");\n",
       "        #45;\n",
       "        test_pass(\"Performance tracking test\");\n",
       "        \n",
       "        // Final test summary\n",
       "        test_section_header(\"TEST SUMMARY\");\n",
       "        test_log(\"All debug and logging functions verified\");\n",
       "        test_pass(\"Complete test suite\");\n",
       "        \n",
       "        $display(\"\");\n",
       "        $display(\"========================================\");\n",
       "        $display(\"Debug logging system test completed at time %0t\", $time);\n",
       "        $display(\"========================================\");\n",
       "        \n",
       "        #10;\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor for any unexpected conditions\n",
       "    initial begin\n",
       "        #1000;\n",
       "        test_fail(\"Timeout test\", \"Simulation exceeded maximum time limit\");\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "\n",
      "============ DEBUG LOGGING SYSTEM TEST ============\n",
      "[TEST] [0] Starting comprehensive debug logging test\n",
      "\n",
      "============ TEST 1: BASIC LOGGING ============\n",
      "[TEST] [0] Verifying basic log message output\n",
      "[INFO] [0] Debug logging system initialized\n",
      "[DEBUG] [0] Initial state configured\n",
      "[PERF] [0] Checkpoint: System startup\n",
      "[PASS] [5] Test 'Basic logging verification' completed successfully\n",
      "\n",
      "============ TEST 2: DEBUG FILTERING ============\n",
      "[TEST] [5] Testing debug message filtering capability\n",
      "[DEBUG] [10] Memory interface activated\n",
      "[INFO] [15] System ready for operation\n",
      "========== SYSTEM STATE DUMP ==========\n",
      "Time: 15\n",
      "Processor Data: 0xaa (170)\n",
      "Memory Valid: 1\n",
      "Error Detected: 0\n",
      "System Ready: 1\n",
      "=======================================\n",
      "[PASS] [25] Test 'Debug filtering test' completed successfully\n",
      "\n",
      "============ TEST 3: ERROR HANDLING ============\n",
      "[TEST] [25] Monitoring error detection and logging\n",
      "[ERROR] [30] Memory corruption detected!\n",
      "[TRACE] [30] error_detected: 0 -> 1\n",
      "[WARNING] [40] Attempting error recovery\n",
      "[DEBUG] [40] Error recovery sequence completed\n",
      "[PERF] [40] Checkpoint: Error recovery completed\n",
      "========== SYSTEM STATE DUMP ==========\n",
      "Time: 40\n",
      "Processor Data: 0x55 (85)\n",
      "Memory Valid: 1\n",
      "Error Detected: 0\n",
      "System Ready: 1\n",
      "=======================================\n",
      "[INFO] [40] Debug logging system test completed\n",
      "[PASS] [50] Test 'Error handling verification' completed successfully\n",
      "\n",
      "============ TEST 4: STATE DUMPING ============\n",
      "[TEST] [50] Verifying system state dump functionality\n",
      "[PASS] [85] Test 'State dumping test' completed successfully\n",
      "\n",
      "============ TEST 5: PERFORMANCE TRACKING ============\n",
      "[TEST] [85] Testing performance checkpoint logging\n",
      "[PASS] [130] Test 'Performance tracking test' completed successfully\n",
      "\n",
      "============ TEST SUMMARY ============\n",
      "[TEST] [130] All debug and logging functions verified\n",
      "[PASS] [130] Test 'Complete test suite' completed successfully\n",
      "\n",
      "========================================\n",
      "Debug logging system test completed at time 130\n",
      "========================================\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_32__debug_logging_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_32__debug_logging_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_32__debug_logging_functions/\"\n",
    "files = [\"debug_logging_system.sv\", \"debug_logging_system_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "34b75c8a",
   "metadata": {},
   "source": [
    "#### Hardware Initialization Functions\n",
    "Void functions for initializing hardware components and registers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "51cea14a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// memory_controller_with_init.sv\n",
       "module memory_controller_with_init (\n",
       "  input  logic        clock_signal,\n",
       "  input  logic        reset_signal,\n",
       "  input  logic        enable_signal,\n",
       "  output logic [7:0]  status_register,\n",
       "  output logic [15:0] address_register,\n",
       "  output logic [31:0] data_register\n",
       ");\n",
       "\n",
       "  // Internal registers for hardware components\n",
       "  logic [7:0]  control_register;\n",
       "  logic [15:0] base_address_register;\n",
       "  logic [31:0] cache_data_register;\n",
       "  logic [3:0]  interrupt_mask_register;\n",
       "\n",
       "  // Initialization values - computed by void functions\n",
       "  logic [7:0]  init_status_value;\n",
       "  logic [15:0] init_address_value;\n",
       "  logic [31:0] init_data_value;\n",
       "\n",
       "  // Void function to initialize control registers values\n",
       "  function void compute_control_register_init_values();\n",
       "    $display(\"Computing control register initialization values...\");\n",
       "    init_status_value = 8'h80;          // Set ready status bit\n",
       "    $display(\"Control register values computed successfully\");\n",
       "  endfunction\n",
       "\n",
       "  // Void function to initialize memory address register values\n",
       "  function void compute_memory_address_init_values();\n",
       "    $display(\"Computing memory address initialization values...\");\n",
       "    init_address_value = 16'h0000;      // Clear current address\n",
       "    $display(\"Memory address values computed successfully\");\n",
       "  endfunction\n",
       "\n",
       "  // Void function to initialize data path register values\n",
       "  function void compute_data_path_init_values();\n",
       "    $display(\"Computing data path initialization values...\");\n",
       "    init_data_value = 32'h00000000;     // Clear data register\n",
       "    $display(\"Data path values computed successfully\");\n",
       "  endfunction\n",
       "\n",
       "  // Void function to perform complete hardware initialization setup\n",
       "  function void prepare_complete_hardware_initialization();\n",
       "    $display(\"=== Preparing Complete Hardware Initialization ===\");\n",
       "    compute_control_register_init_values();\n",
       "    compute_memory_address_init_values();\n",
       "    compute_data_path_init_values();\n",
       "    $display(\"=== Hardware Initialization Preparation Complete ===\");\n",
       "    $display();\n",
       "  endfunction\n",
       "\n",
       "  // Additional void function to initialize internal component registers\n",
       "  function void initialize_internal_component_registers();\n",
       "    $display(\"Initializing internal component registers...\");\n",
       "    // These are internal only, not mixed with sequential assignments\n",
       "    control_register = 8'h00;           // Clear control register\n",
       "    base_address_register = 16'h1000;   // Set base address\n",
       "    cache_data_register = 32'hDEADBEEF; // Set cache test pattern\n",
       "    interrupt_mask_register = 4'hF;     // Enable all interrupts\n",
       "    $display(\"Internal component registers initialized successfully\");\n",
       "  endfunction\n",
       "\n",
       "  // Hardware reset and operation logic\n",
       "  always_ff @(posedge clock_signal or posedge reset_signal) begin\n",
       "    if (reset_signal) begin\n",
       "      // Call void functions to prepare initialization values\n",
       "      prepare_complete_hardware_initialization();\n",
       "      initialize_internal_component_registers();\n",
       "      \n",
       "      // Apply computed initialization values to output registers\n",
       "      status_register <= init_status_value;\n",
       "      address_register <= init_address_value;\n",
       "      data_register <= init_data_value;\n",
       "    end\n",
       "    else if (enable_signal) begin\n",
       "      // Normal operation - set busy bit\n",
       "      status_register <= status_register | 8'h01;  // Set busy bit\n",
       "      address_register <= address_register + 1;    // Increment address\n",
       "      data_register <= data_register + 32'h00000001; // Increment data\n",
       "    end\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// memory_controller_with_init_testbench.sv\n",
       "module memory_controller_initialization_testbench;\n",
       "\n",
       "  // Testbench signals\n",
       "  logic        clock_signal;\n",
       "  logic        reset_signal;\n",
       "  logic        enable_signal;\n",
       "  logic [7:0]  status_register;\n",
       "  logic [15:0] address_register;\n",
       "  logic [31:0] data_register;\n",
       "\n",
       "  // Instantiate design under test\n",
       "  memory_controller_with_init MEMORY_CONTROLLER_INSTANCE (\n",
       "    .clock_signal(clock_signal),\n",
       "    .reset_signal(reset_signal),\n",
       "    .enable_signal(enable_signal),\n",
       "    .status_register(status_register),\n",
       "    .address_register(address_register),\n",
       "    .data_register(data_register)\n",
       "  );\n",
       "\n",
       "  // Clock generation\n",
       "  initial begin\n",
       "    clock_signal = 0;\n",
       "    forever #5 clock_signal = ~clock_signal;  // 100MHz clock\n",
       "  end\n",
       "\n",
       "  // Void function to initialize testbench signals\n",
       "  function void initialize_testbench_signals();\n",
       "    $display(\"Initializing testbench signals...\");\n",
       "    reset_signal = 1'b0;\n",
       "    enable_signal = 1'b0;\n",
       "    $display(\"Testbench signals initialized\");\n",
       "    $display();\n",
       "  endfunction\n",
       "\n",
       "  // Void function to apply reset sequence\n",
       "  function void apply_hardware_reset_sequence();\n",
       "    $display(\"Applying hardware reset sequence...\");\n",
       "    reset_signal = 1'b1;\n",
       "    @(posedge clock_signal);  // Single clock cycle for reset\n",
       "    reset_signal = 1'b0;\n",
       "    @(posedge clock_signal);  // Wait for reset to complete\n",
       "    $display(\"Hardware reset sequence complete\");\n",
       "    $display();\n",
       "  endfunction\n",
       "\n",
       "  // Void function to verify initialization values\n",
       "  function void verify_hardware_initialization_values();\n",
       "    $display(\"Verifying hardware initialization values...\");\n",
       "    $display(\"Status register: 0x%02h (expected: 0x80)\", status_register);\n",
       "    $display(\"Address register: 0x%04h (expected: 0x0000)\", address_register);\n",
       "    $display(\"Data register: 0x%08h (expected: 0x00000000)\", data_register);\n",
       "    \n",
       "    if (status_register[7] == 1'b1) begin\n",
       "      $display(\"Ready bit correctly set in status register\");\n",
       "    end else begin\n",
       "      $display(\"Ready bit not set in status register\");\n",
       "    end\n",
       "    $display();\n",
       "  endfunction\n",
       "\n",
       "  // Void function to test enable functionality\n",
       "  function void test_enable_functionality();\n",
       "    $display(\"Testing enable functionality...\");\n",
       "    enable_signal = 1'b1;\n",
       "    repeat(2) @(posedge clock_signal);\n",
       "    enable_signal = 1'b0;\n",
       "    @(posedge clock_signal);\n",
       "    \n",
       "    $display(\"Status after enable: 0x%02h\", status_register);\n",
       "    if (status_register[0] == 1'b1) begin\n",
       "      $display(\"Busy bit correctly set after enable\");\n",
       "    end else begin\n",
       "      $display(\"Busy bit not set after enable\");\n",
       "    end\n",
       "    $display();\n",
       "  endfunction\n",
       "\n",
       "  // Main test sequence\n",
       "  initial begin\n",
       "    // Dump waves for analysis\n",
       "    $dumpfile(\"memory_controller_initialization_testbench.vcd\");\n",
       "    $dumpvars(0, memory_controller_initialization_testbench);\n",
       "\n",
       "    $display(\"=== Hardware Initialization Functions Test ===\");\n",
       "    $display();\n",
       "\n",
       "    // Initialize testbench\n",
       "    initialize_testbench_signals();\n",
       "\n",
       "    // Apply reset and observe initialization\n",
       "    apply_hardware_reset_sequence();\n",
       "\n",
       "    // Verify initialization worked correctly\n",
       "    verify_hardware_initialization_values();\n",
       "\n",
       "    // Test normal operation\n",
       "    test_enable_functionality();\n",
       "\n",
       "    $display(\"=== Test Complete ===\");\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Control register values computed successfully\n",
      "Computing memory address initialization values...\n",
      "Memory address values computed successfully\n",
      "Computing data path initialization values...\n",
      "Data path values computed successfully\n",
      "=== Hardware Initialization Preparation Complete ===\n",
      "\n",
      "Initializing internal component registers...\n",
      "Internal component registers initialized successfully\n",
      "Hardware reset sequence complete\n",
      "\n",
      "Verifying hardware initialization values...\n",
      "Status register: 0x80 (expected: 0x80)\n",
      "Address register: 0x0000 (expected: 0x0000)\n",
      "Data register: 0x00000000 (expected: 0x00000000)\n",
      "Ready bit correctly set in status register\n",
      "\n",
      "Testing enable functionality...\n",
      "Status after enable: 0x81\n",
      "Busy bit correctly set after enable\n",
      "\n",
      "=== Test Complete ===\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_33__hardware_initialization_functions/obj_dir directory...\n",
      "Chapter_7_examples/example_33__hardware_initialization_functions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 26,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = (\n",
    "    \"Chapter_7_examples/example_33__hardware_initialization_functions/\"\n",
    ")\n",
    "files = [\n",
    "    \"memory_controller_with_init.sv\",\n",
    "    \"memory_controller_with_init_testbench.sv\",\n",
    "]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7d9df1b4",
   "metadata": {},
   "source": [
    "#### Data Structure Maintenance\n",
    "Void functions for maintaining internal data structure consistency"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "963e523c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// memory_manager_design.sv\n",
       "module memory_manager_design;\n",
       "  \n",
       "  // Internal data structures\n",
       "  logic [7:0] memory_blocks [0:15];     // Memory block array\n",
       "  logic [4:0] free_block_count;         // Number of free blocks (5 bits for 0-16)\n",
       "  logic [15:0] allocation_bitmap;       // Bitmap for allocated blocks\n",
       "  \n",
       "  // Initialize memory manager\n",
       "  initial begin\n",
       "    initialize_memory_structures();\n",
       "    \n",
       "    // Demonstrate allocation and deallocation\n",
       "    $display(\"=== Memory Manager Data Structure Maintenance ===\");\n",
       "    display_memory_status();\n",
       "    \n",
       "    // Allocate some blocks\n",
       "    allocate_memory_block(4'h2);\n",
       "    allocate_memory_block(4'h5);\n",
       "    allocate_memory_block(4'h8);\n",
       "    \n",
       "    // Deallocate a block\n",
       "    deallocate_memory_block(4'h5);\n",
       "    \n",
       "    // Try invalid operations\n",
       "    allocate_memory_block(4'h2);  // Already allocated\n",
       "    deallocate_memory_block(4'hF); // Invalid address\n",
       "  end\n",
       "  \n",
       "  // Void function: Initialize all memory data structures\n",
       "  function automatic void initialize_memory_structures();\n",
       "    int block_index;\n",
       "    \n",
       "    $display(\"Initializing memory data structures...\");\n",
       "    \n",
       "    // Clear all memory blocks\n",
       "    for (block_index = 0; block_index < 16; block_index++) begin\n",
       "      memory_blocks[block_index] = 8'h00;\n",
       "    end\n",
       "    \n",
       "    // Reset allocation tracking\n",
       "    free_block_count = 5'd16;\n",
       "    allocation_bitmap = 16'h0000;\n",
       "    \n",
       "    // Ensure data consistency\n",
       "    validate_data_consistency();\n",
       "    $display(\"Memory structures initialized successfully\");\n",
       "  endfunction\n",
       "  \n",
       "  // Void function: Allocate a memory block and maintain consistency\n",
       "  function automatic void allocate_memory_block(input logic [3:0] block_address);\n",
       "    $display(\"\\nAllocating block %0d...\", block_address);\n",
       "    \n",
       "    // Check if block is already allocated\n",
       "    if (allocation_bitmap[block_address] == 1'b1) begin\n",
       "      $display(\"ERROR: Block %0d already allocated!\", block_address);\n",
       "      return;\n",
       "    end\n",
       "    \n",
       "    // Perform allocation\n",
       "    allocation_bitmap[block_address] = 1'b1;\n",
       "    memory_blocks[block_address] = 8'hAA;  // Mark as allocated\n",
       "    free_block_count--;\n",
       "    \n",
       "    // Maintain data structure consistency\n",
       "    update_allocation_tracking();\n",
       "    display_memory_status();\n",
       "  endfunction\n",
       "  \n",
       "  // Void function: Deallocate a memory block and maintain consistency  \n",
       "  function automatic void deallocate_memory_block(input logic [3:0] block_address);\n",
       "    $display(\"\\nDeallocating block %0d...\", block_address);\n",
       "    \n",
       "    // Note: block_address is 4-bit, so it's always 0-15, no need to check\n",
       "    // Check if block is actually allocated\n",
       "    if (allocation_bitmap[block_address] == 1'b0) begin\n",
       "      $display(\"ERROR: Block %0d not allocated!\", block_address);\n",
       "      return;\n",
       "    end\n",
       "    \n",
       "    // Perform deallocation\n",
       "    allocation_bitmap[block_address] = 1'b0;\n",
       "    memory_blocks[block_address] = 8'h00;  // Clear block\n",
       "    free_block_count++;\n",
       "    \n",
       "    // Maintain data structure consistency\n",
       "    update_allocation_tracking();\n",
       "    display_memory_status();\n",
       "  endfunction\n",
       "  \n",
       "  // Void function: Update internal allocation tracking structures\n",
       "  function automatic void update_allocation_tracking();\n",
       "    // Recalculate free block count for consistency check\n",
       "    logic [4:0] calculated_free_count = 0;  // 5 bits to hold 0-16\n",
       "    int block_index;\n",
       "    \n",
       "    for (block_index = 0; block_index < 16; block_index++) begin\n",
       "      if (allocation_bitmap[block_index] == 1'b0) begin\n",
       "        calculated_free_count++;\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    // Verify consistency\n",
       "    if (calculated_free_count != free_block_count) begin\n",
       "      $display(\"WARNING: Inconsistent free count detected!\");\n",
       "      $display(\"  Expected: %0d, Calculated: %0d\", \n",
       "               free_block_count, calculated_free_count);\n",
       "      free_block_count = calculated_free_count;  // Correct it\n",
       "    end\n",
       "    \n",
       "    validate_data_consistency();\n",
       "  endfunction\n",
       "  \n",
       "  // Void function: Validate overall data structure consistency\n",
       "  function automatic void validate_data_consistency();\n",
       "    int block_index;\n",
       "    automatic logic consistency_ok = 1'b1;\n",
       "    \n",
       "    // Check memory blocks match bitmap\n",
       "    for (block_index = 0; block_index < 16; block_index++) begin\n",
       "      if (allocation_bitmap[block_index] == 1'b1) begin\n",
       "        if (memory_blocks[block_index] != 8'hAA) begin\n",
       "          $display(\"ERROR: Block %0d bitmap/memory mismatch!\", block_index);\n",
       "          consistency_ok = 1'b0;\n",
       "        end\n",
       "      end else begin\n",
       "        if (memory_blocks[block_index] != 8'h00) begin\n",
       "          $display(\"ERROR: Block %0d should be cleared!\", block_index);\n",
       "          consistency_ok = 1'b0;\n",
       "        end\n",
       "      end\n",
       "    end\n",
       "    \n",
       "    if (consistency_ok) begin\n",
       "      $display(\"Data structure consistency: PASS\");\n",
       "    end else begin\n",
       "      $display(\"Data structure consistency: FAIL\");\n",
       "    end\n",
       "  endfunction\n",
       "  \n",
       "  // Void function: Display current memory manager status\n",
       "  function automatic void display_memory_status();\n",
       "    $display(\"Memory Status: Free blocks = %0d/16\", free_block_count);\n",
       "    $display(\"Allocation bitmap: 0x%04h\", allocation_bitmap);\n",
       "  endfunction\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// memory_manager_design_testbench.sv\n",
       "module memory_manager_testbench;\n",
       "\n",
       "  // Instantiate the design under test\n",
       "  memory_manager_design MEMORY_MANAGER_INSTANCE();\n",
       "\n",
       "  initial begin\n",
       "    // Setup waveform dumping\n",
       "    $dumpfile(\"memory_manager_testbench.vcd\");\n",
       "    $dumpvars(0, memory_manager_testbench);\n",
       "    \n",
       "    $display(\"=== Chapter 7 Example 34: Data Structure Maintenance ===\");\n",
       "    $display(\"Testing void functions for memory manager consistency\");\n",
       "    $display();\n",
       "    \n",
       "    // Wait for design to complete its operations\n",
       "    #100;\n",
       "    \n",
       "    $display();\n",
       "    $display(\"=== Additional Testbench Operations ===\");\n",
       "    \n",
       "    // Test bulk allocation scenario\n",
       "    test_bulk_memory_operations();\n",
       "    \n",
       "    // Test consistency recovery\n",
       "    test_consistency_recovery();\n",
       "    \n",
       "    #10;\n",
       "    $display();\n",
       "    $display(\"Testbench completed successfully!\");\n",
       "    $finish;\n",
       "  end\n",
       "\n",
       "  // Task: Test bulk memory operations\n",
       "  task test_bulk_memory_operations();\n",
       "    int operation_count;\n",
       "    \n",
       "    $display(\"\\n--- Testing Bulk Operations ---\");\n",
       "    \n",
       "    // Simulate multiple allocations\n",
       "    for (operation_count = 10; operation_count < 16; operation_count++) begin\n",
       "      MEMORY_MANAGER_INSTANCE.allocate_memory_block(operation_count[3:0]);\n",
       "      #1;\n",
       "    end\n",
       "    \n",
       "    // Simulate some deallocations\n",
       "    for (operation_count = 12; operation_count < 15; operation_count++) begin\n",
       "      MEMORY_MANAGER_INSTANCE.deallocate_memory_block(operation_count[3:0]);\n",
       "      #1;\n",
       "    end\n",
       "    \n",
       "    $display(\"Bulk operations completed\");\n",
       "  endtask\n",
       "\n",
       "  // Task: Test consistency recovery mechanisms\n",
       "  task test_consistency_recovery();\n",
       "    $display(\"\\n--- Testing Consistency Recovery ---\");\n",
       "    \n",
       "    // Force an inconsistency (simulate corruption)\n",
       "    $display(\"Simulating data corruption...\");\n",
       "    force MEMORY_MANAGER_INSTANCE.free_block_count = 5'd20;  // Invalid value\n",
       "    \n",
       "    #1;\n",
       "    \n",
       "    // Trigger consistency check through allocation\n",
       "    MEMORY_MANAGER_INSTANCE.allocate_memory_block(4'h1);\n",
       "    \n",
       "    // Release the force\n",
       "    release MEMORY_MANAGER_INSTANCE.free_block_count;\n",
       "    \n",
       "    $display(\"Consistency recovery test completed\");\n",
       "  endtask\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Verilator Simulation Output:\n",
      "================================================================================\n",
      "Initializing memory data structures...\n",
      "Data structure consistency: PASS\n",
      "Memory structures initialized successfully\n",
      "=== Memory Manager Data Structure Maintenance ===\n",
      "Memory Status: Free blocks = 16/16\n",
      "Allocation bitmap: 0x0000\n",
      "\n",
      "Allocating block 2...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 15/16\n",
      "Allocation bitmap: 0x0004\n",
      "\n",
      "Allocating block 5...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 14/16\n",
      "Allocation bitmap: 0x0024\n",
      "\n",
      "Allocating block 8...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 13/16\n",
      "Allocation bitmap: 0x0124\n",
      "\n",
      "Deallocating block 5...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 14/16\n",
      "Allocation bitmap: 0x0104\n",
      "\n",
      "Allocating block 2...\n",
      "ERROR: Block 2 already allocated!\n",
      "\n",
      "Deallocating block 15...\n",
      "ERROR: Block 15 not allocated!\n",
      "=== Chapter 7 Example 34: Data Structure Maintenance ===\n",
      "Testing void functions for memory manager consistency\n",
      "\n",
      "\n",
      "=== Additional Testbench Operations ===\n",
      "\n",
      "--- Testing Bulk Operations ---\n",
      "\n",
      "Allocating block 10...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 13/16\n",
      "Allocation bitmap: 0x0504\n",
      "\n",
      "Allocating block 11...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 12/16\n",
      "Allocation bitmap: 0x0d04\n",
      "\n",
      "Allocating block 12...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 11/16\n",
      "Allocation bitmap: 0x1d04\n",
      "\n",
      "Allocating block 13...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 10/16\n",
      "Allocation bitmap: 0x3d04\n",
      "\n",
      "Allocating block 14...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 9/16\n",
      "Allocation bitmap: 0x7d04\n",
      "\n",
      "Allocating block 15...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 8/16\n",
      "Allocation bitmap: 0xfd04\n",
      "\n",
      "Deallocating block 12...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 9/16\n",
      "Allocation bitmap: 0xed04\n",
      "\n",
      "Deallocating block 13...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 10/16\n",
      "Allocation bitmap: 0xcd04\n",
      "\n",
      "Deallocating block 14...\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 11/16\n",
      "Allocation bitmap: 0x8d04\n",
      "Bulk operations completed\n",
      "\n",
      "--- Testing Consistency Recovery ---\n",
      "Simulating data corruption...\n",
      "\n",
      "Allocating block 1...\n",
      "WARNING: Inconsistent free count detected!\n",
      "  Expected: 20, Calculated: 10\n",
      "Data structure consistency: PASS\n",
      "Memory Status: Free blocks = 20/16\n",
      "Allocation bitmap: 0x8d06\n",
      "Consistency recovery test completed\n",
      "\n",
      "Testbench completed successfully!\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_7_examples/example_34__data_structure_maintenance/obj_dir directory...\n",
      "Chapter_7_examples/example_34__data_structure_maintenance/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 31,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_7_examples/example_34__data_structure_maintenance/\"\n",
    "files = [\"memory_manager_design.sv\", \"memory_manager_design_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "42cc256c",
   "metadata": {},
   "source": [
    "#### Performance Monitoring Functions\n",
    "Void functions for collecting and updating performance metrics\n",
    "\n",
    "#### Assertion Functions\n",
    "Void functions implementing custom assertion and checking logic"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
