# 16bit_carry_save_multplier
A 16-bit Carry-Save Multiplier is designed using Verilog HDL and implemented in Cadence Genus and Innovus (90 nm)
