
**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "tran.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "../../../ssfwdcnv-PSpiceFiles/ac_dc_vrm.lib" 
* From [PSPICE NETLIST] section of C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\24.1.0\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 20us 0 
.OPTIONS LIBRARY
.OPTIONS ADVCONV
.OPTIONS ABSTOL= 1.0u
.OPTIONS ITL4= 40
.PROBE64 V(alias(*)) I(alias(*)) 
.INC "..\fwd_floating.net" 



**** INCLUDING fwd_floating.net ****
* source SSFWDCNV
R_R36         N10824463 0  0.01 TC=0,0 
L_L1         N10823565 OUT  60u  
R_R30         N10823789 VFB  470 TC=0,0 
R_R29         VFB OUT  100k TC=0,0 
R_R28         OUT 0  {RLOAD} TC=0,0 
C_C2         0 N10823433  2.2n IC=0.0 TC=0,0 
R_R3         N10823433 N10833624  5.1K TC=0,0 
X_U2         N10846839 0 N10824463 N10878265 N10823433 N10872580 N10832905
+  N10833624 UC3843
C_C5         N10823997 0  22u  TC=0,0 
R_R32         N10890530 N10878265  33 TC=0,0 
R_R48         N10823997 OUT  1m TC=0,0 
R_R45         N10832905 VFB  1k TC=0,0 
R_R44         N10865580 N10832905  9K TC=0,0 
C_C9         N10846839 N10832905  245p  TC=0,0 
C_C10         N10846839 N10865580  15n  TC=0,0 
V_V6         N10871733 N10871817  AC 0
+SIN 0 154V 50Hz 0 0 60
C_C11         N10871839 0  470u  TC=0,0 
R_R49         N10872580 VDC  40K TC=0,0 
R_R50         0 N10872580  3K TC=0,0 
C_C12         N10872580 0  22u  TC=0,0 
R_R52         N108830621 N10883112  20  
C_C13         N108830621 N10824463  2n  
R_R51         N10871839 VDC  0.025 TC=0,0 
D_D15         N10871733 VDC UT4060 
D_D14         N10871817 VDC UT4060 
D_D13         0 N10871817 UT4060 
D_D16         0 N10871733 UT4060 
M_M1         N10883112 N10890530 N10824463 N10824463 IRF342
D_D1         N10909862 N10823565 MUR430 
D_D2         0 N10823565 MUR430 
X_U3         VDC N10883112 N10909862 0 TRAN1 
C_C14         N10824463 0  2n  
R_R53         0 N10823789  5K TC=0,0 
.PARAM  feedback=23n rload=8

**** RESUMING tran.cir ****
.END

WARNING(ORPSIM-15246): Library index file ac_dc_vrm.ind does not have the correct format

INFO(ORPSIM-15422): Making new index file ac_dc_vrm.ind for library file ac_dc_vrm.lib.

Index has 7 entries from 1 file(s).

**** FROM LIBRARY ../../../ssfwdcnv-PSpiceFiles/ac_dc_vrm.lib ****
.model UT4060   D(Is=92.91f Rs=58.12m Ikf=16.23m N=1 Xti=5 Eg=1.11 Cjo=66.41p
+               M=.5022 Vj=.75 Fc=.5 Isr=10.96n Nr=2 Tt=750n)

.model MUR430   D(Is=289.1f Rs=33.23m Ikf=5.678m N=1 Xti=5 Eg=1.11 Cjo=70.72p
+               M=.5733 Vj=.75 Fc=.5 Isr=965.7p Nr=2 Tt=123.3n)

.model IRF342   NMOS(Level=3 Gamma=0 Delta=0 Eta=0 Theta=0 Kappa=0.2 Vmax=0 Xj=0
+               Tox=100n Uo=600 Phi=.6 Rs=5.186m Kp=20.79u W=.68 L=2u Vto=3.503
+               Rd=.35 Rds=1.778MEG Cbd=820p Pb=.8 Mj=.5 Fc=.5 Cgso=1.608n
+               Cgdo=168.2p Rg=.7553 Is=53.7p N=1 Tt=570n)

.SUBCKT uc3843 COMP GROUND ISENSE Output RT/CT VCC VFB VREF  
.ENDS

.SUBCKT tran1 VP1 VP2 VS1 VS2
L_L2         VP1 VP2  2m  
Kn_K1         L_L2 L_L3 0.999
L_L3         VS1 VS2 2m 
.ends tran1

**** FROM LIBRARY ../../../ssfwdcnv-PSpiceFiles/ac_dc_vrm.lib ****
.subckt uc3843_U1_S1 1 2 3 4  
.ends uc3843_U1_S1

.subckt uc3843_U1_S2 1 2 3 4  
.ends uc3843_U1_S2

**** FROM LIBRARY 7400.lib ****
.subckt 7402  A B Y
+       optional: DPWR=$G_DPWR DGND=$G_DGND
+       params: MNTYMXDLY=0 IO_LEVEL=0
U1 nor(2) DPWR DGND
+       A B   Y 
+       D_02 IO_STD MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends


**** FROM LIBRARY dig_misc.lib ****
.subckt DELAY  IN OUT 
+       optional: DPWR=$G_DPWR DGND=$G_DGND
+       params: DELAY=50NS TOL=10 MNTYMXDLY=0 IO_LEVEL=0 
U1 dlyline DPWR DGND
+       IN   OUT 
+       DLYMODEL IO_STD MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.model DLYMODEL udly (
+       DLYMN={DELAY - (DELAY*(TOL/100))}
+       DLYTY={DELAY}
+       DLYMX={DELAY + (DELAY*(TOL/100))}
+       )
.ends


**** FROM LIBRARY opamp.lib ****
.subckt LM741    1 2 3 4 5
*
x_lm741 1 2 3 4 5 uA741
.ends

**** FROM LIBRARY 7400.lib ****
.model D_02 ugate (
+       tplhty=12ns     tplhmx=22ns
+       tphlty=8ns      tphlmx=15ns
+       )


**** FROM LIBRARY dig_io.lib ****
.model IO_STD uio (
+       drvh=96.4       drvl=104
+       AtoD1="AtoD_STD"        AtoD2="AtoD_STD_NX"
+       AtoD3="AtoD_STD"        AtoD4="AtoD_STD_NX"
+       DtoA1="DtoA_STD"        DtoA2="DtoA_STD"
+       DtoA3="DtoA_STD"        DtoA4="DtoA_STD"
+       tswhl1=1.511ns          tswlh1=3.517ns
+       tswhl2=1.487ns          tswlh2=3.564ns
+       tswhl3=1.511ns          tswlh3=3.517ns
+       tswhl4=1.487ns          tswlh4=3.564ns
+       DIGPOWER="DIGIFPWR"
+       )


**** FROM LIBRARY opamp.lib ****
.subckt uA741    1 2 3 4 5
*
c1   11 12 8.661E-12
c2    6  7 30.00E-12
dc    5 53 dy
de   54  5 dy
dlp  90 91 dx
dln  92 90 dx
dp    4  3 dx
egnd 99  0 poly(2),(3,0),(4,0) 0 .5 .5
fb    7 99 poly(5) vb vc ve vlp vln 0 10.61E6 -1E3 1E3 10E6 -10E6
ga    6  0 11 12 188.5E-6
gcm   0  6 10 99 5.961E-9
iee  10  4 dc 15.16E-6
hlim 90  0 vlim 1K
q1   11  2 13 qx
q2   12  1 14 qx
r2    6  9 100.0E3
rc1   3 11 5.305E3
rc2   3 12 5.305E3
re1  13 10 1.836E3
re2  14 10 1.836E3
ree  10 99 13.19E6
ro1   8  5 50
ro2   7 99 100
rp    3  4 18.16E3
vb    9  0 dc 0
vc    3 53 dc 1
ve   54  4 dc 1
vlim  7  8 dc 0
vlp  91  0 dc 40
vln   0 92 dc 40
.model dx D(Is=800.0E-18 Rs=1)
.model dy D(Is=800.00E-18 Rs=1m Cjo=10p)
.model qx NPN(Is=800.0E-18 Bf=93.75)
.ends


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node X_U2.N10780173
*
* Moving X_U2.X_U74D.U1:IN2 from analog node X_U2.N10780173 to new digital node X_U2.N10780173$AtoD
X$X_U2.N10780173_AtoD1
+ X_U2.N10780173
+ X_U2.N10780173$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U2.X_SET
*
* Moving X_U2.X_U73.U1:OUT1 from analog node X_U2.X_SET to new digital node X_U2.X_SET$DtoA
X$X_U2.X_SET_DtoA1
+ X_U2.X_SET$DtoA
+ X_U2.X_SET
+ $G_DPWR
+ $G_DGND
+ DtoA_STD
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U2.N10780191
*
* Moving X_U2.X_U74C.U1:IN1 from analog node X_U2.N10780191 to new digital node X_U2.N10780191$AtoD
X$X_U2.N10780191_AtoD1
+ X_U2.N10780191
+ X_U2.N10780191$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U2.N10787785
*
* Moving X_U2.X_U74A.U1:IN1 from analog node X_U2.N10787785 to new digital node X_U2.N10787785$AtoD
X$X_U2.N10787785_AtoD1
+ X_U2.N10787785
+ X_U2.N10787785$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U2.N10787761
*
* Moving X_U2.X_U74B.U1:IN2 from analog node X_U2.N10787761 to new digital node X_U2.N10787761$AtoD
X$X_U2.N10787761_AtoD1
+ X_U2.N10787761
+ X_U2.N10787761$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U2.N10787719
*
* Moving X_U2.X_U74B.U1:IN1 from analog node X_U2.N10787719 to new digital node X_U2.N10787719$AtoD
X$X_U2.N10787719_AtoD1
+ X_U2.N10787719
+ X_U2.N10787719$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U2.N10787739
*
* Moving X_U2.X_U74A.U1:OUT1 from analog node X_U2.N10787739 to new digital node X_U2.N10787739$DtoA
X$X_U2.N10787739_DtoA1
+ X_U2.N10787739$DtoA
+ X_U2.N10787739
+ $G_DPWR
+ $G_DGND
+ DtoA_STD
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U2.N10780131
*
* Moving X_U2.X_U74D.U1:IN1 from analog node X_U2.N10780131 to new digital node X_U2.N10780131$AtoD
X$X_U2.N10780131_AtoD1
+ X_U2.N10780131
+ X_U2.N10780131$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U2.X_U74C.U1:OUT1 from analog node X_U2.N10780131 to new digital node X_U2.N10780131$DtoA
X$X_U2.N10780131_DtoA1
+ X_U2.N10780131$DtoA
+ X_U2.N10780131
+ $G_DPWR
+ $G_DGND
+ DtoA_STD
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR


**** FROM LIBRARY dig_io.lib ****
.subckt AtoD_STD  A D  DPWR DGND
+       params: CAPACITANCE=0
*
O0  A DGND DO74 DGTLNET=D IO_STD
C1  A DGND {CAPACITANCE+0.1pF}
D0      DGND    a       D74CLMP
D1      1       2       D74
D2      2       DGND    D74
R1      DPWR    3       4k
Q1      1       3       A       0       Q74 ; substrate should be DGND
.ends

.subckt DtoA_STD  D A  DPWR DGND
+       params: DRVL=0 DRVH=0 CAPACITANCE=0
*
N1  A DGND DPWR DIN74 DGTLNET=D IO_STD
C1  A DGND {CAPACITANCE+0.1pF}
.ends

.subckt DIGIFPWR  AGND
+       optional: DPWR=$G_DPWR DGND=$G_DGND
+       params:   VOLTAGE=5.0v REFERENCE=0v
*
VDPWR  DPWR DGND  {VOLTAGE}
R1     DPWR AGND  1MEG
VDGND  DGND AGND  {REFERENCE}
R2     DGND AGND  1MEG
.ends

**** FROM LIBRARY dig_io.lib ****
.model D74CLMP d (
+       is=1e-15        rs=2    cjo=2pf
+       )

.model D74 d (
+       is=1e-16        rs=25   cjo=2pf
+       )

.model DIN74 dinput (
+       s0name="0"      s0tsw=3.5ns     s0rlo=7.13      s0rhi=389 ; 7ohm,    0.09v
+       s1name="1"      s1tsw=5.5ns     s1rlo=467       s1rhi=200 ; 140ohm,  3.5v
+       s2name="X"      s2tsw=3.5ns     s2rlo=42.9      s2rhi=116 ; 31.3ohm, 1.35v
+       s3name="R"      s3tsw=3.5ns     s3rlo=42.9      s3rhi=116 ; 31.3ohm, 1.35v
+       s4name="F"      s4tsw=3.5ns     s4rlo=42.9      s4rhi=116 ; 31.3ohm, 1.35v
+       s5name="Z"      s5tsw=3.5ns     s5rlo=200K      s5rhi=200K
+       )

.model DO74 doutput (
+       s0name="X"      s0vlo=0.8       s0vhi=2.0
+       s1name="0"      s1vlo=-1.5      s1vhi=0.8
+       s2name="R"      s2vlo=0.8       s2vhi=1.4
+       s3name="R"      s3vlo=1.3       s3vhi=2.0
+       s4name="X"      s4vlo=0.8       s4vhi=2.0
+       s5name="1"      s5vlo=2.0       s5vhi=7.0
+       s6name="F"      s6vlo=1.3       s6vhi=2.0
+       s7name="F"      s7vlo=0.8       s7vhi=1.4
+       )

.model Q74 npn (
+       ise=1e-16       isc=4e-16
+       bf=49   br=.03
+       cje=1pf cjc=.5pf
+       cjs=3pf vje=0.9v
+       vjc=0.8v        vjs=0.7v
+       mje=0.5 mjc=0.33
+       mjs=0.33        tf=0.2ns
+       tr=10ns rb=50
+       rc=20
+       )

**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     Diode MODEL PARAMETERS


******************************************************************************




               UT4060          MUR430          
          IS   92.910000E-15  289.100000E-15 
         ISR   10.960000E-09  965.700000E-12 
         IKF     .01623         5.678000E-03 
          RS     .05812          .03323      
          TT  750.000000E-09  123.300000E-09 
         CJO   66.410000E-12   70.720000E-12 
          VJ     .75             .75         
           M     .5022           .5733       
         XTI    5               5            


               X_U2.X_U8.x_lm741.dx 
          IS  800.000000E-18 
          RS    1            


               X_U2.X_U8.x_lm741.dy            D74CLMP         D74             
          IS  800.000000E-18                    1.000000E-15  100.000000E-18 
          RS    1.000000E-03                    2              25            
         CJO   10.000000E-12                    2.000000E-12    2.000000E-12 


**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     BJT MODEL PARAMETERS


******************************************************************************




               X_U2.X_U8.x_lm741.qx            Q74             
               NPN                             NPN             
       LEVEL    1                               1            
          IS  800.000000E-18                  100.000000E-18 
          BF   93.75                           49            
          NF    1                               1            
         ISE  100.000000E-18 
          BR    1                                .03         
          NR    1                               1            
         ISC  400.000000E-18 
         ISS    0                               0            
          RB   50            
          RE    0                               0            
          RC    0                              20            
         CJE    0                               1.000000E-12 
         VJE     .75                             .9          
         MJE     .5          
         CJC    0                             500.000000E-15 
         VJC     .75                             .8          
         MJC     .33                             .33         
        XCJC    1                               1            
         CJS    0                               3.000000E-12 
         VJS     .75                             .7          
         MJS     .33         
          TF  200.000000E-12 
          TR   10.000000E-09 
          KF    0                               0            
          AF    1                               1            
          CN    2.42                            2.42         
           D     .87                             .87         


**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               IRF342          
               NMOS            
       LEVEL    3            
           L    2.000000E-06 
           W     .68         
         VTO    3.503        
          KP   20.790000E-06 
       GAMMA    0            
         PHI     .6          
      LAMBDA    0            
          RD     .35         
          RS    5.186000E-03 
          RG     .7553       
         RDS    1.778000E+06 
          IS   53.700000E-12 
          JS    0            
          PB     .8          
        PBSW     .8          
         CBD  820.000000E-12 
          CJ    0            
        CJSW    0            
          TT  570.000000E-09 
        CGSO    1.608000E-09 
        CGDO  168.200000E-12 
        CGBO    0            
         TOX  100.000000E-09 
          XJ    0            
       UCRIT   10.000000E+03 
       DELTA    0            
         ETA    0            
      DIOMOD    1            
         VFB    0            
        LETA    0            
        WETA    0            
          U0    0            
        TEMP    0            
         VDD    5            
       XPART    0            


**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               DIN74           
      S0NAME 0               
       S0TSW    3.500000E-09 
       S0RLO    7.13         
       S0RHI  389            
      S1NAME 1               
       S1TSW    5.500000E-09 
       S1RLO  467            
       S1RHI  200            
      S2NAME X               
       S2TSW    3.500000E-09 
       S2RLO   42.9          
       S2RHI  116            
      S3NAME R               
       S3TSW    3.500000E-09 
       S3RLO   42.9          
       S3RHI  116            
      S4NAME F               
       S4TSW    3.500000E-09 
       S4RLO   42.9          
       S4RHI  116            
      S5NAME Z               
       S5TSW    3.500000E-09 
       S5RLO  200.000000E+03 
       S5RHI  200.000000E+03 


**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO74            
    TIMESTEP  100.000000E-12 
      S0NAME X               
       S0VHI    2            
       S0VLO     .8          
      S1NAME 0               
       S1VHI     .8          
       S1VLO   -1.5          
      S2NAME R               
       S2VHI    1.4          
       S2VLO     .8          
      S3NAME R               
       S3VHI    2            
       S3VLO    1.3          
      S4NAME X               
       S4VHI    2            
       S4VLO     .8          
      S5NAME 1               
       S5VHI    7            
       S5VLO    2            
      S6NAME F               
       S6VHI    2            
       S6VLO    1.3          
      S7NAME F               
       S7VHI    1.4          
       S7VLO     .8          


**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_02            
      TPLHMN    4.800000E-09 
      TPLHTY   12.000000E-09 
      TPLHMX   22.000000E-09 
      TPHLMN    3.200000E-09 
      TPHLTY    8.000000E-09 
      TPHLMX   15.000000E-09 


**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     Digital Delay Line MODEL PARAMETERS


******************************************************************************




               X_U2.X_U73.DLYMODEL 
       DLYMN   18.000000E-09 
       DLYTY   20.000000E-09 
       DLYMX   22.000000E-09 


**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STD          
        DRVL  104            
        DRVH   96.4          
       AtoD1 AtoD_STD        
       AtoD2 AtoD_STD_NX     
       AtoD3 AtoD_STD        
       AtoD4 AtoD_STD_NX     
       DtoA1 DtoA_STD        
       DtoA2 DtoA_STD        
       DtoA3 DtoA_STD        
       DtoA4 DtoA_STD        
      TSWHL1    1.511000E-09 
      TSWHL2    1.487000E-09 
      TSWHL3    1.511000E-09 
      TSWHL4    1.487000E-09 
      TSWLH1    3.517000E-09 
      TSWLH2    3.564000E-09 
      TSWLH3    3.517000E-09 
      TSWLH4    3.564000E-09 
       TPWRT  100.000000E+03 


**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  OUT) 2.083E-12  (  VDC)  132.1200  (  VFB) 26.04E-09  ($G_DGND)    0.0000    

($G_DPWR)    5.0000                   (N10823433) 1.941E-06                     

(N10823565) 2.083E-12                 (N10823789) 23.80E-09                     

(N10823997) 2.083E-12                 (N10824463) 743.1E-09                     

(N10832905) 31.06E-09                 (N10833624)    5.0000                     

(N10846839)    4.8163                 (N10865580) 31.06E-09                     

(N10871733)  132.7500                 (N10871817)    -.6218                     

(N10871839)  132.1200                 (N10872580)    9.2179                     

(N10878265)    0.0000                 (N10883112)  132.1200                     

(N10890530)    0.0000                 (N10909862)    0.0000                     

(N108830621)  132.1200                (X_U2.X_DDD)    0.0000                    

(X_U2.X_SET)    4.9986                (X_U2.X_VCC)    9.2179                    

(X_U2.N10753474)    0.0000            (X_U2.N10753902)    5.0000                

(X_U2.N10754038)     .4000            (X_U2.N10773797) 743.1E-09                

(X_U2.N10779939)     .4536            (X_U2.N10780049)    5.0000                

(X_U2.N10780055)    2.2044            (X_U2.N10780061)    0.0000                

(X_U2.N10780131) 27.79E-06            (X_U2.N10780173)    4.9796                

(X_U2.N10780191)    4.9796            (X_U2.N10780377)    5.0000                

(X_U2.N10781057)    2.2044            (X_U2.N10787719)     .1019                

(X_U2.N10787739) 52.04E-06            (X_U2.N10787761)    4.9966                

(X_U2.N10787785)     .1018            (X_U2.N10794806)    2.5000                

(X_U2.N10805614)    5.0000            (X_U2.N10807561)    0.0000                

(X_U2.N10823137)   -5.0000            (X_U2.X_COMPLOW)    5.0000                

(X_U2.X_RTCT_RAMP) 880.6E-09          (X_U2.X_ABOVE_ISENSE)    5.0000           

(X_U2.X_U8.x_lm741.6)   -1.5128       (X_U2.X_U8.x_lm741.7)    6.8466           

(X_U2.X_U8.x_lm741.8)    6.8466       (X_U2.X_U8.x_lm741.9)    0.0000           

(X_U2.X_UNDERVOLATGE)    4.9950       (X_U2.X_U8.x_lm741.10)    1.8599          

(X_U2.X_U8.x_lm741.11)    5.0000      (X_U2.X_U8.x_lm741.12)    4.9197          

(X_U2.X_U8.x_lm741.13)    1.8599      (X_U2.X_U8.x_lm741.14)    1.8880          

(X_U2.X_U8.x_lm741.53)    4.0000      (X_U2.X_U8.x_lm741.54)   -4.0000          

(X_U2.X_U8.x_lm741.90)   40.6060      (X_U2.X_U8.x_lm741.91)   40.0000          

(X_U2.X_U8.x_lm741.92)  -40.0000      (X_U2.X_U8.x_lm741.99)    0.0000          

(X$X_U2.N10780131_AtoD1.1)     .0915  (X$X_U2.N10780131_AtoD1.2)     .0457      

(X$X_U2.N10780131_AtoD1.3)     .8277  (X$X_U2.N10780173_AtoD1.1)    1.5648      

(X$X_U2.N10780173_AtoD1.2)     .7824  (X$X_U2.N10780173_AtoD1.3)    2.2862      

(X$X_U2.N10780191_AtoD1.1)    1.5648  (X$X_U2.N10780191_AtoD1.2)     .7824      

(X$X_U2.N10780191_AtoD1.3)    2.2862  (X$X_U2.N10787719_AtoD1.1)     .1933      

(X$X_U2.N10787719_AtoD1.2)     .0967  (X$X_U2.N10787719_AtoD1.3)     .9277      

(X$X_U2.N10787761_AtoD1.1)    1.5648  (X$X_U2.N10787761_AtoD1.2)     .7824      

(X$X_U2.N10787761_AtoD1.3)    2.2862  (X$X_U2.N10787785_AtoD1.1)     .1933      

(X$X_U2.N10787785_AtoD1.2)     .0966  (X$X_U2.N10787785_AtoD1.3)     .9276  



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(X_U2.N10780173$AtoD) : 1             (X_U2.N10787785$AtoD) : 0                 

(X_U2.N10787761$AtoD) : 1             (X_U2.N10780139) : 0                      

(X_U2.N10780131$AtoD) : 0             (X_U2.N10780191$AtoD) : 1                 

(X_U2.N10787739$DtoA) : 1             (X_U2.N10780131$DtoA) : 0                 

(X_U2.X_SET$DtoA) : 0                 (X_U2.N10787719$AtoD) : 0                 

(X_U2.N10787731) : 0                  




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V6        -3.147E-03
    X_U2.V_V16  -1.615E-07
    X_U2.V_V5    0.000E+00
    X_U2.V_V4    0.000E+00
    X_U2.V_V3    0.000E+00
    X_U2.V_V19   5.658E-04
    X_U2.V_V18   4.004E-02
    X_U2.V_V2   -4.995E-03
    X_U2.X_U8.x_lm741.vb  -1.513E-05
    X_U2.X_U8.x_lm741.vc  -4.061E-02
    X_U2.X_U8.x_lm741.ve   9.365E-12
    X_U2.X_U8.x_lm741.vlim   4.061E-02
    X_U2.X_U8.x_lm741.vlp   1.198E-05
    X_U2.X_U8.x_lm741.vln  -8.061E-11
    X$DIGIFPWR.VDPWR  -4.298E-02
    X$DIGIFPWR.VDGND   6.602E-01

    TOTAL POWER DISSIPATION   5.02E-01  WATTS



          JOB CONCLUDED

**** 01/08/25 16:01:08 *** PSpice 24.1.0 (4 September 2024) *** ID# 0 ********

 ** Profile: "fwd_floating-tran"  [ C:\Users\rss\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture\24.1.0\Demos\ssfwdcnv\designfiles\ss


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =         .80
