<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - rx_dma_test_src_Channelizer_CH1.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../rx_dma_test_src_Channelizer_CH1.v" target="rtwreport_document_frame" id="linkToText_plain">rx_dma_test_src_Channelizer_CH1.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: /home/draco/git/adi_dma_testing/iq_dma_example/hdl_ip/hdlsrc/rx_dma_test/rx_dma_test_src_Channelizer_CH1.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2025-08-21 13:52:00</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: rx_dma_test_src_Channelizer_CH1</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: rx_dma_test/LDCR_D/Channelizer_CH1</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// Model version: 9.535</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// HDLChannelizer</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">// </span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="23">   23   </a>
</span><span><a class="LN" name="24">   24   </a><span class="KW">module</span> rx_dma_test_src_Channelizer_CH1
</span><span><a class="LN" name="25">   25   </a>          (clk,
</span><span><a class="LN" name="26">   26   </a>           reset,
</span><span><a class="LN" name="27">   27   </a>           enb,
</span><span><a class="LN" name="28">   28   </a>           dataIn_re,
</span><span><a class="LN" name="29">   29   </a>           dataIn_im,
</span><span><a class="LN" name="30">   30   </a>           validIn,
</span><span><a class="LN" name="31">   31   </a>           startOut,
</span><span><a class="LN" name="32">   32   </a>           endOut);
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="36">   36   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [13:0] dataIn_re;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [13:0] dataIn_im;  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">input</span>   validIn;
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">output</span>  startOut;
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">output</span>  endOut;
</span><span><a class="LN" name="43">   43   </a>
</span><span><a class="LN" name="44">   44   </a>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [13:0] filterOut_cmplx_re;  <span class="CT">// sfix14_En5</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [13:0] filterOut_cmplx_im;  <span class="CT">// sfix14_En5</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">wire</span> filterOut_vld;
</span><span><a class="LN" name="48">   48   </a>
</span><span><a class="LN" name="49">   49   </a>
</span><span><a class="LN" name="50">   50   </a>  rx_dma_test_src_FilterBank u_FilterBank (.clk(clk),
</span><span><a class="LN" name="51">   51   </a>                                           .reset(reset),
</span><span><a class="LN" name="52">   52   </a>                                           .enb(enb),
</span><span><a class="LN" name="53">   53   </a>                                           .dataIn_re(dataIn_re),  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="54">   54   </a>                                           .dataIn_im(dataIn_im),  <span class="CT">// sfix14</span>
</span><span><a class="LN" name="55">   55   </a>                                           .validIn(validIn),
</span><span><a class="LN" name="56">   56   </a>                                           .filterOut_cmplx_re(filterOut_cmplx_re),  <span class="CT">// sfix14_En5</span>
</span><span><a class="LN" name="57">   57   </a>                                           .filterOut_cmplx_im(filterOut_cmplx_im),  <span class="CT">// sfix14_En5</span>
</span><span><a class="LN" name="58">   58   </a>                                           .filterOut_vld(filterOut_vld)
</span><span><a class="LN" name="59">   59   </a>                                           );
</span><span><a class="LN" name="60">   60   </a>
</span><span><a class="LN" name="61">   61   </a>  rx_dma_test_src_FFT u_FFT (.clk(clk),
</span><span><a class="LN" name="62">   62   </a>                             .reset(reset),
</span><span><a class="LN" name="63">   63   </a>                             .enb(enb),
</span><span><a class="LN" name="64">   64   </a>                             .filterOut_cmplx_re(filterOut_cmplx_re),  <span class="CT">// sfix14_En5</span>
</span><span><a class="LN" name="65">   65   </a>                             .filterOut_cmplx_im(filterOut_cmplx_im),  <span class="CT">// sfix14_En5</span>
</span><span><a class="LN" name="66">   66   </a>                             .filterOut_vld(filterOut_vld),
</span><span><a class="LN" name="67">   67   </a>                             .startOut(startOut),
</span><span><a class="LN" name="68">   68   </a>                             .endOut(endOut)
</span><span><a class="LN" name="69">   69   </a>                             );
</span><span><a class="LN" name="70">   70   </a>
</span><span><a class="LN" name="71">   71   </a><span class="KW">endmodule</span>  <span class="CT">// rx_dma_test_src_Channelizer_CH1</span>
</span><span><a class="LN" name="72">   72   </a>
</span><span><a class="LN" name="73">   73   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>