// Seed: 913172784
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri0  id_1,
    output wor   id_2
    , id_6,
    output logic id_3,
    input  logic id_4
);
  always begin : LABEL_0
    #(1);
    id_3 <= id_4;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  wire id_5;
  module_0 modCall_1 ();
  always deassign id_5;
  id_6(
      .id_0(), .id_1(id_1)
  );
endmodule
