#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jul 11 17:44:41 2024
# Process ID: 11584
# Current directory: C:/Users/aliya/OneDrive/Masats/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14752 C:\Users\aliya\OneDrive\Masats\final_project\final_project.xpr
# Log file: C:/Users/aliya/OneDrive/Masats/final_project/vivado.log
# Journal file: C:/Users/aliya/OneDrive/Masats/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aliya/OneDrive/Masats/final_project/final_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files -fileset constrs_1 -norecurse C:/Users/aliya/Downloads/Basys-3-Master/Basys-3-Master.xdc
file mkdir C:/Users/aliya/OneDrive/Masats/final_project/final_project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/aliya/OneDrive/Masats/final_project/final_project.srcs/sim_1/new/final_project_tb.vhd w ]
add_files -fileset sim_1 C:/Users/aliya/OneDrive/Masats/final_project/final_project.srcs/sim_1/new/final_project_tb.vhd
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 19:30:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 19:30:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 19:43:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 19:45:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 19:45:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 19:48:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 19:48:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 19:55:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 19:55:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/aliya/OneDrive/Masats/final_project/.Xil/Vivado-11584-ibrahimselim/dcp/final_project.xdc]
Finished Parsing XDC File [C:/Users/aliya/OneDrive/Masats/final_project/.Xil/Vivado-11584-ibrahimselim/dcp/final_project.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1065.590 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1065.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.945 ; gain = 298.578
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 20:12:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 20:12:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 20:13:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 20:13:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 20:15:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 20:15:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 20:19:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 20:19:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 20:22:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 20:22:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 20:28:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 20:28:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
add_files -norecurse {{C:/Users/aliya/OneDrive/Masaüstü/csd/CSD - zeynep/hw3/hw3.srcs/sources_1/imports/Lab4 2/freq_div.vhd} {C:/Users/aliya/OneDrive/Masaüstü/csd/CSD - zeynep/hw3/hw3.srcs/sources_1/imports/FSM_LAB/FSM_LAB_top.vhd}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 20:44:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 20:44:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 20:48:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 20:48:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 20:54:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 20:54:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/aliya/OneDrive/Masats/final_project/.Xil/Vivado-11584-ibrahimselim/dcp/FSM_LAB_top.xdc]
Finished Parsing XDC File [C:/Users/aliya/OneDrive/Masats/final_project/.Xil/Vivado-11584-ibrahimselim/dcp/FSM_LAB_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1577.512 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1577.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 20:57:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 20:57:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 21:00:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 21:00:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 21:01:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 21:01:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 21:07:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 21:07:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 21:09:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 21:09:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 21:11:58 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 21:11:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 21:14:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 21:14:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/aliya/OneDrive/Masats/final_project/.Xil/Vivado-11584-ibrahimselim/dcp/FSM_LAB_top.xdc]
Finished Parsing XDC File [C:/Users/aliya/OneDrive/Masats/final_project/.Xil/Vivado-11584-ibrahimselim/dcp/FSM_LAB_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1601.293 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1601.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 21:59:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/synth_1/runme.log
[Thu Jul 11 21:59:31 2024] Launched impl_1...
Run output will be captured here: C:/Users/aliya/OneDrive/Masats/final_project/final_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/aliya/OneDrive/Masats/final_project/.Xil/Vivado-11584-ibrahimselim/dcp/FSM_LAB_top.xdc]
Finished Parsing XDC File [C:/Users/aliya/OneDrive/Masats/final_project/.Xil/Vivado-11584-ibrahimselim/dcp/FSM_LAB_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1608.230 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1608.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
