// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5_ram) {
        ram[0] = "0b10111110110001110000001101100111";
        ram[1] = "0b10111111011001000011111100010001";
        ram[2] = "0b10111110011011001101110101000101";
        ram[3] = "0b10111111010001010100111100001101";
        ram[4] = "0b00111110001100110001010011110000";
        ram[5] = "0b00111111010100011100101000000001";
        ram[6] = "0b00111111001001010001111100010100";
        ram[7] = "0b10111110111100111001000001101111";
        ram[8] = "0b10111111010011001011111111010010";
        ram[9] = "0b10111111100010101010111111010101";
        ram[10] = "0b10111110111011111011011111110010";
        ram[11] = "0b00111111100000011000101110001101";
        ram[12] = "0b00111110011100000100000011111010";
        ram[13] = "0b10111110110010000011110010011110";
        ram[14] = "0b10111110101100110001011011110111";
        ram[15] = "0b10111110010100011000111101101111";
        ram[16] = "0b10111110001011011000101000111101";
        ram[17] = "0b00111110110110001100000101001001";
        ram[18] = "0b10111110100011110010101101100000";
        ram[19] = "0b11000000000001000101110100011110";
        ram[20] = "0b00111101100100100110110000001100";
        ram[21] = "0b00111110111100010001100110010000";
        ram[22] = "0b00111101110000011011100110000110";
        ram[23] = "0b00111110111101101100011100000010";
        ram[24] = "0b00111111000011000110100111110011";
        ram[25] = "0b00111111000000111001011010001011";
        ram[26] = "0b10111101101000011001100110111011";
        ram[27] = "0b00111110101000110111101011000010";
        ram[28] = "0b00111111001010110100111101110111";
        ram[29] = "0b11000000100101000000001110001101";
        ram[30] = "0b00111111101000010010011001001100";
        ram[31] = "0b10111110010011111101000110011010";
        ram[32] = "0b00111110101110000000100011111011";
        ram[33] = "0b00111110001000011010111000111111";
        ram[34] = "0b10111111001000000011110000001100";
        ram[35] = "0b10111110000011111001101100100110";
        ram[36] = "0b00111101110011111001101001011110";
        ram[37] = "0b00111101111101010010100000000101";
        ram[38] = "0b00111110100111001100010011011110";
        ram[39] = "0b11000000010010111111000011001111";
        ram[40] = "0b10111101100010111000111001101101";
        ram[41] = "0b10111111111111110001101000100100";
        ram[42] = "0b10111111110011101001001100101110";
        ram[43] = "0b10111111101011100011100100001101";
        ram[44] = "0b10111111001101011011011100101001";
        ram[45] = "0b00111110101000100001000101110101";
        ram[46] = "0b10111101100111110110110101010111";
        ram[47] = "0b00111101000001001010011110010111";
        ram[48] = "0b10111110110101100001011100011110";
        ram[49] = "0b10111110101000111001100110011111";
        ram[50] = "0b00111111101111111011001011101001";
        ram[51] = "0b00111110001100011001011011010110";
        ram[52] = "0b00111110101011110110111011111111";
        ram[53] = "0b00111110101111011001111111111111";
        ram[54] = "0b00111111001000000110110111011000";
        ram[55] = "0b00111110000010101111111011011000";
        ram[56] = "0b00111101110000111110000011100000";
        ram[57] = "0b10111101100101111010100111010011";
        ram[58] = "0b10111101110001101001101110100111";
        ram[59] = "0b10111111001000000100000101101100";
        ram[60] = "0b00111111101110110101111010101110";
        ram[61] = "0b00111110100101010101011101101000";
        ram[62] = "0b00111111010100010101011001001111";
        ram[63] = "0b00111101001100110001010110011110";
        ram[64] = "0b00111110001111111111001111111010";
        ram[65] = "0b10111101011111110101010101010001";
        ram[66] = "0b10111101000010001001000011110011";
        ram[67] = "0b10111110010010000001100110010000";
        ram[68] = "0b10111110000000111111001010101011";
        ram[69] = "0b00111111100101100001101011011101";
        ram[70] = "0b10111100110010101100100100001101";
        ram[71] = "0b00111110111110000110111110101001";
        ram[72] = "0b00111101011101010101001110101111";
        ram[73] = "0b10111101111010001100110011000100";
        ram[74] = "0b00111100110010111100100010000111";
        ram[75] = "0b00111100101110100001110100110111";
        ram[76] = "0b10111100001100101001010111001011";
        ram[77] = "0b00111110110001111111100011110101";
        ram[78] = "0b10111111001100101101110110111100";
        ram[79] = "0b00111111100010001001100000001101";
        ram[80] = "0b00111111001001111010100111011110";
        ram[81] = "0b10111110000011000011011101111100";
        ram[82] = "0b10111110100001101111110100010001";
        ram[83] = "0b10111110110011001001010101101111";
        ram[84] = "0b10111100111011001101101100011000";
        ram[85] = "0b10111101010111001010000000100111";
        ram[86] = "0b10111110110111111100111011011110";
        ram[87] = "0b10111111000000101110010111011101";
        ram[88] = "0b10111110000101110010100010010001";
        ram[89] = "0b00111101001001001001010010110111";
        ram[90] = "0b10111101101001111100000010011111";
        ram[91] = "0b10111111000101001100111010011001";
        ram[92] = "0b00111111001010011001010011010110";
        ram[93] = "0b00111111000110010011111100100010";
        ram[94] = "0b00111110010100111111011100000001";
        ram[95] = "0b00111110001001001011001000101001";
        ram[96] = "0b10111111001110101010111010011110";
        ram[97] = "0b11000000001001101001100000110100";
        ram[98] = "0b11000000010101101110010101101011";
        ram[99] = "0b00111101011110100011011111100011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5_ram("nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5() {
    delete meminst;
}


};//endmodule
#endif
