<!DOCTYPE html>
<html data-bs-theme="light" lang="en">

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, shrink-to-fit=no">
    <title>Pricing - Brand</title>
    <link rel="stylesheet" href="assets/bootstrap/css/bootstrap.min.css">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Montserrat:400,400i,700,700i,600,600i&amp;display=swap">
    <link rel="stylesheet" href="assets/css/baguetteBox.min.css">
    <link rel="stylesheet" href="assets/css/vanilla-zoom.min.css">
</head>

<body>
    <nav class="navbar navbar-expand-lg fixed-top bg-body clean-navbar">
        <div class="container"><a class="navbar-brand logo" href="#">Sundaram S S</a><button data-bs-toggle="collapse" class="navbar-toggler" data-bs-target="#navcol-1"><span class="visually-hidden">Toggle navigation</span><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navcol-1">
                <ul class="navbar-nav ms-auto">
                    <li class="nav-item"><a class="nav-link" href="index.html">Home</a></li>
                    <li class="nav-item"><a class="nav-link" href="about.html">About</a></li>
                    <li class="nav-item"><a class="nav-link" href="skills.html">Skills</a></li>
                    <li class="nav-item"><a class="nav-link active" href="projects.html">Projects</a></li>
                    <li class="nav-item"><a class="nav-link" href="academic.html">Academic</a></li>
                    <li class="nav-item"><a class="nav-link" href="publications.html">Publications</a></li>
                    <li class="nav-item"><a class="nav-link" href="research.html">Research</a></li>
                    <li class="nav-item"><a class="nav-link" href="contact.html">Contact</a></li>
                    <li class="nav-item"><a class="nav-link" href="resume.html">RÃ©sumÃ©</a></li>
                </ul>
            </div>
        </div>
    </nav>
    <main class="page">
        <section class="clean-block clean-pricing dark">
            <div class="container">
                <div class="block-heading">
                    <h2 class="text-info">Projects</h2>
                    <p>.</p>
                </div>
                <div class="row justify-content-center">
                    <div class="col-md-5 col-lg-4">
                        <div class="clean-pricing-item">
                            <div class="ribbon"><span>Latest</span></div>
                            <div class="heading">
                                <h3><br>VLAN Switching on ARM Cortexâ€‘R5<br><br></h3>
                            </div>
                            <p class="text-start"><br>Designed and evaluated a <strong>Layer-2 VLAN switching pipeline</strong> on Zynq SoC platforms, progressing from <strong>network simulation</strong> to <strong>bare-metal hardware bring-up</strong>. The project focused on understanding <strong>practical limitations of PS-only Ethernet switching</strong>, DMA throughput, PHY control, and board-level constraints on commercial FPGA platforms.<br><br></p>
                            <div class="features">
                                <h4><span class="feature"><br><br>Embedded Networking</span><span>&nbsp; &nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature" style="padding-right: 0px;"><br>PGA SoC Integration</span><span>&nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature"><br>Hardware Foundations<br><br></span><span>&nbsp; &nbsp;</span></h4>
                            </div>
                            <div class="price"></div><button class="btn btn-outline-primary d-block w-100" type="button"><strong>more details</strong></button>
                        </div>
                    </div>
                    <div class="col-md-5 col-lg-4">
                        <div class="clean-pricing-item">
                            <div class="heading">
                                <h3><br> Entropy-Driven FPGA Security Monitoring<br><br></h3>
                            </div>
                            <div class="ribbon"><span>Latest</span></div>
                            <p class="text-start"><br>Developed <strong>RTL streaming pipelines</strong> to compute entropy-related metrics on live packet streams using <strong>AXI-Stream</strong>, enabling <strong>low-latency anomaly indicators</strong> directly in hardware. The design emphasizes protocol correctness, throughput safety, and observability.<br><br></p>
                            <div class="features">
                                <h4><span class="feature"><br>Streaming RTL</span><span>&nbsp; &nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature" style="padding-right: 0px;"><br>Hardware Security</span><span>&nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature"><br> FPGA Data Path Design<br><br></span><span>&nbsp; &nbsp;</span></h4>
                            </div>
                            <div class="price"></div><button class="btn btn-outline-primary d-block w-100" type="button"><strong>more details</strong></button>
                        </div>
                    </div>
                    <div class="col-md-5 col-lg-4">
                        <div class="clean-pricing-item">
                            <div class="heading">
                                <h3><br> Custom&nbsp;8-bit LFSR&nbsp;IP<br><br></h3>
                            </div>
                            <p class="text-start"><br>Designed a <strong>custom AXI4-Lite slave IP</strong> implementing an <strong>8-bit Linear Feedback Shift Register (LFSR)</strong> and integrated it into a Zynq SoC. The IP was controlled and validated via a <strong>bare-metal Embedded C application</strong>, demonstrating full RTL-to-software integration.<br><br></p>
                            <div class="features">
                                <h4><span class="feature"><br><br>SoC IP Design</span><span>&nbsp; &nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature" style="padding-right: 0px;"><br> AXI Protocol</span><span>&nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature"><br><strong> FPGA Control Plane Design</strong><br><br></span><span>&nbsp; &nbsp;</span></h4>
                            </div>
                            <div class="price"></div><button class="btn btn-outline-primary d-block w-100" type="button"><strong>more details</strong></button>
                        </div>
                    </div>
                    <div class="col-md-5 col-lg-4">
                        <div class="clean-pricing-item">
                            <div class="heading">
                                <h3><br> AXI Master Verification using UVM<br><br></h3>
                            </div>
                            <p class="text-start"><br>Built a <strong>UVM-based verification environment</strong> for an AXI master interface, focusing on <strong>protocol correctness</strong>, constrained-random stimulus, and functional coverage. This project demonstrates verification methodology beyond simulation-only RTL testing.<br><br></p>
                            <div class="features">
                                <h4><span class="feature"><br>RTL Verification</span><span>&nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature"><br> UVM</span><span>&nbsp; &nbsp;</span></h4>
                                <h4><span class="feature"><br> Protocol Compliance</span><span>&nbsp;&nbsp;<br><br></span></h4>
                            </div>
                            <div class="price"></div><button class="btn btn-primary d-block w-100" type="button"><strong><span style="background-color: rgb(13, 110, 253);">more details</span></strong></button>
                        </div>
                    </div>
                    <div class="col-md-5 col-lg-4">
                        <div class="clean-pricing-item">
                            <div class="heading">
                                <h3><br> NoC Optimization for Chiplet-Based SoC<br><br></h3>
                            </div>
                            <p class="text-start"><br>Explored <strong>Network-on-Chip (NoC) architectures</strong> for chiplet-based SoCs using <strong>graph-theoretic optimization techniques</strong>. The work focused on balancing <strong>latency, bandwidth, and scalability</strong> under physical design constraints.<br><br></p>
                            <div class="features">
                                <h4><span class="feature"><br>VLSI Architecture</span><span>&nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature"><br>Interconnect Optimization</span><span>&nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature"><br>Research &amp; Algorithms<br><br></span><span>&nbsp; &nbsp;</span></h4>
                            </div>
                            <div class="price"></div><button class="btn btn-outline-primary d-block w-100" type="button"><strong>more details</strong></button>
                        </div>
                    </div>
                    <div class="col-md-5 col-lg-4">
                        <div class="clean-pricing-item">
                            <div class="heading">
                                <h3><br> Low-Power FIR Filter: FPGA vs ASIC<br><br></h3>
                            </div>
                            <p class="text-start"><br>Designed a <strong>12-tap FIR filter</strong> and compared its implementation across <strong>FPGA and ASIC flows</strong>, focusing on <strong>power, performance, and area (PPA)</strong> trade-offs. This project highlights architectural decision-making across platforms.<br><br></p>
                            <div class="features">
                                <h4><span class="feature"><br>Digital Signal Processing</span><span>&nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature"><br> Low-Power VLSI</span><span>&nbsp; &nbsp;&nbsp;</span></h4>
                                <h4><span class="feature"><br> FPGA vs ASIC Analysis</span><span>&nbsp;<br><br></span></h4>
                            </div>
                            <div class="price"></div><button class="btn btn-outline-primary d-block w-100" type="button"><strong>more details</strong></button>
                        </div>
                    </div>
                </div>
            </div>
        </section>
    </main>
    <footer class="page-footer dark">
        <div class="container">
            <div class="row">
                <div class="col-sm-3">
                    <h5><strong>Professional Focus</strong><br><br><span style="font-weight: normal !important;">SoC Development&nbsp;</span><br><span style="font-weight: normal !important;">FPGA Prototyping</span><br><span style="font-weight: normal !important;">IC Design (RTL to GDS-ii)</span><br><span style="font-weight: normal !important;">Hardware Security</span><br><span style="font-weight: normal !important;">VLSI Design &amp; Verification</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5>Professional Links<br><br><span style="font-weight: normal !important;">ðŸ”— </span><a href="https://www.linkedin.com/in/sundaram-s-s/"><span style="font-weight: normal !important;">LinkedIn</span></a><span style="font-weight: normal !important;"> â€“ Professional profile&nbsp;</span><br><span style="font-weight: normal !important;">ðŸ’» </span><a href="https://github.com/vrctsssundaram"><span style="font-weight: normal !important;">GitHub</span></a><span style="font-weight: normal !important;"> â€“ Projects Repo</span><br><span style="font-weight: normal !important;">ðŸ“„ </span><a href="https://1drv.ms/b/c/d46122272d436dae/IQBj26DXycX4S4NkF87CWcO9ARc4R11Y3RLyr2ge5bswD8M?e=8jaFVE"><span style="font-weight: normal !important;">RÃ©sumÃ© </span></a><span style="font-weight: normal !important;">&nbsp;â€“ Download (PDF)</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5><strong>Academic Profile</strong><br><br><span style="font-weight: normal !important;">M.E. VLSI Design â€“ PSG Tech</span><br><span style="font-weight: normal !important;">B.E. EEE - KCT</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5>Contact<br><br><span style="font-weight: normal !important;">Email: 24mv05@psgtech.ac.in &amp; vrctsssundaram@gmail.com</span><br><span style="font-weight: normal !important;">Phone: +91 94866 47513</span><br><span style="font-weight: normal !important;">Location: Coimbatore, India</span><br><br></h5>
                    <ul></ul>
                </div>
            </div>
        </div>
        <div class="footer-copyright">
            <p>Â© 2026 Sundaram S S</p>
        </div>
    </footer>
    <script src="assets/bootstrap/js/bootstrap.min.js"></script>
    <script src="assets/js/baguetteBox.min.js"></script>
    <script src="assets/js/vanilla-zoom.js"></script>
    <script src="assets/js/theme.js"></script>
</body>

</html>