Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\FPGA\example\test2\impl2\synwork\test2_impl2_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA\example\test2\number.v":1:7:1:22|Selected library: work cell: number_transform view verilog as top level
@N: NF107 :"D:\FPGA\example\test2\number.v":1:7:1:22|Selected library: work cell: number_transform view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 21 09:35:30 2017

###########################################################]
