$date
	Thu Nov 22 19:04:46 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 2 ! t_state [1:0] $end
$var wire 3 " t_Hlights [2:0] $end
$var wire 3 # t_Flights [2:0] $end
$var reg 1 $ t_car $end
$var reg 1 % t_clk $end
$var reg 1 & t_lto $end
$var reg 1 ' t_reset $end
$var reg 1 ( t_sto $end
$var integer 32 ) cew_Error_Count [31:0] $end
$var integer 32 * cew_Test_Count [31:0] $end
$scope module cut $end
$var wire 1 $ car $end
$var wire 1 % clk $end
$var wire 1 + fr_R $end
$var wire 1 , hw_R $end
$var wire 1 & lto $end
$var wire 1 ' reset $end
$var wire 1 ( sto $end
$var wire 2 - state [0:1] $end
$var wire 1 . hw_Y $end
$var wire 1 / hw_G $end
$var wire 1 0 fr_Y $end
$var wire 1 1 fr_G $end
$var wire 1 2 QB_BAR $end
$var wire 1 3 QB $end
$var wire 1 4 QA_BAR $end
$var wire 1 5 QA $end
$var wire 3 6 Hlight [0:2] $end
$var wire 3 7 Flight [0:2] $end
$var wire 1 8 DB $end
$var wire 1 9 DA $end
$scope module dff $end
$var wire 1 ' P1 $end
$var wire 1 : P10 $end
$var wire 1 % P11 $end
$var wire 1 ' P13 $end
$var wire 1 ; P14 $end
$var wire 1 % P3 $end
$var wire 1 < P4 $end
$var wire 1 = P7 $end
$var wire 1 9 P2 $end
$var wire 1 8 P12 $end
$var reg 1 5 P5 $end
$var reg 1 4 P6 $end
$var reg 1 2 P8 $end
$var reg 1 3 P9 $end
$upscope $end
$scope module muxA $end
$var wire 1 5 P1 $end
$var wire 1 > P10 $end
$var wire 1 ? P11 $end
$var wire 1 3 P12 $end
$var wire 1 3 P13 $end
$var wire 1 3 P14 $end
$var wire 1 3 P15 $end
$var wire 1 @ P16 $end
$var wire 1 5 P2 $end
$var wire 1 5 P3 $end
$var wire 1 5 P4 $end
$var wire 1 A P7 $end
$var wire 1 B P8 $end
$var wire 1 ( P9 $end
$var reg 1 9 P5 $end
$var reg 1 C P6 $end
$var reg 3 D control [2:0] $end
$upscope $end
$scope module muxB $end
$var wire 1 4 P1 $end
$var wire 1 & P10 $end
$var wire 1 $ P11 $end
$var wire 1 4 P12 $end
$var wire 1 3 P14 $end
$var wire 1 E P16 $end
$var wire 1 3 P3 $end
$var wire 1 3 P4 $end
$var wire 1 F P7 $end
$var wire 1 G P8 $end
$var wire 1 ( P9 $end
$var wire 1 . P2 $end
$var wire 1 . P15 $end
$var wire 1 . P13 $end
$var reg 1 8 P5 $end
$var reg 1 H P6 $end
$var reg 3 I control [2:0] $end
$upscope $end
$scope module nor_gates $end
$var wire 1 4 P11 $end
$var wire 1 3 P12 $end
$var wire 1 J P14 $end
$var wire 1 5 P2 $end
$var wire 1 3 P3 $end
$var wire 1 5 P5 $end
$var wire 1 2 P6 $end
$var wire 1 K P7 $end
$var wire 1 4 P8 $end
$var wire 1 2 P9 $end
$var reg 1 / P1 $end
$var reg 1 1 P10 $end
$var reg 1 0 P13 $end
$var reg 1 . P4 $end
$upscope $end
$upscope $end
$scope task clockTick $end
$upscope $end
$scope task setState $end
$var reg 2 L x [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 L
0K
1J
bx I
xH
0G
0F
1E
bx11 D
xC
0B
0A
1@
1?
1>
0=
1<
1;
1:
x9
x8
bx 7
bx 6
x5
x4
x3
x2
x1
x0
x/
x.
bx -
x,
x+
b1 *
b0 )
x(
1'
x&
x%
x$
bx #
bx "
bx !
$end
#1
00
01
0.
1/
12
03
b100 #
b100 7
1+
14
b10 "
b10 6
0,
b0 !
b0 -
05
0'
#2
1'
#3
b1 L
b100 *
#4
0'
#5
1'
#6
1C
09
b11 D
0H
18
b11 I
0%
1$
1&
0(
#9
1.
b1 "
b1 6
0/
02
b1 !
b1 -
13
1%
#15
0%
#18
b11 L
b111 *
#19
0.
b10 "
b10 6
1/
12
b0 !
b0 -
03
0'
#20
1'
#24
1.
b1 "
b1 6
0/
02
b1 !
b1 -
13
1%
#30
0%
#33
0C
19
b111 D
b100 I
0$
0&
1(
#36
1H
08
11
0.
b10 #
b10 7
0+
04
b100 "
b100 6
1,
b11 !
b11 -
15
1%
#42
0%
#45
b10 L
b1010 *
#46
01
1C
09
1/
12
03
b100 #
b100 7
1+
14
b10 "
b10 6
0,
b0 !
b0 -
05
0'
#47
1'
#48
b11 D
0H
18
b11 I
1$
1&
0(
#51
1.
b1 "
b1 6
0/
02
b1 !
b1 -
13
1%
#57
0%
#60
0C
19
b111 D
b100 I
0$
0&
1(
#63
1H
08
11
0.
b10 #
b10 7
0+
04
b100 "
b100 6
1,
b11 !
b11 -
15
1%
#69
0%
#72
b11 D
b10 I
1&
0(
#75
01
b1 #
b1 7
10
12
b10 !
b10 -
03
1%
#81
0%
#84
b1100 *
#85
