Return-Path: <linux-clk+bounces-24334-lists+linux-clk=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 23986AFD4CB
	for <lists+linux-clk@lfdr.de>; Tue,  8 Jul 2025 19:10:04 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 08FD13B5010
	for <lists+linux-clk@lfdr.de>; Tue,  8 Jul 2025 17:05:43 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 8F6D62E5413;
	Tue,  8 Jul 2025 17:05:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Elv9pl0o"
X-Original-To: linux-clk@vger.kernel.org
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C73B2221282
	for <linux-clk@vger.kernel.org>; Tue,  8 Jul 2025 17:05:55 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1751994358; cv=none; b=oIsatR5ryjy409ZNksk3ldB52uJC3e7YBLkcjDmCmQc2JixL3BmsRXY8lIsVGehCw3SlqYftdSkxxzWJLLzXYdAA0z0z1M8VyDN0i7WVihWLlsKNpE+IFzvX8HYZgwQRdfvXX3tcOv36tLIU6N2ml5HB/OFtj0uH/Gcmuh00cdg=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1751994358; c=relaxed/simple;
	bh=JkkoRasbjut5jeEzMBbaFs/deflEAfLkvWph7zunias=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=cSWNqTYNJ6p+0H/8du+oRqdx28qGyPbli/zpjnrmyDMalDty0+h7jf6iR2RBeC5wdEJleoYzQYOBUTSkq2c5UixFsGCVpwBzNyCVuyRlphPVoNWj46xZXcvwRiPB3N9JHJjYvl9yBpnPAon3g40ZchNLh0QaAKrTp+9R3stLBIE=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Elv9pl0o; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279868.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 568AAFgx008250
	for <linux-clk@vger.kernel.org>; Tue, 8 Jul 2025 17:05:54 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	jO475jfbdZtuUnAEEFejjl9IeIhw70hd63tcQP0evVc=; b=Elv9pl0o+5MZFAaR
	LAVj+oBZl/wr4/pN4jBlBNCmyWyV4dXEj4GbqpPXQ0DpXNR4JB/2NayF4qwXjZyj
	AoAbzxEbSK4TnNPCwDrDYc8ZciHU294JmiV+wQTNqDve5Scc/WOJkq6akMzqUrWp
	FaO5lkfSc3ubII7n8tLipOuf7h9n61BnGN+JIR6s3833dDbMMr/AmsPv4TQ5ypiE
	thOYe8ZI8bUYTpqX/yRnOJ0DSPKJxKLlIPnbQef35YHjQfHlVT0rhXNgxGeB2B2J
	jVOk8XvXnMQ41+UYieWCFF4K41r37iWcbJa7Z75kGKyH3SxK4V8uL8B8ZpTfhges
	HQbTHA==
Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 47pucn0jcp-1
	(version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT)
	for <linux-clk@vger.kernel.org>; Tue, 08 Jul 2025 17:05:54 +0000 (GMT)
Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-7d0979c176eso47364985a.1
        for <linux-clk@vger.kernel.org>; Tue, 08 Jul 2025 10:05:54 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1751994354; x=1752599154;
        h=content-transfer-encoding:in-reply-to:from:content-language
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
        bh=jO475jfbdZtuUnAEEFejjl9IeIhw70hd63tcQP0evVc=;
        b=EBgfDnOEQoyCDJV1chtwIkms9rWpmLfmspTpF+d7xLq7Z6ddxiJphFgsuUwGTvEm0X
         PpkFEHCeSNdgWWJcc47FGiD4ARm7h5fKgY0KNnyEuJN583HD6PhBvBuqfooEKx1XjDf3
         XhH5/eovlZtk/QiJmbWmtODEYWzob7YeH6sIob06TVsHsFaodb2BnZCnf+24l1F1onF2
         PqdfHlTWKAjW1eeEkFj7diTLo/6KkO6x2n9lQ7RmOLGG19akP06hjbSCAEWKtaIzcd4u
         asuqIsUMWv4WqpCdCsCHcgIW+tuz84PCL4PHGtT234rQ7NVlybM6pfJ/zAoVuxY4D4Eu
         jiDQ==
X-Forwarded-Encrypted: i=1; AJvYcCUwRMBq1mQDk3XpIfV1YNC4LoY8buTTR/7O0RER/HVcbASwM0+itYtJpZ41GlTPeW8EKs+rH+mp6UA=@vger.kernel.org
X-Gm-Message-State: AOJu0Yzsn057dBNL+u1If/x2PrvwOx2h4hKkqL7waSJ/45RAq7m87sGY
	xU40UVFRcoQHmJ5rrmh8Z91VR79eFzG0eFs8rqupQMn3bR8XpW5B2LYdHIpig4JBMope22yFuVO
	zKTsyK7Td5g2poLMG54d/h7LERojMX0dT4stYrRWM+ryx81DMV20jEo9DOtIMQ1Q=
X-Gm-Gg: ASbGncsH62rJqW/MHVASTncKZ+uFcjqPuE47mv0l1Op5Jzof97S6DAygF6iYvagtbm2
	tMRl/K7lS48fQ3MzCJJUBMDqh+PQnjyCnG7w+prVGdVvymDXybpTdQC2xueXowWOiWpGjZlXizo
	CkhHAsx4RVhcN3bEyF0VtCE7sGLuAl+2gJ3dRyZrdzSrs0v6xpQVAvfnAvNLwRbuAXEEAS/F2TM
	Vnmwhj0aSZl1zZObQUWNgz453Gl1jhtwypgkhksB/e0EIPPEZWBp7sB+gb5i3xGmzsGUeIAZFiA
	LlMbvuYlf7WNUw6Za3f2LnDmVd9JdNYfhR2Vwi0QeG1tTKt2/rnAg4PNI9MEFnMrwG2/S08x43R
	eOto=
X-Received: by 2002:a05:620a:4620:b0:7c3:e399:328f with SMTP id af79cd13be357-7d5ddc6a375mr819209785a.11.1751994353661;
        Tue, 08 Jul 2025 10:05:53 -0700 (PDT)
X-Google-Smtp-Source: AGHT+IEBQAgQK/OIkLhExQIO7Vx5N12WVddGC+qRYQISOisMxT+bNVcjk5L/dx/BL3EDDSLrEuk+UA==
X-Received: by 2002:a05:620a:4620:b0:7c3:e399:328f with SMTP id af79cd13be357-7d5ddc6a375mr819206885a.11.1751994352952;
        Tue, 08 Jul 2025 10:05:52 -0700 (PDT)
Received: from [192.168.143.225] (078088045245.garwolin.vectranet.pl. [78.88.45.245])
        by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-60fca69657fsm7480922a12.26.2025.07.08.10.05.50
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Tue, 08 Jul 2025 10:05:51 -0700 (PDT)
Message-ID: <cd48db9d-109b-445d-9aa9-06f20efcbe35@oss.qualcomm.com>
Date: Tue, 8 Jul 2025 19:05:49 +0200
Precedence: bulk
X-Mailing-List: linux-clk@vger.kernel.org
List-Id: <linux-clk.vger.kernel.org>
List-Subscribe: <mailto:linux-clk+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-clk+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 5/6] clk: qcom: gcc-x1e80100: Add missing video resets
To: Stephan Gerhold <stephan.gerhold@linaro.org>,
        Bjorn Andersson <andersson@kernel.org>
Cc: Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley
 <conor+dt@kernel.org>,
        Taniya Das <quic_tdas@quicinc.com>,
        Jagadeesh Kona <quic_jkona@quicinc.com>,
        Konrad Dybcio <konradybcio@kernel.org>,
        Abel Vesa <abel.vesa@linaro.org>, Johan Hovold <johan@kernel.org>,
        Bryan O'Donoghue <bryan.odonoghue@linaro.org>,
        Stefan Schmidt <stefan.schmidt@linaro.org>,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
References: <20250701-x1e-videocc-v1-0-785d393be502@linaro.org>
 <20250701-x1e-videocc-v1-5-785d393be502@linaro.org>
Content-Language: en-US
From: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
In-Reply-To: <20250701-x1e-videocc-v1-5-785d393be502@linaro.org>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
X-Authority-Analysis: v=2.4 cv=GdQXnRXL c=1 sm=1 tr=0 ts=686d4ff2 cx=c_pps
 a=HLyN3IcIa5EE8TELMZ618Q==:117 a=FpWmc02/iXfjRdCD7H54yg==:17
 a=IkcTkHD0fZMA:10 a=Wb1JkmetP80A:10 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8
 a=tov9PLxJY7Hhyj_3EZwA:9 a=QEXdDO2ut3YA:10 a=bTQJ7kPSJx9SKPbeHEYW:22
 a=cvBusfyB2V15izCimMoJ:22
X-Proofpoint-GUID: 8Nig6o851T53XFPkQ2U-ZsfIiYCfhngE
X-Proofpoint-ORIG-GUID: 8Nig6o851T53XFPkQ2U-ZsfIiYCfhngE
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNzA4MDE0NSBTYWx0ZWRfXzYCHvjAUEzT1
 7Ci2KjaODcKxdczGwvI+mTEe6GERsrOxaa/zxWUsWYxbfaI0xC4uQjmDeIUWZPGZHsbKEsC5muG
 EYeZuqdmzZ1TsSX9ubQsKHP0bwKwSjuRThmNkbJb1/0m1P+hGQ7chiXOgudg+7/trrCfPEARnk6
 ZhQsmLTIbNQOWk8FEdey5QW9Mkbhvnx+DUkY4P9rmacLZWbzT1FxqYFh7Yy8KRVup6+ajzhaIUL
 Bx6Vi9H3YYhdijMpI1bthiJHh27ts/JcMEanITee0bvtwRdXLJ3Xz/UbkMwk0H2xebkpGTnmxAI
 z+d0FKo9UxrMVzQQxWzS4yd5axv3mCCgq1kL9Ow36RGyvWxT3XeW9ir1fHGX3OvVprUh//FCvvZ
 6hzM0xPqRASIZwmjlRHLuRUA3L7v0DoyBoVerq4AcFZkfsrOtXyUl5cyxoBmlIqWkBzHkkF6
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.7,FMLib:17.12.80.40
 definitions=2025-07-08_04,2025-07-07_01,2025-03-28_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 lowpriorityscore=0 phishscore=0 adultscore=0 bulkscore=0 clxscore=1015
 spamscore=0 suspectscore=0 mlxlogscore=999 priorityscore=1501 impostorscore=0
 malwarescore=0 mlxscore=0 classifier=spam authscore=0 authtc=n/a authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000
 definitions=main-2507080145

On 7/1/25 7:28 PM, Stephan Gerhold wrote:
> Add the missing video resets that are needed for the iris video codec.
> Adapted from gcc-sm8550.c (with adjusted addresses).

I don't think they changed

> 
> Signed-off-by: Stephan Gerhold <stephan.gerhold@linaro.org>
> ---
>  drivers/clk/qcom/gcc-x1e80100.c | 2 ++
>  1 file changed, 2 insertions(+)
> 
> diff --git a/drivers/clk/qcom/gcc-x1e80100.c b/drivers/clk/qcom/gcc-x1e80100.c
> index 3e44757e25d3245e455918e9474c978c8dacaa5e..301fc9fc32d8e6e1ddf59c1d3350d84f6c06e4b6 100644
> --- a/drivers/clk/qcom/gcc-x1e80100.c
> +++ b/drivers/clk/qcom/gcc-x1e80100.c
> @@ -6674,6 +6674,8 @@ static const struct qcom_reset_map gcc_x1e80100_resets[] = {
>  	[GCC_USB_1_PHY_BCR] = { 0x2a020 },
>  	[GCC_USB_2_PHY_BCR] = { 0xa3020 },
>  	[GCC_VIDEO_BCR] = { 0x32000 },
> +	[GCC_VIDEO_AXI0_CLK_ARES] = { .reg = 0x32018, .bit = 2, .udelay = 1000 },
> +	[GCC_VIDEO_AXI1_CLK_ARES] = { .reg = 0x32024, .bit = 2, .udelay = 1000 },

Hm, so this is actually gcc_video_axi0_clk (same reg), but the bit
indeed is described to pass on a reset signal to the hw block on
the other side

Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>

Konrad

