<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="ViT_act" language="c" vlnv="xilinx.com:hls:ViT_act:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_INOUT1" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_INOUT2" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_INOUT3" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_INOUT4" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_WEIGHTS" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <arg name="images" addressQualifier="1" id="0" port="M_AXI_INOUT1" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="x" addressQualifier="1" id="1" port="M_AXI_INOUT2" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="tmp1" addressQualifier="1" id="2" port="M_AXI_INOUT1" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="tmp2" addressQualifier="1" id="3" port="M_AXI_INOUT2" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="tmp3" addressQualifier="1" id="4" port="M_AXI_INOUT3" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="tmp_hidden" addressQualifier="1" id="5" port="M_AXI_INOUT4" size="0x4" offset="0x4C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="attn" addressQualifier="1" id="6" port="M_AXI_INOUT1" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="attn_softmax_info" addressQualifier="1" id="7" port="M_AXI_INOUT4" size="0x4" offset="0x64" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="patch_embed_weights" addressQualifier="1" id="8" port="M_AXI_WEIGHTS" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="patch_embed_bias" addressQualifier="1" id="9" port="M_AXI_WEIGHTS" size="0x4" offset="0x7C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="pos_embed" addressQualifier="1" id="10" port="M_AXI_WEIGHTS" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="attn_weights" addressQualifier="1" id="11" port="M_AXI_WEIGHTS" size="0x4" offset="0x94" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="attn_bias" addressQualifier="1" id="12" port="M_AXI_WEIGHTS" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="vit_weights_l1" addressQualifier="1" id="13" port="M_AXI_WEIGHTS" size="0x4" offset="0xAC" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="vit_bias_l1" addressQualifier="1" id="14" port="M_AXI_WEIGHTS" size="0x4" offset="0xB8" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="vit_weights_l2" addressQualifier="1" id="15" port="M_AXI_WEIGHTS" size="0x4" offset="0xC4" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="vit_bias_l2" addressQualifier="1" id="16" port="M_AXI_WEIGHTS" size="0x4" offset="0xD0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="norm_weights" addressQualifier="1" id="17" port="M_AXI_WEIGHTS" size="0x4" offset="0xDC" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="norm_bias" addressQualifier="1" id="18" port="M_AXI_WEIGHTS" size="0x4" offset="0xE8" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
