
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001502c  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  080151b8  080151b8  000161b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015710  08015710  00017168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015710  08015710  00016710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015718  08015718  00017168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015718  08015718  00016718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801571c  0801571c  0001671c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  08015720  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00017168  2**0
                  CONTENTS
 10 .bss          00006844  20000168  20000168  00017168  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200069ac  200069ac  00017168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00017168  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d301  00000000  00000000  00017198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000439d  00000000  00000000  00034499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001990  00000000  00000000  00038838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013d4  00000000  00000000  0003a1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006513  00000000  00000000  0003b59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021b31  00000000  00000000  00041aaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cad4c  00000000  00000000  000635e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  0012e32c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000074f0  00000000  00000000  0012e3b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001358a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000168 	.word	0x20000168
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0801519c 	.word	0x0801519c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000016c 	.word	0x2000016c
 80001c4:	0801519c 	.word	0x0801519c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_frsub>:
 8000b40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b44:	e002      	b.n	8000b4c <__addsf3>
 8000b46:	bf00      	nop

08000b48 <__aeabi_fsub>:
 8000b48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b4c <__addsf3>:
 8000b4c:	0042      	lsls	r2, r0, #1
 8000b4e:	bf1f      	itttt	ne
 8000b50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b54:	ea92 0f03 	teqne	r2, r3
 8000b58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b60:	d06a      	beq.n	8000c38 <__addsf3+0xec>
 8000b62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b6a:	bfc1      	itttt	gt
 8000b6c:	18d2      	addgt	r2, r2, r3
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	4048      	eorgt	r0, r1
 8000b72:	4041      	eorgt	r1, r0
 8000b74:	bfb8      	it	lt
 8000b76:	425b      	neglt	r3, r3
 8000b78:	2b19      	cmp	r3, #25
 8000b7a:	bf88      	it	hi
 8000b7c:	4770      	bxhi	lr
 8000b7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4249      	negne	r1, r1
 8000b9e:	ea92 0f03 	teq	r2, r3
 8000ba2:	d03f      	beq.n	8000c24 <__addsf3+0xd8>
 8000ba4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bac:	eb10 000c 	adds.w	r0, r0, ip
 8000bb0:	f1c3 0320 	rsb	r3, r3, #32
 8000bb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbc:	d502      	bpl.n	8000bc4 <__addsf3+0x78>
 8000bbe:	4249      	negs	r1, r1
 8000bc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc8:	d313      	bcc.n	8000bf2 <__addsf3+0xa6>
 8000bca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bce:	d306      	bcc.n	8000bde <__addsf3+0x92>
 8000bd0:	0840      	lsrs	r0, r0, #1
 8000bd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd6:	f102 0201 	add.w	r2, r2, #1
 8000bda:	2afe      	cmp	r2, #254	@ 0xfe
 8000bdc:	d251      	bcs.n	8000c82 <__addsf3+0x136>
 8000bde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000be2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be6:	bf08      	it	eq
 8000be8:	f020 0001 	biceq.w	r0, r0, #1
 8000bec:	ea40 0003 	orr.w	r0, r0, r3
 8000bf0:	4770      	bx	lr
 8000bf2:	0049      	lsls	r1, r1, #1
 8000bf4:	eb40 0000 	adc.w	r0, r0, r0
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	bf28      	it	cs
 8000bfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c00:	d2ed      	bcs.n	8000bde <__addsf3+0x92>
 8000c02:	fab0 fc80 	clz	ip, r0
 8000c06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c12:	bfaa      	itet	ge
 8000c14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c18:	4252      	neglt	r2, r2
 8000c1a:	4318      	orrge	r0, r3
 8000c1c:	bfbc      	itt	lt
 8000c1e:	40d0      	lsrlt	r0, r2
 8000c20:	4318      	orrlt	r0, r3
 8000c22:	4770      	bx	lr
 8000c24:	f092 0f00 	teq	r2, #0
 8000c28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c2c:	bf06      	itte	eq
 8000c2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c32:	3201      	addeq	r2, #1
 8000c34:	3b01      	subne	r3, #1
 8000c36:	e7b5      	b.n	8000ba4 <__addsf3+0x58>
 8000c38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c40:	bf18      	it	ne
 8000c42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c46:	d021      	beq.n	8000c8c <__addsf3+0x140>
 8000c48:	ea92 0f03 	teq	r2, r3
 8000c4c:	d004      	beq.n	8000c58 <__addsf3+0x10c>
 8000c4e:	f092 0f00 	teq	r2, #0
 8000c52:	bf08      	it	eq
 8000c54:	4608      	moveq	r0, r1
 8000c56:	4770      	bx	lr
 8000c58:	ea90 0f01 	teq	r0, r1
 8000c5c:	bf1c      	itt	ne
 8000c5e:	2000      	movne	r0, #0
 8000c60:	4770      	bxne	lr
 8000c62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c66:	d104      	bne.n	8000c72 <__addsf3+0x126>
 8000c68:	0040      	lsls	r0, r0, #1
 8000c6a:	bf28      	it	cs
 8000c6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c70:	4770      	bx	lr
 8000c72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c76:	bf3c      	itt	cc
 8000c78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c7c:	4770      	bxcc	lr
 8000c7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8a:	4770      	bx	lr
 8000c8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c90:	bf16      	itet	ne
 8000c92:	4608      	movne	r0, r1
 8000c94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c98:	4601      	movne	r1, r0
 8000c9a:	0242      	lsls	r2, r0, #9
 8000c9c:	bf06      	itte	eq
 8000c9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ca2:	ea90 0f01 	teqeq	r0, r1
 8000ca6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000caa:	4770      	bx	lr

08000cac <__aeabi_ui2f>:
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e004      	b.n	8000cbc <__aeabi_i2f+0x8>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_i2f>:
 8000cb4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb8:	bf48      	it	mi
 8000cba:	4240      	negmi	r0, r0
 8000cbc:	ea5f 0c00 	movs.w	ip, r0
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc8:	4601      	mov	r1, r0
 8000cca:	f04f 0000 	mov.w	r0, #0
 8000cce:	e01c      	b.n	8000d0a <__aeabi_l2f+0x2a>

08000cd0 <__aeabi_ul2f>:
 8000cd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd4:	bf08      	it	eq
 8000cd6:	4770      	bxeq	lr
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e00a      	b.n	8000cf4 <__aeabi_l2f+0x14>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_l2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cec:	d502      	bpl.n	8000cf4 <__aeabi_l2f+0x14>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	ea5f 0c01 	movs.w	ip, r1
 8000cf8:	bf02      	ittt	eq
 8000cfa:	4684      	moveq	ip, r0
 8000cfc:	4601      	moveq	r1, r0
 8000cfe:	2000      	moveq	r0, #0
 8000d00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d04:	bf08      	it	eq
 8000d06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0e:	fabc f28c 	clz	r2, ip
 8000d12:	3a08      	subs	r2, #8
 8000d14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d18:	db10      	blt.n	8000d3c <__aeabi_l2f+0x5c>
 8000d1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1e:	4463      	add	r3, ip
 8000d20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	f020 0001 	biceq.w	r0, r0, #1
 8000d3a:	4770      	bx	lr
 8000d3c:	f102 0220 	add.w	r2, r2, #32
 8000d40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_uldivmod>:
 8000d5c:	b953      	cbnz	r3, 8000d74 <__aeabi_uldivmod+0x18>
 8000d5e:	b94a      	cbnz	r2, 8000d74 <__aeabi_uldivmod+0x18>
 8000d60:	2900      	cmp	r1, #0
 8000d62:	bf08      	it	eq
 8000d64:	2800      	cmpeq	r0, #0
 8000d66:	bf1c      	itt	ne
 8000d68:	f04f 31ff 	movne.w	r1, #4294967295
 8000d6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d70:	f000 b988 	b.w	8001084 <__aeabi_idiv0>
 8000d74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d7c:	f000 f806 	bl	8000d8c <__udivmoddi4>
 8000d80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d88:	b004      	add	sp, #16
 8000d8a:	4770      	bx	lr

08000d8c <__udivmoddi4>:
 8000d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d90:	9d08      	ldr	r5, [sp, #32]
 8000d92:	468e      	mov	lr, r1
 8000d94:	4604      	mov	r4, r0
 8000d96:	4688      	mov	r8, r1
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d14a      	bne.n	8000e32 <__udivmoddi4+0xa6>
 8000d9c:	428a      	cmp	r2, r1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	d962      	bls.n	8000e68 <__udivmoddi4+0xdc>
 8000da2:	fab2 f682 	clz	r6, r2
 8000da6:	b14e      	cbz	r6, 8000dbc <__udivmoddi4+0x30>
 8000da8:	f1c6 0320 	rsb	r3, r6, #32
 8000dac:	fa01 f806 	lsl.w	r8, r1, r6
 8000db0:	fa20 f303 	lsr.w	r3, r0, r3
 8000db4:	40b7      	lsls	r7, r6
 8000db6:	ea43 0808 	orr.w	r8, r3, r8
 8000dba:	40b4      	lsls	r4, r6
 8000dbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc0:	fa1f fc87 	uxth.w	ip, r7
 8000dc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc8:	0c23      	lsrs	r3, r4, #16
 8000dca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d909      	bls.n	8000dee <__udivmoddi4+0x62>
 8000dda:	18fb      	adds	r3, r7, r3
 8000ddc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de0:	f080 80ea 	bcs.w	8000fb8 <__udivmoddi4+0x22c>
 8000de4:	429a      	cmp	r2, r3
 8000de6:	f240 80e7 	bls.w	8000fb8 <__udivmoddi4+0x22c>
 8000dea:	3902      	subs	r1, #2
 8000dec:	443b      	add	r3, r7
 8000dee:	1a9a      	subs	r2, r3, r2
 8000df0:	b2a3      	uxth	r3, r4
 8000df2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e02:	459c      	cmp	ip, r3
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0x8e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	f080 80d6 	bcs.w	8000fbc <__udivmoddi4+0x230>
 8000e10:	459c      	cmp	ip, r3
 8000e12:	f240 80d3 	bls.w	8000fbc <__udivmoddi4+0x230>
 8000e16:	443b      	add	r3, r7
 8000e18:	3802      	subs	r0, #2
 8000e1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1e:	eba3 030c 	sub.w	r3, r3, ip
 8000e22:	2100      	movs	r1, #0
 8000e24:	b11d      	cbz	r5, 8000e2e <__udivmoddi4+0xa2>
 8000e26:	40f3      	lsrs	r3, r6
 8000e28:	2200      	movs	r2, #0
 8000e2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d905      	bls.n	8000e42 <__udivmoddi4+0xb6>
 8000e36:	b10d      	cbz	r5, 8000e3c <__udivmoddi4+0xb0>
 8000e38:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4608      	mov	r0, r1
 8000e40:	e7f5      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e42:	fab3 f183 	clz	r1, r3
 8000e46:	2900      	cmp	r1, #0
 8000e48:	d146      	bne.n	8000ed8 <__udivmoddi4+0x14c>
 8000e4a:	4573      	cmp	r3, lr
 8000e4c:	d302      	bcc.n	8000e54 <__udivmoddi4+0xc8>
 8000e4e:	4282      	cmp	r2, r0
 8000e50:	f200 8105 	bhi.w	800105e <__udivmoddi4+0x2d2>
 8000e54:	1a84      	subs	r4, r0, r2
 8000e56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	4690      	mov	r8, r2
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	d0e5      	beq.n	8000e2e <__udivmoddi4+0xa2>
 8000e62:	e9c5 4800 	strd	r4, r8, [r5]
 8000e66:	e7e2      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	f000 8090 	beq.w	8000f8e <__udivmoddi4+0x202>
 8000e6e:	fab2 f682 	clz	r6, r2
 8000e72:	2e00      	cmp	r6, #0
 8000e74:	f040 80a4 	bne.w	8000fc0 <__udivmoddi4+0x234>
 8000e78:	1a8a      	subs	r2, r1, r2
 8000e7a:	0c03      	lsrs	r3, r0, #16
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	b280      	uxth	r0, r0
 8000e82:	b2bc      	uxth	r4, r7
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e92:	fb04 f20c 	mul.w	r2, r4, ip
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x11e>
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x11c>
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	f200 80e0 	bhi.w	8001068 <__udivmoddi4+0x2dc>
 8000ea8:	46c4      	mov	ip, r8
 8000eaa:	1a9b      	subs	r3, r3, r2
 8000eac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb8:	fb02 f404 	mul.w	r4, r2, r4
 8000ebc:	429c      	cmp	r4, r3
 8000ebe:	d907      	bls.n	8000ed0 <__udivmoddi4+0x144>
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ec6:	d202      	bcs.n	8000ece <__udivmoddi4+0x142>
 8000ec8:	429c      	cmp	r4, r3
 8000eca:	f200 80ca 	bhi.w	8001062 <__udivmoddi4+0x2d6>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	1b1b      	subs	r3, r3, r4
 8000ed2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed6:	e7a5      	b.n	8000e24 <__udivmoddi4+0x98>
 8000ed8:	f1c1 0620 	rsb	r6, r1, #32
 8000edc:	408b      	lsls	r3, r1
 8000ede:	fa22 f706 	lsr.w	r7, r2, r6
 8000ee2:	431f      	orrs	r7, r3
 8000ee4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee8:	fa20 f306 	lsr.w	r3, r0, r6
 8000eec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef4:	4323      	orrs	r3, r4
 8000ef6:	fa00 f801 	lsl.w	r8, r0, r1
 8000efa:	fa1f fc87 	uxth.w	ip, r7
 8000efe:	fbbe f0f9 	udiv	r0, lr, r9
 8000f02:	0c1c      	lsrs	r4, r3, #16
 8000f04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f10:	45a6      	cmp	lr, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	d909      	bls.n	8000f2c <__udivmoddi4+0x1a0>
 8000f18:	193c      	adds	r4, r7, r4
 8000f1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f1e:	f080 809c 	bcs.w	800105a <__udivmoddi4+0x2ce>
 8000f22:	45a6      	cmp	lr, r4
 8000f24:	f240 8099 	bls.w	800105a <__udivmoddi4+0x2ce>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	443c      	add	r4, r7
 8000f2c:	eba4 040e 	sub.w	r4, r4, lr
 8000f30:	fa1f fe83 	uxth.w	lr, r3
 8000f34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f38:	fb09 4413 	mls	r4, r9, r3, r4
 8000f3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f44:	45a4      	cmp	ip, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x1ce>
 8000f48:	193c      	adds	r4, r7, r4
 8000f4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f4e:	f080 8082 	bcs.w	8001056 <__udivmoddi4+0x2ca>
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d97f      	bls.n	8001056 <__udivmoddi4+0x2ca>
 8000f56:	3b02      	subs	r3, #2
 8000f58:	443c      	add	r4, r7
 8000f5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5e:	eba4 040c 	sub.w	r4, r4, ip
 8000f62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f66:	4564      	cmp	r4, ip
 8000f68:	4673      	mov	r3, lr
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	d362      	bcc.n	8001034 <__udivmoddi4+0x2a8>
 8000f6e:	d05f      	beq.n	8001030 <__udivmoddi4+0x2a4>
 8000f70:	b15d      	cbz	r5, 8000f8a <__udivmoddi4+0x1fe>
 8000f72:	ebb8 0203 	subs.w	r2, r8, r3
 8000f76:	eb64 0409 	sbc.w	r4, r4, r9
 8000f7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f82:	431e      	orrs	r6, r3
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	e9c5 6400 	strd	r6, r4, [r5]
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	e74f      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000f8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f92:	0c01      	lsrs	r1, r0, #16
 8000f94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f98:	b280      	uxth	r0, r0
 8000f9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	463c      	mov	r4, r7
 8000fa4:	46b8      	mov	r8, r7
 8000fa6:	46be      	mov	lr, r7
 8000fa8:	2620      	movs	r6, #32
 8000faa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fae:	eba2 0208 	sub.w	r2, r2, r8
 8000fb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb6:	e766      	b.n	8000e86 <__udivmoddi4+0xfa>
 8000fb8:	4601      	mov	r1, r0
 8000fba:	e718      	b.n	8000dee <__udivmoddi4+0x62>
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	e72c      	b.n	8000e1a <__udivmoddi4+0x8e>
 8000fc0:	f1c6 0220 	rsb	r2, r6, #32
 8000fc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc8:	40b7      	lsls	r7, r6
 8000fca:	40b1      	lsls	r1, r6
 8000fcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fda:	b2bc      	uxth	r4, r7
 8000fdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe0:	0c11      	lsrs	r1, r2, #16
 8000fe2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe6:	fb08 f904 	mul.w	r9, r8, r4
 8000fea:	40b0      	lsls	r0, r6
 8000fec:	4589      	cmp	r9, r1
 8000fee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ff2:	b280      	uxth	r0, r0
 8000ff4:	d93e      	bls.n	8001074 <__udivmoddi4+0x2e8>
 8000ff6:	1879      	adds	r1, r7, r1
 8000ff8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ffc:	d201      	bcs.n	8001002 <__udivmoddi4+0x276>
 8000ffe:	4589      	cmp	r9, r1
 8001000:	d81f      	bhi.n	8001042 <__udivmoddi4+0x2b6>
 8001002:	eba1 0109 	sub.w	r1, r1, r9
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001012:	b292      	uxth	r2, r2
 8001014:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001018:	4542      	cmp	r2, r8
 800101a:	d229      	bcs.n	8001070 <__udivmoddi4+0x2e4>
 800101c:	18ba      	adds	r2, r7, r2
 800101e:	f109 31ff 	add.w	r1, r9, #4294967295
 8001022:	d2c4      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001024:	4542      	cmp	r2, r8
 8001026:	d2c2      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001028:	f1a9 0102 	sub.w	r1, r9, #2
 800102c:	443a      	add	r2, r7
 800102e:	e7be      	b.n	8000fae <__udivmoddi4+0x222>
 8001030:	45f0      	cmp	r8, lr
 8001032:	d29d      	bcs.n	8000f70 <__udivmoddi4+0x1e4>
 8001034:	ebbe 0302 	subs.w	r3, lr, r2
 8001038:	eb6c 0c07 	sbc.w	ip, ip, r7
 800103c:	3801      	subs	r0, #1
 800103e:	46e1      	mov	r9, ip
 8001040:	e796      	b.n	8000f70 <__udivmoddi4+0x1e4>
 8001042:	eba7 0909 	sub.w	r9, r7, r9
 8001046:	4449      	add	r1, r9
 8001048:	f1a8 0c02 	sub.w	ip, r8, #2
 800104c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001050:	fb09 f804 	mul.w	r8, r9, r4
 8001054:	e7db      	b.n	800100e <__udivmoddi4+0x282>
 8001056:	4673      	mov	r3, lr
 8001058:	e77f      	b.n	8000f5a <__udivmoddi4+0x1ce>
 800105a:	4650      	mov	r0, sl
 800105c:	e766      	b.n	8000f2c <__udivmoddi4+0x1a0>
 800105e:	4608      	mov	r0, r1
 8001060:	e6fd      	b.n	8000e5e <__udivmoddi4+0xd2>
 8001062:	443b      	add	r3, r7
 8001064:	3a02      	subs	r2, #2
 8001066:	e733      	b.n	8000ed0 <__udivmoddi4+0x144>
 8001068:	f1ac 0c02 	sub.w	ip, ip, #2
 800106c:	443b      	add	r3, r7
 800106e:	e71c      	b.n	8000eaa <__udivmoddi4+0x11e>
 8001070:	4649      	mov	r1, r9
 8001072:	e79c      	b.n	8000fae <__udivmoddi4+0x222>
 8001074:	eba1 0109 	sub.w	r1, r1, r9
 8001078:	46c4      	mov	ip, r8
 800107a:	fbb1 f9fe 	udiv	r9, r1, lr
 800107e:	fb09 f804 	mul.w	r8, r9, r4
 8001082:	e7c4      	b.n	800100e <__udivmoddi4+0x282>

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a8f      	ldr	r2, [pc, #572]	@ (80012d8 <HAL_UARTEx_RxEventCallback+0x250>)
 800109a:	4293      	cmp	r3, r2
 800109c:	f040 8116 	bne.w	80012cc <HAL_UARTEx_RxEventCallback+0x244>

	rx_callback_counter++;
 80010a0:	4b8e      	ldr	r3, [pc, #568]	@ (80012dc <HAL_UARTEx_RxEventCallback+0x254>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	3301      	adds	r3, #1
 80010a6:	4a8d      	ldr	r2, [pc, #564]	@ (80012dc <HAL_UARTEx_RxEventCallback+0x254>)
 80010a8:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 80010aa:	4b8d      	ldr	r3, [pc, #564]	@ (80012e0 <HAL_UARTEx_RxEventCallback+0x258>)
 80010ac:	881a      	ldrh	r2, [r3, #0]
 80010ae:	4b8d      	ldr	r3, [pc, #564]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0x25c>)
 80010b0:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 80010b2:	887b      	ldrh	r3, [r7, #2]
 80010b4:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 80010b8:	d103      	bne.n	80010c2 <HAL_UARTEx_RxEventCallback+0x3a>
		rx_head = 0;
 80010ba:	4b89      	ldr	r3, [pc, #548]	@ (80012e0 <HAL_UARTEx_RxEventCallback+0x258>)
 80010bc:	2200      	movs	r2, #0
 80010be:	801a      	strh	r2, [r3, #0]
 80010c0:	e002      	b.n	80010c8 <HAL_UARTEx_RxEventCallback+0x40>
	} else {
		rx_head = Size;
 80010c2:	4a87      	ldr	r2, [pc, #540]	@ (80012e0 <HAL_UARTEx_RxEventCallback+0x258>)
 80010c4:	887b      	ldrh	r3, [r7, #2]
 80010c6:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 80010c8:	4b87      	ldr	r3, [pc, #540]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d034      	beq.n	800113a <HAL_UARTEx_RxEventCallback+0xb2>
		rx_bytes = Size + wrap_size;
 80010d0:	4b85      	ldr	r3, [pc, #532]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	461a      	mov	r2, r3
 80010d6:	887b      	ldrh	r3, [r7, #2]
 80010d8:	4413      	add	r3, r2
 80010da:	b29a      	uxth	r2, r3
 80010dc:	4b83      	ldr	r3, [pc, #524]	@ (80012ec <HAL_UARTEx_RxEventCallback+0x264>)
 80010de:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 80010e0:	4b82      	ldr	r3, [pc, #520]	@ (80012ec <HAL_UARTEx_RxEventCallback+0x264>)
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	2b36      	cmp	r3, #54	@ 0x36
 80010e6:	d00e      	beq.n	8001106 <HAL_UARTEx_RxEventCallback+0x7e>
			invalid_packets++;
 80010e8:	4b81      	ldr	r3, [pc, #516]	@ (80012f0 <HAL_UARTEx_RxEventCallback+0x268>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	3301      	adds	r3, #1
 80010ee:	4a80      	ldr	r2, [pc, #512]	@ (80012f0 <HAL_UARTEx_RxEventCallback+0x268>)
 80010f0:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 80010f2:	4b7d      	ldr	r3, [pc, #500]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80010f8:	2201      	movs	r2, #1
 80010fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010fe:	487d      	ldr	r0, [pc, #500]	@ (80012f4 <HAL_UARTEx_RxEventCallback+0x26c>)
 8001100:	f001 fffa 	bl	80030f8 <HAL_GPIO_WritePin>
			return;
 8001104:	e0e5      	b.n	80012d2 <HAL_UARTEx_RxEventCallback+0x24a>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 8001106:	4b78      	ldr	r3, [pc, #480]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 800110e:	4a7a      	ldr	r2, [pc, #488]	@ (80012f8 <HAL_UARTEx_RxEventCallback+0x270>)
 8001110:	4413      	add	r3, r2
 8001112:	4a75      	ldr	r2, [pc, #468]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 8001114:	7812      	ldrb	r2, [r2, #0]
 8001116:	4619      	mov	r1, r3
 8001118:	4878      	ldr	r0, [pc, #480]	@ (80012fc <HAL_UARTEx_RxEventCallback+0x274>)
 800111a:	f012 fabd 	bl	8013698 <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 800111e:	4b72      	ldr	r3, [pc, #456]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	461a      	mov	r2, r3
 8001124:	4b75      	ldr	r3, [pc, #468]	@ (80012fc <HAL_UARTEx_RxEventCallback+0x274>)
 8001126:	4413      	add	r3, r2
 8001128:	887a      	ldrh	r2, [r7, #2]
 800112a:	4973      	ldr	r1, [pc, #460]	@ (80012f8 <HAL_UARTEx_RxEventCallback+0x270>)
 800112c:	4618      	mov	r0, r3
 800112e:	f012 fab3 	bl	8013698 <memcpy>

		wrap_size = 0;
 8001132:	4b6d      	ldr	r3, [pc, #436]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 8001134:	2200      	movs	r2, #0
 8001136:	701a      	strb	r2, [r3, #0]
 8001138:	e083      	b.n	8001242 <HAL_UARTEx_RxEventCallback+0x1ba>
	} else {
		if (rx_tail > rx_head) {
 800113a:	4b6a      	ldr	r3, [pc, #424]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0x25c>)
 800113c:	881a      	ldrh	r2, [r3, #0]
 800113e:	4b68      	ldr	r3, [pc, #416]	@ (80012e0 <HAL_UARTEx_RxEventCallback+0x258>)
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	429a      	cmp	r2, r3
 8001144:	d942      	bls.n	80011cc <HAL_UARTEx_RxEventCallback+0x144>
			if (rx_head == 0) {
 8001146:	4b66      	ldr	r3, [pc, #408]	@ (80012e0 <HAL_UARTEx_RxEventCallback+0x258>)
 8001148:	881b      	ldrh	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d12f      	bne.n	80011ae <HAL_UARTEx_RxEventCallback+0x126>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 800114e:	4b65      	ldr	r3, [pc, #404]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0x25c>)
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	b2db      	uxtb	r3, r3
 8001154:	425b      	negs	r3, r3
 8001156:	b2da      	uxtb	r2, r3
 8001158:	4b63      	ldr	r3, [pc, #396]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 800115a:	701a      	strb	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 800115c:	4b62      	ldr	r3, [pc, #392]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b36      	cmp	r3, #54	@ 0x36
 8001162:	d11e      	bne.n	80011a2 <HAL_UARTEx_RxEventCallback+0x11a>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8001164:	4b5f      	ldr	r3, [pc, #380]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0x25c>)
 8001166:	881b      	ldrh	r3, [r3, #0]
 8001168:	461a      	mov	r2, r3
 800116a:	4b63      	ldr	r3, [pc, #396]	@ (80012f8 <HAL_UARTEx_RxEventCallback+0x270>)
 800116c:	4413      	add	r3, r2
 800116e:	4a63      	ldr	r2, [pc, #396]	@ (80012fc <HAL_UARTEx_RxEventCallback+0x274>)
 8001170:	461c      	mov	r4, r3
 8001172:	4616      	mov	r6, r2
 8001174:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8001178:	4635      	mov	r5, r6
 800117a:	4623      	mov	r3, r4
 800117c:	6818      	ldr	r0, [r3, #0]
 800117e:	6859      	ldr	r1, [r3, #4]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001186:	3410      	adds	r4, #16
 8001188:	3610      	adds	r6, #16
 800118a:	4564      	cmp	r4, ip
 800118c:	d1f4      	bne.n	8001178 <HAL_UARTEx_RxEventCallback+0xf0>
 800118e:	4633      	mov	r3, r6
 8001190:	4622      	mov	r2, r4
 8001192:	6810      	ldr	r0, [r2, #0]
 8001194:	6018      	str	r0, [r3, #0]
 8001196:	8892      	ldrh	r2, [r2, #4]
 8001198:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 800119a:	4b53      	ldr	r3, [pc, #332]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
 80011a0:	e04f      	b.n	8001242 <HAL_UARTEx_RxEventCallback+0x1ba>
				} else {
					rx_wrap_counter++;
 80011a2:	4b57      	ldr	r3, [pc, #348]	@ (8001300 <HAL_UARTEx_RxEventCallback+0x278>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	3301      	adds	r3, #1
 80011a8:	4a55      	ldr	r2, [pc, #340]	@ (8001300 <HAL_UARTEx_RxEventCallback+0x278>)
 80011aa:	6013      	str	r3, [r2, #0]
					return;
 80011ac:	e091      	b.n	80012d2 <HAL_UARTEx_RxEventCallback+0x24a>
				}
			} else {
				invalid_packets++;
 80011ae:	4b50      	ldr	r3, [pc, #320]	@ (80012f0 <HAL_UARTEx_RxEventCallback+0x268>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	3301      	adds	r3, #1
 80011b4:	4a4e      	ldr	r2, [pc, #312]	@ (80012f0 <HAL_UARTEx_RxEventCallback+0x268>)
 80011b6:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 80011b8:	4b4b      	ldr	r3, [pc, #300]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80011be:	2201      	movs	r2, #1
 80011c0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011c4:	484b      	ldr	r0, [pc, #300]	@ (80012f4 <HAL_UARTEx_RxEventCallback+0x26c>)
 80011c6:	f001 ff97 	bl	80030f8 <HAL_GPIO_WritePin>
				return;
 80011ca:	e082      	b.n	80012d2 <HAL_UARTEx_RxEventCallback+0x24a>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 80011cc:	4b44      	ldr	r3, [pc, #272]	@ (80012e0 <HAL_UARTEx_RxEventCallback+0x258>)
 80011ce:	881a      	ldrh	r2, [r3, #0]
 80011d0:	4b44      	ldr	r3, [pc, #272]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0x25c>)
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	4b44      	ldr	r3, [pc, #272]	@ (80012ec <HAL_UARTEx_RxEventCallback+0x264>)
 80011da:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 80011dc:	4b43      	ldr	r3, [pc, #268]	@ (80012ec <HAL_UARTEx_RxEventCallback+0x264>)
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	2b36      	cmp	r3, #54	@ 0x36
 80011e2:	d11b      	bne.n	800121c <HAL_UARTEx_RxEventCallback+0x194>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 80011e4:	4b3f      	ldr	r3, [pc, #252]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0x25c>)
 80011e6:	881b      	ldrh	r3, [r3, #0]
 80011e8:	461a      	mov	r2, r3
 80011ea:	4b43      	ldr	r3, [pc, #268]	@ (80012f8 <HAL_UARTEx_RxEventCallback+0x270>)
 80011ec:	4413      	add	r3, r2
 80011ee:	4a43      	ldr	r2, [pc, #268]	@ (80012fc <HAL_UARTEx_RxEventCallback+0x274>)
 80011f0:	461c      	mov	r4, r3
 80011f2:	4616      	mov	r6, r2
 80011f4:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80011f8:	4635      	mov	r5, r6
 80011fa:	4623      	mov	r3, r4
 80011fc:	6818      	ldr	r0, [r3, #0]
 80011fe:	6859      	ldr	r1, [r3, #4]
 8001200:	689a      	ldr	r2, [r3, #8]
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001206:	3410      	adds	r4, #16
 8001208:	3610      	adds	r6, #16
 800120a:	4564      	cmp	r4, ip
 800120c:	d1f4      	bne.n	80011f8 <HAL_UARTEx_RxEventCallback+0x170>
 800120e:	4633      	mov	r3, r6
 8001210:	4622      	mov	r2, r4
 8001212:	6810      	ldr	r0, [r2, #0]
 8001214:	6018      	str	r0, [r3, #0]
 8001216:	8892      	ldrh	r2, [r2, #4]
 8001218:	809a      	strh	r2, [r3, #4]
 800121a:	e012      	b.n	8001242 <HAL_UARTEx_RxEventCallback+0x1ba>
			} else if (rx_bytes == 0) {
 800121c:	4b33      	ldr	r3, [pc, #204]	@ (80012ec <HAL_UARTEx_RxEventCallback+0x264>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d055      	beq.n	80012d0 <HAL_UARTEx_RxEventCallback+0x248>
				return;
			} else {
				invalid_packets++;
 8001224:	4b32      	ldr	r3, [pc, #200]	@ (80012f0 <HAL_UARTEx_RxEventCallback+0x268>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	3301      	adds	r3, #1
 800122a:	4a31      	ldr	r2, [pc, #196]	@ (80012f0 <HAL_UARTEx_RxEventCallback+0x268>)
 800122c:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 800122e:	4b2e      	ldr	r3, [pc, #184]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x260>)
 8001230:	2200      	movs	r2, #0
 8001232:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001234:	2201      	movs	r2, #1
 8001236:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800123a:	482e      	ldr	r0, [pc, #184]	@ (80012f4 <HAL_UARTEx_RxEventCallback+0x26c>)
 800123c:	f001 ff5c 	bl	80030f8 <HAL_GPIO_WritePin>
				return;
 8001240:	e047      	b.n	80012d2 <HAL_UARTEx_RxEventCallback+0x24a>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8001242:	4b30      	ldr	r3, [pc, #192]	@ (8001304 <HAL_UARTEx_RxEventCallback+0x27c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4619      	mov	r1, r3
 8001248:	482c      	ldr	r0, [pc, #176]	@ (80012fc <HAL_UARTEx_RxEventCallback+0x274>)
 800124a:	f000 ff6f 	bl	800212c <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 800124e:	4b2d      	ldr	r3, [pc, #180]	@ (8001304 <HAL_UARTEx_RxEventCallback+0x27c>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4618      	mov	r0, r3
 8001254:	f000 fe4c 	bl	8001ef0 <validate_packet>
 8001258:	4603      	mov	r3, r0
 800125a:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 800125c:	7bfb      	ldrb	r3, [r7, #15]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d018      	beq.n	8001294 <HAL_UARTEx_RxEventCallback+0x20c>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8001262:	4b28      	ldr	r3, [pc, #160]	@ (8001304 <HAL_UARTEx_RxEventCallback+0x27c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 8001268:	4b27      	ldr	r3, [pc, #156]	@ (8001308 <HAL_UARTEx_RxEventCallback+0x280>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a25      	ldr	r2, [pc, #148]	@ (8001304 <HAL_UARTEx_RxEventCallback+0x27c>)
 800126e:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8001270:	4a25      	ldr	r2, [pc, #148]	@ (8001308 <HAL_UARTEx_RxEventCallback+0x280>)
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 8001276:	4b25      	ldr	r3, [pc, #148]	@ (800130c <HAL_UARTEx_RxEventCallback+0x284>)
 8001278:	2201      	movs	r2, #1
 800127a:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 800127c:	4b24      	ldr	r3, [pc, #144]	@ (8001310 <HAL_UARTEx_RxEventCallback+0x288>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	3301      	adds	r3, #1
 8001282:	4a23      	ldr	r2, [pc, #140]	@ (8001310 <HAL_UARTEx_RxEventCallback+0x288>)
 8001284:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 8001286:	2200      	movs	r2, #0
 8001288:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800128c:	4819      	ldr	r0, [pc, #100]	@ (80012f4 <HAL_UARTEx_RxEventCallback+0x26c>)
 800128e:	f001 ff33 	bl	80030f8 <HAL_GPIO_WritePin>
 8001292:	e00a      	b.n	80012aa <HAL_UARTEx_RxEventCallback+0x222>
	} else {
		corrupted_packets++;
 8001294:	4b1f      	ldr	r3, [pc, #124]	@ (8001314 <HAL_UARTEx_RxEventCallback+0x28c>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	3301      	adds	r3, #1
 800129a:	4a1e      	ldr	r2, [pc, #120]	@ (8001314 <HAL_UARTEx_RxEventCallback+0x28c>)
 800129c:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 800129e:	2201      	movs	r2, #1
 80012a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012a4:	4813      	ldr	r0, [pc, #76]	@ (80012f4 <HAL_UARTEx_RxEventCallback+0x26c>)
 80012a6:	f001 ff27 	bl	80030f8 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 80012aa:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <HAL_UARTEx_RxEventCallback+0x254>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	4b14      	ldr	r3, [pc, #80]	@ (8001300 <HAL_UARTEx_RxEventCallback+0x278>)
 80012b0:	6819      	ldr	r1, [r3, #0]
 80012b2:	4b17      	ldr	r3, [pc, #92]	@ (8001310 <HAL_UARTEx_RxEventCallback+0x288>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4419      	add	r1, r3
 80012b8:	4b0d      	ldr	r3, [pc, #52]	@ (80012f0 <HAL_UARTEx_RxEventCallback+0x268>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4419      	add	r1, r3
 80012be:	4b15      	ldr	r3, [pc, #84]	@ (8001314 <HAL_UARTEx_RxEventCallback+0x28c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	440b      	add	r3, r1
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	4a14      	ldr	r2, [pc, #80]	@ (8001318 <HAL_UARTEx_RxEventCallback+0x290>)
 80012c8:	6013      	str	r3, [r2, #0]
 80012ca:	e002      	b.n	80012d2 <HAL_UARTEx_RxEventCallback+0x24a>
	if (huart->Instance != USART1) return;
 80012cc:	bf00      	nop
 80012ce:	e000      	b.n	80012d2 <HAL_UARTEx_RxEventCallback+0x24a>
				return;
 80012d0:	bf00      	nop
}
 80012d2:	3714      	adds	r7, #20
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012d8:	40011000 	.word	0x40011000
 80012dc:	20004234 	.word	0x20004234
 80012e0:	2000422e 	.word	0x2000422e
 80012e4:	2000422c 	.word	0x2000422c
 80012e8:	20004232 	.word	0x20004232
 80012ec:	20004230 	.word	0x20004230
 80012f0:	20004240 	.word	0x20004240
 80012f4:	40020800 	.word	0x40020800
 80012f8:	20000c2c 	.word	0x20000c2c
 80012fc:	20000bf4 	.word	0x20000bf4
 8001300:	20004238 	.word	0x20004238
 8001304:	20000000 	.word	0x20000000
 8001308:	20000004 	.word	0x20000004
 800130c:	20000bf2 	.word	0x20000bf2
 8001310:	2000423c 	.word	0x2000423c
 8001314:	20004244 	.word	0x20004244
 8001318:	20004248 	.word	0x20004248

0800131c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a0b      	ldr	r2, [pc, #44]	@ (8001358 <HAL_UART_ErrorCallback+0x3c>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d110      	bne.n	8001350 <HAL_UART_ErrorCallback+0x34>
		HAL_UART_Abort(&huart1);
 800132e:	480b      	ldr	r0, [pc, #44]	@ (800135c <HAL_UART_ErrorCallback+0x40>)
 8001330:	f006 f9bb 	bl	80076aa <HAL_UART_Abort>

		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001334:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8001338:	4909      	ldr	r1, [pc, #36]	@ (8001360 <HAL_UART_ErrorCallback+0x44>)
 800133a:	4808      	ldr	r0, [pc, #32]	@ (800135c <HAL_UART_ErrorCallback+0x40>)
 800133c:	f006 f958 	bl	80075f0 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001340:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <HAL_UART_ErrorCallback+0x48>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <HAL_UART_ErrorCallback+0x48>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f022 0208 	bic.w	r2, r2, #8
 800134e:	601a      	str	r2, [r3, #0]
	}
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40011000 	.word	0x40011000
 800135c:	20000adc 	.word	0x20000adc
 8001360:	20000c2c 	.word	0x20000c2c
 8001364:	20000b24 	.word	0x20000b24

08001368 <calculate_orientation>:

//    	MadgwickAHRSupdateIMU(data.gx, data.gy, data.gz, data.ax, data.ay, data.az);
    }
}

void calculate_orientation(float* quaternion) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b09c      	sub	sp, #112	@ 0x70
 800136c:	af02      	add	r7, sp, #8
 800136e:	6078      	str	r0, [r7, #4]
	MFX_input_t data_in;
	MFX_output_t data_out;

	current_time = HAL_GetTick();
 8001370:	f000 ff7a 	bl	8002268 <HAL_GetTick>
 8001374:	ee07 0a90 	vmov	s15, r0
 8001378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800137c:	4b47      	ldr	r3, [pc, #284]	@ (800149c <calculate_orientation+0x134>)
 800137e:	edc3 7a00 	vstr	s15, [r3]

	/* Get acceleration X/Y/Z in g */
	data_in.acc[0] = data.ax / CONSTANT_g;
 8001382:	4b47      	ldr	r3, [pc, #284]	@ (80014a0 <calculate_orientation+0x138>)
 8001384:	ed93 7a02 	vldr	s14, [r3, #8]
 8001388:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80014a4 <calculate_orientation+0x13c>
 800138c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001390:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
	data_in.acc[1] = data.ay / CONSTANT_g;
 8001394:	4b42      	ldr	r3, [pc, #264]	@ (80014a0 <calculate_orientation+0x138>)
 8001396:	ed93 7a03 	vldr	s14, [r3, #12]
 800139a:	eddf 6a42 	vldr	s13, [pc, #264]	@ 80014a4 <calculate_orientation+0x13c>
 800139e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a2:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	data_in.acc[2] = data.az / CONSTANT_g;
 80013a6:	4b3e      	ldr	r3, [pc, #248]	@ (80014a0 <calculate_orientation+0x138>)
 80013a8:	ed93 7a04 	vldr	s14, [r3, #16]
 80013ac:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80014a4 <calculate_orientation+0x13c>
 80013b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b4:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

	/* Get angular rate X/Y/Z in dps */
	data_in.gyro[0] = data.gx * RAD_TO_DEG;
 80013b8:	4b39      	ldr	r3, [pc, #228]	@ (80014a0 <calculate_orientation+0x138>)
 80013ba:	edd3 7a05 	vldr	s15, [r3, #20]
 80013be:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80014a8 <calculate_orientation+0x140>
 80013c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013c6:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	data_in.gyro[1] = data.gy * RAD_TO_DEG;
 80013ca:	4b35      	ldr	r3, [pc, #212]	@ (80014a0 <calculate_orientation+0x138>)
 80013cc:	edd3 7a06 	vldr	s15, [r3, #24]
 80013d0:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80014a8 <calculate_orientation+0x140>
 80013d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d8:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	data_in.gyro[2] = data.gz * RAD_TO_DEG;
 80013dc:	4b30      	ldr	r3, [pc, #192]	@ (80014a0 <calculate_orientation+0x138>)
 80013de:	edd3 7a07 	vldr	s15, [r3, #28]
 80013e2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80014a8 <calculate_orientation+0x140>
 80013e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ea:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

	/* Get magnetic field X/Y/Z in uT/50 */
	data_in.mag[0] = data.mx * 50.0f;
 80013ee:	4b2c      	ldr	r3, [pc, #176]	@ (80014a0 <calculate_orientation+0x138>)
 80013f0:	edd3 7a08 	vldr	s15, [r3, #32]
 80013f4:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80014ac <calculate_orientation+0x144>
 80013f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013fc:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	data_in.mag[1] = data.my * 50.0f;
 8001400:	4b27      	ldr	r3, [pc, #156]	@ (80014a0 <calculate_orientation+0x138>)
 8001402:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001406:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80014ac <calculate_orientation+0x144>
 800140a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800140e:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	data_in.mag[2] = data.mz * 50.0f;
 8001412:	4b23      	ldr	r3, [pc, #140]	@ (80014a0 <calculate_orientation+0x138>)
 8001414:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001418:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80014ac <calculate_orientation+0x144>
 800141c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001420:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

	/* Calculate elapsed time from last accesing this function in seconds */
	dt = (current_time - last_time) / 1000.0f;
 8001424:	4b1d      	ldr	r3, [pc, #116]	@ (800149c <calculate_orientation+0x134>)
 8001426:	ed93 7a00 	vldr	s14, [r3]
 800142a:	4b21      	ldr	r3, [pc, #132]	@ (80014b0 <calculate_orientation+0x148>)
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001434:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80014b4 <calculate_orientation+0x14c>
 8001438:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800143c:	4b1e      	ldr	r3, [pc, #120]	@ (80014b8 <calculate_orientation+0x150>)
 800143e:	edc3 7a00 	vstr	s15, [r3]
	last_time = current_time;
 8001442:	4b16      	ldr	r3, [pc, #88]	@ (800149c <calculate_orientation+0x134>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a1a      	ldr	r2, [pc, #104]	@ (80014b0 <calculate_orientation+0x148>)
 8001448:	6013      	str	r3, [r2, #0]

	orientation_calc_freq = 1.0f / dt;
 800144a:	4b1b      	ldr	r3, [pc, #108]	@ (80014b8 <calculate_orientation+0x150>)
 800144c:	ed93 7a00 	vldr	s14, [r3]
 8001450:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001454:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001458:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <calculate_orientation+0x154>)
 800145a:	edc3 7a00 	vstr	s15, [r3]

	/* Run Sensor Fusion algorithm */
	MotionFX_propagate(mfxstate, &data_out, &data_in, &dt);
 800145e:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001462:	f107 0108 	add.w	r1, r7, #8
 8001466:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <calculate_orientation+0x150>)
 8001468:	4815      	ldr	r0, [pc, #84]	@ (80014c0 <calculate_orientation+0x158>)
 800146a:	f011 ffe7 	bl	801343c <MotionFX_propagate>
	MotionFX_update(mfxstate, &data_out, &data_in, &dt, NULL);
 800146e:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001472:	f107 0108 	add.w	r1, r7, #8
 8001476:	2300      	movs	r3, #0
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	4b0f      	ldr	r3, [pc, #60]	@ (80014b8 <calculate_orientation+0x150>)
 800147c:	4810      	ldr	r0, [pc, #64]	@ (80014c0 <calculate_orientation+0x158>)
 800147e:	f011 ffcd 	bl	801341c <MotionFX_update>

	memcpy(quaternion, data_out.quaternion, 4 * sizeof(float));
 8001482:	f107 0308 	add.w	r3, r7, #8
 8001486:	330c      	adds	r3, #12
 8001488:	2210      	movs	r2, #16
 800148a:	4619      	mov	r1, r3
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f012 f903 	bl	8013698 <memcpy>
}
 8001492:	bf00      	nop
 8001494:	3768      	adds	r7, #104	@ 0x68
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20004c6c 	.word	0x20004c6c
 80014a0:	20004260 	.word	0x20004260
 80014a4:	411ce83e 	.word	0x411ce83e
 80014a8:	42652ee1 	.word	0x42652ee1
 80014ac:	42480000 	.word	0x42480000
 80014b0:	20004c68 	.word	0x20004c68
 80014b4:	447a0000 	.word	0x447a0000
 80014b8:	20004c70 	.word	0x20004c70
 80014bc:	20004c74 	.word	0x20004c74
 80014c0:	200042a4 	.word	0x200042a4

080014c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014c4:	b590      	push	{r4, r7, lr}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ca:	f000 fe67 	bl	800219c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ce:	f000 f883 	bl	80015d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014d2:	f000 fa39 	bl	8001948 <MX_GPIO_Init>
  MX_DMA_Init();
 80014d6:	f000 fa17 	bl	8001908 <MX_DMA_Init>
  MX_FATFS_Init();
 80014da:	f008 fd9b 	bl	800a014 <MX_FATFS_Init>
  MX_TIM2_Init();
 80014de:	f000 f95d 	bl	800179c <MX_TIM2_Init>
  MX_I2C1_Init();
 80014e2:	f000 f8f7 	bl	80016d4 <MX_I2C1_Init>
  MX_SPI2_Init();
 80014e6:	f000 f923 	bl	8001730 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80014ea:	f000 f9e3 	bl	80018b4 <MX_USART1_UART_Init>
  MX_CRC_Init();
 80014ee:	f000 f8dd 	bl	80016ac <MX_CRC_Init>
  MX_USB_DEVICE_Init();
 80014f2:	f00a fe27 	bl	800c144 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 80014f6:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 80014fa:	492c      	ldr	r1, [pc, #176]	@ (80015ac <main+0xe8>)
 80014fc:	482c      	ldr	r0, [pc, #176]	@ (80015b0 <main+0xec>)
 80014fe:	f006 f877 	bl	80075f0 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001502:	4b2c      	ldr	r3, [pc, #176]	@ (80015b4 <main+0xf0>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	4b2a      	ldr	r3, [pc, #168]	@ (80015b4 <main+0xf0>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f022 0208 	bic.w	r2, r2, #8
 8001510:	601a      	str	r2, [r3, #0]

//  HAL_TIM_Base_Start_IT(&htim2);

  if (MOTION_FX_STATE_SIZE < MotionFX_GetStateSize()) {
 8001512:	f011 fdfd 	bl	8013110 <MotionFX_GetStateSize>
 8001516:	4603      	mov	r3, r0
 8001518:	f640 1292 	movw	r2, #2450	@ 0x992
 800151c:	4293      	cmp	r3, r2
 800151e:	d901      	bls.n	8001524 <main+0x60>
	  Error_Handler();
 8001520:	f000 fa8a 	bl	8001a38 <Error_Handler>
  }

  MotionFX_initialize((MFXState_t*)mfxstate);
 8001524:	4824      	ldr	r0, [pc, #144]	@ (80015b8 <main+0xf4>)
 8001526:	f011 fdf7 	bl	8013118 <MotionFX_initialize>

  MotionFX_getKnobs(mfxstate, &knobs);
 800152a:	4924      	ldr	r1, [pc, #144]	@ (80015bc <main+0xf8>)
 800152c:	4822      	ldr	r0, [pc, #136]	@ (80015b8 <main+0xf4>)
 800152e:	f011 fef7 	bl	8013320 <MotionFX_getKnobs>

  MotionFX_setKnobs(mfxstate, &knobs);
 8001532:	4922      	ldr	r1, [pc, #136]	@ (80015bc <main+0xf8>)
 8001534:	4820      	ldr	r0, [pc, #128]	@ (80015b8 <main+0xf4>)
 8001536:	f011 fea7 	bl	8013288 <MotionFX_setKnobs>

  MotionFX_enable_6X(mfxstate, MFX_ENGINE_DISABLE);
 800153a:	2100      	movs	r1, #0
 800153c:	481e      	ldr	r0, [pc, #120]	@ (80015b8 <main+0xf4>)
 800153e:	f011 ff2d 	bl	801339c <MotionFX_enable_6X>
  MotionFX_enable_9X(mfxstate, MFX_ENGINE_DISABLE);
 8001542:	2100      	movs	r1, #0
 8001544:	481c      	ldr	r0, [pc, #112]	@ (80015b8 <main+0xf4>)
 8001546:	f011 ff49 	bl	80133dc <MotionFX_enable_9X>

  MotionFX_enable_9X(mfxstate, MFX_ENGINE_ENABLE);
 800154a:	2101      	movs	r1, #1
 800154c:	481a      	ldr	r0, [pc, #104]	@ (80015b8 <main+0xf4>)
 800154e:	f011 ff45 	bl	80133dc <MotionFX_enable_9X>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (data_ready) {
 8001552:	4b1b      	ldr	r3, [pc, #108]	@ (80015c0 <main+0xfc>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b00      	cmp	r3, #0
 800155a:	d00c      	beq.n	8001576 <main+0xb2>
		  data_ready = 0;
 800155c:	4b18      	ldr	r3, [pc, #96]	@ (80015c0 <main+0xfc>)
 800155e:	2200      	movs	r2, #0
 8001560:	701a      	strb	r2, [r3, #0]

		  // process packet
		  process_raw_sensor_data(&read_packet->data, &data);
 8001562:	4b18      	ldr	r3, [pc, #96]	@ (80015c4 <main+0x100>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	3302      	adds	r3, #2
 8001568:	4917      	ldr	r1, [pc, #92]	@ (80015c8 <main+0x104>)
 800156a:	4618      	mov	r0, r3
 800156c:	f000 fce2 	bl	8001f34 <process_raw_sensor_data>

		  // log new data

		  // control algorithms
		  calculate_orientation(quat_orientation);
 8001570:	4816      	ldr	r0, [pc, #88]	@ (80015cc <main+0x108>)
 8001572:	f7ff fef9 	bl	8001368 <calculate_orientation>
	  }

	  uint32_t now = HAL_GetTick();
 8001576:	f000 fe77 	bl	8002268 <HAL_GetTick>
 800157a:	6078      	str	r0, [r7, #4]
	  if ((now - last_send_time) >= send_interval) {
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <main+0x10c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2264      	movs	r2, #100	@ 0x64
 8001586:	4293      	cmp	r3, r2
 8001588:	d3e3      	bcc.n	8001552 <main+0x8e>
		  memcpy(&quat_buffer,  quat_orientation, 4 * sizeof(float));
 800158a:	4a12      	ldr	r2, [pc, #72]	@ (80015d4 <main+0x110>)
 800158c:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <main+0x108>)
 800158e:	4614      	mov	r4, r2
 8001590:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001592:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 8001596:	2110      	movs	r1, #16
 8001598:	480e      	ldr	r0, [pc, #56]	@ (80015d4 <main+0x110>)
 800159a:	f00a fe91 	bl	800c2c0 <CDC_Transmit_FS>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1d6      	bne.n	8001552 <main+0x8e>
			  last_send_time = now;
 80015a4:	4a0a      	ldr	r2, [pc, #40]	@ (80015d0 <main+0x10c>)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6013      	str	r3, [r2, #0]
  {
 80015aa:	e7d2      	b.n	8001552 <main+0x8e>
 80015ac:	20000c2c 	.word	0x20000c2c
 80015b0:	20000adc 	.word	0x20000adc
 80015b4:	20000b24 	.word	0x20000b24
 80015b8:	200042a4 	.word	0x200042a4
 80015bc:	20004c38 	.word	0x20004c38
 80015c0:	20000bf2 	.word	0x20000bf2
 80015c4:	20000004 	.word	0x20000004
 80015c8:	20004260 	.word	0x20004260
 80015cc:	20004294 	.word	0x20004294
 80015d0:	2000425c 	.word	0x2000425c
 80015d4:	2000424c 	.word	0x2000424c

080015d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b094      	sub	sp, #80	@ 0x50
 80015dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015de:	f107 0320 	add.w	r3, r7, #32
 80015e2:	2230      	movs	r2, #48	@ 0x30
 80015e4:	2100      	movs	r1, #0
 80015e6:	4618      	mov	r0, r3
 80015e8:	f012 f824 	bl	8013634 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015ec:	f107 030c 	add.w	r3, r7, #12
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015fc:	2300      	movs	r3, #0
 80015fe:	60bb      	str	r3, [r7, #8]
 8001600:	4b28      	ldr	r3, [pc, #160]	@ (80016a4 <SystemClock_Config+0xcc>)
 8001602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001604:	4a27      	ldr	r2, [pc, #156]	@ (80016a4 <SystemClock_Config+0xcc>)
 8001606:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800160a:	6413      	str	r3, [r2, #64]	@ 0x40
 800160c:	4b25      	ldr	r3, [pc, #148]	@ (80016a4 <SystemClock_Config+0xcc>)
 800160e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001610:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001618:	2300      	movs	r3, #0
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	4b22      	ldr	r3, [pc, #136]	@ (80016a8 <SystemClock_Config+0xd0>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a21      	ldr	r2, [pc, #132]	@ (80016a8 <SystemClock_Config+0xd0>)
 8001622:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001626:	6013      	str	r3, [r2, #0]
 8001628:	4b1f      	ldr	r3, [pc, #124]	@ (80016a8 <SystemClock_Config+0xd0>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001630:	607b      	str	r3, [r7, #4]
 8001632:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001634:	2301      	movs	r3, #1
 8001636:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001638:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800163e:	2302      	movs	r3, #2
 8001640:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001642:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001646:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001648:	2306      	movs	r3, #6
 800164a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800164c:	23a8      	movs	r3, #168	@ 0xa8
 800164e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001650:	2302      	movs	r3, #2
 8001652:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001654:	2307      	movs	r3, #7
 8001656:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001658:	f107 0320 	add.w	r3, r7, #32
 800165c:	4618      	mov	r0, r3
 800165e:	f004 fcf1 	bl	8006044 <HAL_RCC_OscConfig>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001668:	f000 f9e6 	bl	8001a38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800166c:	230f      	movs	r3, #15
 800166e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001670:	2302      	movs	r3, #2
 8001672:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001674:	2300      	movs	r3, #0
 8001676:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001678:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800167c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800167e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001682:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001684:	f107 030c 	add.w	r3, r7, #12
 8001688:	2105      	movs	r1, #5
 800168a:	4618      	mov	r0, r3
 800168c:	f004 ff52 	bl	8006534 <HAL_RCC_ClockConfig>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001696:	f000 f9cf 	bl	8001a38 <Error_Handler>
  }
}
 800169a:	bf00      	nop
 800169c:	3750      	adds	r7, #80	@ 0x50
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40023800 	.word	0x40023800
 80016a8:	40007000 	.word	0x40007000

080016ac <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80016b0:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <MX_CRC_Init+0x20>)
 80016b2:	4a07      	ldr	r2, [pc, #28]	@ (80016d0 <MX_CRC_Init+0x24>)
 80016b4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80016b6:	4805      	ldr	r0, [pc, #20]	@ (80016cc <MX_CRC_Init+0x20>)
 80016b8:	f000 ff17 	bl	80024ea <HAL_CRC_Init>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80016c2:	f000 f9b9 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200009e0 	.word	0x200009e0
 80016d0:	40023000 	.word	0x40023000

080016d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016d8:	4b12      	ldr	r3, [pc, #72]	@ (8001724 <MX_I2C1_Init+0x50>)
 80016da:	4a13      	ldr	r2, [pc, #76]	@ (8001728 <MX_I2C1_Init+0x54>)
 80016dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016de:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <MX_I2C1_Init+0x50>)
 80016e0:	4a12      	ldr	r2, [pc, #72]	@ (800172c <MX_I2C1_Init+0x58>)
 80016e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001724 <MX_I2C1_Init+0x50>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 80016ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001724 <MX_I2C1_Init+0x50>)
 80016ec:	2240      	movs	r2, #64	@ 0x40
 80016ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001724 <MX_I2C1_Init+0x50>)
 80016f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <MX_I2C1_Init+0x50>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016fe:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <MX_I2C1_Init+0x50>)
 8001700:	2200      	movs	r2, #0
 8001702:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001704:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <MX_I2C1_Init+0x50>)
 8001706:	2200      	movs	r2, #0
 8001708:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800170a:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <MX_I2C1_Init+0x50>)
 800170c:	2200      	movs	r2, #0
 800170e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001710:	4804      	ldr	r0, [pc, #16]	@ (8001724 <MX_I2C1_Init+0x50>)
 8001712:	f001 fd0b 	bl	800312c <HAL_I2C_Init>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800171c:	f000 f98c 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}
 8001724:	200009e8 	.word	0x200009e8
 8001728:	40005400 	.word	0x40005400
 800172c:	000186a0 	.word	0x000186a0

08001730 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001734:	4b17      	ldr	r3, [pc, #92]	@ (8001794 <MX_SPI2_Init+0x64>)
 8001736:	4a18      	ldr	r2, [pc, #96]	@ (8001798 <MX_SPI2_Init+0x68>)
 8001738:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800173a:	4b16      	ldr	r3, [pc, #88]	@ (8001794 <MX_SPI2_Init+0x64>)
 800173c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001740:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001742:	4b14      	ldr	r3, [pc, #80]	@ (8001794 <MX_SPI2_Init+0x64>)
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001748:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <MX_SPI2_Init+0x64>)
 800174a:	2200      	movs	r2, #0
 800174c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800174e:	4b11      	ldr	r3, [pc, #68]	@ (8001794 <MX_SPI2_Init+0x64>)
 8001750:	2200      	movs	r2, #0
 8001752:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001754:	4b0f      	ldr	r3, [pc, #60]	@ (8001794 <MX_SPI2_Init+0x64>)
 8001756:	2200      	movs	r2, #0
 8001758:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800175a:	4b0e      	ldr	r3, [pc, #56]	@ (8001794 <MX_SPI2_Init+0x64>)
 800175c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001760:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001762:	4b0c      	ldr	r3, [pc, #48]	@ (8001794 <MX_SPI2_Init+0x64>)
 8001764:	2200      	movs	r2, #0
 8001766:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001768:	4b0a      	ldr	r3, [pc, #40]	@ (8001794 <MX_SPI2_Init+0x64>)
 800176a:	2200      	movs	r2, #0
 800176c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <MX_SPI2_Init+0x64>)
 8001770:	2200      	movs	r2, #0
 8001772:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001774:	4b07      	ldr	r3, [pc, #28]	@ (8001794 <MX_SPI2_Init+0x64>)
 8001776:	2200      	movs	r2, #0
 8001778:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800177a:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <MX_SPI2_Init+0x64>)
 800177c:	220a      	movs	r2, #10
 800177e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001780:	4804      	ldr	r0, [pc, #16]	@ (8001794 <MX_SPI2_Init+0x64>)
 8001782:	f005 f8b7 	bl	80068f4 <HAL_SPI_Init>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800178c:	f000 f954 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000a3c 	.word	0x20000a3c
 8001798:	40003800 	.word	0x40003800

0800179c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08e      	sub	sp, #56	@ 0x38
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b0:	f107 0320 	add.w	r3, r7, #32
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ba:	1d3b      	adds	r3, r7, #4
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
 80017c8:	615a      	str	r2, [r3, #20]
 80017ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017cc:	4b38      	ldr	r3, [pc, #224]	@ (80018b0 <MX_TIM2_Init+0x114>)
 80017ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 80017d4:	4b36      	ldr	r3, [pc, #216]	@ (80018b0 <MX_TIM2_Init+0x114>)
 80017d6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017dc:	4b34      	ldr	r3, [pc, #208]	@ (80018b0 <MX_TIM2_Init+0x114>)
 80017de:	2200      	movs	r2, #0
 80017e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 84-1;
 80017e2:	4b33      	ldr	r3, [pc, #204]	@ (80018b0 <MX_TIM2_Init+0x114>)
 80017e4:	2253      	movs	r2, #83	@ 0x53
 80017e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017e8:	4b31      	ldr	r3, [pc, #196]	@ (80018b0 <MX_TIM2_Init+0x114>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ee:	4b30      	ldr	r3, [pc, #192]	@ (80018b0 <MX_TIM2_Init+0x114>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017f4:	482e      	ldr	r0, [pc, #184]	@ (80018b0 <MX_TIM2_Init+0x114>)
 80017f6:	f005 f906 	bl	8006a06 <HAL_TIM_Base_Init>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001800:	f000 f91a 	bl	8001a38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001804:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001808:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800180a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800180e:	4619      	mov	r1, r3
 8001810:	4827      	ldr	r0, [pc, #156]	@ (80018b0 <MX_TIM2_Init+0x114>)
 8001812:	f005 fa63 	bl	8006cdc <HAL_TIM_ConfigClockSource>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800181c:	f000 f90c 	bl	8001a38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001820:	4823      	ldr	r0, [pc, #140]	@ (80018b0 <MX_TIM2_Init+0x114>)
 8001822:	f005 f93f 	bl	8006aa4 <HAL_TIM_PWM_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800182c:	f000 f904 	bl	8001a38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001830:	2300      	movs	r3, #0
 8001832:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001834:	2300      	movs	r3, #0
 8001836:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001838:	f107 0320 	add.w	r3, r7, #32
 800183c:	4619      	mov	r1, r3
 800183e:	481c      	ldr	r0, [pc, #112]	@ (80018b0 <MX_TIM2_Init+0x114>)
 8001840:	f005 fe0a 	bl	8007458 <HAL_TIMEx_MasterConfigSynchronization>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800184a:	f000 f8f5 	bl	8001a38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800184e:	2360      	movs	r3, #96	@ 0x60
 8001850:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001856:	2300      	movs	r3, #0
 8001858:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	2204      	movs	r2, #4
 8001862:	4619      	mov	r1, r3
 8001864:	4812      	ldr	r0, [pc, #72]	@ (80018b0 <MX_TIM2_Init+0x114>)
 8001866:	f005 f977 	bl	8006b58 <HAL_TIM_PWM_ConfigChannel>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001870:	f000 f8e2 	bl	8001a38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	2208      	movs	r2, #8
 8001878:	4619      	mov	r1, r3
 800187a:	480d      	ldr	r0, [pc, #52]	@ (80018b0 <MX_TIM2_Init+0x114>)
 800187c:	f005 f96c 	bl	8006b58 <HAL_TIM_PWM_ConfigChannel>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001886:	f000 f8d7 	bl	8001a38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	220c      	movs	r2, #12
 800188e:	4619      	mov	r1, r3
 8001890:	4807      	ldr	r0, [pc, #28]	@ (80018b0 <MX_TIM2_Init+0x114>)
 8001892:	f005 f961 	bl	8006b58 <HAL_TIM_PWM_ConfigChannel>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 800189c:	f000 f8cc 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80018a0:	4803      	ldr	r0, [pc, #12]	@ (80018b0 <MX_TIM2_Init+0x114>)
 80018a2:	f000 f9d1 	bl	8001c48 <HAL_TIM_MspPostInit>

}
 80018a6:	bf00      	nop
 80018a8:	3738      	adds	r7, #56	@ 0x38
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000a94 	.word	0x20000a94

080018b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018b8:	4b11      	ldr	r3, [pc, #68]	@ (8001900 <MX_USART1_UART_Init+0x4c>)
 80018ba:	4a12      	ldr	r2, [pc, #72]	@ (8001904 <MX_USART1_UART_Init+0x50>)
 80018bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018be:	4b10      	ldr	r3, [pc, #64]	@ (8001900 <MX_USART1_UART_Init+0x4c>)
 80018c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001900 <MX_USART1_UART_Init+0x4c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001900 <MX_USART1_UART_Init+0x4c>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001900 <MX_USART1_UART_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018d8:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <MX_USART1_UART_Init+0x4c>)
 80018da:	220c      	movs	r2, #12
 80018dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018de:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <MX_USART1_UART_Init+0x4c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e4:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <MX_USART1_UART_Init+0x4c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018ea:	4805      	ldr	r0, [pc, #20]	@ (8001900 <MX_USART1_UART_Init+0x4c>)
 80018ec:	f005 fe30 	bl	8007550 <HAL_UART_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018f6:	f000 f89f 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000adc 	.word	0x20000adc
 8001904:	40011000 	.word	0x40011000

08001908 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	607b      	str	r3, [r7, #4]
 8001912:	4b0c      	ldr	r3, [pc, #48]	@ (8001944 <MX_DMA_Init+0x3c>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	4a0b      	ldr	r2, [pc, #44]	@ (8001944 <MX_DMA_Init+0x3c>)
 8001918:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800191c:	6313      	str	r3, [r2, #48]	@ 0x30
 800191e:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <MX_DMA_Init+0x3c>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001926:	607b      	str	r3, [r7, #4]
 8001928:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800192a:	2200      	movs	r2, #0
 800192c:	2100      	movs	r1, #0
 800192e:	203a      	movs	r0, #58	@ 0x3a
 8001930:	f000 fda5 	bl	800247e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001934:	203a      	movs	r0, #58	@ 0x3a
 8001936:	f000 fdbe 	bl	80024b6 <HAL_NVIC_EnableIRQ>

}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40023800 	.word	0x40023800

08001948 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08a      	sub	sp, #40	@ 0x28
 800194c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194e:	f107 0314 	add.w	r3, r7, #20
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]
 800195a:	60da      	str	r2, [r3, #12]
 800195c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
 8001962:	4b32      	ldr	r3, [pc, #200]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a31      	ldr	r2, [pc, #196]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 8001968:	f043 0304 	orr.w	r3, r3, #4
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b2f      	ldr	r3, [pc, #188]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	613b      	str	r3, [r7, #16]
 8001978:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	4b2b      	ldr	r3, [pc, #172]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a2a      	ldr	r2, [pc, #168]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 8001984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b28      	ldr	r3, [pc, #160]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60bb      	str	r3, [r7, #8]
 800199a:	4b24      	ldr	r3, [pc, #144]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	4a23      	ldr	r2, [pc, #140]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a6:	4b21      	ldr	r3, [pc, #132]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	60bb      	str	r3, [r7, #8]
 80019b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a1c      	ldr	r2, [pc, #112]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 80019bc:	f043 0302 	orr.w	r3, r3, #2
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a2c <MX_GPIO_Init+0xe4>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);
 80019ce:	2200      	movs	r2, #0
 80019d0:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 80019d4:	4816      	ldr	r0, [pc, #88]	@ (8001a30 <MX_GPIO_Init+0xe8>)
 80019d6:	f001 fb8f 	bl	80030f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_RESET);
 80019da:	2200      	movs	r2, #0
 80019dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019e0:	4814      	ldr	r0, [pc, #80]	@ (8001a34 <MX_GPIO_Init+0xec>)
 80019e2:	f001 fb89 	bl	80030f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|ERROR_LED_Pin;
 80019e6:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80019ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ec:	2301      	movs	r3, #1
 80019ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f4:	2300      	movs	r3, #0
 80019f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f8:	f107 0314 	add.w	r3, r7, #20
 80019fc:	4619      	mov	r1, r3
 80019fe:	480c      	ldr	r0, [pc, #48]	@ (8001a30 <MX_GPIO_Init+0xe8>)
 8001a00:	f001 f9de 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = SPI2_CSB_Pin;
 8001a04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a12:	2300      	movs	r3, #0
 8001a14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CSB_GPIO_Port, &GPIO_InitStruct);
 8001a16:	f107 0314 	add.w	r3, r7, #20
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4805      	ldr	r0, [pc, #20]	@ (8001a34 <MX_GPIO_Init+0xec>)
 8001a1e:	f001 f9cf 	bl	8002dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a22:	bf00      	nop
 8001a24:	3728      	adds	r7, #40	@ 0x28
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	40020800 	.word	0x40020800
 8001a34:	40020400 	.word	0x40020400

08001a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a3c:	b672      	cpsid	i
}
 8001a3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <Error_Handler+0x8>

08001a44 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	4b10      	ldr	r3, [pc, #64]	@ (8001a90 <HAL_MspInit+0x4c>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a52:	4a0f      	ldr	r2, [pc, #60]	@ (8001a90 <HAL_MspInit+0x4c>)
 8001a54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a90 <HAL_MspInit+0x4c>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	603b      	str	r3, [r7, #0]
 8001a6a:	4b09      	ldr	r3, [pc, #36]	@ (8001a90 <HAL_MspInit+0x4c>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6e:	4a08      	ldr	r2, [pc, #32]	@ (8001a90 <HAL_MspInit+0x4c>)
 8001a70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a76:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <HAL_MspInit+0x4c>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7e:	603b      	str	r3, [r7, #0]
 8001a80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800

08001a94 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a0b      	ldr	r2, [pc, #44]	@ (8001ad0 <HAL_CRC_MspInit+0x3c>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d10d      	bne.n	8001ac2 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad4 <HAL_CRC_MspInit+0x40>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	4a09      	ldr	r2, [pc, #36]	@ (8001ad4 <HAL_CRC_MspInit+0x40>)
 8001ab0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab6:	4b07      	ldr	r3, [pc, #28]	@ (8001ad4 <HAL_CRC_MspInit+0x40>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001ac2:	bf00      	nop
 8001ac4:	3714      	adds	r7, #20
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	40023000 	.word	0x40023000
 8001ad4:	40023800 	.word	0x40023800

08001ad8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08a      	sub	sp, #40	@ 0x28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a1d      	ldr	r2, [pc, #116]	@ (8001b6c <HAL_I2C_MspInit+0x94>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d134      	bne.n	8001b64 <HAL_I2C_MspInit+0x8c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	613b      	str	r3, [r7, #16]
 8001afe:	4b1c      	ldr	r3, [pc, #112]	@ (8001b70 <HAL_I2C_MspInit+0x98>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b02:	4a1b      	ldr	r2, [pc, #108]	@ (8001b70 <HAL_I2C_MspInit+0x98>)
 8001b04:	f043 0302 	orr.w	r3, r3, #2
 8001b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0a:	4b19      	ldr	r3, [pc, #100]	@ (8001b70 <HAL_I2C_MspInit+0x98>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	613b      	str	r3, [r7, #16]
 8001b14:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b1c:	2312      	movs	r3, #18
 8001b1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b24:	2303      	movs	r3, #3
 8001b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b28:	2304      	movs	r3, #4
 8001b2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2c:	f107 0314 	add.w	r3, r7, #20
 8001b30:	4619      	mov	r1, r3
 8001b32:	4810      	ldr	r0, [pc, #64]	@ (8001b74 <HAL_I2C_MspInit+0x9c>)
 8001b34:	f001 f944 	bl	8002dc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b70 <HAL_I2C_MspInit+0x98>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b40:	4a0b      	ldr	r2, [pc, #44]	@ (8001b70 <HAL_I2C_MspInit+0x98>)
 8001b42:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b48:	4b09      	ldr	r3, [pc, #36]	@ (8001b70 <HAL_I2C_MspInit+0x98>)
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001b54:	2200      	movs	r2, #0
 8001b56:	2100      	movs	r1, #0
 8001b58:	201f      	movs	r0, #31
 8001b5a:	f000 fc90 	bl	800247e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001b5e:	201f      	movs	r0, #31
 8001b60:	f000 fca9 	bl	80024b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b64:	bf00      	nop
 8001b66:	3728      	adds	r7, #40	@ 0x28
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40005400 	.word	0x40005400
 8001b70:	40023800 	.word	0x40023800
 8001b74:	40020400 	.word	0x40020400

08001b78 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08a      	sub	sp, #40	@ 0x28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a19      	ldr	r2, [pc, #100]	@ (8001bfc <HAL_SPI_MspInit+0x84>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d12c      	bne.n	8001bf4 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	4b18      	ldr	r3, [pc, #96]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba2:	4a17      	ldr	r2, [pc, #92]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001ba4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ba8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001baa:	4b15      	ldr	r3, [pc, #84]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	4b11      	ldr	r3, [pc, #68]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbe:	4a10      	ldr	r2, [pc, #64]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001bc0:	f043 0302 	orr.w	r3, r3, #2
 8001bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001bd2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be0:	2303      	movs	r3, #3
 8001be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001be4:	2305      	movs	r3, #5
 8001be6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	4619      	mov	r1, r3
 8001bee:	4805      	ldr	r0, [pc, #20]	@ (8001c04 <HAL_SPI_MspInit+0x8c>)
 8001bf0:	f001 f8e6 	bl	8002dc0 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001bf4:	bf00      	nop
 8001bf6:	3728      	adds	r7, #40	@ 0x28
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40003800 	.word	0x40003800
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40020400 	.word	0x40020400

08001c08 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c18:	d10d      	bne.n	8001c36 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	4b09      	ldr	r3, [pc, #36]	@ (8001c44 <HAL_TIM_Base_MspInit+0x3c>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c22:	4a08      	ldr	r2, [pc, #32]	@ (8001c44 <HAL_TIM_Base_MspInit+0x3c>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c2a:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <HAL_TIM_Base_MspInit+0x3c>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001c36:	bf00      	nop
 8001c38:	3714      	adds	r7, #20
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40023800 	.word	0x40023800

08001c48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b088      	sub	sp, #32
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c50:	f107 030c 	add.w	r3, r7, #12
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
 8001c5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c68:	d11d      	bne.n	8001ca6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <HAL_TIM_MspPostInit+0x68>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	4a0f      	ldr	r2, [pc, #60]	@ (8001cb0 <HAL_TIM_MspPostInit+0x68>)
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb0 <HAL_TIM_MspPostInit+0x68>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 8001c86:	230e      	movs	r3, #14
 8001c88:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c96:	2301      	movs	r3, #1
 8001c98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9a:	f107 030c 	add.w	r3, r7, #12
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4804      	ldr	r0, [pc, #16]	@ (8001cb4 <HAL_TIM_MspPostInit+0x6c>)
 8001ca2:	f001 f88d 	bl	8002dc0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001ca6:	bf00      	nop
 8001ca8:	3720      	adds	r7, #32
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40020000 	.word	0x40020000

08001cb8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	@ 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	60da      	str	r2, [r3, #12]
 8001cce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a34      	ldr	r2, [pc, #208]	@ (8001da8 <HAL_UART_MspInit+0xf0>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d162      	bne.n	8001da0 <HAL_UART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	4b33      	ldr	r3, [pc, #204]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce2:	4a32      	ldr	r2, [pc, #200]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001ce4:	f043 0310 	orr.w	r3, r3, #16
 8001ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cea:	4b30      	ldr	r3, [pc, #192]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cee:	f003 0310 	and.w	r3, r3, #16
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b2c      	ldr	r3, [pc, #176]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4a2b      	ldr	r2, [pc, #172]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001d00:	f043 0302 	orr.w	r3, r3, #2
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	4b29      	ldr	r3, [pc, #164]	@ (8001dac <HAL_UART_MspInit+0xf4>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d12:	23c0      	movs	r3, #192	@ 0xc0
 8001d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d16:	2302      	movs	r3, #2
 8001d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d22:	2307      	movs	r3, #7
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d26:	f107 0314 	add.w	r3, r7, #20
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4820      	ldr	r0, [pc, #128]	@ (8001db0 <HAL_UART_MspInit+0xf8>)
 8001d2e:	f001 f847 	bl	8002dc0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001d32:	4b20      	ldr	r3, [pc, #128]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d34:	4a20      	ldr	r2, [pc, #128]	@ (8001db8 <HAL_UART_MspInit+0x100>)
 8001d36:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001d38:	4b1e      	ldr	r3, [pc, #120]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d3a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d3e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d40:	4b1c      	ldr	r3, [pc, #112]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d46:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d4c:	4b19      	ldr	r3, [pc, #100]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d52:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d54:	4b17      	ldr	r3, [pc, #92]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d5a:	4b16      	ldr	r3, [pc, #88]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001d60:	4b14      	ldr	r3, [pc, #80]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d66:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d68:	4b12      	ldr	r3, [pc, #72]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d6e:	4b11      	ldr	r3, [pc, #68]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001d74:	480f      	ldr	r0, [pc, #60]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d76:	f000 fc07 	bl	8002588 <HAL_DMA_Init>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001d80:	f7ff fe5a 	bl	8001a38 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4a0b      	ldr	r2, [pc, #44]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d88:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001db4 <HAL_UART_MspInit+0xfc>)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d90:	2200      	movs	r2, #0
 8001d92:	2100      	movs	r1, #0
 8001d94:	2025      	movs	r0, #37	@ 0x25
 8001d96:	f000 fb72 	bl	800247e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d9a:	2025      	movs	r0, #37	@ 0x25
 8001d9c:	f000 fb8b 	bl	80024b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001da0:	bf00      	nop
 8001da2:	3728      	adds	r7, #40	@ 0x28
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40011000 	.word	0x40011000
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40020400 	.word	0x40020400
 8001db4:	20000b24 	.word	0x20000b24
 8001db8:	40026440 	.word	0x40026440

08001dbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dc0:	bf00      	nop
 8001dc2:	e7fd      	b.n	8001dc0 <NMI_Handler+0x4>

08001dc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dc8:	bf00      	nop
 8001dca:	e7fd      	b.n	8001dc8 <HardFault_Handler+0x4>

08001dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dd0:	bf00      	nop
 8001dd2:	e7fd      	b.n	8001dd0 <MemManage_Handler+0x4>

08001dd4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <BusFault_Handler+0x4>

08001ddc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001de0:	bf00      	nop
 8001de2:	e7fd      	b.n	8001de0 <UsageFault_Handler+0x4>

08001de4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e12:	f000 fa15 	bl	8002240 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001e20:	4802      	ldr	r0, [pc, #8]	@ (8001e2c <I2C1_EV_IRQHandler+0x10>)
 8001e22:	f001 fadc 	bl	80033de <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	200009e8 	.word	0x200009e8

08001e30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e34:	4802      	ldr	r0, [pc, #8]	@ (8001e40 <USART1_IRQHandler+0x10>)
 8001e36:	f005 fd23 	bl	8007880 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000adc 	.word	0x20000adc

08001e44 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001e48:	4802      	ldr	r0, [pc, #8]	@ (8001e54 <DMA2_Stream2_IRQHandler+0x10>)
 8001e4a:	f000 fd35 	bl	80028b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000b24 	.word	0x20000b24

08001e58 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001e5c:	4802      	ldr	r0, [pc, #8]	@ (8001e68 <OTG_FS_IRQHandler+0x10>)
 8001e5e:	f002 ffe2 	bl	8004e26 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20006170 	.word	0x20006170

08001e6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e70:	4b06      	ldr	r3, [pc, #24]	@ (8001e8c <SystemInit+0x20>)
 8001e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e76:	4a05      	ldr	r2, [pc, #20]	@ (8001e8c <SystemInit+0x20>)
 8001e78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	e000ed00 	.word	0xe000ed00

08001e90 <calculate_crc32>:
#define GYRO_Y_BIAS -0.000867776514f
#define GYRO_Z_BIAS -0.00279666786f

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b0a0      	sub	sp, #128	@ 0x80
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	3303      	adds	r3, #3
 8001e9e:	f023 0303 	bic.w	r3, r3, #3
 8001ea2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8001ea4:	236c      	movs	r3, #108	@ 0x6c
 8001ea6:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8001ea8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001eaa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d901      	bls.n	8001eb4 <calculate_crc32+0x24>
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	e016      	b.n	8001ee2 <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8001eb4:	f107 030c 	add.w	r3, r7, #12
 8001eb8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001eba:	2100      	movs	r1, #0
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f011 fbb9 	bl	8013634 <memset>
    memcpy(buffer, data, len);
 8001ec2:	f107 030c 	add.w	r3, r7, #12
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	6879      	ldr	r1, [r7, #4]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f011 fbe4 	bl	8013698 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8001ed0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001ed2:	089a      	lsrs	r2, r3, #2
 8001ed4:	f107 030c 	add.w	r3, r7, #12
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4804      	ldr	r0, [pc, #16]	@ (8001eec <calculate_crc32+0x5c>)
 8001edc:	f000 fb21 	bl	8002522 <HAL_CRC_Calculate>
 8001ee0:	4603      	mov	r3, r0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3780      	adds	r7, #128	@ 0x80
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	200009e0 	.word	0x200009e0

08001ef0 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	881b      	ldrh	r3, [r3, #0]
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d001      	beq.n	8001f0a <validate_packet+0x1a>
 8001f06:	2300      	movs	r3, #0
 8001f08:	e00f      	b.n	8001f2a <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	3302      	adds	r3, #2
 8001f0e:	2130      	movs	r1, #48	@ 0x30
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ffbd 	bl	8001e90 <calculate_crc32>
 8001f16:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	bf0c      	ite	eq
 8001f24:	2301      	moveq	r3, #1
 8001f26:	2300      	movne	r3, #0
 8001f28:	b2db      	uxtb	r3, r3
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8001f3e:	6879      	ldr	r1, [r7, #4]
 8001f40:	680a      	ldr	r2, [r1, #0]
 8001f42:	684b      	ldr	r3, [r1, #4]
 8001f44:	6839      	ldr	r1, [r7, #0]
 8001f46:	600a      	str	r2, [r1, #0]
 8001f48:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8001f50:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8001f54:	4610      	mov	r0, r2
 8001f56:	4619      	mov	r1, r3
 8001f58:	f7fe feba 	bl	8000cd0 <__aeabi_ul2f>
 8001f5c:	ee07 0a10 	vmov	s14, r0
 8001f60:	eddf 7a69 	vldr	s15, [pc, #420]	@ 8002108 <process_raw_sensor_data+0x1d4>
 8001f64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	ee17 2a90 	vmov	r2, s15
 8001f6e:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8001f70:	6879      	ldr	r1, [r7, #4]
 8001f72:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 8001f76:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8001f7a:	4610      	mov	r0, r2
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	f7fe feaf 	bl	8000ce0 <__aeabi_l2f>
 8001f82:	ee07 0a10 	vmov	s14, r0
 8001f86:	eddf 7a60 	vldr	s15, [pc, #384]	@ 8002108 <process_raw_sensor_data+0x1d4>
 8001f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	ee17 2a90 	vmov	r2, s15
 8001f94:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	895b      	ldrh	r3, [r3, #10]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	b21b      	sxth	r3, r3
 8001f9e:	ee07 3a90 	vmov	s15, r3
 8001fa2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fa6:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8002108 <process_raw_sensor_data+0x1d4>
 8001faa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	ee17 2a90 	vmov	r2, s15
 8001fb4:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	8a1b      	ldrh	r3, [r3, #16]
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	b21b      	sxth	r3, r3
 8001fbe:	ee07 3a90 	vmov	s15, r3
 8001fc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fc6:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 800210c <process_raw_sensor_data+0x1d8>
 8001fca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	ee17 2a90 	vmov	r2, s15
 8001fd4:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	8adb      	ldrh	r3, [r3, #22]
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	b21b      	sxth	r3, r3
 8001fde:	ee07 3a90 	vmov	s15, r3
 8001fe2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fe6:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8002110 <process_raw_sensor_data+0x1dc>
 8001fea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	ee17 2a90 	vmov	r2, s15
 8001ff4:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	891b      	ldrh	r3, [r3, #8]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	b21b      	sxth	r3, r3
 8001ffe:	ee07 3a90 	vmov	s15, r3
 8002002:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002006:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002108 <process_raw_sensor_data+0x1d4>
 800200a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	ee17 2a90 	vmov	r2, s15
 8002014:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	89db      	ldrh	r3, [r3, #14]
 800201a:	b29b      	uxth	r3, r3
 800201c:	b21b      	sxth	r3, r3
 800201e:	ee07 3a90 	vmov	s15, r3
 8002022:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002026:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800210c <process_raw_sensor_data+0x1d8>
 800202a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	ee17 2a90 	vmov	r2, s15
 8002034:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	8a9b      	ldrh	r3, [r3, #20]
 800203a:	b29b      	uxth	r3, r3
 800203c:	b21b      	sxth	r3, r3
 800203e:	ee07 3a90 	vmov	s15, r3
 8002042:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002046:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002110 <process_raw_sensor_data+0x1dc>
 800204a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	ee17 2a90 	vmov	r2, s15
 8002054:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	899b      	ldrh	r3, [r3, #12]
 800205a:	b29b      	uxth	r3, r3
 800205c:	b21b      	sxth	r3, r3
 800205e:	ee07 3a90 	vmov	s15, r3
 8002062:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002066:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002114 <process_raw_sensor_data+0x1e0>
 800206a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	ee17 2a90 	vmov	r2, s15
 8002074:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	8a5b      	ldrh	r3, [r3, #18]
 800207a:	b29b      	uxth	r3, r3
 800207c:	b21b      	sxth	r3, r3
 800207e:	ee07 3a90 	vmov	s15, r3
 8002082:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002086:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8002118 <process_raw_sensor_data+0x1e4>
 800208a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	ee17 2a90 	vmov	r2, s15
 8002094:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	8b1b      	ldrh	r3, [r3, #24]
 800209a:	b29b      	uxth	r3, r3
 800209c:	b21b      	sxth	r3, r3
 800209e:	ee07 3a90 	vmov	s15, r3
 80020a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020a6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800211c <process_raw_sensor_data+0x1e8>
 80020aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	ee17 2a90 	vmov	r2, s15
 80020b4:	629a      	str	r2, [r3, #40]	@ 0x28

	data->gx -= GYRO_X_BIAS;
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8002120 <process_raw_sensor_data+0x1ec>
 80020be:	ee07 3a10 	vmov	s14, r3
 80020c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	ee17 2a90 	vmov	r2, s15
 80020cc:	615a      	str	r2, [r3, #20]
	data->gy -= GYRO_Y_BIAS;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8002124 <process_raw_sensor_data+0x1f0>
 80020d6:	ee07 3a10 	vmov	s14, r3
 80020da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	ee17 2a90 	vmov	r2, s15
 80020e4:	619a      	str	r2, [r3, #24]
	data->gz -= GYRO_Z_BIAS;
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8002128 <process_raw_sensor_data+0x1f4>
 80020ee:	ee07 3a10 	vmov	s14, r3
 80020f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	ee17 2a90 	vmov	r2, s15
 80020fc:	61da      	str	r2, [r3, #28]
}
 80020fe:	bf00      	nop
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	3c23d70a 	.word	0x3c23d70a
 800210c:	3a91a2b4 	.word	0x3a91a2b4
 8002110:	3d800000 	.word	0x3d800000
 8002114:	bc23d70a 	.word	0xbc23d70a
 8002118:	ba91a2b4 	.word	0xba91a2b4
 800211c:	bd800000 	.word	0xbd800000
 8002120:	3b28357e 	.word	0x3b28357e
 8002124:	3a637b7f 	.word	0x3a637b7f
 8002128:	3b37484d 	.word	0x3b37484d

0800212c <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 8002136:	2236      	movs	r2, #54	@ 0x36
 8002138:	6879      	ldr	r1, [r7, #4]
 800213a:	6838      	ldr	r0, [r7, #0]
 800213c:	f011 faac 	bl	8013698 <memcpy>
}
 8002140:	bf00      	nop
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002148:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002180 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800214c:	f7ff fe8e 	bl	8001e6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002150:	480c      	ldr	r0, [pc, #48]	@ (8002184 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002152:	490d      	ldr	r1, [pc, #52]	@ (8002188 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002154:	4a0d      	ldr	r2, [pc, #52]	@ (800218c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002156:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002158:	e002      	b.n	8002160 <LoopCopyDataInit>

0800215a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800215a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800215c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800215e:	3304      	adds	r3, #4

08002160 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002160:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002162:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002164:	d3f9      	bcc.n	800215a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002166:	4a0a      	ldr	r2, [pc, #40]	@ (8002190 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002168:	4c0a      	ldr	r4, [pc, #40]	@ (8002194 <LoopFillZerobss+0x22>)
  movs r3, #0
 800216a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800216c:	e001      	b.n	8002172 <LoopFillZerobss>

0800216e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800216e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002170:	3204      	adds	r2, #4

08002172 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002172:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002174:	d3fb      	bcc.n	800216e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002176:	f011 fa6b 	bl	8013650 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800217a:	f7ff f9a3 	bl	80014c4 <main>
  bx  lr    
 800217e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002180:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002184:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002188:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 800218c:	08015720 	.word	0x08015720
  ldr r2, =_sbss
 8002190:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8002194:	200069ac 	.word	0x200069ac

08002198 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002198:	e7fe      	b.n	8002198 <ADC_IRQHandler>
	...

0800219c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021a0:	4b0e      	ldr	r3, [pc, #56]	@ (80021dc <HAL_Init+0x40>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a0d      	ldr	r2, [pc, #52]	@ (80021dc <HAL_Init+0x40>)
 80021a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021ac:	4b0b      	ldr	r3, [pc, #44]	@ (80021dc <HAL_Init+0x40>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a0a      	ldr	r2, [pc, #40]	@ (80021dc <HAL_Init+0x40>)
 80021b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021b8:	4b08      	ldr	r3, [pc, #32]	@ (80021dc <HAL_Init+0x40>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a07      	ldr	r2, [pc, #28]	@ (80021dc <HAL_Init+0x40>)
 80021be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021c4:	2003      	movs	r0, #3
 80021c6:	f000 f94f 	bl	8002468 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ca:	200f      	movs	r0, #15
 80021cc:	f000 f808 	bl	80021e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021d0:	f7ff fc38 	bl	8001a44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40023c00 	.word	0x40023c00

080021e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021e8:	4b12      	ldr	r3, [pc, #72]	@ (8002234 <HAL_InitTick+0x54>)
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	4b12      	ldr	r3, [pc, #72]	@ (8002238 <HAL_InitTick+0x58>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	4619      	mov	r1, r3
 80021f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80021fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80021fe:	4618      	mov	r0, r3
 8002200:	f000 f967 	bl	80024d2 <HAL_SYSTICK_Config>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e00e      	b.n	800222c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2b0f      	cmp	r3, #15
 8002212:	d80a      	bhi.n	800222a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002214:	2200      	movs	r2, #0
 8002216:	6879      	ldr	r1, [r7, #4]
 8002218:	f04f 30ff 	mov.w	r0, #4294967295
 800221c:	f000 f92f 	bl	800247e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002220:	4a06      	ldr	r2, [pc, #24]	@ (800223c <HAL_InitTick+0x5c>)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002226:	2300      	movs	r3, #0
 8002228:	e000      	b.n	800222c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
}
 800222c:	4618      	mov	r0, r3
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	20000008 	.word	0x20000008
 8002238:	20000010 	.word	0x20000010
 800223c:	2000000c 	.word	0x2000000c

08002240 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002244:	4b06      	ldr	r3, [pc, #24]	@ (8002260 <HAL_IncTick+0x20>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	461a      	mov	r2, r3
 800224a:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <HAL_IncTick+0x24>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4413      	add	r3, r2
 8002250:	4a04      	ldr	r2, [pc, #16]	@ (8002264 <HAL_IncTick+0x24>)
 8002252:	6013      	str	r3, [r2, #0]
}
 8002254:	bf00      	nop
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	20000010 	.word	0x20000010
 8002264:	20004c78 	.word	0x20004c78

08002268 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  return uwTick;
 800226c:	4b03      	ldr	r3, [pc, #12]	@ (800227c <HAL_GetTick+0x14>)
 800226e:	681b      	ldr	r3, [r3, #0]
}
 8002270:	4618      	mov	r0, r3
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	20004c78 	.word	0x20004c78

08002280 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002288:	f7ff ffee 	bl	8002268 <HAL_GetTick>
 800228c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002298:	d005      	beq.n	80022a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800229a:	4b0a      	ldr	r3, [pc, #40]	@ (80022c4 <HAL_Delay+0x44>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	461a      	mov	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	4413      	add	r3, r2
 80022a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022a6:	bf00      	nop
 80022a8:	f7ff ffde 	bl	8002268 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d8f7      	bhi.n	80022a8 <HAL_Delay+0x28>
  {
  }
}
 80022b8:	bf00      	nop
 80022ba:	bf00      	nop
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000010 	.word	0x20000010

080022c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f003 0307 	and.w	r3, r3, #7
 80022d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022d8:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <__NVIC_SetPriorityGrouping+0x44>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022e4:	4013      	ands	r3, r2
 80022e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022fa:	4a04      	ldr	r2, [pc, #16]	@ (800230c <__NVIC_SetPriorityGrouping+0x44>)
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	60d3      	str	r3, [r2, #12]
}
 8002300:	bf00      	nop
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002314:	4b04      	ldr	r3, [pc, #16]	@ (8002328 <__NVIC_GetPriorityGrouping+0x18>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	0a1b      	lsrs	r3, r3, #8
 800231a:	f003 0307 	and.w	r3, r3, #7
}
 800231e:	4618      	mov	r0, r3
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	4603      	mov	r3, r0
 8002334:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233a:	2b00      	cmp	r3, #0
 800233c:	db0b      	blt.n	8002356 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	f003 021f 	and.w	r2, r3, #31
 8002344:	4907      	ldr	r1, [pc, #28]	@ (8002364 <__NVIC_EnableIRQ+0x38>)
 8002346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234a:	095b      	lsrs	r3, r3, #5
 800234c:	2001      	movs	r0, #1
 800234e:	fa00 f202 	lsl.w	r2, r0, r2
 8002352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002356:	bf00      	nop
 8002358:	370c      	adds	r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	e000e100 	.word	0xe000e100

08002368 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	6039      	str	r1, [r7, #0]
 8002372:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002378:	2b00      	cmp	r3, #0
 800237a:	db0a      	blt.n	8002392 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	b2da      	uxtb	r2, r3
 8002380:	490c      	ldr	r1, [pc, #48]	@ (80023b4 <__NVIC_SetPriority+0x4c>)
 8002382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002386:	0112      	lsls	r2, r2, #4
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	440b      	add	r3, r1
 800238c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002390:	e00a      	b.n	80023a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	b2da      	uxtb	r2, r3
 8002396:	4908      	ldr	r1, [pc, #32]	@ (80023b8 <__NVIC_SetPriority+0x50>)
 8002398:	79fb      	ldrb	r3, [r7, #7]
 800239a:	f003 030f 	and.w	r3, r3, #15
 800239e:	3b04      	subs	r3, #4
 80023a0:	0112      	lsls	r2, r2, #4
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	440b      	add	r3, r1
 80023a6:	761a      	strb	r2, [r3, #24]
}
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	e000e100 	.word	0xe000e100
 80023b8:	e000ed00 	.word	0xe000ed00

080023bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023bc:	b480      	push	{r7}
 80023be:	b089      	sub	sp, #36	@ 0x24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	f1c3 0307 	rsb	r3, r3, #7
 80023d6:	2b04      	cmp	r3, #4
 80023d8:	bf28      	it	cs
 80023da:	2304      	movcs	r3, #4
 80023dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	3304      	adds	r3, #4
 80023e2:	2b06      	cmp	r3, #6
 80023e4:	d902      	bls.n	80023ec <NVIC_EncodePriority+0x30>
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	3b03      	subs	r3, #3
 80023ea:	e000      	b.n	80023ee <NVIC_EncodePriority+0x32>
 80023ec:	2300      	movs	r3, #0
 80023ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f0:	f04f 32ff 	mov.w	r2, #4294967295
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	43da      	mvns	r2, r3
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	401a      	ands	r2, r3
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002404:	f04f 31ff 	mov.w	r1, #4294967295
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	fa01 f303 	lsl.w	r3, r1, r3
 800240e:	43d9      	mvns	r1, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002414:	4313      	orrs	r3, r2
         );
}
 8002416:	4618      	mov	r0, r3
 8002418:	3724      	adds	r7, #36	@ 0x24
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
	...

08002424 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	3b01      	subs	r3, #1
 8002430:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002434:	d301      	bcc.n	800243a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002436:	2301      	movs	r3, #1
 8002438:	e00f      	b.n	800245a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800243a:	4a0a      	ldr	r2, [pc, #40]	@ (8002464 <SysTick_Config+0x40>)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3b01      	subs	r3, #1
 8002440:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002442:	210f      	movs	r1, #15
 8002444:	f04f 30ff 	mov.w	r0, #4294967295
 8002448:	f7ff ff8e 	bl	8002368 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800244c:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <SysTick_Config+0x40>)
 800244e:	2200      	movs	r2, #0
 8002450:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002452:	4b04      	ldr	r3, [pc, #16]	@ (8002464 <SysTick_Config+0x40>)
 8002454:	2207      	movs	r2, #7
 8002456:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	e000e010 	.word	0xe000e010

08002468 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f7ff ff29 	bl	80022c8 <__NVIC_SetPriorityGrouping>
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800247e:	b580      	push	{r7, lr}
 8002480:	b086      	sub	sp, #24
 8002482:	af00      	add	r7, sp, #0
 8002484:	4603      	mov	r3, r0
 8002486:	60b9      	str	r1, [r7, #8]
 8002488:	607a      	str	r2, [r7, #4]
 800248a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002490:	f7ff ff3e 	bl	8002310 <__NVIC_GetPriorityGrouping>
 8002494:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	68b9      	ldr	r1, [r7, #8]
 800249a:	6978      	ldr	r0, [r7, #20]
 800249c:	f7ff ff8e 	bl	80023bc <NVIC_EncodePriority>
 80024a0:	4602      	mov	r2, r0
 80024a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024a6:	4611      	mov	r1, r2
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff ff5d 	bl	8002368 <__NVIC_SetPriority>
}
 80024ae:	bf00      	nop
 80024b0:	3718      	adds	r7, #24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b082      	sub	sp, #8
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	4603      	mov	r3, r0
 80024be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff ff31 	bl	800232c <__NVIC_EnableIRQ>
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f7ff ffa2 	bl	8002424 <SysTick_Config>
 80024e0:	4603      	mov	r3, r0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b082      	sub	sp, #8
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d101      	bne.n	80024fc <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e00e      	b.n	800251a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	795b      	ldrb	r3, [r3, #5]
 8002500:	b2db      	uxtb	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d105      	bne.n	8002512 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7ff fac1 	bl	8001a94 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2201      	movs	r2, #1
 8002516:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8002522:	b480      	push	{r7}
 8002524:	b087      	sub	sp, #28
 8002526:	af00      	add	r7, sp, #0
 8002528:	60f8      	str	r0, [r7, #12]
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800252e:	2300      	movs	r3, #0
 8002530:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2202      	movs	r2, #2
 8002536:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	689a      	ldr	r2, [r3, #8]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f042 0201 	orr.w	r2, r2, #1
 8002546:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8002548:	2300      	movs	r3, #0
 800254a:	617b      	str	r3, [r7, #20]
 800254c:	e00a      	b.n	8002564 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	68ba      	ldr	r2, [r7, #8]
 8002554:	441a      	add	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	6812      	ldr	r2, [r2, #0]
 800255c:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	3301      	adds	r3, #1
 8002562:	617b      	str	r3, [r7, #20]
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	429a      	cmp	r2, r3
 800256a:	d3f0      	bcc.n	800254e <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2201      	movs	r2, #1
 8002578:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800257a:	693b      	ldr	r3, [r7, #16]
}
 800257c:	4618      	mov	r0, r3
 800257e:	371c      	adds	r7, #28
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002590:	2300      	movs	r3, #0
 8002592:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002594:	f7ff fe68 	bl	8002268 <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d101      	bne.n	80025a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e099      	b.n	80026d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2202      	movs	r2, #2
 80025a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f022 0201 	bic.w	r2, r2, #1
 80025c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025c4:	e00f      	b.n	80025e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025c6:	f7ff fe4f 	bl	8002268 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	2b05      	cmp	r3, #5
 80025d2:	d908      	bls.n	80025e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2220      	movs	r2, #32
 80025d8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2203      	movs	r2, #3
 80025de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e078      	b.n	80026d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1e8      	bne.n	80025c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	4b38      	ldr	r3, [pc, #224]	@ (80026e0 <HAL_DMA_Init+0x158>)
 8002600:	4013      	ands	r3, r2
 8002602:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685a      	ldr	r2, [r3, #4]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002612:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800261e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800262a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4313      	orrs	r3, r2
 8002636:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263c:	2b04      	cmp	r3, #4
 800263e:	d107      	bne.n	8002650 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002648:	4313      	orrs	r3, r2
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	4313      	orrs	r3, r2
 800264e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	697a      	ldr	r2, [r7, #20]
 8002656:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	695b      	ldr	r3, [r3, #20]
 800265e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	f023 0307 	bic.w	r3, r3, #7
 8002666:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266c:	697a      	ldr	r2, [r7, #20]
 800266e:	4313      	orrs	r3, r2
 8002670:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002676:	2b04      	cmp	r3, #4
 8002678:	d117      	bne.n	80026aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267e:	697a      	ldr	r2, [r7, #20]
 8002680:	4313      	orrs	r3, r2
 8002682:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00e      	beq.n	80026aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f000 fb1b 	bl	8002cc8 <DMA_CheckFifoParam>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d008      	beq.n	80026aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2240      	movs	r2, #64	@ 0x40
 800269c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80026a6:	2301      	movs	r3, #1
 80026a8:	e016      	b.n	80026d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 fad2 	bl	8002c5c <DMA_CalcBaseAndBitshift>
 80026b8:	4603      	mov	r3, r0
 80026ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c0:	223f      	movs	r2, #63	@ 0x3f
 80026c2:	409a      	lsls	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	f010803f 	.word	0xf010803f

080026e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
 80026f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026f2:	2300      	movs	r3, #0
 80026f4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026fa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002702:	2b01      	cmp	r3, #1
 8002704:	d101      	bne.n	800270a <HAL_DMA_Start_IT+0x26>
 8002706:	2302      	movs	r3, #2
 8002708:	e040      	b.n	800278c <HAL_DMA_Start_IT+0xa8>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2201      	movs	r2, #1
 800270e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b01      	cmp	r3, #1
 800271c:	d12f      	bne.n	800277e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2202      	movs	r2, #2
 8002722:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2200      	movs	r2, #0
 800272a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	68b9      	ldr	r1, [r7, #8]
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 fa64 	bl	8002c00 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800273c:	223f      	movs	r2, #63	@ 0x3f
 800273e:	409a      	lsls	r2, r3
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f042 0216 	orr.w	r2, r2, #22
 8002752:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002758:	2b00      	cmp	r3, #0
 800275a:	d007      	beq.n	800276c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f042 0208 	orr.w	r2, r2, #8
 800276a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f042 0201 	orr.w	r2, r2, #1
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	e005      	b.n	800278a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002786:	2302      	movs	r3, #2
 8002788:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800278a:	7dfb      	ldrb	r3, [r7, #23]
}
 800278c:	4618      	mov	r0, r3
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027a2:	f7ff fd61 	bl	8002268 <HAL_GetTick>
 80027a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d008      	beq.n	80027c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2280      	movs	r2, #128	@ 0x80
 80027b8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e052      	b.n	800286c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 0216 	bic.w	r2, r2, #22
 80027d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	695a      	ldr	r2, [r3, #20]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d103      	bne.n	80027f6 <HAL_DMA_Abort+0x62>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d007      	beq.n	8002806 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 0208 	bic.w	r2, r2, #8
 8002804:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0201 	bic.w	r2, r2, #1
 8002814:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002816:	e013      	b.n	8002840 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002818:	f7ff fd26 	bl	8002268 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b05      	cmp	r3, #5
 8002824:	d90c      	bls.n	8002840 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2220      	movs	r2, #32
 800282a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2203      	movs	r2, #3
 8002830:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e015      	b.n	800286c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1e4      	bne.n	8002818 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002852:	223f      	movs	r2, #63	@ 0x3f
 8002854:	409a      	lsls	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	3710      	adds	r7, #16
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002882:	b2db      	uxtb	r3, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d004      	beq.n	8002892 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2280      	movs	r2, #128	@ 0x80
 800288c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e00c      	b.n	80028ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2205      	movs	r2, #5
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f022 0201 	bic.w	r2, r2, #1
 80028a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80028c0:	2300      	movs	r3, #0
 80028c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80028c4:	4b8e      	ldr	r3, [pc, #568]	@ (8002b00 <HAL_DMA_IRQHandler+0x248>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a8e      	ldr	r2, [pc, #568]	@ (8002b04 <HAL_DMA_IRQHandler+0x24c>)
 80028ca:	fba2 2303 	umull	r2, r3, r2, r3
 80028ce:	0a9b      	lsrs	r3, r3, #10
 80028d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e2:	2208      	movs	r2, #8
 80028e4:	409a      	lsls	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4013      	ands	r3, r2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d01a      	beq.n	8002924 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0304 	and.w	r3, r3, #4
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d013      	beq.n	8002924 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 0204 	bic.w	r2, r2, #4
 800290a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002910:	2208      	movs	r2, #8
 8002912:	409a      	lsls	r2, r3
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800291c:	f043 0201 	orr.w	r2, r3, #1
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002928:	2201      	movs	r2, #1
 800292a:	409a      	lsls	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	4013      	ands	r3, r2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d012      	beq.n	800295a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00b      	beq.n	800295a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002946:	2201      	movs	r2, #1
 8002948:	409a      	lsls	r2, r3
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002952:	f043 0202 	orr.w	r2, r3, #2
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800295e:	2204      	movs	r2, #4
 8002960:	409a      	lsls	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	4013      	ands	r3, r2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d012      	beq.n	8002990 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0302 	and.w	r3, r3, #2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00b      	beq.n	8002990 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297c:	2204      	movs	r2, #4
 800297e:	409a      	lsls	r2, r3
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002988:	f043 0204 	orr.w	r2, r3, #4
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002994:	2210      	movs	r2, #16
 8002996:	409a      	lsls	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d043      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0308 	and.w	r3, r3, #8
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d03c      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b2:	2210      	movs	r2, #16
 80029b4:	409a      	lsls	r2, r3
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d018      	beq.n	80029fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d108      	bne.n	80029e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d024      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	4798      	blx	r3
 80029e6:	e01f      	b.n	8002a28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d01b      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	4798      	blx	r3
 80029f8:	e016      	b.n	8002a28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d107      	bne.n	8002a18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0208 	bic.w	r2, r2, #8
 8002a16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d003      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2c:	2220      	movs	r2, #32
 8002a2e:	409a      	lsls	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	4013      	ands	r3, r2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 808f 	beq.w	8002b58 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0310 	and.w	r3, r3, #16
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 8087 	beq.w	8002b58 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4e:	2220      	movs	r2, #32
 8002a50:	409a      	lsls	r2, r3
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b05      	cmp	r3, #5
 8002a60:	d136      	bne.n	8002ad0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 0216 	bic.w	r2, r2, #22
 8002a70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	695a      	ldr	r2, [r3, #20]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d103      	bne.n	8002a92 <HAL_DMA_IRQHandler+0x1da>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d007      	beq.n	8002aa2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0208 	bic.w	r2, r2, #8
 8002aa0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa6:	223f      	movs	r2, #63	@ 0x3f
 8002aa8:	409a      	lsls	r2, r3
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d07e      	beq.n	8002bc4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	4798      	blx	r3
        }
        return;
 8002ace:	e079      	b.n	8002bc4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d01d      	beq.n	8002b1a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10d      	bne.n	8002b08 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d031      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	4798      	blx	r3
 8002afc:	e02c      	b.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
 8002afe:	bf00      	nop
 8002b00:	20000008 	.word	0x20000008
 8002b04:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d023      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	4798      	blx	r3
 8002b18:	e01e      	b.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10f      	bne.n	8002b48 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0210 	bic.w	r2, r2, #16
 8002b36:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d032      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d022      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2205      	movs	r2, #5
 8002b70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0201 	bic.w	r2, r2, #1
 8002b82:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	3301      	adds	r3, #1
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d307      	bcc.n	8002ba0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1f2      	bne.n	8002b84 <HAL_DMA_IRQHandler+0x2cc>
 8002b9e:	e000      	b.n	8002ba2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ba0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	4798      	blx	r3
 8002bc2:	e000      	b.n	8002bc6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002bc4:	bf00      	nop
    }
  }
}
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bda:	b2db      	uxtb	r3, r3
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	370c      	adds	r7, #12
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
 8002c0c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c1c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b40      	cmp	r3, #64	@ 0x40
 8002c2c:	d108      	bne.n	8002c40 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c3e:	e007      	b.n	8002c50 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68ba      	ldr	r2, [r7, #8]
 8002c46:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	60da      	str	r2, [r3, #12]
}
 8002c50:	bf00      	nop
 8002c52:	3714      	adds	r7, #20
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr

08002c5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	3b10      	subs	r3, #16
 8002c6c:	4a14      	ldr	r2, [pc, #80]	@ (8002cc0 <DMA_CalcBaseAndBitshift+0x64>)
 8002c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c72:	091b      	lsrs	r3, r3, #4
 8002c74:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c76:	4a13      	ldr	r2, [pc, #76]	@ (8002cc4 <DMA_CalcBaseAndBitshift+0x68>)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2b03      	cmp	r3, #3
 8002c88:	d909      	bls.n	8002c9e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c92:	f023 0303 	bic.w	r3, r3, #3
 8002c96:	1d1a      	adds	r2, r3, #4
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c9c:	e007      	b.n	8002cae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ca6:	f023 0303 	bic.w	r3, r3, #3
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3714      	adds	r7, #20
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	aaaaaaab 	.word	0xaaaaaaab
 8002cc4:	08015278 	.word	0x08015278

08002cc8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d11f      	bne.n	8002d22 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	2b03      	cmp	r3, #3
 8002ce6:	d856      	bhi.n	8002d96 <DMA_CheckFifoParam+0xce>
 8002ce8:	a201      	add	r2, pc, #4	@ (adr r2, 8002cf0 <DMA_CheckFifoParam+0x28>)
 8002cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cee:	bf00      	nop
 8002cf0:	08002d01 	.word	0x08002d01
 8002cf4:	08002d13 	.word	0x08002d13
 8002cf8:	08002d01 	.word	0x08002d01
 8002cfc:	08002d97 	.word	0x08002d97
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d046      	beq.n	8002d9a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d10:	e043      	b.n	8002d9a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d16:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d1a:	d140      	bne.n	8002d9e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d20:	e03d      	b.n	8002d9e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d2a:	d121      	bne.n	8002d70 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	2b03      	cmp	r3, #3
 8002d30:	d837      	bhi.n	8002da2 <DMA_CheckFifoParam+0xda>
 8002d32:	a201      	add	r2, pc, #4	@ (adr r2, 8002d38 <DMA_CheckFifoParam+0x70>)
 8002d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d38:	08002d49 	.word	0x08002d49
 8002d3c:	08002d4f 	.word	0x08002d4f
 8002d40:	08002d49 	.word	0x08002d49
 8002d44:	08002d61 	.word	0x08002d61
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d4c:	e030      	b.n	8002db0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d52:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d025      	beq.n	8002da6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d5e:	e022      	b.n	8002da6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d64:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d68:	d11f      	bne.n	8002daa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d6e:	e01c      	b.n	8002daa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d903      	bls.n	8002d7e <DMA_CheckFifoParam+0xb6>
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d003      	beq.n	8002d84 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d7c:	e018      	b.n	8002db0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	73fb      	strb	r3, [r7, #15]
      break;
 8002d82:	e015      	b.n	8002db0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d00e      	beq.n	8002dae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	73fb      	strb	r3, [r7, #15]
      break;
 8002d94:	e00b      	b.n	8002dae <DMA_CheckFifoParam+0xe6>
      break;
 8002d96:	bf00      	nop
 8002d98:	e00a      	b.n	8002db0 <DMA_CheckFifoParam+0xe8>
      break;
 8002d9a:	bf00      	nop
 8002d9c:	e008      	b.n	8002db0 <DMA_CheckFifoParam+0xe8>
      break;
 8002d9e:	bf00      	nop
 8002da0:	e006      	b.n	8002db0 <DMA_CheckFifoParam+0xe8>
      break;
 8002da2:	bf00      	nop
 8002da4:	e004      	b.n	8002db0 <DMA_CheckFifoParam+0xe8>
      break;
 8002da6:	bf00      	nop
 8002da8:	e002      	b.n	8002db0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002daa:	bf00      	nop
 8002dac:	e000      	b.n	8002db0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dae:	bf00      	nop
    }
  } 
  
  return status; 
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop

08002dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b089      	sub	sp, #36	@ 0x24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	61fb      	str	r3, [r7, #28]
 8002dda:	e16b      	b.n	80030b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ddc:	2201      	movs	r2, #1
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	4013      	ands	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	f040 815a 	bne.w	80030ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f003 0303 	and.w	r3, r3, #3
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d005      	beq.n	8002e12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d130      	bne.n	8002e74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	2203      	movs	r2, #3
 8002e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e22:	43db      	mvns	r3, r3
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	4013      	ands	r3, r2
 8002e28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	fa02 f303 	lsl.w	r3, r2, r3
 8002e36:	69ba      	ldr	r2, [r7, #24]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	69ba      	ldr	r2, [r7, #24]
 8002e40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e48:	2201      	movs	r2, #1
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	43db      	mvns	r3, r3
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	4013      	ands	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	091b      	lsrs	r3, r3, #4
 8002e5e:	f003 0201 	and.w	r2, r3, #1
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f003 0303 	and.w	r3, r3, #3
 8002e7c:	2b03      	cmp	r3, #3
 8002e7e:	d017      	beq.n	8002eb0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	2203      	movs	r2, #3
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	43db      	mvns	r3, r3
 8002e92:	69ba      	ldr	r2, [r7, #24]
 8002e94:	4013      	ands	r3, r2
 8002e96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f003 0303 	and.w	r3, r3, #3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d123      	bne.n	8002f04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	08da      	lsrs	r2, r3, #3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	3208      	adds	r2, #8
 8002ec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	f003 0307 	and.w	r3, r3, #7
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	220f      	movs	r2, #15
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	4013      	ands	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	691a      	ldr	r2, [r3, #16]
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	f003 0307 	and.w	r3, r3, #7
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	08da      	lsrs	r2, r3, #3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3208      	adds	r2, #8
 8002efe:	69b9      	ldr	r1, [r7, #24]
 8002f00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	2203      	movs	r2, #3
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	43db      	mvns	r3, r3
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f003 0203 	and.w	r2, r3, #3
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f000 80b4 	beq.w	80030ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f46:	2300      	movs	r3, #0
 8002f48:	60fb      	str	r3, [r7, #12]
 8002f4a:	4b60      	ldr	r3, [pc, #384]	@ (80030cc <HAL_GPIO_Init+0x30c>)
 8002f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4e:	4a5f      	ldr	r2, [pc, #380]	@ (80030cc <HAL_GPIO_Init+0x30c>)
 8002f50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f54:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f56:	4b5d      	ldr	r3, [pc, #372]	@ (80030cc <HAL_GPIO_Init+0x30c>)
 8002f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f5e:	60fb      	str	r3, [r7, #12]
 8002f60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f62:	4a5b      	ldr	r2, [pc, #364]	@ (80030d0 <HAL_GPIO_Init+0x310>)
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	089b      	lsrs	r3, r3, #2
 8002f68:	3302      	adds	r3, #2
 8002f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	220f      	movs	r2, #15
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	43db      	mvns	r3, r3
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4013      	ands	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a52      	ldr	r2, [pc, #328]	@ (80030d4 <HAL_GPIO_Init+0x314>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d02b      	beq.n	8002fe6 <HAL_GPIO_Init+0x226>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a51      	ldr	r2, [pc, #324]	@ (80030d8 <HAL_GPIO_Init+0x318>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d025      	beq.n	8002fe2 <HAL_GPIO_Init+0x222>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a50      	ldr	r2, [pc, #320]	@ (80030dc <HAL_GPIO_Init+0x31c>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d01f      	beq.n	8002fde <HAL_GPIO_Init+0x21e>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a4f      	ldr	r2, [pc, #316]	@ (80030e0 <HAL_GPIO_Init+0x320>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d019      	beq.n	8002fda <HAL_GPIO_Init+0x21a>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a4e      	ldr	r2, [pc, #312]	@ (80030e4 <HAL_GPIO_Init+0x324>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d013      	beq.n	8002fd6 <HAL_GPIO_Init+0x216>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a4d      	ldr	r2, [pc, #308]	@ (80030e8 <HAL_GPIO_Init+0x328>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d00d      	beq.n	8002fd2 <HAL_GPIO_Init+0x212>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a4c      	ldr	r2, [pc, #304]	@ (80030ec <HAL_GPIO_Init+0x32c>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d007      	beq.n	8002fce <HAL_GPIO_Init+0x20e>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a4b      	ldr	r2, [pc, #300]	@ (80030f0 <HAL_GPIO_Init+0x330>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d101      	bne.n	8002fca <HAL_GPIO_Init+0x20a>
 8002fc6:	2307      	movs	r3, #7
 8002fc8:	e00e      	b.n	8002fe8 <HAL_GPIO_Init+0x228>
 8002fca:	2308      	movs	r3, #8
 8002fcc:	e00c      	b.n	8002fe8 <HAL_GPIO_Init+0x228>
 8002fce:	2306      	movs	r3, #6
 8002fd0:	e00a      	b.n	8002fe8 <HAL_GPIO_Init+0x228>
 8002fd2:	2305      	movs	r3, #5
 8002fd4:	e008      	b.n	8002fe8 <HAL_GPIO_Init+0x228>
 8002fd6:	2304      	movs	r3, #4
 8002fd8:	e006      	b.n	8002fe8 <HAL_GPIO_Init+0x228>
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e004      	b.n	8002fe8 <HAL_GPIO_Init+0x228>
 8002fde:	2302      	movs	r3, #2
 8002fe0:	e002      	b.n	8002fe8 <HAL_GPIO_Init+0x228>
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e000      	b.n	8002fe8 <HAL_GPIO_Init+0x228>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	69fa      	ldr	r2, [r7, #28]
 8002fea:	f002 0203 	and.w	r2, r2, #3
 8002fee:	0092      	lsls	r2, r2, #2
 8002ff0:	4093      	lsls	r3, r2
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ff8:	4935      	ldr	r1, [pc, #212]	@ (80030d0 <HAL_GPIO_Init+0x310>)
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	089b      	lsrs	r3, r3, #2
 8002ffe:	3302      	adds	r3, #2
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003006:	4b3b      	ldr	r3, [pc, #236]	@ (80030f4 <HAL_GPIO_Init+0x334>)
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	43db      	mvns	r3, r3
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	4013      	ands	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	4313      	orrs	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800302a:	4a32      	ldr	r2, [pc, #200]	@ (80030f4 <HAL_GPIO_Init+0x334>)
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003030:	4b30      	ldr	r3, [pc, #192]	@ (80030f4 <HAL_GPIO_Init+0x334>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	43db      	mvns	r3, r3
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4013      	ands	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d003      	beq.n	8003054 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	4313      	orrs	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003054:	4a27      	ldr	r2, [pc, #156]	@ (80030f4 <HAL_GPIO_Init+0x334>)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800305a:	4b26      	ldr	r3, [pc, #152]	@ (80030f4 <HAL_GPIO_Init+0x334>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	43db      	mvns	r3, r3
 8003064:	69ba      	ldr	r2, [r7, #24]
 8003066:	4013      	ands	r3, r2
 8003068:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d003      	beq.n	800307e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003076:	69ba      	ldr	r2, [r7, #24]
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	4313      	orrs	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800307e:	4a1d      	ldr	r2, [pc, #116]	@ (80030f4 <HAL_GPIO_Init+0x334>)
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003084:	4b1b      	ldr	r3, [pc, #108]	@ (80030f4 <HAL_GPIO_Init+0x334>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	43db      	mvns	r3, r3
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	4013      	ands	r3, r2
 8003092:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d003      	beq.n	80030a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030a8:	4a12      	ldr	r2, [pc, #72]	@ (80030f4 <HAL_GPIO_Init+0x334>)
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	3301      	adds	r3, #1
 80030b2:	61fb      	str	r3, [r7, #28]
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	2b0f      	cmp	r3, #15
 80030b8:	f67f ae90 	bls.w	8002ddc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030bc:	bf00      	nop
 80030be:	bf00      	nop
 80030c0:	3724      	adds	r7, #36	@ 0x24
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	40023800 	.word	0x40023800
 80030d0:	40013800 	.word	0x40013800
 80030d4:	40020000 	.word	0x40020000
 80030d8:	40020400 	.word	0x40020400
 80030dc:	40020800 	.word	0x40020800
 80030e0:	40020c00 	.word	0x40020c00
 80030e4:	40021000 	.word	0x40021000
 80030e8:	40021400 	.word	0x40021400
 80030ec:	40021800 	.word	0x40021800
 80030f0:	40021c00 	.word	0x40021c00
 80030f4:	40013c00 	.word	0x40013c00

080030f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	807b      	strh	r3, [r7, #2]
 8003104:	4613      	mov	r3, r2
 8003106:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003108:	787b      	ldrb	r3, [r7, #1]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800310e:	887a      	ldrh	r2, [r7, #2]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003114:	e003      	b.n	800311e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003116:	887b      	ldrh	r3, [r7, #2]
 8003118:	041a      	lsls	r2, r3, #16
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	619a      	str	r2, [r3, #24]
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e12b      	b.n	8003396 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d106      	bne.n	8003158 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f7fe fcc0 	bl	8001ad8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2224      	movs	r2, #36	@ 0x24
 800315c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0201 	bic.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800317e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800318e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003190:	f003 fb88 	bl	80068a4 <HAL_RCC_GetPCLK1Freq>
 8003194:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	4a81      	ldr	r2, [pc, #516]	@ (80033a0 <HAL_I2C_Init+0x274>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d807      	bhi.n	80031b0 <HAL_I2C_Init+0x84>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4a80      	ldr	r2, [pc, #512]	@ (80033a4 <HAL_I2C_Init+0x278>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	bf94      	ite	ls
 80031a8:	2301      	movls	r3, #1
 80031aa:	2300      	movhi	r3, #0
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	e006      	b.n	80031be <HAL_I2C_Init+0x92>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4a7d      	ldr	r2, [pc, #500]	@ (80033a8 <HAL_I2C_Init+0x27c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	bf94      	ite	ls
 80031b8:	2301      	movls	r3, #1
 80031ba:	2300      	movhi	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e0e7      	b.n	8003396 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	4a78      	ldr	r2, [pc, #480]	@ (80033ac <HAL_I2C_Init+0x280>)
 80031ca:	fba2 2303 	umull	r2, r3, r2, r3
 80031ce:	0c9b      	lsrs	r3, r3, #18
 80031d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68ba      	ldr	r2, [r7, #8]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	4a6a      	ldr	r2, [pc, #424]	@ (80033a0 <HAL_I2C_Init+0x274>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d802      	bhi.n	8003200 <HAL_I2C_Init+0xd4>
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	3301      	adds	r3, #1
 80031fe:	e009      	b.n	8003214 <HAL_I2C_Init+0xe8>
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003206:	fb02 f303 	mul.w	r3, r2, r3
 800320a:	4a69      	ldr	r2, [pc, #420]	@ (80033b0 <HAL_I2C_Init+0x284>)
 800320c:	fba2 2303 	umull	r2, r3, r2, r3
 8003210:	099b      	lsrs	r3, r3, #6
 8003212:	3301      	adds	r3, #1
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	430b      	orrs	r3, r1
 800321a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003226:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	495c      	ldr	r1, [pc, #368]	@ (80033a0 <HAL_I2C_Init+0x274>)
 8003230:	428b      	cmp	r3, r1
 8003232:	d819      	bhi.n	8003268 <HAL_I2C_Init+0x13c>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	1e59      	subs	r1, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003242:	1c59      	adds	r1, r3, #1
 8003244:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003248:	400b      	ands	r3, r1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00a      	beq.n	8003264 <HAL_I2C_Init+0x138>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	1e59      	subs	r1, r3, #1
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	fbb1 f3f3 	udiv	r3, r1, r3
 800325c:	3301      	adds	r3, #1
 800325e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003262:	e051      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 8003264:	2304      	movs	r3, #4
 8003266:	e04f      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d111      	bne.n	8003294 <HAL_I2C_Init+0x168>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	1e58      	subs	r0, r3, #1
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6859      	ldr	r1, [r3, #4]
 8003278:	460b      	mov	r3, r1
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	440b      	add	r3, r1
 800327e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003282:	3301      	adds	r3, #1
 8003284:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003288:	2b00      	cmp	r3, #0
 800328a:	bf0c      	ite	eq
 800328c:	2301      	moveq	r3, #1
 800328e:	2300      	movne	r3, #0
 8003290:	b2db      	uxtb	r3, r3
 8003292:	e012      	b.n	80032ba <HAL_I2C_Init+0x18e>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	1e58      	subs	r0, r3, #1
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6859      	ldr	r1, [r3, #4]
 800329c:	460b      	mov	r3, r1
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	440b      	add	r3, r1
 80032a2:	0099      	lsls	r1, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80032aa:	3301      	adds	r3, #1
 80032ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	bf0c      	ite	eq
 80032b4:	2301      	moveq	r3, #1
 80032b6:	2300      	movne	r3, #0
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <HAL_I2C_Init+0x196>
 80032be:	2301      	movs	r3, #1
 80032c0:	e022      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10e      	bne.n	80032e8 <HAL_I2C_Init+0x1bc>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	1e58      	subs	r0, r3, #1
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6859      	ldr	r1, [r3, #4]
 80032d2:	460b      	mov	r3, r1
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	440b      	add	r3, r1
 80032d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80032dc:	3301      	adds	r3, #1
 80032de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032e6:	e00f      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	1e58      	subs	r0, r3, #1
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6859      	ldr	r1, [r3, #4]
 80032f0:	460b      	mov	r3, r1
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	440b      	add	r3, r1
 80032f6:	0099      	lsls	r1, r3, #2
 80032f8:	440b      	add	r3, r1
 80032fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80032fe:	3301      	adds	r3, #1
 8003300:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003304:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	6809      	ldr	r1, [r1, #0]
 800330c:	4313      	orrs	r3, r2
 800330e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69da      	ldr	r2, [r3, #28]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003336:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	6911      	ldr	r1, [r2, #16]
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	68d2      	ldr	r2, [r2, #12]
 8003342:	4311      	orrs	r1, r2
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	430b      	orrs	r3, r1
 800334a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	695a      	ldr	r2, [r3, #20]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	430a      	orrs	r2, r1
 8003366:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0201 	orr.w	r2, r2, #1
 8003376:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2220      	movs	r2, #32
 8003382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	000186a0 	.word	0x000186a0
 80033a4:	001e847f 	.word	0x001e847f
 80033a8:	003d08ff 	.word	0x003d08ff
 80033ac:	431bde83 	.word	0x431bde83
 80033b0:	10624dd3 	.word	0x10624dd3

080033b4 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033c6:	2b80      	cmp	r3, #128	@ 0x80
 80033c8:	d103      	bne.n	80033d2 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2200      	movs	r2, #0
 80033d0:	611a      	str	r2, [r3, #16]
  }
}
 80033d2:	bf00      	nop
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	b088      	sub	sp, #32
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f6:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033fe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003406:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	2b10      	cmp	r3, #16
 800340c:	d003      	beq.n	8003416 <HAL_I2C_EV_IRQHandler+0x38>
 800340e:	7bfb      	ldrb	r3, [r7, #15]
 8003410:	2b40      	cmp	r3, #64	@ 0x40
 8003412:	f040 80c1 	bne.w	8003598 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	695b      	ldr	r3, [r3, #20]
 8003424:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	2b00      	cmp	r3, #0
 800342e:	d10d      	bne.n	800344c <HAL_I2C_EV_IRQHandler+0x6e>
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003436:	d003      	beq.n	8003440 <HAL_I2C_EV_IRQHandler+0x62>
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800343e:	d101      	bne.n	8003444 <HAL_I2C_EV_IRQHandler+0x66>
 8003440:	2301      	movs	r3, #1
 8003442:	e000      	b.n	8003446 <HAL_I2C_EV_IRQHandler+0x68>
 8003444:	2300      	movs	r3, #0
 8003446:	2b01      	cmp	r3, #1
 8003448:	f000 8132 	beq.w	80036b0 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	f003 0301 	and.w	r3, r3, #1
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00c      	beq.n	8003470 <HAL_I2C_EV_IRQHandler+0x92>
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	0a5b      	lsrs	r3, r3, #9
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d006      	beq.n	8003470 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f001 fb80 	bl	8004b68 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 fcf8 	bl	8003e5e <I2C_Master_SB>
 800346e:	e092      	b.n	8003596 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	08db      	lsrs	r3, r3, #3
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b00      	cmp	r3, #0
 800347a:	d009      	beq.n	8003490 <HAL_I2C_EV_IRQHandler+0xb2>
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	0a5b      	lsrs	r3, r3, #9
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	2b00      	cmp	r3, #0
 8003486:	d003      	beq.n	8003490 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f000 fd6e 	bl	8003f6a <I2C_Master_ADD10>
 800348e:	e082      	b.n	8003596 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	085b      	lsrs	r3, r3, #1
 8003494:	f003 0301 	and.w	r3, r3, #1
 8003498:	2b00      	cmp	r3, #0
 800349a:	d009      	beq.n	80034b0 <HAL_I2C_EV_IRQHandler+0xd2>
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	0a5b      	lsrs	r3, r3, #9
 80034a0:	f003 0301 	and.w	r3, r3, #1
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d003      	beq.n	80034b0 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f000 fd88 	bl	8003fbe <I2C_Master_ADDR>
 80034ae:	e072      	b.n	8003596 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	089b      	lsrs	r3, r3, #2
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d03b      	beq.n	8003534 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034ca:	f000 80f3 	beq.w	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	09db      	lsrs	r3, r3, #7
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00f      	beq.n	80034fa <HAL_I2C_EV_IRQHandler+0x11c>
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	0a9b      	lsrs	r3, r3, #10
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d009      	beq.n	80034fa <HAL_I2C_EV_IRQHandler+0x11c>
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	089b      	lsrs	r3, r3, #2
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d103      	bne.n	80034fa <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 f94c 	bl	8003790 <I2C_MasterTransmit_TXE>
 80034f8:	e04d      	b.n	8003596 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	089b      	lsrs	r3, r3, #2
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	2b00      	cmp	r3, #0
 8003504:	f000 80d6 	beq.w	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	0a5b      	lsrs	r3, r3, #9
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	f000 80cf 	beq.w	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003516:	7bbb      	ldrb	r3, [r7, #14]
 8003518:	2b21      	cmp	r3, #33	@ 0x21
 800351a:	d103      	bne.n	8003524 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 f9d3 	bl	80038c8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003522:	e0c7      	b.n	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003524:	7bfb      	ldrb	r3, [r7, #15]
 8003526:	2b40      	cmp	r3, #64	@ 0x40
 8003528:	f040 80c4 	bne.w	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 fa41 	bl	80039b4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003532:	e0bf      	b.n	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800353e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003542:	f000 80b7 	beq.w	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	099b      	lsrs	r3, r3, #6
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00f      	beq.n	8003572 <HAL_I2C_EV_IRQHandler+0x194>
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	0a9b      	lsrs	r3, r3, #10
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	2b00      	cmp	r3, #0
 800355c:	d009      	beq.n	8003572 <HAL_I2C_EV_IRQHandler+0x194>
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	089b      	lsrs	r3, r3, #2
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d103      	bne.n	8003572 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f000 faba 	bl	8003ae4 <I2C_MasterReceive_RXNE>
 8003570:	e011      	b.n	8003596 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	089b      	lsrs	r3, r3, #2
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	2b00      	cmp	r3, #0
 800357c:	f000 809a 	beq.w	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	0a5b      	lsrs	r3, r3, #9
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b00      	cmp	r3, #0
 800358a:	f000 8093 	beq.w	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 fb70 	bl	8003c74 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003594:	e08e      	b.n	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003596:	e08d      	b.n	80036b4 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	d004      	beq.n	80035aa <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	61fb      	str	r3, [r7, #28]
 80035a8:	e007      	b.n	80035ba <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	699b      	ldr	r3, [r3, #24]
 80035b0:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	085b      	lsrs	r3, r3, #1
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d012      	beq.n	80035ec <HAL_I2C_EV_IRQHandler+0x20e>
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	0a5b      	lsrs	r3, r3, #9
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00c      	beq.n	80035ec <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80035e2:	69b9      	ldr	r1, [r7, #24]
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 ff39 	bl	800445c <I2C_Slave_ADDR>
 80035ea:	e066      	b.n	80036ba <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	091b      	lsrs	r3, r3, #4
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d009      	beq.n	800360c <HAL_I2C_EV_IRQHandler+0x22e>
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	0a5b      	lsrs	r3, r3, #9
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	2b00      	cmp	r3, #0
 8003602:	d003      	beq.n	800360c <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	f000 ff73 	bl	80044f0 <I2C_Slave_STOPF>
 800360a:	e056      	b.n	80036ba <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800360c:	7bbb      	ldrb	r3, [r7, #14]
 800360e:	2b21      	cmp	r3, #33	@ 0x21
 8003610:	d002      	beq.n	8003618 <HAL_I2C_EV_IRQHandler+0x23a>
 8003612:	7bbb      	ldrb	r3, [r7, #14]
 8003614:	2b29      	cmp	r3, #41	@ 0x29
 8003616:	d125      	bne.n	8003664 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	09db      	lsrs	r3, r3, #7
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	2b00      	cmp	r3, #0
 8003622:	d00f      	beq.n	8003644 <HAL_I2C_EV_IRQHandler+0x266>
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	0a9b      	lsrs	r3, r3, #10
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d009      	beq.n	8003644 <HAL_I2C_EV_IRQHandler+0x266>
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	089b      	lsrs	r3, r3, #2
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	2b00      	cmp	r3, #0
 800363a:	d103      	bne.n	8003644 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 fe4f 	bl	80042e0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003642:	e039      	b.n	80036b8 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	089b      	lsrs	r3, r3, #2
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b00      	cmp	r3, #0
 800364e:	d033      	beq.n	80036b8 <HAL_I2C_EV_IRQHandler+0x2da>
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	0a5b      	lsrs	r3, r3, #9
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	2b00      	cmp	r3, #0
 800365a:	d02d      	beq.n	80036b8 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f000 fe7c 	bl	800435a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003662:	e029      	b.n	80036b8 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	099b      	lsrs	r3, r3, #6
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00f      	beq.n	8003690 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	0a9b      	lsrs	r3, r3, #10
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d009      	beq.n	8003690 <HAL_I2C_EV_IRQHandler+0x2b2>
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	089b      	lsrs	r3, r3, #2
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b00      	cmp	r3, #0
 8003686:	d103      	bne.n	8003690 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 fe87 	bl	800439c <I2C_SlaveReceive_RXNE>
 800368e:	e014      	b.n	80036ba <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	089b      	lsrs	r3, r3, #2
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00e      	beq.n	80036ba <HAL_I2C_EV_IRQHandler+0x2dc>
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	0a5b      	lsrs	r3, r3, #9
 80036a0:	f003 0301 	and.w	r3, r3, #1
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d008      	beq.n	80036ba <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 feb5 	bl	8004418 <I2C_SlaveReceive_BTF>
 80036ae:	e004      	b.n	80036ba <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80036b0:	bf00      	nop
 80036b2:	e002      	b.n	80036ba <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036b4:	bf00      	nop
 80036b6:	e000      	b.n	80036ba <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036b8:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80036ba:	3720      	adds	r7, #32
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80036dc:	bf00      	nop
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	460b      	mov	r3, r1
 800371a:	70fb      	strb	r3, [r7, #3]
 800371c:	4613      	mov	r3, r2
 800371e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800375c:	bf00      	nop
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800379e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037a6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ac:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d150      	bne.n	8003858 <I2C_MasterTransmit_TXE+0xc8>
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
 80037b8:	2b21      	cmp	r3, #33	@ 0x21
 80037ba:	d14d      	bne.n	8003858 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d01d      	beq.n	80037fe <I2C_MasterTransmit_TXE+0x6e>
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	2b20      	cmp	r3, #32
 80037c6:	d01a      	beq.n	80037fe <I2C_MasterTransmit_TXE+0x6e>
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037ce:	d016      	beq.n	80037fe <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	685a      	ldr	r2, [r3, #4]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80037de:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2211      	movs	r2, #17
 80037e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7ff ff62 	bl	80036c0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80037fc:	e060      	b.n	80038c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800380c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800381c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2220      	movs	r2, #32
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b40      	cmp	r3, #64	@ 0x40
 8003836:	d107      	bne.n	8003848 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7ff ff7d 	bl	8003740 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003846:	e03b      	b.n	80038c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f7ff ff35 	bl	80036c0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003856:	e033      	b.n	80038c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003858:	7bfb      	ldrb	r3, [r7, #15]
 800385a:	2b21      	cmp	r3, #33	@ 0x21
 800385c:	d005      	beq.n	800386a <I2C_MasterTransmit_TXE+0xda>
 800385e:	7bbb      	ldrb	r3, [r7, #14]
 8003860:	2b40      	cmp	r3, #64	@ 0x40
 8003862:	d12d      	bne.n	80038c0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003864:	7bfb      	ldrb	r3, [r7, #15]
 8003866:	2b22      	cmp	r3, #34	@ 0x22
 8003868:	d12a      	bne.n	80038c0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800386e:	b29b      	uxth	r3, r3
 8003870:	2b00      	cmp	r3, #0
 8003872:	d108      	bne.n	8003886 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	685a      	ldr	r2, [r3, #4]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003882:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003884:	e01c      	b.n	80038c0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b40      	cmp	r3, #64	@ 0x40
 8003890:	d103      	bne.n	800389a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 f88e 	bl	80039b4 <I2C_MemoryTransmit_TXE_BTF>
}
 8003898:	e012      	b.n	80038c0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389e:	781a      	ldrb	r2, [r3, #0]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038aa:	1c5a      	adds	r2, r3, #1
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	3b01      	subs	r3, #1
 80038b8:	b29a      	uxth	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80038be:	e7ff      	b.n	80038c0 <I2C_MasterTransmit_TXE+0x130>
 80038c0:	bf00      	nop
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b21      	cmp	r3, #33	@ 0x21
 80038e0:	d164      	bne.n	80039ac <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d012      	beq.n	8003912 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f0:	781a      	ldrb	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fc:	1c5a      	adds	r2, r3, #1
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003906:	b29b      	uxth	r3, r3
 8003908:	3b01      	subs	r3, #1
 800390a:	b29a      	uxth	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003910:	e04c      	b.n	80039ac <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2b08      	cmp	r3, #8
 8003916:	d01d      	beq.n	8003954 <I2C_MasterTransmit_BTF+0x8c>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2b20      	cmp	r3, #32
 800391c:	d01a      	beq.n	8003954 <I2C_MasterTransmit_BTF+0x8c>
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003924:	d016      	beq.n	8003954 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003934:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2211      	movs	r2, #17
 800393a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2220      	movs	r2, #32
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7ff feb7 	bl	80036c0 <HAL_I2C_MasterTxCpltCallback>
}
 8003952:	e02b      	b.n	80039ac <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685a      	ldr	r2, [r3, #4]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003962:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003972:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2220      	movs	r2, #32
 800397e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b40      	cmp	r3, #64	@ 0x40
 800398c:	d107      	bne.n	800399e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7ff fed2 	bl	8003740 <HAL_I2C_MemTxCpltCallback>
}
 800399c:	e006      	b.n	80039ac <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7ff fe8a 	bl	80036c0 <HAL_I2C_MasterTxCpltCallback>
}
 80039ac:	bf00      	nop
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039c2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d11d      	bne.n	8003a08 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d10b      	bne.n	80039ec <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039d8:	b2da      	uxtb	r2, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039e4:	1c9a      	adds	r2, r3, #2
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80039ea:	e077      	b.n	8003adc <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	121b      	asrs	r3, r3, #8
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a00:	1c5a      	adds	r2, r3, #1
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003a06:	e069      	b.n	8003adc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d10b      	bne.n	8003a28 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003a26:	e059      	b.n	8003adc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d152      	bne.n	8003ad6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003a30:	7bfb      	ldrb	r3, [r7, #15]
 8003a32:	2b22      	cmp	r3, #34	@ 0x22
 8003a34:	d10d      	bne.n	8003a52 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a44:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a4a:	1c5a      	adds	r2, r3, #1
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003a50:	e044      	b.n	8003adc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d015      	beq.n	8003a88 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
 8003a5e:	2b21      	cmp	r3, #33	@ 0x21
 8003a60:	d112      	bne.n	8003a88 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a66:	781a      	ldrb	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a72:	1c5a      	adds	r2, r3, #1
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003a86:	e029      	b.n	8003adc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d124      	bne.n	8003adc <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
 8003a94:	2b21      	cmp	r3, #33	@ 0x21
 8003a96:	d121      	bne.n	8003adc <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003aa6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ab6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2220      	movs	r2, #32
 8003ac2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f7ff fe36 	bl	8003740 <HAL_I2C_MemTxCpltCallback>
}
 8003ad4:	e002      	b.n	8003adc <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f7ff fc6c 	bl	80033b4 <I2C_Flush_DR>
}
 8003adc:	bf00      	nop
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	2b22      	cmp	r3, #34	@ 0x22
 8003af6:	f040 80b9 	bne.w	8003c6c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003afe:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2b03      	cmp	r3, #3
 8003b0c:	d921      	bls.n	8003b52 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b18:	b2d2      	uxtb	r2, r2
 8003b1a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b20:	1c5a      	adds	r2, r3, #1
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	b29a      	uxth	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	2b03      	cmp	r3, #3
 8003b3c:	f040 8096 	bne.w	8003c6c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	685a      	ldr	r2, [r3, #4]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b4e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003b50:	e08c      	b.n	8003c6c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d07f      	beq.n	8003c5a <I2C_MasterReceive_RXNE+0x176>
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d002      	beq.n	8003b66 <I2C_MasterReceive_RXNE+0x82>
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d179      	bne.n	8003c5a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 ffcc 	bl	8004b04 <I2C_WaitOnSTOPRequestThroughIT>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d14c      	bne.n	8003c0c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b80:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b90:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	691a      	ldr	r2, [r3, #16]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9c:	b2d2      	uxtb	r2, r2
 8003b9e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba4:	1c5a      	adds	r2, r3, #1
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	b29a      	uxth	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2220      	movs	r2, #32
 8003bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b40      	cmp	r3, #64	@ 0x40
 8003bca:	d10a      	bne.n	8003be2 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f7ff fdba 	bl	8003754 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003be0:	e044      	b.n	8003c6c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2b08      	cmp	r3, #8
 8003bee:	d002      	beq.n	8003bf6 <I2C_MasterReceive_RXNE+0x112>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2b20      	cmp	r3, #32
 8003bf4:	d103      	bne.n	8003bfe <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	631a      	str	r2, [r3, #48]	@ 0x30
 8003bfc:	e002      	b.n	8003c04 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2212      	movs	r2, #18
 8003c02:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f7ff fd65 	bl	80036d4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003c0a:	e02f      	b.n	8003c6c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	685a      	ldr	r2, [r3, #4]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c1a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	691a      	ldr	r2, [r3, #16]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c26:	b2d2      	uxtb	r2, r2
 8003c28:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2e:	1c5a      	adds	r2, r3, #1
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2220      	movs	r2, #32
 8003c46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f7ff fd88 	bl	8003768 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003c58:	e008      	b.n	8003c6c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c68:	605a      	str	r2, [r3, #4]
}
 8003c6a:	e7ff      	b.n	8003c6c <I2C_MasterReceive_RXNE+0x188>
 8003c6c:	bf00      	nop
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c80:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	2b04      	cmp	r3, #4
 8003c8a:	d11b      	bne.n	8003cc4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	685a      	ldr	r2, [r3, #4]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c9a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	691a      	ldr	r2, [r3, #16]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003cc2:	e0c8      	b.n	8003e56 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	d129      	bne.n	8003d22 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cdc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2b04      	cmp	r3, #4
 8003ce2:	d00a      	beq.n	8003cfa <I2C_MasterReceive_BTF+0x86>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d007      	beq.n	8003cfa <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cf8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	691a      	ldr	r2, [r3, #16]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d04:	b2d2      	uxtb	r2, r2
 8003d06:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0c:	1c5a      	adds	r2, r3, #1
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003d20:	e099      	b.n	8003e56 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	f040 8081 	bne.w	8003e30 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d002      	beq.n	8003d3a <I2C_MasterReceive_BTF+0xc6>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2b10      	cmp	r3, #16
 8003d38:	d108      	bne.n	8003d4c <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d48:	601a      	str	r2, [r3, #0]
 8003d4a:	e019      	b.n	8003d80 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2b04      	cmp	r3, #4
 8003d50:	d002      	beq.n	8003d58 <I2C_MasterReceive_BTF+0xe4>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d108      	bne.n	8003d6a <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	e00a      	b.n	8003d80 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2b10      	cmp	r3, #16
 8003d6e:	d007      	beq.n	8003d80 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d7e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	691a      	ldr	r2, [r3, #16]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8a:	b2d2      	uxtb	r2, r2
 8003d8c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d92:	1c5a      	adds	r2, r3, #1
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db0:	b2d2      	uxtb	r2, r2
 8003db2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db8:	1c5a      	adds	r2, r3, #1
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003dda:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2b40      	cmp	r3, #64	@ 0x40
 8003dee:	d10a      	bne.n	8003e06 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7ff fca8 	bl	8003754 <HAL_I2C_MemRxCpltCallback>
}
 8003e04:	e027      	b.n	8003e56 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2b08      	cmp	r3, #8
 8003e12:	d002      	beq.n	8003e1a <I2C_MasterReceive_BTF+0x1a6>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2b20      	cmp	r3, #32
 8003e18:	d103      	bne.n	8003e22 <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e20:	e002      	b.n	8003e28 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2212      	movs	r2, #18
 8003e26:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f7ff fc53 	bl	80036d4 <HAL_I2C_MasterRxCpltCallback>
}
 8003e2e:	e012      	b.n	8003e56 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	691a      	ldr	r2, [r3, #16]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3a:	b2d2      	uxtb	r2, r2
 8003e3c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e42:	1c5a      	adds	r2, r3, #1
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003e56:	bf00      	nop
 8003e58:	3710      	adds	r7, #16
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b40      	cmp	r3, #64	@ 0x40
 8003e70:	d117      	bne.n	8003ea2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d109      	bne.n	8003e8e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	461a      	mov	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e8a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003e8c:	e067      	b.n	8003f5e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	f043 0301 	orr.w	r3, r3, #1
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	611a      	str	r2, [r3, #16]
}
 8003ea0:	e05d      	b.n	8003f5e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003eaa:	d133      	bne.n	8003f14 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b21      	cmp	r3, #33	@ 0x21
 8003eb6:	d109      	bne.n	8003ecc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ec8:	611a      	str	r2, [r3, #16]
 8003eca:	e008      	b.n	8003ede <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	f043 0301 	orr.w	r3, r3, #1
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d004      	beq.n	8003ef0 <I2C_Master_SB+0x92>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d108      	bne.n	8003f02 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d032      	beq.n	8003f5e <I2C_Master_SB+0x100>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d02d      	beq.n	8003f5e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f10:	605a      	str	r2, [r3, #4]
}
 8003f12:	e024      	b.n	8003f5e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d10e      	bne.n	8003f3a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	11db      	asrs	r3, r3, #7
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	f003 0306 	and.w	r3, r3, #6
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	f063 030f 	orn	r3, r3, #15
 8003f30:	b2da      	uxtb	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	611a      	str	r2, [r3, #16]
}
 8003f38:	e011      	b.n	8003f5e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d10d      	bne.n	8003f5e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	11db      	asrs	r3, r3, #7
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	f003 0306 	and.w	r3, r3, #6
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	f063 030e 	orn	r3, r3, #14
 8003f56:	b2da      	uxtb	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	611a      	str	r2, [r3, #16]
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f76:	b2da      	uxtb	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d004      	beq.n	8003f90 <I2C_Master_ADD10+0x26>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d108      	bne.n	8003fa2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00c      	beq.n	8003fb2 <I2C_Master_ADD10+0x48>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d007      	beq.n	8003fb2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	685a      	ldr	r2, [r3, #4]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fb0:	605a      	str	r2, [r3, #4]
  }
}
 8003fb2:	bf00      	nop
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr

08003fbe <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003fbe:	b480      	push	{r7}
 8003fc0:	b091      	sub	sp, #68	@ 0x44
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fcc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd4:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fda:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	2b22      	cmp	r3, #34	@ 0x22
 8003fe6:	f040 8169 	bne.w	80042bc <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d10f      	bne.n	8004012 <I2C_Master_ADDR+0x54>
 8003ff2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003ff6:	2b40      	cmp	r3, #64	@ 0x40
 8003ff8:	d10b      	bne.n	8004012 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	633b      	str	r3, [r7, #48]	@ 0x30
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	633b      	str	r3, [r7, #48]	@ 0x30
 800400e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004010:	e160      	b.n	80042d4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004016:	2b00      	cmp	r3, #0
 8004018:	d11d      	bne.n	8004056 <I2C_Master_ADDR+0x98>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004022:	d118      	bne.n	8004056 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004024:	2300      	movs	r3, #0
 8004026:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004048:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800404e:	1c5a      	adds	r2, r3, #1
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	651a      	str	r2, [r3, #80]	@ 0x50
 8004054:	e13e      	b.n	80042d4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405a:	b29b      	uxth	r3, r3
 800405c:	2b00      	cmp	r3, #0
 800405e:	d113      	bne.n	8004088 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004060:	2300      	movs	r3, #0
 8004062:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004074:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004084:	601a      	str	r2, [r3, #0]
 8004086:	e115      	b.n	80042b4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800408c:	b29b      	uxth	r3, r3
 800408e:	2b01      	cmp	r3, #1
 8004090:	f040 808a 	bne.w	80041a8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004096:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800409a:	d137      	bne.n	800410c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040aa:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040ba:	d113      	bne.n	80040e4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ca:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040cc:	2300      	movs	r3, #0
 80040ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	627b      	str	r3, [r7, #36]	@ 0x24
 80040e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e2:	e0e7      	b.n	80042b4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040e4:	2300      	movs	r3, #0
 80040e6:	623b      	str	r3, [r7, #32]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	623b      	str	r3, [r7, #32]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	623b      	str	r3, [r7, #32]
 80040f8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004108:	601a      	str	r2, [r3, #0]
 800410a:	e0d3      	b.n	80042b4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800410c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800410e:	2b08      	cmp	r3, #8
 8004110:	d02e      	beq.n	8004170 <I2C_Master_ADDR+0x1b2>
 8004112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004114:	2b20      	cmp	r3, #32
 8004116:	d02b      	beq.n	8004170 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800411a:	2b12      	cmp	r3, #18
 800411c:	d102      	bne.n	8004124 <I2C_Master_ADDR+0x166>
 800411e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004120:	2b01      	cmp	r3, #1
 8004122:	d125      	bne.n	8004170 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004126:	2b04      	cmp	r3, #4
 8004128:	d00e      	beq.n	8004148 <I2C_Master_ADDR+0x18a>
 800412a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800412c:	2b02      	cmp	r3, #2
 800412e:	d00b      	beq.n	8004148 <I2C_Master_ADDR+0x18a>
 8004130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004132:	2b10      	cmp	r3, #16
 8004134:	d008      	beq.n	8004148 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	e007      	b.n	8004158 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004156:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004158:	2300      	movs	r3, #0
 800415a:	61fb      	str	r3, [r7, #28]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	61fb      	str	r3, [r7, #28]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	61fb      	str	r3, [r7, #28]
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	e0a1      	b.n	80042b4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800417e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004180:	2300      	movs	r3, #0
 8004182:	61bb      	str	r3, [r7, #24]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	695b      	ldr	r3, [r3, #20]
 800418a:	61bb      	str	r3, [r7, #24]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	699b      	ldr	r3, [r3, #24]
 8004192:	61bb      	str	r3, [r7, #24]
 8004194:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041a4:	601a      	str	r2, [r3, #0]
 80041a6:	e085      	b.n	80042b4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d14d      	bne.n	800424e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80041b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b4:	2b04      	cmp	r3, #4
 80041b6:	d016      	beq.n	80041e6 <I2C_Master_ADDR+0x228>
 80041b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d013      	beq.n	80041e6 <I2C_Master_ADDR+0x228>
 80041be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c0:	2b10      	cmp	r3, #16
 80041c2:	d010      	beq.n	80041e6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041d2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041e2:	601a      	str	r2, [r3, #0]
 80041e4:	e007      	b.n	80041f6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041f4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004200:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004204:	d117      	bne.n	8004236 <I2C_Master_ADDR+0x278>
 8004206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004208:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800420c:	d00b      	beq.n	8004226 <I2C_Master_ADDR+0x268>
 800420e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004210:	2b01      	cmp	r3, #1
 8004212:	d008      	beq.n	8004226 <I2C_Master_ADDR+0x268>
 8004214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004216:	2b08      	cmp	r3, #8
 8004218:	d005      	beq.n	8004226 <I2C_Master_ADDR+0x268>
 800421a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800421c:	2b10      	cmp	r3, #16
 800421e:	d002      	beq.n	8004226 <I2C_Master_ADDR+0x268>
 8004220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004222:	2b20      	cmp	r3, #32
 8004224:	d107      	bne.n	8004236 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004234:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004236:	2300      	movs	r3, #0
 8004238:	617b      	str	r3, [r7, #20]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	617b      	str	r3, [r7, #20]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	617b      	str	r3, [r7, #20]
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	e032      	b.n	80042b4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800425c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800426c:	d117      	bne.n	800429e <I2C_Master_ADDR+0x2e0>
 800426e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004270:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004274:	d00b      	beq.n	800428e <I2C_Master_ADDR+0x2d0>
 8004276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004278:	2b01      	cmp	r3, #1
 800427a:	d008      	beq.n	800428e <I2C_Master_ADDR+0x2d0>
 800427c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800427e:	2b08      	cmp	r3, #8
 8004280:	d005      	beq.n	800428e <I2C_Master_ADDR+0x2d0>
 8004282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004284:	2b10      	cmp	r3, #16
 8004286:	d002      	beq.n	800428e <I2C_Master_ADDR+0x2d0>
 8004288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800428a:	2b20      	cmp	r3, #32
 800428c:	d107      	bne.n	800429e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	685a      	ldr	r2, [r3, #4]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800429c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800429e:	2300      	movs	r3, #0
 80042a0:	613b      	str	r3, [r7, #16]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	613b      	str	r3, [r7, #16]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	613b      	str	r3, [r7, #16]
 80042b2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80042ba:	e00b      	b.n	80042d4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042bc:	2300      	movs	r3, #0
 80042be:	60fb      	str	r3, [r7, #12]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	60fb      	str	r3, [r7, #12]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	60fb      	str	r3, [r7, #12]
 80042d0:	68fb      	ldr	r3, [r7, #12]
}
 80042d2:	e7ff      	b.n	80042d4 <I2C_Master_ADDR+0x316>
 80042d4:	bf00      	nop
 80042d6:	3744      	adds	r7, #68	@ 0x44
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d02b      	beq.n	8004352 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fe:	781a      	ldrb	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	3b01      	subs	r3, #1
 8004318:	b29a      	uxth	r2, r3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004322:	b29b      	uxth	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	d114      	bne.n	8004352 <I2C_SlaveTransmit_TXE+0x72>
 8004328:	7bfb      	ldrb	r3, [r7, #15]
 800432a:	2b29      	cmp	r3, #41	@ 0x29
 800432c:	d111      	bne.n	8004352 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800433c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2221      	movs	r2, #33	@ 0x21
 8004342:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2228      	movs	r2, #40	@ 0x28
 8004348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7ff f9cb 	bl	80036e8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004352:	bf00      	nop
 8004354:	3710      	adds	r7, #16
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004366:	b29b      	uxth	r3, r3
 8004368:	2b00      	cmp	r3, #0
 800436a:	d011      	beq.n	8004390 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004370:	781a      	ldrb	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004386:	b29b      	uxth	r3, r3
 8004388:	3b01      	subs	r3, #1
 800438a:	b29a      	uxth	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043aa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d02c      	beq.n	8004410 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	691a      	ldr	r2, [r3, #16]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c0:	b2d2      	uxtb	r2, r2
 80043c2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c8:	1c5a      	adds	r2, r3, #1
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	3b01      	subs	r3, #1
 80043d6:	b29a      	uxth	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d114      	bne.n	8004410 <I2C_SlaveReceive_RXNE+0x74>
 80043e6:	7bfb      	ldrb	r3, [r7, #15]
 80043e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80043ea:	d111      	bne.n	8004410 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	685a      	ldr	r2, [r3, #4]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043fa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2222      	movs	r2, #34	@ 0x22
 8004400:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2228      	movs	r2, #40	@ 0x28
 8004406:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7ff f976 	bl	80036fc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004410:	bf00      	nop
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004424:	b29b      	uxth	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d012      	beq.n	8004450 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	691a      	ldr	r2, [r3, #16]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004434:	b2d2      	uxtb	r2, r2
 8004436:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443c:	1c5a      	adds	r2, r3, #1
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004446:	b29b      	uxth	r3, r3
 8004448:	3b01      	subs	r3, #1
 800444a:	b29a      	uxth	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004466:	2300      	movs	r3, #0
 8004468:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004470:	b2db      	uxtb	r3, r3
 8004472:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004476:	2b28      	cmp	r3, #40	@ 0x28
 8004478:	d127      	bne.n	80044ca <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004488:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	089b      	lsrs	r3, r3, #2
 800448e:	f003 0301 	and.w	r3, r3, #1
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004496:	2301      	movs	r3, #1
 8004498:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	09db      	lsrs	r3, r3, #7
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d103      	bne.n	80044ae <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	81bb      	strh	r3, [r7, #12]
 80044ac:	e002      	b.n	80044b4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80044bc:	89ba      	ldrh	r2, [r7, #12]
 80044be:	7bfb      	ldrb	r3, [r7, #15]
 80044c0:	4619      	mov	r1, r3
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f7ff f924 	bl	8003710 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80044c8:	e00e      	b.n	80044e8 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044ca:	2300      	movs	r3, #0
 80044cc:	60bb      	str	r3, [r7, #8]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	695b      	ldr	r3, [r3, #20]
 80044d4:	60bb      	str	r3, [r7, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	60bb      	str	r3, [r7, #8]
 80044de:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80044e8:	bf00      	nop
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044fe:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800450e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004510:	2300      	movs	r3, #0
 8004512:	60bb      	str	r3, [r7, #8]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	60bb      	str	r3, [r7, #8]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f042 0201 	orr.w	r2, r2, #1
 800452a:	601a      	str	r2, [r3, #0]
 800452c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800453c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004548:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800454c:	d172      	bne.n	8004634 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800454e:	7bfb      	ldrb	r3, [r7, #15]
 8004550:	2b22      	cmp	r3, #34	@ 0x22
 8004552:	d002      	beq.n	800455a <I2C_Slave_STOPF+0x6a>
 8004554:	7bfb      	ldrb	r3, [r7, #15]
 8004556:	2b2a      	cmp	r3, #42	@ 0x2a
 8004558:	d135      	bne.n	80045c6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	b29a      	uxth	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800456c:	b29b      	uxth	r3, r3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d005      	beq.n	800457e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004576:	f043 0204 	orr.w	r2, r3, #4
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800458c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004592:	4618      	mov	r0, r3
 8004594:	f7fe fb1a 	bl	8002bcc <HAL_DMA_GetState>
 8004598:	4603      	mov	r3, r0
 800459a:	2b01      	cmp	r3, #1
 800459c:	d049      	beq.n	8004632 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a2:	4a69      	ldr	r2, [pc, #420]	@ (8004748 <I2C_Slave_STOPF+0x258>)
 80045a4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7fe f962 	bl	8002874 <HAL_DMA_Abort_IT>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d03d      	beq.n	8004632 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80045c0:	4610      	mov	r0, r2
 80045c2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80045c4:	e035      	b.n	8004632 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d005      	beq.n	80045ea <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e2:	f043 0204 	orr.w	r2, r3, #4
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045f8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045fe:	4618      	mov	r0, r3
 8004600:	f7fe fae4 	bl	8002bcc <HAL_DMA_GetState>
 8004604:	4603      	mov	r3, r0
 8004606:	2b01      	cmp	r3, #1
 8004608:	d014      	beq.n	8004634 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800460e:	4a4e      	ldr	r2, [pc, #312]	@ (8004748 <I2C_Slave_STOPF+0x258>)
 8004610:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004616:	4618      	mov	r0, r3
 8004618:	f7fe f92c 	bl	8002874 <HAL_DMA_Abort_IT>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d008      	beq.n	8004634 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004626:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800462c:	4610      	mov	r0, r2
 800462e:	4798      	blx	r3
 8004630:	e000      	b.n	8004634 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004632:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004638:	b29b      	uxth	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d03e      	beq.n	80046bc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	695b      	ldr	r3, [r3, #20]
 8004644:	f003 0304 	and.w	r3, r3, #4
 8004648:	2b04      	cmp	r3, #4
 800464a:	d112      	bne.n	8004672 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	691a      	ldr	r2, [r3, #16]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004656:	b2d2      	uxtb	r2, r2
 8004658:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465e:	1c5a      	adds	r2, r3, #1
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004668:	b29b      	uxth	r3, r3
 800466a:	3b01      	subs	r3, #1
 800466c:	b29a      	uxth	r2, r3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	695b      	ldr	r3, [r3, #20]
 8004678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800467c:	2b40      	cmp	r3, #64	@ 0x40
 800467e:	d112      	bne.n	80046a6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	691a      	ldr	r2, [r3, #16]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468a:	b2d2      	uxtb	r2, r2
 800468c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004692:	1c5a      	adds	r2, r3, #1
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800469c:	b29b      	uxth	r3, r3
 800469e:	3b01      	subs	r3, #1
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d005      	beq.n	80046bc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b4:	f043 0204 	orr.w	r2, r3, #4
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d003      	beq.n	80046cc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 f843 	bl	8004750 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80046ca:	e039      	b.n	8004740 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
 80046ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80046d0:	d109      	bne.n	80046e6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2228      	movs	r2, #40	@ 0x28
 80046dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f7ff f80b 	bl	80036fc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b28      	cmp	r3, #40	@ 0x28
 80046f0:	d111      	bne.n	8004716 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a15      	ldr	r2, [pc, #84]	@ (800474c <I2C_Slave_STOPF+0x25c>)
 80046f6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2220      	movs	r2, #32
 8004702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f7ff f80c 	bl	800372c <HAL_I2C_ListenCpltCallback>
}
 8004714:	e014      	b.n	8004740 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800471a:	2b22      	cmp	r3, #34	@ 0x22
 800471c:	d002      	beq.n	8004724 <I2C_Slave_STOPF+0x234>
 800471e:	7bfb      	ldrb	r3, [r7, #15]
 8004720:	2b22      	cmp	r3, #34	@ 0x22
 8004722:	d10d      	bne.n	8004740 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2220      	movs	r2, #32
 800472e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7fe ffde 	bl	80036fc <HAL_I2C_SlaveRxCpltCallback>
}
 8004740:	bf00      	nop
 8004742:	3710      	adds	r7, #16
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	080049b5 	.word	0x080049b5
 800474c:	ffff0000 	.word	0xffff0000

08004750 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800475e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004766:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004768:	7bbb      	ldrb	r3, [r7, #14]
 800476a:	2b10      	cmp	r3, #16
 800476c:	d002      	beq.n	8004774 <I2C_ITError+0x24>
 800476e:	7bbb      	ldrb	r3, [r7, #14]
 8004770:	2b40      	cmp	r3, #64	@ 0x40
 8004772:	d10a      	bne.n	800478a <I2C_ITError+0x3a>
 8004774:	7bfb      	ldrb	r3, [r7, #15]
 8004776:	2b22      	cmp	r3, #34	@ 0x22
 8004778:	d107      	bne.n	800478a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004788:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800478a:	7bfb      	ldrb	r3, [r7, #15]
 800478c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004790:	2b28      	cmp	r3, #40	@ 0x28
 8004792:	d107      	bne.n	80047a4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2228      	movs	r2, #40	@ 0x28
 800479e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80047a2:	e015      	b.n	80047d0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047b2:	d00a      	beq.n	80047ca <I2C_ITError+0x7a>
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
 80047b6:	2b60      	cmp	r3, #96	@ 0x60
 80047b8:	d007      	beq.n	80047ca <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2220      	movs	r2, #32
 80047be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047de:	d162      	bne.n	80048a6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047ee:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d020      	beq.n	8004840 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004802:	4a6a      	ldr	r2, [pc, #424]	@ (80049ac <I2C_ITError+0x25c>)
 8004804:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800480a:	4618      	mov	r0, r3
 800480c:	f7fe f832 	bl	8002874 <HAL_DMA_Abort_IT>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	f000 8089 	beq.w	800492a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0201 	bic.w	r2, r2, #1
 8004826:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2220      	movs	r2, #32
 800482c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800483a:	4610      	mov	r0, r2
 800483c:	4798      	blx	r3
 800483e:	e074      	b.n	800492a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004844:	4a59      	ldr	r2, [pc, #356]	@ (80049ac <I2C_ITError+0x25c>)
 8004846:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800484c:	4618      	mov	r0, r3
 800484e:	f7fe f811 	bl	8002874 <HAL_DMA_Abort_IT>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d068      	beq.n	800492a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004862:	2b40      	cmp	r3, #64	@ 0x40
 8004864:	d10b      	bne.n	800487e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	691a      	ldr	r2, [r3, #16]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004870:	b2d2      	uxtb	r2, r2
 8004872:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004878:	1c5a      	adds	r2, r3, #1
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 0201 	bic.w	r2, r2, #1
 800488c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2220      	movs	r2, #32
 8004892:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80048a0:	4610      	mov	r0, r2
 80048a2:	4798      	blx	r3
 80048a4:	e041      	b.n	800492a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b60      	cmp	r3, #96	@ 0x60
 80048b0:	d125      	bne.n	80048fe <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2220      	movs	r2, #32
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ca:	2b40      	cmp	r3, #64	@ 0x40
 80048cc:	d10b      	bne.n	80048e6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	691a      	ldr	r2, [r3, #16]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d8:	b2d2      	uxtb	r2, r2
 80048da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e0:	1c5a      	adds	r2, r3, #1
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f022 0201 	bic.w	r2, r2, #1
 80048f4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f7fe ff40 	bl	800377c <HAL_I2C_AbortCpltCallback>
 80048fc:	e015      	b.n	800492a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004908:	2b40      	cmp	r3, #64	@ 0x40
 800490a:	d10b      	bne.n	8004924 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	691a      	ldr	r2, [r3, #16]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004916:	b2d2      	uxtb	r2, r2
 8004918:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491e:	1c5a      	adds	r2, r3, #1
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f7fe ff1f 	bl	8003768 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10e      	bne.n	8004958 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004940:	2b00      	cmp	r3, #0
 8004942:	d109      	bne.n	8004958 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800494a:	2b00      	cmp	r3, #0
 800494c:	d104      	bne.n	8004958 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004954:	2b00      	cmp	r3, #0
 8004956:	d007      	beq.n	8004968 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004966:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800496e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004974:	f003 0304 	and.w	r3, r3, #4
 8004978:	2b04      	cmp	r3, #4
 800497a:	d113      	bne.n	80049a4 <I2C_ITError+0x254>
 800497c:	7bfb      	ldrb	r3, [r7, #15]
 800497e:	2b28      	cmp	r3, #40	@ 0x28
 8004980:	d110      	bne.n	80049a4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a0a      	ldr	r2, [pc, #40]	@ (80049b0 <I2C_ITError+0x260>)
 8004986:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2220      	movs	r2, #32
 8004992:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f7fe fec4 	bl	800372c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80049a4:	bf00      	nop
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	080049b5 	.word	0x080049b5
 80049b0:	ffff0000 	.word	0xffff0000

080049b4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80049bc:	2300      	movs	r3, #0
 80049be:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049cc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80049ce:	4b4b      	ldr	r3, [pc, #300]	@ (8004afc <I2C_DMAAbort+0x148>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	08db      	lsrs	r3, r3, #3
 80049d4:	4a4a      	ldr	r2, [pc, #296]	@ (8004b00 <I2C_DMAAbort+0x14c>)
 80049d6:	fba2 2303 	umull	r2, r3, r2, r3
 80049da:	0a1a      	lsrs	r2, r3, #8
 80049dc:	4613      	mov	r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4413      	add	r3, r2
 80049e2:	00da      	lsls	r2, r3, #3
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d106      	bne.n	80049fc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f2:	f043 0220 	orr.w	r2, r3, #32
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80049fa:	e00a      	b.n	8004a12 <I2C_DMAAbort+0x5e>
    }
    count--;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	3b01      	subs	r3, #1
 8004a00:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a10:	d0ea      	beq.n	80049e8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d003      	beq.n	8004a22 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a1e:	2200      	movs	r2, #0
 8004a20:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2e:	2200      	movs	r2, #0
 8004a30:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a40:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	2200      	movs	r2, #0
 8004a46:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d003      	beq.n	8004a58 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a54:	2200      	movs	r2, #0
 8004a56:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d003      	beq.n	8004a68 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a64:	2200      	movs	r2, #0
 8004a66:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f022 0201 	bic.w	r2, r2, #1
 8004a76:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b60      	cmp	r3, #96	@ 0x60
 8004a82:	d10e      	bne.n	8004aa2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	2220      	movs	r2, #32
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	2200      	movs	r2, #0
 8004a98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004a9a:	6978      	ldr	r0, [r7, #20]
 8004a9c:	f7fe fe6e 	bl	800377c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004aa0:	e027      	b.n	8004af2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004aa2:	7cfb      	ldrb	r3, [r7, #19]
 8004aa4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004aa8:	2b28      	cmp	r3, #40	@ 0x28
 8004aaa:	d117      	bne.n	8004adc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f042 0201 	orr.w	r2, r2, #1
 8004aba:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004aca:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2228      	movs	r2, #40	@ 0x28
 8004ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004ada:	e007      	b.n	8004aec <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004aec:	6978      	ldr	r0, [r7, #20]
 8004aee:	f7fe fe3b 	bl	8003768 <HAL_I2C_ErrorCallback>
}
 8004af2:	bf00      	nop
 8004af4:	3718      	adds	r7, #24
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	20000008 	.word	0x20000008
 8004b00:	14f8b589 	.word	0x14f8b589

08004b04 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b10:	4b13      	ldr	r3, [pc, #76]	@ (8004b60 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	08db      	lsrs	r3, r3, #3
 8004b16:	4a13      	ldr	r2, [pc, #76]	@ (8004b64 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004b18:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1c:	0a1a      	lsrs	r2, r3, #8
 8004b1e:	4613      	mov	r3, r2
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	4413      	add	r3, r2
 8004b24:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d107      	bne.n	8004b42 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b36:	f043 0220 	orr.w	r2, r3, #32
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e008      	b.n	8004b54 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b50:	d0e9      	beq.n	8004b26 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr
 8004b60:	20000008 	.word	0x20000008
 8004b64:	14f8b589 	.word	0x14f8b589

08004b68 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b74:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004b78:	d103      	bne.n	8004b82 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004b80:	e007      	b.n	8004b92 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b86:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004b8a:	d102      	bne.n	8004b92 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2208      	movs	r2, #8
 8004b90:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr

08004b9e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b086      	sub	sp, #24
 8004ba2:	af02      	add	r7, sp, #8
 8004ba4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d101      	bne.n	8004bb0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e101      	b.n	8004db4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d106      	bne.n	8004bd0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f007 fcc0 	bl	800c550 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2203      	movs	r2, #3
 8004bd4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bde:	d102      	bne.n	8004be6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f003 ffe1 	bl	8008bb2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6818      	ldr	r0, [r3, #0]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	7c1a      	ldrb	r2, [r3, #16]
 8004bf8:	f88d 2000 	strb.w	r2, [sp]
 8004bfc:	3304      	adds	r3, #4
 8004bfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c00:	f003 fec0 	bl	8008984 <USB_CoreInit>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d005      	beq.n	8004c16 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2202      	movs	r2, #2
 8004c0e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e0ce      	b.n	8004db4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f003 ffd9 	bl	8008bd4 <USB_SetCurrentMode>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d005      	beq.n	8004c34 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e0bf      	b.n	8004db4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c34:	2300      	movs	r3, #0
 8004c36:	73fb      	strb	r3, [r7, #15]
 8004c38:	e04a      	b.n	8004cd0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004c3a:	7bfa      	ldrb	r2, [r7, #15]
 8004c3c:	6879      	ldr	r1, [r7, #4]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	00db      	lsls	r3, r3, #3
 8004c42:	4413      	add	r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	440b      	add	r3, r1
 8004c48:	3315      	adds	r3, #21
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004c4e:	7bfa      	ldrb	r2, [r7, #15]
 8004c50:	6879      	ldr	r1, [r7, #4]
 8004c52:	4613      	mov	r3, r2
 8004c54:	00db      	lsls	r3, r3, #3
 8004c56:	4413      	add	r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	3314      	adds	r3, #20
 8004c5e:	7bfa      	ldrb	r2, [r7, #15]
 8004c60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004c62:	7bfa      	ldrb	r2, [r7, #15]
 8004c64:	7bfb      	ldrb	r3, [r7, #15]
 8004c66:	b298      	uxth	r0, r3
 8004c68:	6879      	ldr	r1, [r7, #4]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	00db      	lsls	r3, r3, #3
 8004c6e:	4413      	add	r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	440b      	add	r3, r1
 8004c74:	332e      	adds	r3, #46	@ 0x2e
 8004c76:	4602      	mov	r2, r0
 8004c78:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004c7a:	7bfa      	ldrb	r2, [r7, #15]
 8004c7c:	6879      	ldr	r1, [r7, #4]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	00db      	lsls	r3, r3, #3
 8004c82:	4413      	add	r3, r2
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	440b      	add	r3, r1
 8004c88:	3318      	adds	r3, #24
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004c8e:	7bfa      	ldrb	r2, [r7, #15]
 8004c90:	6879      	ldr	r1, [r7, #4]
 8004c92:	4613      	mov	r3, r2
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	4413      	add	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	440b      	add	r3, r1
 8004c9c:	331c      	adds	r3, #28
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ca2:	7bfa      	ldrb	r2, [r7, #15]
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	00db      	lsls	r3, r3, #3
 8004caa:	4413      	add	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	3320      	adds	r3, #32
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004cb6:	7bfa      	ldrb	r2, [r7, #15]
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	00db      	lsls	r3, r3, #3
 8004cbe:	4413      	add	r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	440b      	add	r3, r1
 8004cc4:	3324      	adds	r3, #36	@ 0x24
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cca:	7bfb      	ldrb	r3, [r7, #15]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	73fb      	strb	r3, [r7, #15]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	791b      	ldrb	r3, [r3, #4]
 8004cd4:	7bfa      	ldrb	r2, [r7, #15]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d3af      	bcc.n	8004c3a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cda:	2300      	movs	r3, #0
 8004cdc:	73fb      	strb	r3, [r7, #15]
 8004cde:	e044      	b.n	8004d6a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004ce0:	7bfa      	ldrb	r2, [r7, #15]
 8004ce2:	6879      	ldr	r1, [r7, #4]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	00db      	lsls	r3, r3, #3
 8004ce8:	4413      	add	r3, r2
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	440b      	add	r3, r1
 8004cee:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004cf6:	7bfa      	ldrb	r2, [r7, #15]
 8004cf8:	6879      	ldr	r1, [r7, #4]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	00db      	lsls	r3, r3, #3
 8004cfe:	4413      	add	r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	440b      	add	r3, r1
 8004d04:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004d08:	7bfa      	ldrb	r2, [r7, #15]
 8004d0a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004d0c:	7bfa      	ldrb	r2, [r7, #15]
 8004d0e:	6879      	ldr	r1, [r7, #4]
 8004d10:	4613      	mov	r3, r2
 8004d12:	00db      	lsls	r3, r3, #3
 8004d14:	4413      	add	r3, r2
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	440b      	add	r3, r1
 8004d1a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004d1e:	2200      	movs	r2, #0
 8004d20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004d22:	7bfa      	ldrb	r2, [r7, #15]
 8004d24:	6879      	ldr	r1, [r7, #4]
 8004d26:	4613      	mov	r3, r2
 8004d28:	00db      	lsls	r3, r3, #3
 8004d2a:	4413      	add	r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	440b      	add	r3, r1
 8004d30:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004d34:	2200      	movs	r2, #0
 8004d36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004d38:	7bfa      	ldrb	r2, [r7, #15]
 8004d3a:	6879      	ldr	r1, [r7, #4]
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	00db      	lsls	r3, r3, #3
 8004d40:	4413      	add	r3, r2
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	440b      	add	r3, r1
 8004d46:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004d4e:	7bfa      	ldrb	r2, [r7, #15]
 8004d50:	6879      	ldr	r1, [r7, #4]
 8004d52:	4613      	mov	r3, r2
 8004d54:	00db      	lsls	r3, r3, #3
 8004d56:	4413      	add	r3, r2
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	440b      	add	r3, r1
 8004d5c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004d60:	2200      	movs	r2, #0
 8004d62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d64:	7bfb      	ldrb	r3, [r7, #15]
 8004d66:	3301      	adds	r3, #1
 8004d68:	73fb      	strb	r3, [r7, #15]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	791b      	ldrb	r3, [r3, #4]
 8004d6e:	7bfa      	ldrb	r2, [r7, #15]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d3b5      	bcc.n	8004ce0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6818      	ldr	r0, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	7c1a      	ldrb	r2, [r3, #16]
 8004d7c:	f88d 2000 	strb.w	r2, [sp]
 8004d80:	3304      	adds	r3, #4
 8004d82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d84:	f003 ff72 	bl	8008c6c <USB_DevInit>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d005      	beq.n	8004d9a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2202      	movs	r2, #2
 8004d92:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e00c      	b.n	8004db4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4618      	mov	r0, r3
 8004dae:	f004 ffbc 	bl	8009d2a <USB_DevDisconnect>

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3710      	adds	r7, #16
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d101      	bne.n	8004dd8 <HAL_PCD_Start+0x1c>
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	e022      	b.n	8004e1e <HAL_PCD_Start+0x62>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d009      	beq.n	8004e00 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d105      	bne.n	8004e00 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4618      	mov	r0, r3
 8004e06:	f003 fec3 	bl	8008b90 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f004 ff6a 	bl	8009ce8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004e26:	b590      	push	{r4, r7, lr}
 8004e28:	b08d      	sub	sp, #52	@ 0x34
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e34:	6a3b      	ldr	r3, [r7, #32]
 8004e36:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f005 f828 	bl	8009e92 <USB_GetMode>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f040 848c 	bne.w	8005762 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f004 ff8c 	bl	8009d6c <USB_ReadInterrupts>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f000 8482 	beq.w	8005760 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	0a1b      	lsrs	r3, r3, #8
 8004e66:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4618      	mov	r0, r3
 8004e76:	f004 ff79 	bl	8009d6c <USB_ReadInterrupts>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d107      	bne.n	8004e94 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	695a      	ldr	r2, [r3, #20]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f002 0202 	and.w	r2, r2, #2
 8004e92:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f004 ff67 	bl	8009d6c <USB_ReadInterrupts>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	f003 0310 	and.w	r3, r3, #16
 8004ea4:	2b10      	cmp	r3, #16
 8004ea6:	d161      	bne.n	8004f6c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	699a      	ldr	r2, [r3, #24]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 0210 	bic.w	r2, r2, #16
 8004eb6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004eb8:	6a3b      	ldr	r3, [r7, #32]
 8004eba:	6a1b      	ldr	r3, [r3, #32]
 8004ebc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	f003 020f 	and.w	r2, r3, #15
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	00db      	lsls	r3, r3, #3
 8004ec8:	4413      	add	r3, r2
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	3304      	adds	r3, #4
 8004ed6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004ede:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ee2:	d124      	bne.n	8004f2e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004eea:	4013      	ands	r3, r2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d035      	beq.n	8004f5c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	091b      	lsrs	r3, r3, #4
 8004ef8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004efa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	461a      	mov	r2, r3
 8004f02:	6a38      	ldr	r0, [r7, #32]
 8004f04:	f004 fd9e 	bl	8009a44 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	68da      	ldr	r2, [r3, #12]
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	091b      	lsrs	r3, r3, #4
 8004f10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f14:	441a      	add	r2, r3
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	695a      	ldr	r2, [r3, #20]
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	091b      	lsrs	r3, r3, #4
 8004f22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f26:	441a      	add	r2, r3
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	615a      	str	r2, [r3, #20]
 8004f2c:	e016      	b.n	8004f5c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004f34:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004f38:	d110      	bne.n	8004f5c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f40:	2208      	movs	r2, #8
 8004f42:	4619      	mov	r1, r3
 8004f44:	6a38      	ldr	r0, [r7, #32]
 8004f46:	f004 fd7d 	bl	8009a44 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	695a      	ldr	r2, [r3, #20]
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	091b      	lsrs	r3, r3, #4
 8004f52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f56:	441a      	add	r2, r3
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	699a      	ldr	r2, [r3, #24]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f042 0210 	orr.w	r2, r2, #16
 8004f6a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4618      	mov	r0, r3
 8004f72:	f004 fefb 	bl	8009d6c <USB_ReadInterrupts>
 8004f76:	4603      	mov	r3, r0
 8004f78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f7c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f80:	f040 80a7 	bne.w	80050d2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004f84:	2300      	movs	r3, #0
 8004f86:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f004 ff00 	bl	8009d92 <USB_ReadDevAllOutEpInterrupt>
 8004f92:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004f94:	e099      	b.n	80050ca <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f98:	f003 0301 	and.w	r3, r3, #1
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f000 808e 	beq.w	80050be <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa8:	b2d2      	uxtb	r2, r2
 8004faa:	4611      	mov	r1, r2
 8004fac:	4618      	mov	r0, r3
 8004fae:	f004 ff24 	bl	8009dfa <USB_ReadDevOutEPInterrupt>
 8004fb2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00c      	beq.n	8004fd8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc0:	015a      	lsls	r2, r3, #5
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	4413      	add	r3, r2
 8004fc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fca:	461a      	mov	r2, r3
 8004fcc:	2301      	movs	r3, #1
 8004fce:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004fd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 fea4 	bl	8005d20 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	f003 0308 	and.w	r3, r3, #8
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00c      	beq.n	8004ffc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe4:	015a      	lsls	r2, r3, #5
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	4413      	add	r3, r2
 8004fea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fee:	461a      	mov	r2, r3
 8004ff0:	2308      	movs	r3, #8
 8004ff2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004ff4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 ff7a 	bl	8005ef0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	f003 0310 	and.w	r3, r3, #16
 8005002:	2b00      	cmp	r3, #0
 8005004:	d008      	beq.n	8005018 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005008:	015a      	lsls	r2, r3, #5
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	4413      	add	r3, r2
 800500e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005012:	461a      	mov	r2, r3
 8005014:	2310      	movs	r3, #16
 8005016:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d030      	beq.n	8005084 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005022:	6a3b      	ldr	r3, [r7, #32]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800502a:	2b80      	cmp	r3, #128	@ 0x80
 800502c:	d109      	bne.n	8005042 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	69fa      	ldr	r2, [r7, #28]
 8005038:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800503c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005040:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005044:	4613      	mov	r3, r2
 8005046:	00db      	lsls	r3, r3, #3
 8005048:	4413      	add	r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	4413      	add	r3, r2
 8005054:	3304      	adds	r3, #4
 8005056:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	78db      	ldrb	r3, [r3, #3]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d108      	bne.n	8005072 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	2200      	movs	r2, #0
 8005064:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005068:	b2db      	uxtb	r3, r3
 800506a:	4619      	mov	r1, r3
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f007 fb75 	bl	800c75c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005074:	015a      	lsls	r2, r3, #5
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	4413      	add	r3, r2
 800507a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800507e:	461a      	mov	r2, r3
 8005080:	2302      	movs	r3, #2
 8005082:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	f003 0320 	and.w	r3, r3, #32
 800508a:	2b00      	cmp	r3, #0
 800508c:	d008      	beq.n	80050a0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800508e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005090:	015a      	lsls	r2, r3, #5
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	4413      	add	r3, r2
 8005096:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800509a:	461a      	mov	r2, r3
 800509c:	2320      	movs	r3, #32
 800509e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d009      	beq.n	80050be <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80050aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ac:	015a      	lsls	r2, r3, #5
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	4413      	add	r3, r2
 80050b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050b6:	461a      	mov	r2, r3
 80050b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80050bc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80050be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c0:	3301      	adds	r3, #1
 80050c2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80050c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c6:	085b      	lsrs	r3, r3, #1
 80050c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80050ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f47f af62 	bne.w	8004f96 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f004 fe48 	bl	8009d6c <USB_ReadInterrupts>
 80050dc:	4603      	mov	r3, r0
 80050de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050e6:	f040 80db 	bne.w	80052a0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4618      	mov	r0, r3
 80050f0:	f004 fe69 	bl	8009dc6 <USB_ReadDevAllInEpInterrupt>
 80050f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80050f6:	2300      	movs	r3, #0
 80050f8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80050fa:	e0cd      	b.n	8005298 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80050fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	f000 80c2 	beq.w	800528c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800510e:	b2d2      	uxtb	r2, r2
 8005110:	4611      	mov	r1, r2
 8005112:	4618      	mov	r0, r3
 8005114:	f004 fe8f 	bl	8009e36 <USB_ReadDevInEPInterrupt>
 8005118:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	f003 0301 	and.w	r3, r3, #1
 8005120:	2b00      	cmp	r3, #0
 8005122:	d057      	beq.n	80051d4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005126:	f003 030f 	and.w	r3, r3, #15
 800512a:	2201      	movs	r2, #1
 800512c:	fa02 f303 	lsl.w	r3, r2, r3
 8005130:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005138:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	43db      	mvns	r3, r3
 800513e:	69f9      	ldr	r1, [r7, #28]
 8005140:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005144:	4013      	ands	r3, r2
 8005146:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514a:	015a      	lsls	r2, r3, #5
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	4413      	add	r3, r2
 8005150:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005154:	461a      	mov	r2, r3
 8005156:	2301      	movs	r3, #1
 8005158:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	799b      	ldrb	r3, [r3, #6]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d132      	bne.n	80051c8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005162:	6879      	ldr	r1, [r7, #4]
 8005164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005166:	4613      	mov	r3, r2
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	4413      	add	r3, r2
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	440b      	add	r3, r1
 8005170:	3320      	adds	r3, #32
 8005172:	6819      	ldr	r1, [r3, #0]
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005178:	4613      	mov	r3, r2
 800517a:	00db      	lsls	r3, r3, #3
 800517c:	4413      	add	r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	4403      	add	r3, r0
 8005182:	331c      	adds	r3, #28
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4419      	add	r1, r3
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800518c:	4613      	mov	r3, r2
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	4413      	add	r3, r2
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4403      	add	r3, r0
 8005196:	3320      	adds	r3, #32
 8005198:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800519a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519c:	2b00      	cmp	r3, #0
 800519e:	d113      	bne.n	80051c8 <HAL_PCD_IRQHandler+0x3a2>
 80051a0:	6879      	ldr	r1, [r7, #4]
 80051a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051a4:	4613      	mov	r3, r2
 80051a6:	00db      	lsls	r3, r3, #3
 80051a8:	4413      	add	r3, r2
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	440b      	add	r3, r1
 80051ae:	3324      	adds	r3, #36	@ 0x24
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d108      	bne.n	80051c8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6818      	ldr	r0, [r3, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80051c0:	461a      	mov	r2, r3
 80051c2:	2101      	movs	r1, #1
 80051c4:	f004 fe96 	bl	8009ef4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80051c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	4619      	mov	r1, r3
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f007 fa3f 	bl	800c652 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	f003 0308 	and.w	r3, r3, #8
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d008      	beq.n	80051f0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	015a      	lsls	r2, r3, #5
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	4413      	add	r3, r2
 80051e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ea:	461a      	mov	r2, r3
 80051ec:	2308      	movs	r3, #8
 80051ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	f003 0310 	and.w	r3, r3, #16
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d008      	beq.n	800520c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80051fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fc:	015a      	lsls	r2, r3, #5
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	4413      	add	r3, r2
 8005202:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005206:	461a      	mov	r2, r3
 8005208:	2310      	movs	r3, #16
 800520a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005212:	2b00      	cmp	r3, #0
 8005214:	d008      	beq.n	8005228 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005218:	015a      	lsls	r2, r3, #5
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	4413      	add	r3, r2
 800521e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005222:	461a      	mov	r2, r3
 8005224:	2340      	movs	r3, #64	@ 0x40
 8005226:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d023      	beq.n	800527a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005232:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005234:	6a38      	ldr	r0, [r7, #32]
 8005236:	f003 fe7d 	bl	8008f34 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800523a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800523c:	4613      	mov	r3, r2
 800523e:	00db      	lsls	r3, r3, #3
 8005240:	4413      	add	r3, r2
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	3310      	adds	r3, #16
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	4413      	add	r3, r2
 800524a:	3304      	adds	r3, #4
 800524c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	78db      	ldrb	r3, [r3, #3]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d108      	bne.n	8005268 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	2200      	movs	r2, #0
 800525a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800525c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525e:	b2db      	uxtb	r3, r3
 8005260:	4619      	mov	r1, r3
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f007 fa8c 	bl	800c780 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526a:	015a      	lsls	r2, r3, #5
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	4413      	add	r3, r2
 8005270:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005274:	461a      	mov	r2, r3
 8005276:	2302      	movs	r3, #2
 8005278:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005280:	2b00      	cmp	r3, #0
 8005282:	d003      	beq.n	800528c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005284:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 fcbd 	bl	8005c06 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800528c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528e:	3301      	adds	r3, #1
 8005290:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005294:	085b      	lsrs	r3, r3, #1
 8005296:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800529a:	2b00      	cmp	r3, #0
 800529c:	f47f af2e 	bne.w	80050fc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4618      	mov	r0, r3
 80052a6:	f004 fd61 	bl	8009d6c <USB_ReadInterrupts>
 80052aa:	4603      	mov	r3, r0
 80052ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80052b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052b4:	d122      	bne.n	80052fc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	69fa      	ldr	r2, [r7, #28]
 80052c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052c4:	f023 0301 	bic.w	r3, r3, #1
 80052c8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d108      	bne.n	80052e6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80052dc:	2100      	movs	r1, #0
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 fea4 	bl	800602c <HAL_PCDEx_LPM_Callback>
 80052e4:	e002      	b.n	80052ec <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f007 fa2a 	bl	800c740 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	695a      	ldr	r2, [r3, #20]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80052fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4618      	mov	r0, r3
 8005302:	f004 fd33 	bl	8009d6c <USB_ReadInterrupts>
 8005306:	4603      	mov	r3, r0
 8005308:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800530c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005310:	d112      	bne.n	8005338 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b01      	cmp	r3, #1
 8005320:	d102      	bne.n	8005328 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f007 f9e6 	bl	800c6f4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	695a      	ldr	r2, [r3, #20]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005336:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4618      	mov	r0, r3
 800533e:	f004 fd15 	bl	8009d6c <USB_ReadInterrupts>
 8005342:	4603      	mov	r3, r0
 8005344:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005348:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800534c:	f040 80b7 	bne.w	80054be <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	69fa      	ldr	r2, [r7, #28]
 800535a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800535e:	f023 0301 	bic.w	r3, r3, #1
 8005362:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2110      	movs	r1, #16
 800536a:	4618      	mov	r0, r3
 800536c:	f003 fde2 	bl	8008f34 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005370:	2300      	movs	r3, #0
 8005372:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005374:	e046      	b.n	8005404 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005378:	015a      	lsls	r2, r3, #5
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	4413      	add	r3, r2
 800537e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005382:	461a      	mov	r2, r3
 8005384:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005388:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800538a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800538c:	015a      	lsls	r2, r3, #5
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	4413      	add	r3, r2
 8005392:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800539a:	0151      	lsls	r1, r2, #5
 800539c:	69fa      	ldr	r2, [r7, #28]
 800539e:	440a      	add	r2, r1
 80053a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80053a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053a8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80053aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ac:	015a      	lsls	r2, r3, #5
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	4413      	add	r3, r2
 80053b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053b6:	461a      	mov	r2, r3
 80053b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053bc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80053be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053c0:	015a      	lsls	r2, r3, #5
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	4413      	add	r3, r2
 80053c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053ce:	0151      	lsls	r1, r2, #5
 80053d0:	69fa      	ldr	r2, [r7, #28]
 80053d2:	440a      	add	r2, r1
 80053d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053dc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80053de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053e0:	015a      	lsls	r2, r3, #5
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	4413      	add	r3, r2
 80053e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053ee:	0151      	lsls	r1, r2, #5
 80053f0:	69fa      	ldr	r2, [r7, #28]
 80053f2:	440a      	add	r2, r1
 80053f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053f8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80053fc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005400:	3301      	adds	r3, #1
 8005402:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	791b      	ldrb	r3, [r3, #4]
 8005408:	461a      	mov	r2, r3
 800540a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800540c:	4293      	cmp	r3, r2
 800540e:	d3b2      	bcc.n	8005376 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005416:	69db      	ldr	r3, [r3, #28]
 8005418:	69fa      	ldr	r2, [r7, #28]
 800541a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800541e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005422:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	7bdb      	ldrb	r3, [r3, #15]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d016      	beq.n	800545a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005432:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005436:	69fa      	ldr	r2, [r7, #28]
 8005438:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800543c:	f043 030b 	orr.w	r3, r3, #11
 8005440:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800544a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800544c:	69fa      	ldr	r2, [r7, #28]
 800544e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005452:	f043 030b 	orr.w	r3, r3, #11
 8005456:	6453      	str	r3, [r2, #68]	@ 0x44
 8005458:	e015      	b.n	8005486 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005460:	695b      	ldr	r3, [r3, #20]
 8005462:	69fa      	ldr	r2, [r7, #28]
 8005464:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005468:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800546c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005470:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	69fa      	ldr	r2, [r7, #28]
 800547c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005480:	f043 030b 	orr.w	r3, r3, #11
 8005484:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	69fa      	ldr	r2, [r7, #28]
 8005490:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005494:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005498:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6818      	ldr	r0, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80054a8:	461a      	mov	r2, r3
 80054aa:	f004 fd23 	bl	8009ef4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695a      	ldr	r2, [r3, #20]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80054bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4618      	mov	r0, r3
 80054c4:	f004 fc52 	bl	8009d6c <USB_ReadInterrupts>
 80054c8:	4603      	mov	r3, r0
 80054ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054d2:	d123      	bne.n	800551c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4618      	mov	r0, r3
 80054da:	f004 fce8 	bl	8009eae <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4618      	mov	r0, r3
 80054e4:	f003 fd9f 	bl	8009026 <USB_GetDevSpeed>
 80054e8:	4603      	mov	r3, r0
 80054ea:	461a      	mov	r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681c      	ldr	r4, [r3, #0]
 80054f4:	f001 f9ca 	bl	800688c <HAL_RCC_GetHCLKFreq>
 80054f8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80054fe:	461a      	mov	r2, r3
 8005500:	4620      	mov	r0, r4
 8005502:	f003 faa3 	bl	8008a4c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f007 f8cb 	bl	800c6a2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695a      	ldr	r2, [r3, #20]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800551a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4618      	mov	r0, r3
 8005522:	f004 fc23 	bl	8009d6c <USB_ReadInterrupts>
 8005526:	4603      	mov	r3, r0
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b08      	cmp	r3, #8
 800552e:	d10a      	bne.n	8005546 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f007 f8a8 	bl	800c686 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	695a      	ldr	r2, [r3, #20]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f002 0208 	and.w	r2, r2, #8
 8005544:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4618      	mov	r0, r3
 800554c:	f004 fc0e 	bl	8009d6c <USB_ReadInterrupts>
 8005550:	4603      	mov	r3, r0
 8005552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005556:	2b80      	cmp	r3, #128	@ 0x80
 8005558:	d123      	bne.n	80055a2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800555a:	6a3b      	ldr	r3, [r7, #32]
 800555c:	699b      	ldr	r3, [r3, #24]
 800555e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005566:	2301      	movs	r3, #1
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24
 800556a:	e014      	b.n	8005596 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800556c:	6879      	ldr	r1, [r7, #4]
 800556e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005570:	4613      	mov	r3, r2
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	4413      	add	r3, r2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	440b      	add	r3, r1
 800557a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	2b01      	cmp	r3, #1
 8005582:	d105      	bne.n	8005590 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005586:	b2db      	uxtb	r3, r3
 8005588:	4619      	mov	r1, r3
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 fb0a 	bl	8005ba4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005592:	3301      	adds	r3, #1
 8005594:	627b      	str	r3, [r7, #36]	@ 0x24
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	791b      	ldrb	r3, [r3, #4]
 800559a:	461a      	mov	r2, r3
 800559c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559e:	4293      	cmp	r3, r2
 80055a0:	d3e4      	bcc.n	800556c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4618      	mov	r0, r3
 80055a8:	f004 fbe0 	bl	8009d6c <USB_ReadInterrupts>
 80055ac:	4603      	mov	r3, r0
 80055ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055b6:	d13c      	bne.n	8005632 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055b8:	2301      	movs	r3, #1
 80055ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80055bc:	e02b      	b.n	8005616 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80055be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c0:	015a      	lsls	r2, r3, #5
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	4413      	add	r3, r2
 80055c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80055ce:	6879      	ldr	r1, [r7, #4]
 80055d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055d2:	4613      	mov	r3, r2
 80055d4:	00db      	lsls	r3, r3, #3
 80055d6:	4413      	add	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	440b      	add	r3, r1
 80055dc:	3318      	adds	r3, #24
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d115      	bne.n	8005610 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80055e4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	da12      	bge.n	8005610 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80055ea:	6879      	ldr	r1, [r7, #4]
 80055ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055ee:	4613      	mov	r3, r2
 80055f0:	00db      	lsls	r3, r3, #3
 80055f2:	4413      	add	r3, r2
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	440b      	add	r3, r1
 80055f8:	3317      	adds	r3, #23
 80055fa:	2201      	movs	r2, #1
 80055fc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80055fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005600:	b2db      	uxtb	r3, r3
 8005602:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005606:	b2db      	uxtb	r3, r3
 8005608:	4619      	mov	r1, r3
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 faca 	bl	8005ba4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005612:	3301      	adds	r3, #1
 8005614:	627b      	str	r3, [r7, #36]	@ 0x24
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	791b      	ldrb	r3, [r3, #4]
 800561a:	461a      	mov	r2, r3
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	4293      	cmp	r3, r2
 8005620:	d3cd      	bcc.n	80055be <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	695a      	ldr	r2, [r3, #20]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005630:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4618      	mov	r0, r3
 8005638:	f004 fb98 	bl	8009d6c <USB_ReadInterrupts>
 800563c:	4603      	mov	r3, r0
 800563e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005642:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005646:	d156      	bne.n	80056f6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005648:	2301      	movs	r3, #1
 800564a:	627b      	str	r3, [r7, #36]	@ 0x24
 800564c:	e045      	b.n	80056da <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800564e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005650:	015a      	lsls	r2, r3, #5
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	4413      	add	r3, r2
 8005656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800565e:	6879      	ldr	r1, [r7, #4]
 8005660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005662:	4613      	mov	r3, r2
 8005664:	00db      	lsls	r3, r3, #3
 8005666:	4413      	add	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	440b      	add	r3, r1
 800566c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d12e      	bne.n	80056d4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005676:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005678:	2b00      	cmp	r3, #0
 800567a:	da2b      	bge.n	80056d4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005688:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800568c:	429a      	cmp	r2, r3
 800568e:	d121      	bne.n	80056d4 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005690:	6879      	ldr	r1, [r7, #4]
 8005692:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005694:	4613      	mov	r3, r2
 8005696:	00db      	lsls	r3, r3, #3
 8005698:	4413      	add	r3, r2
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	440b      	add	r3, r1
 800569e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80056a2:	2201      	movs	r2, #1
 80056a4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80056a6:	6a3b      	ldr	r3, [r7, #32]
 80056a8:	699b      	ldr	r3, [r3, #24]
 80056aa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80056ae:	6a3b      	ldr	r3, [r7, #32]
 80056b0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	695b      	ldr	r3, [r3, #20]
 80056b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d10a      	bne.n	80056d4 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80056be:	69fb      	ldr	r3, [r7, #28]
 80056c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	69fa      	ldr	r2, [r7, #28]
 80056c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056cc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80056d0:	6053      	str	r3, [r2, #4]
            break;
 80056d2:	e008      	b.n	80056e6 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80056d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d6:	3301      	adds	r3, #1
 80056d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	791b      	ldrb	r3, [r3, #4]
 80056de:	461a      	mov	r2, r3
 80056e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d3b3      	bcc.n	800564e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	695a      	ldr	r2, [r3, #20]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80056f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f004 fb36 	bl	8009d6c <USB_ReadInterrupts>
 8005700:	4603      	mov	r3, r0
 8005702:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800570a:	d10a      	bne.n	8005722 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f007 f849 	bl	800c7a4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	695a      	ldr	r2, [r3, #20]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005720:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4618      	mov	r0, r3
 8005728:	f004 fb20 	bl	8009d6c <USB_ReadInterrupts>
 800572c:	4603      	mov	r3, r0
 800572e:	f003 0304 	and.w	r3, r3, #4
 8005732:	2b04      	cmp	r3, #4
 8005734:	d115      	bne.n	8005762 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	f003 0304 	and.w	r3, r3, #4
 8005744:	2b00      	cmp	r3, #0
 8005746:	d002      	beq.n	800574e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f007 f839 	bl	800c7c0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	6859      	ldr	r1, [r3, #4]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	69ba      	ldr	r2, [r7, #24]
 800575a:	430a      	orrs	r2, r1
 800575c:	605a      	str	r2, [r3, #4]
 800575e:	e000      	b.n	8005762 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005760:	bf00      	nop
    }
  }
}
 8005762:	3734      	adds	r7, #52	@ 0x34
 8005764:	46bd      	mov	sp, r7
 8005766:	bd90      	pop	{r4, r7, pc}

08005768 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	460b      	mov	r3, r1
 8005772:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800577a:	2b01      	cmp	r3, #1
 800577c:	d101      	bne.n	8005782 <HAL_PCD_SetAddress+0x1a>
 800577e:	2302      	movs	r3, #2
 8005780:	e012      	b.n	80057a8 <HAL_PCD_SetAddress+0x40>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	78fa      	ldrb	r2, [r7, #3]
 800578e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	78fa      	ldrb	r2, [r7, #3]
 8005796:	4611      	mov	r1, r2
 8005798:	4618      	mov	r0, r3
 800579a:	f004 fa7f 	bl	8009c9c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3708      	adds	r7, #8
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	4608      	mov	r0, r1
 80057ba:	4611      	mov	r1, r2
 80057bc:	461a      	mov	r2, r3
 80057be:	4603      	mov	r3, r0
 80057c0:	70fb      	strb	r3, [r7, #3]
 80057c2:	460b      	mov	r3, r1
 80057c4:	803b      	strh	r3, [r7, #0]
 80057c6:	4613      	mov	r3, r2
 80057c8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80057ca:	2300      	movs	r3, #0
 80057cc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80057ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	da0f      	bge.n	80057f6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057d6:	78fb      	ldrb	r3, [r7, #3]
 80057d8:	f003 020f 	and.w	r2, r3, #15
 80057dc:	4613      	mov	r3, r2
 80057de:	00db      	lsls	r3, r3, #3
 80057e0:	4413      	add	r3, r2
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	3310      	adds	r3, #16
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	4413      	add	r3, r2
 80057ea:	3304      	adds	r3, #4
 80057ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2201      	movs	r2, #1
 80057f2:	705a      	strb	r2, [r3, #1]
 80057f4:	e00f      	b.n	8005816 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057f6:	78fb      	ldrb	r3, [r7, #3]
 80057f8:	f003 020f 	and.w	r2, r3, #15
 80057fc:	4613      	mov	r3, r2
 80057fe:	00db      	lsls	r3, r3, #3
 8005800:	4413      	add	r3, r2
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	4413      	add	r3, r2
 800580c:	3304      	adds	r3, #4
 800580e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005816:	78fb      	ldrb	r3, [r7, #3]
 8005818:	f003 030f 	and.w	r3, r3, #15
 800581c:	b2da      	uxtb	r2, r3
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005822:	883b      	ldrh	r3, [r7, #0]
 8005824:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	78ba      	ldrb	r2, [r7, #2]
 8005830:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	785b      	ldrb	r3, [r3, #1]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d004      	beq.n	8005844 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	461a      	mov	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005844:	78bb      	ldrb	r3, [r7, #2]
 8005846:	2b02      	cmp	r3, #2
 8005848:	d102      	bne.n	8005850 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005856:	2b01      	cmp	r3, #1
 8005858:	d101      	bne.n	800585e <HAL_PCD_EP_Open+0xae>
 800585a:	2302      	movs	r3, #2
 800585c:	e00e      	b.n	800587c <HAL_PCD_EP_Open+0xcc>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68f9      	ldr	r1, [r7, #12]
 800586c:	4618      	mov	r0, r3
 800586e:	f003 fbff 	bl	8009070 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800587a:	7afb      	ldrb	r3, [r7, #11]
}
 800587c:	4618      	mov	r0, r3
 800587e:	3710      	adds	r7, #16
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	460b      	mov	r3, r1
 800588e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005890:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005894:	2b00      	cmp	r3, #0
 8005896:	da0f      	bge.n	80058b8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005898:	78fb      	ldrb	r3, [r7, #3]
 800589a:	f003 020f 	and.w	r2, r3, #15
 800589e:	4613      	mov	r3, r2
 80058a0:	00db      	lsls	r3, r3, #3
 80058a2:	4413      	add	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	3310      	adds	r3, #16
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	4413      	add	r3, r2
 80058ac:	3304      	adds	r3, #4
 80058ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2201      	movs	r2, #1
 80058b4:	705a      	strb	r2, [r3, #1]
 80058b6:	e00f      	b.n	80058d8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058b8:	78fb      	ldrb	r3, [r7, #3]
 80058ba:	f003 020f 	and.w	r2, r3, #15
 80058be:	4613      	mov	r3, r2
 80058c0:	00db      	lsls	r3, r3, #3
 80058c2:	4413      	add	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	4413      	add	r3, r2
 80058ce:	3304      	adds	r3, #4
 80058d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80058d8:	78fb      	ldrb	r3, [r7, #3]
 80058da:	f003 030f 	and.w	r3, r3, #15
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d101      	bne.n	80058f2 <HAL_PCD_EP_Close+0x6e>
 80058ee:	2302      	movs	r3, #2
 80058f0:	e00e      	b.n	8005910 <HAL_PCD_EP_Close+0x8c>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68f9      	ldr	r1, [r7, #12]
 8005900:	4618      	mov	r0, r3
 8005902:	f003 fc3d 	bl	8009180 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b086      	sub	sp, #24
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	607a      	str	r2, [r7, #4]
 8005922:	603b      	str	r3, [r7, #0]
 8005924:	460b      	mov	r3, r1
 8005926:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005928:	7afb      	ldrb	r3, [r7, #11]
 800592a:	f003 020f 	and.w	r2, r3, #15
 800592e:	4613      	mov	r3, r2
 8005930:	00db      	lsls	r3, r3, #3
 8005932:	4413      	add	r3, r2
 8005934:	009b      	lsls	r3, r3, #2
 8005936:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	4413      	add	r3, r2
 800593e:	3304      	adds	r3, #4
 8005940:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	683a      	ldr	r2, [r7, #0]
 800594c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	2200      	movs	r2, #0
 8005952:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	2200      	movs	r2, #0
 8005958:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800595a:	7afb      	ldrb	r3, [r7, #11]
 800595c:	f003 030f 	and.w	r3, r3, #15
 8005960:	b2da      	uxtb	r2, r3
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	799b      	ldrb	r3, [r3, #6]
 800596a:	2b01      	cmp	r3, #1
 800596c:	d102      	bne.n	8005974 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800596e:	687a      	ldr	r2, [r7, #4]
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6818      	ldr	r0, [r3, #0]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	799b      	ldrb	r3, [r3, #6]
 800597c:	461a      	mov	r2, r3
 800597e:	6979      	ldr	r1, [r7, #20]
 8005980:	f003 fcda 	bl	8009338 <USB_EPStartXfer>

  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3718      	adds	r7, #24
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}

0800598e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800598e:	b480      	push	{r7}
 8005990:	b083      	sub	sp, #12
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
 8005996:	460b      	mov	r3, r1
 8005998:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800599a:	78fb      	ldrb	r3, [r7, #3]
 800599c:	f003 020f 	and.w	r2, r3, #15
 80059a0:	6879      	ldr	r1, [r7, #4]
 80059a2:	4613      	mov	r3, r2
 80059a4:	00db      	lsls	r3, r3, #3
 80059a6:	4413      	add	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	440b      	add	r3, r1
 80059ac:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80059b0:	681b      	ldr	r3, [r3, #0]
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	370c      	adds	r7, #12
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr

080059be <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b086      	sub	sp, #24
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	60f8      	str	r0, [r7, #12]
 80059c6:	607a      	str	r2, [r7, #4]
 80059c8:	603b      	str	r3, [r7, #0]
 80059ca:	460b      	mov	r3, r1
 80059cc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059ce:	7afb      	ldrb	r3, [r7, #11]
 80059d0:	f003 020f 	and.w	r2, r3, #15
 80059d4:	4613      	mov	r3, r2
 80059d6:	00db      	lsls	r3, r3, #3
 80059d8:	4413      	add	r3, r2
 80059da:	009b      	lsls	r3, r3, #2
 80059dc:	3310      	adds	r3, #16
 80059de:	68fa      	ldr	r2, [r7, #12]
 80059e0:	4413      	add	r3, r2
 80059e2:	3304      	adds	r3, #4
 80059e4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	683a      	ldr	r2, [r7, #0]
 80059f0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	2200      	movs	r2, #0
 80059f6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	2201      	movs	r2, #1
 80059fc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80059fe:	7afb      	ldrb	r3, [r7, #11]
 8005a00:	f003 030f 	and.w	r3, r3, #15
 8005a04:	b2da      	uxtb	r2, r3
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	799b      	ldrb	r3, [r3, #6]
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d102      	bne.n	8005a18 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6818      	ldr	r0, [r3, #0]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	799b      	ldrb	r3, [r3, #6]
 8005a20:	461a      	mov	r2, r3
 8005a22:	6979      	ldr	r1, [r7, #20]
 8005a24:	f003 fc88 	bl	8009338 <USB_EPStartXfer>

  return HAL_OK;
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3718      	adds	r7, #24
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}

08005a32 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b084      	sub	sp, #16
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005a3e:	78fb      	ldrb	r3, [r7, #3]
 8005a40:	f003 030f 	and.w	r3, r3, #15
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	7912      	ldrb	r2, [r2, #4]
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d901      	bls.n	8005a50 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e04f      	b.n	8005af0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005a50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	da0f      	bge.n	8005a78 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a58:	78fb      	ldrb	r3, [r7, #3]
 8005a5a:	f003 020f 	and.w	r2, r3, #15
 8005a5e:	4613      	mov	r3, r2
 8005a60:	00db      	lsls	r3, r3, #3
 8005a62:	4413      	add	r3, r2
 8005a64:	009b      	lsls	r3, r3, #2
 8005a66:	3310      	adds	r3, #16
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	3304      	adds	r3, #4
 8005a6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2201      	movs	r2, #1
 8005a74:	705a      	strb	r2, [r3, #1]
 8005a76:	e00d      	b.n	8005a94 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005a78:	78fa      	ldrb	r2, [r7, #3]
 8005a7a:	4613      	mov	r3, r2
 8005a7c:	00db      	lsls	r3, r3, #3
 8005a7e:	4413      	add	r3, r2
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	4413      	add	r3, r2
 8005a8a:	3304      	adds	r3, #4
 8005a8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2201      	movs	r2, #1
 8005a98:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a9a:	78fb      	ldrb	r3, [r7, #3]
 8005a9c:	f003 030f 	and.w	r3, r3, #15
 8005aa0:	b2da      	uxtb	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d101      	bne.n	8005ab4 <HAL_PCD_EP_SetStall+0x82>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	e01d      	b.n	8005af0 <HAL_PCD_EP_SetStall+0xbe>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68f9      	ldr	r1, [r7, #12]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f004 f816 	bl	8009af4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005ac8:	78fb      	ldrb	r3, [r7, #3]
 8005aca:	f003 030f 	and.w	r3, r3, #15
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d109      	bne.n	8005ae6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6818      	ldr	r0, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	7999      	ldrb	r1, [r3, #6]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	f004 fa07 	bl	8009ef4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	460b      	mov	r3, r1
 8005b02:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005b04:	78fb      	ldrb	r3, [r7, #3]
 8005b06:	f003 030f 	and.w	r3, r3, #15
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	7912      	ldrb	r2, [r2, #4]
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d901      	bls.n	8005b16 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e042      	b.n	8005b9c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	da0f      	bge.n	8005b3e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b1e:	78fb      	ldrb	r3, [r7, #3]
 8005b20:	f003 020f 	and.w	r2, r3, #15
 8005b24:	4613      	mov	r3, r2
 8005b26:	00db      	lsls	r3, r3, #3
 8005b28:	4413      	add	r3, r2
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	3310      	adds	r3, #16
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	4413      	add	r3, r2
 8005b32:	3304      	adds	r3, #4
 8005b34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	705a      	strb	r2, [r3, #1]
 8005b3c:	e00f      	b.n	8005b5e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b3e:	78fb      	ldrb	r3, [r7, #3]
 8005b40:	f003 020f 	and.w	r2, r3, #15
 8005b44:	4613      	mov	r3, r2
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	4413      	add	r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	4413      	add	r3, r2
 8005b54:	3304      	adds	r3, #4
 8005b56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b64:	78fb      	ldrb	r3, [r7, #3]
 8005b66:	f003 030f 	and.w	r3, r3, #15
 8005b6a:	b2da      	uxtb	r2, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d101      	bne.n	8005b7e <HAL_PCD_EP_ClrStall+0x86>
 8005b7a:	2302      	movs	r3, #2
 8005b7c:	e00e      	b.n	8005b9c <HAL_PCD_EP_ClrStall+0xa4>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68f9      	ldr	r1, [r7, #12]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f004 f81f 	bl	8009bd0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005b9a:	2300      	movs	r3, #0
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3710      	adds	r7, #16
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	460b      	mov	r3, r1
 8005bae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005bb0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	da0c      	bge.n	8005bd2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bb8:	78fb      	ldrb	r3, [r7, #3]
 8005bba:	f003 020f 	and.w	r2, r3, #15
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	00db      	lsls	r3, r3, #3
 8005bc2:	4413      	add	r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	3310      	adds	r3, #16
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	4413      	add	r3, r2
 8005bcc:	3304      	adds	r3, #4
 8005bce:	60fb      	str	r3, [r7, #12]
 8005bd0:	e00c      	b.n	8005bec <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005bd2:	78fb      	ldrb	r3, [r7, #3]
 8005bd4:	f003 020f 	and.w	r2, r3, #15
 8005bd8:	4613      	mov	r3, r2
 8005bda:	00db      	lsls	r3, r3, #3
 8005bdc:	4413      	add	r3, r2
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005be4:	687a      	ldr	r2, [r7, #4]
 8005be6:	4413      	add	r3, r2
 8005be8:	3304      	adds	r3, #4
 8005bea:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68f9      	ldr	r1, [r7, #12]
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f003 fe3e 	bl	8009874 <USB_EPStopXfer>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005bfc:	7afb      	ldrb	r3, [r7, #11]
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}

08005c06 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c06:	b580      	push	{r7, lr}
 8005c08:	b08a      	sub	sp, #40	@ 0x28
 8005c0a:	af02      	add	r7, sp, #8
 8005c0c:	6078      	str	r0, [r7, #4]
 8005c0e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005c1a:	683a      	ldr	r2, [r7, #0]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	00db      	lsls	r3, r3, #3
 8005c20:	4413      	add	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	3310      	adds	r3, #16
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	4413      	add	r3, r2
 8005c2a:	3304      	adds	r3, #4
 8005c2c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	695a      	ldr	r2, [r3, #20]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d901      	bls.n	8005c3e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e06b      	b.n	8005d16 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	691a      	ldr	r2, [r3, #16]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	695b      	ldr	r3, [r3, #20]
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	69fa      	ldr	r2, [r7, #28]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d902      	bls.n	8005c5a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	3303      	adds	r3, #3
 8005c5e:	089b      	lsrs	r3, r3, #2
 8005c60:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005c62:	e02a      	b.n	8005cba <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	691a      	ldr	r2, [r3, #16]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	69fa      	ldr	r2, [r7, #28]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d902      	bls.n	8005c80 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	3303      	adds	r3, #3
 8005c84:	089b      	lsrs	r3, r3, #2
 8005c86:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	68d9      	ldr	r1, [r3, #12]
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	b2da      	uxtb	r2, r3
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005c98:	9300      	str	r3, [sp, #0]
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	6978      	ldr	r0, [r7, #20]
 8005c9e:	f003 fe93 	bl	80099c8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	68da      	ldr	r2, [r3, #12]
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	441a      	add	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	695a      	ldr	r2, [r3, #20]
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	441a      	add	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	015a      	lsls	r2, r3, #5
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	4413      	add	r3, r2
 8005cc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cc6:	699b      	ldr	r3, [r3, #24]
 8005cc8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005cca:	69ba      	ldr	r2, [r7, #24]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d809      	bhi.n	8005ce4 <PCD_WriteEmptyTxFifo+0xde>
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	695a      	ldr	r2, [r3, #20]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d203      	bcs.n	8005ce4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1bf      	bne.n	8005c64 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	691a      	ldr	r2, [r3, #16]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	695b      	ldr	r3, [r3, #20]
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d811      	bhi.n	8005d14 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	f003 030f 	and.w	r3, r3, #15
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cfc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	43db      	mvns	r3, r3
 8005d0a:	6939      	ldr	r1, [r7, #16]
 8005d0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d10:	4013      	ands	r3, r2
 8005d12:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005d14:	2300      	movs	r3, #0
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3720      	adds	r7, #32
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
	...

08005d20 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b088      	sub	sp, #32
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	333c      	adds	r3, #60	@ 0x3c
 8005d38:	3304      	adds	r3, #4
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	799b      	ldrb	r3, [r3, #6]
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d17b      	bne.n	8005e4e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	f003 0308 	and.w	r3, r3, #8
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d015      	beq.n	8005d8c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	4a61      	ldr	r2, [pc, #388]	@ (8005ee8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	f240 80b9 	bls.w	8005edc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f000 80b3 	beq.w	8005edc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	015a      	lsls	r2, r3, #5
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d82:	461a      	mov	r2, r3
 8005d84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d88:	6093      	str	r3, [r2, #8]
 8005d8a:	e0a7      	b.n	8005edc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	f003 0320 	and.w	r3, r3, #32
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d009      	beq.n	8005daa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	015a      	lsls	r2, r3, #5
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	4413      	add	r3, r2
 8005d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005da2:	461a      	mov	r2, r3
 8005da4:	2320      	movs	r3, #32
 8005da6:	6093      	str	r3, [r2, #8]
 8005da8:	e098      	b.n	8005edc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f040 8093 	bne.w	8005edc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	4a4b      	ldr	r2, [pc, #300]	@ (8005ee8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d90f      	bls.n	8005dde <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00a      	beq.n	8005dde <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	015a      	lsls	r2, r3, #5
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	4413      	add	r3, r2
 8005dd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dda:	6093      	str	r3, [r2, #8]
 8005ddc:	e07e      	b.n	8005edc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005dde:	683a      	ldr	r2, [r7, #0]
 8005de0:	4613      	mov	r3, r2
 8005de2:	00db      	lsls	r3, r3, #3
 8005de4:	4413      	add	r3, r2
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005dec:	687a      	ldr	r2, [r7, #4]
 8005dee:	4413      	add	r3, r2
 8005df0:	3304      	adds	r3, #4
 8005df2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6a1a      	ldr	r2, [r3, #32]
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	0159      	lsls	r1, r3, #5
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	440b      	add	r3, r1
 8005e00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e0a:	1ad2      	subs	r2, r2, r3
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d114      	bne.n	8005e40 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d109      	bne.n	8005e32 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6818      	ldr	r0, [r3, #0]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e28:	461a      	mov	r2, r3
 8005e2a:	2101      	movs	r1, #1
 8005e2c:	f004 f862 	bl	8009ef4 <USB_EP0_OutStart>
 8005e30:	e006      	b.n	8005e40 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	68da      	ldr	r2, [r3, #12]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	441a      	add	r2, r3
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	4619      	mov	r1, r3
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f006 fbe8 	bl	800c61c <HAL_PCD_DataOutStageCallback>
 8005e4c:	e046      	b.n	8005edc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	4a26      	ldr	r2, [pc, #152]	@ (8005eec <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d124      	bne.n	8005ea0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00a      	beq.n	8005e76 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	015a      	lsls	r2, r3, #5
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	4413      	add	r3, r2
 8005e68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e6c:	461a      	mov	r2, r3
 8005e6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e72:	6093      	str	r3, [r2, #8]
 8005e74:	e032      	b.n	8005edc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	f003 0320 	and.w	r3, r3, #32
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d008      	beq.n	8005e92 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	015a      	lsls	r2, r3, #5
 8005e84:	69bb      	ldr	r3, [r7, #24]
 8005e86:	4413      	add	r3, r2
 8005e88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	2320      	movs	r3, #32
 8005e90:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	4619      	mov	r1, r3
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f006 fbbf 	bl	800c61c <HAL_PCD_DataOutStageCallback>
 8005e9e:	e01d      	b.n	8005edc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d114      	bne.n	8005ed0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005ea6:	6879      	ldr	r1, [r7, #4]
 8005ea8:	683a      	ldr	r2, [r7, #0]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	00db      	lsls	r3, r3, #3
 8005eae:	4413      	add	r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	440b      	add	r3, r1
 8005eb4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d108      	bne.n	8005ed0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6818      	ldr	r0, [r3, #0]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005ec8:	461a      	mov	r2, r3
 8005eca:	2100      	movs	r1, #0
 8005ecc:	f004 f812 	bl	8009ef4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f006 fba0 	bl	800c61c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3720      	adds	r7, #32
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	4f54300a 	.word	0x4f54300a
 8005eec:	4f54310a 	.word	0x4f54310a

08005ef0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	333c      	adds	r3, #60	@ 0x3c
 8005f08:	3304      	adds	r3, #4
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	015a      	lsls	r2, r3, #5
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	4413      	add	r3, r2
 8005f16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	4a15      	ldr	r2, [pc, #84]	@ (8005f78 <PCD_EP_OutSetupPacket_int+0x88>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d90e      	bls.n	8005f44 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d009      	beq.n	8005f44 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	015a      	lsls	r2, r3, #5
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	4413      	add	r3, r2
 8005f38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f42:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f006 fb57 	bl	800c5f8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8005f78 <PCD_EP_OutSetupPacket_int+0x88>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d90c      	bls.n	8005f6c <PCD_EP_OutSetupPacket_int+0x7c>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	799b      	ldrb	r3, [r3, #6]
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d108      	bne.n	8005f6c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6818      	ldr	r0, [r3, #0]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005f64:	461a      	mov	r2, r3
 8005f66:	2101      	movs	r1, #1
 8005f68:	f003 ffc4 	bl	8009ef4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3718      	adds	r7, #24
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	4f54300a 	.word	0x4f54300a

08005f7c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b085      	sub	sp, #20
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	460b      	mov	r3, r1
 8005f86:	70fb      	strb	r3, [r7, #3]
 8005f88:	4613      	mov	r3, r2
 8005f8a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f92:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005f94:	78fb      	ldrb	r3, [r7, #3]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d107      	bne.n	8005faa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005f9a:	883b      	ldrh	r3, [r7, #0]
 8005f9c:	0419      	lsls	r1, r3, #16
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	629a      	str	r2, [r3, #40]	@ 0x28
 8005fa8:	e028      	b.n	8005ffc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb0:	0c1b      	lsrs	r3, r3, #16
 8005fb2:	68ba      	ldr	r2, [r7, #8]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005fb8:	2300      	movs	r3, #0
 8005fba:	73fb      	strb	r3, [r7, #15]
 8005fbc:	e00d      	b.n	8005fda <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	7bfb      	ldrb	r3, [r7, #15]
 8005fc4:	3340      	adds	r3, #64	@ 0x40
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	4413      	add	r3, r2
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	0c1b      	lsrs	r3, r3, #16
 8005fce:	68ba      	ldr	r2, [r7, #8]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005fd4:	7bfb      	ldrb	r3, [r7, #15]
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	73fb      	strb	r3, [r7, #15]
 8005fda:	7bfa      	ldrb	r2, [r7, #15]
 8005fdc:	78fb      	ldrb	r3, [r7, #3]
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d3ec      	bcc.n	8005fbe <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005fe4:	883b      	ldrh	r3, [r7, #0]
 8005fe6:	0418      	lsls	r0, r3, #16
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6819      	ldr	r1, [r3, #0]
 8005fec:	78fb      	ldrb	r3, [r7, #3]
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	4302      	orrs	r2, r0
 8005ff4:	3340      	adds	r3, #64	@ 0x40
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	440b      	add	r3, r1
 8005ffa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3714      	adds	r7, #20
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr

0800600a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800600a:	b480      	push	{r7}
 800600c:	b083      	sub	sp, #12
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
 8006012:	460b      	mov	r3, r1
 8006014:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	887a      	ldrh	r2, [r7, #2]
 800601c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	370c      	adds	r7, #12
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr

0800602c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	460b      	mov	r3, r1
 8006036:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006038:	bf00      	nop
 800603a:	370c      	adds	r7, #12
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr

08006044 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e267      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	2b00      	cmp	r3, #0
 8006060:	d075      	beq.n	800614e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006062:	4b88      	ldr	r3, [pc, #544]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f003 030c 	and.w	r3, r3, #12
 800606a:	2b04      	cmp	r3, #4
 800606c:	d00c      	beq.n	8006088 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800606e:	4b85      	ldr	r3, [pc, #532]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006076:	2b08      	cmp	r3, #8
 8006078:	d112      	bne.n	80060a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800607a:	4b82      	ldr	r3, [pc, #520]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006082:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006086:	d10b      	bne.n	80060a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006088:	4b7e      	ldr	r3, [pc, #504]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006090:	2b00      	cmp	r3, #0
 8006092:	d05b      	beq.n	800614c <HAL_RCC_OscConfig+0x108>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d157      	bne.n	800614c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e242      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060a8:	d106      	bne.n	80060b8 <HAL_RCC_OscConfig+0x74>
 80060aa:	4b76      	ldr	r3, [pc, #472]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a75      	ldr	r2, [pc, #468]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80060b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060b4:	6013      	str	r3, [r2, #0]
 80060b6:	e01d      	b.n	80060f4 <HAL_RCC_OscConfig+0xb0>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80060c0:	d10c      	bne.n	80060dc <HAL_RCC_OscConfig+0x98>
 80060c2:	4b70      	ldr	r3, [pc, #448]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a6f      	ldr	r2, [pc, #444]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80060c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060cc:	6013      	str	r3, [r2, #0]
 80060ce:	4b6d      	ldr	r3, [pc, #436]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a6c      	ldr	r2, [pc, #432]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80060d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060d8:	6013      	str	r3, [r2, #0]
 80060da:	e00b      	b.n	80060f4 <HAL_RCC_OscConfig+0xb0>
 80060dc:	4b69      	ldr	r3, [pc, #420]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a68      	ldr	r2, [pc, #416]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80060e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060e6:	6013      	str	r3, [r2, #0]
 80060e8:	4b66      	ldr	r3, [pc, #408]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a65      	ldr	r2, [pc, #404]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80060ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d013      	beq.n	8006124 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060fc:	f7fc f8b4 	bl	8002268 <HAL_GetTick>
 8006100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006102:	e008      	b.n	8006116 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006104:	f7fc f8b0 	bl	8002268 <HAL_GetTick>
 8006108:	4602      	mov	r2, r0
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	2b64      	cmp	r3, #100	@ 0x64
 8006110:	d901      	bls.n	8006116 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	e207      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006116:	4b5b      	ldr	r3, [pc, #364]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d0f0      	beq.n	8006104 <HAL_RCC_OscConfig+0xc0>
 8006122:	e014      	b.n	800614e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006124:	f7fc f8a0 	bl	8002268 <HAL_GetTick>
 8006128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800612a:	e008      	b.n	800613e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800612c:	f7fc f89c 	bl	8002268 <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	2b64      	cmp	r3, #100	@ 0x64
 8006138:	d901      	bls.n	800613e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e1f3      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800613e:	4b51      	ldr	r3, [pc, #324]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1f0      	bne.n	800612c <HAL_RCC_OscConfig+0xe8>
 800614a:	e000      	b.n	800614e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800614c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d063      	beq.n	8006222 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800615a:	4b4a      	ldr	r3, [pc, #296]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	f003 030c 	and.w	r3, r3, #12
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00b      	beq.n	800617e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006166:	4b47      	ldr	r3, [pc, #284]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800616e:	2b08      	cmp	r3, #8
 8006170:	d11c      	bne.n	80061ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006172:	4b44      	ldr	r3, [pc, #272]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d116      	bne.n	80061ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800617e:	4b41      	ldr	r3, [pc, #260]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0302 	and.w	r3, r3, #2
 8006186:	2b00      	cmp	r3, #0
 8006188:	d005      	beq.n	8006196 <HAL_RCC_OscConfig+0x152>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	2b01      	cmp	r3, #1
 8006190:	d001      	beq.n	8006196 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e1c7      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006196:	4b3b      	ldr	r3, [pc, #236]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	00db      	lsls	r3, r3, #3
 80061a4:	4937      	ldr	r1, [pc, #220]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80061a6:	4313      	orrs	r3, r2
 80061a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061aa:	e03a      	b.n	8006222 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d020      	beq.n	80061f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061b4:	4b34      	ldr	r3, [pc, #208]	@ (8006288 <HAL_RCC_OscConfig+0x244>)
 80061b6:	2201      	movs	r2, #1
 80061b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ba:	f7fc f855 	bl	8002268 <HAL_GetTick>
 80061be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061c0:	e008      	b.n	80061d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061c2:	f7fc f851 	bl	8002268 <HAL_GetTick>
 80061c6:	4602      	mov	r2, r0
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	2b02      	cmp	r3, #2
 80061ce:	d901      	bls.n	80061d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e1a8      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061d4:	4b2b      	ldr	r3, [pc, #172]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 0302 	and.w	r3, r3, #2
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d0f0      	beq.n	80061c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061e0:	4b28      	ldr	r3, [pc, #160]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	00db      	lsls	r3, r3, #3
 80061ee:	4925      	ldr	r1, [pc, #148]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 80061f0:	4313      	orrs	r3, r2
 80061f2:	600b      	str	r3, [r1, #0]
 80061f4:	e015      	b.n	8006222 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061f6:	4b24      	ldr	r3, [pc, #144]	@ (8006288 <HAL_RCC_OscConfig+0x244>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061fc:	f7fc f834 	bl	8002268 <HAL_GetTick>
 8006200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006202:	e008      	b.n	8006216 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006204:	f7fc f830 	bl	8002268 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e187      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006216:	4b1b      	ldr	r3, [pc, #108]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0302 	and.w	r3, r3, #2
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1f0      	bne.n	8006204 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 0308 	and.w	r3, r3, #8
 800622a:	2b00      	cmp	r3, #0
 800622c:	d036      	beq.n	800629c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d016      	beq.n	8006264 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006236:	4b15      	ldr	r3, [pc, #84]	@ (800628c <HAL_RCC_OscConfig+0x248>)
 8006238:	2201      	movs	r2, #1
 800623a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800623c:	f7fc f814 	bl	8002268 <HAL_GetTick>
 8006240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006242:	e008      	b.n	8006256 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006244:	f7fc f810 	bl	8002268 <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	2b02      	cmp	r3, #2
 8006250:	d901      	bls.n	8006256 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e167      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006256:	4b0b      	ldr	r3, [pc, #44]	@ (8006284 <HAL_RCC_OscConfig+0x240>)
 8006258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800625a:	f003 0302 	and.w	r3, r3, #2
 800625e:	2b00      	cmp	r3, #0
 8006260:	d0f0      	beq.n	8006244 <HAL_RCC_OscConfig+0x200>
 8006262:	e01b      	b.n	800629c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006264:	4b09      	ldr	r3, [pc, #36]	@ (800628c <HAL_RCC_OscConfig+0x248>)
 8006266:	2200      	movs	r2, #0
 8006268:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800626a:	f7fb fffd 	bl	8002268 <HAL_GetTick>
 800626e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006270:	e00e      	b.n	8006290 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006272:	f7fb fff9 	bl	8002268 <HAL_GetTick>
 8006276:	4602      	mov	r2, r0
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	1ad3      	subs	r3, r2, r3
 800627c:	2b02      	cmp	r3, #2
 800627e:	d907      	bls.n	8006290 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006280:	2303      	movs	r3, #3
 8006282:	e150      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
 8006284:	40023800 	.word	0x40023800
 8006288:	42470000 	.word	0x42470000
 800628c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006290:	4b88      	ldr	r3, [pc, #544]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006292:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006294:	f003 0302 	and.w	r3, r3, #2
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1ea      	bne.n	8006272 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0304 	and.w	r3, r3, #4
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 8097 	beq.w	80063d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062aa:	2300      	movs	r3, #0
 80062ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062ae:	4b81      	ldr	r3, [pc, #516]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 80062b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10f      	bne.n	80062da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062ba:	2300      	movs	r3, #0
 80062bc:	60bb      	str	r3, [r7, #8]
 80062be:	4b7d      	ldr	r3, [pc, #500]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 80062c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c2:	4a7c      	ldr	r2, [pc, #496]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 80062c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80062ca:	4b7a      	ldr	r3, [pc, #488]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 80062cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062d2:	60bb      	str	r3, [r7, #8]
 80062d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062d6:	2301      	movs	r3, #1
 80062d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062da:	4b77      	ldr	r3, [pc, #476]	@ (80064b8 <HAL_RCC_OscConfig+0x474>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d118      	bne.n	8006318 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062e6:	4b74      	ldr	r3, [pc, #464]	@ (80064b8 <HAL_RCC_OscConfig+0x474>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a73      	ldr	r2, [pc, #460]	@ (80064b8 <HAL_RCC_OscConfig+0x474>)
 80062ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062f2:	f7fb ffb9 	bl	8002268 <HAL_GetTick>
 80062f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062f8:	e008      	b.n	800630c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062fa:	f7fb ffb5 	bl	8002268 <HAL_GetTick>
 80062fe:	4602      	mov	r2, r0
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	2b02      	cmp	r3, #2
 8006306:	d901      	bls.n	800630c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006308:	2303      	movs	r3, #3
 800630a:	e10c      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800630c:	4b6a      	ldr	r3, [pc, #424]	@ (80064b8 <HAL_RCC_OscConfig+0x474>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006314:	2b00      	cmp	r3, #0
 8006316:	d0f0      	beq.n	80062fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d106      	bne.n	800632e <HAL_RCC_OscConfig+0x2ea>
 8006320:	4b64      	ldr	r3, [pc, #400]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006324:	4a63      	ldr	r2, [pc, #396]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006326:	f043 0301 	orr.w	r3, r3, #1
 800632a:	6713      	str	r3, [r2, #112]	@ 0x70
 800632c:	e01c      	b.n	8006368 <HAL_RCC_OscConfig+0x324>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	2b05      	cmp	r3, #5
 8006334:	d10c      	bne.n	8006350 <HAL_RCC_OscConfig+0x30c>
 8006336:	4b5f      	ldr	r3, [pc, #380]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800633a:	4a5e      	ldr	r2, [pc, #376]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 800633c:	f043 0304 	orr.w	r3, r3, #4
 8006340:	6713      	str	r3, [r2, #112]	@ 0x70
 8006342:	4b5c      	ldr	r3, [pc, #368]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006346:	4a5b      	ldr	r2, [pc, #364]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006348:	f043 0301 	orr.w	r3, r3, #1
 800634c:	6713      	str	r3, [r2, #112]	@ 0x70
 800634e:	e00b      	b.n	8006368 <HAL_RCC_OscConfig+0x324>
 8006350:	4b58      	ldr	r3, [pc, #352]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006354:	4a57      	ldr	r2, [pc, #348]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006356:	f023 0301 	bic.w	r3, r3, #1
 800635a:	6713      	str	r3, [r2, #112]	@ 0x70
 800635c:	4b55      	ldr	r3, [pc, #340]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 800635e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006360:	4a54      	ldr	r2, [pc, #336]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006362:	f023 0304 	bic.w	r3, r3, #4
 8006366:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d015      	beq.n	800639c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006370:	f7fb ff7a 	bl	8002268 <HAL_GetTick>
 8006374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006376:	e00a      	b.n	800638e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006378:	f7fb ff76 	bl	8002268 <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006386:	4293      	cmp	r3, r2
 8006388:	d901      	bls.n	800638e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800638a:	2303      	movs	r3, #3
 800638c:	e0cb      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800638e:	4b49      	ldr	r3, [pc, #292]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006390:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	2b00      	cmp	r3, #0
 8006398:	d0ee      	beq.n	8006378 <HAL_RCC_OscConfig+0x334>
 800639a:	e014      	b.n	80063c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800639c:	f7fb ff64 	bl	8002268 <HAL_GetTick>
 80063a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063a2:	e00a      	b.n	80063ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063a4:	f7fb ff60 	bl	8002268 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d901      	bls.n	80063ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e0b5      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063ba:	4b3e      	ldr	r3, [pc, #248]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 80063bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1ee      	bne.n	80063a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80063c6:	7dfb      	ldrb	r3, [r7, #23]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d105      	bne.n	80063d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063cc:	4b39      	ldr	r3, [pc, #228]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 80063ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d0:	4a38      	ldr	r2, [pc, #224]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 80063d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f000 80a1 	beq.w	8006524 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80063e2:	4b34      	ldr	r3, [pc, #208]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f003 030c 	and.w	r3, r3, #12
 80063ea:	2b08      	cmp	r3, #8
 80063ec:	d05c      	beq.n	80064a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d141      	bne.n	800647a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063f6:	4b31      	ldr	r3, [pc, #196]	@ (80064bc <HAL_RCC_OscConfig+0x478>)
 80063f8:	2200      	movs	r2, #0
 80063fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063fc:	f7fb ff34 	bl	8002268 <HAL_GetTick>
 8006400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006402:	e008      	b.n	8006416 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006404:	f7fb ff30 	bl	8002268 <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	2b02      	cmp	r3, #2
 8006410:	d901      	bls.n	8006416 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e087      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006416:	4b27      	ldr	r3, [pc, #156]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1f0      	bne.n	8006404 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	69da      	ldr	r2, [r3, #28]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a1b      	ldr	r3, [r3, #32]
 800642a:	431a      	orrs	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006430:	019b      	lsls	r3, r3, #6
 8006432:	431a      	orrs	r2, r3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006438:	085b      	lsrs	r3, r3, #1
 800643a:	3b01      	subs	r3, #1
 800643c:	041b      	lsls	r3, r3, #16
 800643e:	431a      	orrs	r2, r3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006444:	061b      	lsls	r3, r3, #24
 8006446:	491b      	ldr	r1, [pc, #108]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006448:	4313      	orrs	r3, r2
 800644a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800644c:	4b1b      	ldr	r3, [pc, #108]	@ (80064bc <HAL_RCC_OscConfig+0x478>)
 800644e:	2201      	movs	r2, #1
 8006450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006452:	f7fb ff09 	bl	8002268 <HAL_GetTick>
 8006456:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006458:	e008      	b.n	800646c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800645a:	f7fb ff05 	bl	8002268 <HAL_GetTick>
 800645e:	4602      	mov	r2, r0
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	1ad3      	subs	r3, r2, r3
 8006464:	2b02      	cmp	r3, #2
 8006466:	d901      	bls.n	800646c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e05c      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800646c:	4b11      	ldr	r3, [pc, #68]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006474:	2b00      	cmp	r3, #0
 8006476:	d0f0      	beq.n	800645a <HAL_RCC_OscConfig+0x416>
 8006478:	e054      	b.n	8006524 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800647a:	4b10      	ldr	r3, [pc, #64]	@ (80064bc <HAL_RCC_OscConfig+0x478>)
 800647c:	2200      	movs	r2, #0
 800647e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006480:	f7fb fef2 	bl	8002268 <HAL_GetTick>
 8006484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006486:	e008      	b.n	800649a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006488:	f7fb feee 	bl	8002268 <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	2b02      	cmp	r3, #2
 8006494:	d901      	bls.n	800649a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e045      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800649a:	4b06      	ldr	r3, [pc, #24]	@ (80064b4 <HAL_RCC_OscConfig+0x470>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d1f0      	bne.n	8006488 <HAL_RCC_OscConfig+0x444>
 80064a6:	e03d      	b.n	8006524 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	699b      	ldr	r3, [r3, #24]
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d107      	bne.n	80064c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e038      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
 80064b4:	40023800 	.word	0x40023800
 80064b8:	40007000 	.word	0x40007000
 80064bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80064c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006530 <HAL_RCC_OscConfig+0x4ec>)
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d028      	beq.n	8006520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064d8:	429a      	cmp	r2, r3
 80064da:	d121      	bne.n	8006520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d11a      	bne.n	8006520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80064f0:	4013      	ands	r3, r2
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80064f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d111      	bne.n	8006520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006506:	085b      	lsrs	r3, r3, #1
 8006508:	3b01      	subs	r3, #1
 800650a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800650c:	429a      	cmp	r2, r3
 800650e:	d107      	bne.n	8006520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800651a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800651c:	429a      	cmp	r2, r3
 800651e:	d001      	beq.n	8006524 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e000      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3718      	adds	r7, #24
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	40023800 	.word	0x40023800

08006534 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d101      	bne.n	8006548 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e0cc      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006548:	4b68      	ldr	r3, [pc, #416]	@ (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 0307 	and.w	r3, r3, #7
 8006550:	683a      	ldr	r2, [r7, #0]
 8006552:	429a      	cmp	r2, r3
 8006554:	d90c      	bls.n	8006570 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006556:	4b65      	ldr	r3, [pc, #404]	@ (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 8006558:	683a      	ldr	r2, [r7, #0]
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800655e:	4b63      	ldr	r3, [pc, #396]	@ (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 0307 	and.w	r3, r3, #7
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	429a      	cmp	r2, r3
 800656a:	d001      	beq.n	8006570 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e0b8      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	2b00      	cmp	r3, #0
 800657a:	d020      	beq.n	80065be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0304 	and.w	r3, r3, #4
 8006584:	2b00      	cmp	r3, #0
 8006586:	d005      	beq.n	8006594 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006588:	4b59      	ldr	r3, [pc, #356]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	4a58      	ldr	r2, [pc, #352]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 800658e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006592:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0308 	and.w	r3, r3, #8
 800659c:	2b00      	cmp	r3, #0
 800659e:	d005      	beq.n	80065ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80065a0:	4b53      	ldr	r3, [pc, #332]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	4a52      	ldr	r2, [pc, #328]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80065aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065ac:	4b50      	ldr	r3, [pc, #320]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	494d      	ldr	r1, [pc, #308]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065ba:	4313      	orrs	r3, r2
 80065bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d044      	beq.n	8006654 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d107      	bne.n	80065e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065d2:	4b47      	ldr	r3, [pc, #284]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d119      	bne.n	8006612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e07f      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d003      	beq.n	80065f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065ee:	2b03      	cmp	r3, #3
 80065f0:	d107      	bne.n	8006602 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065f2:	4b3f      	ldr	r3, [pc, #252]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d109      	bne.n	8006612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e06f      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006602:	4b3b      	ldr	r3, [pc, #236]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0302 	and.w	r3, r3, #2
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e067      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006612:	4b37      	ldr	r3, [pc, #220]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f023 0203 	bic.w	r2, r3, #3
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	4934      	ldr	r1, [pc, #208]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006620:	4313      	orrs	r3, r2
 8006622:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006624:	f7fb fe20 	bl	8002268 <HAL_GetTick>
 8006628:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800662a:	e00a      	b.n	8006642 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800662c:	f7fb fe1c 	bl	8002268 <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800663a:	4293      	cmp	r3, r2
 800663c:	d901      	bls.n	8006642 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	e04f      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006642:	4b2b      	ldr	r3, [pc, #172]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	f003 020c 	and.w	r2, r3, #12
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	429a      	cmp	r2, r3
 8006652:	d1eb      	bne.n	800662c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006654:	4b25      	ldr	r3, [pc, #148]	@ (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0307 	and.w	r3, r3, #7
 800665c:	683a      	ldr	r2, [r7, #0]
 800665e:	429a      	cmp	r2, r3
 8006660:	d20c      	bcs.n	800667c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006662:	4b22      	ldr	r3, [pc, #136]	@ (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 8006664:	683a      	ldr	r2, [r7, #0]
 8006666:	b2d2      	uxtb	r2, r2
 8006668:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800666a:	4b20      	ldr	r3, [pc, #128]	@ (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0307 	and.w	r3, r3, #7
 8006672:	683a      	ldr	r2, [r7, #0]
 8006674:	429a      	cmp	r2, r3
 8006676:	d001      	beq.n	800667c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e032      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0304 	and.w	r3, r3, #4
 8006684:	2b00      	cmp	r3, #0
 8006686:	d008      	beq.n	800669a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006688:	4b19      	ldr	r3, [pc, #100]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	4916      	ldr	r1, [pc, #88]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006696:	4313      	orrs	r3, r2
 8006698:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0308 	and.w	r3, r3, #8
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d009      	beq.n	80066ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80066a6:	4b12      	ldr	r3, [pc, #72]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	00db      	lsls	r3, r3, #3
 80066b4:	490e      	ldr	r1, [pc, #56]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80066ba:	f000 f821 	bl	8006700 <HAL_RCC_GetSysClockFreq>
 80066be:	4602      	mov	r2, r0
 80066c0:	4b0b      	ldr	r3, [pc, #44]	@ (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	091b      	lsrs	r3, r3, #4
 80066c6:	f003 030f 	and.w	r3, r3, #15
 80066ca:	490a      	ldr	r1, [pc, #40]	@ (80066f4 <HAL_RCC_ClockConfig+0x1c0>)
 80066cc:	5ccb      	ldrb	r3, [r1, r3]
 80066ce:	fa22 f303 	lsr.w	r3, r2, r3
 80066d2:	4a09      	ldr	r2, [pc, #36]	@ (80066f8 <HAL_RCC_ClockConfig+0x1c4>)
 80066d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80066d6:	4b09      	ldr	r3, [pc, #36]	@ (80066fc <HAL_RCC_ClockConfig+0x1c8>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4618      	mov	r0, r3
 80066dc:	f7fb fd80 	bl	80021e0 <HAL_InitTick>

  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	40023c00 	.word	0x40023c00
 80066f0:	40023800 	.word	0x40023800
 80066f4:	08015260 	.word	0x08015260
 80066f8:	20000008 	.word	0x20000008
 80066fc:	2000000c 	.word	0x2000000c

08006700 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006700:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006704:	b090      	sub	sp, #64	@ 0x40
 8006706:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006708:	2300      	movs	r3, #0
 800670a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800670c:	2300      	movs	r3, #0
 800670e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006710:	2300      	movs	r3, #0
 8006712:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006714:	2300      	movs	r3, #0
 8006716:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006718:	4b59      	ldr	r3, [pc, #356]	@ (8006880 <HAL_RCC_GetSysClockFreq+0x180>)
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	f003 030c 	and.w	r3, r3, #12
 8006720:	2b08      	cmp	r3, #8
 8006722:	d00d      	beq.n	8006740 <HAL_RCC_GetSysClockFreq+0x40>
 8006724:	2b08      	cmp	r3, #8
 8006726:	f200 80a1 	bhi.w	800686c <HAL_RCC_GetSysClockFreq+0x16c>
 800672a:	2b00      	cmp	r3, #0
 800672c:	d002      	beq.n	8006734 <HAL_RCC_GetSysClockFreq+0x34>
 800672e:	2b04      	cmp	r3, #4
 8006730:	d003      	beq.n	800673a <HAL_RCC_GetSysClockFreq+0x3a>
 8006732:	e09b      	b.n	800686c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006734:	4b53      	ldr	r3, [pc, #332]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x184>)
 8006736:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006738:	e09b      	b.n	8006872 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800673a:	4b53      	ldr	r3, [pc, #332]	@ (8006888 <HAL_RCC_GetSysClockFreq+0x188>)
 800673c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800673e:	e098      	b.n	8006872 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006740:	4b4f      	ldr	r3, [pc, #316]	@ (8006880 <HAL_RCC_GetSysClockFreq+0x180>)
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006748:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800674a:	4b4d      	ldr	r3, [pc, #308]	@ (8006880 <HAL_RCC_GetSysClockFreq+0x180>)
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006752:	2b00      	cmp	r3, #0
 8006754:	d028      	beq.n	80067a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006756:	4b4a      	ldr	r3, [pc, #296]	@ (8006880 <HAL_RCC_GetSysClockFreq+0x180>)
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	099b      	lsrs	r3, r3, #6
 800675c:	2200      	movs	r2, #0
 800675e:	623b      	str	r3, [r7, #32]
 8006760:	627a      	str	r2, [r7, #36]	@ 0x24
 8006762:	6a3b      	ldr	r3, [r7, #32]
 8006764:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006768:	2100      	movs	r1, #0
 800676a:	4b47      	ldr	r3, [pc, #284]	@ (8006888 <HAL_RCC_GetSysClockFreq+0x188>)
 800676c:	fb03 f201 	mul.w	r2, r3, r1
 8006770:	2300      	movs	r3, #0
 8006772:	fb00 f303 	mul.w	r3, r0, r3
 8006776:	4413      	add	r3, r2
 8006778:	4a43      	ldr	r2, [pc, #268]	@ (8006888 <HAL_RCC_GetSysClockFreq+0x188>)
 800677a:	fba0 1202 	umull	r1, r2, r0, r2
 800677e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006780:	460a      	mov	r2, r1
 8006782:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006784:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006786:	4413      	add	r3, r2
 8006788:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800678a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800678c:	2200      	movs	r2, #0
 800678e:	61bb      	str	r3, [r7, #24]
 8006790:	61fa      	str	r2, [r7, #28]
 8006792:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006796:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800679a:	f7fa fadf 	bl	8000d5c <__aeabi_uldivmod>
 800679e:	4602      	mov	r2, r0
 80067a0:	460b      	mov	r3, r1
 80067a2:	4613      	mov	r3, r2
 80067a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067a6:	e053      	b.n	8006850 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067a8:	4b35      	ldr	r3, [pc, #212]	@ (8006880 <HAL_RCC_GetSysClockFreq+0x180>)
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	099b      	lsrs	r3, r3, #6
 80067ae:	2200      	movs	r2, #0
 80067b0:	613b      	str	r3, [r7, #16]
 80067b2:	617a      	str	r2, [r7, #20]
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80067ba:	f04f 0b00 	mov.w	fp, #0
 80067be:	4652      	mov	r2, sl
 80067c0:	465b      	mov	r3, fp
 80067c2:	f04f 0000 	mov.w	r0, #0
 80067c6:	f04f 0100 	mov.w	r1, #0
 80067ca:	0159      	lsls	r1, r3, #5
 80067cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067d0:	0150      	lsls	r0, r2, #5
 80067d2:	4602      	mov	r2, r0
 80067d4:	460b      	mov	r3, r1
 80067d6:	ebb2 080a 	subs.w	r8, r2, sl
 80067da:	eb63 090b 	sbc.w	r9, r3, fp
 80067de:	f04f 0200 	mov.w	r2, #0
 80067e2:	f04f 0300 	mov.w	r3, #0
 80067e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80067ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80067ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80067f2:	ebb2 0408 	subs.w	r4, r2, r8
 80067f6:	eb63 0509 	sbc.w	r5, r3, r9
 80067fa:	f04f 0200 	mov.w	r2, #0
 80067fe:	f04f 0300 	mov.w	r3, #0
 8006802:	00eb      	lsls	r3, r5, #3
 8006804:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006808:	00e2      	lsls	r2, r4, #3
 800680a:	4614      	mov	r4, r2
 800680c:	461d      	mov	r5, r3
 800680e:	eb14 030a 	adds.w	r3, r4, sl
 8006812:	603b      	str	r3, [r7, #0]
 8006814:	eb45 030b 	adc.w	r3, r5, fp
 8006818:	607b      	str	r3, [r7, #4]
 800681a:	f04f 0200 	mov.w	r2, #0
 800681e:	f04f 0300 	mov.w	r3, #0
 8006822:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006826:	4629      	mov	r1, r5
 8006828:	028b      	lsls	r3, r1, #10
 800682a:	4621      	mov	r1, r4
 800682c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006830:	4621      	mov	r1, r4
 8006832:	028a      	lsls	r2, r1, #10
 8006834:	4610      	mov	r0, r2
 8006836:	4619      	mov	r1, r3
 8006838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800683a:	2200      	movs	r2, #0
 800683c:	60bb      	str	r3, [r7, #8]
 800683e:	60fa      	str	r2, [r7, #12]
 8006840:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006844:	f7fa fa8a 	bl	8000d5c <__aeabi_uldivmod>
 8006848:	4602      	mov	r2, r0
 800684a:	460b      	mov	r3, r1
 800684c:	4613      	mov	r3, r2
 800684e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006850:	4b0b      	ldr	r3, [pc, #44]	@ (8006880 <HAL_RCC_GetSysClockFreq+0x180>)
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	0c1b      	lsrs	r3, r3, #16
 8006856:	f003 0303 	and.w	r3, r3, #3
 800685a:	3301      	adds	r3, #1
 800685c:	005b      	lsls	r3, r3, #1
 800685e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006860:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006864:	fbb2 f3f3 	udiv	r3, r2, r3
 8006868:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800686a:	e002      	b.n	8006872 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800686c:	4b05      	ldr	r3, [pc, #20]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x184>)
 800686e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006870:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006874:	4618      	mov	r0, r3
 8006876:	3740      	adds	r7, #64	@ 0x40
 8006878:	46bd      	mov	sp, r7
 800687a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800687e:	bf00      	nop
 8006880:	40023800 	.word	0x40023800
 8006884:	00f42400 	.word	0x00f42400
 8006888:	00b71b00 	.word	0x00b71b00

0800688c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800688c:	b480      	push	{r7}
 800688e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006890:	4b03      	ldr	r3, [pc, #12]	@ (80068a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006892:	681b      	ldr	r3, [r3, #0]
}
 8006894:	4618      	mov	r0, r3
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop
 80068a0:	20000008 	.word	0x20000008

080068a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80068a8:	f7ff fff0 	bl	800688c <HAL_RCC_GetHCLKFreq>
 80068ac:	4602      	mov	r2, r0
 80068ae:	4b05      	ldr	r3, [pc, #20]	@ (80068c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	0a9b      	lsrs	r3, r3, #10
 80068b4:	f003 0307 	and.w	r3, r3, #7
 80068b8:	4903      	ldr	r1, [pc, #12]	@ (80068c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80068ba:	5ccb      	ldrb	r3, [r1, r3]
 80068bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	40023800 	.word	0x40023800
 80068c8:	08015270 	.word	0x08015270

080068cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80068d0:	f7ff ffdc 	bl	800688c <HAL_RCC_GetHCLKFreq>
 80068d4:	4602      	mov	r2, r0
 80068d6:	4b05      	ldr	r3, [pc, #20]	@ (80068ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	0b5b      	lsrs	r3, r3, #13
 80068dc:	f003 0307 	and.w	r3, r3, #7
 80068e0:	4903      	ldr	r1, [pc, #12]	@ (80068f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068e2:	5ccb      	ldrb	r3, [r1, r3]
 80068e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	40023800 	.word	0x40023800
 80068f0:	08015270 	.word	0x08015270

080068f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b082      	sub	sp, #8
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d101      	bne.n	8006906 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e07b      	b.n	80069fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800690a:	2b00      	cmp	r3, #0
 800690c:	d108      	bne.n	8006920 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006916:	d009      	beq.n	800692c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	61da      	str	r2, [r3, #28]
 800691e:	e005      	b.n	800692c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006938:	b2db      	uxtb	r3, r3
 800693a:	2b00      	cmp	r3, #0
 800693c:	d106      	bne.n	800694c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f7fb f916 	bl	8001b78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2202      	movs	r2, #2
 8006950:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006962:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006974:	431a      	orrs	r2, r3
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800697e:	431a      	orrs	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	691b      	ldr	r3, [r3, #16]
 8006984:	f003 0302 	and.w	r3, r3, #2
 8006988:	431a      	orrs	r2, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	431a      	orrs	r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	699b      	ldr	r3, [r3, #24]
 8006998:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800699c:	431a      	orrs	r2, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	69db      	ldr	r3, [r3, #28]
 80069a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069a6:	431a      	orrs	r2, r3
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6a1b      	ldr	r3, [r3, #32]
 80069ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069b0:	ea42 0103 	orr.w	r1, r2, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	430a      	orrs	r2, r1
 80069c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	699b      	ldr	r3, [r3, #24]
 80069c8:	0c1b      	lsrs	r3, r3, #16
 80069ca:	f003 0104 	and.w	r1, r3, #4
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d2:	f003 0210 	and.w	r2, r3, #16
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	430a      	orrs	r2, r1
 80069dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	69da      	ldr	r2, [r3, #28]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3708      	adds	r7, #8
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b082      	sub	sp, #8
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d101      	bne.n	8006a18 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e041      	b.n	8006a9c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a1e:	b2db      	uxtb	r3, r3
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d106      	bne.n	8006a32 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f7fb f8eb 	bl	8001c08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2202      	movs	r2, #2
 8006a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	3304      	adds	r3, #4
 8006a42:	4619      	mov	r1, r3
 8006a44:	4610      	mov	r0, r2
 8006a46:	f000 fa11 	bl	8006e6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2201      	movs	r2, #1
 8006a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2201      	movs	r2, #1
 8006a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2201      	movs	r2, #1
 8006a76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3708      	adds	r7, #8
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b082      	sub	sp, #8
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e041      	b.n	8006b3a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d106      	bne.n	8006ad0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 f839 	bl	8006b42 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2202      	movs	r2, #2
 8006ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	3304      	adds	r3, #4
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	4610      	mov	r0, r2
 8006ae4:	f000 f9c2 	bl	8006e6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2201      	movs	r2, #1
 8006aec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3708      	adds	r7, #8
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}

08006b42 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b42:	b480      	push	{r7}
 8006b44:	b083      	sub	sp, #12
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b4a:	bf00      	nop
 8006b4c:	370c      	adds	r7, #12
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
	...

08006b58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b086      	sub	sp, #24
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b64:	2300      	movs	r3, #0
 8006b66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d101      	bne.n	8006b76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006b72:	2302      	movs	r3, #2
 8006b74:	e0ae      	b.n	8006cd4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2201      	movs	r2, #1
 8006b7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2b0c      	cmp	r3, #12
 8006b82:	f200 809f 	bhi.w	8006cc4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006b86:	a201      	add	r2, pc, #4	@ (adr r2, 8006b8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b8c:	08006bc1 	.word	0x08006bc1
 8006b90:	08006cc5 	.word	0x08006cc5
 8006b94:	08006cc5 	.word	0x08006cc5
 8006b98:	08006cc5 	.word	0x08006cc5
 8006b9c:	08006c01 	.word	0x08006c01
 8006ba0:	08006cc5 	.word	0x08006cc5
 8006ba4:	08006cc5 	.word	0x08006cc5
 8006ba8:	08006cc5 	.word	0x08006cc5
 8006bac:	08006c43 	.word	0x08006c43
 8006bb0:	08006cc5 	.word	0x08006cc5
 8006bb4:	08006cc5 	.word	0x08006cc5
 8006bb8:	08006cc5 	.word	0x08006cc5
 8006bbc:	08006c83 	.word	0x08006c83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68b9      	ldr	r1, [r7, #8]
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f000 f9fc 	bl	8006fc4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	699a      	ldr	r2, [r3, #24]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f042 0208 	orr.w	r2, r2, #8
 8006bda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	699a      	ldr	r2, [r3, #24]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f022 0204 	bic.w	r2, r2, #4
 8006bea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	6999      	ldr	r1, [r3, #24]
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	691a      	ldr	r2, [r3, #16]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	430a      	orrs	r2, r1
 8006bfc:	619a      	str	r2, [r3, #24]
      break;
 8006bfe:	e064      	b.n	8006cca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	68b9      	ldr	r1, [r7, #8]
 8006c06:	4618      	mov	r0, r3
 8006c08:	f000 fa4c 	bl	80070a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	699a      	ldr	r2, [r3, #24]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	699a      	ldr	r2, [r3, #24]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	6999      	ldr	r1, [r3, #24]
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	021a      	lsls	r2, r3, #8
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	430a      	orrs	r2, r1
 8006c3e:	619a      	str	r2, [r3, #24]
      break;
 8006c40:	e043      	b.n	8006cca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	68b9      	ldr	r1, [r7, #8]
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f000 faa1 	bl	8007190 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	69da      	ldr	r2, [r3, #28]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f042 0208 	orr.w	r2, r2, #8
 8006c5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	69da      	ldr	r2, [r3, #28]
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f022 0204 	bic.w	r2, r2, #4
 8006c6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	69d9      	ldr	r1, [r3, #28]
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	691a      	ldr	r2, [r3, #16]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	430a      	orrs	r2, r1
 8006c7e:	61da      	str	r2, [r3, #28]
      break;
 8006c80:	e023      	b.n	8006cca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	68b9      	ldr	r1, [r7, #8]
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f000 faf5 	bl	8007278 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	69da      	ldr	r2, [r3, #28]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	69da      	ldr	r2, [r3, #28]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006cac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	69d9      	ldr	r1, [r3, #28]
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	021a      	lsls	r2, r3, #8
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	61da      	str	r2, [r3, #28]
      break;
 8006cc2:	e002      	b.n	8006cca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	75fb      	strb	r3, [r7, #23]
      break;
 8006cc8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006cd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	3718      	adds	r7, #24
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}

08006cdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b084      	sub	sp, #16
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d101      	bne.n	8006cf8 <HAL_TIM_ConfigClockSource+0x1c>
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	e0b4      	b.n	8006e62 <HAL_TIM_ConfigClockSource+0x186>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2202      	movs	r2, #2
 8006d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006d16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68ba      	ldr	r2, [r7, #8]
 8006d26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d30:	d03e      	beq.n	8006db0 <HAL_TIM_ConfigClockSource+0xd4>
 8006d32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d36:	f200 8087 	bhi.w	8006e48 <HAL_TIM_ConfigClockSource+0x16c>
 8006d3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d3e:	f000 8086 	beq.w	8006e4e <HAL_TIM_ConfigClockSource+0x172>
 8006d42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d46:	d87f      	bhi.n	8006e48 <HAL_TIM_ConfigClockSource+0x16c>
 8006d48:	2b70      	cmp	r3, #112	@ 0x70
 8006d4a:	d01a      	beq.n	8006d82 <HAL_TIM_ConfigClockSource+0xa6>
 8006d4c:	2b70      	cmp	r3, #112	@ 0x70
 8006d4e:	d87b      	bhi.n	8006e48 <HAL_TIM_ConfigClockSource+0x16c>
 8006d50:	2b60      	cmp	r3, #96	@ 0x60
 8006d52:	d050      	beq.n	8006df6 <HAL_TIM_ConfigClockSource+0x11a>
 8006d54:	2b60      	cmp	r3, #96	@ 0x60
 8006d56:	d877      	bhi.n	8006e48 <HAL_TIM_ConfigClockSource+0x16c>
 8006d58:	2b50      	cmp	r3, #80	@ 0x50
 8006d5a:	d03c      	beq.n	8006dd6 <HAL_TIM_ConfigClockSource+0xfa>
 8006d5c:	2b50      	cmp	r3, #80	@ 0x50
 8006d5e:	d873      	bhi.n	8006e48 <HAL_TIM_ConfigClockSource+0x16c>
 8006d60:	2b40      	cmp	r3, #64	@ 0x40
 8006d62:	d058      	beq.n	8006e16 <HAL_TIM_ConfigClockSource+0x13a>
 8006d64:	2b40      	cmp	r3, #64	@ 0x40
 8006d66:	d86f      	bhi.n	8006e48 <HAL_TIM_ConfigClockSource+0x16c>
 8006d68:	2b30      	cmp	r3, #48	@ 0x30
 8006d6a:	d064      	beq.n	8006e36 <HAL_TIM_ConfigClockSource+0x15a>
 8006d6c:	2b30      	cmp	r3, #48	@ 0x30
 8006d6e:	d86b      	bhi.n	8006e48 <HAL_TIM_ConfigClockSource+0x16c>
 8006d70:	2b20      	cmp	r3, #32
 8006d72:	d060      	beq.n	8006e36 <HAL_TIM_ConfigClockSource+0x15a>
 8006d74:	2b20      	cmp	r3, #32
 8006d76:	d867      	bhi.n	8006e48 <HAL_TIM_ConfigClockSource+0x16c>
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d05c      	beq.n	8006e36 <HAL_TIM_ConfigClockSource+0x15a>
 8006d7c:	2b10      	cmp	r3, #16
 8006d7e:	d05a      	beq.n	8006e36 <HAL_TIM_ConfigClockSource+0x15a>
 8006d80:	e062      	b.n	8006e48 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d92:	f000 fb41 	bl	8007418 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006da4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	68ba      	ldr	r2, [r7, #8]
 8006dac:	609a      	str	r2, [r3, #8]
      break;
 8006dae:	e04f      	b.n	8006e50 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006dc0:	f000 fb2a 	bl	8007418 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689a      	ldr	r2, [r3, #8]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006dd2:	609a      	str	r2, [r3, #8]
      break;
 8006dd4:	e03c      	b.n	8006e50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006de2:	461a      	mov	r2, r3
 8006de4:	f000 fa9e 	bl	8007324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2150      	movs	r1, #80	@ 0x50
 8006dee:	4618      	mov	r0, r3
 8006df0:	f000 faf7 	bl	80073e2 <TIM_ITRx_SetConfig>
      break;
 8006df4:	e02c      	b.n	8006e50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e02:	461a      	mov	r2, r3
 8006e04:	f000 fabd 	bl	8007382 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2160      	movs	r1, #96	@ 0x60
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f000 fae7 	bl	80073e2 <TIM_ITRx_SetConfig>
      break;
 8006e14:	e01c      	b.n	8006e50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e22:	461a      	mov	r2, r3
 8006e24:	f000 fa7e 	bl	8007324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2140      	movs	r1, #64	@ 0x40
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f000 fad7 	bl	80073e2 <TIM_ITRx_SetConfig>
      break;
 8006e34:	e00c      	b.n	8006e50 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4619      	mov	r1, r3
 8006e40:	4610      	mov	r0, r2
 8006e42:	f000 face 	bl	80073e2 <TIM_ITRx_SetConfig>
      break;
 8006e46:	e003      	b.n	8006e50 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	73fb      	strb	r3, [r7, #15]
      break;
 8006e4c:	e000      	b.n	8006e50 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006e4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3710      	adds	r7, #16
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
	...

08006e6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a46      	ldr	r2, [pc, #280]	@ (8006f98 <TIM_Base_SetConfig+0x12c>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d013      	beq.n	8006eac <TIM_Base_SetConfig+0x40>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e8a:	d00f      	beq.n	8006eac <TIM_Base_SetConfig+0x40>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a43      	ldr	r2, [pc, #268]	@ (8006f9c <TIM_Base_SetConfig+0x130>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d00b      	beq.n	8006eac <TIM_Base_SetConfig+0x40>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4a42      	ldr	r2, [pc, #264]	@ (8006fa0 <TIM_Base_SetConfig+0x134>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d007      	beq.n	8006eac <TIM_Base_SetConfig+0x40>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a41      	ldr	r2, [pc, #260]	@ (8006fa4 <TIM_Base_SetConfig+0x138>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d003      	beq.n	8006eac <TIM_Base_SetConfig+0x40>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4a40      	ldr	r2, [pc, #256]	@ (8006fa8 <TIM_Base_SetConfig+0x13c>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d108      	bne.n	8006ebe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a35      	ldr	r2, [pc, #212]	@ (8006f98 <TIM_Base_SetConfig+0x12c>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d02b      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ecc:	d027      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a32      	ldr	r2, [pc, #200]	@ (8006f9c <TIM_Base_SetConfig+0x130>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d023      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a31      	ldr	r2, [pc, #196]	@ (8006fa0 <TIM_Base_SetConfig+0x134>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d01f      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a30      	ldr	r2, [pc, #192]	@ (8006fa4 <TIM_Base_SetConfig+0x138>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d01b      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a2f      	ldr	r2, [pc, #188]	@ (8006fa8 <TIM_Base_SetConfig+0x13c>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d017      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4a2e      	ldr	r2, [pc, #184]	@ (8006fac <TIM_Base_SetConfig+0x140>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d013      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a2d      	ldr	r2, [pc, #180]	@ (8006fb0 <TIM_Base_SetConfig+0x144>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d00f      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a2c      	ldr	r2, [pc, #176]	@ (8006fb4 <TIM_Base_SetConfig+0x148>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d00b      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a2b      	ldr	r2, [pc, #172]	@ (8006fb8 <TIM_Base_SetConfig+0x14c>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d007      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a2a      	ldr	r2, [pc, #168]	@ (8006fbc <TIM_Base_SetConfig+0x150>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d003      	beq.n	8006f1e <TIM_Base_SetConfig+0xb2>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a29      	ldr	r2, [pc, #164]	@ (8006fc0 <TIM_Base_SetConfig+0x154>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d108      	bne.n	8006f30 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	68fa      	ldr	r2, [r7, #12]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	695b      	ldr	r3, [r3, #20]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	68fa      	ldr	r2, [r7, #12]
 8006f42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	689a      	ldr	r2, [r3, #8]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a10      	ldr	r2, [pc, #64]	@ (8006f98 <TIM_Base_SetConfig+0x12c>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d003      	beq.n	8006f64 <TIM_Base_SetConfig+0xf8>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a12      	ldr	r2, [pc, #72]	@ (8006fa8 <TIM_Base_SetConfig+0x13c>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d103      	bne.n	8006f6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	691a      	ldr	r2, [r3, #16]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	691b      	ldr	r3, [r3, #16]
 8006f76:	f003 0301 	and.w	r3, r3, #1
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d105      	bne.n	8006f8a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	f023 0201 	bic.w	r2, r3, #1
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	611a      	str	r2, [r3, #16]
  }
}
 8006f8a:	bf00      	nop
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	40010000 	.word	0x40010000
 8006f9c:	40000400 	.word	0x40000400
 8006fa0:	40000800 	.word	0x40000800
 8006fa4:	40000c00 	.word	0x40000c00
 8006fa8:	40010400 	.word	0x40010400
 8006fac:	40014000 	.word	0x40014000
 8006fb0:	40014400 	.word	0x40014400
 8006fb4:	40014800 	.word	0x40014800
 8006fb8:	40001800 	.word	0x40001800
 8006fbc:	40001c00 	.word	0x40001c00
 8006fc0:	40002000 	.word	0x40002000

08006fc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b087      	sub	sp, #28
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a1b      	ldr	r3, [r3, #32]
 8006fd8:	f023 0201 	bic.w	r2, r3, #1
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ff2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f023 0303 	bic.w	r3, r3, #3
 8006ffa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	4313      	orrs	r3, r2
 8007004:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	f023 0302 	bic.w	r3, r3, #2
 800700c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	4313      	orrs	r3, r2
 8007016:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a20      	ldr	r2, [pc, #128]	@ (800709c <TIM_OC1_SetConfig+0xd8>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d003      	beq.n	8007028 <TIM_OC1_SetConfig+0x64>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a1f      	ldr	r2, [pc, #124]	@ (80070a0 <TIM_OC1_SetConfig+0xdc>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d10c      	bne.n	8007042 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f023 0308 	bic.w	r3, r3, #8
 800702e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	697a      	ldr	r2, [r7, #20]
 8007036:	4313      	orrs	r3, r2
 8007038:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	f023 0304 	bic.w	r3, r3, #4
 8007040:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a15      	ldr	r2, [pc, #84]	@ (800709c <TIM_OC1_SetConfig+0xd8>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d003      	beq.n	8007052 <TIM_OC1_SetConfig+0x8e>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a14      	ldr	r2, [pc, #80]	@ (80070a0 <TIM_OC1_SetConfig+0xdc>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d111      	bne.n	8007076 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007058:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007060:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	695b      	ldr	r3, [r3, #20]
 8007066:	693a      	ldr	r2, [r7, #16]
 8007068:	4313      	orrs	r3, r2
 800706a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	699b      	ldr	r3, [r3, #24]
 8007070:	693a      	ldr	r2, [r7, #16]
 8007072:	4313      	orrs	r3, r2
 8007074:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	693a      	ldr	r2, [r7, #16]
 800707a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	68fa      	ldr	r2, [r7, #12]
 8007080:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	685a      	ldr	r2, [r3, #4]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	621a      	str	r2, [r3, #32]
}
 8007090:	bf00      	nop
 8007092:	371c      	adds	r7, #28
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr
 800709c:	40010000 	.word	0x40010000
 80070a0:	40010400 	.word	0x40010400

080070a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b087      	sub	sp, #28
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a1b      	ldr	r3, [r3, #32]
 80070b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a1b      	ldr	r3, [r3, #32]
 80070b8:	f023 0210 	bic.w	r2, r3, #16
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	699b      	ldr	r3, [r3, #24]
 80070ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	021b      	lsls	r3, r3, #8
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	4313      	orrs	r3, r2
 80070e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	f023 0320 	bic.w	r3, r3, #32
 80070ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	011b      	lsls	r3, r3, #4
 80070f6:	697a      	ldr	r2, [r7, #20]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	4a22      	ldr	r2, [pc, #136]	@ (8007188 <TIM_OC2_SetConfig+0xe4>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d003      	beq.n	800710c <TIM_OC2_SetConfig+0x68>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4a21      	ldr	r2, [pc, #132]	@ (800718c <TIM_OC2_SetConfig+0xe8>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d10d      	bne.n	8007128 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007112:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	011b      	lsls	r3, r3, #4
 800711a:	697a      	ldr	r2, [r7, #20]
 800711c:	4313      	orrs	r3, r2
 800711e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007126:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	4a17      	ldr	r2, [pc, #92]	@ (8007188 <TIM_OC2_SetConfig+0xe4>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d003      	beq.n	8007138 <TIM_OC2_SetConfig+0x94>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4a16      	ldr	r2, [pc, #88]	@ (800718c <TIM_OC2_SetConfig+0xe8>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d113      	bne.n	8007160 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800713e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007146:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	695b      	ldr	r3, [r3, #20]
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	693a      	ldr	r2, [r7, #16]
 8007150:	4313      	orrs	r3, r2
 8007152:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	693a      	ldr	r2, [r7, #16]
 800715c:	4313      	orrs	r3, r2
 800715e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	693a      	ldr	r2, [r7, #16]
 8007164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	68fa      	ldr	r2, [r7, #12]
 800716a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	685a      	ldr	r2, [r3, #4]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	697a      	ldr	r2, [r7, #20]
 8007178:	621a      	str	r2, [r3, #32]
}
 800717a:	bf00      	nop
 800717c:	371c      	adds	r7, #28
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
 8007186:	bf00      	nop
 8007188:	40010000 	.word	0x40010000
 800718c:	40010400 	.word	0x40010400

08007190 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007190:	b480      	push	{r7}
 8007192:	b087      	sub	sp, #28
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a1b      	ldr	r3, [r3, #32]
 800719e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6a1b      	ldr	r3, [r3, #32]
 80071a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	69db      	ldr	r3, [r3, #28]
 80071b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f023 0303 	bic.w	r3, r3, #3
 80071c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80071d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	021b      	lsls	r3, r3, #8
 80071e0:	697a      	ldr	r2, [r7, #20]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a21      	ldr	r2, [pc, #132]	@ (8007270 <TIM_OC3_SetConfig+0xe0>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d003      	beq.n	80071f6 <TIM_OC3_SetConfig+0x66>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a20      	ldr	r2, [pc, #128]	@ (8007274 <TIM_OC3_SetConfig+0xe4>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d10d      	bne.n	8007212 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80071fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	021b      	lsls	r3, r3, #8
 8007204:	697a      	ldr	r2, [r7, #20]
 8007206:	4313      	orrs	r3, r2
 8007208:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007210:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a16      	ldr	r2, [pc, #88]	@ (8007270 <TIM_OC3_SetConfig+0xe0>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d003      	beq.n	8007222 <TIM_OC3_SetConfig+0x92>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a15      	ldr	r2, [pc, #84]	@ (8007274 <TIM_OC3_SetConfig+0xe4>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d113      	bne.n	800724a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007228:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007230:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	695b      	ldr	r3, [r3, #20]
 8007236:	011b      	lsls	r3, r3, #4
 8007238:	693a      	ldr	r2, [r7, #16]
 800723a:	4313      	orrs	r3, r2
 800723c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	699b      	ldr	r3, [r3, #24]
 8007242:	011b      	lsls	r3, r3, #4
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	4313      	orrs	r3, r2
 8007248:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	693a      	ldr	r2, [r7, #16]
 800724e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	697a      	ldr	r2, [r7, #20]
 8007262:	621a      	str	r2, [r3, #32]
}
 8007264:	bf00      	nop
 8007266:	371c      	adds	r7, #28
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr
 8007270:	40010000 	.word	0x40010000
 8007274:	40010400 	.word	0x40010400

08007278 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007278:	b480      	push	{r7}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6a1b      	ldr	r3, [r3, #32]
 800728c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	69db      	ldr	r3, [r3, #28]
 800729e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	021b      	lsls	r3, r3, #8
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80072c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	031b      	lsls	r3, r3, #12
 80072ca:	693a      	ldr	r2, [r7, #16]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a12      	ldr	r2, [pc, #72]	@ (800731c <TIM_OC4_SetConfig+0xa4>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d003      	beq.n	80072e0 <TIM_OC4_SetConfig+0x68>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a11      	ldr	r2, [pc, #68]	@ (8007320 <TIM_OC4_SetConfig+0xa8>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d109      	bne.n	80072f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80072e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	695b      	ldr	r3, [r3, #20]
 80072ec:	019b      	lsls	r3, r3, #6
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	697a      	ldr	r2, [r7, #20]
 80072f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	685a      	ldr	r2, [r3, #4]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	693a      	ldr	r2, [r7, #16]
 800730c:	621a      	str	r2, [r3, #32]
}
 800730e:	bf00      	nop
 8007310:	371c      	adds	r7, #28
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	40010000 	.word	0x40010000
 8007320:	40010400 	.word	0x40010400

08007324 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007324:	b480      	push	{r7}
 8007326:	b087      	sub	sp, #28
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6a1b      	ldr	r3, [r3, #32]
 8007334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6a1b      	ldr	r3, [r3, #32]
 800733a:	f023 0201 	bic.w	r2, r3, #1
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	699b      	ldr	r3, [r3, #24]
 8007346:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800734e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	011b      	lsls	r3, r3, #4
 8007354:	693a      	ldr	r2, [r7, #16]
 8007356:	4313      	orrs	r3, r2
 8007358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f023 030a 	bic.w	r3, r3, #10
 8007360:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007362:	697a      	ldr	r2, [r7, #20]
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	4313      	orrs	r3, r2
 8007368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	697a      	ldr	r2, [r7, #20]
 8007374:	621a      	str	r2, [r3, #32]
}
 8007376:	bf00      	nop
 8007378:	371c      	adds	r7, #28
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr

08007382 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007382:	b480      	push	{r7}
 8007384:	b087      	sub	sp, #28
 8007386:	af00      	add	r7, sp, #0
 8007388:	60f8      	str	r0, [r7, #12]
 800738a:	60b9      	str	r1, [r7, #8]
 800738c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6a1b      	ldr	r3, [r3, #32]
 8007392:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6a1b      	ldr	r3, [r3, #32]
 8007398:	f023 0210 	bic.w	r2, r3, #16
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	699b      	ldr	r3, [r3, #24]
 80073a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80073ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	031b      	lsls	r3, r3, #12
 80073b2:	693a      	ldr	r2, [r7, #16]
 80073b4:	4313      	orrs	r3, r2
 80073b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80073be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	011b      	lsls	r3, r3, #4
 80073c4:	697a      	ldr	r2, [r7, #20]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	697a      	ldr	r2, [r7, #20]
 80073d4:	621a      	str	r2, [r3, #32]
}
 80073d6:	bf00      	nop
 80073d8:	371c      	adds	r7, #28
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b085      	sub	sp, #20
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
 80073ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073fa:	683a      	ldr	r2, [r7, #0]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	4313      	orrs	r3, r2
 8007400:	f043 0307 	orr.w	r3, r3, #7
 8007404:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	609a      	str	r2, [r3, #8]
}
 800740c:	bf00      	nop
 800740e:	3714      	adds	r7, #20
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007418:	b480      	push	{r7}
 800741a:	b087      	sub	sp, #28
 800741c:	af00      	add	r7, sp, #0
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	60b9      	str	r1, [r7, #8]
 8007422:	607a      	str	r2, [r7, #4]
 8007424:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007432:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	021a      	lsls	r2, r3, #8
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	431a      	orrs	r2, r3
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	4313      	orrs	r3, r2
 8007440:	697a      	ldr	r2, [r7, #20]
 8007442:	4313      	orrs	r3, r2
 8007444:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	697a      	ldr	r2, [r7, #20]
 800744a:	609a      	str	r2, [r3, #8]
}
 800744c:	bf00      	nop
 800744e:	371c      	adds	r7, #28
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007458:	b480      	push	{r7}
 800745a:	b085      	sub	sp, #20
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007468:	2b01      	cmp	r3, #1
 800746a:	d101      	bne.n	8007470 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800746c:	2302      	movs	r3, #2
 800746e:	e05a      	b.n	8007526 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2202      	movs	r2, #2
 800747c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007496:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	4313      	orrs	r3, r2
 80074a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68fa      	ldr	r2, [r7, #12]
 80074a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a21      	ldr	r2, [pc, #132]	@ (8007534 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d022      	beq.n	80074fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074bc:	d01d      	beq.n	80074fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a1d      	ldr	r2, [pc, #116]	@ (8007538 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d018      	beq.n	80074fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a1b      	ldr	r2, [pc, #108]	@ (800753c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d013      	beq.n	80074fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a1a      	ldr	r2, [pc, #104]	@ (8007540 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d00e      	beq.n	80074fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a18      	ldr	r2, [pc, #96]	@ (8007544 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d009      	beq.n	80074fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a17      	ldr	r2, [pc, #92]	@ (8007548 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d004      	beq.n	80074fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a15      	ldr	r2, [pc, #84]	@ (800754c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d10c      	bne.n	8007514 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007500:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	68ba      	ldr	r2, [r7, #8]
 8007508:	4313      	orrs	r3, r2
 800750a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	68ba      	ldr	r2, [r7, #8]
 8007512:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2201      	movs	r2, #1
 8007518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3714      	adds	r7, #20
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr
 8007532:	bf00      	nop
 8007534:	40010000 	.word	0x40010000
 8007538:	40000400 	.word	0x40000400
 800753c:	40000800 	.word	0x40000800
 8007540:	40000c00 	.word	0x40000c00
 8007544:	40010400 	.word	0x40010400
 8007548:	40014000 	.word	0x40014000
 800754c:	40001800 	.word	0x40001800

08007550 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b082      	sub	sp, #8
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d101      	bne.n	8007562 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800755e:	2301      	movs	r3, #1
 8007560:	e042      	b.n	80075e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2b00      	cmp	r3, #0
 800756c:	d106      	bne.n	800757c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f7fa fb9e 	bl	8001cb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2224      	movs	r2, #36	@ 0x24
 8007580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	68da      	ldr	r2, [r3, #12]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007592:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 ff81 	bl	800849c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	691a      	ldr	r2, [r3, #16]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80075a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	695a      	ldr	r2, [r3, #20]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80075b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68da      	ldr	r2, [r3, #12]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80075c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2220      	movs	r2, #32
 80075d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2220      	movs	r2, #32
 80075dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80075e6:	2300      	movs	r3, #0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3708      	adds	r7, #8
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b08c      	sub	sp, #48	@ 0x30
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	4613      	mov	r3, r2
 80075fc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007604:	b2db      	uxtb	r3, r3
 8007606:	2b20      	cmp	r3, #32
 8007608:	d14a      	bne.n	80076a0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d002      	beq.n	8007616 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007610:	88fb      	ldrh	r3, [r7, #6]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d101      	bne.n	800761a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e043      	b.n	80076a2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2201      	movs	r2, #1
 800761e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007626:	88fb      	ldrh	r3, [r7, #6]
 8007628:	461a      	mov	r2, r3
 800762a:	68b9      	ldr	r1, [r7, #8]
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f000 fcd5 	bl	8007fdc <UART_Start_Receive_DMA>
 8007632:	4603      	mov	r3, r0
 8007634:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007638:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800763c:	2b00      	cmp	r3, #0
 800763e:	d12c      	bne.n	800769a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007644:	2b01      	cmp	r3, #1
 8007646:	d125      	bne.n	8007694 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007648:	2300      	movs	r3, #0
 800764a:	613b      	str	r3, [r7, #16]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	613b      	str	r3, [r7, #16]
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	613b      	str	r3, [r7, #16]
 800765c:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	330c      	adds	r3, #12
 8007664:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	e853 3f00 	ldrex	r3, [r3]
 800766c:	617b      	str	r3, [r7, #20]
   return(result);
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	f043 0310 	orr.w	r3, r3, #16
 8007674:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	330c      	adds	r3, #12
 800767c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800767e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007680:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007682:	6a39      	ldr	r1, [r7, #32]
 8007684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007686:	e841 2300 	strex	r3, r2, [r1]
 800768a:	61fb      	str	r3, [r7, #28]
   return(result);
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d1e5      	bne.n	800765e <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8007692:	e002      	b.n	800769a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800769a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800769e:	e000      	b.n	80076a2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80076a0:	2302      	movs	r3, #2
  }
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3730      	adds	r7, #48	@ 0x30
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80076aa:	b580      	push	{r7, lr}
 80076ac:	b0a0      	sub	sp, #128	@ 0x80
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	330c      	adds	r3, #12
 80076b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076bc:	e853 3f00 	ldrex	r3, [r3]
 80076c0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80076c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076c4:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80076c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	330c      	adds	r3, #12
 80076d0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80076d2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80076d4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80076d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80076da:	e841 2300 	strex	r3, r2, [r1]
 80076de:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80076e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1e5      	bne.n	80076b2 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	3314      	adds	r3, #20
 80076ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076f0:	e853 3f00 	ldrex	r3, [r3]
 80076f4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80076f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076f8:	f023 0301 	bic.w	r3, r3, #1
 80076fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	3314      	adds	r3, #20
 8007704:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007706:	657a      	str	r2, [r7, #84]	@ 0x54
 8007708:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800770c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800770e:	e841 2300 	strex	r3, r2, [r1]
 8007712:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007714:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007716:	2b00      	cmp	r3, #0
 8007718:	d1e5      	bne.n	80076e6 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800771e:	2b01      	cmp	r3, #1
 8007720:	d119      	bne.n	8007756 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	330c      	adds	r3, #12
 8007728:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800772a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800772c:	e853 3f00 	ldrex	r3, [r3]
 8007730:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007734:	f023 0310 	bic.w	r3, r3, #16
 8007738:	677b      	str	r3, [r7, #116]	@ 0x74
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	330c      	adds	r3, #12
 8007740:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007742:	643a      	str	r2, [r7, #64]	@ 0x40
 8007744:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007746:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007748:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800774a:	e841 2300 	strex	r3, r2, [r1]
 800774e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1e5      	bne.n	8007722 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	695b      	ldr	r3, [r3, #20]
 800775c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007760:	2b80      	cmp	r3, #128	@ 0x80
 8007762:	d136      	bne.n	80077d2 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	3314      	adds	r3, #20
 800776a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776c:	6a3b      	ldr	r3, [r7, #32]
 800776e:	e853 3f00 	ldrex	r3, [r3]
 8007772:	61fb      	str	r3, [r7, #28]
   return(result);
 8007774:	69fb      	ldr	r3, [r7, #28]
 8007776:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800777a:	673b      	str	r3, [r7, #112]	@ 0x70
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	3314      	adds	r3, #20
 8007782:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007784:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007786:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007788:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800778a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800778c:	e841 2300 	strex	r3, r2, [r1]
 8007790:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1e5      	bne.n	8007764 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800779c:	2b00      	cmp	r3, #0
 800779e:	d018      	beq.n	80077d2 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a4:	2200      	movs	r2, #0
 80077a6:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ac:	4618      	mov	r0, r3
 80077ae:	f7fa fff1 	bl	8002794 <HAL_DMA_Abort>
 80077b2:	4603      	mov	r3, r0
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d00c      	beq.n	80077d2 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077bc:	4618      	mov	r0, r3
 80077be:	f7fb fa13 	bl	8002be8 <HAL_DMA_GetError>
 80077c2:	4603      	mov	r3, r0
 80077c4:	2b20      	cmp	r3, #32
 80077c6:	d104      	bne.n	80077d2 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2210      	movs	r2, #16
 80077cc:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 80077ce:	2303      	movs	r3, #3
 80077d0:	e052      	b.n	8007878 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	695b      	ldr	r3, [r3, #20]
 80077d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077dc:	2b40      	cmp	r3, #64	@ 0x40
 80077de:	d136      	bne.n	800784e <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	3314      	adds	r3, #20
 80077e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	e853 3f00 	ldrex	r3, [r3]
 80077ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	3314      	adds	r3, #20
 80077fe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007800:	61ba      	str	r2, [r7, #24]
 8007802:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007804:	6979      	ldr	r1, [r7, #20]
 8007806:	69ba      	ldr	r2, [r7, #24]
 8007808:	e841 2300 	strex	r3, r2, [r1]
 800780c:	613b      	str	r3, [r7, #16]
   return(result);
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1e5      	bne.n	80077e0 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007818:	2b00      	cmp	r3, #0
 800781a:	d018      	beq.n	800784e <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007820:	2200      	movs	r2, #0
 8007822:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007828:	4618      	mov	r0, r3
 800782a:	f7fa ffb3 	bl	8002794 <HAL_DMA_Abort>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d00c      	beq.n	800784e <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007838:	4618      	mov	r0, r3
 800783a:	f7fb f9d5 	bl	8002be8 <HAL_DMA_GetError>
 800783e:	4603      	mov	r3, r0
 8007840:	2b20      	cmp	r3, #32
 8007842:	d104      	bne.n	800784e <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2210      	movs	r2, #16
 8007848:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800784a:	2303      	movs	r3, #3
 800784c:	e014      	b.n	8007878 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2200      	movs	r2, #0
 800785e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2220      	movs	r2, #32
 8007864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2220      	movs	r2, #32
 800786c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8007876:	2300      	movs	r3, #0
}
 8007878:	4618      	mov	r0, r3
 800787a:	3780      	adds	r7, #128	@ 0x80
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}

08007880 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b0ba      	sub	sp, #232	@ 0xe8
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	695b      	ldr	r3, [r3, #20]
 80078a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80078a6:	2300      	movs	r3, #0
 80078a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80078ac:	2300      	movs	r3, #0
 80078ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80078b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078b6:	f003 030f 	and.w	r3, r3, #15
 80078ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80078be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d10f      	bne.n	80078e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80078c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078ca:	f003 0320 	and.w	r3, r3, #32
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d009      	beq.n	80078e6 <HAL_UART_IRQHandler+0x66>
 80078d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078d6:	f003 0320 	and.w	r3, r3, #32
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d003      	beq.n	80078e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fd1d 	bl	800831e <UART_Receive_IT>
      return;
 80078e4:	e25b      	b.n	8007d9e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80078e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f000 80de 	beq.w	8007aac <HAL_UART_IRQHandler+0x22c>
 80078f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078f4:	f003 0301 	and.w	r3, r3, #1
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d106      	bne.n	800790a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80078fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007900:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007904:	2b00      	cmp	r3, #0
 8007906:	f000 80d1 	beq.w	8007aac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800790a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800790e:	f003 0301 	and.w	r3, r3, #1
 8007912:	2b00      	cmp	r3, #0
 8007914:	d00b      	beq.n	800792e <HAL_UART_IRQHandler+0xae>
 8007916:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800791a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800791e:	2b00      	cmp	r3, #0
 8007920:	d005      	beq.n	800792e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007926:	f043 0201 	orr.w	r2, r3, #1
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800792e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007932:	f003 0304 	and.w	r3, r3, #4
 8007936:	2b00      	cmp	r3, #0
 8007938:	d00b      	beq.n	8007952 <HAL_UART_IRQHandler+0xd2>
 800793a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800793e:	f003 0301 	and.w	r3, r3, #1
 8007942:	2b00      	cmp	r3, #0
 8007944:	d005      	beq.n	8007952 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800794a:	f043 0202 	orr.w	r2, r3, #2
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007956:	f003 0302 	and.w	r3, r3, #2
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00b      	beq.n	8007976 <HAL_UART_IRQHandler+0xf6>
 800795e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007962:	f003 0301 	and.w	r3, r3, #1
 8007966:	2b00      	cmp	r3, #0
 8007968:	d005      	beq.n	8007976 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800796e:	f043 0204 	orr.w	r2, r3, #4
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800797a:	f003 0308 	and.w	r3, r3, #8
 800797e:	2b00      	cmp	r3, #0
 8007980:	d011      	beq.n	80079a6 <HAL_UART_IRQHandler+0x126>
 8007982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007986:	f003 0320 	and.w	r3, r3, #32
 800798a:	2b00      	cmp	r3, #0
 800798c:	d105      	bne.n	800799a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800798e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007992:	f003 0301 	and.w	r3, r3, #1
 8007996:	2b00      	cmp	r3, #0
 8007998:	d005      	beq.n	80079a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800799e:	f043 0208 	orr.w	r2, r3, #8
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f000 81f2 	beq.w	8007d94 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80079b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079b4:	f003 0320 	and.w	r3, r3, #32
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d008      	beq.n	80079ce <HAL_UART_IRQHandler+0x14e>
 80079bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079c0:	f003 0320 	and.w	r3, r3, #32
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d002      	beq.n	80079ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 fca8 	bl	800831e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d8:	2b40      	cmp	r3, #64	@ 0x40
 80079da:	bf0c      	ite	eq
 80079dc:	2301      	moveq	r3, #1
 80079de:	2300      	movne	r3, #0
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079ea:	f003 0308 	and.w	r3, r3, #8
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d103      	bne.n	80079fa <HAL_UART_IRQHandler+0x17a>
 80079f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d04f      	beq.n	8007a9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f000 fbb0 	bl	8008160 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a0a:	2b40      	cmp	r3, #64	@ 0x40
 8007a0c:	d141      	bne.n	8007a92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	3314      	adds	r3, #20
 8007a14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007a1c:	e853 3f00 	ldrex	r3, [r3]
 8007a20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007a24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	3314      	adds	r3, #20
 8007a36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007a3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007a3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007a46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007a4a:	e841 2300 	strex	r3, r2, [r1]
 8007a4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007a52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d1d9      	bne.n	8007a0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d013      	beq.n	8007a8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a66:	4a7e      	ldr	r2, [pc, #504]	@ (8007c60 <HAL_UART_IRQHandler+0x3e0>)
 8007a68:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7fa ff00 	bl	8002874 <HAL_DMA_Abort_IT>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d016      	beq.n	8007aa8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007a84:	4610      	mov	r0, r2
 8007a86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a88:	e00e      	b.n	8007aa8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f7f9 fc46 	bl	800131c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a90:	e00a      	b.n	8007aa8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f7f9 fc42 	bl	800131c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a98:	e006      	b.n	8007aa8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f7f9 fc3e 	bl	800131c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007aa6:	e175      	b.n	8007d94 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aa8:	bf00      	nop
    return;
 8007aaa:	e173      	b.n	8007d94 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	f040 814f 	bne.w	8007d54 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aba:	f003 0310 	and.w	r3, r3, #16
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	f000 8148 	beq.w	8007d54 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ac8:	f003 0310 	and.w	r3, r3, #16
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f000 8141 	beq.w	8007d54 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60bb      	str	r3, [r7, #8]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	60bb      	str	r3, [r7, #8]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	60bb      	str	r3, [r7, #8]
 8007ae6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	695b      	ldr	r3, [r3, #20]
 8007aee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af2:	2b40      	cmp	r3, #64	@ 0x40
 8007af4:	f040 80b6 	bne.w	8007c64 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007b04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 8145 	beq.w	8007d98 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b16:	429a      	cmp	r2, r3
 8007b18:	f080 813e 	bcs.w	8007d98 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b22:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b28:	69db      	ldr	r3, [r3, #28]
 8007b2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b2e:	f000 8088 	beq.w	8007c42 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	330c      	adds	r3, #12
 8007b38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b40:	e853 3f00 	ldrex	r3, [r3]
 8007b44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007b48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007b4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	330c      	adds	r3, #12
 8007b5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007b5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007b62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007b6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007b6e:	e841 2300 	strex	r3, r2, [r1]
 8007b72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007b76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1d9      	bne.n	8007b32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	3314      	adds	r3, #20
 8007b84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b88:	e853 3f00 	ldrex	r3, [r3]
 8007b8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007b8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b90:	f023 0301 	bic.w	r3, r3, #1
 8007b94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	3314      	adds	r3, #20
 8007b9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007ba2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007ba6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007baa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007bae:	e841 2300 	strex	r3, r2, [r1]
 8007bb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007bb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1e1      	bne.n	8007b7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	3314      	adds	r3, #20
 8007bc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007bc4:	e853 3f00 	ldrex	r3, [r3]
 8007bc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007bca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	3314      	adds	r3, #20
 8007bda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007bde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007be0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007be4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007be6:	e841 2300 	strex	r3, r2, [r1]
 8007bea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007bec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d1e3      	bne.n	8007bba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2220      	movs	r2, #32
 8007bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	330c      	adds	r3, #12
 8007c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c0a:	e853 3f00 	ldrex	r3, [r3]
 8007c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007c10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c12:	f023 0310 	bic.w	r3, r3, #16
 8007c16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	330c      	adds	r3, #12
 8007c20:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007c24:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007c26:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c2c:	e841 2300 	strex	r3, r2, [r1]
 8007c30:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007c32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d1e3      	bne.n	8007c00 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f7fa fda9 	bl	8002794 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2202      	movs	r2, #2
 8007c46:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	1ad3      	subs	r3, r2, r3
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	4619      	mov	r1, r3
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f7f9 fa15 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007c5e:	e09b      	b.n	8007d98 <HAL_UART_IRQHandler+0x518>
 8007c60:	08008227 	.word	0x08008227
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	1ad3      	subs	r3, r2, r3
 8007c70:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f000 808e 	beq.w	8007d9c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007c80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f000 8089 	beq.w	8007d9c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	330c      	adds	r3, #12
 8007c90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c94:	e853 3f00 	ldrex	r3, [r3]
 8007c98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ca0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	330c      	adds	r3, #12
 8007caa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007cae:	647a      	str	r2, [r7, #68]	@ 0x44
 8007cb0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007cb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007cb6:	e841 2300 	strex	r3, r2, [r1]
 8007cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d1e3      	bne.n	8007c8a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	3314      	adds	r3, #20
 8007cc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ccc:	e853 3f00 	ldrex	r3, [r3]
 8007cd0:	623b      	str	r3, [r7, #32]
   return(result);
 8007cd2:	6a3b      	ldr	r3, [r7, #32]
 8007cd4:	f023 0301 	bic.w	r3, r3, #1
 8007cd8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	3314      	adds	r3, #20
 8007ce2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007ce6:	633a      	str	r2, [r7, #48]	@ 0x30
 8007ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007cec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cee:	e841 2300 	strex	r3, r2, [r1]
 8007cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d1e3      	bne.n	8007cc2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	330c      	adds	r3, #12
 8007d0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	e853 3f00 	ldrex	r3, [r3]
 8007d16:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f023 0310 	bic.w	r3, r3, #16
 8007d1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	330c      	adds	r3, #12
 8007d28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007d2c:	61fa      	str	r2, [r7, #28]
 8007d2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d30:	69b9      	ldr	r1, [r7, #24]
 8007d32:	69fa      	ldr	r2, [r7, #28]
 8007d34:	e841 2300 	strex	r3, r2, [r1]
 8007d38:	617b      	str	r3, [r7, #20]
   return(result);
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d1e3      	bne.n	8007d08 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2202      	movs	r2, #2
 8007d44:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f7f9 f99b 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007d52:	e023      	b.n	8007d9c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d009      	beq.n	8007d74 <HAL_UART_IRQHandler+0x4f4>
 8007d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d003      	beq.n	8007d74 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 fa6e 	bl	800824e <UART_Transmit_IT>
    return;
 8007d72:	e014      	b.n	8007d9e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d00e      	beq.n	8007d9e <HAL_UART_IRQHandler+0x51e>
 8007d80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d008      	beq.n	8007d9e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f000 faae 	bl	80082ee <UART_EndTransmit_IT>
    return;
 8007d92:	e004      	b.n	8007d9e <HAL_UART_IRQHandler+0x51e>
    return;
 8007d94:	bf00      	nop
 8007d96:	e002      	b.n	8007d9e <HAL_UART_IRQHandler+0x51e>
      return;
 8007d98:	bf00      	nop
 8007d9a:	e000      	b.n	8007d9e <HAL_UART_IRQHandler+0x51e>
      return;
 8007d9c:	bf00      	nop
  }
}
 8007d9e:	37e8      	adds	r7, #232	@ 0xe8
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007dac:	bf00      	nop
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b083      	sub	sp, #12
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007dc0:	bf00      	nop
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b083      	sub	sp, #12
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007dd4:	bf00      	nop
 8007dd6:	370c      	adds	r7, #12
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr

08007de0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b09c      	sub	sp, #112	@ 0x70
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dec:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d172      	bne.n	8007ee2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007dfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dfe:	2200      	movs	r2, #0
 8007e00:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	330c      	adds	r3, #12
 8007e08:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e0c:	e853 3f00 	ldrex	r3, [r3]
 8007e10:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007e12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	330c      	adds	r3, #12
 8007e20:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007e22:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007e24:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e2a:	e841 2300 	strex	r3, r2, [r1]
 8007e2e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007e30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e5      	bne.n	8007e02 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	3314      	adds	r3, #20
 8007e3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e40:	e853 3f00 	ldrex	r3, [r3]
 8007e44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e48:	f023 0301 	bic.w	r3, r3, #1
 8007e4c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007e4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	3314      	adds	r3, #20
 8007e54:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007e56:	647a      	str	r2, [r7, #68]	@ 0x44
 8007e58:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e5e:	e841 2300 	strex	r3, r2, [r1]
 8007e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d1e5      	bne.n	8007e36 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	3314      	adds	r3, #20
 8007e70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e74:	e853 3f00 	ldrex	r3, [r3]
 8007e78:	623b      	str	r3, [r7, #32]
   return(result);
 8007e7a:	6a3b      	ldr	r3, [r7, #32]
 8007e7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e80:	663b      	str	r3, [r7, #96]	@ 0x60
 8007e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	3314      	adds	r3, #20
 8007e88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007e8a:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e92:	e841 2300 	strex	r3, r2, [r1]
 8007e96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d1e5      	bne.n	8007e6a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ea0:	2220      	movs	r2, #32
 8007ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ea6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d119      	bne.n	8007ee2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007eae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	330c      	adds	r3, #12
 8007eb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	e853 3f00 	ldrex	r3, [r3]
 8007ebc:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f023 0310 	bic.w	r3, r3, #16
 8007ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	330c      	adds	r3, #12
 8007ecc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ece:	61fa      	str	r2, [r7, #28]
 8007ed0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed2:	69b9      	ldr	r1, [r7, #24]
 8007ed4:	69fa      	ldr	r2, [r7, #28]
 8007ed6:	e841 2300 	strex	r3, r2, [r1]
 8007eda:	617b      	str	r3, [r7, #20]
   return(result);
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1e5      	bne.n	8007eae <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ee2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ee8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d106      	bne.n	8007efe <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ef0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ef2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007ef4:	4619      	mov	r1, r3
 8007ef6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007ef8:	f7f9 f8c6 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007efc:	e002      	b.n	8007f04 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007efe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f00:	f7ff ff5a 	bl	8007db8 <HAL_UART_RxCpltCallback>
}
 8007f04:	bf00      	nop
 8007f06:	3770      	adds	r7, #112	@ 0x70
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b084      	sub	sp, #16
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f18:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d108      	bne.n	8007f3a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f2c:	085b      	lsrs	r3, r3, #1
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	4619      	mov	r1, r3
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f7f9 f8a8 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f38:	e002      	b.n	8007f40 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007f3a:	68f8      	ldr	r0, [r7, #12]
 8007f3c:	f7ff ff46 	bl	8007dcc <HAL_UART_RxHalfCpltCallback>
}
 8007f40:	bf00      	nop
 8007f42:	3710      	adds	r7, #16
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b084      	sub	sp, #16
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007f50:	2300      	movs	r3, #0
 8007f52:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f58:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	695b      	ldr	r3, [r3, #20]
 8007f60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f64:	2b80      	cmp	r3, #128	@ 0x80
 8007f66:	bf0c      	ite	eq
 8007f68:	2301      	moveq	r3, #1
 8007f6a:	2300      	movne	r3, #0
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	2b21      	cmp	r3, #33	@ 0x21
 8007f7a:	d108      	bne.n	8007f8e <UART_DMAError+0x46>
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d005      	beq.n	8007f8e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	2200      	movs	r2, #0
 8007f86:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007f88:	68b8      	ldr	r0, [r7, #8]
 8007f8a:	f000 f8c1 	bl	8008110 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	695b      	ldr	r3, [r3, #20]
 8007f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f98:	2b40      	cmp	r3, #64	@ 0x40
 8007f9a:	bf0c      	ite	eq
 8007f9c:	2301      	moveq	r3, #1
 8007f9e:	2300      	movne	r3, #0
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	2b22      	cmp	r3, #34	@ 0x22
 8007fae:	d108      	bne.n	8007fc2 <UART_DMAError+0x7a>
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d005      	beq.n	8007fc2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007fbc:	68b8      	ldr	r0, [r7, #8]
 8007fbe:	f000 f8cf 	bl	8008160 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fc6:	f043 0210 	orr.w	r2, r3, #16
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007fce:	68b8      	ldr	r0, [r7, #8]
 8007fd0:	f7f9 f9a4 	bl	800131c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fd4:	bf00      	nop
 8007fd6:	3710      	adds	r7, #16
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b098      	sub	sp, #96	@ 0x60
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	60f8      	str	r0, [r7, #12]
 8007fe4:	60b9      	str	r1, [r7, #8]
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007fea:	68ba      	ldr	r2, [r7, #8]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	88fa      	ldrh	r2, [r7, #6]
 8007ff4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2222      	movs	r2, #34	@ 0x22
 8008000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008008:	4a3e      	ldr	r2, [pc, #248]	@ (8008104 <UART_Start_Receive_DMA+0x128>)
 800800a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008010:	4a3d      	ldr	r2, [pc, #244]	@ (8008108 <UART_Start_Receive_DMA+0x12c>)
 8008012:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008018:	4a3c      	ldr	r2, [pc, #240]	@ (800810c <UART_Start_Receive_DMA+0x130>)
 800801a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008020:	2200      	movs	r2, #0
 8008022:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008024:	f107 0308 	add.w	r3, r7, #8
 8008028:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	3304      	adds	r3, #4
 8008034:	4619      	mov	r1, r3
 8008036:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	88fb      	ldrh	r3, [r7, #6]
 800803c:	f7fa fb52 	bl	80026e4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008040:	2300      	movs	r3, #0
 8008042:	613b      	str	r3, [r7, #16]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	613b      	str	r3, [r7, #16]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	613b      	str	r3, [r7, #16]
 8008054:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d019      	beq.n	8008092 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	330c      	adds	r3, #12
 8008064:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008068:	e853 3f00 	ldrex	r3, [r3]
 800806c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800806e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008070:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008074:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	330c      	adds	r3, #12
 800807c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800807e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008080:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008082:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008084:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008086:	e841 2300 	strex	r3, r2, [r1]
 800808a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800808c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1e5      	bne.n	800805e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	3314      	adds	r3, #20
 8008098:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800809c:	e853 3f00 	ldrex	r3, [r3]
 80080a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a4:	f043 0301 	orr.w	r3, r3, #1
 80080a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	3314      	adds	r3, #20
 80080b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80080b2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80080b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80080b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80080ba:	e841 2300 	strex	r3, r2, [r1]
 80080be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80080c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d1e5      	bne.n	8008092 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	3314      	adds	r3, #20
 80080cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	e853 3f00 	ldrex	r3, [r3]
 80080d4:	617b      	str	r3, [r7, #20]
   return(result);
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	3314      	adds	r3, #20
 80080e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80080e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80080e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ea:	6a39      	ldr	r1, [r7, #32]
 80080ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080ee:	e841 2300 	strex	r3, r2, [r1]
 80080f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1e5      	bne.n	80080c6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80080fa:	2300      	movs	r3, #0
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3760      	adds	r7, #96	@ 0x60
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}
 8008104:	08007de1 	.word	0x08007de1
 8008108:	08007f0d 	.word	0x08007f0d
 800810c:	08007f49 	.word	0x08007f49

08008110 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008110:	b480      	push	{r7}
 8008112:	b089      	sub	sp, #36	@ 0x24
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	330c      	adds	r3, #12
 800811e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	e853 3f00 	ldrex	r3, [r3]
 8008126:	60bb      	str	r3, [r7, #8]
   return(result);
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800812e:	61fb      	str	r3, [r7, #28]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	330c      	adds	r3, #12
 8008136:	69fa      	ldr	r2, [r7, #28]
 8008138:	61ba      	str	r2, [r7, #24]
 800813a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813c:	6979      	ldr	r1, [r7, #20]
 800813e:	69ba      	ldr	r2, [r7, #24]
 8008140:	e841 2300 	strex	r3, r2, [r1]
 8008144:	613b      	str	r3, [r7, #16]
   return(result);
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d1e5      	bne.n	8008118 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2220      	movs	r2, #32
 8008150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008154:	bf00      	nop
 8008156:	3724      	adds	r7, #36	@ 0x24
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr

08008160 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008160:	b480      	push	{r7}
 8008162:	b095      	sub	sp, #84	@ 0x54
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	330c      	adds	r3, #12
 800816e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008172:	e853 3f00 	ldrex	r3, [r3]
 8008176:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800817e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	330c      	adds	r3, #12
 8008186:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008188:	643a      	str	r2, [r7, #64]	@ 0x40
 800818a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800818c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800818e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008190:	e841 2300 	strex	r3, r2, [r1]
 8008194:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1e5      	bne.n	8008168 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	3314      	adds	r3, #20
 80081a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a4:	6a3b      	ldr	r3, [r7, #32]
 80081a6:	e853 3f00 	ldrex	r3, [r3]
 80081aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80081ac:	69fb      	ldr	r3, [r7, #28]
 80081ae:	f023 0301 	bic.w	r3, r3, #1
 80081b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	3314      	adds	r3, #20
 80081ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80081bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80081be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80081c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081c4:	e841 2300 	strex	r3, r2, [r1]
 80081c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80081ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d1e5      	bne.n	800819c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d119      	bne.n	800820c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	330c      	adds	r3, #12
 80081de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	e853 3f00 	ldrex	r3, [r3]
 80081e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	f023 0310 	bic.w	r3, r3, #16
 80081ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	330c      	adds	r3, #12
 80081f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081f8:	61ba      	str	r2, [r7, #24]
 80081fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fc:	6979      	ldr	r1, [r7, #20]
 80081fe:	69ba      	ldr	r2, [r7, #24]
 8008200:	e841 2300 	strex	r3, r2, [r1]
 8008204:	613b      	str	r3, [r7, #16]
   return(result);
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d1e5      	bne.n	80081d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2220      	movs	r2, #32
 8008210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800821a:	bf00      	nop
 800821c:	3754      	adds	r7, #84	@ 0x54
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr

08008226 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b084      	sub	sp, #16
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008232:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2200      	movs	r2, #0
 8008238:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2200      	movs	r2, #0
 800823e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008240:	68f8      	ldr	r0, [r7, #12]
 8008242:	f7f9 f86b 	bl	800131c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008246:	bf00      	nop
 8008248:	3710      	adds	r7, #16
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800824e:	b480      	push	{r7}
 8008250:	b085      	sub	sp, #20
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800825c:	b2db      	uxtb	r3, r3
 800825e:	2b21      	cmp	r3, #33	@ 0x21
 8008260:	d13e      	bne.n	80082e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800826a:	d114      	bne.n	8008296 <UART_Transmit_IT+0x48>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	691b      	ldr	r3, [r3, #16]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d110      	bne.n	8008296 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6a1b      	ldr	r3, [r3, #32]
 8008278:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	881b      	ldrh	r3, [r3, #0]
 800827e:	461a      	mov	r2, r3
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008288:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6a1b      	ldr	r3, [r3, #32]
 800828e:	1c9a      	adds	r2, r3, #2
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	621a      	str	r2, [r3, #32]
 8008294:	e008      	b.n	80082a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6a1b      	ldr	r3, [r3, #32]
 800829a:	1c59      	adds	r1, r3, #1
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	6211      	str	r1, [r2, #32]
 80082a0:	781a      	ldrb	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	3b01      	subs	r3, #1
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	4619      	mov	r1, r3
 80082b6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d10f      	bne.n	80082dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	68da      	ldr	r2, [r3, #12]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80082ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	68da      	ldr	r2, [r3, #12]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80082dc:	2300      	movs	r3, #0
 80082de:	e000      	b.n	80082e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80082e0:	2302      	movs	r3, #2
  }
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3714      	adds	r7, #20
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr

080082ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082ee:	b580      	push	{r7, lr}
 80082f0:	b082      	sub	sp, #8
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	68da      	ldr	r2, [r3, #12]
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008304:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2220      	movs	r2, #32
 800830a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f7ff fd48 	bl	8007da4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3708      	adds	r7, #8
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}

0800831e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800831e:	b580      	push	{r7, lr}
 8008320:	b08c      	sub	sp, #48	@ 0x30
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800832c:	b2db      	uxtb	r3, r3
 800832e:	2b22      	cmp	r3, #34	@ 0x22
 8008330:	f040 80ae 	bne.w	8008490 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	689b      	ldr	r3, [r3, #8]
 8008338:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800833c:	d117      	bne.n	800836e <UART_Receive_IT+0x50>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d113      	bne.n	800836e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008346:	2300      	movs	r3, #0
 8008348:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800834e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	b29b      	uxth	r3, r3
 8008358:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800835c:	b29a      	uxth	r2, r3
 800835e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008360:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008366:	1c9a      	adds	r2, r3, #2
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	629a      	str	r2, [r3, #40]	@ 0x28
 800836c:	e026      	b.n	80083bc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008372:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008374:	2300      	movs	r3, #0
 8008376:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008380:	d007      	beq.n	8008392 <UART_Receive_IT+0x74>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d10a      	bne.n	80083a0 <UART_Receive_IT+0x82>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	691b      	ldr	r3, [r3, #16]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d106      	bne.n	80083a0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	b2da      	uxtb	r2, r3
 800839a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800839c:	701a      	strb	r2, [r3, #0]
 800839e:	e008      	b.n	80083b2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083ac:	b2da      	uxtb	r2, r3
 80083ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b6:	1c5a      	adds	r2, r3, #1
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083c0:	b29b      	uxth	r3, r3
 80083c2:	3b01      	subs	r3, #1
 80083c4:	b29b      	uxth	r3, r3
 80083c6:	687a      	ldr	r2, [r7, #4]
 80083c8:	4619      	mov	r1, r3
 80083ca:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d15d      	bne.n	800848c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	68da      	ldr	r2, [r3, #12]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f022 0220 	bic.w	r2, r2, #32
 80083de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	68da      	ldr	r2, [r3, #12]
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80083ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	695a      	ldr	r2, [r3, #20]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f022 0201 	bic.w	r2, r2, #1
 80083fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2220      	movs	r2, #32
 8008404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008412:	2b01      	cmp	r3, #1
 8008414:	d135      	bne.n	8008482 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2200      	movs	r2, #0
 800841a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	330c      	adds	r3, #12
 8008422:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008424:	697b      	ldr	r3, [r7, #20]
 8008426:	e853 3f00 	ldrex	r3, [r3]
 800842a:	613b      	str	r3, [r7, #16]
   return(result);
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	f023 0310 	bic.w	r3, r3, #16
 8008432:	627b      	str	r3, [r7, #36]	@ 0x24
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	330c      	adds	r3, #12
 800843a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800843c:	623a      	str	r2, [r7, #32]
 800843e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008440:	69f9      	ldr	r1, [r7, #28]
 8008442:	6a3a      	ldr	r2, [r7, #32]
 8008444:	e841 2300 	strex	r3, r2, [r1]
 8008448:	61bb      	str	r3, [r7, #24]
   return(result);
 800844a:	69bb      	ldr	r3, [r7, #24]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d1e5      	bne.n	800841c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f003 0310 	and.w	r3, r3, #16
 800845a:	2b10      	cmp	r3, #16
 800845c:	d10a      	bne.n	8008474 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800845e:	2300      	movs	r3, #0
 8008460:	60fb      	str	r3, [r7, #12]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	60fb      	str	r3, [r7, #12]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	60fb      	str	r3, [r7, #12]
 8008472:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008478:	4619      	mov	r1, r3
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f7f8 fe04 	bl	8001088 <HAL_UARTEx_RxEventCallback>
 8008480:	e002      	b.n	8008488 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f7ff fc98 	bl	8007db8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008488:	2300      	movs	r3, #0
 800848a:	e002      	b.n	8008492 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800848c:	2300      	movs	r3, #0
 800848e:	e000      	b.n	8008492 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008490:	2302      	movs	r3, #2
  }
}
 8008492:	4618      	mov	r0, r3
 8008494:	3730      	adds	r7, #48	@ 0x30
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}
	...

0800849c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800849c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80084a0:	b0c0      	sub	sp, #256	@ 0x100
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	691b      	ldr	r3, [r3, #16]
 80084b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80084b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084b8:	68d9      	ldr	r1, [r3, #12]
 80084ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	ea40 0301 	orr.w	r3, r0, r1
 80084c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80084c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084ca:	689a      	ldr	r2, [r3, #8]
 80084cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084d0:	691b      	ldr	r3, [r3, #16]
 80084d2:	431a      	orrs	r2, r3
 80084d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084d8:	695b      	ldr	r3, [r3, #20]
 80084da:	431a      	orrs	r2, r3
 80084dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084e0:	69db      	ldr	r3, [r3, #28]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80084e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	68db      	ldr	r3, [r3, #12]
 80084f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80084f4:	f021 010c 	bic.w	r1, r1, #12
 80084f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008502:	430b      	orrs	r3, r1
 8008504:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	695b      	ldr	r3, [r3, #20]
 800850e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008516:	6999      	ldr	r1, [r3, #24]
 8008518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800851c:	681a      	ldr	r2, [r3, #0]
 800851e:	ea40 0301 	orr.w	r3, r0, r1
 8008522:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	4b8f      	ldr	r3, [pc, #572]	@ (8008768 <UART_SetConfig+0x2cc>)
 800852c:	429a      	cmp	r2, r3
 800852e:	d005      	beq.n	800853c <UART_SetConfig+0xa0>
 8008530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	4b8d      	ldr	r3, [pc, #564]	@ (800876c <UART_SetConfig+0x2d0>)
 8008538:	429a      	cmp	r2, r3
 800853a:	d104      	bne.n	8008546 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800853c:	f7fe f9c6 	bl	80068cc <HAL_RCC_GetPCLK2Freq>
 8008540:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008544:	e003      	b.n	800854e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008546:	f7fe f9ad 	bl	80068a4 <HAL_RCC_GetPCLK1Freq>
 800854a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800854e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008552:	69db      	ldr	r3, [r3, #28]
 8008554:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008558:	f040 810c 	bne.w	8008774 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800855c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008560:	2200      	movs	r2, #0
 8008562:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008566:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800856a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800856e:	4622      	mov	r2, r4
 8008570:	462b      	mov	r3, r5
 8008572:	1891      	adds	r1, r2, r2
 8008574:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008576:	415b      	adcs	r3, r3
 8008578:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800857a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800857e:	4621      	mov	r1, r4
 8008580:	eb12 0801 	adds.w	r8, r2, r1
 8008584:	4629      	mov	r1, r5
 8008586:	eb43 0901 	adc.w	r9, r3, r1
 800858a:	f04f 0200 	mov.w	r2, #0
 800858e:	f04f 0300 	mov.w	r3, #0
 8008592:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008596:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800859a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800859e:	4690      	mov	r8, r2
 80085a0:	4699      	mov	r9, r3
 80085a2:	4623      	mov	r3, r4
 80085a4:	eb18 0303 	adds.w	r3, r8, r3
 80085a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80085ac:	462b      	mov	r3, r5
 80085ae:	eb49 0303 	adc.w	r3, r9, r3
 80085b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80085b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80085c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80085c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80085ca:	460b      	mov	r3, r1
 80085cc:	18db      	adds	r3, r3, r3
 80085ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80085d0:	4613      	mov	r3, r2
 80085d2:	eb42 0303 	adc.w	r3, r2, r3
 80085d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80085d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80085dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80085e0:	f7f8 fbbc 	bl	8000d5c <__aeabi_uldivmod>
 80085e4:	4602      	mov	r2, r0
 80085e6:	460b      	mov	r3, r1
 80085e8:	4b61      	ldr	r3, [pc, #388]	@ (8008770 <UART_SetConfig+0x2d4>)
 80085ea:	fba3 2302 	umull	r2, r3, r3, r2
 80085ee:	095b      	lsrs	r3, r3, #5
 80085f0:	011c      	lsls	r4, r3, #4
 80085f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085f6:	2200      	movs	r2, #0
 80085f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80085fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008600:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008604:	4642      	mov	r2, r8
 8008606:	464b      	mov	r3, r9
 8008608:	1891      	adds	r1, r2, r2
 800860a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800860c:	415b      	adcs	r3, r3
 800860e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008610:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008614:	4641      	mov	r1, r8
 8008616:	eb12 0a01 	adds.w	sl, r2, r1
 800861a:	4649      	mov	r1, r9
 800861c:	eb43 0b01 	adc.w	fp, r3, r1
 8008620:	f04f 0200 	mov.w	r2, #0
 8008624:	f04f 0300 	mov.w	r3, #0
 8008628:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800862c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008630:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008634:	4692      	mov	sl, r2
 8008636:	469b      	mov	fp, r3
 8008638:	4643      	mov	r3, r8
 800863a:	eb1a 0303 	adds.w	r3, sl, r3
 800863e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008642:	464b      	mov	r3, r9
 8008644:	eb4b 0303 	adc.w	r3, fp, r3
 8008648:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800864c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	2200      	movs	r2, #0
 8008654:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008658:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800865c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008660:	460b      	mov	r3, r1
 8008662:	18db      	adds	r3, r3, r3
 8008664:	643b      	str	r3, [r7, #64]	@ 0x40
 8008666:	4613      	mov	r3, r2
 8008668:	eb42 0303 	adc.w	r3, r2, r3
 800866c:	647b      	str	r3, [r7, #68]	@ 0x44
 800866e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008672:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008676:	f7f8 fb71 	bl	8000d5c <__aeabi_uldivmod>
 800867a:	4602      	mov	r2, r0
 800867c:	460b      	mov	r3, r1
 800867e:	4611      	mov	r1, r2
 8008680:	4b3b      	ldr	r3, [pc, #236]	@ (8008770 <UART_SetConfig+0x2d4>)
 8008682:	fba3 2301 	umull	r2, r3, r3, r1
 8008686:	095b      	lsrs	r3, r3, #5
 8008688:	2264      	movs	r2, #100	@ 0x64
 800868a:	fb02 f303 	mul.w	r3, r2, r3
 800868e:	1acb      	subs	r3, r1, r3
 8008690:	00db      	lsls	r3, r3, #3
 8008692:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008696:	4b36      	ldr	r3, [pc, #216]	@ (8008770 <UART_SetConfig+0x2d4>)
 8008698:	fba3 2302 	umull	r2, r3, r3, r2
 800869c:	095b      	lsrs	r3, r3, #5
 800869e:	005b      	lsls	r3, r3, #1
 80086a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80086a4:	441c      	add	r4, r3
 80086a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086aa:	2200      	movs	r2, #0
 80086ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80086b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80086b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80086b8:	4642      	mov	r2, r8
 80086ba:	464b      	mov	r3, r9
 80086bc:	1891      	adds	r1, r2, r2
 80086be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80086c0:	415b      	adcs	r3, r3
 80086c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80086c8:	4641      	mov	r1, r8
 80086ca:	1851      	adds	r1, r2, r1
 80086cc:	6339      	str	r1, [r7, #48]	@ 0x30
 80086ce:	4649      	mov	r1, r9
 80086d0:	414b      	adcs	r3, r1
 80086d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80086d4:	f04f 0200 	mov.w	r2, #0
 80086d8:	f04f 0300 	mov.w	r3, #0
 80086dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80086e0:	4659      	mov	r1, fp
 80086e2:	00cb      	lsls	r3, r1, #3
 80086e4:	4651      	mov	r1, sl
 80086e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80086ea:	4651      	mov	r1, sl
 80086ec:	00ca      	lsls	r2, r1, #3
 80086ee:	4610      	mov	r0, r2
 80086f0:	4619      	mov	r1, r3
 80086f2:	4603      	mov	r3, r0
 80086f4:	4642      	mov	r2, r8
 80086f6:	189b      	adds	r3, r3, r2
 80086f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80086fc:	464b      	mov	r3, r9
 80086fe:	460a      	mov	r2, r1
 8008700:	eb42 0303 	adc.w	r3, r2, r3
 8008704:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	2200      	movs	r2, #0
 8008710:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008714:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008718:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800871c:	460b      	mov	r3, r1
 800871e:	18db      	adds	r3, r3, r3
 8008720:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008722:	4613      	mov	r3, r2
 8008724:	eb42 0303 	adc.w	r3, r2, r3
 8008728:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800872a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800872e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008732:	f7f8 fb13 	bl	8000d5c <__aeabi_uldivmod>
 8008736:	4602      	mov	r2, r0
 8008738:	460b      	mov	r3, r1
 800873a:	4b0d      	ldr	r3, [pc, #52]	@ (8008770 <UART_SetConfig+0x2d4>)
 800873c:	fba3 1302 	umull	r1, r3, r3, r2
 8008740:	095b      	lsrs	r3, r3, #5
 8008742:	2164      	movs	r1, #100	@ 0x64
 8008744:	fb01 f303 	mul.w	r3, r1, r3
 8008748:	1ad3      	subs	r3, r2, r3
 800874a:	00db      	lsls	r3, r3, #3
 800874c:	3332      	adds	r3, #50	@ 0x32
 800874e:	4a08      	ldr	r2, [pc, #32]	@ (8008770 <UART_SetConfig+0x2d4>)
 8008750:	fba2 2303 	umull	r2, r3, r2, r3
 8008754:	095b      	lsrs	r3, r3, #5
 8008756:	f003 0207 	and.w	r2, r3, #7
 800875a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4422      	add	r2, r4
 8008762:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008764:	e106      	b.n	8008974 <UART_SetConfig+0x4d8>
 8008766:	bf00      	nop
 8008768:	40011000 	.word	0x40011000
 800876c:	40011400 	.word	0x40011400
 8008770:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008774:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008778:	2200      	movs	r2, #0
 800877a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800877e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008782:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008786:	4642      	mov	r2, r8
 8008788:	464b      	mov	r3, r9
 800878a:	1891      	adds	r1, r2, r2
 800878c:	6239      	str	r1, [r7, #32]
 800878e:	415b      	adcs	r3, r3
 8008790:	627b      	str	r3, [r7, #36]	@ 0x24
 8008792:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008796:	4641      	mov	r1, r8
 8008798:	1854      	adds	r4, r2, r1
 800879a:	4649      	mov	r1, r9
 800879c:	eb43 0501 	adc.w	r5, r3, r1
 80087a0:	f04f 0200 	mov.w	r2, #0
 80087a4:	f04f 0300 	mov.w	r3, #0
 80087a8:	00eb      	lsls	r3, r5, #3
 80087aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087ae:	00e2      	lsls	r2, r4, #3
 80087b0:	4614      	mov	r4, r2
 80087b2:	461d      	mov	r5, r3
 80087b4:	4643      	mov	r3, r8
 80087b6:	18e3      	adds	r3, r4, r3
 80087b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80087bc:	464b      	mov	r3, r9
 80087be:	eb45 0303 	adc.w	r3, r5, r3
 80087c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80087c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087ca:	685b      	ldr	r3, [r3, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80087d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80087d6:	f04f 0200 	mov.w	r2, #0
 80087da:	f04f 0300 	mov.w	r3, #0
 80087de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80087e2:	4629      	mov	r1, r5
 80087e4:	008b      	lsls	r3, r1, #2
 80087e6:	4621      	mov	r1, r4
 80087e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087ec:	4621      	mov	r1, r4
 80087ee:	008a      	lsls	r2, r1, #2
 80087f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80087f4:	f7f8 fab2 	bl	8000d5c <__aeabi_uldivmod>
 80087f8:	4602      	mov	r2, r0
 80087fa:	460b      	mov	r3, r1
 80087fc:	4b60      	ldr	r3, [pc, #384]	@ (8008980 <UART_SetConfig+0x4e4>)
 80087fe:	fba3 2302 	umull	r2, r3, r3, r2
 8008802:	095b      	lsrs	r3, r3, #5
 8008804:	011c      	lsls	r4, r3, #4
 8008806:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800880a:	2200      	movs	r2, #0
 800880c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008810:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008814:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008818:	4642      	mov	r2, r8
 800881a:	464b      	mov	r3, r9
 800881c:	1891      	adds	r1, r2, r2
 800881e:	61b9      	str	r1, [r7, #24]
 8008820:	415b      	adcs	r3, r3
 8008822:	61fb      	str	r3, [r7, #28]
 8008824:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008828:	4641      	mov	r1, r8
 800882a:	1851      	adds	r1, r2, r1
 800882c:	6139      	str	r1, [r7, #16]
 800882e:	4649      	mov	r1, r9
 8008830:	414b      	adcs	r3, r1
 8008832:	617b      	str	r3, [r7, #20]
 8008834:	f04f 0200 	mov.w	r2, #0
 8008838:	f04f 0300 	mov.w	r3, #0
 800883c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008840:	4659      	mov	r1, fp
 8008842:	00cb      	lsls	r3, r1, #3
 8008844:	4651      	mov	r1, sl
 8008846:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800884a:	4651      	mov	r1, sl
 800884c:	00ca      	lsls	r2, r1, #3
 800884e:	4610      	mov	r0, r2
 8008850:	4619      	mov	r1, r3
 8008852:	4603      	mov	r3, r0
 8008854:	4642      	mov	r2, r8
 8008856:	189b      	adds	r3, r3, r2
 8008858:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800885c:	464b      	mov	r3, r9
 800885e:	460a      	mov	r2, r1
 8008860:	eb42 0303 	adc.w	r3, r2, r3
 8008864:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008872:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008874:	f04f 0200 	mov.w	r2, #0
 8008878:	f04f 0300 	mov.w	r3, #0
 800887c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008880:	4649      	mov	r1, r9
 8008882:	008b      	lsls	r3, r1, #2
 8008884:	4641      	mov	r1, r8
 8008886:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800888a:	4641      	mov	r1, r8
 800888c:	008a      	lsls	r2, r1, #2
 800888e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008892:	f7f8 fa63 	bl	8000d5c <__aeabi_uldivmod>
 8008896:	4602      	mov	r2, r0
 8008898:	460b      	mov	r3, r1
 800889a:	4611      	mov	r1, r2
 800889c:	4b38      	ldr	r3, [pc, #224]	@ (8008980 <UART_SetConfig+0x4e4>)
 800889e:	fba3 2301 	umull	r2, r3, r3, r1
 80088a2:	095b      	lsrs	r3, r3, #5
 80088a4:	2264      	movs	r2, #100	@ 0x64
 80088a6:	fb02 f303 	mul.w	r3, r2, r3
 80088aa:	1acb      	subs	r3, r1, r3
 80088ac:	011b      	lsls	r3, r3, #4
 80088ae:	3332      	adds	r3, #50	@ 0x32
 80088b0:	4a33      	ldr	r2, [pc, #204]	@ (8008980 <UART_SetConfig+0x4e4>)
 80088b2:	fba2 2303 	umull	r2, r3, r2, r3
 80088b6:	095b      	lsrs	r3, r3, #5
 80088b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80088bc:	441c      	add	r4, r3
 80088be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088c2:	2200      	movs	r2, #0
 80088c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80088c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80088c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80088cc:	4642      	mov	r2, r8
 80088ce:	464b      	mov	r3, r9
 80088d0:	1891      	adds	r1, r2, r2
 80088d2:	60b9      	str	r1, [r7, #8]
 80088d4:	415b      	adcs	r3, r3
 80088d6:	60fb      	str	r3, [r7, #12]
 80088d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80088dc:	4641      	mov	r1, r8
 80088de:	1851      	adds	r1, r2, r1
 80088e0:	6039      	str	r1, [r7, #0]
 80088e2:	4649      	mov	r1, r9
 80088e4:	414b      	adcs	r3, r1
 80088e6:	607b      	str	r3, [r7, #4]
 80088e8:	f04f 0200 	mov.w	r2, #0
 80088ec:	f04f 0300 	mov.w	r3, #0
 80088f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80088f4:	4659      	mov	r1, fp
 80088f6:	00cb      	lsls	r3, r1, #3
 80088f8:	4651      	mov	r1, sl
 80088fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088fe:	4651      	mov	r1, sl
 8008900:	00ca      	lsls	r2, r1, #3
 8008902:	4610      	mov	r0, r2
 8008904:	4619      	mov	r1, r3
 8008906:	4603      	mov	r3, r0
 8008908:	4642      	mov	r2, r8
 800890a:	189b      	adds	r3, r3, r2
 800890c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800890e:	464b      	mov	r3, r9
 8008910:	460a      	mov	r2, r1
 8008912:	eb42 0303 	adc.w	r3, r2, r3
 8008916:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800891c:	685b      	ldr	r3, [r3, #4]
 800891e:	2200      	movs	r2, #0
 8008920:	663b      	str	r3, [r7, #96]	@ 0x60
 8008922:	667a      	str	r2, [r7, #100]	@ 0x64
 8008924:	f04f 0200 	mov.w	r2, #0
 8008928:	f04f 0300 	mov.w	r3, #0
 800892c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008930:	4649      	mov	r1, r9
 8008932:	008b      	lsls	r3, r1, #2
 8008934:	4641      	mov	r1, r8
 8008936:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800893a:	4641      	mov	r1, r8
 800893c:	008a      	lsls	r2, r1, #2
 800893e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008942:	f7f8 fa0b 	bl	8000d5c <__aeabi_uldivmod>
 8008946:	4602      	mov	r2, r0
 8008948:	460b      	mov	r3, r1
 800894a:	4b0d      	ldr	r3, [pc, #52]	@ (8008980 <UART_SetConfig+0x4e4>)
 800894c:	fba3 1302 	umull	r1, r3, r3, r2
 8008950:	095b      	lsrs	r3, r3, #5
 8008952:	2164      	movs	r1, #100	@ 0x64
 8008954:	fb01 f303 	mul.w	r3, r1, r3
 8008958:	1ad3      	subs	r3, r2, r3
 800895a:	011b      	lsls	r3, r3, #4
 800895c:	3332      	adds	r3, #50	@ 0x32
 800895e:	4a08      	ldr	r2, [pc, #32]	@ (8008980 <UART_SetConfig+0x4e4>)
 8008960:	fba2 2303 	umull	r2, r3, r2, r3
 8008964:	095b      	lsrs	r3, r3, #5
 8008966:	f003 020f 	and.w	r2, r3, #15
 800896a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4422      	add	r2, r4
 8008972:	609a      	str	r2, [r3, #8]
}
 8008974:	bf00      	nop
 8008976:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800897a:	46bd      	mov	sp, r7
 800897c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008980:	51eb851f 	.word	0x51eb851f

08008984 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008984:	b084      	sub	sp, #16
 8008986:	b580      	push	{r7, lr}
 8008988:	b084      	sub	sp, #16
 800898a:	af00      	add	r7, sp, #0
 800898c:	6078      	str	r0, [r7, #4]
 800898e:	f107 001c 	add.w	r0, r7, #28
 8008992:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008996:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800899a:	2b01      	cmp	r3, #1
 800899c:	d123      	bne.n	80089e6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80089b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089b6:	687a      	ldr	r2, [r7, #4]
 80089b8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80089c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d105      	bne.n	80089da <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f001 fae8 	bl	8009fb0 <USB_CoreReset>
 80089e0:	4603      	mov	r3, r0
 80089e2:	73fb      	strb	r3, [r7, #15]
 80089e4:	e01b      	b.n	8008a1e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f001 fadc 	bl	8009fb0 <USB_CoreReset>
 80089f8:	4603      	mov	r3, r0
 80089fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80089fc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d106      	bne.n	8008a12 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a08:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	639a      	str	r2, [r3, #56]	@ 0x38
 8008a10:	e005      	b.n	8008a1e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a16:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008a1e:	7fbb      	ldrb	r3, [r7, #30]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d10b      	bne.n	8008a3c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	f043 0206 	orr.w	r2, r3, #6
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	f043 0220 	orr.w	r2, r3, #32
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3710      	adds	r7, #16
 8008a42:	46bd      	mov	sp, r7
 8008a44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008a48:	b004      	add	sp, #16
 8008a4a:	4770      	bx	lr

08008a4c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b087      	sub	sp, #28
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	4613      	mov	r3, r2
 8008a58:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008a5a:	79fb      	ldrb	r3, [r7, #7]
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	d165      	bne.n	8008b2c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	4a41      	ldr	r2, [pc, #260]	@ (8008b68 <USB_SetTurnaroundTime+0x11c>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d906      	bls.n	8008a76 <USB_SetTurnaroundTime+0x2a>
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	4a40      	ldr	r2, [pc, #256]	@ (8008b6c <USB_SetTurnaroundTime+0x120>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d202      	bcs.n	8008a76 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008a70:	230f      	movs	r3, #15
 8008a72:	617b      	str	r3, [r7, #20]
 8008a74:	e062      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	4a3c      	ldr	r2, [pc, #240]	@ (8008b6c <USB_SetTurnaroundTime+0x120>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d306      	bcc.n	8008a8c <USB_SetTurnaroundTime+0x40>
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	4a3b      	ldr	r2, [pc, #236]	@ (8008b70 <USB_SetTurnaroundTime+0x124>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d202      	bcs.n	8008a8c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008a86:	230e      	movs	r3, #14
 8008a88:	617b      	str	r3, [r7, #20]
 8008a8a:	e057      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	4a38      	ldr	r2, [pc, #224]	@ (8008b70 <USB_SetTurnaroundTime+0x124>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d306      	bcc.n	8008aa2 <USB_SetTurnaroundTime+0x56>
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	4a37      	ldr	r2, [pc, #220]	@ (8008b74 <USB_SetTurnaroundTime+0x128>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d202      	bcs.n	8008aa2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008a9c:	230d      	movs	r3, #13
 8008a9e:	617b      	str	r3, [r7, #20]
 8008aa0:	e04c      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	4a33      	ldr	r2, [pc, #204]	@ (8008b74 <USB_SetTurnaroundTime+0x128>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d306      	bcc.n	8008ab8 <USB_SetTurnaroundTime+0x6c>
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	4a32      	ldr	r2, [pc, #200]	@ (8008b78 <USB_SetTurnaroundTime+0x12c>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d802      	bhi.n	8008ab8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008ab2:	230c      	movs	r3, #12
 8008ab4:	617b      	str	r3, [r7, #20]
 8008ab6:	e041      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	4a2f      	ldr	r2, [pc, #188]	@ (8008b78 <USB_SetTurnaroundTime+0x12c>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d906      	bls.n	8008ace <USB_SetTurnaroundTime+0x82>
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	4a2e      	ldr	r2, [pc, #184]	@ (8008b7c <USB_SetTurnaroundTime+0x130>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d802      	bhi.n	8008ace <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008ac8:	230b      	movs	r3, #11
 8008aca:	617b      	str	r3, [r7, #20]
 8008acc:	e036      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	4a2a      	ldr	r2, [pc, #168]	@ (8008b7c <USB_SetTurnaroundTime+0x130>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d906      	bls.n	8008ae4 <USB_SetTurnaroundTime+0x98>
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	4a29      	ldr	r2, [pc, #164]	@ (8008b80 <USB_SetTurnaroundTime+0x134>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d802      	bhi.n	8008ae4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008ade:	230a      	movs	r3, #10
 8008ae0:	617b      	str	r3, [r7, #20]
 8008ae2:	e02b      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	4a26      	ldr	r2, [pc, #152]	@ (8008b80 <USB_SetTurnaroundTime+0x134>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d906      	bls.n	8008afa <USB_SetTurnaroundTime+0xae>
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	4a25      	ldr	r2, [pc, #148]	@ (8008b84 <USB_SetTurnaroundTime+0x138>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d202      	bcs.n	8008afa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008af4:	2309      	movs	r3, #9
 8008af6:	617b      	str	r3, [r7, #20]
 8008af8:	e020      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	4a21      	ldr	r2, [pc, #132]	@ (8008b84 <USB_SetTurnaroundTime+0x138>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d306      	bcc.n	8008b10 <USB_SetTurnaroundTime+0xc4>
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	4a20      	ldr	r2, [pc, #128]	@ (8008b88 <USB_SetTurnaroundTime+0x13c>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d802      	bhi.n	8008b10 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008b0a:	2308      	movs	r3, #8
 8008b0c:	617b      	str	r3, [r7, #20]
 8008b0e:	e015      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	4a1d      	ldr	r2, [pc, #116]	@ (8008b88 <USB_SetTurnaroundTime+0x13c>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d906      	bls.n	8008b26 <USB_SetTurnaroundTime+0xda>
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8008b8c <USB_SetTurnaroundTime+0x140>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d202      	bcs.n	8008b26 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008b20:	2307      	movs	r3, #7
 8008b22:	617b      	str	r3, [r7, #20]
 8008b24:	e00a      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008b26:	2306      	movs	r3, #6
 8008b28:	617b      	str	r3, [r7, #20]
 8008b2a:	e007      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008b2c:	79fb      	ldrb	r3, [r7, #7]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d102      	bne.n	8008b38 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008b32:	2309      	movs	r3, #9
 8008b34:	617b      	str	r3, [r7, #20]
 8008b36:	e001      	b.n	8008b3c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008b38:	2309      	movs	r3, #9
 8008b3a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	68da      	ldr	r2, [r3, #12]
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	029b      	lsls	r3, r3, #10
 8008b50:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008b54:	431a      	orrs	r2, r3
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008b5a:	2300      	movs	r3, #0
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	371c      	adds	r7, #28
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr
 8008b68:	00d8acbf 	.word	0x00d8acbf
 8008b6c:	00e4e1c0 	.word	0x00e4e1c0
 8008b70:	00f42400 	.word	0x00f42400
 8008b74:	01067380 	.word	0x01067380
 8008b78:	011a499f 	.word	0x011a499f
 8008b7c:	01312cff 	.word	0x01312cff
 8008b80:	014ca43f 	.word	0x014ca43f
 8008b84:	016e3600 	.word	0x016e3600
 8008b88:	01a6ab1f 	.word	0x01a6ab1f
 8008b8c:	01e84800 	.word	0x01e84800

08008b90 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	f043 0201 	orr.w	r2, r3, #1
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008ba4:	2300      	movs	r3, #0
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	370c      	adds	r7, #12
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr

08008bb2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bb2:	b480      	push	{r7}
 8008bb4:	b083      	sub	sp, #12
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	f023 0201 	bic.w	r2, r3, #1
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008bc6:	2300      	movs	r3, #0
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	370c      	adds	r7, #12
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd2:	4770      	bx	lr

08008bd4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	460b      	mov	r3, r1
 8008bde:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008be0:	2300      	movs	r3, #0
 8008be2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008bf0:	78fb      	ldrb	r3, [r7, #3]
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d115      	bne.n	8008c22 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008c02:	200a      	movs	r0, #10
 8008c04:	f7f9 fb3c 	bl	8002280 <HAL_Delay>
      ms += 10U;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	330a      	adds	r3, #10
 8008c0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f001 f93f 	bl	8009e92 <USB_GetMode>
 8008c14:	4603      	mov	r3, r0
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d01e      	beq.n	8008c58 <USB_SetCurrentMode+0x84>
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2bc7      	cmp	r3, #199	@ 0xc7
 8008c1e:	d9f0      	bls.n	8008c02 <USB_SetCurrentMode+0x2e>
 8008c20:	e01a      	b.n	8008c58 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008c22:	78fb      	ldrb	r3, [r7, #3]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d115      	bne.n	8008c54 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008c34:	200a      	movs	r0, #10
 8008c36:	f7f9 fb23 	bl	8002280 <HAL_Delay>
      ms += 10U;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	330a      	adds	r3, #10
 8008c3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f001 f926 	bl	8009e92 <USB_GetMode>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d005      	beq.n	8008c58 <USB_SetCurrentMode+0x84>
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2bc7      	cmp	r3, #199	@ 0xc7
 8008c50:	d9f0      	bls.n	8008c34 <USB_SetCurrentMode+0x60>
 8008c52:	e001      	b.n	8008c58 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008c54:	2301      	movs	r3, #1
 8008c56:	e005      	b.n	8008c64 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	2bc8      	cmp	r3, #200	@ 0xc8
 8008c5c:	d101      	bne.n	8008c62 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e000      	b.n	8008c64 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008c62:	2300      	movs	r3, #0
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3710      	adds	r7, #16
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008c6c:	b084      	sub	sp, #16
 8008c6e:	b580      	push	{r7, lr}
 8008c70:	b086      	sub	sp, #24
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008c7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008c86:	2300      	movs	r3, #0
 8008c88:	613b      	str	r3, [r7, #16]
 8008c8a:	e009      	b.n	8008ca0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	3340      	adds	r3, #64	@ 0x40
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	4413      	add	r3, r2
 8008c96:	2200      	movs	r2, #0
 8008c98:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	3301      	adds	r3, #1
 8008c9e:	613b      	str	r3, [r7, #16]
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	2b0e      	cmp	r3, #14
 8008ca4:	d9f2      	bls.n	8008c8c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008ca6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d11c      	bne.n	8008ce8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008cbc:	f043 0302 	orr.w	r3, r3, #2
 8008cc0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cc6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cd2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cde:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	639a      	str	r2, [r3, #56]	@ 0x38
 8008ce6:	e00b      	b.n	8008d00 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cec:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008d06:	461a      	mov	r2, r3
 8008d08:	2300      	movs	r3, #0
 8008d0a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008d0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d10d      	bne.n	8008d30 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008d14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d104      	bne.n	8008d26 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 f968 	bl	8008ff4 <USB_SetDevSpeed>
 8008d24:	e008      	b.n	8008d38 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008d26:	2101      	movs	r1, #1
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 f963 	bl	8008ff4 <USB_SetDevSpeed>
 8008d2e:	e003      	b.n	8008d38 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008d30:	2103      	movs	r1, #3
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 f95e 	bl	8008ff4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008d38:	2110      	movs	r1, #16
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 f8fa 	bl	8008f34 <USB_FlushTxFifo>
 8008d40:	4603      	mov	r3, r0
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d001      	beq.n	8008d4a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 f924 	bl	8008f98 <USB_FlushRxFifo>
 8008d50:	4603      	mov	r3, r0
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d001      	beq.n	8008d5a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008d56:	2301      	movs	r3, #1
 8008d58:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d60:	461a      	mov	r2, r3
 8008d62:	2300      	movs	r3, #0
 8008d64:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	2300      	movs	r3, #0
 8008d70:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d78:	461a      	mov	r2, r3
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d7e:	2300      	movs	r3, #0
 8008d80:	613b      	str	r3, [r7, #16]
 8008d82:	e043      	b.n	8008e0c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	015a      	lsls	r2, r3, #5
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	4413      	add	r3, r2
 8008d8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d9a:	d118      	bne.n	8008dce <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d10a      	bne.n	8008db8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	015a      	lsls	r2, r3, #5
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	4413      	add	r3, r2
 8008daa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dae:	461a      	mov	r2, r3
 8008db0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008db4:	6013      	str	r3, [r2, #0]
 8008db6:	e013      	b.n	8008de0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	015a      	lsls	r2, r3, #5
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008dca:	6013      	str	r3, [r2, #0]
 8008dcc:	e008      	b.n	8008de0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	015a      	lsls	r2, r3, #5
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	4413      	add	r3, r2
 8008dd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dda:	461a      	mov	r2, r3
 8008ddc:	2300      	movs	r3, #0
 8008dde:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	015a      	lsls	r2, r3, #5
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	4413      	add	r3, r2
 8008de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dec:	461a      	mov	r2, r3
 8008dee:	2300      	movs	r3, #0
 8008df0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	015a      	lsls	r2, r3, #5
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	4413      	add	r3, r2
 8008dfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dfe:	461a      	mov	r2, r3
 8008e00:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008e04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	3301      	adds	r3, #1
 8008e0a:	613b      	str	r3, [r7, #16]
 8008e0c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008e10:	461a      	mov	r2, r3
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d3b5      	bcc.n	8008d84 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e18:	2300      	movs	r3, #0
 8008e1a:	613b      	str	r3, [r7, #16]
 8008e1c:	e043      	b.n	8008ea6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e1e:	693b      	ldr	r3, [r7, #16]
 8008e20:	015a      	lsls	r2, r3, #5
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	4413      	add	r3, r2
 8008e26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e34:	d118      	bne.n	8008e68 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d10a      	bne.n	8008e52 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	015a      	lsls	r2, r3, #5
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	4413      	add	r3, r2
 8008e44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e48:	461a      	mov	r2, r3
 8008e4a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008e4e:	6013      	str	r3, [r2, #0]
 8008e50:	e013      	b.n	8008e7a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	015a      	lsls	r2, r3, #5
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	4413      	add	r3, r2
 8008e5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e5e:	461a      	mov	r2, r3
 8008e60:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008e64:	6013      	str	r3, [r2, #0]
 8008e66:	e008      	b.n	8008e7a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	015a      	lsls	r2, r3, #5
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	4413      	add	r3, r2
 8008e70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e74:	461a      	mov	r2, r3
 8008e76:	2300      	movs	r3, #0
 8008e78:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	015a      	lsls	r2, r3, #5
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	4413      	add	r3, r2
 8008e82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e86:	461a      	mov	r2, r3
 8008e88:	2300      	movs	r3, #0
 8008e8a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	015a      	lsls	r2, r3, #5
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	4413      	add	r3, r2
 8008e94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e98:	461a      	mov	r2, r3
 8008e9a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008e9e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	613b      	str	r3, [r7, #16]
 8008ea6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008eaa:	461a      	mov	r2, r3
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d3b5      	bcc.n	8008e1e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008eb8:	691b      	ldr	r3, [r3, #16]
 8008eba:	68fa      	ldr	r2, [r7, #12]
 8008ebc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008ec0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ec4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008ed2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008ed4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d105      	bne.n	8008ee8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	699b      	ldr	r3, [r3, #24]
 8008ee0:	f043 0210 	orr.w	r2, r3, #16
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	699a      	ldr	r2, [r3, #24]
 8008eec:	4b10      	ldr	r3, [pc, #64]	@ (8008f30 <USB_DevInit+0x2c4>)
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008ef4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d005      	beq.n	8008f08 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	699b      	ldr	r3, [r3, #24]
 8008f00:	f043 0208 	orr.w	r2, r3, #8
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008f08:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008f0c:	2b01      	cmp	r3, #1
 8008f0e:	d107      	bne.n	8008f20 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	699b      	ldr	r3, [r3, #24]
 8008f14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f18:	f043 0304 	orr.w	r3, r3, #4
 8008f1c:	687a      	ldr	r2, [r7, #4]
 8008f1e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008f20:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3718      	adds	r7, #24
 8008f26:	46bd      	mov	sp, r7
 8008f28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008f2c:	b004      	add	sp, #16
 8008f2e:	4770      	bx	lr
 8008f30:	803c3800 	.word	0x803c3800

08008f34 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	3301      	adds	r3, #1
 8008f46:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f4e:	d901      	bls.n	8008f54 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008f50:	2303      	movs	r3, #3
 8008f52:	e01b      	b.n	8008f8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	691b      	ldr	r3, [r3, #16]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	daf2      	bge.n	8008f42 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	019b      	lsls	r3, r3, #6
 8008f64:	f043 0220 	orr.w	r2, r3, #32
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	3301      	adds	r3, #1
 8008f70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f78:	d901      	bls.n	8008f7e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	e006      	b.n	8008f8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	691b      	ldr	r3, [r3, #16]
 8008f82:	f003 0320 	and.w	r3, r3, #32
 8008f86:	2b20      	cmp	r3, #32
 8008f88:	d0f0      	beq.n	8008f6c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3714      	adds	r7, #20
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr

08008f98 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008fb0:	d901      	bls.n	8008fb6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008fb2:	2303      	movs	r3, #3
 8008fb4:	e018      	b.n	8008fe8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	691b      	ldr	r3, [r3, #16]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	daf2      	bge.n	8008fa4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2210      	movs	r2, #16
 8008fc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008fd4:	d901      	bls.n	8008fda <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	e006      	b.n	8008fe8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	691b      	ldr	r3, [r3, #16]
 8008fde:	f003 0310 	and.w	r3, r3, #16
 8008fe2:	2b10      	cmp	r3, #16
 8008fe4:	d0f0      	beq.n	8008fc8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008fe6:	2300      	movs	r3, #0
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3714      	adds	r7, #20
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b085      	sub	sp, #20
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	78fb      	ldrb	r3, [r7, #3]
 800900e:	68f9      	ldr	r1, [r7, #12]
 8009010:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009014:	4313      	orrs	r3, r2
 8009016:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009018:	2300      	movs	r3, #0
}
 800901a:	4618      	mov	r0, r3
 800901c:	3714      	adds	r7, #20
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr

08009026 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009026:	b480      	push	{r7}
 8009028:	b087      	sub	sp, #28
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009038:	689b      	ldr	r3, [r3, #8]
 800903a:	f003 0306 	and.w	r3, r3, #6
 800903e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d102      	bne.n	800904c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009046:	2300      	movs	r3, #0
 8009048:	75fb      	strb	r3, [r7, #23]
 800904a:	e00a      	b.n	8009062 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2b02      	cmp	r3, #2
 8009050:	d002      	beq.n	8009058 <USB_GetDevSpeed+0x32>
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	2b06      	cmp	r3, #6
 8009056:	d102      	bne.n	800905e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009058:	2302      	movs	r3, #2
 800905a:	75fb      	strb	r3, [r7, #23]
 800905c:	e001      	b.n	8009062 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800905e:	230f      	movs	r3, #15
 8009060:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009062:	7dfb      	ldrb	r3, [r7, #23]
}
 8009064:	4618      	mov	r0, r3
 8009066:	371c      	adds	r7, #28
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr

08009070 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009070:	b480      	push	{r7}
 8009072:	b085      	sub	sp, #20
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	785b      	ldrb	r3, [r3, #1]
 8009088:	2b01      	cmp	r3, #1
 800908a:	d13a      	bne.n	8009102 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009092:	69da      	ldr	r2, [r3, #28]
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	f003 030f 	and.w	r3, r3, #15
 800909c:	2101      	movs	r1, #1
 800909e:	fa01 f303 	lsl.w	r3, r1, r3
 80090a2:	b29b      	uxth	r3, r3
 80090a4:	68f9      	ldr	r1, [r7, #12]
 80090a6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80090aa:	4313      	orrs	r3, r2
 80090ac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	015a      	lsls	r2, r3, #5
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	4413      	add	r3, r2
 80090b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d155      	bne.n	8009170 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	015a      	lsls	r2, r3, #5
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	4413      	add	r3, r2
 80090cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090d0:	681a      	ldr	r2, [r3, #0]
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	791b      	ldrb	r3, [r3, #4]
 80090de:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80090e0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	059b      	lsls	r3, r3, #22
 80090e6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80090e8:	4313      	orrs	r3, r2
 80090ea:	68ba      	ldr	r2, [r7, #8]
 80090ec:	0151      	lsls	r1, r2, #5
 80090ee:	68fa      	ldr	r2, [r7, #12]
 80090f0:	440a      	add	r2, r1
 80090f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80090fe:	6013      	str	r3, [r2, #0]
 8009100:	e036      	b.n	8009170 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009108:	69da      	ldr	r2, [r3, #28]
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	f003 030f 	and.w	r3, r3, #15
 8009112:	2101      	movs	r1, #1
 8009114:	fa01 f303 	lsl.w	r3, r1, r3
 8009118:	041b      	lsls	r3, r3, #16
 800911a:	68f9      	ldr	r1, [r7, #12]
 800911c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009120:	4313      	orrs	r3, r2
 8009122:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	015a      	lsls	r2, r3, #5
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	4413      	add	r3, r2
 800912c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009136:	2b00      	cmp	r3, #0
 8009138:	d11a      	bne.n	8009170 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	015a      	lsls	r2, r3, #5
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	4413      	add	r3, r2
 8009142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	689b      	ldr	r3, [r3, #8]
 800914c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	791b      	ldrb	r3, [r3, #4]
 8009154:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009156:	430b      	orrs	r3, r1
 8009158:	4313      	orrs	r3, r2
 800915a:	68ba      	ldr	r2, [r7, #8]
 800915c:	0151      	lsls	r1, r2, #5
 800915e:	68fa      	ldr	r2, [r7, #12]
 8009160:	440a      	add	r2, r1
 8009162:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009166:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800916a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800916e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009170:	2300      	movs	r3, #0
}
 8009172:	4618      	mov	r0, r3
 8009174:	3714      	adds	r7, #20
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr
	...

08009180 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009180:	b480      	push	{r7}
 8009182:	b085      	sub	sp, #20
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	785b      	ldrb	r3, [r3, #1]
 8009198:	2b01      	cmp	r3, #1
 800919a:	d161      	bne.n	8009260 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	015a      	lsls	r2, r3, #5
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	4413      	add	r3, r2
 80091a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80091ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091b2:	d11f      	bne.n	80091f4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	015a      	lsls	r2, r3, #5
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	4413      	add	r3, r2
 80091bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	68ba      	ldr	r2, [r7, #8]
 80091c4:	0151      	lsls	r1, r2, #5
 80091c6:	68fa      	ldr	r2, [r7, #12]
 80091c8:	440a      	add	r2, r1
 80091ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80091d2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	015a      	lsls	r2, r3, #5
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4413      	add	r3, r2
 80091dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	68ba      	ldr	r2, [r7, #8]
 80091e4:	0151      	lsls	r1, r2, #5
 80091e6:	68fa      	ldr	r2, [r7, #12]
 80091e8:	440a      	add	r2, r1
 80091ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80091f2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	f003 030f 	and.w	r3, r3, #15
 8009204:	2101      	movs	r1, #1
 8009206:	fa01 f303 	lsl.w	r3, r1, r3
 800920a:	b29b      	uxth	r3, r3
 800920c:	43db      	mvns	r3, r3
 800920e:	68f9      	ldr	r1, [r7, #12]
 8009210:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009214:	4013      	ands	r3, r2
 8009216:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800921e:	69da      	ldr	r2, [r3, #28]
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	f003 030f 	and.w	r3, r3, #15
 8009228:	2101      	movs	r1, #1
 800922a:	fa01 f303 	lsl.w	r3, r1, r3
 800922e:	b29b      	uxth	r3, r3
 8009230:	43db      	mvns	r3, r3
 8009232:	68f9      	ldr	r1, [r7, #12]
 8009234:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009238:	4013      	ands	r3, r2
 800923a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	015a      	lsls	r2, r3, #5
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	4413      	add	r3, r2
 8009244:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009248:	681a      	ldr	r2, [r3, #0]
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	0159      	lsls	r1, r3, #5
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	440b      	add	r3, r1
 8009252:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009256:	4619      	mov	r1, r3
 8009258:	4b35      	ldr	r3, [pc, #212]	@ (8009330 <USB_DeactivateEndpoint+0x1b0>)
 800925a:	4013      	ands	r3, r2
 800925c:	600b      	str	r3, [r1, #0]
 800925e:	e060      	b.n	8009322 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	015a      	lsls	r2, r3, #5
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	4413      	add	r3, r2
 8009268:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009272:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009276:	d11f      	bne.n	80092b8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	015a      	lsls	r2, r3, #5
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	4413      	add	r3, r2
 8009280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	68ba      	ldr	r2, [r7, #8]
 8009288:	0151      	lsls	r1, r2, #5
 800928a:	68fa      	ldr	r2, [r7, #12]
 800928c:	440a      	add	r2, r1
 800928e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009292:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009296:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	015a      	lsls	r2, r3, #5
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	4413      	add	r3, r2
 80092a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	68ba      	ldr	r2, [r7, #8]
 80092a8:	0151      	lsls	r1, r2, #5
 80092aa:	68fa      	ldr	r2, [r7, #12]
 80092ac:	440a      	add	r2, r1
 80092ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80092b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	781b      	ldrb	r3, [r3, #0]
 80092c4:	f003 030f 	and.w	r3, r3, #15
 80092c8:	2101      	movs	r1, #1
 80092ca:	fa01 f303 	lsl.w	r3, r1, r3
 80092ce:	041b      	lsls	r3, r3, #16
 80092d0:	43db      	mvns	r3, r3
 80092d2:	68f9      	ldr	r1, [r7, #12]
 80092d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80092d8:	4013      	ands	r3, r2
 80092da:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092e2:	69da      	ldr	r2, [r3, #28]
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	781b      	ldrb	r3, [r3, #0]
 80092e8:	f003 030f 	and.w	r3, r3, #15
 80092ec:	2101      	movs	r1, #1
 80092ee:	fa01 f303 	lsl.w	r3, r1, r3
 80092f2:	041b      	lsls	r3, r3, #16
 80092f4:	43db      	mvns	r3, r3
 80092f6:	68f9      	ldr	r1, [r7, #12]
 80092f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80092fc:	4013      	ands	r3, r2
 80092fe:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	015a      	lsls	r2, r3, #5
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	4413      	add	r3, r2
 8009308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800930c:	681a      	ldr	r2, [r3, #0]
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	0159      	lsls	r1, r3, #5
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	440b      	add	r3, r1
 8009316:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800931a:	4619      	mov	r1, r3
 800931c:	4b05      	ldr	r3, [pc, #20]	@ (8009334 <USB_DeactivateEndpoint+0x1b4>)
 800931e:	4013      	ands	r3, r2
 8009320:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009322:	2300      	movs	r3, #0
}
 8009324:	4618      	mov	r0, r3
 8009326:	3714      	adds	r7, #20
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr
 8009330:	ec337800 	.word	0xec337800
 8009334:	eff37800 	.word	0xeff37800

08009338 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b08a      	sub	sp, #40	@ 0x28
 800933c:	af02      	add	r7, sp, #8
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	4613      	mov	r3, r2
 8009344:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	781b      	ldrb	r3, [r3, #0]
 800934e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	785b      	ldrb	r3, [r3, #1]
 8009354:	2b01      	cmp	r3, #1
 8009356:	f040 817f 	bne.w	8009658 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	691b      	ldr	r3, [r3, #16]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d132      	bne.n	80093c8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009362:	69bb      	ldr	r3, [r7, #24]
 8009364:	015a      	lsls	r2, r3, #5
 8009366:	69fb      	ldr	r3, [r7, #28]
 8009368:	4413      	add	r3, r2
 800936a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800936e:	691b      	ldr	r3, [r3, #16]
 8009370:	69ba      	ldr	r2, [r7, #24]
 8009372:	0151      	lsls	r1, r2, #5
 8009374:	69fa      	ldr	r2, [r7, #28]
 8009376:	440a      	add	r2, r1
 8009378:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800937c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009380:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009384:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009386:	69bb      	ldr	r3, [r7, #24]
 8009388:	015a      	lsls	r2, r3, #5
 800938a:	69fb      	ldr	r3, [r7, #28]
 800938c:	4413      	add	r3, r2
 800938e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009392:	691b      	ldr	r3, [r3, #16]
 8009394:	69ba      	ldr	r2, [r7, #24]
 8009396:	0151      	lsls	r1, r2, #5
 8009398:	69fa      	ldr	r2, [r7, #28]
 800939a:	440a      	add	r2, r1
 800939c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80093a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80093a6:	69bb      	ldr	r3, [r7, #24]
 80093a8:	015a      	lsls	r2, r3, #5
 80093aa:	69fb      	ldr	r3, [r7, #28]
 80093ac:	4413      	add	r3, r2
 80093ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093b2:	691b      	ldr	r3, [r3, #16]
 80093b4:	69ba      	ldr	r2, [r7, #24]
 80093b6:	0151      	lsls	r1, r2, #5
 80093b8:	69fa      	ldr	r2, [r7, #28]
 80093ba:	440a      	add	r2, r1
 80093bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093c0:	0cdb      	lsrs	r3, r3, #19
 80093c2:	04db      	lsls	r3, r3, #19
 80093c4:	6113      	str	r3, [r2, #16]
 80093c6:	e097      	b.n	80094f8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80093c8:	69bb      	ldr	r3, [r7, #24]
 80093ca:	015a      	lsls	r2, r3, #5
 80093cc:	69fb      	ldr	r3, [r7, #28]
 80093ce:	4413      	add	r3, r2
 80093d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093d4:	691b      	ldr	r3, [r3, #16]
 80093d6:	69ba      	ldr	r2, [r7, #24]
 80093d8:	0151      	lsls	r1, r2, #5
 80093da:	69fa      	ldr	r2, [r7, #28]
 80093dc:	440a      	add	r2, r1
 80093de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093e2:	0cdb      	lsrs	r3, r3, #19
 80093e4:	04db      	lsls	r3, r3, #19
 80093e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80093e8:	69bb      	ldr	r3, [r7, #24]
 80093ea:	015a      	lsls	r2, r3, #5
 80093ec:	69fb      	ldr	r3, [r7, #28]
 80093ee:	4413      	add	r3, r2
 80093f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	69ba      	ldr	r2, [r7, #24]
 80093f8:	0151      	lsls	r1, r2, #5
 80093fa:	69fa      	ldr	r2, [r7, #28]
 80093fc:	440a      	add	r2, r1
 80093fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009402:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009406:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800940a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800940c:	69bb      	ldr	r3, [r7, #24]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d11a      	bne.n	8009448 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	691a      	ldr	r2, [r3, #16]
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	689b      	ldr	r3, [r3, #8]
 800941a:	429a      	cmp	r2, r3
 800941c:	d903      	bls.n	8009426 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	689a      	ldr	r2, [r3, #8]
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	015a      	lsls	r2, r3, #5
 800942a:	69fb      	ldr	r3, [r7, #28]
 800942c:	4413      	add	r3, r2
 800942e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009432:	691b      	ldr	r3, [r3, #16]
 8009434:	69ba      	ldr	r2, [r7, #24]
 8009436:	0151      	lsls	r1, r2, #5
 8009438:	69fa      	ldr	r2, [r7, #28]
 800943a:	440a      	add	r2, r1
 800943c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009440:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009444:	6113      	str	r3, [r2, #16]
 8009446:	e044      	b.n	80094d2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	691a      	ldr	r2, [r3, #16]
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	689b      	ldr	r3, [r3, #8]
 8009450:	4413      	add	r3, r2
 8009452:	1e5a      	subs	r2, r3, #1
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	fbb2 f3f3 	udiv	r3, r2, r3
 800945c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800945e:	69bb      	ldr	r3, [r7, #24]
 8009460:	015a      	lsls	r2, r3, #5
 8009462:	69fb      	ldr	r3, [r7, #28]
 8009464:	4413      	add	r3, r2
 8009466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800946a:	691a      	ldr	r2, [r3, #16]
 800946c:	8afb      	ldrh	r3, [r7, #22]
 800946e:	04d9      	lsls	r1, r3, #19
 8009470:	4ba4      	ldr	r3, [pc, #656]	@ (8009704 <USB_EPStartXfer+0x3cc>)
 8009472:	400b      	ands	r3, r1
 8009474:	69b9      	ldr	r1, [r7, #24]
 8009476:	0148      	lsls	r0, r1, #5
 8009478:	69f9      	ldr	r1, [r7, #28]
 800947a:	4401      	add	r1, r0
 800947c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009480:	4313      	orrs	r3, r2
 8009482:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	791b      	ldrb	r3, [r3, #4]
 8009488:	2b01      	cmp	r3, #1
 800948a:	d122      	bne.n	80094d2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800948c:	69bb      	ldr	r3, [r7, #24]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	69fb      	ldr	r3, [r7, #28]
 8009492:	4413      	add	r3, r2
 8009494:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009498:	691b      	ldr	r3, [r3, #16]
 800949a:	69ba      	ldr	r2, [r7, #24]
 800949c:	0151      	lsls	r1, r2, #5
 800949e:	69fa      	ldr	r2, [r7, #28]
 80094a0:	440a      	add	r2, r1
 80094a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094a6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80094aa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	015a      	lsls	r2, r3, #5
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	4413      	add	r3, r2
 80094b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094b8:	691a      	ldr	r2, [r3, #16]
 80094ba:	8afb      	ldrh	r3, [r7, #22]
 80094bc:	075b      	lsls	r3, r3, #29
 80094be:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80094c2:	69b9      	ldr	r1, [r7, #24]
 80094c4:	0148      	lsls	r0, r1, #5
 80094c6:	69f9      	ldr	r1, [r7, #28]
 80094c8:	4401      	add	r1, r0
 80094ca:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80094ce:	4313      	orrs	r3, r2
 80094d0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80094d2:	69bb      	ldr	r3, [r7, #24]
 80094d4:	015a      	lsls	r2, r3, #5
 80094d6:	69fb      	ldr	r3, [r7, #28]
 80094d8:	4413      	add	r3, r2
 80094da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094de:	691a      	ldr	r2, [r3, #16]
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	691b      	ldr	r3, [r3, #16]
 80094e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094e8:	69b9      	ldr	r1, [r7, #24]
 80094ea:	0148      	lsls	r0, r1, #5
 80094ec:	69f9      	ldr	r1, [r7, #28]
 80094ee:	4401      	add	r1, r0
 80094f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80094f4:	4313      	orrs	r3, r2
 80094f6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80094f8:	79fb      	ldrb	r3, [r7, #7]
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d14b      	bne.n	8009596 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	69db      	ldr	r3, [r3, #28]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d009      	beq.n	800951a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009506:	69bb      	ldr	r3, [r7, #24]
 8009508:	015a      	lsls	r2, r3, #5
 800950a:	69fb      	ldr	r3, [r7, #28]
 800950c:	4413      	add	r3, r2
 800950e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009512:	461a      	mov	r2, r3
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	69db      	ldr	r3, [r3, #28]
 8009518:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	791b      	ldrb	r3, [r3, #4]
 800951e:	2b01      	cmp	r3, #1
 8009520:	d128      	bne.n	8009574 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009522:	69fb      	ldr	r3, [r7, #28]
 8009524:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800952e:	2b00      	cmp	r3, #0
 8009530:	d110      	bne.n	8009554 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009532:	69bb      	ldr	r3, [r7, #24]
 8009534:	015a      	lsls	r2, r3, #5
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	4413      	add	r3, r2
 800953a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	69ba      	ldr	r2, [r7, #24]
 8009542:	0151      	lsls	r1, r2, #5
 8009544:	69fa      	ldr	r2, [r7, #28]
 8009546:	440a      	add	r2, r1
 8009548:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800954c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009550:	6013      	str	r3, [r2, #0]
 8009552:	e00f      	b.n	8009574 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009554:	69bb      	ldr	r3, [r7, #24]
 8009556:	015a      	lsls	r2, r3, #5
 8009558:	69fb      	ldr	r3, [r7, #28]
 800955a:	4413      	add	r3, r2
 800955c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	69ba      	ldr	r2, [r7, #24]
 8009564:	0151      	lsls	r1, r2, #5
 8009566:	69fa      	ldr	r2, [r7, #28]
 8009568:	440a      	add	r2, r1
 800956a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800956e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009572:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009574:	69bb      	ldr	r3, [r7, #24]
 8009576:	015a      	lsls	r2, r3, #5
 8009578:	69fb      	ldr	r3, [r7, #28]
 800957a:	4413      	add	r3, r2
 800957c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	69ba      	ldr	r2, [r7, #24]
 8009584:	0151      	lsls	r1, r2, #5
 8009586:	69fa      	ldr	r2, [r7, #28]
 8009588:	440a      	add	r2, r1
 800958a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800958e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009592:	6013      	str	r3, [r2, #0]
 8009594:	e166      	b.n	8009864 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	015a      	lsls	r2, r3, #5
 800959a:	69fb      	ldr	r3, [r7, #28]
 800959c:	4413      	add	r3, r2
 800959e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	69ba      	ldr	r2, [r7, #24]
 80095a6:	0151      	lsls	r1, r2, #5
 80095a8:	69fa      	ldr	r2, [r7, #28]
 80095aa:	440a      	add	r2, r1
 80095ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095b0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80095b4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	791b      	ldrb	r3, [r3, #4]
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d015      	beq.n	80095ea <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	691b      	ldr	r3, [r3, #16]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	f000 814e 	beq.w	8009864 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80095c8:	69fb      	ldr	r3, [r7, #28]
 80095ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	781b      	ldrb	r3, [r3, #0]
 80095d4:	f003 030f 	and.w	r3, r3, #15
 80095d8:	2101      	movs	r1, #1
 80095da:	fa01 f303 	lsl.w	r3, r1, r3
 80095de:	69f9      	ldr	r1, [r7, #28]
 80095e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80095e4:	4313      	orrs	r3, r2
 80095e6:	634b      	str	r3, [r1, #52]	@ 0x34
 80095e8:	e13c      	b.n	8009864 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80095ea:	69fb      	ldr	r3, [r7, #28]
 80095ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095f0:	689b      	ldr	r3, [r3, #8]
 80095f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d110      	bne.n	800961c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80095fa:	69bb      	ldr	r3, [r7, #24]
 80095fc:	015a      	lsls	r2, r3, #5
 80095fe:	69fb      	ldr	r3, [r7, #28]
 8009600:	4413      	add	r3, r2
 8009602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	69ba      	ldr	r2, [r7, #24]
 800960a:	0151      	lsls	r1, r2, #5
 800960c:	69fa      	ldr	r2, [r7, #28]
 800960e:	440a      	add	r2, r1
 8009610:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009614:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009618:	6013      	str	r3, [r2, #0]
 800961a:	e00f      	b.n	800963c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800961c:	69bb      	ldr	r3, [r7, #24]
 800961e:	015a      	lsls	r2, r3, #5
 8009620:	69fb      	ldr	r3, [r7, #28]
 8009622:	4413      	add	r3, r2
 8009624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	69ba      	ldr	r2, [r7, #24]
 800962c:	0151      	lsls	r1, r2, #5
 800962e:	69fa      	ldr	r2, [r7, #28]
 8009630:	440a      	add	r2, r1
 8009632:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009636:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800963a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	68d9      	ldr	r1, [r3, #12]
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	781a      	ldrb	r2, [r3, #0]
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	691b      	ldr	r3, [r3, #16]
 8009648:	b298      	uxth	r0, r3
 800964a:	79fb      	ldrb	r3, [r7, #7]
 800964c:	9300      	str	r3, [sp, #0]
 800964e:	4603      	mov	r3, r0
 8009650:	68f8      	ldr	r0, [r7, #12]
 8009652:	f000 f9b9 	bl	80099c8 <USB_WritePacket>
 8009656:	e105      	b.n	8009864 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	015a      	lsls	r2, r3, #5
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	4413      	add	r3, r2
 8009660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009664:	691b      	ldr	r3, [r3, #16]
 8009666:	69ba      	ldr	r2, [r7, #24]
 8009668:	0151      	lsls	r1, r2, #5
 800966a:	69fa      	ldr	r2, [r7, #28]
 800966c:	440a      	add	r2, r1
 800966e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009672:	0cdb      	lsrs	r3, r3, #19
 8009674:	04db      	lsls	r3, r3, #19
 8009676:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009678:	69bb      	ldr	r3, [r7, #24]
 800967a:	015a      	lsls	r2, r3, #5
 800967c:	69fb      	ldr	r3, [r7, #28]
 800967e:	4413      	add	r3, r2
 8009680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009684:	691b      	ldr	r3, [r3, #16]
 8009686:	69ba      	ldr	r2, [r7, #24]
 8009688:	0151      	lsls	r1, r2, #5
 800968a:	69fa      	ldr	r2, [r7, #28]
 800968c:	440a      	add	r2, r1
 800968e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009692:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009696:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800969a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800969c:	69bb      	ldr	r3, [r7, #24]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d132      	bne.n	8009708 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	691b      	ldr	r3, [r3, #16]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d003      	beq.n	80096b2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	689a      	ldr	r2, [r3, #8]
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	689a      	ldr	r2, [r3, #8]
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	015a      	lsls	r2, r3, #5
 80096be:	69fb      	ldr	r3, [r7, #28]
 80096c0:	4413      	add	r3, r2
 80096c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096c6:	691a      	ldr	r2, [r3, #16]
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	6a1b      	ldr	r3, [r3, #32]
 80096cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096d0:	69b9      	ldr	r1, [r7, #24]
 80096d2:	0148      	lsls	r0, r1, #5
 80096d4:	69f9      	ldr	r1, [r7, #28]
 80096d6:	4401      	add	r1, r0
 80096d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80096dc:	4313      	orrs	r3, r2
 80096de:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80096e0:	69bb      	ldr	r3, [r7, #24]
 80096e2:	015a      	lsls	r2, r3, #5
 80096e4:	69fb      	ldr	r3, [r7, #28]
 80096e6:	4413      	add	r3, r2
 80096e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096ec:	691b      	ldr	r3, [r3, #16]
 80096ee:	69ba      	ldr	r2, [r7, #24]
 80096f0:	0151      	lsls	r1, r2, #5
 80096f2:	69fa      	ldr	r2, [r7, #28]
 80096f4:	440a      	add	r2, r1
 80096f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80096fe:	6113      	str	r3, [r2, #16]
 8009700:	e062      	b.n	80097c8 <USB_EPStartXfer+0x490>
 8009702:	bf00      	nop
 8009704:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	691b      	ldr	r3, [r3, #16]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d123      	bne.n	8009758 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009710:	69bb      	ldr	r3, [r7, #24]
 8009712:	015a      	lsls	r2, r3, #5
 8009714:	69fb      	ldr	r3, [r7, #28]
 8009716:	4413      	add	r3, r2
 8009718:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800971c:	691a      	ldr	r2, [r3, #16]
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009726:	69b9      	ldr	r1, [r7, #24]
 8009728:	0148      	lsls	r0, r1, #5
 800972a:	69f9      	ldr	r1, [r7, #28]
 800972c:	4401      	add	r1, r0
 800972e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009732:	4313      	orrs	r3, r2
 8009734:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009736:	69bb      	ldr	r3, [r7, #24]
 8009738:	015a      	lsls	r2, r3, #5
 800973a:	69fb      	ldr	r3, [r7, #28]
 800973c:	4413      	add	r3, r2
 800973e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009742:	691b      	ldr	r3, [r3, #16]
 8009744:	69ba      	ldr	r2, [r7, #24]
 8009746:	0151      	lsls	r1, r2, #5
 8009748:	69fa      	ldr	r2, [r7, #28]
 800974a:	440a      	add	r2, r1
 800974c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009750:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009754:	6113      	str	r3, [r2, #16]
 8009756:	e037      	b.n	80097c8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	691a      	ldr	r2, [r3, #16]
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	689b      	ldr	r3, [r3, #8]
 8009760:	4413      	add	r3, r2
 8009762:	1e5a      	subs	r2, r3, #1
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	689b      	ldr	r3, [r3, #8]
 8009768:	fbb2 f3f3 	udiv	r3, r2, r3
 800976c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	689b      	ldr	r3, [r3, #8]
 8009772:	8afa      	ldrh	r2, [r7, #22]
 8009774:	fb03 f202 	mul.w	r2, r3, r2
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	015a      	lsls	r2, r3, #5
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	4413      	add	r3, r2
 8009784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009788:	691a      	ldr	r2, [r3, #16]
 800978a:	8afb      	ldrh	r3, [r7, #22]
 800978c:	04d9      	lsls	r1, r3, #19
 800978e:	4b38      	ldr	r3, [pc, #224]	@ (8009870 <USB_EPStartXfer+0x538>)
 8009790:	400b      	ands	r3, r1
 8009792:	69b9      	ldr	r1, [r7, #24]
 8009794:	0148      	lsls	r0, r1, #5
 8009796:	69f9      	ldr	r1, [r7, #28]
 8009798:	4401      	add	r1, r0
 800979a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800979e:	4313      	orrs	r3, r2
 80097a0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80097a2:	69bb      	ldr	r3, [r7, #24]
 80097a4:	015a      	lsls	r2, r3, #5
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	4413      	add	r3, r2
 80097aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097ae:	691a      	ldr	r2, [r3, #16]
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	6a1b      	ldr	r3, [r3, #32]
 80097b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097b8:	69b9      	ldr	r1, [r7, #24]
 80097ba:	0148      	lsls	r0, r1, #5
 80097bc:	69f9      	ldr	r1, [r7, #28]
 80097be:	4401      	add	r1, r0
 80097c0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80097c4:	4313      	orrs	r3, r2
 80097c6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80097c8:	79fb      	ldrb	r3, [r7, #7]
 80097ca:	2b01      	cmp	r3, #1
 80097cc:	d10d      	bne.n	80097ea <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	68db      	ldr	r3, [r3, #12]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d009      	beq.n	80097ea <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	68d9      	ldr	r1, [r3, #12]
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	015a      	lsls	r2, r3, #5
 80097de:	69fb      	ldr	r3, [r7, #28]
 80097e0:	4413      	add	r3, r2
 80097e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097e6:	460a      	mov	r2, r1
 80097e8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	791b      	ldrb	r3, [r3, #4]
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d128      	bne.n	8009844 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80097f2:	69fb      	ldr	r3, [r7, #28]
 80097f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097f8:	689b      	ldr	r3, [r3, #8]
 80097fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d110      	bne.n	8009824 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	015a      	lsls	r2, r3, #5
 8009806:	69fb      	ldr	r3, [r7, #28]
 8009808:	4413      	add	r3, r2
 800980a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	69ba      	ldr	r2, [r7, #24]
 8009812:	0151      	lsls	r1, r2, #5
 8009814:	69fa      	ldr	r2, [r7, #28]
 8009816:	440a      	add	r2, r1
 8009818:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800981c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009820:	6013      	str	r3, [r2, #0]
 8009822:	e00f      	b.n	8009844 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009824:	69bb      	ldr	r3, [r7, #24]
 8009826:	015a      	lsls	r2, r3, #5
 8009828:	69fb      	ldr	r3, [r7, #28]
 800982a:	4413      	add	r3, r2
 800982c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	69ba      	ldr	r2, [r7, #24]
 8009834:	0151      	lsls	r1, r2, #5
 8009836:	69fa      	ldr	r2, [r7, #28]
 8009838:	440a      	add	r2, r1
 800983a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800983e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009842:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009844:	69bb      	ldr	r3, [r7, #24]
 8009846:	015a      	lsls	r2, r3, #5
 8009848:	69fb      	ldr	r3, [r7, #28]
 800984a:	4413      	add	r3, r2
 800984c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	69ba      	ldr	r2, [r7, #24]
 8009854:	0151      	lsls	r1, r2, #5
 8009856:	69fa      	ldr	r2, [r7, #28]
 8009858:	440a      	add	r2, r1
 800985a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800985e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009862:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009864:	2300      	movs	r3, #0
}
 8009866:	4618      	mov	r0, r3
 8009868:	3720      	adds	r7, #32
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}
 800986e:	bf00      	nop
 8009870:	1ff80000 	.word	0x1ff80000

08009874 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009874:	b480      	push	{r7}
 8009876:	b087      	sub	sp, #28
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800987e:	2300      	movs	r3, #0
 8009880:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009882:	2300      	movs	r3, #0
 8009884:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	785b      	ldrb	r3, [r3, #1]
 800988e:	2b01      	cmp	r3, #1
 8009890:	d14a      	bne.n	8009928 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	781b      	ldrb	r3, [r3, #0]
 8009896:	015a      	lsls	r2, r3, #5
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	4413      	add	r3, r2
 800989c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80098a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098aa:	f040 8086 	bne.w	80099ba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	015a      	lsls	r2, r3, #5
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	4413      	add	r3, r2
 80098b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	683a      	ldr	r2, [r7, #0]
 80098c0:	7812      	ldrb	r2, [r2, #0]
 80098c2:	0151      	lsls	r1, r2, #5
 80098c4:	693a      	ldr	r2, [r7, #16]
 80098c6:	440a      	add	r2, r1
 80098c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098cc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80098d0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	015a      	lsls	r2, r3, #5
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	4413      	add	r3, r2
 80098dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	683a      	ldr	r2, [r7, #0]
 80098e4:	7812      	ldrb	r2, [r2, #0]
 80098e6:	0151      	lsls	r1, r2, #5
 80098e8:	693a      	ldr	r2, [r7, #16]
 80098ea:	440a      	add	r2, r1
 80098ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098f4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	3301      	adds	r3, #1
 80098fa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009902:	4293      	cmp	r3, r2
 8009904:	d902      	bls.n	800990c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009906:	2301      	movs	r3, #1
 8009908:	75fb      	strb	r3, [r7, #23]
          break;
 800990a:	e056      	b.n	80099ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	781b      	ldrb	r3, [r3, #0]
 8009910:	015a      	lsls	r2, r3, #5
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	4413      	add	r3, r2
 8009916:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009920:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009924:	d0e7      	beq.n	80098f6 <USB_EPStopXfer+0x82>
 8009926:	e048      	b.n	80099ba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	781b      	ldrb	r3, [r3, #0]
 800992c:	015a      	lsls	r2, r3, #5
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	4413      	add	r3, r2
 8009932:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800993c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009940:	d13b      	bne.n	80099ba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	015a      	lsls	r2, r3, #5
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	4413      	add	r3, r2
 800994c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	683a      	ldr	r2, [r7, #0]
 8009954:	7812      	ldrb	r2, [r2, #0]
 8009956:	0151      	lsls	r1, r2, #5
 8009958:	693a      	ldr	r2, [r7, #16]
 800995a:	440a      	add	r2, r1
 800995c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009960:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009964:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	015a      	lsls	r2, r3, #5
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	4413      	add	r3, r2
 8009970:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	683a      	ldr	r2, [r7, #0]
 8009978:	7812      	ldrb	r2, [r2, #0]
 800997a:	0151      	lsls	r1, r2, #5
 800997c:	693a      	ldr	r2, [r7, #16]
 800997e:	440a      	add	r2, r1
 8009980:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009984:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009988:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	3301      	adds	r3, #1
 800998e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009996:	4293      	cmp	r3, r2
 8009998:	d902      	bls.n	80099a0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800999a:	2301      	movs	r3, #1
 800999c:	75fb      	strb	r3, [r7, #23]
          break;
 800999e:	e00c      	b.n	80099ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	781b      	ldrb	r3, [r3, #0]
 80099a4:	015a      	lsls	r2, r3, #5
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	4413      	add	r3, r2
 80099aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80099b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80099b8:	d0e7      	beq.n	800998a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80099ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80099bc:	4618      	mov	r0, r3
 80099be:	371c      	adds	r7, #28
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr

080099c8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b089      	sub	sp, #36	@ 0x24
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	60f8      	str	r0, [r7, #12]
 80099d0:	60b9      	str	r1, [r7, #8]
 80099d2:	4611      	mov	r1, r2
 80099d4:	461a      	mov	r2, r3
 80099d6:	460b      	mov	r3, r1
 80099d8:	71fb      	strb	r3, [r7, #7]
 80099da:	4613      	mov	r3, r2
 80099dc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80099e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d123      	bne.n	8009a36 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80099ee:	88bb      	ldrh	r3, [r7, #4]
 80099f0:	3303      	adds	r3, #3
 80099f2:	089b      	lsrs	r3, r3, #2
 80099f4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80099f6:	2300      	movs	r3, #0
 80099f8:	61bb      	str	r3, [r7, #24]
 80099fa:	e018      	b.n	8009a2e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80099fc:	79fb      	ldrb	r3, [r7, #7]
 80099fe:	031a      	lsls	r2, r3, #12
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	4413      	add	r3, r2
 8009a04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a08:	461a      	mov	r2, r3
 8009a0a:	69fb      	ldr	r3, [r7, #28]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	3301      	adds	r3, #1
 8009a14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009a16:	69fb      	ldr	r3, [r7, #28]
 8009a18:	3301      	adds	r3, #1
 8009a1a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009a1c:	69fb      	ldr	r3, [r7, #28]
 8009a1e:	3301      	adds	r3, #1
 8009a20:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009a22:	69fb      	ldr	r3, [r7, #28]
 8009a24:	3301      	adds	r3, #1
 8009a26:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009a28:	69bb      	ldr	r3, [r7, #24]
 8009a2a:	3301      	adds	r3, #1
 8009a2c:	61bb      	str	r3, [r7, #24]
 8009a2e:	69ba      	ldr	r2, [r7, #24]
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d3e2      	bcc.n	80099fc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009a36:	2300      	movs	r3, #0
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3724      	adds	r7, #36	@ 0x24
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr

08009a44 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009a44:	b480      	push	{r7}
 8009a46:	b08b      	sub	sp, #44	@ 0x2c
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	60f8      	str	r0, [r7, #12]
 8009a4c:	60b9      	str	r1, [r7, #8]
 8009a4e:	4613      	mov	r3, r2
 8009a50:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009a5a:	88fb      	ldrh	r3, [r7, #6]
 8009a5c:	089b      	lsrs	r3, r3, #2
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009a62:	88fb      	ldrh	r3, [r7, #6]
 8009a64:	f003 0303 	and.w	r3, r3, #3
 8009a68:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	623b      	str	r3, [r7, #32]
 8009a6e:	e014      	b.n	8009a9a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009a70:	69bb      	ldr	r3, [r7, #24]
 8009a72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a76:	681a      	ldr	r2, [r3, #0]
 8009a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7a:	601a      	str	r2, [r3, #0]
    pDest++;
 8009a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7e:	3301      	adds	r3, #1
 8009a80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a84:	3301      	adds	r3, #1
 8009a86:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a90:	3301      	adds	r3, #1
 8009a92:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009a94:	6a3b      	ldr	r3, [r7, #32]
 8009a96:	3301      	adds	r3, #1
 8009a98:	623b      	str	r3, [r7, #32]
 8009a9a:	6a3a      	ldr	r2, [r7, #32]
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d3e6      	bcc.n	8009a70 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009aa2:	8bfb      	ldrh	r3, [r7, #30]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d01e      	beq.n	8009ae6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009aac:	69bb      	ldr	r3, [r7, #24]
 8009aae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ab2:	461a      	mov	r2, r3
 8009ab4:	f107 0310 	add.w	r3, r7, #16
 8009ab8:	6812      	ldr	r2, [r2, #0]
 8009aba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009abc:	693a      	ldr	r2, [r7, #16]
 8009abe:	6a3b      	ldr	r3, [r7, #32]
 8009ac0:	b2db      	uxtb	r3, r3
 8009ac2:	00db      	lsls	r3, r3, #3
 8009ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ac8:	b2da      	uxtb	r2, r3
 8009aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009acc:	701a      	strb	r2, [r3, #0]
      i++;
 8009ace:	6a3b      	ldr	r3, [r7, #32]
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	623b      	str	r3, [r7, #32]
      pDest++;
 8009ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009ada:	8bfb      	ldrh	r3, [r7, #30]
 8009adc:	3b01      	subs	r3, #1
 8009ade:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009ae0:	8bfb      	ldrh	r3, [r7, #30]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d1ea      	bne.n	8009abc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	372c      	adds	r7, #44	@ 0x2c
 8009aec:	46bd      	mov	sp, r7
 8009aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af2:	4770      	bx	lr

08009af4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b085      	sub	sp, #20
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	781b      	ldrb	r3, [r3, #0]
 8009b06:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	785b      	ldrb	r3, [r3, #1]
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d12c      	bne.n	8009b6a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	015a      	lsls	r2, r3, #5
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	4413      	add	r3, r2
 8009b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	db12      	blt.n	8009b48 <USB_EPSetStall+0x54>
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d00f      	beq.n	8009b48 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	015a      	lsls	r2, r3, #5
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	4413      	add	r3, r2
 8009b30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	68ba      	ldr	r2, [r7, #8]
 8009b38:	0151      	lsls	r1, r2, #5
 8009b3a:	68fa      	ldr	r2, [r7, #12]
 8009b3c:	440a      	add	r2, r1
 8009b3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b42:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009b46:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	015a      	lsls	r2, r3, #5
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	4413      	add	r3, r2
 8009b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	68ba      	ldr	r2, [r7, #8]
 8009b58:	0151      	lsls	r1, r2, #5
 8009b5a:	68fa      	ldr	r2, [r7, #12]
 8009b5c:	440a      	add	r2, r1
 8009b5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b62:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009b66:	6013      	str	r3, [r2, #0]
 8009b68:	e02b      	b.n	8009bc2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009b6a:	68bb      	ldr	r3, [r7, #8]
 8009b6c:	015a      	lsls	r2, r3, #5
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	4413      	add	r3, r2
 8009b72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	db12      	blt.n	8009ba2 <USB_EPSetStall+0xae>
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d00f      	beq.n	8009ba2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	015a      	lsls	r2, r3, #5
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	4413      	add	r3, r2
 8009b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	68ba      	ldr	r2, [r7, #8]
 8009b92:	0151      	lsls	r1, r2, #5
 8009b94:	68fa      	ldr	r2, [r7, #12]
 8009b96:	440a      	add	r2, r1
 8009b98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b9c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009ba0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	015a      	lsls	r2, r3, #5
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	4413      	add	r3, r2
 8009baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	68ba      	ldr	r2, [r7, #8]
 8009bb2:	0151      	lsls	r1, r2, #5
 8009bb4:	68fa      	ldr	r2, [r7, #12]
 8009bb6:	440a      	add	r2, r1
 8009bb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009bbc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009bc0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3714      	adds	r7, #20
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr

08009bd0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b085      	sub	sp, #20
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	785b      	ldrb	r3, [r3, #1]
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	d128      	bne.n	8009c3e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	015a      	lsls	r2, r3, #5
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	4413      	add	r3, r2
 8009bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	68ba      	ldr	r2, [r7, #8]
 8009bfc:	0151      	lsls	r1, r2, #5
 8009bfe:	68fa      	ldr	r2, [r7, #12]
 8009c00:	440a      	add	r2, r1
 8009c02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009c0a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	791b      	ldrb	r3, [r3, #4]
 8009c10:	2b03      	cmp	r3, #3
 8009c12:	d003      	beq.n	8009c1c <USB_EPClearStall+0x4c>
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	791b      	ldrb	r3, [r3, #4]
 8009c18:	2b02      	cmp	r3, #2
 8009c1a:	d138      	bne.n	8009c8e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	015a      	lsls	r2, r3, #5
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	4413      	add	r3, r2
 8009c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	68ba      	ldr	r2, [r7, #8]
 8009c2c:	0151      	lsls	r1, r2, #5
 8009c2e:	68fa      	ldr	r2, [r7, #12]
 8009c30:	440a      	add	r2, r1
 8009c32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c3a:	6013      	str	r3, [r2, #0]
 8009c3c:	e027      	b.n	8009c8e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	015a      	lsls	r2, r3, #5
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	4413      	add	r3, r2
 8009c46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	68ba      	ldr	r2, [r7, #8]
 8009c4e:	0151      	lsls	r1, r2, #5
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	440a      	add	r2, r1
 8009c54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c58:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009c5c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	791b      	ldrb	r3, [r3, #4]
 8009c62:	2b03      	cmp	r3, #3
 8009c64:	d003      	beq.n	8009c6e <USB_EPClearStall+0x9e>
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	791b      	ldrb	r3, [r3, #4]
 8009c6a:	2b02      	cmp	r3, #2
 8009c6c:	d10f      	bne.n	8009c8e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	015a      	lsls	r2, r3, #5
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	4413      	add	r3, r2
 8009c76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68ba      	ldr	r2, [r7, #8]
 8009c7e:	0151      	lsls	r1, r2, #5
 8009c80:	68fa      	ldr	r2, [r7, #12]
 8009c82:	440a      	add	r2, r1
 8009c84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c8c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009c8e:	2300      	movs	r3, #0
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3714      	adds	r7, #20
 8009c94:	46bd      	mov	sp, r7
 8009c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9a:	4770      	bx	lr

08009c9c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b085      	sub	sp, #20
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
 8009ca4:	460b      	mov	r3, r1
 8009ca6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	68fa      	ldr	r2, [r7, #12]
 8009cb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009cba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009cbe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cc6:	681a      	ldr	r2, [r3, #0]
 8009cc8:	78fb      	ldrb	r3, [r7, #3]
 8009cca:	011b      	lsls	r3, r3, #4
 8009ccc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009cd0:	68f9      	ldr	r1, [r7, #12]
 8009cd2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009cda:	2300      	movs	r3, #0
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3714      	adds	r7, #20
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce6:	4770      	bx	lr

08009ce8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b085      	sub	sp, #20
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	68fa      	ldr	r2, [r7, #12]
 8009cfe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009d02:	f023 0303 	bic.w	r3, r3, #3
 8009d06:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	68fa      	ldr	r2, [r7, #12]
 8009d12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d16:	f023 0302 	bic.w	r3, r3, #2
 8009d1a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009d1c:	2300      	movs	r3, #0
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3714      	adds	r7, #20
 8009d22:	46bd      	mov	sp, r7
 8009d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d28:	4770      	bx	lr

08009d2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d2a:	b480      	push	{r7}
 8009d2c:	b085      	sub	sp, #20
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	68fa      	ldr	r2, [r7, #12]
 8009d40:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009d44:	f023 0303 	bic.w	r3, r3, #3
 8009d48:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	68fa      	ldr	r2, [r7, #12]
 8009d54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d58:	f043 0302 	orr.w	r3, r3, #2
 8009d5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009d5e:	2300      	movs	r3, #0
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3714      	adds	r7, #20
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr

08009d6c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b085      	sub	sp, #20
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	695b      	ldr	r3, [r3, #20]
 8009d78:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	699b      	ldr	r3, [r3, #24]
 8009d7e:	68fa      	ldr	r2, [r7, #12]
 8009d80:	4013      	ands	r3, r2
 8009d82:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009d84:	68fb      	ldr	r3, [r7, #12]
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3714      	adds	r7, #20
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr

08009d92 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d92:	b480      	push	{r7}
 8009d94:	b085      	sub	sp, #20
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009da4:	699b      	ldr	r3, [r3, #24]
 8009da6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dae:	69db      	ldr	r3, [r3, #28]
 8009db0:	68ba      	ldr	r2, [r7, #8]
 8009db2:	4013      	ands	r3, r2
 8009db4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	0c1b      	lsrs	r3, r3, #16
}
 8009dba:	4618      	mov	r0, r3
 8009dbc:	3714      	adds	r7, #20
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc4:	4770      	bx	lr

08009dc6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009dc6:	b480      	push	{r7}
 8009dc8:	b085      	sub	sp, #20
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dd8:	699b      	ldr	r3, [r3, #24]
 8009dda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009de2:	69db      	ldr	r3, [r3, #28]
 8009de4:	68ba      	ldr	r2, [r7, #8]
 8009de6:	4013      	ands	r3, r2
 8009de8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	b29b      	uxth	r3, r3
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3714      	adds	r7, #20
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr

08009dfa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b085      	sub	sp, #20
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
 8009e02:	460b      	mov	r3, r1
 8009e04:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009e0a:	78fb      	ldrb	r3, [r7, #3]
 8009e0c:	015a      	lsls	r2, r3, #5
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	4413      	add	r3, r2
 8009e12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e16:	689b      	ldr	r3, [r3, #8]
 8009e18:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e20:	695b      	ldr	r3, [r3, #20]
 8009e22:	68ba      	ldr	r2, [r7, #8]
 8009e24:	4013      	ands	r3, r2
 8009e26:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009e28:	68bb      	ldr	r3, [r7, #8]
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3714      	adds	r7, #20
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e34:	4770      	bx	lr

08009e36 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009e36:	b480      	push	{r7}
 8009e38:	b087      	sub	sp, #28
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	6078      	str	r0, [r7, #4]
 8009e3e:	460b      	mov	r3, r1
 8009e40:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e4c:	691b      	ldr	r3, [r3, #16]
 8009e4e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e58:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009e5a:	78fb      	ldrb	r3, [r7, #3]
 8009e5c:	f003 030f 	and.w	r3, r3, #15
 8009e60:	68fa      	ldr	r2, [r7, #12]
 8009e62:	fa22 f303 	lsr.w	r3, r2, r3
 8009e66:	01db      	lsls	r3, r3, #7
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	693a      	ldr	r2, [r7, #16]
 8009e6c:	4313      	orrs	r3, r2
 8009e6e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009e70:	78fb      	ldrb	r3, [r7, #3]
 8009e72:	015a      	lsls	r2, r3, #5
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	4413      	add	r3, r2
 8009e78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e7c:	689b      	ldr	r3, [r3, #8]
 8009e7e:	693a      	ldr	r2, [r7, #16]
 8009e80:	4013      	ands	r3, r2
 8009e82:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009e84:	68bb      	ldr	r3, [r7, #8]
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	371c      	adds	r7, #28
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e90:	4770      	bx	lr

08009e92 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009e92:	b480      	push	{r7}
 8009e94:	b083      	sub	sp, #12
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	695b      	ldr	r3, [r3, #20]
 8009e9e:	f003 0301 	and.w	r3, r3, #1
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	370c      	adds	r7, #12
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eac:	4770      	bx	lr

08009eae <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009eae:	b480      	push	{r7}
 8009eb0:	b085      	sub	sp, #20
 8009eb2:	af00      	add	r7, sp, #0
 8009eb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	68fa      	ldr	r2, [r7, #12]
 8009ec4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ec8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009ecc:	f023 0307 	bic.w	r3, r3, #7
 8009ed0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	68fa      	ldr	r2, [r7, #12]
 8009edc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ee4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ee6:	2300      	movs	r3, #0
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3714      	adds	r7, #20
 8009eec:	46bd      	mov	sp, r7
 8009eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef2:	4770      	bx	lr

08009ef4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009ef4:	b480      	push	{r7}
 8009ef6:	b087      	sub	sp, #28
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	60f8      	str	r0, [r7, #12]
 8009efc:	460b      	mov	r3, r1
 8009efe:	607a      	str	r2, [r7, #4]
 8009f00:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	333c      	adds	r3, #60	@ 0x3c
 8009f0a:	3304      	adds	r3, #4
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	4a26      	ldr	r2, [pc, #152]	@ (8009fac <USB_EP0_OutStart+0xb8>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d90a      	bls.n	8009f2e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f28:	d101      	bne.n	8009f2e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	e037      	b.n	8009f9e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f34:	461a      	mov	r2, r3
 8009f36:	2300      	movs	r3, #0
 8009f38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f40:	691b      	ldr	r3, [r3, #16]
 8009f42:	697a      	ldr	r2, [r7, #20]
 8009f44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f48:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009f4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f54:	691b      	ldr	r3, [r3, #16]
 8009f56:	697a      	ldr	r2, [r7, #20]
 8009f58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f5c:	f043 0318 	orr.w	r3, r3, #24
 8009f60:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f68:	691b      	ldr	r3, [r3, #16]
 8009f6a:	697a      	ldr	r2, [r7, #20]
 8009f6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f70:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009f74:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009f76:	7afb      	ldrb	r3, [r7, #11]
 8009f78:	2b01      	cmp	r3, #1
 8009f7a:	d10f      	bne.n	8009f9c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f82:	461a      	mov	r2, r3
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	697a      	ldr	r2, [r7, #20]
 8009f92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f96:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009f9a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009f9c:	2300      	movs	r3, #0
}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	371c      	adds	r7, #28
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa8:	4770      	bx	lr
 8009faa:	bf00      	nop
 8009fac:	4f54300a 	.word	0x4f54300a

08009fb0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b085      	sub	sp, #20
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009fb8:	2300      	movs	r3, #0
 8009fba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009fc8:	d901      	bls.n	8009fce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009fca:	2303      	movs	r3, #3
 8009fcc:	e01b      	b.n	800a006 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	691b      	ldr	r3, [r3, #16]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	daf2      	bge.n	8009fbc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	691b      	ldr	r3, [r3, #16]
 8009fde:	f043 0201 	orr.w	r2, r3, #1
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	3301      	adds	r3, #1
 8009fea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ff2:	d901      	bls.n	8009ff8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009ff4:	2303      	movs	r3, #3
 8009ff6:	e006      	b.n	800a006 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	691b      	ldr	r3, [r3, #16]
 8009ffc:	f003 0301 	and.w	r3, r3, #1
 800a000:	2b01      	cmp	r3, #1
 800a002:	d0f0      	beq.n	8009fe6 <USB_CoreReset+0x36>

  return HAL_OK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	3714      	adds	r7, #20
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	4770      	bx	lr
	...

0800a014 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a018:	4904      	ldr	r1, [pc, #16]	@ (800a02c <MX_FATFS_Init+0x18>)
 800a01a:	4805      	ldr	r0, [pc, #20]	@ (800a030 <MX_FATFS_Init+0x1c>)
 800a01c:	f002 f882 	bl	800c124 <FATFS_LinkDriver>
 800a020:	4603      	mov	r3, r0
 800a022:	461a      	mov	r2, r3
 800a024:	4b03      	ldr	r3, [pc, #12]	@ (800a034 <MX_FATFS_Init+0x20>)
 800a026:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a028:	bf00      	nop
 800a02a:	bd80      	pop	{r7, pc}
 800a02c:	20004c80 	.word	0x20004c80
 800a030:	20000014 	.word	0x20000014
 800a034:	20004c7c 	.word	0x20004c7c

0800a038 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a038:	b480      	push	{r7}
 800a03a:	b083      	sub	sp, #12
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	4603      	mov	r3, r0
 800a040:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800a042:	4b06      	ldr	r3, [pc, #24]	@ (800a05c <USER_initialize+0x24>)
 800a044:	2201      	movs	r2, #1
 800a046:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a048:	4b04      	ldr	r3, [pc, #16]	@ (800a05c <USER_initialize+0x24>)
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800a04e:	4618      	mov	r0, r3
 800a050:	370c      	adds	r7, #12
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	20000011 	.word	0x20000011

0800a060 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a060:	b480      	push	{r7}
 800a062:	b083      	sub	sp, #12
 800a064:	af00      	add	r7, sp, #0
 800a066:	4603      	mov	r3, r0
 800a068:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800a06a:	4b06      	ldr	r3, [pc, #24]	@ (800a084 <USER_status+0x24>)
 800a06c:	2201      	movs	r2, #1
 800a06e:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a070:	4b04      	ldr	r3, [pc, #16]	@ (800a084 <USER_status+0x24>)
 800a072:	781b      	ldrb	r3, [r3, #0]
 800a074:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800a076:	4618      	mov	r0, r3
 800a078:	370c      	adds	r7, #12
 800a07a:	46bd      	mov	sp, r7
 800a07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a080:	4770      	bx	lr
 800a082:	bf00      	nop
 800a084:	20000011 	.word	0x20000011

0800a088 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a088:	b480      	push	{r7}
 800a08a:	b085      	sub	sp, #20
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	60b9      	str	r1, [r7, #8]
 800a090:	607a      	str	r2, [r7, #4]
 800a092:	603b      	str	r3, [r7, #0]
 800a094:	4603      	mov	r3, r0
 800a096:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800a098:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3714      	adds	r7, #20
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a4:	4770      	bx	lr

0800a0a6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a0a6:	b480      	push	{r7}
 800a0a8:	b085      	sub	sp, #20
 800a0aa:	af00      	add	r7, sp, #0
 800a0ac:	60b9      	str	r1, [r7, #8]
 800a0ae:	607a      	str	r2, [r7, #4]
 800a0b0:	603b      	str	r3, [r7, #0]
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800a0b6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3714      	adds	r7, #20
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr

0800a0c4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b085      	sub	sp, #20
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	603a      	str	r2, [r7, #0]
 800a0ce:	71fb      	strb	r3, [r7, #7]
 800a0d0:	460b      	mov	r3, r1
 800a0d2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	73fb      	strb	r3, [r7, #15]
    return res;
 800a0d8:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3714      	adds	r7, #20
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr
	...

0800a0e8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b084      	sub	sp, #16
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a0f4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a0f8:	f002 fcfa 	bl	800caf0 <USBD_static_malloc>
 800a0fc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d109      	bne.n	800a118 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	32b0      	adds	r2, #176	@ 0xb0
 800a10e:	2100      	movs	r1, #0
 800a110:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a114:	2302      	movs	r3, #2
 800a116:	e0d4      	b.n	800a2c2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a118:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a11c:	2100      	movs	r1, #0
 800a11e:	68f8      	ldr	r0, [r7, #12]
 800a120:	f009 fa88 	bl	8013634 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	32b0      	adds	r2, #176	@ 0xb0
 800a12e:	68f9      	ldr	r1, [r7, #12]
 800a130:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	32b0      	adds	r2, #176	@ 0xb0
 800a13e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	7c1b      	ldrb	r3, [r3, #16]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d138      	bne.n	800a1c2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a150:	4b5e      	ldr	r3, [pc, #376]	@ (800a2cc <USBD_CDC_Init+0x1e4>)
 800a152:	7819      	ldrb	r1, [r3, #0]
 800a154:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a158:	2202      	movs	r2, #2
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f002 fba5 	bl	800c8aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a160:	4b5a      	ldr	r3, [pc, #360]	@ (800a2cc <USBD_CDC_Init+0x1e4>)
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	f003 020f 	and.w	r2, r3, #15
 800a168:	6879      	ldr	r1, [r7, #4]
 800a16a:	4613      	mov	r3, r2
 800a16c:	009b      	lsls	r3, r3, #2
 800a16e:	4413      	add	r3, r2
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	440b      	add	r3, r1
 800a174:	3324      	adds	r3, #36	@ 0x24
 800a176:	2201      	movs	r2, #1
 800a178:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a17a:	4b55      	ldr	r3, [pc, #340]	@ (800a2d0 <USBD_CDC_Init+0x1e8>)
 800a17c:	7819      	ldrb	r1, [r3, #0]
 800a17e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a182:	2202      	movs	r2, #2
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	f002 fb90 	bl	800c8aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a18a:	4b51      	ldr	r3, [pc, #324]	@ (800a2d0 <USBD_CDC_Init+0x1e8>)
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	f003 020f 	and.w	r2, r3, #15
 800a192:	6879      	ldr	r1, [r7, #4]
 800a194:	4613      	mov	r3, r2
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	4413      	add	r3, r2
 800a19a:	009b      	lsls	r3, r3, #2
 800a19c:	440b      	add	r3, r1
 800a19e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a1a2:	2201      	movs	r2, #1
 800a1a4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a1a6:	4b4b      	ldr	r3, [pc, #300]	@ (800a2d4 <USBD_CDC_Init+0x1ec>)
 800a1a8:	781b      	ldrb	r3, [r3, #0]
 800a1aa:	f003 020f 	and.w	r2, r3, #15
 800a1ae:	6879      	ldr	r1, [r7, #4]
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	009b      	lsls	r3, r3, #2
 800a1b4:	4413      	add	r3, r2
 800a1b6:	009b      	lsls	r3, r3, #2
 800a1b8:	440b      	add	r3, r1
 800a1ba:	3326      	adds	r3, #38	@ 0x26
 800a1bc:	2210      	movs	r2, #16
 800a1be:	801a      	strh	r2, [r3, #0]
 800a1c0:	e035      	b.n	800a22e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a1c2:	4b42      	ldr	r3, [pc, #264]	@ (800a2cc <USBD_CDC_Init+0x1e4>)
 800a1c4:	7819      	ldrb	r1, [r3, #0]
 800a1c6:	2340      	movs	r3, #64	@ 0x40
 800a1c8:	2202      	movs	r2, #2
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f002 fb6d 	bl	800c8aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a1d0:	4b3e      	ldr	r3, [pc, #248]	@ (800a2cc <USBD_CDC_Init+0x1e4>)
 800a1d2:	781b      	ldrb	r3, [r3, #0]
 800a1d4:	f003 020f 	and.w	r2, r3, #15
 800a1d8:	6879      	ldr	r1, [r7, #4]
 800a1da:	4613      	mov	r3, r2
 800a1dc:	009b      	lsls	r3, r3, #2
 800a1de:	4413      	add	r3, r2
 800a1e0:	009b      	lsls	r3, r3, #2
 800a1e2:	440b      	add	r3, r1
 800a1e4:	3324      	adds	r3, #36	@ 0x24
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a1ea:	4b39      	ldr	r3, [pc, #228]	@ (800a2d0 <USBD_CDC_Init+0x1e8>)
 800a1ec:	7819      	ldrb	r1, [r3, #0]
 800a1ee:	2340      	movs	r3, #64	@ 0x40
 800a1f0:	2202      	movs	r2, #2
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f002 fb59 	bl	800c8aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a1f8:	4b35      	ldr	r3, [pc, #212]	@ (800a2d0 <USBD_CDC_Init+0x1e8>)
 800a1fa:	781b      	ldrb	r3, [r3, #0]
 800a1fc:	f003 020f 	and.w	r2, r3, #15
 800a200:	6879      	ldr	r1, [r7, #4]
 800a202:	4613      	mov	r3, r2
 800a204:	009b      	lsls	r3, r3, #2
 800a206:	4413      	add	r3, r2
 800a208:	009b      	lsls	r3, r3, #2
 800a20a:	440b      	add	r3, r1
 800a20c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a210:	2201      	movs	r2, #1
 800a212:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a214:	4b2f      	ldr	r3, [pc, #188]	@ (800a2d4 <USBD_CDC_Init+0x1ec>)
 800a216:	781b      	ldrb	r3, [r3, #0]
 800a218:	f003 020f 	and.w	r2, r3, #15
 800a21c:	6879      	ldr	r1, [r7, #4]
 800a21e:	4613      	mov	r3, r2
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	4413      	add	r3, r2
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	440b      	add	r3, r1
 800a228:	3326      	adds	r3, #38	@ 0x26
 800a22a:	2210      	movs	r2, #16
 800a22c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a22e:	4b29      	ldr	r3, [pc, #164]	@ (800a2d4 <USBD_CDC_Init+0x1ec>)
 800a230:	7819      	ldrb	r1, [r3, #0]
 800a232:	2308      	movs	r3, #8
 800a234:	2203      	movs	r2, #3
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f002 fb37 	bl	800c8aa <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a23c:	4b25      	ldr	r3, [pc, #148]	@ (800a2d4 <USBD_CDC_Init+0x1ec>)
 800a23e:	781b      	ldrb	r3, [r3, #0]
 800a240:	f003 020f 	and.w	r2, r3, #15
 800a244:	6879      	ldr	r1, [r7, #4]
 800a246:	4613      	mov	r3, r2
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	4413      	add	r3, r2
 800a24c:	009b      	lsls	r3, r3, #2
 800a24e:	440b      	add	r3, r1
 800a250:	3324      	adds	r3, #36	@ 0x24
 800a252:	2201      	movs	r2, #1
 800a254:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2200      	movs	r2, #0
 800a25a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	33b0      	adds	r3, #176	@ 0xb0
 800a268:	009b      	lsls	r3, r3, #2
 800a26a:	4413      	add	r3, r2
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	2200      	movs	r2, #0
 800a276:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	2200      	movs	r2, #0
 800a27e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d101      	bne.n	800a290 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a28c:	2302      	movs	r3, #2
 800a28e:	e018      	b.n	800a2c2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	7c1b      	ldrb	r3, [r3, #16]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d10a      	bne.n	800a2ae <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a298:	4b0d      	ldr	r3, [pc, #52]	@ (800a2d0 <USBD_CDC_Init+0x1e8>)
 800a29a:	7819      	ldrb	r1, [r3, #0]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a2a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f002 fbee 	bl	800ca88 <USBD_LL_PrepareReceive>
 800a2ac:	e008      	b.n	800a2c0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a2ae:	4b08      	ldr	r3, [pc, #32]	@ (800a2d0 <USBD_CDC_Init+0x1e8>)
 800a2b0:	7819      	ldrb	r1, [r3, #0]
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a2b8:	2340      	movs	r3, #64	@ 0x40
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f002 fbe4 	bl	800ca88 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a2c0:	2300      	movs	r3, #0
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3710      	adds	r7, #16
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	200000af 	.word	0x200000af
 800a2d0:	200000b0 	.word	0x200000b0
 800a2d4:	200000b1 	.word	0x200000b1

0800a2d8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a2e4:	4b3a      	ldr	r3, [pc, #232]	@ (800a3d0 <USBD_CDC_DeInit+0xf8>)
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f002 fb03 	bl	800c8f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a2f0:	4b37      	ldr	r3, [pc, #220]	@ (800a3d0 <USBD_CDC_DeInit+0xf8>)
 800a2f2:	781b      	ldrb	r3, [r3, #0]
 800a2f4:	f003 020f 	and.w	r2, r3, #15
 800a2f8:	6879      	ldr	r1, [r7, #4]
 800a2fa:	4613      	mov	r3, r2
 800a2fc:	009b      	lsls	r3, r3, #2
 800a2fe:	4413      	add	r3, r2
 800a300:	009b      	lsls	r3, r3, #2
 800a302:	440b      	add	r3, r1
 800a304:	3324      	adds	r3, #36	@ 0x24
 800a306:	2200      	movs	r2, #0
 800a308:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a30a:	4b32      	ldr	r3, [pc, #200]	@ (800a3d4 <USBD_CDC_DeInit+0xfc>)
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	4619      	mov	r1, r3
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f002 faf0 	bl	800c8f6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a316:	4b2f      	ldr	r3, [pc, #188]	@ (800a3d4 <USBD_CDC_DeInit+0xfc>)
 800a318:	781b      	ldrb	r3, [r3, #0]
 800a31a:	f003 020f 	and.w	r2, r3, #15
 800a31e:	6879      	ldr	r1, [r7, #4]
 800a320:	4613      	mov	r3, r2
 800a322:	009b      	lsls	r3, r3, #2
 800a324:	4413      	add	r3, r2
 800a326:	009b      	lsls	r3, r3, #2
 800a328:	440b      	add	r3, r1
 800a32a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a32e:	2200      	movs	r2, #0
 800a330:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a332:	4b29      	ldr	r3, [pc, #164]	@ (800a3d8 <USBD_CDC_DeInit+0x100>)
 800a334:	781b      	ldrb	r3, [r3, #0]
 800a336:	4619      	mov	r1, r3
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f002 fadc 	bl	800c8f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a33e:	4b26      	ldr	r3, [pc, #152]	@ (800a3d8 <USBD_CDC_DeInit+0x100>)
 800a340:	781b      	ldrb	r3, [r3, #0]
 800a342:	f003 020f 	and.w	r2, r3, #15
 800a346:	6879      	ldr	r1, [r7, #4]
 800a348:	4613      	mov	r3, r2
 800a34a:	009b      	lsls	r3, r3, #2
 800a34c:	4413      	add	r3, r2
 800a34e:	009b      	lsls	r3, r3, #2
 800a350:	440b      	add	r3, r1
 800a352:	3324      	adds	r3, #36	@ 0x24
 800a354:	2200      	movs	r2, #0
 800a356:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a358:	4b1f      	ldr	r3, [pc, #124]	@ (800a3d8 <USBD_CDC_DeInit+0x100>)
 800a35a:	781b      	ldrb	r3, [r3, #0]
 800a35c:	f003 020f 	and.w	r2, r3, #15
 800a360:	6879      	ldr	r1, [r7, #4]
 800a362:	4613      	mov	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	4413      	add	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	440b      	add	r3, r1
 800a36c:	3326      	adds	r3, #38	@ 0x26
 800a36e:	2200      	movs	r2, #0
 800a370:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	32b0      	adds	r2, #176	@ 0xb0
 800a37c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d01f      	beq.n	800a3c4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a38a:	687a      	ldr	r2, [r7, #4]
 800a38c:	33b0      	adds	r3, #176	@ 0xb0
 800a38e:	009b      	lsls	r3, r3, #2
 800a390:	4413      	add	r3, r2
 800a392:	685b      	ldr	r3, [r3, #4]
 800a394:	685b      	ldr	r3, [r3, #4]
 800a396:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	32b0      	adds	r2, #176	@ 0xb0
 800a3a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f002 fbb0 	bl	800cb0c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	32b0      	adds	r2, #176	@ 0xb0
 800a3b6:	2100      	movs	r1, #0
 800a3b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a3c4:	2300      	movs	r3, #0
}
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	3708      	adds	r7, #8
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
 800a3ce:	bf00      	nop
 800a3d0:	200000af 	.word	0x200000af
 800a3d4:	200000b0 	.word	0x200000b0
 800a3d8:	200000b1 	.word	0x200000b1

0800a3dc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b086      	sub	sp, #24
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	32b0      	adds	r2, #176	@ 0xb0
 800a3f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3f4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a3fe:	2300      	movs	r3, #0
 800a400:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d101      	bne.n	800a40c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a408:	2303      	movs	r3, #3
 800a40a:	e0bf      	b.n	800a58c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	781b      	ldrb	r3, [r3, #0]
 800a410:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a414:	2b00      	cmp	r3, #0
 800a416:	d050      	beq.n	800a4ba <USBD_CDC_Setup+0xde>
 800a418:	2b20      	cmp	r3, #32
 800a41a:	f040 80af 	bne.w	800a57c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	88db      	ldrh	r3, [r3, #6]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d03a      	beq.n	800a49c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	b25b      	sxtb	r3, r3
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	da1b      	bge.n	800a468 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a436:	687a      	ldr	r2, [r7, #4]
 800a438:	33b0      	adds	r3, #176	@ 0xb0
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	4413      	add	r3, r2
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	689b      	ldr	r3, [r3, #8]
 800a442:	683a      	ldr	r2, [r7, #0]
 800a444:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a446:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a448:	683a      	ldr	r2, [r7, #0]
 800a44a:	88d2      	ldrh	r2, [r2, #6]
 800a44c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	88db      	ldrh	r3, [r3, #6]
 800a452:	2b07      	cmp	r3, #7
 800a454:	bf28      	it	cs
 800a456:	2307      	movcs	r3, #7
 800a458:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	89fa      	ldrh	r2, [r7, #14]
 800a45e:	4619      	mov	r1, r3
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f001 fd93 	bl	800bf8c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a466:	e090      	b.n	800a58a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	785a      	ldrb	r2, [r3, #1]
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	88db      	ldrh	r3, [r3, #6]
 800a476:	2b3f      	cmp	r3, #63	@ 0x3f
 800a478:	d803      	bhi.n	800a482 <USBD_CDC_Setup+0xa6>
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	88db      	ldrh	r3, [r3, #6]
 800a47e:	b2da      	uxtb	r2, r3
 800a480:	e000      	b.n	800a484 <USBD_CDC_Setup+0xa8>
 800a482:	2240      	movs	r2, #64	@ 0x40
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a48a:	6939      	ldr	r1, [r7, #16]
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a492:	461a      	mov	r2, r3
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f001 fda5 	bl	800bfe4 <USBD_CtlPrepareRx>
      break;
 800a49a:	e076      	b.n	800a58a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	33b0      	adds	r3, #176	@ 0xb0
 800a4a6:	009b      	lsls	r3, r3, #2
 800a4a8:	4413      	add	r3, r2
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	689b      	ldr	r3, [r3, #8]
 800a4ae:	683a      	ldr	r2, [r7, #0]
 800a4b0:	7850      	ldrb	r0, [r2, #1]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	6839      	ldr	r1, [r7, #0]
 800a4b6:	4798      	blx	r3
      break;
 800a4b8:	e067      	b.n	800a58a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	785b      	ldrb	r3, [r3, #1]
 800a4be:	2b0b      	cmp	r3, #11
 800a4c0:	d851      	bhi.n	800a566 <USBD_CDC_Setup+0x18a>
 800a4c2:	a201      	add	r2, pc, #4	@ (adr r2, 800a4c8 <USBD_CDC_Setup+0xec>)
 800a4c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c8:	0800a4f9 	.word	0x0800a4f9
 800a4cc:	0800a575 	.word	0x0800a575
 800a4d0:	0800a567 	.word	0x0800a567
 800a4d4:	0800a567 	.word	0x0800a567
 800a4d8:	0800a567 	.word	0x0800a567
 800a4dc:	0800a567 	.word	0x0800a567
 800a4e0:	0800a567 	.word	0x0800a567
 800a4e4:	0800a567 	.word	0x0800a567
 800a4e8:	0800a567 	.word	0x0800a567
 800a4ec:	0800a567 	.word	0x0800a567
 800a4f0:	0800a523 	.word	0x0800a523
 800a4f4:	0800a54d 	.word	0x0800a54d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4fe:	b2db      	uxtb	r3, r3
 800a500:	2b03      	cmp	r3, #3
 800a502:	d107      	bne.n	800a514 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a504:	f107 030a 	add.w	r3, r7, #10
 800a508:	2202      	movs	r2, #2
 800a50a:	4619      	mov	r1, r3
 800a50c:	6878      	ldr	r0, [r7, #4]
 800a50e:	f001 fd3d 	bl	800bf8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a512:	e032      	b.n	800a57a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a514:	6839      	ldr	r1, [r7, #0]
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f001 fcbb 	bl	800be92 <USBD_CtlError>
            ret = USBD_FAIL;
 800a51c:	2303      	movs	r3, #3
 800a51e:	75fb      	strb	r3, [r7, #23]
          break;
 800a520:	e02b      	b.n	800a57a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a528:	b2db      	uxtb	r3, r3
 800a52a:	2b03      	cmp	r3, #3
 800a52c:	d107      	bne.n	800a53e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a52e:	f107 030d 	add.w	r3, r7, #13
 800a532:	2201      	movs	r2, #1
 800a534:	4619      	mov	r1, r3
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f001 fd28 	bl	800bf8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a53c:	e01d      	b.n	800a57a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a53e:	6839      	ldr	r1, [r7, #0]
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	f001 fca6 	bl	800be92 <USBD_CtlError>
            ret = USBD_FAIL;
 800a546:	2303      	movs	r3, #3
 800a548:	75fb      	strb	r3, [r7, #23]
          break;
 800a54a:	e016      	b.n	800a57a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a552:	b2db      	uxtb	r3, r3
 800a554:	2b03      	cmp	r3, #3
 800a556:	d00f      	beq.n	800a578 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a558:	6839      	ldr	r1, [r7, #0]
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f001 fc99 	bl	800be92 <USBD_CtlError>
            ret = USBD_FAIL;
 800a560:	2303      	movs	r3, #3
 800a562:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a564:	e008      	b.n	800a578 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a566:	6839      	ldr	r1, [r7, #0]
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f001 fc92 	bl	800be92 <USBD_CtlError>
          ret = USBD_FAIL;
 800a56e:	2303      	movs	r3, #3
 800a570:	75fb      	strb	r3, [r7, #23]
          break;
 800a572:	e002      	b.n	800a57a <USBD_CDC_Setup+0x19e>
          break;
 800a574:	bf00      	nop
 800a576:	e008      	b.n	800a58a <USBD_CDC_Setup+0x1ae>
          break;
 800a578:	bf00      	nop
      }
      break;
 800a57a:	e006      	b.n	800a58a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a57c:	6839      	ldr	r1, [r7, #0]
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f001 fc87 	bl	800be92 <USBD_CtlError>
      ret = USBD_FAIL;
 800a584:	2303      	movs	r3, #3
 800a586:	75fb      	strb	r3, [r7, #23]
      break;
 800a588:	bf00      	nop
  }

  return (uint8_t)ret;
 800a58a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3718      	adds	r7, #24
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}

0800a594 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b084      	sub	sp, #16
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
 800a59c:	460b      	mov	r3, r1
 800a59e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a5a6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	32b0      	adds	r2, #176	@ 0xb0
 800a5b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d101      	bne.n	800a5be <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a5ba:	2303      	movs	r3, #3
 800a5bc:	e065      	b.n	800a68a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	32b0      	adds	r2, #176	@ 0xb0
 800a5c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5cc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a5ce:	78fb      	ldrb	r3, [r7, #3]
 800a5d0:	f003 020f 	and.w	r2, r3, #15
 800a5d4:	6879      	ldr	r1, [r7, #4]
 800a5d6:	4613      	mov	r3, r2
 800a5d8:	009b      	lsls	r3, r3, #2
 800a5da:	4413      	add	r3, r2
 800a5dc:	009b      	lsls	r3, r3, #2
 800a5de:	440b      	add	r3, r1
 800a5e0:	3318      	adds	r3, #24
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d02f      	beq.n	800a648 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a5e8:	78fb      	ldrb	r3, [r7, #3]
 800a5ea:	f003 020f 	and.w	r2, r3, #15
 800a5ee:	6879      	ldr	r1, [r7, #4]
 800a5f0:	4613      	mov	r3, r2
 800a5f2:	009b      	lsls	r3, r3, #2
 800a5f4:	4413      	add	r3, r2
 800a5f6:	009b      	lsls	r3, r3, #2
 800a5f8:	440b      	add	r3, r1
 800a5fa:	3318      	adds	r3, #24
 800a5fc:	681a      	ldr	r2, [r3, #0]
 800a5fe:	78fb      	ldrb	r3, [r7, #3]
 800a600:	f003 010f 	and.w	r1, r3, #15
 800a604:	68f8      	ldr	r0, [r7, #12]
 800a606:	460b      	mov	r3, r1
 800a608:	00db      	lsls	r3, r3, #3
 800a60a:	440b      	add	r3, r1
 800a60c:	009b      	lsls	r3, r3, #2
 800a60e:	4403      	add	r3, r0
 800a610:	331c      	adds	r3, #28
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	fbb2 f1f3 	udiv	r1, r2, r3
 800a618:	fb01 f303 	mul.w	r3, r1, r3
 800a61c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d112      	bne.n	800a648 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a622:	78fb      	ldrb	r3, [r7, #3]
 800a624:	f003 020f 	and.w	r2, r3, #15
 800a628:	6879      	ldr	r1, [r7, #4]
 800a62a:	4613      	mov	r3, r2
 800a62c:	009b      	lsls	r3, r3, #2
 800a62e:	4413      	add	r3, r2
 800a630:	009b      	lsls	r3, r3, #2
 800a632:	440b      	add	r3, r1
 800a634:	3318      	adds	r3, #24
 800a636:	2200      	movs	r2, #0
 800a638:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a63a:	78f9      	ldrb	r1, [r7, #3]
 800a63c:	2300      	movs	r3, #0
 800a63e:	2200      	movs	r2, #0
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f002 fa00 	bl	800ca46 <USBD_LL_Transmit>
 800a646:	e01f      	b.n	800a688 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	2200      	movs	r2, #0
 800a64c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a656:	687a      	ldr	r2, [r7, #4]
 800a658:	33b0      	adds	r3, #176	@ 0xb0
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	4413      	add	r3, r2
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	691b      	ldr	r3, [r3, #16]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d010      	beq.n	800a688 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a66c:	687a      	ldr	r2, [r7, #4]
 800a66e:	33b0      	adds	r3, #176	@ 0xb0
 800a670:	009b      	lsls	r3, r3, #2
 800a672:	4413      	add	r3, r2
 800a674:	685b      	ldr	r3, [r3, #4]
 800a676:	691b      	ldr	r3, [r3, #16]
 800a678:	68ba      	ldr	r2, [r7, #8]
 800a67a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a67e:	68ba      	ldr	r2, [r7, #8]
 800a680:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a684:	78fa      	ldrb	r2, [r7, #3]
 800a686:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a688:	2300      	movs	r3, #0
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}

0800a692 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a692:	b580      	push	{r7, lr}
 800a694:	b084      	sub	sp, #16
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
 800a69a:	460b      	mov	r3, r1
 800a69c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	32b0      	adds	r2, #176	@ 0xb0
 800a6a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ac:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	32b0      	adds	r2, #176	@ 0xb0
 800a6b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d101      	bne.n	800a6c4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a6c0:	2303      	movs	r3, #3
 800a6c2:	e01a      	b.n	800a6fa <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a6c4:	78fb      	ldrb	r3, [r7, #3]
 800a6c6:	4619      	mov	r1, r3
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f002 f9fe 	bl	800caca <USBD_LL_GetRxDataSize>
 800a6ce:	4602      	mov	r2, r0
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a6dc:	687a      	ldr	r2, [r7, #4]
 800a6de:	33b0      	adds	r3, #176	@ 0xb0
 800a6e0:	009b      	lsls	r3, r3, #2
 800a6e2:	4413      	add	r3, r2
 800a6e4:	685b      	ldr	r3, [r3, #4]
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	68fa      	ldr	r2, [r7, #12]
 800a6ea:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a6ee:	68fa      	ldr	r2, [r7, #12]
 800a6f0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a6f4:	4611      	mov	r1, r2
 800a6f6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a6f8:	2300      	movs	r3, #0
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3710      	adds	r7, #16
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}

0800a702 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a702:	b580      	push	{r7, lr}
 800a704:	b084      	sub	sp, #16
 800a706:	af00      	add	r7, sp, #0
 800a708:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	32b0      	adds	r2, #176	@ 0xb0
 800a714:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a718:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d101      	bne.n	800a724 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a720:	2303      	movs	r3, #3
 800a722:	e024      	b.n	800a76e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a72a:	687a      	ldr	r2, [r7, #4]
 800a72c:	33b0      	adds	r3, #176	@ 0xb0
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	4413      	add	r3, r2
 800a732:	685b      	ldr	r3, [r3, #4]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d019      	beq.n	800a76c <USBD_CDC_EP0_RxReady+0x6a>
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a73e:	2bff      	cmp	r3, #255	@ 0xff
 800a740:	d014      	beq.n	800a76c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a748:	687a      	ldr	r2, [r7, #4]
 800a74a:	33b0      	adds	r3, #176	@ 0xb0
 800a74c:	009b      	lsls	r3, r3, #2
 800a74e:	4413      	add	r3, r2
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	689b      	ldr	r3, [r3, #8]
 800a754:	68fa      	ldr	r2, [r7, #12]
 800a756:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a75a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a75c:	68fa      	ldr	r2, [r7, #12]
 800a75e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a762:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	22ff      	movs	r2, #255	@ 0xff
 800a768:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a76c:	2300      	movs	r3, #0
}
 800a76e:	4618      	mov	r0, r3
 800a770:	3710      	adds	r7, #16
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
	...

0800a778 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b086      	sub	sp, #24
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a780:	2182      	movs	r1, #130	@ 0x82
 800a782:	4818      	ldr	r0, [pc, #96]	@ (800a7e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a784:	f000 fd4f 	bl	800b226 <USBD_GetEpDesc>
 800a788:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a78a:	2101      	movs	r1, #1
 800a78c:	4815      	ldr	r0, [pc, #84]	@ (800a7e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a78e:	f000 fd4a 	bl	800b226 <USBD_GetEpDesc>
 800a792:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a794:	2181      	movs	r1, #129	@ 0x81
 800a796:	4813      	ldr	r0, [pc, #76]	@ (800a7e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a798:	f000 fd45 	bl	800b226 <USBD_GetEpDesc>
 800a79c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a79e:	697b      	ldr	r3, [r7, #20]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d002      	beq.n	800a7aa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a7a4:	697b      	ldr	r3, [r7, #20]
 800a7a6:	2210      	movs	r2, #16
 800a7a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d006      	beq.n	800a7be <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7b8:	711a      	strb	r2, [r3, #4]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d006      	beq.n	800a7d2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7cc:	711a      	strb	r2, [r3, #4]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2243      	movs	r2, #67	@ 0x43
 800a7d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a7d8:	4b02      	ldr	r3, [pc, #8]	@ (800a7e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3718      	adds	r7, #24
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}
 800a7e2:	bf00      	nop
 800a7e4:	2000006c 	.word	0x2000006c

0800a7e8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b086      	sub	sp, #24
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a7f0:	2182      	movs	r1, #130	@ 0x82
 800a7f2:	4818      	ldr	r0, [pc, #96]	@ (800a854 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a7f4:	f000 fd17 	bl	800b226 <USBD_GetEpDesc>
 800a7f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a7fa:	2101      	movs	r1, #1
 800a7fc:	4815      	ldr	r0, [pc, #84]	@ (800a854 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a7fe:	f000 fd12 	bl	800b226 <USBD_GetEpDesc>
 800a802:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a804:	2181      	movs	r1, #129	@ 0x81
 800a806:	4813      	ldr	r0, [pc, #76]	@ (800a854 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a808:	f000 fd0d 	bl	800b226 <USBD_GetEpDesc>
 800a80c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d002      	beq.n	800a81a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	2210      	movs	r2, #16
 800a818:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d006      	beq.n	800a82e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a820:	693b      	ldr	r3, [r7, #16]
 800a822:	2200      	movs	r2, #0
 800a824:	711a      	strb	r2, [r3, #4]
 800a826:	2200      	movs	r2, #0
 800a828:	f042 0202 	orr.w	r2, r2, #2
 800a82c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d006      	beq.n	800a842 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2200      	movs	r2, #0
 800a838:	711a      	strb	r2, [r3, #4]
 800a83a:	2200      	movs	r2, #0
 800a83c:	f042 0202 	orr.w	r2, r2, #2
 800a840:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2243      	movs	r2, #67	@ 0x43
 800a846:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a848:	4b02      	ldr	r3, [pc, #8]	@ (800a854 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3718      	adds	r7, #24
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	2000006c 	.word	0x2000006c

0800a858 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b086      	sub	sp, #24
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a860:	2182      	movs	r1, #130	@ 0x82
 800a862:	4818      	ldr	r0, [pc, #96]	@ (800a8c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a864:	f000 fcdf 	bl	800b226 <USBD_GetEpDesc>
 800a868:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a86a:	2101      	movs	r1, #1
 800a86c:	4815      	ldr	r0, [pc, #84]	@ (800a8c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a86e:	f000 fcda 	bl	800b226 <USBD_GetEpDesc>
 800a872:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a874:	2181      	movs	r1, #129	@ 0x81
 800a876:	4813      	ldr	r0, [pc, #76]	@ (800a8c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a878:	f000 fcd5 	bl	800b226 <USBD_GetEpDesc>
 800a87c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d002      	beq.n	800a88a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	2210      	movs	r2, #16
 800a888:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d006      	beq.n	800a89e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	2200      	movs	r2, #0
 800a894:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a898:	711a      	strb	r2, [r3, #4]
 800a89a:	2200      	movs	r2, #0
 800a89c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d006      	beq.n	800a8b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a8ac:	711a      	strb	r2, [r3, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2243      	movs	r2, #67	@ 0x43
 800a8b6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a8b8:	4b02      	ldr	r3, [pc, #8]	@ (800a8c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3718      	adds	r7, #24
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}
 800a8c2:	bf00      	nop
 800a8c4:	2000006c 	.word	0x2000006c

0800a8c8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b083      	sub	sp, #12
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	220a      	movs	r2, #10
 800a8d4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a8d6:	4b03      	ldr	r3, [pc, #12]	@ (800a8e4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	370c      	adds	r7, #12
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e2:	4770      	bx	lr
 800a8e4:	20000028 	.word	0x20000028

0800a8e8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b083      	sub	sp, #12
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d101      	bne.n	800a8fc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a8f8:	2303      	movs	r3, #3
 800a8fa:	e009      	b.n	800a910 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a902:	687a      	ldr	r2, [r7, #4]
 800a904:	33b0      	adds	r3, #176	@ 0xb0
 800a906:	009b      	lsls	r3, r3, #2
 800a908:	4413      	add	r3, r2
 800a90a:	683a      	ldr	r2, [r7, #0]
 800a90c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a90e:	2300      	movs	r3, #0
}
 800a910:	4618      	mov	r0, r3
 800a912:	370c      	adds	r7, #12
 800a914:	46bd      	mov	sp, r7
 800a916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91a:	4770      	bx	lr

0800a91c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b087      	sub	sp, #28
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	60b9      	str	r1, [r7, #8]
 800a926:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	32b0      	adds	r2, #176	@ 0xb0
 800a932:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a936:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a938:	697b      	ldr	r3, [r7, #20]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d101      	bne.n	800a942 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a93e:	2303      	movs	r3, #3
 800a940:	e008      	b.n	800a954 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a942:	697b      	ldr	r3, [r7, #20]
 800a944:	68ba      	ldr	r2, [r7, #8]
 800a946:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	687a      	ldr	r2, [r7, #4]
 800a94e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a952:	2300      	movs	r3, #0
}
 800a954:	4618      	mov	r0, r3
 800a956:	371c      	adds	r7, #28
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a960:	b480      	push	{r7}
 800a962:	b085      	sub	sp, #20
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
 800a968:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	32b0      	adds	r2, #176	@ 0xb0
 800a974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a978:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d101      	bne.n	800a984 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a980:	2303      	movs	r3, #3
 800a982:	e004      	b.n	800a98e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	683a      	ldr	r2, [r7, #0]
 800a988:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a98c:	2300      	movs	r3, #0
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3714      	adds	r7, #20
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr
	...

0800a99c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	32b0      	adds	r2, #176	@ 0xb0
 800a9ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9b2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d101      	bne.n	800a9c2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e025      	b.n	800aa0e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d11f      	bne.n	800aa0c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a9d4:	4b10      	ldr	r3, [pc, #64]	@ (800aa18 <USBD_CDC_TransmitPacket+0x7c>)
 800a9d6:	781b      	ldrb	r3, [r3, #0]
 800a9d8:	f003 020f 	and.w	r2, r3, #15
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	4613      	mov	r3, r2
 800a9e6:	009b      	lsls	r3, r3, #2
 800a9e8:	4413      	add	r3, r2
 800a9ea:	009b      	lsls	r3, r3, #2
 800a9ec:	4403      	add	r3, r0
 800a9ee:	3318      	adds	r3, #24
 800a9f0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a9f2:	4b09      	ldr	r3, [pc, #36]	@ (800aa18 <USBD_CDC_TransmitPacket+0x7c>)
 800a9f4:	7819      	ldrb	r1, [r3, #0]
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f002 f81f 	bl	800ca46 <USBD_LL_Transmit>

    ret = USBD_OK;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800aa0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3710      	adds	r7, #16
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}
 800aa16:	bf00      	nop
 800aa18:	200000af 	.word	0x200000af

0800aa1c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b084      	sub	sp, #16
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	32b0      	adds	r2, #176	@ 0xb0
 800aa2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa32:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	32b0      	adds	r2, #176	@ 0xb0
 800aa3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d101      	bne.n	800aa4a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800aa46:	2303      	movs	r3, #3
 800aa48:	e018      	b.n	800aa7c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	7c1b      	ldrb	r3, [r3, #16]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d10a      	bne.n	800aa68 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800aa52:	4b0c      	ldr	r3, [pc, #48]	@ (800aa84 <USBD_CDC_ReceivePacket+0x68>)
 800aa54:	7819      	ldrb	r1, [r3, #0]
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800aa5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f002 f811 	bl	800ca88 <USBD_LL_PrepareReceive>
 800aa66:	e008      	b.n	800aa7a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800aa68:	4b06      	ldr	r3, [pc, #24]	@ (800aa84 <USBD_CDC_ReceivePacket+0x68>)
 800aa6a:	7819      	ldrb	r1, [r3, #0]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800aa72:	2340      	movs	r3, #64	@ 0x40
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f002 f807 	bl	800ca88 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800aa7a:	2300      	movs	r3, #0
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3710      	adds	r7, #16
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	200000b0 	.word	0x200000b0

0800aa88 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b086      	sub	sp, #24
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	60f8      	str	r0, [r7, #12]
 800aa90:	60b9      	str	r1, [r7, #8]
 800aa92:	4613      	mov	r3, r2
 800aa94:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d101      	bne.n	800aaa0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800aa9c:	2303      	movs	r3, #3
 800aa9e:	e01f      	b.n	800aae0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	2200      	movs	r2, #0
 800aab4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d003      	beq.n	800aac6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	68ba      	ldr	r2, [r7, #8]
 800aac2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2201      	movs	r2, #1
 800aaca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	79fa      	ldrb	r2, [r7, #7]
 800aad2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800aad4:	68f8      	ldr	r0, [r7, #12]
 800aad6:	f001 fe81 	bl	800c7dc <USBD_LL_Init>
 800aada:	4603      	mov	r3, r0
 800aadc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800aade:	7dfb      	ldrb	r3, [r7, #23]
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	3718      	adds	r7, #24
 800aae4:	46bd      	mov	sp, r7
 800aae6:	bd80      	pop	{r7, pc}

0800aae8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b084      	sub	sp, #16
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
 800aaf0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d101      	bne.n	800ab00 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800aafc:	2303      	movs	r3, #3
 800aafe:	e025      	b.n	800ab4c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	683a      	ldr	r2, [r7, #0]
 800ab04:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	32ae      	adds	r2, #174	@ 0xae
 800ab12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d00f      	beq.n	800ab3c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	32ae      	adds	r2, #174	@ 0xae
 800ab26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab2c:	f107 020e 	add.w	r2, r7, #14
 800ab30:	4610      	mov	r0, r2
 800ab32:	4798      	blx	r3
 800ab34:	4602      	mov	r2, r0
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ab42:	1c5a      	adds	r2, r3, #1
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ab4a:	2300      	movs	r3, #0
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3710      	adds	r7, #16
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b082      	sub	sp, #8
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f001 fe89 	bl	800c874 <USBD_LL_Start>
 800ab62:	4603      	mov	r3, r0
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3708      	adds	r7, #8
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}

0800ab6c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b083      	sub	sp, #12
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ab74:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	370c      	adds	r7, #12
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab80:	4770      	bx	lr

0800ab82 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab82:	b580      	push	{r7, lr}
 800ab84:	b084      	sub	sp, #16
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	6078      	str	r0, [r7, #4]
 800ab8a:	460b      	mov	r3, r1
 800ab8c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab8e:	2300      	movs	r3, #0
 800ab90:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d009      	beq.n	800abb0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	78fa      	ldrb	r2, [r7, #3]
 800aba6:	4611      	mov	r1, r2
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	4798      	blx	r3
 800abac:	4603      	mov	r3, r0
 800abae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800abb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	3710      	adds	r7, #16
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}

0800abba <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800abba:	b580      	push	{r7, lr}
 800abbc:	b084      	sub	sp, #16
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	6078      	str	r0, [r7, #4]
 800abc2:	460b      	mov	r3, r1
 800abc4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800abc6:	2300      	movs	r3, #0
 800abc8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	78fa      	ldrb	r2, [r7, #3]
 800abd4:	4611      	mov	r1, r2
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	4798      	blx	r3
 800abda:	4603      	mov	r3, r0
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d001      	beq.n	800abe4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800abe0:	2303      	movs	r3, #3
 800abe2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800abe4:	7bfb      	ldrb	r3, [r7, #15]
}
 800abe6:	4618      	mov	r0, r3
 800abe8:	3710      	adds	r7, #16
 800abea:	46bd      	mov	sp, r7
 800abec:	bd80      	pop	{r7, pc}

0800abee <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800abee:	b580      	push	{r7, lr}
 800abf0:	b084      	sub	sp, #16
 800abf2:	af00      	add	r7, sp, #0
 800abf4:	6078      	str	r0, [r7, #4]
 800abf6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800abfe:	6839      	ldr	r1, [r7, #0]
 800ac00:	4618      	mov	r0, r3
 800ac02:	f001 f90c 	bl	800be1e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2201      	movs	r2, #1
 800ac0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ac14:	461a      	mov	r2, r3
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ac22:	f003 031f 	and.w	r3, r3, #31
 800ac26:	2b02      	cmp	r3, #2
 800ac28:	d01a      	beq.n	800ac60 <USBD_LL_SetupStage+0x72>
 800ac2a:	2b02      	cmp	r3, #2
 800ac2c:	d822      	bhi.n	800ac74 <USBD_LL_SetupStage+0x86>
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d002      	beq.n	800ac38 <USBD_LL_SetupStage+0x4a>
 800ac32:	2b01      	cmp	r3, #1
 800ac34:	d00a      	beq.n	800ac4c <USBD_LL_SetupStage+0x5e>
 800ac36:	e01d      	b.n	800ac74 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac3e:	4619      	mov	r1, r3
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f000 fb63 	bl	800b30c <USBD_StdDevReq>
 800ac46:	4603      	mov	r3, r0
 800ac48:	73fb      	strb	r3, [r7, #15]
      break;
 800ac4a:	e020      	b.n	800ac8e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac52:	4619      	mov	r1, r3
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f000 fbcb 	bl	800b3f0 <USBD_StdItfReq>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	73fb      	strb	r3, [r7, #15]
      break;
 800ac5e:	e016      	b.n	800ac8e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac66:	4619      	mov	r1, r3
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f000 fc2d 	bl	800b4c8 <USBD_StdEPReq>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	73fb      	strb	r3, [r7, #15]
      break;
 800ac72:	e00c      	b.n	800ac8e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ac7a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ac7e:	b2db      	uxtb	r3, r3
 800ac80:	4619      	mov	r1, r3
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f001 fe56 	bl	800c934 <USBD_LL_StallEP>
 800ac88:	4603      	mov	r3, r0
 800ac8a:	73fb      	strb	r3, [r7, #15]
      break;
 800ac8c:	bf00      	nop
  }

  return ret;
 800ac8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	3710      	adds	r7, #16
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b086      	sub	sp, #24
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	60f8      	str	r0, [r7, #12]
 800aca0:	460b      	mov	r3, r1
 800aca2:	607a      	str	r2, [r7, #4]
 800aca4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800aca6:	2300      	movs	r3, #0
 800aca8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800acaa:	7afb      	ldrb	r3, [r7, #11]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d16e      	bne.n	800ad8e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800acb6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800acbe:	2b03      	cmp	r3, #3
 800acc0:	f040 8098 	bne.w	800adf4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	689a      	ldr	r2, [r3, #8]
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	68db      	ldr	r3, [r3, #12]
 800accc:	429a      	cmp	r2, r3
 800acce:	d913      	bls.n	800acf8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800acd0:	693b      	ldr	r3, [r7, #16]
 800acd2:	689a      	ldr	r2, [r3, #8]
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	68db      	ldr	r3, [r3, #12]
 800acd8:	1ad2      	subs	r2, r2, r3
 800acda:	693b      	ldr	r3, [r7, #16]
 800acdc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800acde:	693b      	ldr	r3, [r7, #16]
 800ace0:	68da      	ldr	r2, [r3, #12]
 800ace2:	693b      	ldr	r3, [r7, #16]
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	4293      	cmp	r3, r2
 800ace8:	bf28      	it	cs
 800acea:	4613      	movcs	r3, r2
 800acec:	461a      	mov	r2, r3
 800acee:	6879      	ldr	r1, [r7, #4]
 800acf0:	68f8      	ldr	r0, [r7, #12]
 800acf2:	f001 f994 	bl	800c01e <USBD_CtlContinueRx>
 800acf6:	e07d      	b.n	800adf4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800acfe:	f003 031f 	and.w	r3, r3, #31
 800ad02:	2b02      	cmp	r3, #2
 800ad04:	d014      	beq.n	800ad30 <USBD_LL_DataOutStage+0x98>
 800ad06:	2b02      	cmp	r3, #2
 800ad08:	d81d      	bhi.n	800ad46 <USBD_LL_DataOutStage+0xae>
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d002      	beq.n	800ad14 <USBD_LL_DataOutStage+0x7c>
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	d003      	beq.n	800ad1a <USBD_LL_DataOutStage+0x82>
 800ad12:	e018      	b.n	800ad46 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ad14:	2300      	movs	r3, #0
 800ad16:	75bb      	strb	r3, [r7, #22]
            break;
 800ad18:	e018      	b.n	800ad4c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ad20:	b2db      	uxtb	r3, r3
 800ad22:	4619      	mov	r1, r3
 800ad24:	68f8      	ldr	r0, [r7, #12]
 800ad26:	f000 fa64 	bl	800b1f2 <USBD_CoreFindIF>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	75bb      	strb	r3, [r7, #22]
            break;
 800ad2e:	e00d      	b.n	800ad4c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ad36:	b2db      	uxtb	r3, r3
 800ad38:	4619      	mov	r1, r3
 800ad3a:	68f8      	ldr	r0, [r7, #12]
 800ad3c:	f000 fa66 	bl	800b20c <USBD_CoreFindEP>
 800ad40:	4603      	mov	r3, r0
 800ad42:	75bb      	strb	r3, [r7, #22]
            break;
 800ad44:	e002      	b.n	800ad4c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ad46:	2300      	movs	r3, #0
 800ad48:	75bb      	strb	r3, [r7, #22]
            break;
 800ad4a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ad4c:	7dbb      	ldrb	r3, [r7, #22]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d119      	bne.n	800ad86 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad58:	b2db      	uxtb	r3, r3
 800ad5a:	2b03      	cmp	r3, #3
 800ad5c:	d113      	bne.n	800ad86 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ad5e:	7dba      	ldrb	r2, [r7, #22]
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	32ae      	adds	r2, #174	@ 0xae
 800ad64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad68:	691b      	ldr	r3, [r3, #16]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d00b      	beq.n	800ad86 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ad6e:	7dba      	ldrb	r2, [r7, #22]
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ad76:	7dba      	ldrb	r2, [r7, #22]
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	32ae      	adds	r2, #174	@ 0xae
 800ad7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad80:	691b      	ldr	r3, [r3, #16]
 800ad82:	68f8      	ldr	r0, [r7, #12]
 800ad84:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ad86:	68f8      	ldr	r0, [r7, #12]
 800ad88:	f001 f95a 	bl	800c040 <USBD_CtlSendStatus>
 800ad8c:	e032      	b.n	800adf4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ad8e:	7afb      	ldrb	r3, [r7, #11]
 800ad90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad94:	b2db      	uxtb	r3, r3
 800ad96:	4619      	mov	r1, r3
 800ad98:	68f8      	ldr	r0, [r7, #12]
 800ad9a:	f000 fa37 	bl	800b20c <USBD_CoreFindEP>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ada2:	7dbb      	ldrb	r3, [r7, #22]
 800ada4:	2bff      	cmp	r3, #255	@ 0xff
 800ada6:	d025      	beq.n	800adf4 <USBD_LL_DataOutStage+0x15c>
 800ada8:	7dbb      	ldrb	r3, [r7, #22]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d122      	bne.n	800adf4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adb4:	b2db      	uxtb	r3, r3
 800adb6:	2b03      	cmp	r3, #3
 800adb8:	d117      	bne.n	800adea <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800adba:	7dba      	ldrb	r2, [r7, #22]
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	32ae      	adds	r2, #174	@ 0xae
 800adc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adc4:	699b      	ldr	r3, [r3, #24]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d00f      	beq.n	800adea <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800adca:	7dba      	ldrb	r2, [r7, #22]
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800add2:	7dba      	ldrb	r2, [r7, #22]
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	32ae      	adds	r2, #174	@ 0xae
 800add8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800addc:	699b      	ldr	r3, [r3, #24]
 800adde:	7afa      	ldrb	r2, [r7, #11]
 800ade0:	4611      	mov	r1, r2
 800ade2:	68f8      	ldr	r0, [r7, #12]
 800ade4:	4798      	blx	r3
 800ade6:	4603      	mov	r3, r0
 800ade8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800adea:	7dfb      	ldrb	r3, [r7, #23]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d001      	beq.n	800adf4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800adf0:	7dfb      	ldrb	r3, [r7, #23]
 800adf2:	e000      	b.n	800adf6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800adf4:	2300      	movs	r3, #0
}
 800adf6:	4618      	mov	r0, r3
 800adf8:	3718      	adds	r7, #24
 800adfa:	46bd      	mov	sp, r7
 800adfc:	bd80      	pop	{r7, pc}

0800adfe <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800adfe:	b580      	push	{r7, lr}
 800ae00:	b086      	sub	sp, #24
 800ae02:	af00      	add	r7, sp, #0
 800ae04:	60f8      	str	r0, [r7, #12]
 800ae06:	460b      	mov	r3, r1
 800ae08:	607a      	str	r2, [r7, #4]
 800ae0a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800ae0c:	7afb      	ldrb	r3, [r7, #11]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d16f      	bne.n	800aef2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	3314      	adds	r3, #20
 800ae16:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ae1e:	2b02      	cmp	r3, #2
 800ae20:	d15a      	bne.n	800aed8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800ae22:	693b      	ldr	r3, [r7, #16]
 800ae24:	689a      	ldr	r2, [r3, #8]
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	68db      	ldr	r3, [r3, #12]
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d914      	bls.n	800ae58 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	689a      	ldr	r2, [r3, #8]
 800ae32:	693b      	ldr	r3, [r7, #16]
 800ae34:	68db      	ldr	r3, [r3, #12]
 800ae36:	1ad2      	subs	r2, r2, r3
 800ae38:	693b      	ldr	r3, [r7, #16]
 800ae3a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	689b      	ldr	r3, [r3, #8]
 800ae40:	461a      	mov	r2, r3
 800ae42:	6879      	ldr	r1, [r7, #4]
 800ae44:	68f8      	ldr	r0, [r7, #12]
 800ae46:	f001 f8bc 	bl	800bfc2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	2100      	movs	r1, #0
 800ae50:	68f8      	ldr	r0, [r7, #12]
 800ae52:	f001 fe19 	bl	800ca88 <USBD_LL_PrepareReceive>
 800ae56:	e03f      	b.n	800aed8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	68da      	ldr	r2, [r3, #12]
 800ae5c:	693b      	ldr	r3, [r7, #16]
 800ae5e:	689b      	ldr	r3, [r3, #8]
 800ae60:	429a      	cmp	r2, r3
 800ae62:	d11c      	bne.n	800ae9e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	685a      	ldr	r2, [r3, #4]
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	d316      	bcc.n	800ae9e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	685a      	ldr	r2, [r3, #4]
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d20f      	bcs.n	800ae9e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ae7e:	2200      	movs	r2, #0
 800ae80:	2100      	movs	r1, #0
 800ae82:	68f8      	ldr	r0, [r7, #12]
 800ae84:	f001 f89d 	bl	800bfc2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ae90:	2300      	movs	r3, #0
 800ae92:	2200      	movs	r2, #0
 800ae94:	2100      	movs	r1, #0
 800ae96:	68f8      	ldr	r0, [r7, #12]
 800ae98:	f001 fdf6 	bl	800ca88 <USBD_LL_PrepareReceive>
 800ae9c:	e01c      	b.n	800aed8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	2b03      	cmp	r3, #3
 800aea8:	d10f      	bne.n	800aeca <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aeb0:	68db      	ldr	r3, [r3, #12]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d009      	beq.n	800aeca <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	2200      	movs	r2, #0
 800aeba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aec4:	68db      	ldr	r3, [r3, #12]
 800aec6:	68f8      	ldr	r0, [r7, #12]
 800aec8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800aeca:	2180      	movs	r1, #128	@ 0x80
 800aecc:	68f8      	ldr	r0, [r7, #12]
 800aece:	f001 fd31 	bl	800c934 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800aed2:	68f8      	ldr	r0, [r7, #12]
 800aed4:	f001 f8c7 	bl	800c066 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d03a      	beq.n	800af58 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800aee2:	68f8      	ldr	r0, [r7, #12]
 800aee4:	f7ff fe42 	bl	800ab6c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	2200      	movs	r2, #0
 800aeec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800aef0:	e032      	b.n	800af58 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800aef2:	7afb      	ldrb	r3, [r7, #11]
 800aef4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	4619      	mov	r1, r3
 800aefc:	68f8      	ldr	r0, [r7, #12]
 800aefe:	f000 f985 	bl	800b20c <USBD_CoreFindEP>
 800af02:	4603      	mov	r3, r0
 800af04:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800af06:	7dfb      	ldrb	r3, [r7, #23]
 800af08:	2bff      	cmp	r3, #255	@ 0xff
 800af0a:	d025      	beq.n	800af58 <USBD_LL_DataInStage+0x15a>
 800af0c:	7dfb      	ldrb	r3, [r7, #23]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d122      	bne.n	800af58 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af18:	b2db      	uxtb	r3, r3
 800af1a:	2b03      	cmp	r3, #3
 800af1c:	d11c      	bne.n	800af58 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800af1e:	7dfa      	ldrb	r2, [r7, #23]
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	32ae      	adds	r2, #174	@ 0xae
 800af24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af28:	695b      	ldr	r3, [r3, #20]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d014      	beq.n	800af58 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800af2e:	7dfa      	ldrb	r2, [r7, #23]
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800af36:	7dfa      	ldrb	r2, [r7, #23]
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	32ae      	adds	r2, #174	@ 0xae
 800af3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af40:	695b      	ldr	r3, [r3, #20]
 800af42:	7afa      	ldrb	r2, [r7, #11]
 800af44:	4611      	mov	r1, r2
 800af46:	68f8      	ldr	r0, [r7, #12]
 800af48:	4798      	blx	r3
 800af4a:	4603      	mov	r3, r0
 800af4c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800af4e:	7dbb      	ldrb	r3, [r7, #22]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d001      	beq.n	800af58 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800af54:	7dbb      	ldrb	r3, [r7, #22]
 800af56:	e000      	b.n	800af5a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800af58:	2300      	movs	r3, #0
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3718      	adds	r7, #24
 800af5e:	46bd      	mov	sp, r7
 800af60:	bd80      	pop	{r7, pc}

0800af62 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800af62:	b580      	push	{r7, lr}
 800af64:	b084      	sub	sp, #16
 800af66:	af00      	add	r7, sp, #0
 800af68:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800af6a:	2300      	movs	r3, #0
 800af6c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2201      	movs	r2, #1
 800af72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	2200      	movs	r2, #0
 800af7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2200      	movs	r2, #0
 800af82:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2200      	movs	r2, #0
 800af88:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2200      	movs	r2, #0
 800af90:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d014      	beq.n	800afc8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afa4:	685b      	ldr	r3, [r3, #4]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d00e      	beq.n	800afc8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afb0:	685b      	ldr	r3, [r3, #4]
 800afb2:	687a      	ldr	r2, [r7, #4]
 800afb4:	6852      	ldr	r2, [r2, #4]
 800afb6:	b2d2      	uxtb	r2, r2
 800afb8:	4611      	mov	r1, r2
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	4798      	blx	r3
 800afbe:	4603      	mov	r3, r0
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d001      	beq.n	800afc8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800afc4:	2303      	movs	r3, #3
 800afc6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800afc8:	2340      	movs	r3, #64	@ 0x40
 800afca:	2200      	movs	r2, #0
 800afcc:	2100      	movs	r1, #0
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f001 fc6b 	bl	800c8aa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2201      	movs	r2, #1
 800afd8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2240      	movs	r2, #64	@ 0x40
 800afe0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800afe4:	2340      	movs	r3, #64	@ 0x40
 800afe6:	2200      	movs	r2, #0
 800afe8:	2180      	movs	r1, #128	@ 0x80
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f001 fc5d 	bl	800c8aa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2201      	movs	r2, #1
 800aff4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2240      	movs	r2, #64	@ 0x40
 800affa:	621a      	str	r2, [r3, #32]

  return ret;
 800affc:	7bfb      	ldrb	r3, [r7, #15]
}
 800affe:	4618      	mov	r0, r3
 800b000:	3710      	adds	r7, #16
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}

0800b006 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b006:	b480      	push	{r7}
 800b008:	b083      	sub	sp, #12
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]
 800b00e:	460b      	mov	r3, r1
 800b010:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	78fa      	ldrb	r2, [r7, #3]
 800b016:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b018:	2300      	movs	r3, #0
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	370c      	adds	r7, #12
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr

0800b026 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b026:	b480      	push	{r7}
 800b028:	b083      	sub	sp, #12
 800b02a:	af00      	add	r7, sp, #0
 800b02c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b034:	b2db      	uxtb	r3, r3
 800b036:	2b04      	cmp	r3, #4
 800b038:	d006      	beq.n	800b048 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b040:	b2da      	uxtb	r2, r3
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2204      	movs	r2, #4
 800b04c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b050:	2300      	movs	r3, #0
}
 800b052:	4618      	mov	r0, r3
 800b054:	370c      	adds	r7, #12
 800b056:	46bd      	mov	sp, r7
 800b058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05c:	4770      	bx	lr

0800b05e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b05e:	b480      	push	{r7}
 800b060:	b083      	sub	sp, #12
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b06c:	b2db      	uxtb	r3, r3
 800b06e:	2b04      	cmp	r3, #4
 800b070:	d106      	bne.n	800b080 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b078:	b2da      	uxtb	r2, r3
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b080:	2300      	movs	r3, #0
}
 800b082:	4618      	mov	r0, r3
 800b084:	370c      	adds	r7, #12
 800b086:	46bd      	mov	sp, r7
 800b088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08c:	4770      	bx	lr

0800b08e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b08e:	b580      	push	{r7, lr}
 800b090:	b082      	sub	sp, #8
 800b092:	af00      	add	r7, sp, #0
 800b094:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	2b03      	cmp	r3, #3
 800b0a0:	d110      	bne.n	800b0c4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d00b      	beq.n	800b0c4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0b2:	69db      	ldr	r3, [r3, #28]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d005      	beq.n	800b0c4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0be:	69db      	ldr	r3, [r3, #28]
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b0c4:	2300      	movs	r3, #0
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	3708      	adds	r7, #8
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}

0800b0ce <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b0ce:	b580      	push	{r7, lr}
 800b0d0:	b082      	sub	sp, #8
 800b0d2:	af00      	add	r7, sp, #0
 800b0d4:	6078      	str	r0, [r7, #4]
 800b0d6:	460b      	mov	r3, r1
 800b0d8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	32ae      	adds	r2, #174	@ 0xae
 800b0e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d101      	bne.n	800b0f0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b0ec:	2303      	movs	r3, #3
 800b0ee:	e01c      	b.n	800b12a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0f6:	b2db      	uxtb	r3, r3
 800b0f8:	2b03      	cmp	r3, #3
 800b0fa:	d115      	bne.n	800b128 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	32ae      	adds	r2, #174	@ 0xae
 800b106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b10a:	6a1b      	ldr	r3, [r3, #32]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d00b      	beq.n	800b128 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	32ae      	adds	r2, #174	@ 0xae
 800b11a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b11e:	6a1b      	ldr	r3, [r3, #32]
 800b120:	78fa      	ldrb	r2, [r7, #3]
 800b122:	4611      	mov	r1, r2
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b128:	2300      	movs	r3, #0
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3708      	adds	r7, #8
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}

0800b132 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b132:	b580      	push	{r7, lr}
 800b134:	b082      	sub	sp, #8
 800b136:	af00      	add	r7, sp, #0
 800b138:	6078      	str	r0, [r7, #4]
 800b13a:	460b      	mov	r3, r1
 800b13c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	32ae      	adds	r2, #174	@ 0xae
 800b148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d101      	bne.n	800b154 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b150:	2303      	movs	r3, #3
 800b152:	e01c      	b.n	800b18e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	2b03      	cmp	r3, #3
 800b15e:	d115      	bne.n	800b18c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	32ae      	adds	r2, #174	@ 0xae
 800b16a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b16e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b170:	2b00      	cmp	r3, #0
 800b172:	d00b      	beq.n	800b18c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	32ae      	adds	r2, #174	@ 0xae
 800b17e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b184:	78fa      	ldrb	r2, [r7, #3]
 800b186:	4611      	mov	r1, r2
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b18c:	2300      	movs	r3, #0
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3708      	adds	r7, #8
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}

0800b196 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b196:	b480      	push	{r7}
 800b198:	b083      	sub	sp, #12
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b19e:	2300      	movs	r3, #0
}
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	370c      	adds	r7, #12
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1aa:	4770      	bx	lr

0800b1ac <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b084      	sub	sp, #16
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d00e      	beq.n	800b1e8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1d0:	685b      	ldr	r3, [r3, #4]
 800b1d2:	687a      	ldr	r2, [r7, #4]
 800b1d4:	6852      	ldr	r2, [r2, #4]
 800b1d6:	b2d2      	uxtb	r2, r2
 800b1d8:	4611      	mov	r1, r2
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	4798      	blx	r3
 800b1de:	4603      	mov	r3, r0
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d001      	beq.n	800b1e8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b1e4:	2303      	movs	r3, #3
 800b1e6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b1e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	3710      	adds	r7, #16
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}

0800b1f2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b1f2:	b480      	push	{r7}
 800b1f4:	b083      	sub	sp, #12
 800b1f6:	af00      	add	r7, sp, #0
 800b1f8:	6078      	str	r0, [r7, #4]
 800b1fa:	460b      	mov	r3, r1
 800b1fc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b1fe:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b200:	4618      	mov	r0, r3
 800b202:	370c      	adds	r7, #12
 800b204:	46bd      	mov	sp, r7
 800b206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20a:	4770      	bx	lr

0800b20c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b20c:	b480      	push	{r7}
 800b20e:	b083      	sub	sp, #12
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
 800b214:	460b      	mov	r3, r1
 800b216:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b218:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b21a:	4618      	mov	r0, r3
 800b21c:	370c      	adds	r7, #12
 800b21e:	46bd      	mov	sp, r7
 800b220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b224:	4770      	bx	lr

0800b226 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b226:	b580      	push	{r7, lr}
 800b228:	b086      	sub	sp, #24
 800b22a:	af00      	add	r7, sp, #0
 800b22c:	6078      	str	r0, [r7, #4]
 800b22e:	460b      	mov	r3, r1
 800b230:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b23a:	2300      	movs	r3, #0
 800b23c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	885b      	ldrh	r3, [r3, #2]
 800b242:	b29b      	uxth	r3, r3
 800b244:	68fa      	ldr	r2, [r7, #12]
 800b246:	7812      	ldrb	r2, [r2, #0]
 800b248:	4293      	cmp	r3, r2
 800b24a:	d91f      	bls.n	800b28c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b252:	e013      	b.n	800b27c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b254:	f107 030a 	add.w	r3, r7, #10
 800b258:	4619      	mov	r1, r3
 800b25a:	6978      	ldr	r0, [r7, #20]
 800b25c:	f000 f81b 	bl	800b296 <USBD_GetNextDesc>
 800b260:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b262:	697b      	ldr	r3, [r7, #20]
 800b264:	785b      	ldrb	r3, [r3, #1]
 800b266:	2b05      	cmp	r3, #5
 800b268:	d108      	bne.n	800b27c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b26a:	697b      	ldr	r3, [r7, #20]
 800b26c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b26e:	693b      	ldr	r3, [r7, #16]
 800b270:	789b      	ldrb	r3, [r3, #2]
 800b272:	78fa      	ldrb	r2, [r7, #3]
 800b274:	429a      	cmp	r2, r3
 800b276:	d008      	beq.n	800b28a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b278:	2300      	movs	r3, #0
 800b27a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	885b      	ldrh	r3, [r3, #2]
 800b280:	b29a      	uxth	r2, r3
 800b282:	897b      	ldrh	r3, [r7, #10]
 800b284:	429a      	cmp	r2, r3
 800b286:	d8e5      	bhi.n	800b254 <USBD_GetEpDesc+0x2e>
 800b288:	e000      	b.n	800b28c <USBD_GetEpDesc+0x66>
          break;
 800b28a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b28c:	693b      	ldr	r3, [r7, #16]
}
 800b28e:	4618      	mov	r0, r3
 800b290:	3718      	adds	r7, #24
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}

0800b296 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b296:	b480      	push	{r7}
 800b298:	b085      	sub	sp, #20
 800b29a:	af00      	add	r7, sp, #0
 800b29c:	6078      	str	r0, [r7, #4]
 800b29e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	881b      	ldrh	r3, [r3, #0]
 800b2a8:	68fa      	ldr	r2, [r7, #12]
 800b2aa:	7812      	ldrb	r2, [r2, #0]
 800b2ac:	4413      	add	r3, r2
 800b2ae:	b29a      	uxth	r2, r3
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	461a      	mov	r2, r3
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	4413      	add	r3, r2
 800b2be:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b2c0:	68fb      	ldr	r3, [r7, #12]
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3714      	adds	r7, #20
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2cc:	4770      	bx	lr

0800b2ce <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b2ce:	b480      	push	{r7}
 800b2d0:	b087      	sub	sp, #28
 800b2d2:	af00      	add	r7, sp, #0
 800b2d4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	781b      	ldrb	r3, [r3, #0]
 800b2de:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	3301      	adds	r3, #1
 800b2e4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	781b      	ldrb	r3, [r3, #0]
 800b2ea:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b2ec:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b2f0:	021b      	lsls	r3, r3, #8
 800b2f2:	b21a      	sxth	r2, r3
 800b2f4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	b21b      	sxth	r3, r3
 800b2fc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b2fe:	89fb      	ldrh	r3, [r7, #14]
}
 800b300:	4618      	mov	r0, r3
 800b302:	371c      	adds	r7, #28
 800b304:	46bd      	mov	sp, r7
 800b306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30a:	4770      	bx	lr

0800b30c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b084      	sub	sp, #16
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
 800b314:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b316:	2300      	movs	r3, #0
 800b318:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	781b      	ldrb	r3, [r3, #0]
 800b31e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b322:	2b40      	cmp	r3, #64	@ 0x40
 800b324:	d005      	beq.n	800b332 <USBD_StdDevReq+0x26>
 800b326:	2b40      	cmp	r3, #64	@ 0x40
 800b328:	d857      	bhi.n	800b3da <USBD_StdDevReq+0xce>
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d00f      	beq.n	800b34e <USBD_StdDevReq+0x42>
 800b32e:	2b20      	cmp	r3, #32
 800b330:	d153      	bne.n	800b3da <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	32ae      	adds	r2, #174	@ 0xae
 800b33c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b340:	689b      	ldr	r3, [r3, #8]
 800b342:	6839      	ldr	r1, [r7, #0]
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	4798      	blx	r3
 800b348:	4603      	mov	r3, r0
 800b34a:	73fb      	strb	r3, [r7, #15]
      break;
 800b34c:	e04a      	b.n	800b3e4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	785b      	ldrb	r3, [r3, #1]
 800b352:	2b09      	cmp	r3, #9
 800b354:	d83b      	bhi.n	800b3ce <USBD_StdDevReq+0xc2>
 800b356:	a201      	add	r2, pc, #4	@ (adr r2, 800b35c <USBD_StdDevReq+0x50>)
 800b358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b35c:	0800b3b1 	.word	0x0800b3b1
 800b360:	0800b3c5 	.word	0x0800b3c5
 800b364:	0800b3cf 	.word	0x0800b3cf
 800b368:	0800b3bb 	.word	0x0800b3bb
 800b36c:	0800b3cf 	.word	0x0800b3cf
 800b370:	0800b38f 	.word	0x0800b38f
 800b374:	0800b385 	.word	0x0800b385
 800b378:	0800b3cf 	.word	0x0800b3cf
 800b37c:	0800b3a7 	.word	0x0800b3a7
 800b380:	0800b399 	.word	0x0800b399
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b384:	6839      	ldr	r1, [r7, #0]
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f000 fa3c 	bl	800b804 <USBD_GetDescriptor>
          break;
 800b38c:	e024      	b.n	800b3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b38e:	6839      	ldr	r1, [r7, #0]
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	f000 fba1 	bl	800bad8 <USBD_SetAddress>
          break;
 800b396:	e01f      	b.n	800b3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b398:	6839      	ldr	r1, [r7, #0]
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f000 fbe0 	bl	800bb60 <USBD_SetConfig>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	73fb      	strb	r3, [r7, #15]
          break;
 800b3a4:	e018      	b.n	800b3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b3a6:	6839      	ldr	r1, [r7, #0]
 800b3a8:	6878      	ldr	r0, [r7, #4]
 800b3aa:	f000 fc83 	bl	800bcb4 <USBD_GetConfig>
          break;
 800b3ae:	e013      	b.n	800b3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b3b0:	6839      	ldr	r1, [r7, #0]
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 fcb4 	bl	800bd20 <USBD_GetStatus>
          break;
 800b3b8:	e00e      	b.n	800b3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b3ba:	6839      	ldr	r1, [r7, #0]
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f000 fce3 	bl	800bd88 <USBD_SetFeature>
          break;
 800b3c2:	e009      	b.n	800b3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b3c4:	6839      	ldr	r1, [r7, #0]
 800b3c6:	6878      	ldr	r0, [r7, #4]
 800b3c8:	f000 fd07 	bl	800bdda <USBD_ClrFeature>
          break;
 800b3cc:	e004      	b.n	800b3d8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b3ce:	6839      	ldr	r1, [r7, #0]
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f000 fd5e 	bl	800be92 <USBD_CtlError>
          break;
 800b3d6:	bf00      	nop
      }
      break;
 800b3d8:	e004      	b.n	800b3e4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b3da:	6839      	ldr	r1, [r7, #0]
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f000 fd58 	bl	800be92 <USBD_CtlError>
      break;
 800b3e2:	bf00      	nop
  }

  return ret;
 800b3e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3710      	adds	r7, #16
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
 800b3ee:	bf00      	nop

0800b3f0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b084      	sub	sp, #16
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
 800b3f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	781b      	ldrb	r3, [r3, #0]
 800b402:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b406:	2b40      	cmp	r3, #64	@ 0x40
 800b408:	d005      	beq.n	800b416 <USBD_StdItfReq+0x26>
 800b40a:	2b40      	cmp	r3, #64	@ 0x40
 800b40c:	d852      	bhi.n	800b4b4 <USBD_StdItfReq+0xc4>
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d001      	beq.n	800b416 <USBD_StdItfReq+0x26>
 800b412:	2b20      	cmp	r3, #32
 800b414:	d14e      	bne.n	800b4b4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b41c:	b2db      	uxtb	r3, r3
 800b41e:	3b01      	subs	r3, #1
 800b420:	2b02      	cmp	r3, #2
 800b422:	d840      	bhi.n	800b4a6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	889b      	ldrh	r3, [r3, #4]
 800b428:	b2db      	uxtb	r3, r3
 800b42a:	2b01      	cmp	r3, #1
 800b42c:	d836      	bhi.n	800b49c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	889b      	ldrh	r3, [r3, #4]
 800b432:	b2db      	uxtb	r3, r3
 800b434:	4619      	mov	r1, r3
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f7ff fedb 	bl	800b1f2 <USBD_CoreFindIF>
 800b43c:	4603      	mov	r3, r0
 800b43e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b440:	7bbb      	ldrb	r3, [r7, #14]
 800b442:	2bff      	cmp	r3, #255	@ 0xff
 800b444:	d01d      	beq.n	800b482 <USBD_StdItfReq+0x92>
 800b446:	7bbb      	ldrb	r3, [r7, #14]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d11a      	bne.n	800b482 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b44c:	7bba      	ldrb	r2, [r7, #14]
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	32ae      	adds	r2, #174	@ 0xae
 800b452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b456:	689b      	ldr	r3, [r3, #8]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d00f      	beq.n	800b47c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b45c:	7bba      	ldrb	r2, [r7, #14]
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b464:	7bba      	ldrb	r2, [r7, #14]
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	32ae      	adds	r2, #174	@ 0xae
 800b46a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b46e:	689b      	ldr	r3, [r3, #8]
 800b470:	6839      	ldr	r1, [r7, #0]
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	4798      	blx	r3
 800b476:	4603      	mov	r3, r0
 800b478:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b47a:	e004      	b.n	800b486 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b47c:	2303      	movs	r3, #3
 800b47e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b480:	e001      	b.n	800b486 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b482:	2303      	movs	r3, #3
 800b484:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	88db      	ldrh	r3, [r3, #6]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d110      	bne.n	800b4b0 <USBD_StdItfReq+0xc0>
 800b48e:	7bfb      	ldrb	r3, [r7, #15]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d10d      	bne.n	800b4b0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f000 fdd3 	bl	800c040 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b49a:	e009      	b.n	800b4b0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b49c:	6839      	ldr	r1, [r7, #0]
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f000 fcf7 	bl	800be92 <USBD_CtlError>
          break;
 800b4a4:	e004      	b.n	800b4b0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b4a6:	6839      	ldr	r1, [r7, #0]
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f000 fcf2 	bl	800be92 <USBD_CtlError>
          break;
 800b4ae:	e000      	b.n	800b4b2 <USBD_StdItfReq+0xc2>
          break;
 800b4b0:	bf00      	nop
      }
      break;
 800b4b2:	e004      	b.n	800b4be <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b4b4:	6839      	ldr	r1, [r7, #0]
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f000 fceb 	bl	800be92 <USBD_CtlError>
      break;
 800b4bc:	bf00      	nop
  }

  return ret;
 800b4be:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3710      	adds	r7, #16
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}

0800b4c8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b084      	sub	sp, #16
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
 800b4d0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	889b      	ldrh	r3, [r3, #4]
 800b4da:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b4dc:	683b      	ldr	r3, [r7, #0]
 800b4de:	781b      	ldrb	r3, [r3, #0]
 800b4e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b4e4:	2b40      	cmp	r3, #64	@ 0x40
 800b4e6:	d007      	beq.n	800b4f8 <USBD_StdEPReq+0x30>
 800b4e8:	2b40      	cmp	r3, #64	@ 0x40
 800b4ea:	f200 817f 	bhi.w	800b7ec <USBD_StdEPReq+0x324>
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d02a      	beq.n	800b548 <USBD_StdEPReq+0x80>
 800b4f2:	2b20      	cmp	r3, #32
 800b4f4:	f040 817a 	bne.w	800b7ec <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b4f8:	7bbb      	ldrb	r3, [r7, #14]
 800b4fa:	4619      	mov	r1, r3
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f7ff fe85 	bl	800b20c <USBD_CoreFindEP>
 800b502:	4603      	mov	r3, r0
 800b504:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b506:	7b7b      	ldrb	r3, [r7, #13]
 800b508:	2bff      	cmp	r3, #255	@ 0xff
 800b50a:	f000 8174 	beq.w	800b7f6 <USBD_StdEPReq+0x32e>
 800b50e:	7b7b      	ldrb	r3, [r7, #13]
 800b510:	2b00      	cmp	r3, #0
 800b512:	f040 8170 	bne.w	800b7f6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b516:	7b7a      	ldrb	r2, [r7, #13]
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b51e:	7b7a      	ldrb	r2, [r7, #13]
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	32ae      	adds	r2, #174	@ 0xae
 800b524:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b528:	689b      	ldr	r3, [r3, #8]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	f000 8163 	beq.w	800b7f6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b530:	7b7a      	ldrb	r2, [r7, #13]
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	32ae      	adds	r2, #174	@ 0xae
 800b536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b53a:	689b      	ldr	r3, [r3, #8]
 800b53c:	6839      	ldr	r1, [r7, #0]
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	4798      	blx	r3
 800b542:	4603      	mov	r3, r0
 800b544:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b546:	e156      	b.n	800b7f6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	785b      	ldrb	r3, [r3, #1]
 800b54c:	2b03      	cmp	r3, #3
 800b54e:	d008      	beq.n	800b562 <USBD_StdEPReq+0x9a>
 800b550:	2b03      	cmp	r3, #3
 800b552:	f300 8145 	bgt.w	800b7e0 <USBD_StdEPReq+0x318>
 800b556:	2b00      	cmp	r3, #0
 800b558:	f000 809b 	beq.w	800b692 <USBD_StdEPReq+0x1ca>
 800b55c:	2b01      	cmp	r3, #1
 800b55e:	d03c      	beq.n	800b5da <USBD_StdEPReq+0x112>
 800b560:	e13e      	b.n	800b7e0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b568:	b2db      	uxtb	r3, r3
 800b56a:	2b02      	cmp	r3, #2
 800b56c:	d002      	beq.n	800b574 <USBD_StdEPReq+0xac>
 800b56e:	2b03      	cmp	r3, #3
 800b570:	d016      	beq.n	800b5a0 <USBD_StdEPReq+0xd8>
 800b572:	e02c      	b.n	800b5ce <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b574:	7bbb      	ldrb	r3, [r7, #14]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d00d      	beq.n	800b596 <USBD_StdEPReq+0xce>
 800b57a:	7bbb      	ldrb	r3, [r7, #14]
 800b57c:	2b80      	cmp	r3, #128	@ 0x80
 800b57e:	d00a      	beq.n	800b596 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b580:	7bbb      	ldrb	r3, [r7, #14]
 800b582:	4619      	mov	r1, r3
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f001 f9d5 	bl	800c934 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b58a:	2180      	movs	r1, #128	@ 0x80
 800b58c:	6878      	ldr	r0, [r7, #4]
 800b58e:	f001 f9d1 	bl	800c934 <USBD_LL_StallEP>
 800b592:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b594:	e020      	b.n	800b5d8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b596:	6839      	ldr	r1, [r7, #0]
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 fc7a 	bl	800be92 <USBD_CtlError>
              break;
 800b59e:	e01b      	b.n	800b5d8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	885b      	ldrh	r3, [r3, #2]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d10e      	bne.n	800b5c6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b5a8:	7bbb      	ldrb	r3, [r7, #14]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d00b      	beq.n	800b5c6 <USBD_StdEPReq+0xfe>
 800b5ae:	7bbb      	ldrb	r3, [r7, #14]
 800b5b0:	2b80      	cmp	r3, #128	@ 0x80
 800b5b2:	d008      	beq.n	800b5c6 <USBD_StdEPReq+0xfe>
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	88db      	ldrh	r3, [r3, #6]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d104      	bne.n	800b5c6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b5bc:	7bbb      	ldrb	r3, [r7, #14]
 800b5be:	4619      	mov	r1, r3
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f001 f9b7 	bl	800c934 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	f000 fd3a 	bl	800c040 <USBD_CtlSendStatus>

              break;
 800b5cc:	e004      	b.n	800b5d8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b5ce:	6839      	ldr	r1, [r7, #0]
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f000 fc5e 	bl	800be92 <USBD_CtlError>
              break;
 800b5d6:	bf00      	nop
          }
          break;
 800b5d8:	e107      	b.n	800b7ea <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5e0:	b2db      	uxtb	r3, r3
 800b5e2:	2b02      	cmp	r3, #2
 800b5e4:	d002      	beq.n	800b5ec <USBD_StdEPReq+0x124>
 800b5e6:	2b03      	cmp	r3, #3
 800b5e8:	d016      	beq.n	800b618 <USBD_StdEPReq+0x150>
 800b5ea:	e04b      	b.n	800b684 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b5ec:	7bbb      	ldrb	r3, [r7, #14]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d00d      	beq.n	800b60e <USBD_StdEPReq+0x146>
 800b5f2:	7bbb      	ldrb	r3, [r7, #14]
 800b5f4:	2b80      	cmp	r3, #128	@ 0x80
 800b5f6:	d00a      	beq.n	800b60e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b5f8:	7bbb      	ldrb	r3, [r7, #14]
 800b5fa:	4619      	mov	r1, r3
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f001 f999 	bl	800c934 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b602:	2180      	movs	r1, #128	@ 0x80
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f001 f995 	bl	800c934 <USBD_LL_StallEP>
 800b60a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b60c:	e040      	b.n	800b690 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b60e:	6839      	ldr	r1, [r7, #0]
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f000 fc3e 	bl	800be92 <USBD_CtlError>
              break;
 800b616:	e03b      	b.n	800b690 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	885b      	ldrh	r3, [r3, #2]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d136      	bne.n	800b68e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b620:	7bbb      	ldrb	r3, [r7, #14]
 800b622:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b626:	2b00      	cmp	r3, #0
 800b628:	d004      	beq.n	800b634 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b62a:	7bbb      	ldrb	r3, [r7, #14]
 800b62c:	4619      	mov	r1, r3
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f001 f99f 	bl	800c972 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b634:	6878      	ldr	r0, [r7, #4]
 800b636:	f000 fd03 	bl	800c040 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b63a:	7bbb      	ldrb	r3, [r7, #14]
 800b63c:	4619      	mov	r1, r3
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f7ff fde4 	bl	800b20c <USBD_CoreFindEP>
 800b644:	4603      	mov	r3, r0
 800b646:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b648:	7b7b      	ldrb	r3, [r7, #13]
 800b64a:	2bff      	cmp	r3, #255	@ 0xff
 800b64c:	d01f      	beq.n	800b68e <USBD_StdEPReq+0x1c6>
 800b64e:	7b7b      	ldrb	r3, [r7, #13]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d11c      	bne.n	800b68e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b654:	7b7a      	ldrb	r2, [r7, #13]
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b65c:	7b7a      	ldrb	r2, [r7, #13]
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	32ae      	adds	r2, #174	@ 0xae
 800b662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b666:	689b      	ldr	r3, [r3, #8]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d010      	beq.n	800b68e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b66c:	7b7a      	ldrb	r2, [r7, #13]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	32ae      	adds	r2, #174	@ 0xae
 800b672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b676:	689b      	ldr	r3, [r3, #8]
 800b678:	6839      	ldr	r1, [r7, #0]
 800b67a:	6878      	ldr	r0, [r7, #4]
 800b67c:	4798      	blx	r3
 800b67e:	4603      	mov	r3, r0
 800b680:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b682:	e004      	b.n	800b68e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b684:	6839      	ldr	r1, [r7, #0]
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f000 fc03 	bl	800be92 <USBD_CtlError>
              break;
 800b68c:	e000      	b.n	800b690 <USBD_StdEPReq+0x1c8>
              break;
 800b68e:	bf00      	nop
          }
          break;
 800b690:	e0ab      	b.n	800b7ea <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b698:	b2db      	uxtb	r3, r3
 800b69a:	2b02      	cmp	r3, #2
 800b69c:	d002      	beq.n	800b6a4 <USBD_StdEPReq+0x1dc>
 800b69e:	2b03      	cmp	r3, #3
 800b6a0:	d032      	beq.n	800b708 <USBD_StdEPReq+0x240>
 800b6a2:	e097      	b.n	800b7d4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b6a4:	7bbb      	ldrb	r3, [r7, #14]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d007      	beq.n	800b6ba <USBD_StdEPReq+0x1f2>
 800b6aa:	7bbb      	ldrb	r3, [r7, #14]
 800b6ac:	2b80      	cmp	r3, #128	@ 0x80
 800b6ae:	d004      	beq.n	800b6ba <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b6b0:	6839      	ldr	r1, [r7, #0]
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f000 fbed 	bl	800be92 <USBD_CtlError>
                break;
 800b6b8:	e091      	b.n	800b7de <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b6ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	da0b      	bge.n	800b6da <USBD_StdEPReq+0x212>
 800b6c2:	7bbb      	ldrb	r3, [r7, #14]
 800b6c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b6c8:	4613      	mov	r3, r2
 800b6ca:	009b      	lsls	r3, r3, #2
 800b6cc:	4413      	add	r3, r2
 800b6ce:	009b      	lsls	r3, r3, #2
 800b6d0:	3310      	adds	r3, #16
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	4413      	add	r3, r2
 800b6d6:	3304      	adds	r3, #4
 800b6d8:	e00b      	b.n	800b6f2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b6da:	7bbb      	ldrb	r3, [r7, #14]
 800b6dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b6e0:	4613      	mov	r3, r2
 800b6e2:	009b      	lsls	r3, r3, #2
 800b6e4:	4413      	add	r3, r2
 800b6e6:	009b      	lsls	r3, r3, #2
 800b6e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b6ec:	687a      	ldr	r2, [r7, #4]
 800b6ee:	4413      	add	r3, r2
 800b6f0:	3304      	adds	r3, #4
 800b6f2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	2202      	movs	r2, #2
 800b6fe:	4619      	mov	r1, r3
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	f000 fc43 	bl	800bf8c <USBD_CtlSendData>
              break;
 800b706:	e06a      	b.n	800b7de <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b708:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	da11      	bge.n	800b734 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b710:	7bbb      	ldrb	r3, [r7, #14]
 800b712:	f003 020f 	and.w	r2, r3, #15
 800b716:	6879      	ldr	r1, [r7, #4]
 800b718:	4613      	mov	r3, r2
 800b71a:	009b      	lsls	r3, r3, #2
 800b71c:	4413      	add	r3, r2
 800b71e:	009b      	lsls	r3, r3, #2
 800b720:	440b      	add	r3, r1
 800b722:	3324      	adds	r3, #36	@ 0x24
 800b724:	881b      	ldrh	r3, [r3, #0]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d117      	bne.n	800b75a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b72a:	6839      	ldr	r1, [r7, #0]
 800b72c:	6878      	ldr	r0, [r7, #4]
 800b72e:	f000 fbb0 	bl	800be92 <USBD_CtlError>
                  break;
 800b732:	e054      	b.n	800b7de <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b734:	7bbb      	ldrb	r3, [r7, #14]
 800b736:	f003 020f 	and.w	r2, r3, #15
 800b73a:	6879      	ldr	r1, [r7, #4]
 800b73c:	4613      	mov	r3, r2
 800b73e:	009b      	lsls	r3, r3, #2
 800b740:	4413      	add	r3, r2
 800b742:	009b      	lsls	r3, r3, #2
 800b744:	440b      	add	r3, r1
 800b746:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b74a:	881b      	ldrh	r3, [r3, #0]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d104      	bne.n	800b75a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b750:	6839      	ldr	r1, [r7, #0]
 800b752:	6878      	ldr	r0, [r7, #4]
 800b754:	f000 fb9d 	bl	800be92 <USBD_CtlError>
                  break;
 800b758:	e041      	b.n	800b7de <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b75a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	da0b      	bge.n	800b77a <USBD_StdEPReq+0x2b2>
 800b762:	7bbb      	ldrb	r3, [r7, #14]
 800b764:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b768:	4613      	mov	r3, r2
 800b76a:	009b      	lsls	r3, r3, #2
 800b76c:	4413      	add	r3, r2
 800b76e:	009b      	lsls	r3, r3, #2
 800b770:	3310      	adds	r3, #16
 800b772:	687a      	ldr	r2, [r7, #4]
 800b774:	4413      	add	r3, r2
 800b776:	3304      	adds	r3, #4
 800b778:	e00b      	b.n	800b792 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b77a:	7bbb      	ldrb	r3, [r7, #14]
 800b77c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b780:	4613      	mov	r3, r2
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	4413      	add	r3, r2
 800b786:	009b      	lsls	r3, r3, #2
 800b788:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b78c:	687a      	ldr	r2, [r7, #4]
 800b78e:	4413      	add	r3, r2
 800b790:	3304      	adds	r3, #4
 800b792:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b794:	7bbb      	ldrb	r3, [r7, #14]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d002      	beq.n	800b7a0 <USBD_StdEPReq+0x2d8>
 800b79a:	7bbb      	ldrb	r3, [r7, #14]
 800b79c:	2b80      	cmp	r3, #128	@ 0x80
 800b79e:	d103      	bne.n	800b7a8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	601a      	str	r2, [r3, #0]
 800b7a6:	e00e      	b.n	800b7c6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b7a8:	7bbb      	ldrb	r3, [r7, #14]
 800b7aa:	4619      	mov	r1, r3
 800b7ac:	6878      	ldr	r0, [r7, #4]
 800b7ae:	f001 f8ff 	bl	800c9b0 <USBD_LL_IsStallEP>
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d003      	beq.n	800b7c0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b7b8:	68bb      	ldr	r3, [r7, #8]
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	601a      	str	r2, [r3, #0]
 800b7be:	e002      	b.n	800b7c6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b7c6:	68bb      	ldr	r3, [r7, #8]
 800b7c8:	2202      	movs	r2, #2
 800b7ca:	4619      	mov	r1, r3
 800b7cc:	6878      	ldr	r0, [r7, #4]
 800b7ce:	f000 fbdd 	bl	800bf8c <USBD_CtlSendData>
              break;
 800b7d2:	e004      	b.n	800b7de <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b7d4:	6839      	ldr	r1, [r7, #0]
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f000 fb5b 	bl	800be92 <USBD_CtlError>
              break;
 800b7dc:	bf00      	nop
          }
          break;
 800b7de:	e004      	b.n	800b7ea <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b7e0:	6839      	ldr	r1, [r7, #0]
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f000 fb55 	bl	800be92 <USBD_CtlError>
          break;
 800b7e8:	bf00      	nop
      }
      break;
 800b7ea:	e005      	b.n	800b7f8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b7ec:	6839      	ldr	r1, [r7, #0]
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f000 fb4f 	bl	800be92 <USBD_CtlError>
      break;
 800b7f4:	e000      	b.n	800b7f8 <USBD_StdEPReq+0x330>
      break;
 800b7f6:	bf00      	nop
  }

  return ret;
 800b7f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	3710      	adds	r7, #16
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}
	...

0800b804 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b084      	sub	sp, #16
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b80e:	2300      	movs	r3, #0
 800b810:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b812:	2300      	movs	r3, #0
 800b814:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b816:	2300      	movs	r3, #0
 800b818:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	885b      	ldrh	r3, [r3, #2]
 800b81e:	0a1b      	lsrs	r3, r3, #8
 800b820:	b29b      	uxth	r3, r3
 800b822:	3b01      	subs	r3, #1
 800b824:	2b06      	cmp	r3, #6
 800b826:	f200 8128 	bhi.w	800ba7a <USBD_GetDescriptor+0x276>
 800b82a:	a201      	add	r2, pc, #4	@ (adr r2, 800b830 <USBD_GetDescriptor+0x2c>)
 800b82c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b830:	0800b84d 	.word	0x0800b84d
 800b834:	0800b865 	.word	0x0800b865
 800b838:	0800b8a5 	.word	0x0800b8a5
 800b83c:	0800ba7b 	.word	0x0800ba7b
 800b840:	0800ba7b 	.word	0x0800ba7b
 800b844:	0800ba1b 	.word	0x0800ba1b
 800b848:	0800ba47 	.word	0x0800ba47
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	687a      	ldr	r2, [r7, #4]
 800b856:	7c12      	ldrb	r2, [r2, #16]
 800b858:	f107 0108 	add.w	r1, r7, #8
 800b85c:	4610      	mov	r0, r2
 800b85e:	4798      	blx	r3
 800b860:	60f8      	str	r0, [r7, #12]
      break;
 800b862:	e112      	b.n	800ba8a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	7c1b      	ldrb	r3, [r3, #16]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d10d      	bne.n	800b888 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b874:	f107 0208 	add.w	r2, r7, #8
 800b878:	4610      	mov	r0, r2
 800b87a:	4798      	blx	r3
 800b87c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	3301      	adds	r3, #1
 800b882:	2202      	movs	r2, #2
 800b884:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b886:	e100      	b.n	800ba8a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b88e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b890:	f107 0208 	add.w	r2, r7, #8
 800b894:	4610      	mov	r0, r2
 800b896:	4798      	blx	r3
 800b898:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	3301      	adds	r3, #1
 800b89e:	2202      	movs	r2, #2
 800b8a0:	701a      	strb	r2, [r3, #0]
      break;
 800b8a2:	e0f2      	b.n	800ba8a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	885b      	ldrh	r3, [r3, #2]
 800b8a8:	b2db      	uxtb	r3, r3
 800b8aa:	2b05      	cmp	r3, #5
 800b8ac:	f200 80ac 	bhi.w	800ba08 <USBD_GetDescriptor+0x204>
 800b8b0:	a201      	add	r2, pc, #4	@ (adr r2, 800b8b8 <USBD_GetDescriptor+0xb4>)
 800b8b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8b6:	bf00      	nop
 800b8b8:	0800b8d1 	.word	0x0800b8d1
 800b8bc:	0800b905 	.word	0x0800b905
 800b8c0:	0800b939 	.word	0x0800b939
 800b8c4:	0800b96d 	.word	0x0800b96d
 800b8c8:	0800b9a1 	.word	0x0800b9a1
 800b8cc:	0800b9d5 	.word	0x0800b9d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8d6:	685b      	ldr	r3, [r3, #4]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d00b      	beq.n	800b8f4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8e2:	685b      	ldr	r3, [r3, #4]
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	7c12      	ldrb	r2, [r2, #16]
 800b8e8:	f107 0108 	add.w	r1, r7, #8
 800b8ec:	4610      	mov	r0, r2
 800b8ee:	4798      	blx	r3
 800b8f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b8f2:	e091      	b.n	800ba18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b8f4:	6839      	ldr	r1, [r7, #0]
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	f000 facb 	bl	800be92 <USBD_CtlError>
            err++;
 800b8fc:	7afb      	ldrb	r3, [r7, #11]
 800b8fe:	3301      	adds	r3, #1
 800b900:	72fb      	strb	r3, [r7, #11]
          break;
 800b902:	e089      	b.n	800ba18 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b90a:	689b      	ldr	r3, [r3, #8]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d00b      	beq.n	800b928 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b916:	689b      	ldr	r3, [r3, #8]
 800b918:	687a      	ldr	r2, [r7, #4]
 800b91a:	7c12      	ldrb	r2, [r2, #16]
 800b91c:	f107 0108 	add.w	r1, r7, #8
 800b920:	4610      	mov	r0, r2
 800b922:	4798      	blx	r3
 800b924:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b926:	e077      	b.n	800ba18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b928:	6839      	ldr	r1, [r7, #0]
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f000 fab1 	bl	800be92 <USBD_CtlError>
            err++;
 800b930:	7afb      	ldrb	r3, [r7, #11]
 800b932:	3301      	adds	r3, #1
 800b934:	72fb      	strb	r3, [r7, #11]
          break;
 800b936:	e06f      	b.n	800ba18 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b93e:	68db      	ldr	r3, [r3, #12]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d00b      	beq.n	800b95c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b94a:	68db      	ldr	r3, [r3, #12]
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	7c12      	ldrb	r2, [r2, #16]
 800b950:	f107 0108 	add.w	r1, r7, #8
 800b954:	4610      	mov	r0, r2
 800b956:	4798      	blx	r3
 800b958:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b95a:	e05d      	b.n	800ba18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b95c:	6839      	ldr	r1, [r7, #0]
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f000 fa97 	bl	800be92 <USBD_CtlError>
            err++;
 800b964:	7afb      	ldrb	r3, [r7, #11]
 800b966:	3301      	adds	r3, #1
 800b968:	72fb      	strb	r3, [r7, #11]
          break;
 800b96a:	e055      	b.n	800ba18 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b972:	691b      	ldr	r3, [r3, #16]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d00b      	beq.n	800b990 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b97e:	691b      	ldr	r3, [r3, #16]
 800b980:	687a      	ldr	r2, [r7, #4]
 800b982:	7c12      	ldrb	r2, [r2, #16]
 800b984:	f107 0108 	add.w	r1, r7, #8
 800b988:	4610      	mov	r0, r2
 800b98a:	4798      	blx	r3
 800b98c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b98e:	e043      	b.n	800ba18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b990:	6839      	ldr	r1, [r7, #0]
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f000 fa7d 	bl	800be92 <USBD_CtlError>
            err++;
 800b998:	7afb      	ldrb	r3, [r7, #11]
 800b99a:	3301      	adds	r3, #1
 800b99c:	72fb      	strb	r3, [r7, #11]
          break;
 800b99e:	e03b      	b.n	800ba18 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9a6:	695b      	ldr	r3, [r3, #20]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d00b      	beq.n	800b9c4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9b2:	695b      	ldr	r3, [r3, #20]
 800b9b4:	687a      	ldr	r2, [r7, #4]
 800b9b6:	7c12      	ldrb	r2, [r2, #16]
 800b9b8:	f107 0108 	add.w	r1, r7, #8
 800b9bc:	4610      	mov	r0, r2
 800b9be:	4798      	blx	r3
 800b9c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9c2:	e029      	b.n	800ba18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9c4:	6839      	ldr	r1, [r7, #0]
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	f000 fa63 	bl	800be92 <USBD_CtlError>
            err++;
 800b9cc:	7afb      	ldrb	r3, [r7, #11]
 800b9ce:	3301      	adds	r3, #1
 800b9d0:	72fb      	strb	r3, [r7, #11]
          break;
 800b9d2:	e021      	b.n	800ba18 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9da:	699b      	ldr	r3, [r3, #24]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d00b      	beq.n	800b9f8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9e6:	699b      	ldr	r3, [r3, #24]
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	7c12      	ldrb	r2, [r2, #16]
 800b9ec:	f107 0108 	add.w	r1, r7, #8
 800b9f0:	4610      	mov	r0, r2
 800b9f2:	4798      	blx	r3
 800b9f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9f6:	e00f      	b.n	800ba18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9f8:	6839      	ldr	r1, [r7, #0]
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f000 fa49 	bl	800be92 <USBD_CtlError>
            err++;
 800ba00:	7afb      	ldrb	r3, [r7, #11]
 800ba02:	3301      	adds	r3, #1
 800ba04:	72fb      	strb	r3, [r7, #11]
          break;
 800ba06:	e007      	b.n	800ba18 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ba08:	6839      	ldr	r1, [r7, #0]
 800ba0a:	6878      	ldr	r0, [r7, #4]
 800ba0c:	f000 fa41 	bl	800be92 <USBD_CtlError>
          err++;
 800ba10:	7afb      	ldrb	r3, [r7, #11]
 800ba12:	3301      	adds	r3, #1
 800ba14:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ba16:	bf00      	nop
      }
      break;
 800ba18:	e037      	b.n	800ba8a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	7c1b      	ldrb	r3, [r3, #16]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d109      	bne.n	800ba36 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba2a:	f107 0208 	add.w	r2, r7, #8
 800ba2e:	4610      	mov	r0, r2
 800ba30:	4798      	blx	r3
 800ba32:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba34:	e029      	b.n	800ba8a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ba36:	6839      	ldr	r1, [r7, #0]
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f000 fa2a 	bl	800be92 <USBD_CtlError>
        err++;
 800ba3e:	7afb      	ldrb	r3, [r7, #11]
 800ba40:	3301      	adds	r3, #1
 800ba42:	72fb      	strb	r3, [r7, #11]
      break;
 800ba44:	e021      	b.n	800ba8a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	7c1b      	ldrb	r3, [r3, #16]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d10d      	bne.n	800ba6a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba56:	f107 0208 	add.w	r2, r7, #8
 800ba5a:	4610      	mov	r0, r2
 800ba5c:	4798      	blx	r3
 800ba5e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	3301      	adds	r3, #1
 800ba64:	2207      	movs	r2, #7
 800ba66:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba68:	e00f      	b.n	800ba8a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ba6a:	6839      	ldr	r1, [r7, #0]
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	f000 fa10 	bl	800be92 <USBD_CtlError>
        err++;
 800ba72:	7afb      	ldrb	r3, [r7, #11]
 800ba74:	3301      	adds	r3, #1
 800ba76:	72fb      	strb	r3, [r7, #11]
      break;
 800ba78:	e007      	b.n	800ba8a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800ba7a:	6839      	ldr	r1, [r7, #0]
 800ba7c:	6878      	ldr	r0, [r7, #4]
 800ba7e:	f000 fa08 	bl	800be92 <USBD_CtlError>
      err++;
 800ba82:	7afb      	ldrb	r3, [r7, #11]
 800ba84:	3301      	adds	r3, #1
 800ba86:	72fb      	strb	r3, [r7, #11]
      break;
 800ba88:	bf00      	nop
  }

  if (err != 0U)
 800ba8a:	7afb      	ldrb	r3, [r7, #11]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d11e      	bne.n	800bace <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	88db      	ldrh	r3, [r3, #6]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d016      	beq.n	800bac6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ba98:	893b      	ldrh	r3, [r7, #8]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d00e      	beq.n	800babc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ba9e:	683b      	ldr	r3, [r7, #0]
 800baa0:	88da      	ldrh	r2, [r3, #6]
 800baa2:	893b      	ldrh	r3, [r7, #8]
 800baa4:	4293      	cmp	r3, r2
 800baa6:	bf28      	it	cs
 800baa8:	4613      	movcs	r3, r2
 800baaa:	b29b      	uxth	r3, r3
 800baac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800baae:	893b      	ldrh	r3, [r7, #8]
 800bab0:	461a      	mov	r2, r3
 800bab2:	68f9      	ldr	r1, [r7, #12]
 800bab4:	6878      	ldr	r0, [r7, #4]
 800bab6:	f000 fa69 	bl	800bf8c <USBD_CtlSendData>
 800baba:	e009      	b.n	800bad0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800babc:	6839      	ldr	r1, [r7, #0]
 800babe:	6878      	ldr	r0, [r7, #4]
 800bac0:	f000 f9e7 	bl	800be92 <USBD_CtlError>
 800bac4:	e004      	b.n	800bad0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f000 faba 	bl	800c040 <USBD_CtlSendStatus>
 800bacc:	e000      	b.n	800bad0 <USBD_GetDescriptor+0x2cc>
    return;
 800bace:	bf00      	nop
  }
}
 800bad0:	3710      	adds	r7, #16
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd80      	pop	{r7, pc}
 800bad6:	bf00      	nop

0800bad8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b084      	sub	sp, #16
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
 800bae0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	889b      	ldrh	r3, [r3, #4]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d131      	bne.n	800bb4e <USBD_SetAddress+0x76>
 800baea:	683b      	ldr	r3, [r7, #0]
 800baec:	88db      	ldrh	r3, [r3, #6]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d12d      	bne.n	800bb4e <USBD_SetAddress+0x76>
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	885b      	ldrh	r3, [r3, #2]
 800baf6:	2b7f      	cmp	r3, #127	@ 0x7f
 800baf8:	d829      	bhi.n	800bb4e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	885b      	ldrh	r3, [r3, #2]
 800bafe:	b2db      	uxtb	r3, r3
 800bb00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb04:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	2b03      	cmp	r3, #3
 800bb10:	d104      	bne.n	800bb1c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bb12:	6839      	ldr	r1, [r7, #0]
 800bb14:	6878      	ldr	r0, [r7, #4]
 800bb16:	f000 f9bc 	bl	800be92 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb1a:	e01d      	b.n	800bb58 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	7bfa      	ldrb	r2, [r7, #15]
 800bb20:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bb24:	7bfb      	ldrb	r3, [r7, #15]
 800bb26:	4619      	mov	r1, r3
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	f000 ff6d 	bl	800ca08 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bb2e:	6878      	ldr	r0, [r7, #4]
 800bb30:	f000 fa86 	bl	800c040 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bb34:	7bfb      	ldrb	r3, [r7, #15]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d004      	beq.n	800bb44 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2202      	movs	r2, #2
 800bb3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb42:	e009      	b.n	800bb58 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2201      	movs	r2, #1
 800bb48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb4c:	e004      	b.n	800bb58 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bb4e:	6839      	ldr	r1, [r7, #0]
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f000 f99e 	bl	800be92 <USBD_CtlError>
  }
}
 800bb56:	bf00      	nop
 800bb58:	bf00      	nop
 800bb5a:	3710      	adds	r7, #16
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	bd80      	pop	{r7, pc}

0800bb60 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b084      	sub	sp, #16
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	885b      	ldrh	r3, [r3, #2]
 800bb72:	b2da      	uxtb	r2, r3
 800bb74:	4b4e      	ldr	r3, [pc, #312]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bb76:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bb78:	4b4d      	ldr	r3, [pc, #308]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bb7a:	781b      	ldrb	r3, [r3, #0]
 800bb7c:	2b01      	cmp	r3, #1
 800bb7e:	d905      	bls.n	800bb8c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bb80:	6839      	ldr	r1, [r7, #0]
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f000 f985 	bl	800be92 <USBD_CtlError>
    return USBD_FAIL;
 800bb88:	2303      	movs	r3, #3
 800bb8a:	e08c      	b.n	800bca6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb92:	b2db      	uxtb	r3, r3
 800bb94:	2b02      	cmp	r3, #2
 800bb96:	d002      	beq.n	800bb9e <USBD_SetConfig+0x3e>
 800bb98:	2b03      	cmp	r3, #3
 800bb9a:	d029      	beq.n	800bbf0 <USBD_SetConfig+0x90>
 800bb9c:	e075      	b.n	800bc8a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bb9e:	4b44      	ldr	r3, [pc, #272]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bba0:	781b      	ldrb	r3, [r3, #0]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d020      	beq.n	800bbe8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bba6:	4b42      	ldr	r3, [pc, #264]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bba8:	781b      	ldrb	r3, [r3, #0]
 800bbaa:	461a      	mov	r2, r3
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bbb0:	4b3f      	ldr	r3, [pc, #252]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f7fe ffe3 	bl	800ab82 <USBD_SetClassConfig>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bbc0:	7bfb      	ldrb	r3, [r7, #15]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d008      	beq.n	800bbd8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bbc6:	6839      	ldr	r1, [r7, #0]
 800bbc8:	6878      	ldr	r0, [r7, #4]
 800bbca:	f000 f962 	bl	800be92 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2202      	movs	r2, #2
 800bbd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bbd6:	e065      	b.n	800bca4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bbd8:	6878      	ldr	r0, [r7, #4]
 800bbda:	f000 fa31 	bl	800c040 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	2203      	movs	r2, #3
 800bbe2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bbe6:	e05d      	b.n	800bca4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f000 fa29 	bl	800c040 <USBD_CtlSendStatus>
      break;
 800bbee:	e059      	b.n	800bca4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bbf0:	4b2f      	ldr	r3, [pc, #188]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bbf2:	781b      	ldrb	r3, [r3, #0]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d112      	bne.n	800bc1e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2202      	movs	r2, #2
 800bbfc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bc00:	4b2b      	ldr	r3, [pc, #172]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bc02:	781b      	ldrb	r3, [r3, #0]
 800bc04:	461a      	mov	r2, r3
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bc0a:	4b29      	ldr	r3, [pc, #164]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bc0c:	781b      	ldrb	r3, [r3, #0]
 800bc0e:	4619      	mov	r1, r3
 800bc10:	6878      	ldr	r0, [r7, #4]
 800bc12:	f7fe ffd2 	bl	800abba <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f000 fa12 	bl	800c040 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bc1c:	e042      	b.n	800bca4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bc1e:	4b24      	ldr	r3, [pc, #144]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bc20:	781b      	ldrb	r3, [r3, #0]
 800bc22:	461a      	mov	r2, r3
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	685b      	ldr	r3, [r3, #4]
 800bc28:	429a      	cmp	r2, r3
 800bc2a:	d02a      	beq.n	800bc82 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	685b      	ldr	r3, [r3, #4]
 800bc30:	b2db      	uxtb	r3, r3
 800bc32:	4619      	mov	r1, r3
 800bc34:	6878      	ldr	r0, [r7, #4]
 800bc36:	f7fe ffc0 	bl	800abba <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bc3a:	4b1d      	ldr	r3, [pc, #116]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bc3c:	781b      	ldrb	r3, [r3, #0]
 800bc3e:	461a      	mov	r2, r3
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bc44:	4b1a      	ldr	r3, [pc, #104]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bc46:	781b      	ldrb	r3, [r3, #0]
 800bc48:	4619      	mov	r1, r3
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f7fe ff99 	bl	800ab82 <USBD_SetClassConfig>
 800bc50:	4603      	mov	r3, r0
 800bc52:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bc54:	7bfb      	ldrb	r3, [r7, #15]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d00f      	beq.n	800bc7a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bc5a:	6839      	ldr	r1, [r7, #0]
 800bc5c:	6878      	ldr	r0, [r7, #4]
 800bc5e:	f000 f918 	bl	800be92 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	685b      	ldr	r3, [r3, #4]
 800bc66:	b2db      	uxtb	r3, r3
 800bc68:	4619      	mov	r1, r3
 800bc6a:	6878      	ldr	r0, [r7, #4]
 800bc6c:	f7fe ffa5 	bl	800abba <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2202      	movs	r2, #2
 800bc74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bc78:	e014      	b.n	800bca4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f000 f9e0 	bl	800c040 <USBD_CtlSendStatus>
      break;
 800bc80:	e010      	b.n	800bca4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bc82:	6878      	ldr	r0, [r7, #4]
 800bc84:	f000 f9dc 	bl	800c040 <USBD_CtlSendStatus>
      break;
 800bc88:	e00c      	b.n	800bca4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bc8a:	6839      	ldr	r1, [r7, #0]
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f000 f900 	bl	800be92 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bc92:	4b07      	ldr	r3, [pc, #28]	@ (800bcb0 <USBD_SetConfig+0x150>)
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	4619      	mov	r1, r3
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f7fe ff8e 	bl	800abba <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bc9e:	2303      	movs	r3, #3
 800bca0:	73fb      	strb	r3, [r7, #15]
      break;
 800bca2:	bf00      	nop
  }

  return ret;
 800bca4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3710      	adds	r7, #16
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}
 800bcae:	bf00      	nop
 800bcb0:	20004c84 	.word	0x20004c84

0800bcb4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b082      	sub	sp, #8
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
 800bcbc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	88db      	ldrh	r3, [r3, #6]
 800bcc2:	2b01      	cmp	r3, #1
 800bcc4:	d004      	beq.n	800bcd0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bcc6:	6839      	ldr	r1, [r7, #0]
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	f000 f8e2 	bl	800be92 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bcce:	e023      	b.n	800bd18 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcd6:	b2db      	uxtb	r3, r3
 800bcd8:	2b02      	cmp	r3, #2
 800bcda:	dc02      	bgt.n	800bce2 <USBD_GetConfig+0x2e>
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	dc03      	bgt.n	800bce8 <USBD_GetConfig+0x34>
 800bce0:	e015      	b.n	800bd0e <USBD_GetConfig+0x5a>
 800bce2:	2b03      	cmp	r3, #3
 800bce4:	d00b      	beq.n	800bcfe <USBD_GetConfig+0x4a>
 800bce6:	e012      	b.n	800bd0e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2200      	movs	r2, #0
 800bcec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	3308      	adds	r3, #8
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	4619      	mov	r1, r3
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f000 f948 	bl	800bf8c <USBD_CtlSendData>
        break;
 800bcfc:	e00c      	b.n	800bd18 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	3304      	adds	r3, #4
 800bd02:	2201      	movs	r2, #1
 800bd04:	4619      	mov	r1, r3
 800bd06:	6878      	ldr	r0, [r7, #4]
 800bd08:	f000 f940 	bl	800bf8c <USBD_CtlSendData>
        break;
 800bd0c:	e004      	b.n	800bd18 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bd0e:	6839      	ldr	r1, [r7, #0]
 800bd10:	6878      	ldr	r0, [r7, #4]
 800bd12:	f000 f8be 	bl	800be92 <USBD_CtlError>
        break;
 800bd16:	bf00      	nop
}
 800bd18:	bf00      	nop
 800bd1a:	3708      	adds	r7, #8
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b082      	sub	sp, #8
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
 800bd28:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd30:	b2db      	uxtb	r3, r3
 800bd32:	3b01      	subs	r3, #1
 800bd34:	2b02      	cmp	r3, #2
 800bd36:	d81e      	bhi.n	800bd76 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	88db      	ldrh	r3, [r3, #6]
 800bd3c:	2b02      	cmp	r3, #2
 800bd3e:	d004      	beq.n	800bd4a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bd40:	6839      	ldr	r1, [r7, #0]
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f000 f8a5 	bl	800be92 <USBD_CtlError>
        break;
 800bd48:	e01a      	b.n	800bd80 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d005      	beq.n	800bd66 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	68db      	ldr	r3, [r3, #12]
 800bd5e:	f043 0202 	orr.w	r2, r3, #2
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	330c      	adds	r3, #12
 800bd6a:	2202      	movs	r2, #2
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	6878      	ldr	r0, [r7, #4]
 800bd70:	f000 f90c 	bl	800bf8c <USBD_CtlSendData>
      break;
 800bd74:	e004      	b.n	800bd80 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bd76:	6839      	ldr	r1, [r7, #0]
 800bd78:	6878      	ldr	r0, [r7, #4]
 800bd7a:	f000 f88a 	bl	800be92 <USBD_CtlError>
      break;
 800bd7e:	bf00      	nop
  }
}
 800bd80:	bf00      	nop
 800bd82:	3708      	adds	r7, #8
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b082      	sub	sp, #8
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	885b      	ldrh	r3, [r3, #2]
 800bd96:	2b01      	cmp	r3, #1
 800bd98:	d107      	bne.n	800bdaa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	2201      	movs	r2, #1
 800bd9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f000 f94c 	bl	800c040 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bda8:	e013      	b.n	800bdd2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	885b      	ldrh	r3, [r3, #2]
 800bdae:	2b02      	cmp	r3, #2
 800bdb0:	d10b      	bne.n	800bdca <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	889b      	ldrh	r3, [r3, #4]
 800bdb6:	0a1b      	lsrs	r3, r3, #8
 800bdb8:	b29b      	uxth	r3, r3
 800bdba:	b2da      	uxtb	r2, r3
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800bdc2:	6878      	ldr	r0, [r7, #4]
 800bdc4:	f000 f93c 	bl	800c040 <USBD_CtlSendStatus>
}
 800bdc8:	e003      	b.n	800bdd2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800bdca:	6839      	ldr	r1, [r7, #0]
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f000 f860 	bl	800be92 <USBD_CtlError>
}
 800bdd2:	bf00      	nop
 800bdd4:	3708      	adds	r7, #8
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}

0800bdda <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdda:	b580      	push	{r7, lr}
 800bddc:	b082      	sub	sp, #8
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	6078      	str	r0, [r7, #4]
 800bde2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdea:	b2db      	uxtb	r3, r3
 800bdec:	3b01      	subs	r3, #1
 800bdee:	2b02      	cmp	r3, #2
 800bdf0:	d80b      	bhi.n	800be0a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	885b      	ldrh	r3, [r3, #2]
 800bdf6:	2b01      	cmp	r3, #1
 800bdf8:	d10c      	bne.n	800be14 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800be02:	6878      	ldr	r0, [r7, #4]
 800be04:	f000 f91c 	bl	800c040 <USBD_CtlSendStatus>
      }
      break;
 800be08:	e004      	b.n	800be14 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800be0a:	6839      	ldr	r1, [r7, #0]
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f000 f840 	bl	800be92 <USBD_CtlError>
      break;
 800be12:	e000      	b.n	800be16 <USBD_ClrFeature+0x3c>
      break;
 800be14:	bf00      	nop
  }
}
 800be16:	bf00      	nop
 800be18:	3708      	adds	r7, #8
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bd80      	pop	{r7, pc}

0800be1e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800be1e:	b580      	push	{r7, lr}
 800be20:	b084      	sub	sp, #16
 800be22:	af00      	add	r7, sp, #0
 800be24:	6078      	str	r0, [r7, #4]
 800be26:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	781a      	ldrb	r2, [r3, #0]
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	3301      	adds	r3, #1
 800be38:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	781a      	ldrb	r2, [r3, #0]
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	3301      	adds	r3, #1
 800be46:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800be48:	68f8      	ldr	r0, [r7, #12]
 800be4a:	f7ff fa40 	bl	800b2ce <SWAPBYTE>
 800be4e:	4603      	mov	r3, r0
 800be50:	461a      	mov	r2, r3
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	3301      	adds	r3, #1
 800be5a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	3301      	adds	r3, #1
 800be60:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800be62:	68f8      	ldr	r0, [r7, #12]
 800be64:	f7ff fa33 	bl	800b2ce <SWAPBYTE>
 800be68:	4603      	mov	r3, r0
 800be6a:	461a      	mov	r2, r3
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	3301      	adds	r3, #1
 800be74:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	3301      	adds	r3, #1
 800be7a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800be7c:	68f8      	ldr	r0, [r7, #12]
 800be7e:	f7ff fa26 	bl	800b2ce <SWAPBYTE>
 800be82:	4603      	mov	r3, r0
 800be84:	461a      	mov	r2, r3
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	80da      	strh	r2, [r3, #6]
}
 800be8a:	bf00      	nop
 800be8c:	3710      	adds	r7, #16
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}

0800be92 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be92:	b580      	push	{r7, lr}
 800be94:	b082      	sub	sp, #8
 800be96:	af00      	add	r7, sp, #0
 800be98:	6078      	str	r0, [r7, #4]
 800be9a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800be9c:	2180      	movs	r1, #128	@ 0x80
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f000 fd48 	bl	800c934 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bea4:	2100      	movs	r1, #0
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	f000 fd44 	bl	800c934 <USBD_LL_StallEP>
}
 800beac:	bf00      	nop
 800beae:	3708      	adds	r7, #8
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b086      	sub	sp, #24
 800beb8:	af00      	add	r7, sp, #0
 800beba:	60f8      	str	r0, [r7, #12]
 800bebc:	60b9      	str	r1, [r7, #8]
 800bebe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bec0:	2300      	movs	r3, #0
 800bec2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d042      	beq.n	800bf50 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bece:	6938      	ldr	r0, [r7, #16]
 800bed0:	f000 f842 	bl	800bf58 <USBD_GetLen>
 800bed4:	4603      	mov	r3, r0
 800bed6:	3301      	adds	r3, #1
 800bed8:	005b      	lsls	r3, r3, #1
 800beda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bede:	d808      	bhi.n	800bef2 <USBD_GetString+0x3e>
 800bee0:	6938      	ldr	r0, [r7, #16]
 800bee2:	f000 f839 	bl	800bf58 <USBD_GetLen>
 800bee6:	4603      	mov	r3, r0
 800bee8:	3301      	adds	r3, #1
 800beea:	b29b      	uxth	r3, r3
 800beec:	005b      	lsls	r3, r3, #1
 800beee:	b29a      	uxth	r2, r3
 800bef0:	e001      	b.n	800bef6 <USBD_GetString+0x42>
 800bef2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800befa:	7dfb      	ldrb	r3, [r7, #23]
 800befc:	68ba      	ldr	r2, [r7, #8]
 800befe:	4413      	add	r3, r2
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	7812      	ldrb	r2, [r2, #0]
 800bf04:	701a      	strb	r2, [r3, #0]
  idx++;
 800bf06:	7dfb      	ldrb	r3, [r7, #23]
 800bf08:	3301      	adds	r3, #1
 800bf0a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bf0c:	7dfb      	ldrb	r3, [r7, #23]
 800bf0e:	68ba      	ldr	r2, [r7, #8]
 800bf10:	4413      	add	r3, r2
 800bf12:	2203      	movs	r2, #3
 800bf14:	701a      	strb	r2, [r3, #0]
  idx++;
 800bf16:	7dfb      	ldrb	r3, [r7, #23]
 800bf18:	3301      	adds	r3, #1
 800bf1a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bf1c:	e013      	b.n	800bf46 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bf1e:	7dfb      	ldrb	r3, [r7, #23]
 800bf20:	68ba      	ldr	r2, [r7, #8]
 800bf22:	4413      	add	r3, r2
 800bf24:	693a      	ldr	r2, [r7, #16]
 800bf26:	7812      	ldrb	r2, [r2, #0]
 800bf28:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bf2a:	693b      	ldr	r3, [r7, #16]
 800bf2c:	3301      	adds	r3, #1
 800bf2e:	613b      	str	r3, [r7, #16]
    idx++;
 800bf30:	7dfb      	ldrb	r3, [r7, #23]
 800bf32:	3301      	adds	r3, #1
 800bf34:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bf36:	7dfb      	ldrb	r3, [r7, #23]
 800bf38:	68ba      	ldr	r2, [r7, #8]
 800bf3a:	4413      	add	r3, r2
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	701a      	strb	r2, [r3, #0]
    idx++;
 800bf40:	7dfb      	ldrb	r3, [r7, #23]
 800bf42:	3301      	adds	r3, #1
 800bf44:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	781b      	ldrb	r3, [r3, #0]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d1e7      	bne.n	800bf1e <USBD_GetString+0x6a>
 800bf4e:	e000      	b.n	800bf52 <USBD_GetString+0x9e>
    return;
 800bf50:	bf00      	nop
  }
}
 800bf52:	3718      	adds	r7, #24
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd80      	pop	{r7, pc}

0800bf58 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bf58:	b480      	push	{r7}
 800bf5a:	b085      	sub	sp, #20
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bf60:	2300      	movs	r3, #0
 800bf62:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bf68:	e005      	b.n	800bf76 <USBD_GetLen+0x1e>
  {
    len++;
 800bf6a:	7bfb      	ldrb	r3, [r7, #15]
 800bf6c:	3301      	adds	r3, #1
 800bf6e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	3301      	adds	r3, #1
 800bf74:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	781b      	ldrb	r3, [r3, #0]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d1f5      	bne.n	800bf6a <USBD_GetLen+0x12>
  }

  return len;
 800bf7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf80:	4618      	mov	r0, r3
 800bf82:	3714      	adds	r7, #20
 800bf84:	46bd      	mov	sp, r7
 800bf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8a:	4770      	bx	lr

0800bf8c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b084      	sub	sp, #16
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	60f8      	str	r0, [r7, #12]
 800bf94:	60b9      	str	r1, [r7, #8]
 800bf96:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	2202      	movs	r2, #2
 800bf9c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	687a      	ldr	r2, [r7, #4]
 800bfa4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	687a      	ldr	r2, [r7, #4]
 800bfaa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	68ba      	ldr	r2, [r7, #8]
 800bfb0:	2100      	movs	r1, #0
 800bfb2:	68f8      	ldr	r0, [r7, #12]
 800bfb4:	f000 fd47 	bl	800ca46 <USBD_LL_Transmit>

  return USBD_OK;
 800bfb8:	2300      	movs	r3, #0
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3710      	adds	r7, #16
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}

0800bfc2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bfc2:	b580      	push	{r7, lr}
 800bfc4:	b084      	sub	sp, #16
 800bfc6:	af00      	add	r7, sp, #0
 800bfc8:	60f8      	str	r0, [r7, #12]
 800bfca:	60b9      	str	r1, [r7, #8]
 800bfcc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	68ba      	ldr	r2, [r7, #8]
 800bfd2:	2100      	movs	r1, #0
 800bfd4:	68f8      	ldr	r0, [r7, #12]
 800bfd6:	f000 fd36 	bl	800ca46 <USBD_LL_Transmit>

  return USBD_OK;
 800bfda:	2300      	movs	r3, #0
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	3710      	adds	r7, #16
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	bd80      	pop	{r7, pc}

0800bfe4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b084      	sub	sp, #16
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	60f8      	str	r0, [r7, #12]
 800bfec:	60b9      	str	r1, [r7, #8]
 800bfee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	2203      	movs	r2, #3
 800bff4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	687a      	ldr	r2, [r7, #4]
 800bffc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	687a      	ldr	r2, [r7, #4]
 800c004:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	68ba      	ldr	r2, [r7, #8]
 800c00c:	2100      	movs	r1, #0
 800c00e:	68f8      	ldr	r0, [r7, #12]
 800c010:	f000 fd3a 	bl	800ca88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c014:	2300      	movs	r3, #0
}
 800c016:	4618      	mov	r0, r3
 800c018:	3710      	adds	r7, #16
 800c01a:	46bd      	mov	sp, r7
 800c01c:	bd80      	pop	{r7, pc}

0800c01e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c01e:	b580      	push	{r7, lr}
 800c020:	b084      	sub	sp, #16
 800c022:	af00      	add	r7, sp, #0
 800c024:	60f8      	str	r0, [r7, #12]
 800c026:	60b9      	str	r1, [r7, #8]
 800c028:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	68ba      	ldr	r2, [r7, #8]
 800c02e:	2100      	movs	r1, #0
 800c030:	68f8      	ldr	r0, [r7, #12]
 800c032:	f000 fd29 	bl	800ca88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c036:	2300      	movs	r3, #0
}
 800c038:	4618      	mov	r0, r3
 800c03a:	3710      	adds	r7, #16
 800c03c:	46bd      	mov	sp, r7
 800c03e:	bd80      	pop	{r7, pc}

0800c040 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b082      	sub	sp, #8
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	2204      	movs	r2, #4
 800c04c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c050:	2300      	movs	r3, #0
 800c052:	2200      	movs	r2, #0
 800c054:	2100      	movs	r1, #0
 800c056:	6878      	ldr	r0, [r7, #4]
 800c058:	f000 fcf5 	bl	800ca46 <USBD_LL_Transmit>

  return USBD_OK;
 800c05c:	2300      	movs	r3, #0
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3708      	adds	r7, #8
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}

0800c066 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c066:	b580      	push	{r7, lr}
 800c068:	b082      	sub	sp, #8
 800c06a:	af00      	add	r7, sp, #0
 800c06c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2205      	movs	r2, #5
 800c072:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c076:	2300      	movs	r3, #0
 800c078:	2200      	movs	r2, #0
 800c07a:	2100      	movs	r1, #0
 800c07c:	6878      	ldr	r0, [r7, #4]
 800c07e:	f000 fd03 	bl	800ca88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c082:	2300      	movs	r3, #0
}
 800c084:	4618      	mov	r0, r3
 800c086:	3708      	adds	r7, #8
 800c088:	46bd      	mov	sp, r7
 800c08a:	bd80      	pop	{r7, pc}

0800c08c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c08c:	b480      	push	{r7}
 800c08e:	b087      	sub	sp, #28
 800c090:	af00      	add	r7, sp, #0
 800c092:	60f8      	str	r0, [r7, #12]
 800c094:	60b9      	str	r1, [r7, #8]
 800c096:	4613      	mov	r3, r2
 800c098:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c09a:	2301      	movs	r3, #1
 800c09c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c0a2:	4b1f      	ldr	r3, [pc, #124]	@ (800c120 <FATFS_LinkDriverEx+0x94>)
 800c0a4:	7a5b      	ldrb	r3, [r3, #9]
 800c0a6:	b2db      	uxtb	r3, r3
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d131      	bne.n	800c110 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c0ac:	4b1c      	ldr	r3, [pc, #112]	@ (800c120 <FATFS_LinkDriverEx+0x94>)
 800c0ae:	7a5b      	ldrb	r3, [r3, #9]
 800c0b0:	b2db      	uxtb	r3, r3
 800c0b2:	461a      	mov	r2, r3
 800c0b4:	4b1a      	ldr	r3, [pc, #104]	@ (800c120 <FATFS_LinkDriverEx+0x94>)
 800c0b6:	2100      	movs	r1, #0
 800c0b8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c0ba:	4b19      	ldr	r3, [pc, #100]	@ (800c120 <FATFS_LinkDriverEx+0x94>)
 800c0bc:	7a5b      	ldrb	r3, [r3, #9]
 800c0be:	b2db      	uxtb	r3, r3
 800c0c0:	4a17      	ldr	r2, [pc, #92]	@ (800c120 <FATFS_LinkDriverEx+0x94>)
 800c0c2:	009b      	lsls	r3, r3, #2
 800c0c4:	4413      	add	r3, r2
 800c0c6:	68fa      	ldr	r2, [r7, #12]
 800c0c8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c0ca:	4b15      	ldr	r3, [pc, #84]	@ (800c120 <FATFS_LinkDriverEx+0x94>)
 800c0cc:	7a5b      	ldrb	r3, [r3, #9]
 800c0ce:	b2db      	uxtb	r3, r3
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	4b13      	ldr	r3, [pc, #76]	@ (800c120 <FATFS_LinkDriverEx+0x94>)
 800c0d4:	4413      	add	r3, r2
 800c0d6:	79fa      	ldrb	r2, [r7, #7]
 800c0d8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c0da:	4b11      	ldr	r3, [pc, #68]	@ (800c120 <FATFS_LinkDriverEx+0x94>)
 800c0dc:	7a5b      	ldrb	r3, [r3, #9]
 800c0de:	b2db      	uxtb	r3, r3
 800c0e0:	1c5a      	adds	r2, r3, #1
 800c0e2:	b2d1      	uxtb	r1, r2
 800c0e4:	4a0e      	ldr	r2, [pc, #56]	@ (800c120 <FATFS_LinkDriverEx+0x94>)
 800c0e6:	7251      	strb	r1, [r2, #9]
 800c0e8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c0ea:	7dbb      	ldrb	r3, [r7, #22]
 800c0ec:	3330      	adds	r3, #48	@ 0x30
 800c0ee:	b2da      	uxtb	r2, r3
 800c0f0:	68bb      	ldr	r3, [r7, #8]
 800c0f2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c0f4:	68bb      	ldr	r3, [r7, #8]
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	223a      	movs	r2, #58	@ 0x3a
 800c0fa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	3302      	adds	r3, #2
 800c100:	222f      	movs	r2, #47	@ 0x2f
 800c102:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	3303      	adds	r3, #3
 800c108:	2200      	movs	r2, #0
 800c10a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c10c:	2300      	movs	r3, #0
 800c10e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c110:	7dfb      	ldrb	r3, [r7, #23]
}
 800c112:	4618      	mov	r0, r3
 800c114:	371c      	adds	r7, #28
 800c116:	46bd      	mov	sp, r7
 800c118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11c:	4770      	bx	lr
 800c11e:	bf00      	nop
 800c120:	20004c88 	.word	0x20004c88

0800c124 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b082      	sub	sp, #8
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
 800c12c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c12e:	2200      	movs	r2, #0
 800c130:	6839      	ldr	r1, [r7, #0]
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f7ff ffaa 	bl	800c08c <FATFS_LinkDriverEx>
 800c138:	4603      	mov	r3, r0
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	3708      	adds	r7, #8
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}
	...

0800c144 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c148:	2200      	movs	r2, #0
 800c14a:	4912      	ldr	r1, [pc, #72]	@ (800c194 <MX_USB_DEVICE_Init+0x50>)
 800c14c:	4812      	ldr	r0, [pc, #72]	@ (800c198 <MX_USB_DEVICE_Init+0x54>)
 800c14e:	f7fe fc9b 	bl	800aa88 <USBD_Init>
 800c152:	4603      	mov	r3, r0
 800c154:	2b00      	cmp	r3, #0
 800c156:	d001      	beq.n	800c15c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c158:	f7f5 fc6e 	bl	8001a38 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c15c:	490f      	ldr	r1, [pc, #60]	@ (800c19c <MX_USB_DEVICE_Init+0x58>)
 800c15e:	480e      	ldr	r0, [pc, #56]	@ (800c198 <MX_USB_DEVICE_Init+0x54>)
 800c160:	f7fe fcc2 	bl	800aae8 <USBD_RegisterClass>
 800c164:	4603      	mov	r3, r0
 800c166:	2b00      	cmp	r3, #0
 800c168:	d001      	beq.n	800c16e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c16a:	f7f5 fc65 	bl	8001a38 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c16e:	490c      	ldr	r1, [pc, #48]	@ (800c1a0 <MX_USB_DEVICE_Init+0x5c>)
 800c170:	4809      	ldr	r0, [pc, #36]	@ (800c198 <MX_USB_DEVICE_Init+0x54>)
 800c172:	f7fe fbb9 	bl	800a8e8 <USBD_CDC_RegisterInterface>
 800c176:	4603      	mov	r3, r0
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d001      	beq.n	800c180 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c17c:	f7f5 fc5c 	bl	8001a38 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c180:	4805      	ldr	r0, [pc, #20]	@ (800c198 <MX_USB_DEVICE_Init+0x54>)
 800c182:	f7fe fce7 	bl	800ab54 <USBD_Start>
 800c186:	4603      	mov	r3, r0
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d001      	beq.n	800c190 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c18c:	f7f5 fc54 	bl	8001a38 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c190:	bf00      	nop
 800c192:	bd80      	pop	{r7, pc}
 800c194:	200000c8 	.word	0x200000c8
 800c198:	20004c94 	.word	0x20004c94
 800c19c:	20000034 	.word	0x20000034
 800c1a0:	200000b4 	.word	0x200000b4

0800c1a4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	4905      	ldr	r1, [pc, #20]	@ (800c1c0 <CDC_Init_FS+0x1c>)
 800c1ac:	4805      	ldr	r0, [pc, #20]	@ (800c1c4 <CDC_Init_FS+0x20>)
 800c1ae:	f7fe fbb5 	bl	800a91c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c1b2:	4905      	ldr	r1, [pc, #20]	@ (800c1c8 <CDC_Init_FS+0x24>)
 800c1b4:	4803      	ldr	r0, [pc, #12]	@ (800c1c4 <CDC_Init_FS+0x20>)
 800c1b6:	f7fe fbd3 	bl	800a960 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c1ba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	bd80      	pop	{r7, pc}
 800c1c0:	20005770 	.word	0x20005770
 800c1c4:	20004c94 	.word	0x20004c94
 800c1c8:	20004f70 	.word	0x20004f70

0800c1cc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c1cc:	b480      	push	{r7}
 800c1ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c1d0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1da:	4770      	bx	lr

0800c1dc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c1dc:	b480      	push	{r7}
 800c1de:	b083      	sub	sp, #12
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	6039      	str	r1, [r7, #0]
 800c1e6:	71fb      	strb	r3, [r7, #7]
 800c1e8:	4613      	mov	r3, r2
 800c1ea:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c1ec:	79fb      	ldrb	r3, [r7, #7]
 800c1ee:	2b23      	cmp	r3, #35	@ 0x23
 800c1f0:	d84a      	bhi.n	800c288 <CDC_Control_FS+0xac>
 800c1f2:	a201      	add	r2, pc, #4	@ (adr r2, 800c1f8 <CDC_Control_FS+0x1c>)
 800c1f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1f8:	0800c289 	.word	0x0800c289
 800c1fc:	0800c289 	.word	0x0800c289
 800c200:	0800c289 	.word	0x0800c289
 800c204:	0800c289 	.word	0x0800c289
 800c208:	0800c289 	.word	0x0800c289
 800c20c:	0800c289 	.word	0x0800c289
 800c210:	0800c289 	.word	0x0800c289
 800c214:	0800c289 	.word	0x0800c289
 800c218:	0800c289 	.word	0x0800c289
 800c21c:	0800c289 	.word	0x0800c289
 800c220:	0800c289 	.word	0x0800c289
 800c224:	0800c289 	.word	0x0800c289
 800c228:	0800c289 	.word	0x0800c289
 800c22c:	0800c289 	.word	0x0800c289
 800c230:	0800c289 	.word	0x0800c289
 800c234:	0800c289 	.word	0x0800c289
 800c238:	0800c289 	.word	0x0800c289
 800c23c:	0800c289 	.word	0x0800c289
 800c240:	0800c289 	.word	0x0800c289
 800c244:	0800c289 	.word	0x0800c289
 800c248:	0800c289 	.word	0x0800c289
 800c24c:	0800c289 	.word	0x0800c289
 800c250:	0800c289 	.word	0x0800c289
 800c254:	0800c289 	.word	0x0800c289
 800c258:	0800c289 	.word	0x0800c289
 800c25c:	0800c289 	.word	0x0800c289
 800c260:	0800c289 	.word	0x0800c289
 800c264:	0800c289 	.word	0x0800c289
 800c268:	0800c289 	.word	0x0800c289
 800c26c:	0800c289 	.word	0x0800c289
 800c270:	0800c289 	.word	0x0800c289
 800c274:	0800c289 	.word	0x0800c289
 800c278:	0800c289 	.word	0x0800c289
 800c27c:	0800c289 	.word	0x0800c289
 800c280:	0800c289 	.word	0x0800c289
 800c284:	0800c289 	.word	0x0800c289
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c288:	bf00      	nop
  }

  return (USBD_OK);
 800c28a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c28c:	4618      	mov	r0, r3
 800c28e:	370c      	adds	r7, #12
 800c290:	46bd      	mov	sp, r7
 800c292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c296:	4770      	bx	lr

0800c298 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b082      	sub	sp, #8
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
 800c2a0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c2a2:	6879      	ldr	r1, [r7, #4]
 800c2a4:	4805      	ldr	r0, [pc, #20]	@ (800c2bc <CDC_Receive_FS+0x24>)
 800c2a6:	f7fe fb5b 	bl	800a960 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c2aa:	4804      	ldr	r0, [pc, #16]	@ (800c2bc <CDC_Receive_FS+0x24>)
 800c2ac:	f7fe fbb6 	bl	800aa1c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c2b0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	3708      	adds	r7, #8
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}
 800c2ba:	bf00      	nop
 800c2bc:	20004c94 	.word	0x20004c94

0800c2c0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b084      	sub	sp, #16
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c2d0:	4b0d      	ldr	r3, [pc, #52]	@ (800c308 <CDC_Transmit_FS+0x48>)
 800c2d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c2d6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d001      	beq.n	800c2e6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	e00b      	b.n	800c2fe <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c2e6:	887b      	ldrh	r3, [r7, #2]
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	6879      	ldr	r1, [r7, #4]
 800c2ec:	4806      	ldr	r0, [pc, #24]	@ (800c308 <CDC_Transmit_FS+0x48>)
 800c2ee:	f7fe fb15 	bl	800a91c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c2f2:	4805      	ldr	r0, [pc, #20]	@ (800c308 <CDC_Transmit_FS+0x48>)
 800c2f4:	f7fe fb52 	bl	800a99c <USBD_CDC_TransmitPacket>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c2fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2fe:	4618      	mov	r0, r3
 800c300:	3710      	adds	r7, #16
 800c302:	46bd      	mov	sp, r7
 800c304:	bd80      	pop	{r7, pc}
 800c306:	bf00      	nop
 800c308:	20004c94 	.word	0x20004c94

0800c30c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c30c:	b480      	push	{r7}
 800c30e:	b087      	sub	sp, #28
 800c310:	af00      	add	r7, sp, #0
 800c312:	60f8      	str	r0, [r7, #12]
 800c314:	60b9      	str	r1, [r7, #8]
 800c316:	4613      	mov	r3, r2
 800c318:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c31a:	2300      	movs	r3, #0
 800c31c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c31e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c322:	4618      	mov	r0, r3
 800c324:	371c      	adds	r7, #28
 800c326:	46bd      	mov	sp, r7
 800c328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32c:	4770      	bx	lr
	...

0800c330 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c330:	b480      	push	{r7}
 800c332:	b083      	sub	sp, #12
 800c334:	af00      	add	r7, sp, #0
 800c336:	4603      	mov	r3, r0
 800c338:	6039      	str	r1, [r7, #0]
 800c33a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	2212      	movs	r2, #18
 800c340:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c342:	4b03      	ldr	r3, [pc, #12]	@ (800c350 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c344:	4618      	mov	r0, r3
 800c346:	370c      	adds	r7, #12
 800c348:	46bd      	mov	sp, r7
 800c34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34e:	4770      	bx	lr
 800c350:	200000e4 	.word	0x200000e4

0800c354 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c354:	b480      	push	{r7}
 800c356:	b083      	sub	sp, #12
 800c358:	af00      	add	r7, sp, #0
 800c35a:	4603      	mov	r3, r0
 800c35c:	6039      	str	r1, [r7, #0]
 800c35e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	2204      	movs	r2, #4
 800c364:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c366:	4b03      	ldr	r3, [pc, #12]	@ (800c374 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c368:	4618      	mov	r0, r3
 800c36a:	370c      	adds	r7, #12
 800c36c:	46bd      	mov	sp, r7
 800c36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c372:	4770      	bx	lr
 800c374:	200000f8 	.word	0x200000f8

0800c378 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	b082      	sub	sp, #8
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	4603      	mov	r3, r0
 800c380:	6039      	str	r1, [r7, #0]
 800c382:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c384:	79fb      	ldrb	r3, [r7, #7]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d105      	bne.n	800c396 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c38a:	683a      	ldr	r2, [r7, #0]
 800c38c:	4907      	ldr	r1, [pc, #28]	@ (800c3ac <USBD_FS_ProductStrDescriptor+0x34>)
 800c38e:	4808      	ldr	r0, [pc, #32]	@ (800c3b0 <USBD_FS_ProductStrDescriptor+0x38>)
 800c390:	f7ff fd90 	bl	800beb4 <USBD_GetString>
 800c394:	e004      	b.n	800c3a0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c396:	683a      	ldr	r2, [r7, #0]
 800c398:	4904      	ldr	r1, [pc, #16]	@ (800c3ac <USBD_FS_ProductStrDescriptor+0x34>)
 800c39a:	4805      	ldr	r0, [pc, #20]	@ (800c3b0 <USBD_FS_ProductStrDescriptor+0x38>)
 800c39c:	f7ff fd8a 	bl	800beb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c3a0:	4b02      	ldr	r3, [pc, #8]	@ (800c3ac <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	3708      	adds	r7, #8
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	bd80      	pop	{r7, pc}
 800c3aa:	bf00      	nop
 800c3ac:	20005f70 	.word	0x20005f70
 800c3b0:	080151b8 	.word	0x080151b8

0800c3b4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b082      	sub	sp, #8
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	6039      	str	r1, [r7, #0]
 800c3be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c3c0:	683a      	ldr	r2, [r7, #0]
 800c3c2:	4904      	ldr	r1, [pc, #16]	@ (800c3d4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c3c4:	4804      	ldr	r0, [pc, #16]	@ (800c3d8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c3c6:	f7ff fd75 	bl	800beb4 <USBD_GetString>
  return USBD_StrDesc;
 800c3ca:	4b02      	ldr	r3, [pc, #8]	@ (800c3d4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3708      	adds	r7, #8
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}
 800c3d4:	20005f70 	.word	0x20005f70
 800c3d8:	080151d0 	.word	0x080151d0

0800c3dc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b082      	sub	sp, #8
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	6039      	str	r1, [r7, #0]
 800c3e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c3e8:	683b      	ldr	r3, [r7, #0]
 800c3ea:	221a      	movs	r2, #26
 800c3ec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c3ee:	f000 f843 	bl	800c478 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c3f2:	4b02      	ldr	r3, [pc, #8]	@ (800c3fc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3708      	adds	r7, #8
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}
 800c3fc:	200000fc 	.word	0x200000fc

0800c400 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b082      	sub	sp, #8
 800c404:	af00      	add	r7, sp, #0
 800c406:	4603      	mov	r3, r0
 800c408:	6039      	str	r1, [r7, #0]
 800c40a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c40c:	79fb      	ldrb	r3, [r7, #7]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d105      	bne.n	800c41e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c412:	683a      	ldr	r2, [r7, #0]
 800c414:	4907      	ldr	r1, [pc, #28]	@ (800c434 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c416:	4808      	ldr	r0, [pc, #32]	@ (800c438 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c418:	f7ff fd4c 	bl	800beb4 <USBD_GetString>
 800c41c:	e004      	b.n	800c428 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c41e:	683a      	ldr	r2, [r7, #0]
 800c420:	4904      	ldr	r1, [pc, #16]	@ (800c434 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c422:	4805      	ldr	r0, [pc, #20]	@ (800c438 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c424:	f7ff fd46 	bl	800beb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c428:	4b02      	ldr	r3, [pc, #8]	@ (800c434 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c42a:	4618      	mov	r0, r3
 800c42c:	3708      	adds	r7, #8
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}
 800c432:	bf00      	nop
 800c434:	20005f70 	.word	0x20005f70
 800c438:	080151e4 	.word	0x080151e4

0800c43c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b082      	sub	sp, #8
 800c440:	af00      	add	r7, sp, #0
 800c442:	4603      	mov	r3, r0
 800c444:	6039      	str	r1, [r7, #0]
 800c446:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c448:	79fb      	ldrb	r3, [r7, #7]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d105      	bne.n	800c45a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c44e:	683a      	ldr	r2, [r7, #0]
 800c450:	4907      	ldr	r1, [pc, #28]	@ (800c470 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c452:	4808      	ldr	r0, [pc, #32]	@ (800c474 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c454:	f7ff fd2e 	bl	800beb4 <USBD_GetString>
 800c458:	e004      	b.n	800c464 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c45a:	683a      	ldr	r2, [r7, #0]
 800c45c:	4904      	ldr	r1, [pc, #16]	@ (800c470 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c45e:	4805      	ldr	r0, [pc, #20]	@ (800c474 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c460:	f7ff fd28 	bl	800beb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c464:	4b02      	ldr	r3, [pc, #8]	@ (800c470 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c466:	4618      	mov	r0, r3
 800c468:	3708      	adds	r7, #8
 800c46a:	46bd      	mov	sp, r7
 800c46c:	bd80      	pop	{r7, pc}
 800c46e:	bf00      	nop
 800c470:	20005f70 	.word	0x20005f70
 800c474:	080151f0 	.word	0x080151f0

0800c478 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b084      	sub	sp, #16
 800c47c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c47e:	4b0f      	ldr	r3, [pc, #60]	@ (800c4bc <Get_SerialNum+0x44>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c484:	4b0e      	ldr	r3, [pc, #56]	@ (800c4c0 <Get_SerialNum+0x48>)
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c48a:	4b0e      	ldr	r3, [pc, #56]	@ (800c4c4 <Get_SerialNum+0x4c>)
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c490:	68fa      	ldr	r2, [r7, #12]
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	4413      	add	r3, r2
 800c496:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d009      	beq.n	800c4b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c49e:	2208      	movs	r2, #8
 800c4a0:	4909      	ldr	r1, [pc, #36]	@ (800c4c8 <Get_SerialNum+0x50>)
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f000 f814 	bl	800c4d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c4a8:	2204      	movs	r2, #4
 800c4aa:	4908      	ldr	r1, [pc, #32]	@ (800c4cc <Get_SerialNum+0x54>)
 800c4ac:	68b8      	ldr	r0, [r7, #8]
 800c4ae:	f000 f80f 	bl	800c4d0 <IntToUnicode>
  }
}
 800c4b2:	bf00      	nop
 800c4b4:	3710      	adds	r7, #16
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bd80      	pop	{r7, pc}
 800c4ba:	bf00      	nop
 800c4bc:	1fff7a10 	.word	0x1fff7a10
 800c4c0:	1fff7a14 	.word	0x1fff7a14
 800c4c4:	1fff7a18 	.word	0x1fff7a18
 800c4c8:	200000fe 	.word	0x200000fe
 800c4cc:	2000010e 	.word	0x2000010e

0800c4d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b087      	sub	sp, #28
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	60f8      	str	r0, [r7, #12]
 800c4d8:	60b9      	str	r1, [r7, #8]
 800c4da:	4613      	mov	r3, r2
 800c4dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c4de:	2300      	movs	r3, #0
 800c4e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	75fb      	strb	r3, [r7, #23]
 800c4e6:	e027      	b.n	800c538 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	0f1b      	lsrs	r3, r3, #28
 800c4ec:	2b09      	cmp	r3, #9
 800c4ee:	d80b      	bhi.n	800c508 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	0f1b      	lsrs	r3, r3, #28
 800c4f4:	b2da      	uxtb	r2, r3
 800c4f6:	7dfb      	ldrb	r3, [r7, #23]
 800c4f8:	005b      	lsls	r3, r3, #1
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	68bb      	ldr	r3, [r7, #8]
 800c4fe:	440b      	add	r3, r1
 800c500:	3230      	adds	r2, #48	@ 0x30
 800c502:	b2d2      	uxtb	r2, r2
 800c504:	701a      	strb	r2, [r3, #0]
 800c506:	e00a      	b.n	800c51e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	0f1b      	lsrs	r3, r3, #28
 800c50c:	b2da      	uxtb	r2, r3
 800c50e:	7dfb      	ldrb	r3, [r7, #23]
 800c510:	005b      	lsls	r3, r3, #1
 800c512:	4619      	mov	r1, r3
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	440b      	add	r3, r1
 800c518:	3237      	adds	r2, #55	@ 0x37
 800c51a:	b2d2      	uxtb	r2, r2
 800c51c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	011b      	lsls	r3, r3, #4
 800c522:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c524:	7dfb      	ldrb	r3, [r7, #23]
 800c526:	005b      	lsls	r3, r3, #1
 800c528:	3301      	adds	r3, #1
 800c52a:	68ba      	ldr	r2, [r7, #8]
 800c52c:	4413      	add	r3, r2
 800c52e:	2200      	movs	r2, #0
 800c530:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c532:	7dfb      	ldrb	r3, [r7, #23]
 800c534:	3301      	adds	r3, #1
 800c536:	75fb      	strb	r3, [r7, #23]
 800c538:	7dfa      	ldrb	r2, [r7, #23]
 800c53a:	79fb      	ldrb	r3, [r7, #7]
 800c53c:	429a      	cmp	r2, r3
 800c53e:	d3d3      	bcc.n	800c4e8 <IntToUnicode+0x18>
  }
}
 800c540:	bf00      	nop
 800c542:	bf00      	nop
 800c544:	371c      	adds	r7, #28
 800c546:	46bd      	mov	sp, r7
 800c548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54c:	4770      	bx	lr
	...

0800c550 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b08a      	sub	sp, #40	@ 0x28
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c558:	f107 0314 	add.w	r3, r7, #20
 800c55c:	2200      	movs	r2, #0
 800c55e:	601a      	str	r2, [r3, #0]
 800c560:	605a      	str	r2, [r3, #4]
 800c562:	609a      	str	r2, [r3, #8]
 800c564:	60da      	str	r2, [r3, #12]
 800c566:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c570:	d13a      	bne.n	800c5e8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c572:	2300      	movs	r3, #0
 800c574:	613b      	str	r3, [r7, #16]
 800c576:	4b1e      	ldr	r3, [pc, #120]	@ (800c5f0 <HAL_PCD_MspInit+0xa0>)
 800c578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c57a:	4a1d      	ldr	r2, [pc, #116]	@ (800c5f0 <HAL_PCD_MspInit+0xa0>)
 800c57c:	f043 0301 	orr.w	r3, r3, #1
 800c580:	6313      	str	r3, [r2, #48]	@ 0x30
 800c582:	4b1b      	ldr	r3, [pc, #108]	@ (800c5f0 <HAL_PCD_MspInit+0xa0>)
 800c584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c586:	f003 0301 	and.w	r3, r3, #1
 800c58a:	613b      	str	r3, [r7, #16]
 800c58c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c58e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c594:	2302      	movs	r3, #2
 800c596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c598:	2300      	movs	r3, #0
 800c59a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c59c:	2303      	movs	r3, #3
 800c59e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c5a0:	230a      	movs	r3, #10
 800c5a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c5a4:	f107 0314 	add.w	r3, r7, #20
 800c5a8:	4619      	mov	r1, r3
 800c5aa:	4812      	ldr	r0, [pc, #72]	@ (800c5f4 <HAL_PCD_MspInit+0xa4>)
 800c5ac:	f7f6 fc08 	bl	8002dc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c5b0:	4b0f      	ldr	r3, [pc, #60]	@ (800c5f0 <HAL_PCD_MspInit+0xa0>)
 800c5b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5b4:	4a0e      	ldr	r2, [pc, #56]	@ (800c5f0 <HAL_PCD_MspInit+0xa0>)
 800c5b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5ba:	6353      	str	r3, [r2, #52]	@ 0x34
 800c5bc:	2300      	movs	r3, #0
 800c5be:	60fb      	str	r3, [r7, #12]
 800c5c0:	4b0b      	ldr	r3, [pc, #44]	@ (800c5f0 <HAL_PCD_MspInit+0xa0>)
 800c5c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5c4:	4a0a      	ldr	r2, [pc, #40]	@ (800c5f0 <HAL_PCD_MspInit+0xa0>)
 800c5c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c5ca:	6453      	str	r3, [r2, #68]	@ 0x44
 800c5cc:	4b08      	ldr	r3, [pc, #32]	@ (800c5f0 <HAL_PCD_MspInit+0xa0>)
 800c5ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c5d4:	60fb      	str	r3, [r7, #12]
 800c5d6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c5d8:	2200      	movs	r2, #0
 800c5da:	2100      	movs	r1, #0
 800c5dc:	2043      	movs	r0, #67	@ 0x43
 800c5de:	f7f5 ff4e 	bl	800247e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c5e2:	2043      	movs	r0, #67	@ 0x43
 800c5e4:	f7f5 ff67 	bl	80024b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c5e8:	bf00      	nop
 800c5ea:	3728      	adds	r7, #40	@ 0x28
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	bd80      	pop	{r7, pc}
 800c5f0:	40023800 	.word	0x40023800
 800c5f4:	40020000 	.word	0x40020000

0800c5f8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b082      	sub	sp, #8
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c60c:	4619      	mov	r1, r3
 800c60e:	4610      	mov	r0, r2
 800c610:	f7fe faed 	bl	800abee <USBD_LL_SetupStage>
}
 800c614:	bf00      	nop
 800c616:	3708      	adds	r7, #8
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}

0800c61c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b082      	sub	sp, #8
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
 800c624:	460b      	mov	r3, r1
 800c626:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c62e:	78fa      	ldrb	r2, [r7, #3]
 800c630:	6879      	ldr	r1, [r7, #4]
 800c632:	4613      	mov	r3, r2
 800c634:	00db      	lsls	r3, r3, #3
 800c636:	4413      	add	r3, r2
 800c638:	009b      	lsls	r3, r3, #2
 800c63a:	440b      	add	r3, r1
 800c63c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c640:	681a      	ldr	r2, [r3, #0]
 800c642:	78fb      	ldrb	r3, [r7, #3]
 800c644:	4619      	mov	r1, r3
 800c646:	f7fe fb27 	bl	800ac98 <USBD_LL_DataOutStage>
}
 800c64a:	bf00      	nop
 800c64c:	3708      	adds	r7, #8
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}

0800c652 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c652:	b580      	push	{r7, lr}
 800c654:	b082      	sub	sp, #8
 800c656:	af00      	add	r7, sp, #0
 800c658:	6078      	str	r0, [r7, #4]
 800c65a:	460b      	mov	r3, r1
 800c65c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c664:	78fa      	ldrb	r2, [r7, #3]
 800c666:	6879      	ldr	r1, [r7, #4]
 800c668:	4613      	mov	r3, r2
 800c66a:	00db      	lsls	r3, r3, #3
 800c66c:	4413      	add	r3, r2
 800c66e:	009b      	lsls	r3, r3, #2
 800c670:	440b      	add	r3, r1
 800c672:	3320      	adds	r3, #32
 800c674:	681a      	ldr	r2, [r3, #0]
 800c676:	78fb      	ldrb	r3, [r7, #3]
 800c678:	4619      	mov	r1, r3
 800c67a:	f7fe fbc0 	bl	800adfe <USBD_LL_DataInStage>
}
 800c67e:	bf00      	nop
 800c680:	3708      	adds	r7, #8
 800c682:	46bd      	mov	sp, r7
 800c684:	bd80      	pop	{r7, pc}

0800c686 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c686:	b580      	push	{r7, lr}
 800c688:	b082      	sub	sp, #8
 800c68a:	af00      	add	r7, sp, #0
 800c68c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c694:	4618      	mov	r0, r3
 800c696:	f7fe fcfa 	bl	800b08e <USBD_LL_SOF>
}
 800c69a:	bf00      	nop
 800c69c:	3708      	adds	r7, #8
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bd80      	pop	{r7, pc}

0800c6a2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6a2:	b580      	push	{r7, lr}
 800c6a4:	b084      	sub	sp, #16
 800c6a6:	af00      	add	r7, sp, #0
 800c6a8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c6aa:	2301      	movs	r3, #1
 800c6ac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	79db      	ldrb	r3, [r3, #7]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d102      	bne.n	800c6bc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	73fb      	strb	r3, [r7, #15]
 800c6ba:	e008      	b.n	800c6ce <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	79db      	ldrb	r3, [r3, #7]
 800c6c0:	2b02      	cmp	r3, #2
 800c6c2:	d102      	bne.n	800c6ca <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	73fb      	strb	r3, [r7, #15]
 800c6c8:	e001      	b.n	800c6ce <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c6ca:	f7f5 f9b5 	bl	8001a38 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6d4:	7bfa      	ldrb	r2, [r7, #15]
 800c6d6:	4611      	mov	r1, r2
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f7fe fc94 	bl	800b006 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	f7fe fc3c 	bl	800af62 <USBD_LL_Reset>
}
 800c6ea:	bf00      	nop
 800c6ec:	3710      	adds	r7, #16
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}
	...

0800c6f4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b082      	sub	sp, #8
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c702:	4618      	mov	r0, r3
 800c704:	f7fe fc8f 	bl	800b026 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	687a      	ldr	r2, [r7, #4]
 800c714:	6812      	ldr	r2, [r2, #0]
 800c716:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c71a:	f043 0301 	orr.w	r3, r3, #1
 800c71e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	7adb      	ldrb	r3, [r3, #11]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d005      	beq.n	800c734 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c728:	4b04      	ldr	r3, [pc, #16]	@ (800c73c <HAL_PCD_SuspendCallback+0x48>)
 800c72a:	691b      	ldr	r3, [r3, #16]
 800c72c:	4a03      	ldr	r2, [pc, #12]	@ (800c73c <HAL_PCD_SuspendCallback+0x48>)
 800c72e:	f043 0306 	orr.w	r3, r3, #6
 800c732:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c734:	bf00      	nop
 800c736:	3708      	adds	r7, #8
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	e000ed00 	.word	0xe000ed00

0800c740 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b082      	sub	sp, #8
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c74e:	4618      	mov	r0, r3
 800c750:	f7fe fc85 	bl	800b05e <USBD_LL_Resume>
}
 800c754:	bf00      	nop
 800c756:	3708      	adds	r7, #8
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd80      	pop	{r7, pc}

0800c75c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b082      	sub	sp, #8
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	460b      	mov	r3, r1
 800c766:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c76e:	78fa      	ldrb	r2, [r7, #3]
 800c770:	4611      	mov	r1, r2
 800c772:	4618      	mov	r0, r3
 800c774:	f7fe fcdd 	bl	800b132 <USBD_LL_IsoOUTIncomplete>
}
 800c778:	bf00      	nop
 800c77a:	3708      	adds	r7, #8
 800c77c:	46bd      	mov	sp, r7
 800c77e:	bd80      	pop	{r7, pc}

0800c780 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b082      	sub	sp, #8
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
 800c788:	460b      	mov	r3, r1
 800c78a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c792:	78fa      	ldrb	r2, [r7, #3]
 800c794:	4611      	mov	r1, r2
 800c796:	4618      	mov	r0, r3
 800c798:	f7fe fc99 	bl	800b0ce <USBD_LL_IsoINIncomplete>
}
 800c79c:	bf00      	nop
 800c79e:	3708      	adds	r7, #8
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	bd80      	pop	{r7, pc}

0800c7a4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b082      	sub	sp, #8
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	f7fe fcef 	bl	800b196 <USBD_LL_DevConnected>
}
 800c7b8:	bf00      	nop
 800c7ba:	3708      	adds	r7, #8
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}

0800c7c0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b082      	sub	sp, #8
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f7fe fcec 	bl	800b1ac <USBD_LL_DevDisconnected>
}
 800c7d4:	bf00      	nop
 800c7d6:	3708      	adds	r7, #8
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd80      	pop	{r7, pc}

0800c7dc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b082      	sub	sp, #8
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	781b      	ldrb	r3, [r3, #0]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d13c      	bne.n	800c866 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c7ec:	4a20      	ldr	r2, [pc, #128]	@ (800c870 <USBD_LL_Init+0x94>)
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	4a1e      	ldr	r2, [pc, #120]	@ (800c870 <USBD_LL_Init+0x94>)
 800c7f8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c7fc:	4b1c      	ldr	r3, [pc, #112]	@ (800c870 <USBD_LL_Init+0x94>)
 800c7fe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c802:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c804:	4b1a      	ldr	r3, [pc, #104]	@ (800c870 <USBD_LL_Init+0x94>)
 800c806:	2204      	movs	r2, #4
 800c808:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c80a:	4b19      	ldr	r3, [pc, #100]	@ (800c870 <USBD_LL_Init+0x94>)
 800c80c:	2202      	movs	r2, #2
 800c80e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c810:	4b17      	ldr	r3, [pc, #92]	@ (800c870 <USBD_LL_Init+0x94>)
 800c812:	2200      	movs	r2, #0
 800c814:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c816:	4b16      	ldr	r3, [pc, #88]	@ (800c870 <USBD_LL_Init+0x94>)
 800c818:	2202      	movs	r2, #2
 800c81a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c81c:	4b14      	ldr	r3, [pc, #80]	@ (800c870 <USBD_LL_Init+0x94>)
 800c81e:	2200      	movs	r2, #0
 800c820:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c822:	4b13      	ldr	r3, [pc, #76]	@ (800c870 <USBD_LL_Init+0x94>)
 800c824:	2200      	movs	r2, #0
 800c826:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c828:	4b11      	ldr	r3, [pc, #68]	@ (800c870 <USBD_LL_Init+0x94>)
 800c82a:	2200      	movs	r2, #0
 800c82c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c82e:	4b10      	ldr	r3, [pc, #64]	@ (800c870 <USBD_LL_Init+0x94>)
 800c830:	2200      	movs	r2, #0
 800c832:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c834:	4b0e      	ldr	r3, [pc, #56]	@ (800c870 <USBD_LL_Init+0x94>)
 800c836:	2200      	movs	r2, #0
 800c838:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c83a:	480d      	ldr	r0, [pc, #52]	@ (800c870 <USBD_LL_Init+0x94>)
 800c83c:	f7f8 f9af 	bl	8004b9e <HAL_PCD_Init>
 800c840:	4603      	mov	r3, r0
 800c842:	2b00      	cmp	r3, #0
 800c844:	d001      	beq.n	800c84a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c846:	f7f5 f8f7 	bl	8001a38 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c84a:	2180      	movs	r1, #128	@ 0x80
 800c84c:	4808      	ldr	r0, [pc, #32]	@ (800c870 <USBD_LL_Init+0x94>)
 800c84e:	f7f9 fbdc 	bl	800600a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c852:	2240      	movs	r2, #64	@ 0x40
 800c854:	2100      	movs	r1, #0
 800c856:	4806      	ldr	r0, [pc, #24]	@ (800c870 <USBD_LL_Init+0x94>)
 800c858:	f7f9 fb90 	bl	8005f7c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c85c:	2280      	movs	r2, #128	@ 0x80
 800c85e:	2101      	movs	r1, #1
 800c860:	4803      	ldr	r0, [pc, #12]	@ (800c870 <USBD_LL_Init+0x94>)
 800c862:	f7f9 fb8b 	bl	8005f7c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c866:	2300      	movs	r3, #0
}
 800c868:	4618      	mov	r0, r3
 800c86a:	3708      	adds	r7, #8
 800c86c:	46bd      	mov	sp, r7
 800c86e:	bd80      	pop	{r7, pc}
 800c870:	20006170 	.word	0x20006170

0800c874 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b084      	sub	sp, #16
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c87c:	2300      	movs	r3, #0
 800c87e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c880:	2300      	movs	r3, #0
 800c882:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7f8 fa96 	bl	8004dbc <HAL_PCD_Start>
 800c890:	4603      	mov	r3, r0
 800c892:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c894:	7bfb      	ldrb	r3, [r7, #15]
 800c896:	4618      	mov	r0, r3
 800c898:	f000 f942 	bl	800cb20 <USBD_Get_USB_Status>
 800c89c:	4603      	mov	r3, r0
 800c89e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3710      	adds	r7, #16
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}

0800c8aa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c8aa:	b580      	push	{r7, lr}
 800c8ac:	b084      	sub	sp, #16
 800c8ae:	af00      	add	r7, sp, #0
 800c8b0:	6078      	str	r0, [r7, #4]
 800c8b2:	4608      	mov	r0, r1
 800c8b4:	4611      	mov	r1, r2
 800c8b6:	461a      	mov	r2, r3
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	70fb      	strb	r3, [r7, #3]
 800c8bc:	460b      	mov	r3, r1
 800c8be:	70bb      	strb	r3, [r7, #2]
 800c8c0:	4613      	mov	r3, r2
 800c8c2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c8d2:	78bb      	ldrb	r3, [r7, #2]
 800c8d4:	883a      	ldrh	r2, [r7, #0]
 800c8d6:	78f9      	ldrb	r1, [r7, #3]
 800c8d8:	f7f8 ff6a 	bl	80057b0 <HAL_PCD_EP_Open>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8e0:	7bfb      	ldrb	r3, [r7, #15]
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	f000 f91c 	bl	800cb20 <USBD_Get_USB_Status>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	3710      	adds	r7, #16
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	bd80      	pop	{r7, pc}

0800c8f6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c8f6:	b580      	push	{r7, lr}
 800c8f8:	b084      	sub	sp, #16
 800c8fa:	af00      	add	r7, sp, #0
 800c8fc:	6078      	str	r0, [r7, #4]
 800c8fe:	460b      	mov	r3, r1
 800c900:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c902:	2300      	movs	r3, #0
 800c904:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c906:	2300      	movs	r3, #0
 800c908:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c910:	78fa      	ldrb	r2, [r7, #3]
 800c912:	4611      	mov	r1, r2
 800c914:	4618      	mov	r0, r3
 800c916:	f7f8 ffb5 	bl	8005884 <HAL_PCD_EP_Close>
 800c91a:	4603      	mov	r3, r0
 800c91c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c91e:	7bfb      	ldrb	r3, [r7, #15]
 800c920:	4618      	mov	r0, r3
 800c922:	f000 f8fd 	bl	800cb20 <USBD_Get_USB_Status>
 800c926:	4603      	mov	r3, r0
 800c928:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c92a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c92c:	4618      	mov	r0, r3
 800c92e:	3710      	adds	r7, #16
 800c930:	46bd      	mov	sp, r7
 800c932:	bd80      	pop	{r7, pc}

0800c934 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b084      	sub	sp, #16
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
 800c93c:	460b      	mov	r3, r1
 800c93e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c940:	2300      	movs	r3, #0
 800c942:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c944:	2300      	movs	r3, #0
 800c946:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c94e:	78fa      	ldrb	r2, [r7, #3]
 800c950:	4611      	mov	r1, r2
 800c952:	4618      	mov	r0, r3
 800c954:	f7f9 f86d 	bl	8005a32 <HAL_PCD_EP_SetStall>
 800c958:	4603      	mov	r3, r0
 800c95a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c95c:	7bfb      	ldrb	r3, [r7, #15]
 800c95e:	4618      	mov	r0, r3
 800c960:	f000 f8de 	bl	800cb20 <USBD_Get_USB_Status>
 800c964:	4603      	mov	r3, r0
 800c966:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c968:	7bbb      	ldrb	r3, [r7, #14]
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3710      	adds	r7, #16
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}

0800c972 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c972:	b580      	push	{r7, lr}
 800c974:	b084      	sub	sp, #16
 800c976:	af00      	add	r7, sp, #0
 800c978:	6078      	str	r0, [r7, #4]
 800c97a:	460b      	mov	r3, r1
 800c97c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c97e:	2300      	movs	r3, #0
 800c980:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c982:	2300      	movs	r3, #0
 800c984:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c98c:	78fa      	ldrb	r2, [r7, #3]
 800c98e:	4611      	mov	r1, r2
 800c990:	4618      	mov	r0, r3
 800c992:	f7f9 f8b1 	bl	8005af8 <HAL_PCD_EP_ClrStall>
 800c996:	4603      	mov	r3, r0
 800c998:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c99a:	7bfb      	ldrb	r3, [r7, #15]
 800c99c:	4618      	mov	r0, r3
 800c99e:	f000 f8bf 	bl	800cb20 <USBD_Get_USB_Status>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c9a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	3710      	adds	r7, #16
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	bd80      	pop	{r7, pc}

0800c9b0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c9b0:	b480      	push	{r7}
 800c9b2:	b085      	sub	sp, #20
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
 800c9b8:	460b      	mov	r3, r1
 800c9ba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c9c2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c9c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	da0b      	bge.n	800c9e4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c9cc:	78fb      	ldrb	r3, [r7, #3]
 800c9ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c9d2:	68f9      	ldr	r1, [r7, #12]
 800c9d4:	4613      	mov	r3, r2
 800c9d6:	00db      	lsls	r3, r3, #3
 800c9d8:	4413      	add	r3, r2
 800c9da:	009b      	lsls	r3, r3, #2
 800c9dc:	440b      	add	r3, r1
 800c9de:	3316      	adds	r3, #22
 800c9e0:	781b      	ldrb	r3, [r3, #0]
 800c9e2:	e00b      	b.n	800c9fc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c9e4:	78fb      	ldrb	r3, [r7, #3]
 800c9e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c9ea:	68f9      	ldr	r1, [r7, #12]
 800c9ec:	4613      	mov	r3, r2
 800c9ee:	00db      	lsls	r3, r3, #3
 800c9f0:	4413      	add	r3, r2
 800c9f2:	009b      	lsls	r3, r3, #2
 800c9f4:	440b      	add	r3, r1
 800c9f6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c9fa:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3714      	adds	r7, #20
 800ca00:	46bd      	mov	sp, r7
 800ca02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca06:	4770      	bx	lr

0800ca08 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b084      	sub	sp, #16
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
 800ca10:	460b      	mov	r3, r1
 800ca12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca14:	2300      	movs	r3, #0
 800ca16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca18:	2300      	movs	r3, #0
 800ca1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ca22:	78fa      	ldrb	r2, [r7, #3]
 800ca24:	4611      	mov	r1, r2
 800ca26:	4618      	mov	r0, r3
 800ca28:	f7f8 fe9e 	bl	8005768 <HAL_PCD_SetAddress>
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca30:	7bfb      	ldrb	r3, [r7, #15]
 800ca32:	4618      	mov	r0, r3
 800ca34:	f000 f874 	bl	800cb20 <USBD_Get_USB_Status>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca3e:	4618      	mov	r0, r3
 800ca40:	3710      	adds	r7, #16
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}

0800ca46 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ca46:	b580      	push	{r7, lr}
 800ca48:	b086      	sub	sp, #24
 800ca4a:	af00      	add	r7, sp, #0
 800ca4c:	60f8      	str	r0, [r7, #12]
 800ca4e:	607a      	str	r2, [r7, #4]
 800ca50:	603b      	str	r3, [r7, #0]
 800ca52:	460b      	mov	r3, r1
 800ca54:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca56:	2300      	movs	r3, #0
 800ca58:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ca64:	7af9      	ldrb	r1, [r7, #11]
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	687a      	ldr	r2, [r7, #4]
 800ca6a:	f7f8 ffa8 	bl	80059be <HAL_PCD_EP_Transmit>
 800ca6e:	4603      	mov	r3, r0
 800ca70:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca72:	7dfb      	ldrb	r3, [r7, #23]
 800ca74:	4618      	mov	r0, r3
 800ca76:	f000 f853 	bl	800cb20 <USBD_Get_USB_Status>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ca7e:	7dbb      	ldrb	r3, [r7, #22]
}
 800ca80:	4618      	mov	r0, r3
 800ca82:	3718      	adds	r7, #24
 800ca84:	46bd      	mov	sp, r7
 800ca86:	bd80      	pop	{r7, pc}

0800ca88 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b086      	sub	sp, #24
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	60f8      	str	r0, [r7, #12]
 800ca90:	607a      	str	r2, [r7, #4]
 800ca92:	603b      	str	r3, [r7, #0]
 800ca94:	460b      	mov	r3, r1
 800ca96:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca98:	2300      	movs	r3, #0
 800ca9a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800caa6:	7af9      	ldrb	r1, [r7, #11]
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	687a      	ldr	r2, [r7, #4]
 800caac:	f7f8 ff34 	bl	8005918 <HAL_PCD_EP_Receive>
 800cab0:	4603      	mov	r3, r0
 800cab2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cab4:	7dfb      	ldrb	r3, [r7, #23]
 800cab6:	4618      	mov	r0, r3
 800cab8:	f000 f832 	bl	800cb20 <USBD_Get_USB_Status>
 800cabc:	4603      	mov	r3, r0
 800cabe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cac0:	7dbb      	ldrb	r3, [r7, #22]
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	3718      	adds	r7, #24
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}

0800caca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800caca:	b580      	push	{r7, lr}
 800cacc:	b082      	sub	sp, #8
 800cace:	af00      	add	r7, sp, #0
 800cad0:	6078      	str	r0, [r7, #4]
 800cad2:	460b      	mov	r3, r1
 800cad4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cadc:	78fa      	ldrb	r2, [r7, #3]
 800cade:	4611      	mov	r1, r2
 800cae0:	4618      	mov	r0, r3
 800cae2:	f7f8 ff54 	bl	800598e <HAL_PCD_EP_GetRxCount>
 800cae6:	4603      	mov	r3, r0
}
 800cae8:	4618      	mov	r0, r3
 800caea:	3708      	adds	r7, #8
 800caec:	46bd      	mov	sp, r7
 800caee:	bd80      	pop	{r7, pc}

0800caf0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800caf0:	b480      	push	{r7}
 800caf2:	b083      	sub	sp, #12
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800caf8:	4b03      	ldr	r3, [pc, #12]	@ (800cb08 <USBD_static_malloc+0x18>)
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	370c      	adds	r7, #12
 800cafe:	46bd      	mov	sp, r7
 800cb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb04:	4770      	bx	lr
 800cb06:	bf00      	nop
 800cb08:	20006654 	.word	0x20006654

0800cb0c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	b083      	sub	sp, #12
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]

}
 800cb14:	bf00      	nop
 800cb16:	370c      	adds	r7, #12
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1e:	4770      	bx	lr

0800cb20 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cb20:	b480      	push	{r7}
 800cb22:	b085      	sub	sp, #20
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	4603      	mov	r3, r0
 800cb28:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cb2e:	79fb      	ldrb	r3, [r7, #7]
 800cb30:	2b03      	cmp	r3, #3
 800cb32:	d817      	bhi.n	800cb64 <USBD_Get_USB_Status+0x44>
 800cb34:	a201      	add	r2, pc, #4	@ (adr r2, 800cb3c <USBD_Get_USB_Status+0x1c>)
 800cb36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb3a:	bf00      	nop
 800cb3c:	0800cb4d 	.word	0x0800cb4d
 800cb40:	0800cb53 	.word	0x0800cb53
 800cb44:	0800cb59 	.word	0x0800cb59
 800cb48:	0800cb5f 	.word	0x0800cb5f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	73fb      	strb	r3, [r7, #15]
    break;
 800cb50:	e00b      	b.n	800cb6a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cb52:	2303      	movs	r3, #3
 800cb54:	73fb      	strb	r3, [r7, #15]
    break;
 800cb56:	e008      	b.n	800cb6a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cb58:	2301      	movs	r3, #1
 800cb5a:	73fb      	strb	r3, [r7, #15]
    break;
 800cb5c:	e005      	b.n	800cb6a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cb5e:	2303      	movs	r3, #3
 800cb60:	73fb      	strb	r3, [r7, #15]
    break;
 800cb62:	e002      	b.n	800cb6a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cb64:	2303      	movs	r3, #3
 800cb66:	73fb      	strb	r3, [r7, #15]
    break;
 800cb68:	bf00      	nop
  }
  return usb_status;
 800cb6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	3714      	adds	r7, #20
 800cb70:	46bd      	mov	sp, r7
 800cb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb76:	4770      	bx	lr

0800cb78 <DataHist_parameters>:
 800cb78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb7c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800cb7e:	9f06      	ldr	r7, [sp, #24]
 800cb80:	7020      	strb	r0, [r4, #0]
 800cb82:	6808      	ldr	r0, [r1, #0]
 800cb84:	6060      	str	r0, [r4, #4]
 800cb86:	6848      	ldr	r0, [r1, #4]
 800cb88:	60a0      	str	r0, [r4, #8]
 800cb8a:	6888      	ldr	r0, [r1, #8]
 800cb8c:	60e0      	str	r0, [r4, #12]
 800cb8e:	68c8      	ldr	r0, [r1, #12]
 800cb90:	6120      	str	r0, [r4, #16]
 800cb92:	6908      	ldr	r0, [r1, #16]
 800cb94:	6160      	str	r0, [r4, #20]
 800cb96:	6948      	ldr	r0, [r1, #20]
 800cb98:	61a0      	str	r0, [r4, #24]
 800cb9a:	6988      	ldr	r0, [r1, #24]
 800cb9c:	61e0      	str	r0, [r4, #28]
 800cb9e:	69c8      	ldr	r0, [r1, #28]
 800cba0:	6220      	str	r0, [r4, #32]
 800cba2:	6a09      	ldr	r1, [r1, #32]
 800cba4:	6261      	str	r1, [r4, #36]	@ 0x24
 800cba6:	e9dd 6507 	ldrd	r6, r5, [sp, #28]
 800cbaa:	8811      	ldrh	r1, [r2, #0]
 800cbac:	edd2 7a01 	vldr	s15, [r2, #4]
 800cbb0:	8521      	strh	r1, [r4, #40]	@ 0x28
 800cbb2:	3280      	adds	r2, #128	@ 0x80
 800cbb4:	f104 0830 	add.w	r8, r4, #48	@ 0x30
 800cbb8:	f04f 0e00 	mov.w	lr, #0
 800cbbc:	f1a2 0178 	sub.w	r1, r2, #120	@ 0x78
 800cbc0:	4640      	mov	r0, r8
 800cbc2:	f851 cb04 	ldr.w	ip, [r1], #4
 800cbc6:	f840 cb04 	str.w	ip, [r0], #4
 800cbca:	4291      	cmp	r1, r2
 800cbcc:	d1f9      	bne.n	800cbc2 <DataHist_parameters+0x4a>
 800cbce:	f10e 0e1e 	add.w	lr, lr, #30
 800cbd2:	f1be 0f5a 	cmp.w	lr, #90	@ 0x5a
 800cbd6:	f108 0878 	add.w	r8, r8, #120	@ 0x78
 800cbda:	f101 0278 	add.w	r2, r1, #120	@ 0x78
 800cbde:	d1ed      	bne.n	800cbbc <DataHist_parameters+0x44>
 800cbe0:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 800cbe4:	881a      	ldrh	r2, [r3, #0]
 800cbe6:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800cbea:	f8a4 2198 	strh.w	r2, [r4, #408]	@ 0x198
 800cbee:	3380      	adds	r3, #128	@ 0x80
 800cbf0:	f504 7ed0 	add.w	lr, r4, #416	@ 0x1a0
 800cbf4:	f04f 0c00 	mov.w	ip, #0
 800cbf8:	f1a3 0278 	sub.w	r2, r3, #120	@ 0x78
 800cbfc:	4671      	mov	r1, lr
 800cbfe:	f852 0b04 	ldr.w	r0, [r2], #4
 800cc02:	f841 0b04 	str.w	r0, [r1], #4
 800cc06:	429a      	cmp	r2, r3
 800cc08:	d1f9      	bne.n	800cbfe <DataHist_parameters+0x86>
 800cc0a:	f10c 0c1e 	add.w	ip, ip, #30
 800cc0e:	f1bc 0f5a 	cmp.w	ip, #90	@ 0x5a
 800cc12:	f10e 0e78 	add.w	lr, lr, #120	@ 0x78
 800cc16:	f102 0378 	add.w	r3, r2, #120	@ 0x78
 800cc1a:	d1ed      	bne.n	800cbf8 <DataHist_parameters+0x80>
 800cc1c:	f8c4 819c 	str.w	r8, [r4, #412]	@ 0x19c
 800cc20:	883b      	ldrh	r3, [r7, #0]
 800cc22:	f8d7 e004 	ldr.w	lr, [r7, #4]
 800cc26:	f8a4 3308 	strh.w	r3, [r4, #776]	@ 0x308
 800cc2a:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800cc2e:	f504 7c44 	add.w	ip, r4, #784	@ 0x310
 800cc32:	2700      	movs	r7, #0
 800cc34:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800cc38:	4662      	mov	r2, ip
 800cc3a:	f853 1b04 	ldr.w	r1, [r3], #4
 800cc3e:	f842 1b04 	str.w	r1, [r2], #4
 800cc42:	4298      	cmp	r0, r3
 800cc44:	d1f9      	bne.n	800cc3a <DataHist_parameters+0xc2>
 800cc46:	371e      	adds	r7, #30
 800cc48:	2f5a      	cmp	r7, #90	@ 0x5a
 800cc4a:	f10c 0c78 	add.w	ip, ip, #120	@ 0x78
 800cc4e:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800cc52:	d1ef      	bne.n	800cc34 <DataHist_parameters+0xbc>
 800cc54:	f8c4 e30c 	str.w	lr, [r4, #780]	@ 0x30c
 800cc58:	8833      	ldrh	r3, [r6, #0]
 800cc5a:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800cc5e:	f8a4 3478 	strh.w	r3, [r4, #1144]	@ 0x478
 800cc62:	f106 0080 	add.w	r0, r6, #128	@ 0x80
 800cc66:	f504 6790 	add.w	r7, r4, #1152	@ 0x480
 800cc6a:	2600      	movs	r6, #0
 800cc6c:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800cc70:	463a      	mov	r2, r7
 800cc72:	f853 1b04 	ldr.w	r1, [r3], #4
 800cc76:	f842 1b04 	str.w	r1, [r2], #4
 800cc7a:	4298      	cmp	r0, r3
 800cc7c:	d1f9      	bne.n	800cc72 <DataHist_parameters+0xfa>
 800cc7e:	361e      	adds	r6, #30
 800cc80:	2e5a      	cmp	r6, #90	@ 0x5a
 800cc82:	f107 0778 	add.w	r7, r7, #120	@ 0x78
 800cc86:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800cc8a:	d1ef      	bne.n	800cc6c <DataHist_parameters+0xf4>
 800cc8c:	f504 638f 	add.w	r3, r4, #1144	@ 0x478
 800cc90:	69aa      	ldr	r2, [r5, #24]
 800cc92:	f8c3 c004 	str.w	ip, [r3, #4]
 800cc96:	f504 63bd 	add.w	r3, r4, #1512	@ 0x5e8
 800cc9a:	7829      	ldrb	r1, [r5, #0]
 800cc9c:	f884 15e8 	strb.w	r1, [r4, #1512]	@ 0x5e8
 800cca0:	619a      	str	r2, [r3, #24]
 800cca2:	686a      	ldr	r2, [r5, #4]
 800cca4:	605a      	str	r2, [r3, #4]
 800cca6:	68aa      	ldr	r2, [r5, #8]
 800cca8:	609a      	str	r2, [r3, #8]
 800ccaa:	68ea      	ldr	r2, [r5, #12]
 800ccac:	60da      	str	r2, [r3, #12]
 800ccae:	692a      	ldr	r2, [r5, #16]
 800ccb0:	611a      	str	r2, [r3, #16]
 800ccb2:	696a      	ldr	r2, [r5, #20]
 800ccb4:	615a      	str	r2, [r3, #20]
 800ccb6:	69ea      	ldr	r2, [r5, #28]
 800ccb8:	61da      	str	r2, [r3, #28]
 800ccba:	6a2a      	ldr	r2, [r5, #32]
 800ccbc:	621a      	str	r2, [r3, #32]
 800ccbe:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800ccc0:	625a      	str	r2, [r3, #36]	@ 0x24
 800ccc2:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800ccc4:	629a      	str	r2, [r3, #40]	@ 0x28
 800ccc6:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800ccc8:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ccca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccce:	bf00      	nop

0800ccd0 <rotVect>:
 800ccd0:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800ccd4:	ed92 7a01 	vldr	s14, [r2, #4]
 800ccd8:	ed92 6a00 	vldr	s12, [r2]
 800ccdc:	ee07 3a90 	vmov	s15, r3
 800cce0:	f991 3000 	ldrsb.w	r3, [r1]
 800cce4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cce8:	ee06 3a90 	vmov	s13, r3
 800ccec:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ccf0:	f991 3002 	ldrsb.w	r3, [r1, #2]
 800ccf4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800ccf8:	ee07 3a10 	vmov	s14, r3
 800ccfc:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cd00:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cd04:	edd2 6a02 	vldr	s13, [r2, #8]
 800cd08:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cd0c:	edc0 7a00 	vstr	s15, [r0]
 800cd10:	f991 3004 	ldrsb.w	r3, [r1, #4]
 800cd14:	ed92 7a01 	vldr	s14, [r2, #4]
 800cd18:	ed92 6a00 	vldr	s12, [r2]
 800cd1c:	ee07 3a90 	vmov	s15, r3
 800cd20:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800cd24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd28:	ee06 3a90 	vmov	s13, r3
 800cd2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cd30:	f991 3005 	ldrsb.w	r3, [r1, #5]
 800cd34:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cd38:	ee07 3a10 	vmov	s14, r3
 800cd3c:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cd40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cd44:	edd2 6a02 	vldr	s13, [r2, #8]
 800cd48:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cd4c:	edc0 7a01 	vstr	s15, [r0, #4]
 800cd50:	f991 3007 	ldrsb.w	r3, [r1, #7]
 800cd54:	ed92 7a01 	vldr	s14, [r2, #4]
 800cd58:	ed92 6a00 	vldr	s12, [r2]
 800cd5c:	ee07 3a90 	vmov	s15, r3
 800cd60:	f991 3006 	ldrsb.w	r3, [r1, #6]
 800cd64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd68:	ee06 3a90 	vmov	s13, r3
 800cd6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cd70:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cd74:	f991 3008 	ldrsb.w	r3, [r1, #8]
 800cd78:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cd7c:	ee07 3a10 	vmov	s14, r3
 800cd80:	edd2 6a02 	vldr	s13, [r2, #8]
 800cd84:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cd88:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cd8c:	edc0 7a02 	vstr	s15, [r0, #8]
 800cd90:	4770      	bx	lr
 800cd92:	bf00      	nop

0800cd94 <findAxis>:
 800cd94:	f990 3000 	ldrsb.w	r3, [r0]
 800cd98:	2b01      	cmp	r3, #1
 800cd9a:	d027      	beq.n	800cdec <findAxis+0x58>
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	d00e      	beq.n	800cdbe <findAxis+0x2a>
 800cda0:	f990 3003 	ldrsb.w	r3, [r0, #3]
 800cda4:	2b01      	cmp	r3, #1
 800cda6:	d053      	beq.n	800ce50 <findAxis+0xbc>
 800cda8:	3301      	adds	r3, #1
 800cdaa:	d048      	beq.n	800ce3e <findAxis+0xaa>
 800cdac:	f990 3006 	ldrsb.w	r3, [r0, #6]
 800cdb0:	2b01      	cmp	r3, #1
 800cdb2:	d053      	beq.n	800ce5c <findAxis+0xc8>
 800cdb4:	3301      	adds	r3, #1
 800cdb6:	d104      	bne.n	800cdc2 <findAxis+0x2e>
 800cdb8:	2364      	movs	r3, #100	@ 0x64
 800cdba:	700b      	strb	r3, [r1, #0]
 800cdbc:	e001      	b.n	800cdc2 <findAxis+0x2e>
 800cdbe:	2377      	movs	r3, #119	@ 0x77
 800cdc0:	700b      	strb	r3, [r1, #0]
 800cdc2:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800cdc6:	2b01      	cmp	r3, #1
 800cdc8:	d016      	beq.n	800cdf8 <findAxis+0x64>
 800cdca:	3301      	adds	r3, #1
 800cdcc:	d02e      	beq.n	800ce2c <findAxis+0x98>
 800cdce:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800cdd2:	2b01      	cmp	r3, #1
 800cdd4:	d039      	beq.n	800ce4a <findAxis+0xb6>
 800cdd6:	3301      	adds	r3, #1
 800cdd8:	d034      	beq.n	800ce44 <findAxis+0xb0>
 800cdda:	f990 3007 	ldrsb.w	r3, [r0, #7]
 800cdde:	2b01      	cmp	r3, #1
 800cde0:	d03f      	beq.n	800ce62 <findAxis+0xce>
 800cde2:	3301      	adds	r3, #1
 800cde4:	d10a      	bne.n	800cdfc <findAxis+0x68>
 800cde6:	2364      	movs	r3, #100	@ 0x64
 800cde8:	704b      	strb	r3, [r1, #1]
 800cdea:	e007      	b.n	800cdfc <findAxis+0x68>
 800cdec:	2365      	movs	r3, #101	@ 0x65
 800cdee:	700b      	strb	r3, [r1, #0]
 800cdf0:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800cdf4:	2b01      	cmp	r3, #1
 800cdf6:	d1e8      	bne.n	800cdca <findAxis+0x36>
 800cdf8:	2365      	movs	r3, #101	@ 0x65
 800cdfa:	704b      	strb	r3, [r1, #1]
 800cdfc:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d010      	beq.n	800ce26 <findAxis+0x92>
 800ce04:	3301      	adds	r3, #1
 800ce06:	d014      	beq.n	800ce32 <findAxis+0x9e>
 800ce08:	f990 3005 	ldrsb.w	r3, [r0, #5]
 800ce0c:	2b01      	cmp	r3, #1
 800ce0e:	d022      	beq.n	800ce56 <findAxis+0xc2>
 800ce10:	3301      	adds	r3, #1
 800ce12:	d011      	beq.n	800ce38 <findAxis+0xa4>
 800ce14:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800ce18:	2b01      	cmp	r3, #1
 800ce1a:	d025      	beq.n	800ce68 <findAxis+0xd4>
 800ce1c:	3301      	adds	r3, #1
 800ce1e:	bf04      	itt	eq
 800ce20:	2364      	moveq	r3, #100	@ 0x64
 800ce22:	708b      	strbeq	r3, [r1, #2]
 800ce24:	4770      	bx	lr
 800ce26:	2365      	movs	r3, #101	@ 0x65
 800ce28:	708b      	strb	r3, [r1, #2]
 800ce2a:	4770      	bx	lr
 800ce2c:	2377      	movs	r3, #119	@ 0x77
 800ce2e:	704b      	strb	r3, [r1, #1]
 800ce30:	e7e4      	b.n	800cdfc <findAxis+0x68>
 800ce32:	2377      	movs	r3, #119	@ 0x77
 800ce34:	708b      	strb	r3, [r1, #2]
 800ce36:	4770      	bx	lr
 800ce38:	2373      	movs	r3, #115	@ 0x73
 800ce3a:	708b      	strb	r3, [r1, #2]
 800ce3c:	4770      	bx	lr
 800ce3e:	2373      	movs	r3, #115	@ 0x73
 800ce40:	700b      	strb	r3, [r1, #0]
 800ce42:	e7be      	b.n	800cdc2 <findAxis+0x2e>
 800ce44:	2373      	movs	r3, #115	@ 0x73
 800ce46:	704b      	strb	r3, [r1, #1]
 800ce48:	e7d8      	b.n	800cdfc <findAxis+0x68>
 800ce4a:	236e      	movs	r3, #110	@ 0x6e
 800ce4c:	704b      	strb	r3, [r1, #1]
 800ce4e:	e7d5      	b.n	800cdfc <findAxis+0x68>
 800ce50:	236e      	movs	r3, #110	@ 0x6e
 800ce52:	700b      	strb	r3, [r1, #0]
 800ce54:	e7b5      	b.n	800cdc2 <findAxis+0x2e>
 800ce56:	236e      	movs	r3, #110	@ 0x6e
 800ce58:	708b      	strb	r3, [r1, #2]
 800ce5a:	4770      	bx	lr
 800ce5c:	2375      	movs	r3, #117	@ 0x75
 800ce5e:	700b      	strb	r3, [r1, #0]
 800ce60:	e7af      	b.n	800cdc2 <findAxis+0x2e>
 800ce62:	2375      	movs	r3, #117	@ 0x75
 800ce64:	704b      	strb	r3, [r1, #1]
 800ce66:	e7c9      	b.n	800cdfc <findAxis+0x68>
 800ce68:	2375      	movs	r3, #117	@ 0x75
 800ce6a:	708b      	strb	r3, [r1, #2]
 800ce6c:	4770      	bx	lr
 800ce6e:	bf00      	nop

0800ce70 <findDirection>:
 800ce70:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800ce74:	ed2d 8b06 	vpush	{d8-d10}
 800ce78:	eef0 9ae0 	vabs.f32	s19, s1
 800ce7c:	eeb0 9a40 	vmov.f32	s18, s0
 800ce80:	4604      	mov	r4, r0
 800ce82:	ee19 0a90 	vmov	r0, s19
 800ce86:	eeb0 8a41 	vmov.f32	s16, s2
 800ce8a:	eef0 8a60 	vmov.f32	s17, s1
 800ce8e:	eeb0 aac9 	vabs.f32	s20, s18
 800ce92:	f7f3 fafd 	bl	8000490 <__aeabi_f2d>
 800ce96:	eeb4 aae9 	vcmpe.f32	s20, s19
 800ce9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce9e:	4606      	mov	r6, r0
 800cea0:	460f      	mov	r7, r1
 800cea2:	eef0 aac8 	vabs.f32	s21, s16
 800cea6:	dd32      	ble.n	800cf0e <findDirection+0x9e>
 800cea8:	eeb4 aaea 	vcmpe.f32	s20, s21
 800ceac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ceb0:	dd2d      	ble.n	800cf0e <findDirection+0x9e>
 800ceb2:	a36b      	add	r3, pc, #428	@ (adr r3, 800d060 <findDirection+0x1f0>)
 800ceb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceb8:	f7f3 fb42 	bl	8000540 <__aeabi_dmul>
 800cebc:	4680      	mov	r8, r0
 800cebe:	ee1a 0a10 	vmov	r0, s20
 800cec2:	4689      	mov	r9, r1
 800cec4:	f7f3 fae4 	bl	8000490 <__aeabi_f2d>
 800cec8:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800cecc:	4606      	mov	r6, r0
 800cece:	460f      	mov	r7, r1
 800ced0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ced4:	4640      	mov	r0, r8
 800ced6:	4649      	mov	r1, r9
 800ced8:	4632      	mov	r2, r6
 800ceda:	463b      	mov	r3, r7
 800cedc:	dd76      	ble.n	800cfcc <findDirection+0x15c>
 800cede:	f7f3 fda1 	bl	8000a24 <__aeabi_dcmplt>
 800cee2:	b178      	cbz	r0, 800cf04 <findDirection+0x94>
 800cee4:	ee1a 0a90 	vmov	r0, s21
 800cee8:	f7f3 fad2 	bl	8000490 <__aeabi_f2d>
 800ceec:	a35c      	add	r3, pc, #368	@ (adr r3, 800d060 <findDirection+0x1f0>)
 800ceee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cef2:	f7f3 fb25 	bl	8000540 <__aeabi_dmul>
 800cef6:	4632      	mov	r2, r6
 800cef8:	463b      	mov	r3, r7
 800cefa:	f7f3 fd93 	bl	8000a24 <__aeabi_dcmplt>
 800cefe:	2800      	cmp	r0, #0
 800cf00:	bf18      	it	ne
 800cf02:	2404      	movne	r4, #4
 800cf04:	ecbd 8b06 	vpop	{d8-d10}
 800cf08:	4620      	mov	r0, r4
 800cf0a:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cf0e:	eef4 9aea 	vcmpe.f32	s19, s21
 800cf12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf16:	dd28      	ble.n	800cf6a <findDirection+0xfa>
 800cf18:	ee1a 0a10 	vmov	r0, s20
 800cf1c:	f7f3 fab8 	bl	8000490 <__aeabi_f2d>
 800cf20:	a34f      	add	r3, pc, #316	@ (adr r3, 800d060 <findDirection+0x1f0>)
 800cf22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf26:	f7f3 fb0b 	bl	8000540 <__aeabi_dmul>
 800cf2a:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800cf2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf32:	4632      	mov	r2, r6
 800cf34:	463b      	mov	r3, r7
 800cf36:	dd5e      	ble.n	800cff6 <findDirection+0x186>
 800cf38:	f7f3 fd74 	bl	8000a24 <__aeabi_dcmplt>
 800cf3c:	2800      	cmp	r0, #0
 800cf3e:	d0e1      	beq.n	800cf04 <findDirection+0x94>
 800cf40:	ee1a 0a90 	vmov	r0, s21
 800cf44:	f7f3 faa4 	bl	8000490 <__aeabi_f2d>
 800cf48:	a345      	add	r3, pc, #276	@ (adr r3, 800d060 <findDirection+0x1f0>)
 800cf4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf4e:	f7f3 faf7 	bl	8000540 <__aeabi_dmul>
 800cf52:	4632      	mov	r2, r6
 800cf54:	463b      	mov	r3, r7
 800cf56:	f7f3 fd65 	bl	8000a24 <__aeabi_dcmplt>
 800cf5a:	ecbd 8b06 	vpop	{d8-d10}
 800cf5e:	2800      	cmp	r0, #0
 800cf60:	bf18      	it	ne
 800cf62:	2401      	movne	r4, #1
 800cf64:	4620      	mov	r0, r4
 800cf66:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cf6a:	ee1a 0a90 	vmov	r0, s21
 800cf6e:	f7f3 fa8f 	bl	8000490 <__aeabi_f2d>
 800cf72:	4602      	mov	r2, r0
 800cf74:	460b      	mov	r3, r1
 800cf76:	4630      	mov	r0, r6
 800cf78:	4639      	mov	r1, r7
 800cf7a:	4616      	mov	r6, r2
 800cf7c:	461f      	mov	r7, r3
 800cf7e:	a338      	add	r3, pc, #224	@ (adr r3, 800d060 <findDirection+0x1f0>)
 800cf80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf84:	f7f3 fadc 	bl	8000540 <__aeabi_dmul>
 800cf88:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cf8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf90:	4602      	mov	r2, r0
 800cf92:	460b      	mov	r3, r1
 800cf94:	4630      	mov	r0, r6
 800cf96:	4639      	mov	r1, r7
 800cf98:	dd46      	ble.n	800d028 <findDirection+0x1b8>
 800cf9a:	f7f3 fd61 	bl	8000a60 <__aeabi_dcmpgt>
 800cf9e:	2800      	cmp	r0, #0
 800cfa0:	d0b0      	beq.n	800cf04 <findDirection+0x94>
 800cfa2:	ee1a 0a10 	vmov	r0, s20
 800cfa6:	f7f3 fa73 	bl	8000490 <__aeabi_f2d>
 800cfaa:	a32d      	add	r3, pc, #180	@ (adr r3, 800d060 <findDirection+0x1f0>)
 800cfac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb0:	f7f3 fac6 	bl	8000540 <__aeabi_dmul>
 800cfb4:	4632      	mov	r2, r6
 800cfb6:	463b      	mov	r3, r7
 800cfb8:	f7f3 fd34 	bl	8000a24 <__aeabi_dcmplt>
 800cfbc:	ecbd 8b06 	vpop	{d8-d10}
 800cfc0:	2800      	cmp	r0, #0
 800cfc2:	bf18      	it	ne
 800cfc4:	2400      	movne	r4, #0
 800cfc6:	4620      	mov	r0, r4
 800cfc8:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cfcc:	f7f3 fd2a 	bl	8000a24 <__aeabi_dcmplt>
 800cfd0:	2800      	cmp	r0, #0
 800cfd2:	d097      	beq.n	800cf04 <findDirection+0x94>
 800cfd4:	ee1a 0a90 	vmov	r0, s21
 800cfd8:	f7f3 fa5a 	bl	8000490 <__aeabi_f2d>
 800cfdc:	a320      	add	r3, pc, #128	@ (adr r3, 800d060 <findDirection+0x1f0>)
 800cfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe2:	f7f3 faad 	bl	8000540 <__aeabi_dmul>
 800cfe6:	4632      	mov	r2, r6
 800cfe8:	463b      	mov	r3, r7
 800cfea:	f7f3 fd1b 	bl	8000a24 <__aeabi_dcmplt>
 800cfee:	2800      	cmp	r0, #0
 800cff0:	bf18      	it	ne
 800cff2:	2405      	movne	r4, #5
 800cff4:	e786      	b.n	800cf04 <findDirection+0x94>
 800cff6:	f7f3 fd15 	bl	8000a24 <__aeabi_dcmplt>
 800cffa:	2800      	cmp	r0, #0
 800cffc:	d082      	beq.n	800cf04 <findDirection+0x94>
 800cffe:	ee1a 0a90 	vmov	r0, s21
 800d002:	f7f3 fa45 	bl	8000490 <__aeabi_f2d>
 800d006:	a316      	add	r3, pc, #88	@ (adr r3, 800d060 <findDirection+0x1f0>)
 800d008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d00c:	f7f3 fa98 	bl	8000540 <__aeabi_dmul>
 800d010:	4632      	mov	r2, r6
 800d012:	463b      	mov	r3, r7
 800d014:	f7f3 fd06 	bl	8000a24 <__aeabi_dcmplt>
 800d018:	ecbd 8b06 	vpop	{d8-d10}
 800d01c:	2800      	cmp	r0, #0
 800d01e:	bf18      	it	ne
 800d020:	2403      	movne	r4, #3
 800d022:	4620      	mov	r0, r4
 800d024:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d028:	f7f3 fd1a 	bl	8000a60 <__aeabi_dcmpgt>
 800d02c:	2800      	cmp	r0, #0
 800d02e:	f43f af69 	beq.w	800cf04 <findDirection+0x94>
 800d032:	ee1a 0a10 	vmov	r0, s20
 800d036:	f7f3 fa2b 	bl	8000490 <__aeabi_f2d>
 800d03a:	a309      	add	r3, pc, #36	@ (adr r3, 800d060 <findDirection+0x1f0>)
 800d03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d040:	f7f3 fa7e 	bl	8000540 <__aeabi_dmul>
 800d044:	4632      	mov	r2, r6
 800d046:	463b      	mov	r3, r7
 800d048:	f7f3 fcec 	bl	8000a24 <__aeabi_dcmplt>
 800d04c:	ecbd 8b06 	vpop	{d8-d10}
 800d050:	2800      	cmp	r0, #0
 800d052:	bf18      	it	ne
 800d054:	2402      	movne	r4, #2
 800d056:	4620      	mov	r0, r4
 800d058:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d05c:	f3af 8000 	nop.w
 800d060:	e0000000 	.word	0xe0000000
 800d064:	3ff6b851 	.word	0x3ff6b851

0800d068 <updateOrientation>:
 800d068:	2300      	movs	r3, #0
 800d06a:	6003      	str	r3, [r0, #0]
 800d06c:	6043      	str	r3, [r0, #4]
 800d06e:	7203      	strb	r3, [r0, #8]
 800d070:	780b      	ldrb	r3, [r1, #0]
 800d072:	f891 c001 	ldrb.w	ip, [r1, #1]
 800d076:	f1a3 0242 	sub.w	r2, r3, #66	@ 0x42
 800d07a:	2a17      	cmp	r2, #23
 800d07c:	bf98      	it	ls
 800d07e:	3320      	addls	r3, #32
 800d080:	f1ac 0242 	sub.w	r2, ip, #66	@ 0x42
 800d084:	bf98      	it	ls
 800d086:	b2db      	uxtbls	r3, r3
 800d088:	2a17      	cmp	r2, #23
 800d08a:	788a      	ldrb	r2, [r1, #2]
 800d08c:	bf98      	it	ls
 800d08e:	f10c 0c20 	addls.w	ip, ip, #32
 800d092:	f1a2 0142 	sub.w	r1, r2, #66	@ 0x42
 800d096:	bf98      	it	ls
 800d098:	fa5f fc8c 	uxtbls.w	ip, ip
 800d09c:	2917      	cmp	r1, #23
 800d09e:	bf98      	it	ls
 800d0a0:	3220      	addls	r2, #32
 800d0a2:	f1a3 0364 	sub.w	r3, r3, #100	@ 0x64
 800d0a6:	bf98      	it	ls
 800d0a8:	b2d2      	uxtbls	r2, r2
 800d0aa:	2b13      	cmp	r3, #19
 800d0ac:	d80d      	bhi.n	800d0ca <updateOrientation+0x62>
 800d0ae:	e8df f003 	tbb	[pc, r3]
 800d0b2:	3734      	.short	0x3734
 800d0b4:	0c0c0c0c 	.word	0x0c0c0c0c
 800d0b8:	0c0c0c0c 	.word	0x0c0c0c0c
 800d0bc:	0c0c0c0a 	.word	0x0c0c0c0a
 800d0c0:	3d0c3a0c 	.word	0x3d0c3a0c
 800d0c4:	310c      	.short	0x310c
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	70c3      	strb	r3, [r0, #3]
 800d0ca:	f1ac 0c64 	sub.w	ip, ip, #100	@ 0x64
 800d0ce:	f1bc 0f13 	cmp.w	ip, #19
 800d0d2:	d80d      	bhi.n	800d0f0 <updateOrientation+0x88>
 800d0d4:	e8df f00c 	tbb	[pc, ip]
 800d0d8:	0c0c392d 	.word	0x0c0c392d
 800d0dc:	0c0c0c0c 	.word	0x0c0c0c0c
 800d0e0:	0c0a0c0c 	.word	0x0c0a0c0c
 800d0e4:	3c0c0c0c 	.word	0x3c0c0c0c
 800d0e8:	420c3f0c 	.word	0x420c3f0c
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	7103      	strb	r3, [r0, #4]
 800d0f0:	3a64      	subs	r2, #100	@ 0x64
 800d0f2:	2a13      	cmp	r2, #19
 800d0f4:	d80d      	bhi.n	800d112 <updateOrientation+0xaa>
 800d0f6:	e8df f002 	tbb	[pc, r2]
 800d0fa:	340a      	.short	0x340a
 800d0fc:	0c0c0c0c 	.word	0x0c0c0c0c
 800d100:	0c0c0c0c 	.word	0x0c0c0c0c
 800d104:	0c0c0c37 	.word	0x0c0c0c37
 800d108:	250c220c 	.word	0x250c220c
 800d10c:	1f0c      	.short	0x1f0c
 800d10e:	23ff      	movs	r3, #255	@ 0xff
 800d110:	7203      	strb	r3, [r0, #8]
 800d112:	4770      	bx	lr
 800d114:	23ff      	movs	r3, #255	@ 0xff
 800d116:	7003      	strb	r3, [r0, #0]
 800d118:	e7d7      	b.n	800d0ca <updateOrientation+0x62>
 800d11a:	23ff      	movs	r3, #255	@ 0xff
 800d11c:	7183      	strb	r3, [r0, #6]
 800d11e:	e7d4      	b.n	800d0ca <updateOrientation+0x62>
 800d120:	2301      	movs	r3, #1
 800d122:	7003      	strb	r3, [r0, #0]
 800d124:	e7d1      	b.n	800d0ca <updateOrientation+0x62>
 800d126:	23ff      	movs	r3, #255	@ 0xff
 800d128:	70c3      	strb	r3, [r0, #3]
 800d12a:	e7ce      	b.n	800d0ca <updateOrientation+0x62>
 800d12c:	2301      	movs	r3, #1
 800d12e:	7183      	strb	r3, [r0, #6]
 800d130:	e7cb      	b.n	800d0ca <updateOrientation+0x62>
 800d132:	23ff      	movs	r3, #255	@ 0xff
 800d134:	71c3      	strb	r3, [r0, #7]
 800d136:	e7db      	b.n	800d0f0 <updateOrientation+0x88>
 800d138:	23ff      	movs	r3, #255	@ 0xff
 800d13a:	7083      	strb	r3, [r0, #2]
 800d13c:	4770      	bx	lr
 800d13e:	23ff      	movs	r3, #255	@ 0xff
 800d140:	7143      	strb	r3, [r0, #5]
 800d142:	4770      	bx	lr
 800d144:	2301      	movs	r3, #1
 800d146:	7203      	strb	r3, [r0, #8]
 800d148:	4770      	bx	lr
 800d14a:	2301      	movs	r3, #1
 800d14c:	7043      	strb	r3, [r0, #1]
 800d14e:	e7cf      	b.n	800d0f0 <updateOrientation+0x88>
 800d150:	23ff      	movs	r3, #255	@ 0xff
 800d152:	7103      	strb	r3, [r0, #4]
 800d154:	e7cc      	b.n	800d0f0 <updateOrientation+0x88>
 800d156:	2301      	movs	r3, #1
 800d158:	71c3      	strb	r3, [r0, #7]
 800d15a:	e7c9      	b.n	800d0f0 <updateOrientation+0x88>
 800d15c:	23ff      	movs	r3, #255	@ 0xff
 800d15e:	7043      	strb	r3, [r0, #1]
 800d160:	e7c6      	b.n	800d0f0 <updateOrientation+0x88>
 800d162:	2301      	movs	r3, #1
 800d164:	7083      	strb	r3, [r0, #2]
 800d166:	4770      	bx	lr
 800d168:	2301      	movs	r3, #1
 800d16a:	7143      	strb	r3, [r0, #5]
 800d16c:	4770      	bx	lr
 800d16e:	bf00      	nop

0800d170 <qmult>:
 800d170:	ed91 2a03 	vldr	s4, [r1, #12]
 800d174:	ed90 3a01 	vldr	s6, [r0, #4]
 800d178:	edd0 5a02 	vldr	s11, [r0, #8]
 800d17c:	edd1 4a01 	vldr	s9, [r1, #4]
 800d180:	ed90 4a00 	vldr	s8, [r0]
 800d184:	ed91 5a02 	vldr	s10, [r1, #8]
 800d188:	edd1 3a00 	vldr	s7, [r1]
 800d18c:	edd0 2a03 	vldr	s5, [r0, #12]
 800d190:	ee25 6aa4 	vmul.f32	s12, s11, s9
 800d194:	ee62 6a03 	vmul.f32	s13, s4, s6
 800d198:	ee22 7a25 	vmul.f32	s14, s4, s11
 800d19c:	ee64 7ac3 	vnmul.f32	s15, s9, s6
 800d1a0:	eea4 6a02 	vfma.f32	s12, s8, s4
 800d1a4:	eee4 6a05 	vfma.f32	s13, s8, s10
 800d1a8:	eea3 7a23 	vfma.f32	s14, s6, s7
 800d1ac:	eee4 7a63 	vfms.f32	s15, s8, s7
 800d1b0:	eea2 6aa3 	vfma.f32	s12, s5, s7
 800d1b4:	eee4 6aa2 	vfma.f32	s13, s9, s5
 800d1b8:	eea5 7a22 	vfma.f32	s14, s10, s5
 800d1bc:	eee2 7a22 	vfma.f32	s15, s4, s5
 800d1c0:	eea3 6a45 	vfms.f32	s12, s6, s10
 800d1c4:	eee5 6ae3 	vfms.f32	s13, s11, s7
 800d1c8:	eea4 7a64 	vfms.f32	s14, s8, s9
 800d1cc:	eee5 7a65 	vfms.f32	s15, s10, s11
 800d1d0:	ed82 6a00 	vstr	s12, [r2]
 800d1d4:	edc2 6a01 	vstr	s13, [r2, #4]
 800d1d8:	ed82 7a02 	vstr	s14, [r2, #8]
 800d1dc:	edc2 7a03 	vstr	s15, [r2, #12]
 800d1e0:	4770      	bx	lr
 800d1e2:	bf00      	nop

0800d1e4 <dataDerivative5>:
 800d1e4:	ed90 7a02 	vldr	s14, [r0, #8]
 800d1e8:	edd0 7a05 	vldr	s15, [r0, #20]
 800d1ec:	ed90 5a04 	vldr	s10, [r0, #16]
 800d1f0:	edd0 3a00 	vldr	s7, [r0]
 800d1f4:	edd0 6a09 	vldr	s13, [r0, #36]	@ 0x24
 800d1f8:	ed90 6a0b 	vldr	s12, [r0, #44]	@ 0x2c
 800d1fc:	ed90 4a0e 	vldr	s8, [r0, #56]	@ 0x38
 800d200:	eef8 4a00 	vmov.f32	s9, #128	@ 0xc0000000 -2.0
 800d204:	eed7 7a24 	vfnms.f32	s15, s14, s9
 800d208:	ed90 7a01 	vldr	s14, [r0, #4]
 800d20c:	eee3 6aa4 	vfma.f32	s13, s7, s9
 800d210:	ee97 5a24 	vfnms.f32	s10, s14, s9
 800d214:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d218:	ed90 7a0a 	vldr	s14, [r0, #40]	@ 0x28
 800d21c:	eddf 4a13 	vldr	s9, [pc, #76]	@ 800d26c <dataDerivative5+0x88>
 800d220:	eef0 5a00 	vmov.f32	s11, #0	@ 0x40000000  2.0
 800d224:	eee4 7a25 	vfma.f32	s15, s8, s11
 800d228:	eeb0 6a66 	vmov.f32	s12, s13
 800d22c:	ee77 6a05 	vadd.f32	s13, s14, s10
 800d230:	ed90 5a0d 	vldr	s10, [r0, #52]	@ 0x34
 800d234:	ee20 7a24 	vmul.f32	s14, s0, s9
 800d238:	eee5 6a25 	vfma.f32	s13, s10, s11
 800d23c:	edd0 4a03 	vldr	s9, [r0, #12]
 800d240:	ed90 5a0c 	vldr	s10, [r0, #48]	@ 0x30
 800d244:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d248:	ee36 6a64 	vsub.f32	s12, s12, s9
 800d24c:	ee66 6a87 	vmul.f32	s13, s13, s14
 800d250:	eea5 6a25 	vfma.f32	s12, s10, s11
 800d254:	ee27 0aa7 	vmul.f32	s0, s15, s15
 800d258:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d25c:	eea6 0aa6 	vfma.f32	s0, s13, s13
 800d260:	eea7 0a07 	vfma.f32	s0, s14, s14
 800d264:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d268:	4770      	bx	lr
 800d26a:	bf00      	nop
 800d26c:	3dcccccd 	.word	0x3dcccccd

0800d270 <b_dcm2q>:
 800d270:	ed90 5a08 	vldr	s10, [r0, #32]
 800d274:	edd0 7a00 	vldr	s15, [r0]
 800d278:	edd0 6a04 	vldr	s13, [r0, #16]
 800d27c:	ee37 7a85 	vadd.f32	s14, s15, s10
 800d280:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 800d284:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d288:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d28c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d294:	bfc5      	ittet	gt
 800d296:	eeb7 6a00 	vmovgt.f32	s12, #112	@ 0x3f800000  1.0
 800d29a:	ee37 7a06 	vaddgt.f32	s14, s14, s12
 800d29e:	eddf 5a43 	vldrle	s11, [pc, #268]	@ 800d3ac <b_dcm2q+0x13c>
 800d2a2:	eef1 5ac7 	vsqrtgt.f32	s11, s14
 800d2a6:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800d2aa:	ee35 6a47 	vsub.f32	s12, s10, s14
 800d2ae:	ee35 7a07 	vadd.f32	s14, s10, s14
 800d2b2:	eeb4 6ae4 	vcmpe.f32	s12, s9
 800d2b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2ba:	bfc5      	ittet	gt
 800d2bc:	eef7 4a00 	vmovgt.f32	s9, #112	@ 0x3f800000  1.0
 800d2c0:	ee76 4a24 	vaddgt.f32	s9, s12, s9
 800d2c4:	ed9f 6a39 	vldrle	s12, [pc, #228]	@ 800d3ac <b_dcm2q+0x13c>
 800d2c8:	eeb1 6ae4 	vsqrtgt.f32	s12, s9
 800d2cc:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d2d0:	eeb4 7ae4 	vcmpe.f32	s14, s9
 800d2d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2d8:	dd5b      	ble.n	800d392 <b_dcm2q+0x122>
 800d2da:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800d2de:	ee37 7a24 	vadd.f32	s14, s14, s9
 800d2e2:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800d2e6:	eef1 4ac7 	vsqrt.f32	s9, s14
 800d2ea:	ee64 4a84 	vmul.f32	s9, s9, s8
 800d2ee:	ee76 6a85 	vadd.f32	s13, s13, s10
 800d2f2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d2f6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d2fa:	edd0 6a07 	vldr	s13, [r0, #28]
 800d2fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d306:	bf85      	ittet	hi
 800d308:	eeb7 7a00 	vmovhi.f32	s14, #112	@ 0x3f800000  1.0
 800d30c:	ee77 7a87 	vaddhi.f32	s15, s15, s14
 800d310:	ed9f 7a26 	vldrls	s14, [pc, #152]	@ 800d3ac <b_dcm2q+0x13c>
 800d314:	eeb1 7ae7 	vsqrthi.f32	s14, s15
 800d318:	edd0 7a05 	vldr	s15, [r0, #20]
 800d31c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d320:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d328:	d43c      	bmi.n	800d3a4 <b_dcm2q+0x134>
 800d32a:	bfd8      	it	le
 800d32c:	ee27 7a27 	vmulle.f32	s14, s14, s15
 800d330:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d334:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d338:	ed81 7a00 	vstr	s14, [r1]
 800d33c:	edd0 7a06 	vldr	s15, [r0, #24]
 800d340:	ed90 7a02 	vldr	s14, [r0, #8]
 800d344:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d348:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d34c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d350:	d425      	bmi.n	800d39e <b_dcm2q+0x12e>
 800d352:	bfd8      	it	le
 800d354:	ee65 5aa7 	vmulle.f32	s11, s11, s15
 800d358:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d35c:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800d360:	edc1 5a01 	vstr	s11, [r1, #4]
 800d364:	edd0 7a01 	vldr	s15, [r0, #4]
 800d368:	ed90 7a03 	vldr	s14, [r0, #12]
 800d36c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d370:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d378:	d40e      	bmi.n	800d398 <b_dcm2q+0x128>
 800d37a:	bfd8      	it	le
 800d37c:	ee26 6a27 	vmulle.f32	s12, s12, s15
 800d380:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d384:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d388:	edc1 4a03 	vstr	s9, [r1, #12]
 800d38c:	ed81 6a02 	vstr	s12, [r1, #8]
 800d390:	4770      	bx	lr
 800d392:	eddf 4a06 	vldr	s9, [pc, #24]	@ 800d3ac <b_dcm2q+0x13c>
 800d396:	e7aa      	b.n	800d2ee <b_dcm2q+0x7e>
 800d398:	eeb1 6a46 	vneg.f32	s12, s12
 800d39c:	e7f0      	b.n	800d380 <b_dcm2q+0x110>
 800d39e:	eef1 5a65 	vneg.f32	s11, s11
 800d3a2:	e7d9      	b.n	800d358 <b_dcm2q+0xe8>
 800d3a4:	eeb1 7a47 	vneg.f32	s14, s14
 800d3a8:	e7c2      	b.n	800d330 <b_dcm2q+0xc0>
 800d3aa:	bf00      	nop
 800d3ac:	00000000 	.word	0x00000000

0800d3b0 <getRotationMatrix>:
 800d3b0:	b538      	push	{r3, r4, r5, lr}
 800d3b2:	4613      	mov	r3, r2
 800d3b4:	4605      	mov	r5, r0
 800d3b6:	460c      	mov	r4, r1
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	2224      	movs	r2, #36	@ 0x24
 800d3bc:	2100      	movs	r1, #0
 800d3be:	f006 f939 	bl	8013634 <memset>
 800d3c2:	edd5 5a00 	vldr	s11, [r5]
 800d3c6:	ed9f 3a49 	vldr	s6, [pc, #292]	@ 800d4ec <getRotationMatrix+0x13c>
 800d3ca:	edc0 5a02 	vstr	s11, [r0, #8]
 800d3ce:	edd5 4a01 	vldr	s9, [r5, #4]
 800d3d2:	edc0 4a05 	vstr	s9, [r0, #20]
 800d3d6:	ed95 5a02 	vldr	s10, [r5, #8]
 800d3da:	ed80 5a08 	vstr	s10, [r0, #32]
 800d3de:	ed94 4a02 	vldr	s8, [r4, #8]
 800d3e2:	edd4 3a01 	vldr	s7, [r4, #4]
 800d3e6:	ed94 6a00 	vldr	s12, [r4]
 800d3ea:	ee64 6ac4 	vnmul.f32	s13, s9, s8
 800d3ee:	ee65 7ae3 	vnmul.f32	s15, s11, s7
 800d3f2:	eee3 6a85 	vfma.f32	s13, s7, s10
 800d3f6:	4603      	mov	r3, r0
 800d3f8:	eee6 7a24 	vfma.f32	s15, s12, s9
 800d3fc:	ee25 7a46 	vnmul.f32	s14, s10, s12
 800d400:	eeb0 6ae6 	vabs.f32	s12, s13
 800d404:	eeb4 6ac3 	vcmpe.f32	s12, s6
 800d408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d40c:	eea4 7a25 	vfma.f32	s14, s8, s11
 800d410:	bfdc      	itt	le
 800d412:	ee86 4a83 	vdivle.f32	s8, s13, s6
 800d416:	eeb0 6a43 	vmovle.f32	s12, s6
 800d41a:	eef0 3ac7 	vabs.f32	s7, s14
 800d41e:	eef4 3ac6 	vcmpe.f32	s7, s12
 800d422:	bfd4      	ite	le
 800d424:	ee24 4a04 	vmulle.f32	s8, s8, s8
 800d428:	eeb7 4a00 	vmovgt.f32	s8, #112	@ 0x3f800000  1.0
 800d42c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d430:	ed80 7a03 	vstr	s14, [r0, #12]
 800d434:	edc0 7a06 	vstr	s15, [r0, #24]
 800d438:	dc3f      	bgt.n	800d4ba <getRotationMatrix+0x10a>
 800d43a:	eec7 3a06 	vdiv.f32	s7, s14, s12
 800d43e:	eea3 4aa3 	vfma.f32	s8, s7, s7
 800d442:	eeb0 3a44 	vmov.f32	s6, s8
 800d446:	eeb0 4ae7 	vabs.f32	s8, s15
 800d44a:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800d44e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d452:	d543      	bpl.n	800d4dc <getRotationMatrix+0x12c>
 800d454:	eec6 2a04 	vdiv.f32	s5, s12, s8
 800d458:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800d45c:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d460:	eeb0 6a44 	vmov.f32	s12, s8
 800d464:	eee3 3a22 	vfma.f32	s7, s6, s5
 800d468:	eeb1 4ae3 	vsqrt.f32	s8, s7
 800d46c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800d470:	ee24 4a06 	vmul.f32	s8, s8, s12
 800d474:	ee83 6a84 	vdiv.f32	s12, s7, s8
 800d478:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d47c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d480:	ee66 6a86 	vmul.f32	s13, s13, s12
 800d484:	ee65 3a47 	vnmul.f32	s7, s10, s14
 800d488:	ee25 4ae7 	vnmul.f32	s8, s11, s15
 800d48c:	ee24 6ae6 	vnmul.f32	s12, s9, s13
 800d490:	eee7 3aa4 	vfma.f32	s7, s15, s9
 800d494:	eef0 4a44 	vmov.f32	s9, s8
 800d498:	eee6 4a85 	vfma.f32	s9, s13, s10
 800d49c:	eea7 6a25 	vfma.f32	s12, s14, s11
 800d4a0:	edc3 6a00 	vstr	s13, [r3]
 800d4a4:	ed83 7a03 	vstr	s14, [r3, #12]
 800d4a8:	edc3 7a06 	vstr	s15, [r3, #24]
 800d4ac:	edc3 3a01 	vstr	s7, [r3, #4]
 800d4b0:	edc3 4a04 	vstr	s9, [r3, #16]
 800d4b4:	ed83 6a07 	vstr	s12, [r3, #28]
 800d4b8:	bd38      	pop	{r3, r4, r5, pc}
 800d4ba:	eec6 2a23 	vdiv.f32	s5, s12, s7
 800d4be:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 800d4c2:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d4c6:	eeb0 6a63 	vmov.f32	s12, s7
 800d4ca:	eea2 3a84 	vfma.f32	s6, s5, s8
 800d4ce:	eeb0 4ae7 	vabs.f32	s8, s15
 800d4d2:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800d4d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4da:	d4bb      	bmi.n	800d454 <getRotationMatrix+0xa4>
 800d4dc:	ee87 4a86 	vdiv.f32	s8, s15, s12
 800d4e0:	eef0 3a43 	vmov.f32	s7, s6
 800d4e4:	eee4 3a04 	vfma.f32	s7, s8, s8
 800d4e8:	e7be      	b.n	800d468 <getRotationMatrix+0xb8>
 800d4ea:	bf00      	nop
 800d4ec:	00000000 	.word	0x00000000

0800d4f0 <kf_update>:
 800d4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4f4:	ed2d 8b10 	vpush	{d8-d15}
 800d4f8:	f2ad 4d2c 	subw	sp, sp, #1068	@ 0x42c
 800d4fc:	461e      	mov	r6, r3
 800d4fe:	f8dd 4490 	ldr.w	r4, [sp, #1168]	@ 0x490
 800d502:	ed9f 8a2a 	vldr	s16, [pc, #168]	@ 800d5ac <kf_update+0xbc>
 800d506:	ed94 2a00 	vldr	s4, [r4]
 800d50a:	edd4 2a01 	vldr	s5, [r4, #4]
 800d50e:	ed94 3a02 	vldr	s6, [r4, #8]
 800d512:	edd4 3a03 	vldr	s7, [r4, #12]
 800d516:	ed94 4a04 	vldr	s8, [r4, #16]
 800d51a:	edd4 4a05 	vldr	s9, [r4, #20]
 800d51e:	ed94 5a06 	vldr	s10, [r4, #24]
 800d522:	edd4 5a07 	vldr	s11, [r4, #28]
 800d526:	ed94 6a08 	vldr	s12, [r4, #32]
 800d52a:	edd4 6a09 	vldr	s13, [r4, #36]	@ 0x24
 800d52e:	ed94 7a0a 	vldr	s14, [r4, #40]	@ 0x28
 800d532:	edd4 7a0b 	vldr	s15, [r4, #44]	@ 0x2c
 800d536:	9201      	str	r2, [sp, #4]
 800d538:	ab0b      	add	r3, sp, #44	@ 0x2c
 800d53a:	ee22 2a02 	vmul.f32	s4, s4, s4
 800d53e:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d542:	ee23 3a03 	vmul.f32	s6, s6, s6
 800d546:	ee63 3aa3 	vmul.f32	s7, s7, s7
 800d54a:	ee24 4a04 	vmul.f32	s8, s8, s8
 800d54e:	ee64 4aa4 	vmul.f32	s9, s9, s9
 800d552:	ee25 5a05 	vmul.f32	s10, s10, s10
 800d556:	ee65 5aa5 	vmul.f32	s11, s11, s11
 800d55a:	ee26 6a06 	vmul.f32	s12, s12, s12
 800d55e:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800d562:	ee27 7a07 	vmul.f32	s14, s14, s14
 800d566:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800d56a:	3901      	subs	r1, #1
 800d56c:	9303      	str	r3, [sp, #12]
 800d56e:	2300      	movs	r3, #0
 800d570:	4604      	mov	r4, r0
 800d572:	9104      	str	r1, [sp, #16]
 800d574:	ed8d 2a0b 	vstr	s4, [sp, #44]	@ 0x2c
 800d578:	edcd 2a0c 	vstr	s5, [sp, #48]	@ 0x30
 800d57c:	ed8d 3a0d 	vstr	s6, [sp, #52]	@ 0x34
 800d580:	edcd 3a0e 	vstr	s7, [sp, #56]	@ 0x38
 800d584:	ed8d 4a0f 	vstr	s8, [sp, #60]	@ 0x3c
 800d588:	edcd 4a10 	vstr	s9, [sp, #64]	@ 0x40
 800d58c:	ed8d 5a11 	vstr	s10, [sp, #68]	@ 0x44
 800d590:	edcd 5a12 	vstr	s11, [sp, #72]	@ 0x48
 800d594:	ed8d 6a13 	vstr	s12, [sp, #76]	@ 0x4c
 800d598:	edcd 6a14 	vstr	s13, [sp, #80]	@ 0x50
 800d59c:	ed8d 7a15 	vstr	s14, [sp, #84]	@ 0x54
 800d5a0:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
 800d5a4:	9302      	str	r3, [sp, #8]
 800d5a6:	4637      	mov	r7, r6
 800d5a8:	e010      	b.n	800d5cc <kf_update+0xdc>
 800d5aa:	bf00      	nop
 800d5ac:	00000000 	.word	0x00000000
 800d5b0:	9a01      	ldr	r2, [sp, #4]
 800d5b2:	9b02      	ldr	r3, [sp, #8]
 800d5b4:	3204      	adds	r2, #4
 800d5b6:	9201      	str	r2, [sp, #4]
 800d5b8:	9a03      	ldr	r2, [sp, #12]
 800d5ba:	3301      	adds	r3, #1
 800d5bc:	3204      	adds	r2, #4
 800d5be:	2b0c      	cmp	r3, #12
 800d5c0:	9302      	str	r3, [sp, #8]
 800d5c2:	9203      	str	r2, [sp, #12]
 800d5c4:	f107 0704 	add.w	r7, r7, #4
 800d5c8:	f000 85de 	beq.w	800e188 <kf_update+0xc98>
 800d5cc:	9a04      	ldr	r2, [sp, #16]
 800d5ce:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800d5d2:	9204      	str	r2, [sp, #16]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d0eb      	beq.n	800d5b0 <kf_update+0xc0>
 800d5d8:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 800d5dc:	ad17      	add	r5, sp, #92	@ 0x5c
 800d5de:	edd7 da00 	vldr	s27, [r7]
 800d5e2:	ed97 ea0c 	vldr	s28, [r7, #48]	@ 0x30
 800d5e6:	edd7 ea18 	vldr	s29, [r7, #96]	@ 0x60
 800d5ea:	ed97 fa24 	vldr	s30, [r7, #144]	@ 0x90
 800d5ee:	edd7 fa30 	vldr	s31, [r7, #192]	@ 0xc0
 800d5f2:	edd7 6a3c 	vldr	s13, [r7, #240]	@ 0xf0
 800d5f6:	ed97 6a48 	vldr	s12, [r7, #288]	@ 0x120
 800d5fa:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 800d5fe:	ed97 5a60 	vldr	s10, [r7, #384]	@ 0x180
 800d602:	9307      	str	r3, [sp, #28]
 800d604:	ed8d 8a17 	vstr	s16, [sp, #92]	@ 0x5c
 800d608:	ed8d 8a18 	vstr	s16, [sp, #96]	@ 0x60
 800d60c:	ed8d 8a19 	vstr	s16, [sp, #100]	@ 0x64
 800d610:	ed8d 8a1a 	vstr	s16, [sp, #104]	@ 0x68
 800d614:	ed8d 8a1b 	vstr	s16, [sp, #108]	@ 0x6c
 800d618:	ed8d 8a1c 	vstr	s16, [sp, #112]	@ 0x70
 800d61c:	ed8d 8a1d 	vstr	s16, [sp, #116]	@ 0x74
 800d620:	ed8d 8a1e 	vstr	s16, [sp, #120]	@ 0x78
 800d624:	ed8d 8a1f 	vstr	s16, [sp, #124]	@ 0x7c
 800d628:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 800d62c:	462a      	mov	r2, r5
 800d62e:	ecb3 7a01 	vldmia	r3!, {s14}
 800d632:	ecf2 7a01 	vldmia	r2!, {s15}
 800d636:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d63a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d63e:	d006      	beq.n	800d64e <kf_update+0x15e>
 800d640:	eef5 da40 	vcmp.f32	s27, #0.0
 800d644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d648:	bf18      	it	ne
 800d64a:	eee7 7a2d 	vfmane.f32	s15, s14, s27
 800d64e:	ed93 7a08 	vldr	s14, [r3, #32]
 800d652:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d65a:	d006      	beq.n	800d66a <kf_update+0x17a>
 800d65c:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d664:	bf18      	it	ne
 800d666:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800d66a:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800d66e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d676:	d006      	beq.n	800d686 <kf_update+0x196>
 800d678:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d67c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d680:	bf18      	it	ne
 800d682:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800d686:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 800d68a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d68e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d692:	d006      	beq.n	800d6a2 <kf_update+0x1b2>
 800d694:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d69c:	bf18      	it	ne
 800d69e:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800d6a2:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800d6a6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d6aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6ae:	d006      	beq.n	800d6be <kf_update+0x1ce>
 800d6b0:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d6b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6b8:	bf18      	it	ne
 800d6ba:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800d6be:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 800d6c2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d6c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6ca:	d006      	beq.n	800d6da <kf_update+0x1ea>
 800d6cc:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d6d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6d4:	bf18      	it	ne
 800d6d6:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800d6da:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800d6de:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d6e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6e6:	d006      	beq.n	800d6f6 <kf_update+0x206>
 800d6e8:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d6ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6f0:	bf18      	it	ne
 800d6f2:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800d6f6:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800d6fa:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d6fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d702:	d006      	beq.n	800d712 <kf_update+0x222>
 800d704:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d70c:	bf18      	it	ne
 800d70e:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800d712:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 800d716:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d71a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d71e:	d006      	beq.n	800d72e <kf_update+0x23e>
 800d720:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d728:	bf18      	it	ne
 800d72a:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d72e:	4299      	cmp	r1, r3
 800d730:	ed42 7a01 	vstr	s15, [r2, #-4]
 800d734:	f47f af7b 	bne.w	800d62e <kf_update+0x13e>
 800d738:	eef5 da40 	vcmp.f32	s27, #0.0
 800d73c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d740:	eddd ba17 	vldr	s23, [sp, #92]	@ 0x5c
 800d744:	f000 84f8 	beq.w	800e138 <kf_update+0xc48>
 800d748:	eef5 ba40 	vcmp.f32	s23, #0.0
 800d74c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d750:	f000 8520 	beq.w	800e194 <kf_update+0xca4>
 800d754:	ee6b 7aad 	vmul.f32	s15, s23, s27
 800d758:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d75c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d760:	ed9d ca18 	vldr	s24, [sp, #96]	@ 0x60
 800d764:	d006      	beq.n	800d774 <kf_update+0x284>
 800d766:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800d76a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d76e:	bf18      	it	ne
 800d770:	eeec 7a0e 	vfmane.f32	s15, s24, s28
 800d774:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d77c:	ed9d aa19 	vldr	s20, [sp, #100]	@ 0x64
 800d780:	d006      	beq.n	800d790 <kf_update+0x2a0>
 800d782:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800d786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d78a:	bf18      	it	ne
 800d78c:	eeea 7a2e 	vfmane.f32	s15, s20, s29
 800d790:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d798:	ed9d da1a 	vldr	s26, [sp, #104]	@ 0x68
 800d79c:	d006      	beq.n	800d7ac <kf_update+0x2bc>
 800d79e:	eeb5 da40 	vcmp.f32	s26, #0.0
 800d7a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7a6:	bf18      	it	ne
 800d7a8:	eeed 7a0f 	vfmane.f32	s15, s26, s30
 800d7ac:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d7b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7b4:	eddd ca1b 	vldr	s25, [sp, #108]	@ 0x6c
 800d7b8:	d006      	beq.n	800d7c8 <kf_update+0x2d8>
 800d7ba:	eef5 ca40 	vcmp.f32	s25, #0.0
 800d7be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7c2:	bf18      	it	ne
 800d7c4:	eeec 7aaf 	vfmane.f32	s15, s25, s31
 800d7c8:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d7cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7d0:	eddd aa1c 	vldr	s21, [sp, #112]	@ 0x70
 800d7d4:	d006      	beq.n	800d7e4 <kf_update+0x2f4>
 800d7d6:	eef5 aa40 	vcmp.f32	s21, #0.0
 800d7da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7de:	bf18      	it	ne
 800d7e0:	eeea 7aa6 	vfmane.f32	s15, s21, s13
 800d7e4:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d7e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7ec:	ed9d ba1d 	vldr	s22, [sp, #116]	@ 0x74
 800d7f0:	d006      	beq.n	800d800 <kf_update+0x310>
 800d7f2:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800d7f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7fa:	bf18      	it	ne
 800d7fc:	eeeb 7a06 	vfmane.f32	s15, s22, s12
 800d800:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d808:	eddd 9a1e 	vldr	s19, [sp, #120]	@ 0x78
 800d80c:	d006      	beq.n	800d81c <kf_update+0x32c>
 800d80e:	eef5 9a40 	vcmp.f32	s19, #0.0
 800d812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d816:	bf18      	it	ne
 800d818:	eee9 7aa5 	vfmane.f32	s15, s19, s11
 800d81c:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d824:	ed9d 7a1f 	vldr	s14, [sp, #124]	@ 0x7c
 800d828:	d006      	beq.n	800d838 <kf_update+0x348>
 800d82a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d82e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d832:	bf18      	it	ne
 800d834:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d838:	9b03      	ldr	r3, [sp, #12]
 800d83a:	ed93 4a00 	vldr	s8, [r3]
 800d83e:	9b02      	ldr	r3, [sp, #8]
 800d840:	ee77 7a84 	vadd.f32	s15, s15, s8
 800d844:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800d848:	ee84 9aa7 	vdiv.f32	s18, s9, s15
 800d84c:	2b05      	cmp	r3, #5
 800d84e:	ee69 ba2b 	vmul.f32	s23, s18, s23
 800d852:	ee29 ca0c 	vmul.f32	s24, s18, s24
 800d856:	ee29 aa0a 	vmul.f32	s20, s18, s20
 800d85a:	ee29 da0d 	vmul.f32	s26, s18, s26
 800d85e:	ee69 ca2c 	vmul.f32	s25, s18, s25
 800d862:	ee69 aa2a 	vmul.f32	s21, s18, s21
 800d866:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800d86a:	ee69 9a29 	vmul.f32	s19, s18, s19
 800d86e:	ee29 9a07 	vmul.f32	s18, s18, s14
 800d872:	edcd ba17 	vstr	s23, [sp, #92]	@ 0x5c
 800d876:	ed8d ca18 	vstr	s24, [sp, #96]	@ 0x60
 800d87a:	ed8d aa19 	vstr	s20, [sp, #100]	@ 0x64
 800d87e:	ed8d da1a 	vstr	s26, [sp, #104]	@ 0x68
 800d882:	edcd ca1b 	vstr	s25, [sp, #108]	@ 0x6c
 800d886:	edcd aa1c 	vstr	s21, [sp, #112]	@ 0x70
 800d88a:	ed8d ba1d 	vstr	s22, [sp, #116]	@ 0x74
 800d88e:	edcd 9a1e 	vstr	s19, [sp, #120]	@ 0x78
 800d892:	ed8d 9a1f 	vstr	s18, [sp, #124]	@ 0x7c
 800d896:	f340 844b 	ble.w	800e130 <kf_update+0xc40>
 800d89a:	eef5 da40 	vcmp.f32	s27, #0.0
 800d89e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8a2:	f000 847b 	beq.w	800e19c <kf_update+0xcac>
 800d8a6:	edd4 7a01 	vldr	s15, [r4, #4]
 800d8aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d8ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8b2:	f040 84d6 	bne.w	800e262 <kf_update+0xd72>
 800d8b6:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d8ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8be:	d008      	beq.n	800d8d2 <kf_update+0x3e2>
 800d8c0:	ed94 7a02 	vldr	s14, [r4, #8]
 800d8c4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d8c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8cc:	bf18      	it	ne
 800d8ce:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800d8d2:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d8d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8da:	d008      	beq.n	800d8ee <kf_update+0x3fe>
 800d8dc:	ed94 7a03 	vldr	s14, [r4, #12]
 800d8e0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d8e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8e8:	bf18      	it	ne
 800d8ea:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800d8ee:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d8f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8f6:	d008      	beq.n	800d90a <kf_update+0x41a>
 800d8f8:	ed94 7a04 	vldr	s14, [r4, #16]
 800d8fc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d904:	bf18      	it	ne
 800d906:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800d90a:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d90e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d912:	d008      	beq.n	800d926 <kf_update+0x436>
 800d914:	ed94 7a05 	vldr	s14, [r4, #20]
 800d918:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d91c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d920:	bf18      	it	ne
 800d922:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800d926:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d92a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d92e:	d008      	beq.n	800d942 <kf_update+0x452>
 800d930:	ed94 7a06 	vldr	s14, [r4, #24]
 800d934:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d93c:	bf18      	it	ne
 800d93e:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800d942:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d94a:	d008      	beq.n	800d95e <kf_update+0x46e>
 800d94c:	ed94 7a07 	vldr	s14, [r4, #28]
 800d950:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d958:	bf18      	it	ne
 800d95a:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800d95e:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d966:	d008      	beq.n	800d97a <kf_update+0x48a>
 800d968:	ed94 7a08 	vldr	s14, [r4, #32]
 800d96c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d974:	bf18      	it	ne
 800d976:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800d97a:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d97e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d982:	d008      	beq.n	800d996 <kf_update+0x4a6>
 800d984:	ed94 7a09 	vldr	s14, [r4, #36]	@ 0x24
 800d988:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d98c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d990:	bf18      	it	ne
 800d992:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d996:	9b01      	ldr	r3, [sp, #4]
 800d998:	edd3 8a00 	vldr	s17, [r3]
 800d99c:	ee78 8ae7 	vsub.f32	s17, s17, s15
 800d9a0:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800d9a4:	2100      	movs	r1, #0
 800d9a6:	a868      	add	r0, sp, #416	@ 0x1a0
 800d9a8:	ed8d 5a09 	vstr	s10, [sp, #36]	@ 0x24
 800d9ac:	edcd 5a08 	vstr	s11, [sp, #32]
 800d9b0:	ed8d 6a06 	vstr	s12, [sp, #24]
 800d9b4:	edcd 6a05 	vstr	s13, [sp, #20]
 800d9b8:	f005 fe3c 	bl	8013634 <memset>
 800d9bc:	ab68      	add	r3, sp, #416	@ 0x1a0
 800d9be:	ed9d 5a09 	vldr	s10, [sp, #36]	@ 0x24
 800d9c2:	eddd 5a08 	vldr	s11, [sp, #32]
 800d9c6:	ed9d 6a06 	vldr	s12, [sp, #24]
 800d9ca:	eddd 6a05 	vldr	s13, [sp, #20]
 800d9ce:	a971      	add	r1, sp, #452	@ 0x1c4
 800d9d0:	461a      	mov	r2, r3
 800d9d2:	ecf5 7a01 	vldmia	r5!, {s15}
 800d9d6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d9da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9de:	d062      	beq.n	800daa6 <kf_update+0x5b6>
 800d9e0:	eef5 da40 	vcmp.f32	s27, #0.0
 800d9e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9e8:	d005      	beq.n	800d9f6 <kf_update+0x506>
 800d9ea:	ed92 7a00 	vldr	s14, [r2]
 800d9ee:	eea7 7aad 	vfma.f32	s14, s15, s27
 800d9f2:	ed82 7a00 	vstr	s14, [r2]
 800d9f6:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d9fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9fe:	d005      	beq.n	800da0c <kf_update+0x51c>
 800da00:	ed92 7a09 	vldr	s14, [r2, #36]	@ 0x24
 800da04:	eea7 7a8e 	vfma.f32	s14, s15, s28
 800da08:	ed82 7a09 	vstr	s14, [r2, #36]	@ 0x24
 800da0c:	eef5 ea40 	vcmp.f32	s29, #0.0
 800da10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da14:	d005      	beq.n	800da22 <kf_update+0x532>
 800da16:	ed92 7a12 	vldr	s14, [r2, #72]	@ 0x48
 800da1a:	eea7 7aae 	vfma.f32	s14, s15, s29
 800da1e:	ed82 7a12 	vstr	s14, [r2, #72]	@ 0x48
 800da22:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800da26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da2a:	d005      	beq.n	800da38 <kf_update+0x548>
 800da2c:	ed92 7a1b 	vldr	s14, [r2, #108]	@ 0x6c
 800da30:	eea7 7a8f 	vfma.f32	s14, s15, s30
 800da34:	ed82 7a1b 	vstr	s14, [r2, #108]	@ 0x6c
 800da38:	eef5 fa40 	vcmp.f32	s31, #0.0
 800da3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da40:	d005      	beq.n	800da4e <kf_update+0x55e>
 800da42:	ed92 7a24 	vldr	s14, [r2, #144]	@ 0x90
 800da46:	eea7 7aaf 	vfma.f32	s14, s15, s31
 800da4a:	ed82 7a24 	vstr	s14, [r2, #144]	@ 0x90
 800da4e:	eef5 6a40 	vcmp.f32	s13, #0.0
 800da52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da56:	d005      	beq.n	800da64 <kf_update+0x574>
 800da58:	ed92 7a2d 	vldr	s14, [r2, #180]	@ 0xb4
 800da5c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800da60:	ed82 7a2d 	vstr	s14, [r2, #180]	@ 0xb4
 800da64:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800da68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da6c:	d005      	beq.n	800da7a <kf_update+0x58a>
 800da6e:	ed92 7a36 	vldr	s14, [r2, #216]	@ 0xd8
 800da72:	eea7 7a86 	vfma.f32	s14, s15, s12
 800da76:	ed82 7a36 	vstr	s14, [r2, #216]	@ 0xd8
 800da7a:	eef5 5a40 	vcmp.f32	s11, #0.0
 800da7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da82:	d005      	beq.n	800da90 <kf_update+0x5a0>
 800da84:	ed92 7a3f 	vldr	s14, [r2, #252]	@ 0xfc
 800da88:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800da8c:	ed82 7a3f 	vstr	s14, [r2, #252]	@ 0xfc
 800da90:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800da94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da98:	d005      	beq.n	800daa6 <kf_update+0x5b6>
 800da9a:	ed92 7a48 	vldr	s14, [r2, #288]	@ 0x120
 800da9e:	eea7 7a85 	vfma.f32	s14, s15, s10
 800daa2:	ed82 7a48 	vstr	s14, [r2, #288]	@ 0x120
 800daa6:	3204      	adds	r2, #4
 800daa8:	428a      	cmp	r2, r1
 800daaa:	d192      	bne.n	800d9d2 <kf_update+0x4e2>
 800daac:	adb9      	add	r5, sp, #740	@ 0x2e4
 800daae:	e9cd 5305 	strd	r5, r3, [sp, #20]
 800dab2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dab6:	a968      	add	r1, sp, #416	@ 0x1a0
 800dab8:	462a      	mov	r2, r5
 800daba:	f04f 0b06 	mov.w	fp, #6
 800dabe:	f04f 0a03 	mov.w	sl, #3
 800dac2:	f04f 0902 	mov.w	r9, #2
 800dac6:	f04f 0804 	mov.w	r8, #4
 800daca:	f04f 0e05 	mov.w	lr, #5
 800dace:	f04f 0c07 	mov.w	ip, #7
 800dad2:	2608      	movs	r6, #8
 800dad4:	2000      	movs	r0, #0
 800dad6:	ed82 8a00 	vstr	s16, [r2]
 800dada:	2800      	cmp	r0, #0
 800dadc:	f000 8198 	beq.w	800de10 <kf_update+0x920>
 800dae0:	edd1 7a00 	vldr	s15, [r1]
 800dae4:	ed82 8a01 	vstr	s16, [r2, #4]
 800dae8:	eef1 7a67 	vneg.f32	s15, s15
 800daec:	2801      	cmp	r0, #1
 800daee:	edc1 7a00 	vstr	s15, [r1]
 800daf2:	f000 8255 	beq.w	800dfa0 <kf_update+0xab0>
 800daf6:	edd1 7a01 	vldr	s15, [r1, #4]
 800dafa:	ed82 8a02 	vstr	s16, [r2, #8]
 800dafe:	eef1 7a67 	vneg.f32	s15, s15
 800db02:	2802      	cmp	r0, #2
 800db04:	edc1 7a01 	vstr	s15, [r1, #4]
 800db08:	f000 81f2 	beq.w	800def0 <kf_update+0xa00>
 800db0c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800db0e:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800db12:	edd5 7a00 	vldr	s15, [r5]
 800db16:	ed82 8a03 	vstr	s16, [r2, #12]
 800db1a:	eef1 7a67 	vneg.f32	s15, s15
 800db1e:	2803      	cmp	r0, #3
 800db20:	edc5 7a00 	vstr	s15, [r5]
 800db24:	f040 8280 	bne.w	800e028 <kf_update+0xb38>
 800db28:	edd1 7a03 	vldr	s15, [r1, #12]
 800db2c:	ed8d 8ad8 	vstr	s16, [sp, #864]	@ 0x360
 800db30:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db34:	ab68      	add	r3, sp, #416	@ 0x1a0
 800db36:	edc1 7a03 	vstr	s15, [r1, #12]
 800db3a:	eddd 7a87 	vldr	s15, [sp, #540]	@ 0x21c
 800db3e:	ed82 8a05 	vstr	s16, [r2, #20]
 800db42:	eef1 7a67 	vneg.f32	s15, s15
 800db46:	edcd 7a87 	vstr	s15, [sp, #540]	@ 0x21c
 800db4a:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800db4e:	edd5 7a00 	vldr	s15, [r5]
 800db52:	ed82 8a06 	vstr	s16, [r2, #24]
 800db56:	eef1 7a67 	vneg.f32	s15, s15
 800db5a:	edc5 7a00 	vstr	s15, [r5]
 800db5e:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800db62:	edd5 7a00 	vldr	s15, [r5]
 800db66:	ed82 8a07 	vstr	s16, [r2, #28]
 800db6a:	eef1 7a67 	vneg.f32	s15, s15
 800db6e:	edc5 7a00 	vstr	s15, [r5]
 800db72:	ab68      	add	r3, sp, #416	@ 0x1a0
 800db74:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800db78:	edd5 7a00 	vldr	s15, [r5]
 800db7c:	ed82 8a08 	vstr	s16, [r2, #32]
 800db80:	eef1 7a67 	vneg.f32	s15, s15
 800db84:	2808      	cmp	r0, #8
 800db86:	edc5 7a00 	vstr	s15, [r5]
 800db8a:	f040 818f 	bne.w	800deac <kf_update+0x9bc>
 800db8e:	aa68      	add	r2, sp, #416	@ 0x1a0
 800db90:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800db94:	ed92 7a00 	vldr	s14, [r2]
 800db98:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800db9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dba0:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800dba4:	edc2 7a00 	vstr	s15, [r2]
 800dba8:	2600      	movs	r6, #0
 800dbaa:	f504 70a2 	add.w	r0, r4, #324	@ 0x144
 800dbae:	ecf3 3a01 	vldmia	r3!, {s7}
 800dbb2:	ed93 4a08 	vldr	s8, [r3, #32]
 800dbb6:	edd3 4a11 	vldr	s9, [r3, #68]	@ 0x44
 800dbba:	ed93 5a1a 	vldr	s10, [r3, #104]	@ 0x68
 800dbbe:	edd3 5a23 	vldr	s11, [r3, #140]	@ 0x8c
 800dbc2:	ed93 6a2c 	vldr	s12, [r3, #176]	@ 0xb0
 800dbc6:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 800dbca:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800dbce:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800dbd2:	4629      	mov	r1, r5
 800dbd4:	4622      	mov	r2, r4
 800dbd6:	eef5 3a40 	vcmp.f32	s7, #0.0
 800dbda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbde:	d00c      	beq.n	800dbfa <kf_update+0x70a>
 800dbe0:	ed92 3a0a 	vldr	s6, [r2, #40]	@ 0x28
 800dbe4:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dbe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbec:	d005      	beq.n	800dbfa <kf_update+0x70a>
 800dbee:	edd1 2a00 	vldr	s5, [r1]
 800dbf2:	eee3 2a83 	vfma.f32	s5, s7, s6
 800dbf6:	edc1 2a00 	vstr	s5, [r1]
 800dbfa:	eeb5 4a40 	vcmp.f32	s8, #0.0
 800dbfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc02:	d00c      	beq.n	800dc1e <kf_update+0x72e>
 800dc04:	ed92 3a0b 	vldr	s6, [r2, #44]	@ 0x2c
 800dc08:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc10:	d005      	beq.n	800dc1e <kf_update+0x72e>
 800dc12:	edd1 2a00 	vldr	s5, [r1]
 800dc16:	eee4 2a03 	vfma.f32	s5, s8, s6
 800dc1a:	edc1 2a00 	vstr	s5, [r1]
 800dc1e:	eef5 4a40 	vcmp.f32	s9, #0.0
 800dc22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc26:	d00c      	beq.n	800dc42 <kf_update+0x752>
 800dc28:	ed92 3a0c 	vldr	s6, [r2, #48]	@ 0x30
 800dc2c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc34:	d005      	beq.n	800dc42 <kf_update+0x752>
 800dc36:	edd1 2a00 	vldr	s5, [r1]
 800dc3a:	eee4 2a83 	vfma.f32	s5, s9, s6
 800dc3e:	edc1 2a00 	vstr	s5, [r1]
 800dc42:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800dc46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc4a:	d00c      	beq.n	800dc66 <kf_update+0x776>
 800dc4c:	ed92 3a0d 	vldr	s6, [r2, #52]	@ 0x34
 800dc50:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc58:	d005      	beq.n	800dc66 <kf_update+0x776>
 800dc5a:	edd1 2a00 	vldr	s5, [r1]
 800dc5e:	eee5 2a03 	vfma.f32	s5, s10, s6
 800dc62:	edc1 2a00 	vstr	s5, [r1]
 800dc66:	eef5 5a40 	vcmp.f32	s11, #0.0
 800dc6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc6e:	d00c      	beq.n	800dc8a <kf_update+0x79a>
 800dc70:	ed92 3a0e 	vldr	s6, [r2, #56]	@ 0x38
 800dc74:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc7c:	d005      	beq.n	800dc8a <kf_update+0x79a>
 800dc7e:	edd1 2a00 	vldr	s5, [r1]
 800dc82:	eee5 2a83 	vfma.f32	s5, s11, s6
 800dc86:	edc1 2a00 	vstr	s5, [r1]
 800dc8a:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800dc8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc92:	d00c      	beq.n	800dcae <kf_update+0x7be>
 800dc94:	ed92 3a0f 	vldr	s6, [r2, #60]	@ 0x3c
 800dc98:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dca0:	d005      	beq.n	800dcae <kf_update+0x7be>
 800dca2:	edd1 2a00 	vldr	s5, [r1]
 800dca6:	eee6 2a03 	vfma.f32	s5, s12, s6
 800dcaa:	edc1 2a00 	vstr	s5, [r1]
 800dcae:	eef5 6a40 	vcmp.f32	s13, #0.0
 800dcb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcb6:	d00c      	beq.n	800dcd2 <kf_update+0x7e2>
 800dcb8:	ed92 3a10 	vldr	s6, [r2, #64]	@ 0x40
 800dcbc:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dcc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcc4:	d005      	beq.n	800dcd2 <kf_update+0x7e2>
 800dcc6:	edd1 2a00 	vldr	s5, [r1]
 800dcca:	eee6 2a83 	vfma.f32	s5, s13, s6
 800dcce:	edc1 2a00 	vstr	s5, [r1]
 800dcd2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dcd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcda:	d00c      	beq.n	800dcf6 <kf_update+0x806>
 800dcdc:	ed92 3a11 	vldr	s6, [r2, #68]	@ 0x44
 800dce0:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dce8:	d005      	beq.n	800dcf6 <kf_update+0x806>
 800dcea:	edd1 2a00 	vldr	s5, [r1]
 800dcee:	eee7 2a03 	vfma.f32	s5, s14, s6
 800dcf2:	edc1 2a00 	vstr	s5, [r1]
 800dcf6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dcfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcfe:	d00c      	beq.n	800dd1a <kf_update+0x82a>
 800dd00:	ed92 3a12 	vldr	s6, [r2, #72]	@ 0x48
 800dd04:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dd08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd0c:	d005      	beq.n	800dd1a <kf_update+0x82a>
 800dd0e:	edd1 2a00 	vldr	s5, [r1]
 800dd12:	eee7 2a83 	vfma.f32	s5, s15, s6
 800dd16:	edc1 2a00 	vstr	s5, [r1]
 800dd1a:	3224      	adds	r2, #36	@ 0x24
 800dd1c:	4282      	cmp	r2, r0
 800dd1e:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800dd22:	f47f af58 	bne.w	800dbd6 <kf_update+0x6e6>
 800dd26:	3601      	adds	r6, #1
 800dd28:	2e09      	cmp	r6, #9
 800dd2a:	f105 0504 	add.w	r5, r5, #4
 800dd2e:	f47f af3e 	bne.w	800dbae <kf_update+0x6be>
 800dd32:	9807      	ldr	r0, [sp, #28]
 800dd34:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800dd38:	a9b9      	add	r1, sp, #740	@ 0x2e4
 800dd3a:	f005 fcad 	bl	8013698 <memcpy>
 800dd3e:	eef5 ba40 	vcmp.f32	s23, #0.0
 800dd42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd46:	f000 81a3 	beq.w	800e090 <kf_update+0xba0>
 800dd4a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dd4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd52:	f000 819d 	beq.w	800e090 <kf_update+0xba0>
 800dd56:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800dd5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd5e:	ee68 baab 	vmul.f32	s23, s17, s23
 800dd62:	f000 826f 	beq.w	800e244 <kf_update+0xd54>
 800dd66:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800dd6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd6e:	ee2c ca28 	vmul.f32	s24, s24, s17
 800dd72:	f000 8264 	beq.w	800e23e <kf_update+0xd4e>
 800dd76:	eeb5 da40 	vcmp.f32	s26, #0.0
 800dd7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd7e:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800dd82:	f000 8257 	beq.w	800e234 <kf_update+0xd44>
 800dd86:	eef5 ca40 	vcmp.f32	s25, #0.0
 800dd8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd8e:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800dd92:	eeb0 aa4c 	vmov.f32	s20, s24
 800dd96:	f040 8272 	bne.w	800e27e <kf_update+0xd8e>
 800dd9a:	eef0 ca47 	vmov.f32	s25, s14
 800dd9e:	eeb0 da67 	vmov.f32	s26, s15
 800dda2:	eef5 aa40 	vcmp.f32	s21, #0.0
 800dda6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddaa:	f000 81a8 	beq.w	800e0fe <kf_update+0xc0e>
 800ddae:	eef5 8a40 	vcmp.f32	s17, #0.0
 800ddb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddb6:	f000 8232 	beq.w	800e21e <kf_update+0xd2e>
 800ddba:	eddf 7ae1 	vldr	s15, [pc, #900]	@ 800e140 <kf_update+0xc50>
 800ddbe:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800ddc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddc6:	ee28 7aaa 	vmul.f32	s14, s17, s21
 800ddca:	f040 81bb 	bne.w	800e144 <kf_update+0xc54>
 800ddce:	eeb0 ba47 	vmov.f32	s22, s14
 800ddd2:	eef0 aa67 	vmov.f32	s21, s15
 800ddd6:	eef5 9a40 	vcmp.f32	s19, #0.0
 800ddda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddde:	f000 81bf 	beq.w	800e160 <kf_update+0xc70>
 800dde2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dde6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddea:	f000 821b 	beq.w	800e224 <kf_update+0xd34>
 800ddee:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800ddf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddf6:	eddf 7ad2 	vldr	s15, [pc, #840]	@ 800e140 <kf_update+0xc50>
 800ddfa:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800ddfe:	f040 826b 	bne.w	800e2d8 <kf_update+0xde8>
 800de02:	eef0 8a49 	vmov.f32	s17, s18
 800de06:	eef0 9a67 	vmov.f32	s19, s15
 800de0a:	eeb0 9a47 	vmov.f32	s18, s14
 800de0e:	e1cb      	b.n	800e1a8 <kf_update+0xcb8>
 800de10:	eddd 7a69 	vldr	s15, [sp, #420]	@ 0x1a4
 800de14:	eddd 6a68 	vldr	s13, [sp, #416]	@ 0x1a0
 800de18:	ed8d 8aba 	vstr	s16, [sp, #744]	@ 0x2e8
 800de1c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de1e:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800de22:	eef1 7a67 	vneg.f32	s15, s15
 800de26:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800de2a:	edd5 7a00 	vldr	s15, [r5]
 800de2e:	ed82 8a02 	vstr	s16, [r2, #8]
 800de32:	eef1 7a67 	vneg.f32	s15, s15
 800de36:	edc5 7a00 	vstr	s15, [r5]
 800de3a:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800de3e:	edd5 7a00 	vldr	s15, [r5]
 800de42:	ed82 8a03 	vstr	s16, [r2, #12]
 800de46:	ee77 6a66 	vsub.f32	s13, s14, s13
 800de4a:	eef1 7a67 	vneg.f32	s15, s15
 800de4e:	edcd 6a68 	vstr	s13, [sp, #416]	@ 0x1a0
 800de52:	ed82 8a04 	vstr	s16, [r2, #16]
 800de56:	edc5 7a00 	vstr	s15, [r5]
 800de5a:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de5c:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800de60:	edd5 7a00 	vldr	s15, [r5]
 800de64:	ed82 8a05 	vstr	s16, [r2, #20]
 800de68:	eef1 7a67 	vneg.f32	s15, s15
 800de6c:	2805      	cmp	r0, #5
 800de6e:	edc5 7a00 	vstr	s15, [r5]
 800de72:	f040 80ba 	bne.w	800dfea <kf_update+0xafa>
 800de76:	edd1 7a05 	vldr	s15, [r1, #20]
 800de7a:	ed8d 8aec 	vstr	s16, [sp, #944]	@ 0x3b0
 800de7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800de82:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de84:	edc1 7a05 	vstr	s15, [r1, #20]
 800de88:	eddd 7a9b 	vldr	s15, [sp, #620]	@ 0x26c
 800de8c:	ed82 8a07 	vstr	s16, [r2, #28]
 800de90:	eef1 7a67 	vneg.f32	s15, s15
 800de94:	ed82 8a08 	vstr	s16, [r2, #32]
 800de98:	edcd 7a9b 	vstr	s15, [sp, #620]	@ 0x26c
 800de9c:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800dea0:	edd5 7a00 	vldr	s15, [r5]
 800dea4:	eef1 7a67 	vneg.f32	s15, s15
 800dea8:	edc5 7a00 	vstr	s15, [r5]
 800deac:	ab68      	add	r3, sp, #416	@ 0x1a0
 800deae:	eb03 0586 	add.w	r5, r3, r6, lsl #2
 800deb2:	edd5 7a00 	vldr	s15, [r5]
 800deb6:	3001      	adds	r0, #1
 800deb8:	eef1 7a67 	vneg.f32	s15, s15
 800debc:	2809      	cmp	r0, #9
 800debe:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 800dec2:	f10c 0c09 	add.w	ip, ip, #9
 800dec6:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800deca:	f10e 0e09 	add.w	lr, lr, #9
 800dece:	f108 0809 	add.w	r8, r8, #9
 800ded2:	f109 0909 	add.w	r9, r9, #9
 800ded6:	f10a 0a09 	add.w	sl, sl, #9
 800deda:	f10b 0b09 	add.w	fp, fp, #9
 800dede:	f106 0609 	add.w	r6, r6, #9
 800dee2:	edc5 7a00 	vstr	s15, [r5]
 800dee6:	f47f adf6 	bne.w	800dad6 <kf_update+0x5e6>
 800deea:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800deee:	e65b      	b.n	800dba8 <kf_update+0x6b8>
 800def0:	edd1 7a02 	vldr	s15, [r1, #8]
 800def4:	ed8d 8ace 	vstr	s16, [sp, #824]	@ 0x338
 800def8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800defc:	ab68      	add	r3, sp, #416	@ 0x1a0
 800defe:	edc1 7a02 	vstr	s15, [r1, #8]
 800df02:	eddd 7a7d 	vldr	s15, [sp, #500]	@ 0x1f4
 800df06:	ed82 8a04 	vstr	s16, [r2, #16]
 800df0a:	eef1 7a67 	vneg.f32	s15, s15
 800df0e:	edcd 7a7d 	vstr	s15, [sp, #500]	@ 0x1f4
 800df12:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800df16:	edd5 7a00 	vldr	s15, [r5]
 800df1a:	ed82 8a05 	vstr	s16, [r2, #20]
 800df1e:	eef1 7a67 	vneg.f32	s15, s15
 800df22:	edc5 7a00 	vstr	s15, [r5]
 800df26:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800df2a:	edd5 7a00 	vldr	s15, [r5]
 800df2e:	ed82 8a06 	vstr	s16, [r2, #24]
 800df32:	eef1 7a67 	vneg.f32	s15, s15
 800df36:	edc5 7a00 	vstr	s15, [r5]
 800df3a:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df3c:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800df40:	edd5 7a00 	vldr	s15, [r5]
 800df44:	ed82 8a07 	vstr	s16, [r2, #28]
 800df48:	eef1 7a67 	vneg.f32	s15, s15
 800df4c:	2807      	cmp	r0, #7
 800df4e:	edc5 7a00 	vstr	s15, [r5]
 800df52:	f47f ae0e 	bne.w	800db72 <kf_update+0x682>
 800df56:	edd1 7a07 	vldr	s15, [r1, #28]
 800df5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800df5e:	f50d 6380 	add.w	r3, sp, #1024	@ 0x400
 800df62:	ed83 8a00 	vstr	s16, [r3]
 800df66:	edc1 7a07 	vstr	s15, [r1, #28]
 800df6a:	2547      	movs	r5, #71	@ 0x47
 800df6c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df6e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800df72:	edd5 7a00 	vldr	s15, [r5]
 800df76:	eef1 7a67 	vneg.f32	s15, s15
 800df7a:	3001      	adds	r0, #1
 800df7c:	edc5 7a00 	vstr	s15, [r5]
 800df80:	3224      	adds	r2, #36	@ 0x24
 800df82:	3609      	adds	r6, #9
 800df84:	f10c 0c09 	add.w	ip, ip, #9
 800df88:	3124      	adds	r1, #36	@ 0x24
 800df8a:	f10e 0e09 	add.w	lr, lr, #9
 800df8e:	f108 0809 	add.w	r8, r8, #9
 800df92:	f109 0909 	add.w	r9, r9, #9
 800df96:	f10a 0a09 	add.w	sl, sl, #9
 800df9a:	f10b 0b09 	add.w	fp, fp, #9
 800df9e:	e59a      	b.n	800dad6 <kf_update+0x5e6>
 800dfa0:	edd1 7a01 	vldr	s15, [r1, #4]
 800dfa4:	ed8d 8ac4 	vstr	s16, [sp, #784]	@ 0x310
 800dfa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dfac:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dfae:	edc1 7a01 	vstr	s15, [r1, #4]
 800dfb2:	eddd 7a73 	vldr	s15, [sp, #460]	@ 0x1cc
 800dfb6:	ed82 8a03 	vstr	s16, [r2, #12]
 800dfba:	eef1 7a67 	vneg.f32	s15, s15
 800dfbe:	edcd 7a73 	vstr	s15, [sp, #460]	@ 0x1cc
 800dfc2:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800dfc6:	edd5 7a00 	vldr	s15, [r5]
 800dfca:	ed82 8a04 	vstr	s16, [r2, #16]
 800dfce:	eef1 7a67 	vneg.f32	s15, s15
 800dfd2:	edc5 7a00 	vstr	s15, [r5]
 800dfd6:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800dfda:	edd5 7a00 	vldr	s15, [r5]
 800dfde:	ed82 8a05 	vstr	s16, [r2, #20]
 800dfe2:	eef1 7a67 	vneg.f32	s15, s15
 800dfe6:	edc5 7a00 	vstr	s15, [r5]
 800dfea:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dfec:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800dff0:	edd5 7a00 	vldr	s15, [r5]
 800dff4:	ed82 8a06 	vstr	s16, [r2, #24]
 800dff8:	eef1 7a67 	vneg.f32	s15, s15
 800dffc:	2806      	cmp	r0, #6
 800dffe:	edc5 7a00 	vstr	s15, [r5]
 800e002:	d19a      	bne.n	800df3a <kf_update+0xa4a>
 800e004:	edd1 7a06 	vldr	s15, [r1, #24]
 800e008:	ed8d 8af6 	vstr	s16, [sp, #984]	@ 0x3d8
 800e00c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e010:	ed82 8a08 	vstr	s16, [r2, #32]
 800e014:	edc1 7a06 	vstr	s15, [r1, #24]
 800e018:	eddd 7aa5 	vldr	s15, [sp, #660]	@ 0x294
 800e01c:	eef1 7a67 	vneg.f32	s15, s15
 800e020:	edcd 7aa5 	vstr	s15, [sp, #660]	@ 0x294
 800e024:	4635      	mov	r5, r6
 800e026:	e7a1      	b.n	800df6c <kf_update+0xa7c>
 800e028:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e02a:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800e02e:	edd5 7a00 	vldr	s15, [r5]
 800e032:	ed82 8a04 	vstr	s16, [r2, #16]
 800e036:	eef1 7a67 	vneg.f32	s15, s15
 800e03a:	2804      	cmp	r0, #4
 800e03c:	edc5 7a00 	vstr	s15, [r5]
 800e040:	f47f af0b 	bne.w	800de5a <kf_update+0x96a>
 800e044:	edd1 7a04 	vldr	s15, [r1, #16]
 800e048:	ed8d 8ae2 	vstr	s16, [sp, #904]	@ 0x388
 800e04c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e050:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e052:	edc1 7a04 	vstr	s15, [r1, #16]
 800e056:	eddd 7a91 	vldr	s15, [sp, #580]	@ 0x244
 800e05a:	ed82 8a06 	vstr	s16, [r2, #24]
 800e05e:	eef1 7a67 	vneg.f32	s15, s15
 800e062:	edcd 7a91 	vstr	s15, [sp, #580]	@ 0x244
 800e066:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800e06a:	edd5 7a00 	vldr	s15, [r5]
 800e06e:	ed82 8a07 	vstr	s16, [r2, #28]
 800e072:	eef1 7a67 	vneg.f32	s15, s15
 800e076:	edc5 7a00 	vstr	s15, [r5]
 800e07a:	ed82 8a08 	vstr	s16, [r2, #32]
 800e07e:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800e082:	edd5 7a00 	vldr	s15, [r5]
 800e086:	eef1 7a67 	vneg.f32	s15, s15
 800e08a:	edc5 7a00 	vstr	s15, [r5]
 800e08e:	e70d      	b.n	800deac <kf_update+0x9bc>
 800e090:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800e094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e098:	d005      	beq.n	800e0a6 <kf_update+0xbb6>
 800e09a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e09e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0a2:	f040 80fa 	bne.w	800e29a <kf_update+0xdaa>
 800e0a6:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e0aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0ae:	d068      	beq.n	800e182 <kf_update+0xc92>
 800e0b0:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e0b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0b8:	f040 8117 	bne.w	800e2ea <kf_update+0xdfa>
 800e0bc:	eeb0 aa68 	vmov.f32	s20, s17
 800e0c0:	eef0 ba68 	vmov.f32	s23, s17
 800e0c4:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e0c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0cc:	d007      	beq.n	800e0de <kf_update+0xbee>
 800e0ce:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e0d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0d6:	f040 80c8 	bne.w	800e26a <kf_update+0xd7a>
 800e0da:	eeb0 da68 	vmov.f32	s26, s17
 800e0de:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e0e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0e6:	f43f ae5c 	beq.w	800dda2 <kf_update+0x8b2>
 800e0ea:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0f2:	f040 80f7 	bne.w	800e2e4 <kf_update+0xdf4>
 800e0f6:	eef0 aa68 	vmov.f32	s21, s17
 800e0fa:	eef0 ca68 	vmov.f32	s25, s17
 800e0fe:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800e102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e106:	f43f ae66 	beq.w	800ddd6 <kf_update+0x8e6>
 800e10a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e10e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e112:	f040 80cd 	bne.w	800e2b0 <kf_update+0xdc0>
 800e116:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e11a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e11e:	f000 8086 	beq.w	800e22e <kf_update+0xd3e>
 800e122:	eeb0 9a68 	vmov.f32	s18, s17
 800e126:	eef0 9a68 	vmov.f32	s19, s17
 800e12a:	eeb0 ba68 	vmov.f32	s22, s17
 800e12e:	e03b      	b.n	800e1a8 <kf_update+0xcb8>
 800e130:	9b01      	ldr	r3, [sp, #4]
 800e132:	edd3 8a00 	vldr	s17, [r3]
 800e136:	e433      	b.n	800d9a0 <kf_update+0x4b0>
 800e138:	eef0 7a6d 	vmov.f32	s15, s27
 800e13c:	f7ff bb0c 	b.w	800d758 <kf_update+0x268>
 800e140:	00000000 	.word	0x00000000
 800e144:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e14c:	eef0 aa67 	vmov.f32	s21, s15
 800e150:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e154:	f040 80b6 	bne.w	800e2c4 <kf_update+0xdd4>
 800e158:	eef0 9a67 	vmov.f32	s19, s15
 800e15c:	eeb0 ba47 	vmov.f32	s22, s14
 800e160:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e168:	d01c      	beq.n	800e1a4 <kf_update+0xcb4>
 800e16a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e16e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e172:	d051      	beq.n	800e218 <kf_update+0xd28>
 800e174:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 800e140 <kf_update+0xc50>
 800e178:	ee68 8a89 	vmul.f32	s17, s17, s18
 800e17c:	eeb0 9a47 	vmov.f32	s18, s14
 800e180:	e012      	b.n	800e1a8 <kf_update+0xcb8>
 800e182:	eef0 ba4a 	vmov.f32	s23, s20
 800e186:	e79d      	b.n	800e0c4 <kf_update+0xbd4>
 800e188:	f20d 4d2c 	addw	sp, sp, #1068	@ 0x42c
 800e18c:	ecbd 8b10 	vpop	{d8-d15}
 800e190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e194:	eef0 7a6b 	vmov.f32	s15, s23
 800e198:	f7ff bade 	b.w	800d758 <kf_update+0x268>
 800e19c:	eef0 7a6d 	vmov.f32	s15, s27
 800e1a0:	f7ff bb89 	b.w	800d8b6 <kf_update+0x3c6>
 800e1a4:	eef0 8a49 	vmov.f32	s17, s18
 800e1a8:	edd4 3a01 	vldr	s7, [r4, #4]
 800e1ac:	ed94 4a02 	vldr	s8, [r4, #8]
 800e1b0:	edd4 4a03 	vldr	s9, [r4, #12]
 800e1b4:	ed94 5a04 	vldr	s10, [r4, #16]
 800e1b8:	edd4 5a05 	vldr	s11, [r4, #20]
 800e1bc:	ed94 6a06 	vldr	s12, [r4, #24]
 800e1c0:	edd4 6a07 	vldr	s13, [r4, #28]
 800e1c4:	ed94 7a08 	vldr	s14, [r4, #32]
 800e1c8:	edd4 7a09 	vldr	s15, [r4, #36]	@ 0x24
 800e1cc:	ee73 3aab 	vadd.f32	s7, s7, s23
 800e1d0:	ee34 4a0a 	vadd.f32	s8, s8, s20
 800e1d4:	ee74 4a8d 	vadd.f32	s9, s9, s26
 800e1d8:	ee35 5a2c 	vadd.f32	s10, s10, s25
 800e1dc:	ee75 5aaa 	vadd.f32	s11, s11, s21
 800e1e0:	ee36 6a0b 	vadd.f32	s12, s12, s22
 800e1e4:	ee76 6aa9 	vadd.f32	s13, s13, s19
 800e1e8:	ee37 7a09 	vadd.f32	s14, s14, s18
 800e1ec:	ee77 7aa8 	vadd.f32	s15, s15, s17
 800e1f0:	edc4 3a01 	vstr	s7, [r4, #4]
 800e1f4:	ed84 4a02 	vstr	s8, [r4, #8]
 800e1f8:	edc4 4a03 	vstr	s9, [r4, #12]
 800e1fc:	ed84 5a04 	vstr	s10, [r4, #16]
 800e200:	edc4 5a05 	vstr	s11, [r4, #20]
 800e204:	ed84 6a06 	vstr	s12, [r4, #24]
 800e208:	edc4 6a07 	vstr	s13, [r4, #28]
 800e20c:	ed84 7a08 	vstr	s14, [r4, #32]
 800e210:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 800e214:	f7ff b9cc 	b.w	800d5b0 <kf_update+0xc0>
 800e218:	eeb0 9a68 	vmov.f32	s18, s17
 800e21c:	e7c4      	b.n	800e1a8 <kf_update+0xcb8>
 800e21e:	eef0 aa68 	vmov.f32	s21, s17
 800e222:	e76c      	b.n	800e0fe <kf_update+0xc0e>
 800e224:	eeb0 9a68 	vmov.f32	s18, s17
 800e228:	eef0 9a68 	vmov.f32	s19, s17
 800e22c:	e7bc      	b.n	800e1a8 <kf_update+0xcb8>
 800e22e:	eeb0 ba69 	vmov.f32	s22, s19
 800e232:	e795      	b.n	800e160 <kf_update+0xc70>
 800e234:	eeb0 da67 	vmov.f32	s26, s15
 800e238:	eeb0 aa4c 	vmov.f32	s20, s24
 800e23c:	e74f      	b.n	800e0de <kf_update+0xbee>
 800e23e:	eeb0 aa4c 	vmov.f32	s20, s24
 800e242:	e73f      	b.n	800e0c4 <kf_update+0xbd4>
 800e244:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e24c:	f43f af3a 	beq.w	800e0c4 <kf_update+0xbd4>
 800e250:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e258:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e25c:	f47f ad93 	bne.w	800dd86 <kf_update+0x896>
 800e260:	e7e8      	b.n	800e234 <kf_update+0xd44>
 800e262:	ee67 7aad 	vmul.f32	s15, s15, s27
 800e266:	f7ff bb26 	b.w	800d8b6 <kf_update+0x3c6>
 800e26a:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e26e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e272:	ed5f 7a4d 	vldr	s15, [pc, #-308]	@ 800e140 <kf_update+0xc50>
 800e276:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800e27a:	f43f ad8e 	beq.w	800dd9a <kf_update+0x8aa>
 800e27e:	eeb0 da67 	vmov.f32	s26, s15
 800e282:	eef5 aa40 	vcmp.f32	s21, #0.0
 800e286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e28a:	ee68 7aac 	vmul.f32	s15, s17, s25
 800e28e:	d126      	bne.n	800e2de <kf_update+0xdee>
 800e290:	eef0 aa67 	vmov.f32	s21, s15
 800e294:	eef0 ca47 	vmov.f32	s25, s14
 800e298:	e731      	b.n	800e0fe <kf_update+0xc0e>
 800e29a:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e29e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2a2:	ed5f ba59 	vldr	s23, [pc, #-356]	@ 800e140 <kf_update+0xc50>
 800e2a6:	ee2c ca28 	vmul.f32	s24, s24, s17
 800e2aa:	f47f ad64 	bne.w	800dd76 <kf_update+0x886>
 800e2ae:	e7c6      	b.n	800e23e <kf_update+0xd4e>
 800e2b0:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e2b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2b8:	ed1f 7a5f 	vldr	s14, [pc, #-380]	@ 800e140 <kf_update+0xc50>
 800e2bc:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e2c0:	f43f af4a 	beq.w	800e158 <kf_update+0xc68>
 800e2c4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e2c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2cc:	eeb0 ba47 	vmov.f32	s22, s14
 800e2d0:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800e2d4:	f43f ad95 	beq.w	800de02 <kf_update+0x912>
 800e2d8:	eef0 9a67 	vmov.f32	s19, s15
 800e2dc:	e74c      	b.n	800e178 <kf_update+0xc88>
 800e2de:	eef0 ca47 	vmov.f32	s25, s14
 800e2e2:	e56c      	b.n	800ddbe <kf_update+0x8ce>
 800e2e4:	ed1f 7a6a 	vldr	s14, [pc, #-424]	@ 800e140 <kf_update+0xc50>
 800e2e8:	e7cb      	b.n	800e282 <kf_update+0xd92>
 800e2ea:	ed1f ca6b 	vldr	s24, [pc, #-428]	@ 800e140 <kf_update+0xc50>
 800e2ee:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2f6:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e2fa:	eef0 ba4c 	vmov.f32	s23, s24
 800e2fe:	f47f ad42 	bne.w	800dd86 <kf_update+0x896>
 800e302:	e797      	b.n	800e234 <kf_update+0xd44>

0800e304 <q2hpr>:
 800e304:	b510      	push	{r4, lr}
 800e306:	edd0 7a00 	vldr	s15, [r0]
 800e30a:	edd0 5a01 	vldr	s11, [r0, #4]
 800e30e:	ed90 7a02 	vldr	s14, [r0, #8]
 800e312:	ed90 5a03 	vldr	s10, [r0, #12]
 800e316:	ee67 0aa7 	vmul.f32	s1, s15, s15
 800e31a:	ee25 6aa5 	vmul.f32	s12, s11, s11
 800e31e:	ee65 6a87 	vmul.f32	s13, s11, s14
 800e322:	ee25 0a65 	vnmul.f32	s0, s10, s11
 800e326:	ed2d 8b08 	vpush	{d8-d11}
 800e32a:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e32e:	460c      	mov	r4, r1
 800e330:	eee7 6a85 	vfma.f32	s13, s15, s10
 800e334:	ee36 aa06 	vadd.f32	s20, s12, s12
 800e338:	ee70 0aa0 	vadd.f32	s1, s1, s1
 800e33c:	ee27 6a07 	vmul.f32	s12, s14, s14
 800e340:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e344:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e348:	ee30 ba8a 	vadd.f32	s22, s1, s20
 800e34c:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800e350:	ee76 aa06 	vadd.f32	s21, s12, s12
 800e354:	ee37 8aa7 	vadd.f32	s16, s15, s15
 800e358:	ee77 8a07 	vadd.f32	s17, s14, s14
 800e35c:	ee70 9a00 	vadd.f32	s19, s0, s0
 800e360:	ee36 9aa6 	vadd.f32	s18, s13, s13
 800e364:	ee3b bacb 	vsub.f32	s22, s23, s22
 800e368:	bb6a      	cbnz	r2, 800e3c6 <q2hpr+0xc2>
 800e36a:	ee70 0aaa 	vadd.f32	s1, s1, s21
 800e36e:	ee38 0a68 	vsub.f32	s0, s16, s17
 800e372:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e376:	f005 f9f7 	bl	8013768 <atan2f>
 800e37a:	eeb0 8a40 	vmov.f32	s16, s0
 800e37e:	eeb0 0a49 	vmov.f32	s0, s18
 800e382:	f005 f9c5 	bl	8013710 <asinf>
 800e386:	eef0 0a4b 	vmov.f32	s1, s22
 800e38a:	eef0 8a40 	vmov.f32	s17, s0
 800e38e:	eeb0 0a69 	vmov.f32	s0, s19
 800e392:	f005 f9e9 	bl	8013768 <atan2f>
 800e396:	eef1 8a68 	vneg.f32	s17, s17
 800e39a:	eeb0 9a40 	vmov.f32	s18, s0
 800e39e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e3a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3a6:	ed84 8a00 	vstr	s16, [r4]
 800e3aa:	ed84 9a02 	vstr	s18, [r4, #8]
 800e3ae:	edc4 8a01 	vstr	s17, [r4, #4]
 800e3b2:	d505      	bpl.n	800e3c0 <q2hpr+0xbc>
 800e3b4:	eddf 7a13 	vldr	s15, [pc, #76]	@ 800e404 <q2hpr+0x100>
 800e3b8:	ee38 8a27 	vadd.f32	s16, s16, s15
 800e3bc:	ed84 8a00 	vstr	s16, [r4]
 800e3c0:	ecbd 8b08 	vpop	{d8-d11}
 800e3c4:	bd10      	pop	{r4, pc}
 800e3c6:	eeb0 0a69 	vmov.f32	s0, s19
 800e3ca:	f005 f9a1 	bl	8013710 <asinf>
 800e3ce:	eef0 0a4b 	vmov.f32	s1, s22
 800e3d2:	eef0 7a40 	vmov.f32	s15, s0
 800e3d6:	eeb0 0a49 	vmov.f32	s0, s18
 800e3da:	eeb0 9a67 	vmov.f32	s18, s15
 800e3de:	f005 f9c3 	bl	8013768 <atan2f>
 800e3e2:	ee7a 0a2a 	vadd.f32	s1, s20, s21
 800e3e6:	eeb0 7a40 	vmov.f32	s14, s0
 800e3ea:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e3ee:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e3f2:	eeb1 0a40 	vneg.f32	s0, s0
 800e3f6:	eef1 8a47 	vneg.f32	s17, s14
 800e3fa:	f005 f9b5 	bl	8013768 <atan2f>
 800e3fe:	eeb0 8a40 	vmov.f32	s16, s0
 800e402:	e7cc      	b.n	800e39e <q2hpr+0x9a>
 800e404:	40c90fdb 	.word	0x40c90fdb

0800e408 <output_update>:
 800e408:	edd0 7a01 	vldr	s15, [r0, #4]
 800e40c:	ed90 5a02 	vldr	s10, [r0, #8]
 800e410:	ed90 7a00 	vldr	s14, [r0]
 800e414:	edd0 5a03 	vldr	s11, [r0, #12]
 800e418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e41c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800e420:	ee67 6a85 	vmul.f32	s13, s15, s10
 800e424:	eea7 6a07 	vfma.f32	s12, s14, s14
 800e428:	4615      	mov	r5, r2
 800e42a:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800e42e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800e432:	eee7 6a25 	vfma.f32	s13, s14, s11
 800e436:	460f      	mov	r7, r1
 800e438:	461e      	mov	r6, r3
 800e43a:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e43e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e442:	ee37 7a07 	vadd.f32	s14, s14, s14
 800e446:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e44a:	ee76 6aa6 	vadd.f32	s13, s13, s13
 800e44e:	ee36 6a06 	vadd.f32	s12, s12, s12
 800e452:	2a00      	cmp	r2, #0
 800e454:	d14b      	bne.n	800e4ee <output_update+0xe6>
 800e456:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e45a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e45e:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800e462:	eef1 6a66 	vneg.f32	s13, s13
 800e466:	edc3 6a00 	vstr	s13, [r3]
 800e46a:	edc3 7a01 	vstr	s15, [r3, #4]
 800e46e:	ed83 7a02 	vstr	s14, [r3, #8]
 800e472:	4629      	mov	r1, r5
 800e474:	4604      	mov	r4, r0
 800e476:	f7ff ff45 	bl	800e304 <q2hpr>
 800e47a:	ed95 7a01 	vldr	s14, [r5, #4]
 800e47e:	edd5 7a02 	vldr	s15, [r5, #8]
 800e482:	edd5 6a00 	vldr	s13, [r5]
 800e486:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800e59c <output_update+0x194>
 800e48a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e5a0 <output_update+0x198>
 800e48e:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e492:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e496:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e49a:	ed85 7a01 	vstr	s14, [r5, #4]
 800e49e:	edc5 6a00 	vstr	s13, [r5]
 800e4a2:	edc5 7a02 	vstr	s15, [r5, #8]
 800e4a6:	ed97 7a01 	vldr	s14, [r7, #4]
 800e4aa:	edd6 7a00 	vldr	s15, [r6]
 800e4ae:	6823      	ldr	r3, [r4, #0]
 800e4b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4b4:	edc8 7a00 	vstr	s15, [r8]
 800e4b8:	ed97 7a00 	vldr	s14, [r7]
 800e4bc:	edd6 7a01 	vldr	s15, [r6, #4]
 800e4c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4c4:	edc8 7a01 	vstr	s15, [r8, #4]
 800e4c8:	edd6 7a02 	vldr	s15, [r6, #8]
 800e4cc:	ed97 7a02 	vldr	s14, [r7, #8]
 800e4d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e4d4:	edc8 7a02 	vstr	s15, [r8, #8]
 800e4d8:	edd4 7a02 	vldr	s15, [r4, #8]
 800e4dc:	6862      	ldr	r2, [r4, #4]
 800e4de:	6022      	str	r2, [r4, #0]
 800e4e0:	eef1 7a67 	vneg.f32	s15, s15
 800e4e4:	6063      	str	r3, [r4, #4]
 800e4e6:	edc4 7a02 	vstr	s15, [r4, #8]
 800e4ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4ee:	2a01      	cmp	r2, #1
 800e4f0:	d015      	beq.n	800e51e <output_update+0x116>
 800e4f2:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800e5a0 <output_update+0x198>
 800e4f6:	edd5 6a00 	vldr	s13, [r5]
 800e4fa:	ed95 7a01 	vldr	s14, [r5, #4]
 800e4fe:	edd5 7a02 	vldr	s15, [r5, #8]
 800e502:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e506:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e50a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e50e:	edc5 6a00 	vstr	s13, [r5]
 800e512:	ed85 7a01 	vstr	s14, [r5, #4]
 800e516:	edc5 7a02 	vstr	s15, [r5, #8]
 800e51a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e51e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e522:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e526:	ee36 6a65 	vsub.f32	s12, s12, s11
 800e52a:	eef1 6a66 	vneg.f32	s13, s13
 800e52e:	edc3 7a00 	vstr	s15, [r3]
 800e532:	edc3 6a01 	vstr	s13, [r3, #4]
 800e536:	ed83 6a02 	vstr	s12, [r3, #8]
 800e53a:	4629      	mov	r1, r5
 800e53c:	f7ff fee2 	bl	800e304 <q2hpr>
 800e540:	edd5 6a00 	vldr	s13, [r5]
 800e544:	ed95 7a01 	vldr	s14, [r5, #4]
 800e548:	edd5 7a02 	vldr	s15, [r5, #8]
 800e54c:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800e5a0 <output_update+0x198>
 800e550:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e554:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e558:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e55c:	ed85 7a01 	vstr	s14, [r5, #4]
 800e560:	edc5 6a00 	vstr	s13, [r5]
 800e564:	edc5 7a02 	vstr	s15, [r5, #8]
 800e568:	ed97 7a00 	vldr	s14, [r7]
 800e56c:	edd6 7a00 	vldr	s15, [r6]
 800e570:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e574:	edc8 7a00 	vstr	s15, [r8]
 800e578:	ed97 7a01 	vldr	s14, [r7, #4]
 800e57c:	edd6 7a01 	vldr	s15, [r6, #4]
 800e580:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e584:	edc8 7a01 	vstr	s15, [r8, #4]
 800e588:	edd6 7a02 	vldr	s15, [r6, #8]
 800e58c:	ed97 7a02 	vldr	s14, [r7, #8]
 800e590:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e594:	edc8 7a02 	vstr	s15, [r8, #8]
 800e598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e59c:	c2652ee1 	.word	0xc2652ee1
 800e5a0:	42652ee1 	.word	0x42652ee1

0800e5a4 <MFX_emptyAttitude>:
 800e5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5a8:	ed2d 8b02 	vpush	{d8}
 800e5ac:	4fe9      	ldr	r7, [pc, #932]	@ (800e954 <MFX_emptyAttitude+0x3b0>)
 800e5ae:	eddf 8aea 	vldr	s17, [pc, #936]	@ 800e958 <MFX_emptyAttitude+0x3b4>
 800e5b2:	f6ad 4dd4 	subw	sp, sp, #3284	@ 0xcd4
 800e5b6:	f04f 0800 	mov.w	r8, #0
 800e5ba:	f50d 64d7 	add.w	r4, sp, #1720	@ 0x6b8
 800e5be:	46bc      	mov	ip, r7
 800e5c0:	e9c4 8800 	strd	r8, r8, [r4]
 800e5c4:	f83c 3b04 	ldrh.w	r3, [ip], #4
 800e5c8:	f8c4 8008 	str.w	r8, [r4, #8]
 800e5cc:	f88d 854a 	strb.w	r8, [sp, #1354]	@ 0x54a
 800e5d0:	f8ad 3548 	strh.w	r3, [sp, #1352]	@ 0x548
 800e5d4:	4681      	mov	r9, r0
 800e5d6:	f8dd 3548 	ldr.w	r3, [sp, #1352]	@ 0x548
 800e5da:	f8ad 30a8 	strh.w	r3, [sp, #168]	@ 0xa8
 800e5de:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800e5e2:	0c1b      	lsrs	r3, r3, #16
 800e5e4:	f88d 30aa 	strb.w	r3, [sp, #170]	@ 0xaa
 800e5e8:	ab2b      	add	r3, sp, #172	@ 0xac
 800e5ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e5ee:	ab2e      	add	r3, sp, #184	@ 0xb8
 800e5f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e5f4:	ab31      	add	r3, sp, #196	@ 0xc4
 800e5f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e5fa:	ab34      	add	r3, sp, #208	@ 0xd0
 800e5fc:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 800e600:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e604:	ab37      	add	r3, sp, #220	@ 0xdc
 800e606:	edcd 8a08 	vstr	s17, [sp, #32]
 800e60a:	edcd 8a09 	vstr	s17, [sp, #36]	@ 0x24
 800e60e:	edcd 8a0a 	vstr	s17, [sp, #40]	@ 0x28
 800e612:	ed8d 8a0b 	vstr	s16, [sp, #44]	@ 0x2c
 800e616:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e61a:	ab3a      	add	r3, sp, #232	@ 0xe8
 800e61c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e620:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e624:	f10d 0e44 	add.w	lr, sp, #68	@ 0x44
 800e628:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e62c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e630:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e634:	f44f 75b4 	mov.w	r5, #360	@ 0x168
 800e638:	f8dc 3000 	ldr.w	r3, [ip]
 800e63c:	f8ce 3000 	str.w	r3, [lr]
 800e640:	462a      	mov	r2, r5
 800e642:	4641      	mov	r1, r8
 800e644:	4620      	mov	r0, r4
 800e646:	f004 fff5 	bl	8013634 <memset>
 800e64a:	f44f 56f0 	mov.w	r6, #7680	@ 0x1e00
 800e64e:	462a      	mov	r2, r5
 800e650:	4621      	mov	r1, r4
 800e652:	a840      	add	r0, sp, #256	@ 0x100
 800e654:	f8ad 60f8 	strh.w	r6, [sp, #248]	@ 0xf8
 800e658:	f005 f81e 	bl	8013698 <memcpy>
 800e65c:	462a      	mov	r2, r5
 800e65e:	4641      	mov	r1, r8
 800e660:	4620      	mov	r0, r4
 800e662:	ed8d 8a3f 	vstr	s16, [sp, #252]	@ 0xfc
 800e666:	f004 ffe5 	bl	8013634 <memset>
 800e66a:	462a      	mov	r2, r5
 800e66c:	4621      	mov	r1, r4
 800e66e:	a89c      	add	r0, sp, #624	@ 0x270
 800e670:	f8ad 6268 	strh.w	r6, [sp, #616]	@ 0x268
 800e674:	f005 f810 	bl	8013698 <memcpy>
 800e678:	462a      	mov	r2, r5
 800e67a:	4641      	mov	r1, r8
 800e67c:	4620      	mov	r0, r4
 800e67e:	ed8d 8a9b 	vstr	s16, [sp, #620]	@ 0x26c
 800e682:	f004 ffd7 	bl	8013634 <memset>
 800e686:	462a      	mov	r2, r5
 800e688:	4621      	mov	r1, r4
 800e68a:	a8f8      	add	r0, sp, #992	@ 0x3e0
 800e68c:	f8ad 63d8 	strh.w	r6, [sp, #984]	@ 0x3d8
 800e690:	f005 f802 	bl	8013698 <memcpy>
 800e694:	462a      	mov	r2, r5
 800e696:	4641      	mov	r1, r8
 800e698:	4620      	mov	r0, r4
 800e69a:	ed8d 8af7 	vstr	s16, [sp, #988]	@ 0x3dc
 800e69e:	f004 ffc9 	bl	8013634 <memset>
 800e6a2:	462a      	mov	r2, r5
 800e6a4:	4621      	mov	r1, r4
 800e6a6:	f50d 60aa 	add.w	r0, sp, #1360	@ 0x550
 800e6aa:	f8ad 6548 	strh.w	r6, [sp, #1352]	@ 0x548
 800e6ae:	f004 fff3 	bl	8013698 <memcpy>
 800e6b2:	f04f 0301 	mov.w	r3, #1
 800e6b6:	f88d 3068 	strb.w	r3, [sp, #104]	@ 0x68
 800e6ba:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 800e6be:	4ba7      	ldr	r3, [pc, #668]	@ (800e95c <MFX_emptyAttitude+0x3b8>)
 800e6c0:	9320      	str	r3, [sp, #128]	@ 0x80
 800e6c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e6c4:	ae0c      	add	r6, sp, #48	@ 0x30
 800e6c6:	46b3      	mov	fp, r6
 800e6c8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e6ca:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800e6ce:	e9c4 8800 	strd	r8, r8, [r4]
 800e6d2:	e9c4 8802 	strd	r8, r8, [r4, #8]
 800e6d6:	f8c4 8010 	str.w	r8, [r4, #16]
 800e6da:	f10d 0c6c 	add.w	ip, sp, #108	@ 0x6c
 800e6de:	46a6      	mov	lr, r4
 800e6e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e6e4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e6e8:	f50d 6aa9 	add.w	sl, sp, #1352	@ 0x548
 800e6ec:	682d      	ldr	r5, [r5, #0]
 800e6ee:	f8cc 5000 	str.w	r5, [ip]
 800e6f2:	af21      	add	r7, sp, #132	@ 0x84
 800e6f4:	ed8a 8a01 	vstr	s16, [sl, #4]
 800e6f8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e6fa:	ab1a      	add	r3, sp, #104	@ 0x68
 800e6fc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e700:	abf6      	add	r3, sp, #984	@ 0x3d8
 800e702:	9300      	str	r3, [sp, #0]
 800e704:	aa3e      	add	r2, sp, #248	@ 0xf8
 800e706:	f8c7 8000 	str.w	r8, [r7]
 800e70a:	ab9a      	add	r3, sp, #616	@ 0x268
 800e70c:	a911      	add	r1, sp, #68	@ 0x44
 800e70e:	9403      	str	r4, [sp, #12]
 800e710:	2001      	movs	r0, #1
 800e712:	f7fe fa31 	bl	800cb78 <DataHist_parameters>
 800e716:	4b92      	ldr	r3, [pc, #584]	@ (800e960 <MFX_emptyAttitude+0x3bc>)
 800e718:	f8c9 3018 	str.w	r3, [r9, #24]
 800e71c:	4b91      	ldr	r3, [pc, #580]	@ (800e964 <MFX_emptyAttitude+0x3c0>)
 800e71e:	f8c9 301c 	str.w	r3, [r9, #28]
 800e722:	4b91      	ldr	r3, [pc, #580]	@ (800e968 <MFX_emptyAttitude+0x3c4>)
 800e724:	f8c9 3020 	str.w	r3, [r9, #32]
 800e728:	4b90      	ldr	r3, [pc, #576]	@ (800e96c <MFX_emptyAttitude+0x3c8>)
 800e72a:	f8c9 3024 	str.w	r3, [r9, #36]	@ 0x24
 800e72e:	4b90      	ldr	r3, [pc, #576]	@ (800e970 <MFX_emptyAttitude+0x3cc>)
 800e730:	f8c9 3028 	str.w	r3, [r9, #40]	@ 0x28
 800e734:	4b8f      	ldr	r3, [pc, #572]	@ (800e974 <MFX_emptyAttitude+0x3d0>)
 800e736:	f8c9 302c 	str.w	r3, [r9, #44]	@ 0x2c
 800e73a:	4b8f      	ldr	r3, [pc, #572]	@ (800e978 <MFX_emptyAttitude+0x3d4>)
 800e73c:	f8c9 3030 	str.w	r3, [r9, #48]	@ 0x30
 800e740:	f10d 0cac 	add.w	ip, sp, #172	@ 0xac
 800e744:	4b8d      	ldr	r3, [pc, #564]	@ (800e97c <MFX_emptyAttitude+0x3d8>)
 800e746:	f8c9 3034 	str.w	r3, [r9, #52]	@ 0x34
 800e74a:	e8bc 0007 	ldmia.w	ip!, {r0, r1, r2}
 800e74e:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800e752:	f8a9 3070 	strh.w	r3, [r9, #112]	@ 0x70
 800e756:	f89d 30aa 	ldrb.w	r3, [sp, #170]	@ 0xaa
 800e75a:	f889 3072 	strb.w	r3, [r9, #114]	@ 0x72
 800e75e:	f240 1301 	movw	r3, #257	@ 0x101
 800e762:	f8a9 3000 	strh.w	r3, [r9]
 800e766:	f8a9 3004 	strh.w	r3, [r9, #4]
 800e76a:	4b85      	ldr	r3, [pc, #532]	@ (800e980 <MFX_emptyAttitude+0x3dc>)
 800e76c:	f8c9 300c 	str.w	r3, [r9, #12]
 800e770:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800e774:	f8c9 1078 	str.w	r1, [r9, #120]	@ 0x78
 800e778:	4b82      	ldr	r3, [pc, #520]	@ (800e984 <MFX_emptyAttitude+0x3e0>)
 800e77a:	f8c9 207c 	str.w	r2, [r9, #124]	@ 0x7c
 800e77e:	af2e      	add	r7, sp, #184	@ 0xb8
 800e780:	2000      	movs	r0, #0
 800e782:	2100      	movs	r1, #0
 800e784:	f8c9 3014 	str.w	r3, [r9, #20]
 800e788:	e9c9 8816 	strd	r8, r8, [r9, #88]	@ 0x58
 800e78c:	e9c9 881a 	strd	r8, r8, [r9, #104]	@ 0x68
 800e790:	e9c9 0118 	strd	r0, r1, [r9, #96]	@ 0x60
 800e794:	f8a9 8002 	strh.w	r8, [r9, #2]
 800e798:	ed89 8a02 	vstr	s16, [r9, #8]
 800e79c:	ed89 8a04 	vstr	s16, [r9, #16]
 800e7a0:	cf07      	ldmia	r7!, {r0, r1, r2}
 800e7a2:	ae31      	add	r6, sp, #196	@ 0xc4
 800e7a4:	f8c9 0080 	str.w	r0, [r9, #128]	@ 0x80
 800e7a8:	f8c9 1084 	str.w	r1, [r9, #132]	@ 0x84
 800e7ac:	f8c9 2088 	str.w	r2, [r9, #136]	@ 0x88
 800e7b0:	ce07      	ldmia	r6!, {r0, r1, r2}
 800e7b2:	ad34      	add	r5, sp, #208	@ 0xd0
 800e7b4:	f8c9 008c 	str.w	r0, [r9, #140]	@ 0x8c
 800e7b8:	f8c9 1090 	str.w	r1, [r9, #144]	@ 0x90
 800e7bc:	f8c9 2094 	str.w	r2, [r9, #148]	@ 0x94
 800e7c0:	cd07      	ldmia	r5!, {r0, r1, r2}
 800e7c2:	f10d 0bdc 	add.w	fp, sp, #220	@ 0xdc
 800e7c6:	f8c9 0098 	str.w	r0, [r9, #152]	@ 0x98
 800e7ca:	f8c9 109c 	str.w	r1, [r9, #156]	@ 0x9c
 800e7ce:	f8c9 20a0 	str.w	r2, [r9, #160]	@ 0xa0
 800e7d2:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
 800e7d6:	f10d 0ee8 	add.w	lr, sp, #232	@ 0xe8
 800e7da:	f8c9 00a4 	str.w	r0, [r9, #164]	@ 0xa4
 800e7de:	f8c9 10a8 	str.w	r1, [r9, #168]	@ 0xa8
 800e7e2:	f8c9 20ac 	str.w	r2, [r9, #172]	@ 0xac
 800e7e6:	e8be 0007 	ldmia.w	lr!, {r0, r1, r2}
 800e7ea:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 800e988 <MFX_emptyAttitude+0x3e4>
 800e7ee:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800e98c <MFX_emptyAttitude+0x3e8>
 800e7f2:	eddf 7a67 	vldr	s15, [pc, #412]	@ 800e990 <MFX_emptyAttitude+0x3ec>
 800e7f6:	f8c9 20b8 	str.w	r2, [r9, #184]	@ 0xb8
 800e7fa:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e7fe:	f44f 1248 	mov.w	r2, #3276800	@ 0x320000
 800e802:	f8c9 00b0 	str.w	r0, [r9, #176]	@ 0xb0
 800e806:	f8c9 10b4 	str.w	r1, [r9, #180]	@ 0xb4
 800e80a:	ed89 6a65 	vstr	s12, [r9, #404]	@ 0x194
 800e80e:	edc9 6a66 	vstr	s13, [r9, #408]	@ 0x198
 800e812:	ed89 7a67 	vstr	s14, [r9, #412]	@ 0x19c
 800e816:	edc9 8a64 	vstr	s17, [r9, #400]	@ 0x190
 800e81a:	edc9 8a30 	vstr	s17, [r9, #192]	@ 0xc0
 800e81e:	edc9 8a4a 	vstr	s17, [r9, #296]	@ 0x128
 800e822:	edc9 8a31 	vstr	s17, [r9, #196]	@ 0xc4
 800e826:	edc9 8a4b 	vstr	s17, [r9, #300]	@ 0x12c
 800e82a:	edc9 8a32 	vstr	s17, [r9, #200]	@ 0xc8
 800e82e:	edc9 8a4c 	vstr	s17, [r9, #304]	@ 0x130
 800e832:	edc9 8a33 	vstr	s17, [r9, #204]	@ 0xcc
 800e836:	edc9 8a4d 	vstr	s17, [r9, #308]	@ 0x134
 800e83a:	edc9 8a34 	vstr	s17, [r9, #208]	@ 0xd0
 800e83e:	edc9 8a4e 	vstr	s17, [r9, #312]	@ 0x138
 800e842:	edc9 8a35 	vstr	s17, [r9, #212]	@ 0xd4
 800e846:	edc9 8a4f 	vstr	s17, [r9, #316]	@ 0x13c
 800e84a:	edc9 8a36 	vstr	s17, [r9, #216]	@ 0xd8
 800e84e:	edc9 8a50 	vstr	s17, [r9, #320]	@ 0x140
 800e852:	edc9 8a37 	vstr	s17, [r9, #220]	@ 0xdc
 800e856:	edc9 8a51 	vstr	s17, [r9, #324]	@ 0x144
 800e85a:	edc9 8a38 	vstr	s17, [r9, #224]	@ 0xe0
 800e85e:	edc9 8a52 	vstr	s17, [r9, #328]	@ 0x148
 800e862:	edc9 8a39 	vstr	s17, [r9, #228]	@ 0xe4
 800e866:	edc9 8a53 	vstr	s17, [r9, #332]	@ 0x14c
 800e86a:	edc9 8a3a 	vstr	s17, [r9, #232]	@ 0xe8
 800e86e:	edc9 8a54 	vstr	s17, [r9, #336]	@ 0x150
 800e872:	edc9 8a3b 	vstr	s17, [r9, #236]	@ 0xec
 800e876:	edc9 8a55 	vstr	s17, [r9, #340]	@ 0x154
 800e87a:	edc9 8a3c 	vstr	s17, [r9, #240]	@ 0xf0
 800e87e:	edc9 8a56 	vstr	s17, [r9, #344]	@ 0x158
 800e882:	edc9 8a3d 	vstr	s17, [r9, #244]	@ 0xf4
 800e886:	edc9 8a57 	vstr	s17, [r9, #348]	@ 0x15c
 800e88a:	edc9 8a3e 	vstr	s17, [r9, #248]	@ 0xf8
 800e88e:	edc9 8a58 	vstr	s17, [r9, #352]	@ 0x160
 800e892:	edc9 8a3f 	vstr	s17, [r9, #252]	@ 0xfc
 800e896:	edc9 8a59 	vstr	s17, [r9, #356]	@ 0x164
 800e89a:	edc9 8a40 	vstr	s17, [r9, #256]	@ 0x100
 800e89e:	edc9 8a5a 	vstr	s17, [r9, #360]	@ 0x168
 800e8a2:	f8c9 21a0 	str.w	r2, [r9, #416]	@ 0x1a0
 800e8a6:	f04f 0201 	mov.w	r2, #1
 800e8aa:	edc9 7a75 	vstr	s15, [r9, #468]	@ 0x1d4
 800e8ae:	edc9 8a41 	vstr	s17, [r9, #260]	@ 0x104
 800e8b2:	edc9 8a5b 	vstr	s17, [r9, #364]	@ 0x16c
 800e8b6:	edc9 8a42 	vstr	s17, [r9, #264]	@ 0x108
 800e8ba:	edc9 8a5c 	vstr	s17, [r9, #368]	@ 0x170
 800e8be:	edc9 8a43 	vstr	s17, [r9, #268]	@ 0x10c
 800e8c2:	edc9 8a5d 	vstr	s17, [r9, #372]	@ 0x174
 800e8c6:	edc9 8a44 	vstr	s17, [r9, #272]	@ 0x110
 800e8ca:	edc9 8a5e 	vstr	s17, [r9, #376]	@ 0x178
 800e8ce:	edc9 8a45 	vstr	s17, [r9, #276]	@ 0x114
 800e8d2:	edc9 8a5f 	vstr	s17, [r9, #380]	@ 0x17c
 800e8d6:	edc9 8a46 	vstr	s17, [r9, #280]	@ 0x118
 800e8da:	edc9 8a60 	vstr	s17, [r9, #384]	@ 0x180
 800e8de:	edc9 8a47 	vstr	s17, [r9, #284]	@ 0x11c
 800e8e2:	edc9 8a61 	vstr	s17, [r9, #388]	@ 0x184
 800e8e6:	edc9 8a48 	vstr	s17, [r9, #288]	@ 0x120
 800e8ea:	edc9 8a62 	vstr	s17, [r9, #392]	@ 0x188
 800e8ee:	edc9 8a49 	vstr	s17, [r9, #292]	@ 0x124
 800e8f2:	edc9 8a63 	vstr	s17, [r9, #396]	@ 0x18c
 800e8f6:	f889 81a4 	strb.w	r8, [r9, #420]	@ 0x1a4
 800e8fa:	f8c9 81a6 	str.w	r8, [r9, #422]	@ 0x1a6
 800e8fe:	edc9 8a6c 	vstr	s17, [r9, #432]	@ 0x1b0
 800e902:	edc9 8a76 	vstr	s17, [r9, #472]	@ 0x1d8
 800e906:	edc9 8a77 	vstr	s17, [r9, #476]	@ 0x1dc
 800e90a:	edc9 8a78 	vstr	s17, [r9, #480]	@ 0x1e0
 800e90e:	edc9 8a79 	vstr	s17, [r9, #484]	@ 0x1e4
 800e912:	edc9 8a7a 	vstr	s17, [r9, #488]	@ 0x1e8
 800e916:	edc9 8a7b 	vstr	s17, [r9, #492]	@ 0x1ec
 800e91a:	edc9 8a7c 	vstr	s17, [r9, #496]	@ 0x1f0
 800e91e:	edc9 8a7d 	vstr	s17, [r9, #500]	@ 0x1f4
 800e922:	edc9 8a6d 	vstr	s17, [r9, #436]	@ 0x1b4
 800e926:	edc9 8a7e 	vstr	s17, [r9, #504]	@ 0x1f8
 800e92a:	edc9 7a7f 	vstr	s15, [r9, #508]	@ 0x1fc
 800e92e:	edc9 7a89 	vstr	s15, [r9, #548]	@ 0x224
 800e932:	edc9 7a93 	vstr	s15, [r9, #588]	@ 0x24c
 800e936:	edc9 8a80 	vstr	s17, [r9, #512]	@ 0x200
 800e93a:	edc9 8a81 	vstr	s17, [r9, #516]	@ 0x204
 800e93e:	edc9 8a82 	vstr	s17, [r9, #520]	@ 0x208
 800e942:	edc9 8a83 	vstr	s17, [r9, #524]	@ 0x20c
 800e946:	edc9 8a84 	vstr	s17, [r9, #528]	@ 0x210
 800e94a:	edc9 8a85 	vstr	s17, [r9, #532]	@ 0x214
 800e94e:	edc9 8a86 	vstr	s17, [r9, #536]	@ 0x218
 800e952:	e01f      	b.n	800e994 <MFX_emptyAttitude+0x3f0>
 800e954:	08015200 	.word	0x08015200
 800e958:	00000000 	.word	0x00000000
 800e95c:	40a00000 	.word	0x40a00000
 800e960:	3a9d4952 	.word	0x3a9d4952
 800e964:	3ac49ba6 	.word	0x3ac49ba6
 800e968:	3b03126f 	.word	0x3b03126f
 800e96c:	3a83126f 	.word	0x3a83126f
 800e970:	3f639581 	.word	0x3f639581
 800e974:	402ab021 	.word	0x402ab021
 800e978:	3f13f7cf 	.word	0x3f13f7cf
 800e97c:	3f2ac083 	.word	0x3f2ac083
 800e980:	01010100 	.word	0x01010100
 800e984:	41200000 	.word	0x41200000
 800e988:	3f4ccccd 	.word	0x3f4ccccd
 800e98c:	3f333333 	.word	0x3f333333
 800e990:	447a0000 	.word	0x447a0000
 800e994:	edc9 8a6e 	vstr	s17, [r9, #440]	@ 0x1b8
 800e998:	edc9 8a87 	vstr	s17, [r9, #540]	@ 0x21c
 800e99c:	edc9 8a88 	vstr	s17, [r9, #544]	@ 0x220
 800e9a0:	edc9 8a8a 	vstr	s17, [r9, #552]	@ 0x228
 800e9a4:	edc9 8a8b 	vstr	s17, [r9, #556]	@ 0x22c
 800e9a8:	edc9 8a8c 	vstr	s17, [r9, #560]	@ 0x230
 800e9ac:	edc9 8a8d 	vstr	s17, [r9, #564]	@ 0x234
 800e9b0:	edc9 8a8e 	vstr	s17, [r9, #568]	@ 0x238
 800e9b4:	edc9 8a8f 	vstr	s17, [r9, #572]	@ 0x23c
 800e9b8:	edc9 8a6f 	vstr	s17, [r9, #444]	@ 0x1bc
 800e9bc:	edc9 8a90 	vstr	s17, [r9, #576]	@ 0x240
 800e9c0:	edc9 8a91 	vstr	s17, [r9, #580]	@ 0x244
 800e9c4:	edc9 8a92 	vstr	s17, [r9, #584]	@ 0x248
 800e9c8:	edc9 8a94 	vstr	s17, [r9, #592]	@ 0x250
 800e9cc:	edc9 8a95 	vstr	s17, [r9, #596]	@ 0x254
 800e9d0:	edc9 8a96 	vstr	s17, [r9, #600]	@ 0x258
 800e9d4:	edc9 8a97 	vstr	s17, [r9, #604]	@ 0x25c
 800e9d8:	edc9 8a98 	vstr	s17, [r9, #608]	@ 0x260
 800e9dc:	edc9 8a70 	vstr	s17, [r9, #448]	@ 0x1c0
 800e9e0:	edc9 8a99 	vstr	s17, [r9, #612]	@ 0x264
 800e9e4:	edc9 8a9a 	vstr	s17, [r9, #616]	@ 0x268
 800e9e8:	edc9 8a9b 	vstr	s17, [r9, #620]	@ 0x26c
 800e9ec:	edc9 8a9c 	vstr	s17, [r9, #624]	@ 0x270
 800e9f0:	edc9 7a9d 	vstr	s15, [r9, #628]	@ 0x274
 800e9f4:	edc9 7aa7 	vstr	s15, [r9, #668]	@ 0x29c
 800e9f8:	edc9 7ab1 	vstr	s15, [r9, #708]	@ 0x2c4
 800e9fc:	edc9 8a9e 	vstr	s17, [r9, #632]	@ 0x278
 800ea00:	edc9 8a9f 	vstr	s17, [r9, #636]	@ 0x27c
 800ea04:	edc9 8aa0 	vstr	s17, [r9, #640]	@ 0x280
 800ea08:	edc9 8aa1 	vstr	s17, [r9, #644]	@ 0x284
 800ea0c:	edc9 8a71 	vstr	s17, [r9, #452]	@ 0x1c4
 800ea10:	edc9 8aa2 	vstr	s17, [r9, #648]	@ 0x288
 800ea14:	edc9 8aa3 	vstr	s17, [r9, #652]	@ 0x28c
 800ea18:	edc9 8aa4 	vstr	s17, [r9, #656]	@ 0x290
 800ea1c:	edc9 8aa5 	vstr	s17, [r9, #660]	@ 0x294
 800ea20:	edc9 8aa6 	vstr	s17, [r9, #664]	@ 0x298
 800ea24:	edc9 8aa8 	vstr	s17, [r9, #672]	@ 0x2a0
 800ea28:	edc9 8aa9 	vstr	s17, [r9, #676]	@ 0x2a4
 800ea2c:	edc9 8aaa 	vstr	s17, [r9, #680]	@ 0x2a8
 800ea30:	edc9 8a72 	vstr	s17, [r9, #456]	@ 0x1c8
 800ea34:	edc9 8aab 	vstr	s17, [r9, #684]	@ 0x2ac
 800ea38:	edc9 8aac 	vstr	s17, [r9, #688]	@ 0x2b0
 800ea3c:	edc9 8aad 	vstr	s17, [r9, #692]	@ 0x2b4
 800ea40:	edc9 8aae 	vstr	s17, [r9, #696]	@ 0x2b8
 800ea44:	edc9 8aaf 	vstr	s17, [r9, #700]	@ 0x2bc
 800ea48:	edc9 8ab0 	vstr	s17, [r9, #704]	@ 0x2c0
 800ea4c:	edc9 8ab2 	vstr	s17, [r9, #712]	@ 0x2c8
 800ea50:	edc9 8ab3 	vstr	s17, [r9, #716]	@ 0x2cc
 800ea54:	edc9 8a73 	vstr	s17, [r9, #460]	@ 0x1cc
 800ea58:	edc9 8ab4 	vstr	s17, [r9, #720]	@ 0x2d0
 800ea5c:	edc9 8ab5 	vstr	s17, [r9, #724]	@ 0x2d4
 800ea60:	edc9 8ab6 	vstr	s17, [r9, #728]	@ 0x2d8
 800ea64:	edc9 8ab7 	vstr	s17, [r9, #732]	@ 0x2dc
 800ea68:	edc9 8ab8 	vstr	s17, [r9, #736]	@ 0x2e0
 800ea6c:	edc9 8ab9 	vstr	s17, [r9, #740]	@ 0x2e4
 800ea70:	edc9 8aba 	vstr	s17, [r9, #744]	@ 0x2e8
 800ea74:	f889 21ac 	strb.w	r2, [r9, #428]	@ 0x1ac
 800ea78:	f50d 624a 	add.w	r2, sp, #3232	@ 0xca0
 800ea7c:	9202      	str	r2, [sp, #8]
 800ea7e:	f50d 6233 	add.w	r2, sp, #2864	@ 0xb30
 800ea82:	9201      	str	r2, [sp, #4]
 800ea84:	f509 7a46 	add.w	sl, r9, #792	@ 0x318
 800ea88:	f50d 621c 	add.w	r2, sp, #2496	@ 0x9c0
 800ea8c:	f8cd a00c 	str.w	sl, [sp, #12]
 800ea90:	9200      	str	r2, [sp, #0]
 800ea92:	7820      	ldrb	r0, [r4, #0]
 800ea94:	edc9 7abb 	vstr	s15, [r9, #748]	@ 0x2ec
 800ea98:	f50d 6305 	add.w	r3, sp, #2128	@ 0x850
 800ea9c:	f50d 62dc 	add.w	r2, sp, #1760	@ 0x6e0
 800eaa0:	f20d 61bc 	addw	r1, sp, #1724	@ 0x6bc
 800eaa4:	edc9 7ac5 	vstr	s15, [r9, #788]	@ 0x314
 800eaa8:	edc9 8abc 	vstr	s17, [r9, #752]	@ 0x2f0
 800eaac:	edc9 8a74 	vstr	s17, [r9, #464]	@ 0x1d0
 800eab0:	edc9 8abd 	vstr	s17, [r9, #756]	@ 0x2f4
 800eab4:	edc9 8abe 	vstr	s17, [r9, #760]	@ 0x2f8
 800eab8:	edc9 8abf 	vstr	s17, [r9, #764]	@ 0x2fc
 800eabc:	edc9 8ac0 	vstr	s17, [r9, #768]	@ 0x300
 800eac0:	edc9 8ac1 	vstr	s17, [r9, #772]	@ 0x304
 800eac4:	edc9 8ac2 	vstr	s17, [r9, #776]	@ 0x308
 800eac8:	edc9 8ac3 	vstr	s17, [r9, #780]	@ 0x30c
 800eacc:	edc9 8ac4 	vstr	s17, [r9, #784]	@ 0x310
 800ead0:	f7fe f852 	bl	800cb78 <DataHist_parameters>
 800ead4:	f609 1344 	addw	r3, r9, #2372	@ 0x944
 800ead8:	f509 6216 	add.w	r2, r9, #2400	@ 0x960
 800eadc:	f609 1168 	addw	r1, r9, #2408	@ 0x968
 800eae0:	f509 6017 	add.w	r0, r9, #2416	@ 0x970
 800eae4:	f10d 0c20 	add.w	ip, sp, #32
 800eae8:	9304      	str	r3, [sp, #16]
 800eaea:	9205      	str	r2, [sp, #20]
 800eaec:	9106      	str	r1, [sp, #24]
 800eaee:	9007      	str	r0, [sp, #28]
 800eaf0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800eaf4:	f8c9 393c 	str.w	r3, [r9, #2364]	@ 0x93c
 800eaf8:	9b04      	ldr	r3, [sp, #16]
 800eafa:	f8c9 0930 	str.w	r0, [r9, #2352]	@ 0x930
 800eafe:	f8c9 1934 	str.w	r1, [r9, #2356]	@ 0x934
 800eb02:	f8c9 2938 	str.w	r2, [r9, #2360]	@ 0x938
 800eb06:	9906      	ldr	r1, [sp, #24]
 800eb08:	9a05      	ldr	r2, [sp, #20]
 800eb0a:	9807      	ldr	r0, [sp, #28]
 800eb0c:	f509 6b14 	add.w	fp, r9, #2368	@ 0x940
 800eb10:	f609 1a5c 	addw	sl, r9, #2396	@ 0x95c
 800eb14:	edcb 8a00 	vstr	s17, [fp]
 800eb18:	f609 1748 	addw	r7, r9, #2376	@ 0x948
 800eb1c:	edca 8a00 	vstr	s17, [sl]
 800eb20:	f609 1664 	addw	r6, r9, #2404	@ 0x964
 800eb24:	edc3 8a00 	vstr	s17, [r3]
 800eb28:	f609 1554 	addw	r5, r9, #2388	@ 0x954
 800eb2c:	f609 1458 	addw	r4, r9, #2392	@ 0x958
 800eb30:	f609 1e6c 	addw	lr, r9, #2412	@ 0x96c
 800eb34:	230a      	movs	r3, #10
 800eb36:	edc2 8a00 	vstr	s17, [r2]
 800eb3a:	edc7 8a00 	vstr	s17, [r7]
 800eb3e:	edc6 8a00 	vstr	s17, [r6]
 800eb42:	f8c9 894c 	str.w	r8, [r9, #2380]	@ 0x94c
 800eb46:	f8a9 8950 	strh.w	r8, [r9, #2384]	@ 0x950
 800eb4a:	edc5 8a00 	vstr	s17, [r5]
 800eb4e:	ed84 8a00 	vstr	s16, [r4]
 800eb52:	edc1 8a00 	vstr	s17, [r1]
 800eb56:	edc0 8a00 	vstr	s17, [r0]
 800eb5a:	edce 8a00 	vstr	s17, [lr]
 800eb5e:	f8c9 3974 	str.w	r3, [r9, #2420]	@ 0x974
 800eb62:	f889 8978 	strb.w	r8, [r9, #2424]	@ 0x978
 800eb66:	f60d 4dd4 	addw	sp, sp, #3284	@ 0xcd4
 800eb6a:	ecbd 8b02 	vpop	{d8}
 800eb6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb72:	bf00      	nop
 800eb74:	0000      	movs	r0, r0
	...

0800eb78 <iNemoEngine_API_Update>:
 800eb78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb7c:	ed2d 8b10 	vpush	{d8-d15}
 800eb80:	f2ad 5d0c 	subw	sp, sp, #1292	@ 0x50c
 800eb84:	eeb0 8a40 	vmov.f32	s16, s0
 800eb88:	4607      	mov	r7, r0
 800eb8a:	4688      	mov	r8, r1
 800eb8c:	4614      	mov	r4, r2
 800eb8e:	932a      	str	r3, [sp, #168]	@ 0xa8
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	f000 820b 	beq.w	800efac <iNemoEngine_API_Update+0x434>
 800eb96:	68e0      	ldr	r0, [r4, #12]
 800eb98:	6921      	ldr	r1, [r4, #16]
 800eb9a:	6962      	ldr	r2, [r4, #20]
 800eb9c:	abab      	add	r3, sp, #684	@ 0x2ac
 800eb9e:	c307      	stmia	r3!, {r0, r1, r2}
 800eba0:	6820      	ldr	r0, [r4, #0]
 800eba2:	6861      	ldr	r1, [r4, #4]
 800eba4:	68a2      	ldr	r2, [r4, #8]
 800eba6:	aba8      	add	r3, sp, #672	@ 0x2a0
 800eba8:	c307      	stmia	r3!, {r0, r1, r2}
 800ebaa:	69a0      	ldr	r0, [r4, #24]
 800ebac:	69e1      	ldr	r1, [r4, #28]
 800ebae:	6a22      	ldr	r2, [r4, #32]
 800ebb0:	f897 4978 	ldrb.w	r4, [r7, #2424]	@ 0x978
 800ebb4:	abae      	add	r3, sp, #696	@ 0x2b8
 800ebb6:	c307      	stmia	r3!, {r0, r1, r2}
 800ebb8:	b12c      	cbz	r4, 800ebc6 <iNemoEngine_API_Update+0x4e>
 800ebba:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800ebbe:	793b      	ldrb	r3, [r7, #4]
 800ebc0:	429a      	cmp	r2, r3
 800ebc2:	f082 834a 	bcs.w	801125a <iNemoEngine_API_Update+0x26e2>
 800ebc6:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 800ebca:	ae3b      	add	r6, sp, #236	@ 0xec
 800ebcc:	4619      	mov	r1, r3
 800ebce:	4630      	mov	r0, r6
 800ebd0:	aaab      	add	r2, sp, #684	@ 0x2ac
 800ebd2:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ebd4:	ad41      	add	r5, sp, #260	@ 0x104
 800ebd6:	f7fe f87b 	bl	800ccd0 <rotVect>
 800ebda:	aaae      	add	r2, sp, #696	@ 0x2b8
 800ebdc:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800ebe0:	a83e      	add	r0, sp, #248	@ 0xf8
 800ebe2:	f7fe f875 	bl	800ccd0 <rotVect>
 800ebe6:	aaa8      	add	r2, sp, #672	@ 0x2a0
 800ebe8:	f107 0143 	add.w	r1, r7, #67	@ 0x43
 800ebec:	4628      	mov	r0, r5
 800ebee:	f7fe f86f 	bl	800ccd0 <rotVect>
 800ebf2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ebf6:	b923      	cbnz	r3, 800ec02 <iNemoEngine_API_Update+0x8a>
 800ebf8:	4b9d      	ldr	r3, [pc, #628]	@ (800ee70 <iNemoEngine_API_Update+0x2f8>)
 800ebfa:	606b      	str	r3, [r5, #4]
 800ebfc:	60ab      	str	r3, [r5, #8]
 800ebfe:	2300      	movs	r3, #0
 800ec00:	602b      	str	r3, [r5, #0]
 800ec02:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800ec06:	9328      	str	r3, [sp, #160]	@ 0xa0
 800ec08:	2b09      	cmp	r3, #9
 800ec0a:	d851      	bhi.n	800ecb0 <iNemoEngine_API_Update+0x138>
 800ec0c:	edd6 aa01 	vldr	s21, [r6, #4]
 800ec10:	ed96 ba00 	vldr	s22, [r6]
 800ec14:	ed96 aa02 	vldr	s20, [r6, #8]
 800ec18:	ee6a 7aaa 	vmul.f32	s15, s21, s21
 800ec1c:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800ec20:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 800ec24:	eeea 7a0a 	vfma.f32	s15, s20, s20
 800ec28:	ee17 0a90 	vmov	r0, s15
 800ec2c:	f7f1 fc30 	bl	8000490 <__aeabi_f2d>
 800ec30:	ec41 0b10 	vmov	d0, r0, r1
 800ec34:	f004 fd40 	bl	80136b8 <sqrt>
 800ec38:	ec51 0b10 	vmov	r0, r1, d0
 800ec3c:	f7f1 ff30 	bl	8000aa0 <__aeabi_d2f>
 800ec40:	ee07 0a90 	vmov	s15, r0
 800ec44:	ee8b 7aa7 	vdiv.f32	s14, s23, s15
 800ec48:	ed95 9a01 	vldr	s18, [r5, #4]
 800ec4c:	edd5 9a00 	vldr	s19, [r5]
 800ec50:	edd5 8a02 	vldr	s17, [r5, #8]
 800ec54:	ee69 7a09 	vmul.f32	s15, s18, s18
 800ec58:	ee2b ba07 	vmul.f32	s22, s22, s14
 800ec5c:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800ec60:	ee6a aa87 	vmul.f32	s21, s21, s14
 800ec64:	eee8 7aa8 	vfma.f32	s15, s17, s17
 800ec68:	ee2a aa07 	vmul.f32	s20, s20, s14
 800ec6c:	ee17 0a90 	vmov	r0, s15
 800ec70:	ed86 ba00 	vstr	s22, [r6]
 800ec74:	edc6 aa01 	vstr	s21, [r6, #4]
 800ec78:	ed86 aa02 	vstr	s20, [r6, #8]
 800ec7c:	f7f1 fc08 	bl	8000490 <__aeabi_f2d>
 800ec80:	ec41 0b10 	vmov	d0, r0, r1
 800ec84:	f004 fd18 	bl	80136b8 <sqrt>
 800ec88:	ec51 0b10 	vmov	r0, r1, d0
 800ec8c:	f7f1 ff08 	bl	8000aa0 <__aeabi_d2f>
 800ec90:	ee07 0a10 	vmov	s14, r0
 800ec94:	eecb 7a87 	vdiv.f32	s15, s23, s14
 800ec98:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800ec9c:	ee29 9a27 	vmul.f32	s18, s18, s15
 800eca0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800eca4:	edc5 9a00 	vstr	s19, [r5]
 800eca8:	ed85 9a01 	vstr	s18, [r5, #4]
 800ecac:	edc5 8a02 	vstr	s17, [r5, #8]
 800ecb0:	793b      	ldrb	r3, [r7, #4]
 800ecb2:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800ecb6:	429a      	cmp	r2, r3
 800ecb8:	f080 80f2 	bcs.w	800eea0 <iNemoEngine_API_Update+0x328>
 800ecbc:	abd6      	add	r3, sp, #856	@ 0x358
 800ecbe:	931c      	str	r3, [sp, #112]	@ 0x70
 800ecc0:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800ecc4:	9323      	str	r3, [sp, #140]	@ 0x8c
 800ecc6:	f607 1334 	addw	r3, r7, #2356	@ 0x934
 800ecca:	9324      	str	r3, [sp, #144]	@ 0x90
 800eccc:	f607 1338 	addw	r3, r7, #2360	@ 0x938
 800ecd0:	9325      	str	r3, [sp, #148]	@ 0x94
 800ecd2:	eddd 8aff 	vldr	s17, [sp, #1020]	@ 0x3fc
 800ecd6:	f607 133c 	addw	r3, r7, #2364	@ 0x93c
 800ecda:	9326      	str	r3, [sp, #152]	@ 0x98
 800ecdc:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800ece0:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800ece2:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800ece4:	3301      	adds	r3, #1
 800ece6:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 800ecea:	aaab      	add	r2, sp, #684	@ 0x2ac
 800ecec:	4650      	mov	r0, sl
 800ecee:	f7fd ffef 	bl	800ccd0 <rotVect>
 800ecf2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ecf4:	ed93 aa00 	vldr	s20, [r3]
 800ecf8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	f8c8 300c 	str.w	r3, [r8, #12]
 800ed00:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	f8c8 3010 	str.w	r3, [r8, #16]
 800ed08:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	f8c8 3014 	str.w	r3, [r8, #20]
 800ed10:	ed88 aa06 	vstr	s20, [r8, #24]
 800ed14:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800ed18:	9301      	str	r3, [sp, #4]
 800ed1a:	f108 0328 	add.w	r3, r8, #40	@ 0x28
 800ed1e:	4651      	mov	r1, sl
 800ed20:	4642      	mov	r2, r8
 800ed22:	f108 000c 	add.w	r0, r8, #12
 800ed26:	9300      	str	r3, [sp, #0]
 800ed28:	f108 031c 	add.w	r3, r8, #28
 800ed2c:	f7ff fb6c 	bl	800e408 <output_update>
 800ed30:	edd8 9a00 	vldr	s19, [r8]
 800ed34:	ed98 9a01 	vldr	s18, [r8, #4]
 800ed38:	eeb0 0a69 	vmov.f32	s0, s19
 800ed3c:	f004 fd62 	bl	8013804 <sinf>
 800ed40:	eeb0 8a40 	vmov.f32	s16, s0
 800ed44:	eeb0 0a69 	vmov.f32	s0, s19
 800ed48:	f004 fd10 	bl	801376c <cosf>
 800ed4c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800ed4e:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ed52:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 800ed56:	ed93 6a3d 	vldr	s12, [r3, #244]	@ 0xf4
 800ed5a:	ee68 7a08 	vmul.f32	s15, s16, s16
 800ed5e:	ee20 8a07 	vmul.f32	s16, s0, s14
 800ed62:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800ee74 <iNemoEngine_API_Update+0x2fc>
 800ed66:	eef0 6ac9 	vabs.f32	s13, s18
 800ed6a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800ed6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed72:	eea7 8a86 	vfma.f32	s16, s15, s12
 800ed76:	d573      	bpl.n	800ee60 <iNemoEngine_API_Update+0x2e8>
 800ed78:	eeb0 0a49 	vmov.f32	s0, s18
 800ed7c:	f004 fd88 	bl	8013890 <tanf>
 800ed80:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ed84:	eeb0 7a68 	vmov.f32	s14, s17
 800ed88:	eea0 7a08 	vfma.f32	s14, s0, s16
 800ed8c:	4c3a      	ldr	r4, [pc, #232]	@ (800ee78 <iNemoEngine_API_Update+0x300>)
 800ed8e:	eef1 7ac7 	vsqrt.f32	s15, s14
 800ed92:	f8d4 03c0 	ldr.w	r0, [r4, #960]	@ 0x3c0
 800ed96:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800ee7c <iNemoEngine_API_Update+0x304>
 800ed9a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800ee90 <iNemoEngine_API_Update+0x318>
 800ed9e:	ed98 8a04 	vldr	s16, [r8, #16]
 800eda2:	edd8 8a03 	vldr	s17, [r8, #12]
 800eda6:	ed98 9a05 	vldr	s18, [r8, #20]
 800edaa:	ed98 6a08 	vldr	s12, [r8, #32]
 800edae:	ed98 0a07 	vldr	s0, [r8, #28]
 800edb2:	ed98 1a09 	vldr	s2, [r8, #36]	@ 0x24
 800edb6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800edba:	eef4 7ae6 	vcmpe.f32	s15, s13
 800edbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edc2:	bf88      	it	hi
 800edc4:	eef0 7a66 	vmovhi.f32	s15, s13
 800edc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800edcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edd0:	bfb8      	it	lt
 800edd2:	eef0 7a47 	vmovlt.f32	s15, s14
 800edd6:	edc8 7a0e 	vstr	s15, [r8, #56]	@ 0x38
 800edda:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800edde:	bb73      	cbnz	r3, 800ee3e <iNemoEngine_API_Update+0x2c6>
 800ede0:	eef0 0a46 	vmov.f32	s1, s12
 800ede4:	f7fe f844 	bl	800ce70 <findDirection>
 800ede8:	f8c4 03c0 	str.w	r0, [r4, #960]	@ 0x3c0
 800edec:	2805      	cmp	r0, #5
 800edee:	f204 8186 	bhi.w	80130fe <iNemoEngine_API_Update+0x4586>
 800edf2:	e8df f010 	tbh	[pc, r0, lsl #1]
 800edf6:	000a      	.short	0x000a
 800edf8:	0006123c 	.word	0x0006123c
 800edfc:	0006126f 	.word	0x0006126f
 800ee00:	000a      	.short	0x000a
 800ee02:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800ee80 <iNemoEngine_API_Update+0x308>
 800ee06:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800ee0a:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800ee84 <iNemoEngine_API_Update+0x30c>
 800ee0e:	eef4 9ae7 	vcmpe.f32	s19, s15
 800ee12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee16:	bfa8      	it	ge
 800ee18:	ee79 9ae7 	vsubge.f32	s19, s19, s15
 800ee1c:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 800ee20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee24:	d503      	bpl.n	800ee2e <iNemoEngine_API_Update+0x2b6>
 800ee26:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800ee84 <iNemoEngine_API_Update+0x30c>
 800ee2a:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800ee2e:	edc8 9a0d 	vstr	s19, [r8, #52]	@ 0x34
 800ee32:	f20d 5d0c 	addw	sp, sp, #1292	@ 0x50c
 800ee36:	ecbd 8b10 	vpop	{d8-d15}
 800ee3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee3e:	eef0 0a40 	vmov.f32	s1, s0
 800ee42:	eeb1 1a41 	vneg.f32	s2, s2
 800ee46:	eeb0 0a46 	vmov.f32	s0, s12
 800ee4a:	f7fe f811 	bl	800ce70 <findDirection>
 800ee4e:	eef0 7a68 	vmov.f32	s15, s17
 800ee52:	eeb1 9a49 	vneg.f32	s18, s18
 800ee56:	eef0 8a48 	vmov.f32	s17, s16
 800ee5a:	eeb0 8a67 	vmov.f32	s16, s15
 800ee5e:	e7c3      	b.n	800ede8 <iNemoEngine_API_Update+0x270>
 800ee60:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ee88 <iNemoEngine_API_Update+0x310>
 800ee64:	eeb0 7a68 	vmov.f32	s14, s17
 800ee68:	eea8 7a27 	vfma.f32	s14, s16, s15
 800ee6c:	e78e      	b.n	800ed8c <iNemoEngine_API_Update+0x214>
 800ee6e:	bf00      	nop
 800ee70:	3f333333 	.word	0x3f333333
 800ee74:	3fbc430e 	.word	0x3fbc430e
 800ee78:	20000184 	.word	0x20000184
 800ee7c:	40490fdb 	.word	0x40490fdb
 800ee80:	43340000 	.word	0x43340000
 800ee84:	43b40000 	.word	0x43b40000
 800ee88:	42c6ab07 	.word	0x42c6ab07
 800ee8c:	3c03126f 	.word	0x3c03126f
 800ee90:	3c8efa35 	.word	0x3c8efa35
 800ee94:	3ed93dd9 	.word	0x3ed93dd9
 800ee98:	3b656042 	.word	0x3b656042
 800ee9c:	42c80000 	.word	0x42c80000
 800eea0:	ee07 3a90 	vmov	s15, r3
 800eea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eea8:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 800ee8c <iNemoEngine_API_Update+0x314>
 800eeac:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 800ee90 <iNemoEngine_API_Update+0x318>
 800eeb0:	ed1f aa08 	vldr	s20, [pc, #-32]	@ 800ee94 <iNemoEngine_API_Update+0x31c>
 800eeb4:	ee67 7a88 	vmul.f32	s15, s15, s16
 800eeb8:	f607 145c 	addw	r4, r7, #2396	@ 0x95c
 800eebc:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800eec0:	f507 6016 	add.w	r0, r7, #2400	@ 0x960
 800eec4:	f607 1164 	addw	r1, r7, #2404	@ 0x964
 800eec8:	2200      	movs	r2, #0
 800eeca:	f04f 0c00 	mov.w	ip, #0
 800eece:	ab63      	add	r3, sp, #396	@ 0x18c
 800eed0:	edcd 7a07 	vstr	s15, [sp, #28]
 800eed4:	eef1 7ac6 	vsqrt.f32	s15, s12
 800eed8:	ed5f 6a11 	vldr	s13, [pc, #-68]	@ 800ee98 <iNemoEngine_API_Update+0x320>
 800eedc:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800eee0:	edd4 6a00 	vldr	s13, [r4]
 800eee4:	ee66 fa87 	vmul.f32	s31, s13, s14
 800eee8:	edcd 6a1d 	vstr	s13, [sp, #116]	@ 0x74
 800eeec:	edd0 6a00 	vldr	s13, [r0]
 800eef0:	ee26 fa87 	vmul.f32	s30, s13, s14
 800eef4:	edcd 6a1e 	vstr	s13, [sp, #120]	@ 0x78
 800eef8:	edd1 6a00 	vldr	s13, [r1]
 800eefc:	f8a7 c950 	strh.w	ip, [r7, #2384]	@ 0x950
 800ef00:	6022      	str	r2, [r4, #0]
 800ef02:	6002      	str	r2, [r0, #0]
 800ef04:	600a      	str	r2, [r1, #0]
 800ef06:	797a      	ldrb	r2, [r7, #5]
 800ef08:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef0a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800ef0e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ef12:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ef16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef18:	edcd 6a08 	vstr	s13, [sp, #32]
 800ef1c:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ef20:	ac60      	add	r4, sp, #384	@ 0x180
 800ef22:	2b01      	cmp	r3, #1
 800ef24:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ef28:	ee27 aa8a 	vmul.f32	s20, s15, s20
 800ef2c:	ed8d 7a10 	vstr	s14, [sp, #64]	@ 0x40
 800ef30:	f002 83ff 	beq.w	8011732 <iNemoEngine_API_Update+0x2bba>
 800ef34:	2b02      	cmp	r3, #2
 800ef36:	f002 83f3 	beq.w	8011720 <iNemoEngine_API_Update+0x2ba8>
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	f002 8261 	beq.w	8011402 <iNemoEngine_API_Update+0x288a>
 800ef40:	edd7 9a05 	vldr	s19, [r7, #20]
 800ef44:	ed1f 7a2b 	vldr	s14, [pc, #-172]	@ 800ee9c <iNemoEngine_API_Update+0x324>
 800ef48:	4a1a      	ldr	r2, [pc, #104]	@ (800efb4 <iNemoEngine_API_Update+0x43c>)
 800ef4a:	eef6 8a00 	vmov.f32	s17, #96	@ 0x3f000000  0.5
 800ef4e:	ee69 9a87 	vmul.f32	s19, s19, s14
 800ef52:	ee67 8aa8 	vmul.f32	s17, s15, s17
 800ef56:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800ef5a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800efb8 <iNemoEngine_API_Update+0x440>
 800ef5e:	eddf 5a17 	vldr	s11, [pc, #92]	@ 800efbc <iNemoEngine_API_Update+0x444>
 800ef62:	887b      	ldrh	r3, [r7, #2]
 800ef64:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ef68:	ee67 5aa5 	vmul.f32	s11, s15, s11
 800ef6c:	1e59      	subs	r1, r3, #1
 800ef6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef72:	2912      	cmp	r1, #18
 800ef74:	edcd 5a2f 	vstr	s11, [sp, #188]	@ 0xbc
 800ef78:	edcd 7a21 	vstr	s15, [sp, #132]	@ 0x84
 800ef7c:	d824      	bhi.n	800efc8 <iNemoEngine_API_Update+0x450>
 800ef7e:	3301      	adds	r3, #1
 800ef80:	b299      	uxth	r1, r3
 800ef82:	2903      	cmp	r1, #3
 800ef84:	b21b      	sxth	r3, r3
 800ef86:	f202 8232 	bhi.w	80113ee <iNemoEngine_API_Update+0x2876>
 800ef8a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800efc0 <iNemoEngine_API_Update+0x448>
 800ef8e:	ee86 6a07 	vdiv.f32	s12, s12, s14
 800ef92:	ee6a 7a07 	vmul.f32	s15, s20, s14
 800ef96:	ed8d 6a29 	vstr	s12, [sp, #164]	@ 0xa4
 800ef9a:	ed9d 6a21 	vldr	s12, [sp, #132]	@ 0x84
 800ef9e:	ee26 7a07 	vmul.f32	s14, s12, s14
 800efa2:	eeb0 aa67 	vmov.f32	s20, s15
 800efa6:	ed8d 7a21 	vstr	s14, [sp, #132]	@ 0x84
 800efaa:	e020      	b.n	800efee <iNemoEngine_API_Update+0x476>
 800efac:	ab50      	add	r3, sp, #320	@ 0x140
 800efae:	932a      	str	r3, [sp, #168]	@ 0xa8
 800efb0:	e5f1      	b.n	800eb96 <iNemoEngine_API_Update+0x1e>
 800efb2:	bf00      	nop
 800efb4:	3a83126f 	.word	0x3a83126f
 800efb8:	3fb50481 	.word	0x3fb50481
 800efbc:	3e0f5c29 	.word	0x3e0f5c29
 800efc0:	3e4ccccd 	.word	0x3e4ccccd
 800efc4:	358637bd 	.word	0x358637bd
 800efc8:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800efc4 <iNemoEngine_API_Update+0x44c>
 800efcc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800efd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800efd4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800efd8:	ee86 7a07 	vdiv.f32	s14, s12, s14
 800efdc:	2300      	movs	r3, #0
 800efde:	ee6a 7a27 	vmul.f32	s15, s20, s15
 800efe2:	ed8d 7a29 	vstr	s14, [sp, #164]	@ 0xa4
 800efe6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800efea:	ee2a aa07 	vmul.f32	s20, s20, s14
 800efee:	edcd 7a8d 	vstr	s15, [sp, #564]	@ 0x234
 800eff2:	edcd 7a8e 	vstr	s15, [sp, #568]	@ 0x238
 800eff6:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 800effa:	eddd 7a21 	vldr	s15, [sp, #132]	@ 0x84
 800effe:	807b      	strh	r3, [r7, #2]
 800f000:	edcd 7a96 	vstr	s15, [sp, #600]	@ 0x258
 800f004:	eddd 7a2f 	vldr	s15, [sp, #188]	@ 0xbc
 800f008:	4be5      	ldr	r3, [pc, #916]	@ (800f3a0 <iNemoEngine_API_Update+0x828>)
 800f00a:	edcd 7a97 	vstr	s15, [sp, #604]	@ 0x25c
 800f00e:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800f012:	eddd 7a29 	vldr	s15, [sp, #164]	@ 0xa4
 800f016:	926c      	str	r2, [sp, #432]	@ 0x1b0
 800f018:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f01c:	a8d6      	add	r0, sp, #856	@ 0x358
 800f01e:	926d      	str	r2, [sp, #436]	@ 0x1b4
 800f020:	926e      	str	r2, [sp, #440]	@ 0x1b8
 800f022:	2100      	movs	r1, #0
 800f024:	f44f 72d8 	mov.w	r2, #432	@ 0x1b0
 800f028:	4605      	mov	r5, r0
 800f02a:	9371      	str	r3, [sp, #452]	@ 0x1c4
 800f02c:	ed8d 7a1f 	vstr	s14, [sp, #124]	@ 0x7c
 800f030:	901c      	str	r0, [sp, #112]	@ 0x70
 800f032:	ed8d aa90 	vstr	s20, [sp, #576]	@ 0x240
 800f036:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 800f03a:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 800f03e:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 800f042:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 800f046:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 800f04a:	ed8d 7a98 	vstr	s14, [sp, #608]	@ 0x260
 800f04e:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800f052:	edcd 7a6a 	vstr	s15, [sp, #424]	@ 0x1a8
 800f056:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 800f05a:	f004 faeb 	bl	8013634 <memset>
 800f05e:	7b79      	ldrb	r1, [r7, #13]
 800f060:	9120      	str	r1, [sp, #128]	@ 0x80
 800f062:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800f066:	f8c5 30a8 	str.w	r3, [r5, #168]	@ 0xa8
 800f06a:	f8c5 30dc 	str.w	r3, [r5, #220]	@ 0xdc
 800f06e:	f8c5 3110 	str.w	r3, [r5, #272]	@ 0x110
 800f072:	f8c5 3144 	str.w	r3, [r5, #324]	@ 0x144
 800f076:	f8c5 3178 	str.w	r3, [r5, #376]	@ 0x178
 800f07a:	f8c5 31ac 	str.w	r3, [r5, #428]	@ 0x1ac
 800f07e:	2900      	cmp	r1, #0
 800f080:	f001 8103 	beq.w	801028a <iNemoEngine_API_Update+0x1712>
 800f084:	ed94 8a01 	vldr	s16, [r4, #4]
 800f088:	ed94 9a00 	vldr	s18, [r4]
 800f08c:	edd4 ea02 	vldr	s29, [r4, #8]
 800f090:	ee68 7a08 	vmul.f32	s15, s16, s16
 800f094:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800f098:	eee9 7a09 	vfma.f32	s15, s18, s18
 800f09c:	ee28 7a07 	vmul.f32	s14, s16, s14
 800f0a0:	eeee 7aae 	vfma.f32	s15, s29, s29
 800f0a4:	ee39 6a09 	vadd.f32	s12, s18, s18
 800f0a8:	ee7e 5aae 	vadd.f32	s11, s29, s29
 800f0ac:	edcd 7a04 	vstr	s15, [sp, #16]
 800f0b0:	eeb1 5a65 	vneg.f32	s10, s11
 800f0b4:	eef1 7a46 	vneg.f32	s15, s12
 800f0b8:	eef1 6a47 	vneg.f32	s13, s14
 800f0bc:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800f0be:	ed94 da04 	vldr	s26, [r4, #16]
 800f0c2:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
 800f0c6:	eef1 7a4d 	vneg.f32	s15, s26
 800f0ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f0ce:	edd4 ba05 	vldr	s23, [r4, #20]
 800f0d2:	edc3 7a05 	vstr	s15, [r3, #20]
 800f0d6:	eef1 7a67 	vneg.f32	s15, s15
 800f0da:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
 800f0de:	ee7b 7aab 	vadd.f32	s15, s23, s23
 800f0e2:	ed94 ca03 	vldr	s24, [r4, #12]
 800f0e6:	edc3 7a04 	vstr	s15, [r3, #16]
 800f0ea:	eef1 7a67 	vneg.f32	s15, s15
 800f0ee:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 800f0f2:	ee7c 7a0c 	vadd.f32	s15, s24, s24
 800f0f6:	edc3 5a01 	vstr	s11, [r3, #4]
 800f0fa:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 800f0fe:	eef1 7a67 	vneg.f32	s15, s15
 800f102:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
 800f106:	ed83 7a02 	vstr	s14, [r3, #8]
 800f10a:	ed83 5a0c 	vstr	s10, [r3, #48]	@ 0x30
 800f10e:	ed83 6a0e 	vstr	s12, [r3, #56]	@ 0x38
 800f112:	edc3 6a18 	vstr	s13, [r3, #96]	@ 0x60
 800f116:	2230      	movs	r2, #48	@ 0x30
 800f118:	f04f 3301 	mov.w	r3, #16843009	@ 0x1010101
 800f11c:	2100      	movs	r1, #0
 800f11e:	a899      	add	r0, sp, #612	@ 0x264
 800f120:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 800f124:	9346      	str	r3, [sp, #280]	@ 0x118
 800f126:	f004 fa85 	bl	8013634 <memset>
 800f12a:	edd7 7a06 	vldr	s15, [r7, #24]
 800f12e:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 800f132:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f136:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
 800f13a:	edd7 7a07 	vldr	s15, [r7, #28]
 800f13e:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f142:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
 800f146:	edd7 7a08 	vldr	s15, [r7, #32]
 800f14a:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f14e:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
 800f152:	2b00      	cmp	r3, #0
 800f154:	f042 8660 	bne.w	8011e18 <iNemoEngine_API_Update+0x32a0>
 800f158:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 800f15c:	932b      	str	r3, [sp, #172]	@ 0xac
 800f15e:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 800f162:	932c      	str	r3, [sp, #176]	@ 0xb0
 800f164:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 800f168:	932d      	str	r3, [sp, #180]	@ 0xb4
 800f16a:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
 800f16e:	2b00      	cmp	r3, #0
 800f170:	f042 8470 	bne.w	8011a54 <iNemoEngine_API_Update+0x2edc>
 800f174:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 800f178:	9305      	str	r3, [sp, #20]
 800f17a:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 800f17e:	9306      	str	r3, [sp, #24]
 800f180:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 800f184:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 800f188:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 800f18c:	930e      	str	r3, [sp, #56]	@ 0x38
 800f18e:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 800f192:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800f196:	ed93 ba00 	vldr	s22, [r3]
 800f19a:	9323      	str	r3, [sp, #140]	@ 0x8c
 800f19c:	f607 1234 	addw	r2, r7, #2356	@ 0x934
 800f1a0:	f607 1138 	addw	r1, r7, #2360	@ 0x938
 800f1a4:	f607 103c 	addw	r0, r7, #2364	@ 0x93c
 800f1a8:	edd2 aa00 	vldr	s21, [r2]
 800f1ac:	edd1 9a00 	vldr	s19, [r1]
 800f1b0:	edd0 ca00 	vldr	s25, [r0]
 800f1b4:	9224      	str	r2, [sp, #144]	@ 0x90
 800f1b6:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800f1ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1be:	9125      	str	r1, [sp, #148]	@ 0x94
 800f1c0:	9026      	str	r0, [sp, #152]	@ 0x98
 800f1c2:	ed8d ba58 	vstr	s22, [sp, #352]	@ 0x160
 800f1c6:	edcd aa59 	vstr	s21, [sp, #356]	@ 0x164
 800f1ca:	edcd 9a5a 	vstr	s19, [sp, #360]	@ 0x168
 800f1ce:	edcd ca5b 	vstr	s25, [sp, #364]	@ 0x16c
 800f1d2:	f04f 0300 	mov.w	r3, #0
 800f1d6:	d142      	bne.n	800f25e <iNemoEngine_API_Update+0x6e6>
 800f1d8:	eef5 aa40 	vcmp.f32	s21, #0.0
 800f1dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1e0:	d13d      	bne.n	800f25e <iNemoEngine_API_Update+0x6e6>
 800f1e2:	eef5 9a40 	vcmp.f32	s19, #0.0
 800f1e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1ea:	f043 856d 	bne.w	8012cc8 <iNemoEngine_API_Update+0x4150>
 800f1ee:	eef5 ca40 	vcmp.f32	s25, #0.0
 800f1f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1f6:	f043 867f 	bne.w	8012ef8 <iNemoEngine_API_Update+0x4380>
 800f1fa:	eef7 da00 	vmov.f32	s27, #112	@ 0x3f800000  1.0
 800f1fe:	9358      	str	r3, [sp, #352]	@ 0x160
 800f200:	9359      	str	r3, [sp, #356]	@ 0x164
 800f202:	935a      	str	r3, [sp, #360]	@ 0x168
 800f204:	2100      	movs	r1, #0
 800f206:	4b67      	ldr	r3, [pc, #412]	@ (800f3a4 <iNemoEngine_API_Update+0x82c>)
 800f208:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800f20c:	edc7 da73 	vstr	s27, [r7, #460]	@ 0x1cc
 800f210:	edc7 da74 	vstr	s27, [r7, #464]	@ 0x1d0
 800f214:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 800f218:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800f21c:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 800f220:	edcd da5b 	vstr	s27, [sp, #364]	@ 0x16c
 800f224:	f004 fa06 	bl	8013634 <memset>
 800f228:	4b5f      	ldr	r3, [pc, #380]	@ (800f3a8 <iNemoEngine_API_Update+0x830>)
 800f22a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800f22e:	eef0 9a6c 	vmov.f32	s19, s25
 800f232:	eef0 aa6c 	vmov.f32	s21, s25
 800f236:	eeb0 ba6c 	vmov.f32	s22, s25
 800f23a:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 800f23e:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 800f242:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 800f246:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 800f24a:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 800f24e:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 800f252:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 800f256:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 800f25a:	eef0 ca6d 	vmov.f32	s25, s27
 800f25e:	eddf 7a53 	vldr	s15, [pc, #332]	@ 800f3ac <iNemoEngine_API_Update+0x834>
 800f262:	ed9d 7a04 	vldr	s14, [sp, #16]
 800f266:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f26a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f26e:	f100 87fe 	bmi.w	801026e <iNemoEngine_API_Update+0x16f6>
 800f272:	eeb1 eac7 	vsqrt.f32	s28, s14
 800f276:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f27a:	ee3e 6a47 	vsub.f32	s12, s28, s14
 800f27e:	eec7 7a0e 	vdiv.f32	s15, s14, s28
 800f282:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800f286:	eeb0 7ac6 	vabs.f32	s14, s12
 800f28a:	ed8d 7a2e 	vstr	s14, [sp, #184]	@ 0xb8
 800f28e:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f292:	ed8d 7a30 	vstr	s14, [sp, #192]	@ 0xc0
 800f296:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 800f29a:	edd4 6a00 	vldr	s13, [r4]
 800f29e:	ed94 6a01 	vldr	s12, [r4, #4]
 800f2a2:	edcd 6a34 	vstr	s13, [sp, #208]	@ 0xd0
 800f2a6:	eeac 7a0c 	vfma.f32	s14, s24, s24
 800f2aa:	9b05      	ldr	r3, [sp, #20]
 800f2ac:	ee67 5aa6 	vmul.f32	s11, s15, s13
 800f2b0:	eeab 7aab 	vfma.f32	s14, s23, s23
 800f2b4:	4628      	mov	r0, r5
 800f2b6:	ee67 6a86 	vmul.f32	s13, s15, s12
 800f2ba:	ed8d 6a35 	vstr	s12, [sp, #212]	@ 0xd4
 800f2be:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 800f3ac <iNemoEngine_API_Update+0x834>
 800f2c2:	edcd 6a48 	vstr	s13, [sp, #288]	@ 0x120
 800f2c6:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800f2ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2ce:	bf54      	ite	pl
 800f2d0:	eeb1 7ac7 	vsqrtpl.f32	s14, s14
 800f2d4:	ed9f 7a36 	vldrmi	s14, [pc, #216]	@ 800f3b0 <iNemoEngine_API_Update+0x838>
 800f2d8:	ed94 5a02 	vldr	s10, [r4, #8]
 800f2dc:	ed8d 7a0a 	vstr	s14, [sp, #40]	@ 0x28
 800f2e0:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 800f2e4:	ee82 7a87 	vdiv.f32	s14, s5, s14
 800f2e8:	ee65 7a27 	vmul.f32	s15, s10, s15
 800f2ec:	ee2d 6a07 	vmul.f32	s12, s26, s14
 800f2f0:	ed93 3a00 	vldr	s6, [r3]
 800f2f4:	ed8d 6a4b 	vstr	s12, [sp, #300]	@ 0x12c
 800f2f8:	ee66 6a26 	vmul.f32	s13, s12, s13
 800f2fc:	ee2c 6a07 	vmul.f32	s12, s24, s14
 800f300:	ee2b 7a87 	vmul.f32	s14, s23, s14
 800f304:	eee6 6a25 	vfma.f32	s13, s12, s11
 800f308:	eeb0 0a43 	vmov.f32	s0, s6
 800f30c:	eee7 6a87 	vfma.f32	s13, s15, s14
 800f310:	ed8d 7a4c 	vstr	s14, [sp, #304]	@ 0x130
 800f314:	ed8d 5a32 	vstr	s10, [sp, #200]	@ 0xc8
 800f318:	edcd 5a47 	vstr	s11, [sp, #284]	@ 0x11c
 800f31c:	ed8d 6a4a 	vstr	s12, [sp, #296]	@ 0x128
 800f320:	edcd 6a22 	vstr	s13, [sp, #136]	@ 0x88
 800f324:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 800f328:	f7fd ff5c 	bl	800d1e4 <dataDerivative5>
 800f32c:	9b06      	ldr	r3, [sp, #24]
 800f32e:	ed8d 0a14 	vstr	s0, [sp, #80]	@ 0x50
 800f332:	edd3 7a00 	vldr	s15, [r3]
 800f336:	4630      	mov	r0, r6
 800f338:	eeb0 0a67 	vmov.f32	s0, s15
 800f33c:	edcd 7a03 	vstr	s15, [sp, #12]
 800f340:	f7fd ff50 	bl	800d1e4 <dataDerivative5>
 800f344:	eddb da00 	vldr	s27, [fp]
 800f348:	ed8d 0a0c 	vstr	s0, [sp, #48]	@ 0x30
 800f34c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800f34e:	eeb0 0a6d 	vmov.f32	s0, s27
 800f352:	f7fd ff47 	bl	800d1e4 <dataDerivative5>
 800f356:	eec2 7a83 	vdiv.f32	s15, s5, s6
 800f35a:	ed8d 0a16 	vstr	s0, [sp, #88]	@ 0x58
 800f35e:	ee29 9a27 	vmul.f32	s18, s18, s15
 800f362:	ee28 8a27 	vmul.f32	s16, s16, s15
 800f366:	ee6e eaa7 	vmul.f32	s29, s29, s15
 800f36a:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800f3b4 <iNemoEngine_API_Update+0x83c>
 800f36e:	eeb0 7ac9 	vabs.f32	s14, s18
 800f372:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f37a:	d52d      	bpl.n	800f3d8 <iNemoEngine_API_Update+0x860>
 800f37c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f380:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f388:	f282 8092 	bge.w	80114b0 <iNemoEngine_API_Update+0x2938>
 800f38c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f390:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f398:	f303 8088 	bgt.w	80124ac <iNemoEngine_API_Update+0x3934>
 800f39c:	e00c      	b.n	800f3b8 <iNemoEngine_API_Update+0x840>
 800f39e:	bf00      	nop
 800f3a0:	3a9d4952 	.word	0x3a9d4952
 800f3a4:	bf666666 	.word	0xbf666666
 800f3a8:	40a00000 	.word	0x40a00000
 800f3ac:	3c23d70a 	.word	0x3c23d70a
 800f3b0:	3dcccccd 	.word	0x3dcccccd
 800f3b4:	4b000000 	.word	0x4b000000
 800f3b8:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f3bc:	ee17 0a90 	vmov	r0, s15
 800f3c0:	f7f1 f866 	bl	8000490 <__aeabi_f2d>
 800f3c4:	ec41 0b10 	vmov	d0, r0, r1
 800f3c8:	f004 fb6a 	bl	8013aa0 <ceil>
 800f3cc:	ec51 0b10 	vmov	r0, r1, d0
 800f3d0:	f7f1 fb66 	bl	8000aa0 <__aeabi_d2f>
 800f3d4:	ee09 0a10 	vmov	s18, r0
 800f3d8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f3b4 <iNemoEngine_API_Update+0x83c>
 800f3dc:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800f3e0:	eeb0 7ac8 	vabs.f32	s14, s16
 800f3e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f3e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3ec:	d51f      	bpl.n	800f42e <iNemoEngine_API_Update+0x8b6>
 800f3ee:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f3f2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f3f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3fa:	f282 802d 	bge.w	8011458 <iNemoEngine_API_Update+0x28e0>
 800f3fe:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f402:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f40a:	f303 804b 	bgt.w	80124a4 <iNemoEngine_API_Update+0x392c>
 800f40e:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f412:	ee17 0a90 	vmov	r0, s15
 800f416:	f7f1 f83b 	bl	8000490 <__aeabi_f2d>
 800f41a:	ec41 0b10 	vmov	d0, r0, r1
 800f41e:	f004 fb3f 	bl	8013aa0 <ceil>
 800f422:	ec51 0b10 	vmov	r0, r1, d0
 800f426:	f7f1 fb3b 	bl	8000aa0 <__aeabi_d2f>
 800f42a:	ee08 0a10 	vmov	s16, r0
 800f42e:	ed5f 7a1f 	vldr	s15, [pc, #-124]	@ 800f3b4 <iNemoEngine_API_Update+0x83c>
 800f432:	ed8d 8a4e 	vstr	s16, [sp, #312]	@ 0x138
 800f436:	eeb0 7aee 	vabs.f32	s14, s29
 800f43a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f43e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f442:	d51f      	bpl.n	800f484 <iNemoEngine_API_Update+0x90c>
 800f444:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f448:	eef4 eae7 	vcmpe.f32	s29, s15
 800f44c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f450:	f281 87f0 	bge.w	8011434 <iNemoEngine_API_Update+0x28bc>
 800f454:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f458:	eef4 eac7 	vcmpe.f32	s29, s14
 800f45c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f460:	f303 801c 	bgt.w	801249c <iNemoEngine_API_Update+0x3924>
 800f464:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f468:	ee17 0a90 	vmov	r0, s15
 800f46c:	f7f1 f810 	bl	8000490 <__aeabi_f2d>
 800f470:	ec41 0b10 	vmov	d0, r0, r1
 800f474:	f004 fb14 	bl	8013aa0 <ceil>
 800f478:	ec51 0b10 	vmov	r0, r1, d0
 800f47c:	f7f1 fb10 	bl	8000aa0 <__aeabi_d2f>
 800f480:	ee0e 0a90 	vmov	s29, r0
 800f484:	f897 04b1 	ldrb.w	r0, [r7, #1201]	@ 0x4b1
 800f488:	edcd ea4f 	vstr	s29, [sp, #316]	@ 0x13c
 800f48c:	1e43      	subs	r3, r0, #1
 800f48e:	b25a      	sxtb	r2, r3
 800f490:	2a00      	cmp	r2, #0
 800f492:	b2db      	uxtb	r3, r3
 800f494:	dd17      	ble.n	800f4c6 <iNemoEngine_API_Update+0x94e>
 800f496:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f49a:	1e82      	subs	r2, r0, #2
 800f49c:	009b      	lsls	r3, r3, #2
 800f49e:	b2d2      	uxtb	r2, r2
 800f4a0:	f507 6194 	add.w	r1, r7, #1184	@ 0x4a0
 800f4a4:	4419      	add	r1, r3
 800f4a6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f4aa:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 800f4ae:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f4b2:	443b      	add	r3, r7
 800f4b4:	681a      	ldr	r2, [r3, #0]
 800f4b6:	60da      	str	r2, [r3, #12]
 800f4b8:	685a      	ldr	r2, [r3, #4]
 800f4ba:	611a      	str	r2, [r3, #16]
 800f4bc:	689a      	ldr	r2, [r3, #8]
 800f4be:	615a      	str	r2, [r3, #20]
 800f4c0:	3b0c      	subs	r3, #12
 800f4c2:	428b      	cmp	r3, r1
 800f4c4:	d1f6      	bne.n	800f4b4 <iNemoEngine_API_Update+0x93c>
 800f4c6:	ed9d 7a03 	vldr	s14, [sp, #12]
 800f4ca:	ed85 9a00 	vstr	s18, [r5]
 800f4ce:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f4d2:	ee87 9a87 	vdiv.f32	s18, s15, s14
 800f4d6:	f207 43bc 	addw	r3, r7, #1212	@ 0x4bc
 800f4da:	ed83 8a00 	vstr	s16, [r3]
 800f4de:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 800f4e2:	edc3 ea00 	vstr	s29, [r3]
 800f4e6:	f897 34b0 	ldrb.w	r3, [r7, #1200]	@ 0x4b0
 800f4ea:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f3b4 <iNemoEngine_API_Update+0x83c>
 800f4ee:	ee2c 8a09 	vmul.f32	s16, s24, s18
 800f4f2:	3301      	adds	r3, #1
 800f4f4:	b2db      	uxtb	r3, r3
 800f4f6:	eeb0 7ac8 	vabs.f32	s14, s16
 800f4fa:	4283      	cmp	r3, r0
 800f4fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f500:	bf28      	it	cs
 800f502:	4603      	movcs	r3, r0
 800f504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f508:	ee6d ea09 	vmul.f32	s29, s26, s18
 800f50c:	f887 34b0 	strb.w	r3, [r7, #1200]	@ 0x4b0
 800f510:	ee2b 9a89 	vmul.f32	s18, s23, s18
 800f514:	d51f      	bpl.n	800f556 <iNemoEngine_API_Update+0x9de>
 800f516:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f51a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f522:	f281 8775 	bge.w	8011410 <iNemoEngine_API_Update+0x2898>
 800f526:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f52a:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f52e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f532:	f302 87af 	bgt.w	8012494 <iNemoEngine_API_Update+0x391c>
 800f536:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f53a:	ee17 0a90 	vmov	r0, s15
 800f53e:	f7f0 ffa7 	bl	8000490 <__aeabi_f2d>
 800f542:	ec41 0b10 	vmov	d0, r0, r1
 800f546:	f004 faab 	bl	8013aa0 <ceil>
 800f54a:	ec51 0b10 	vmov	r0, r1, d0
 800f54e:	f7f1 faa7 	bl	8000aa0 <__aeabi_d2f>
 800f552:	ee08 0a10 	vmov	s16, r0
 800f556:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 800f3b4 <iNemoEngine_API_Update+0x83c>
 800f55a:	ed8d 8a4d 	vstr	s16, [sp, #308]	@ 0x134
 800f55e:	eeb0 7aee 	vabs.f32	s14, s29
 800f562:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f56a:	d51f      	bpl.n	800f5ac <iNemoEngine_API_Update+0xa34>
 800f56c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f570:	eef4 eae7 	vcmpe.f32	s29, s15
 800f574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f578:	f282 80ae 	bge.w	80116d8 <iNemoEngine_API_Update+0x2b60>
 800f57c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f580:	eef4 eac7 	vcmpe.f32	s29, s14
 800f584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f588:	f302 8780 	bgt.w	801248c <iNemoEngine_API_Update+0x3914>
 800f58c:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f590:	ee17 0a90 	vmov	r0, s15
 800f594:	f7f0 ff7c 	bl	8000490 <__aeabi_f2d>
 800f598:	ec41 0b10 	vmov	d0, r0, r1
 800f59c:	f004 fa80 	bl	8013aa0 <ceil>
 800f5a0:	ec51 0b10 	vmov	r0, r1, d0
 800f5a4:	f7f1 fa7c 	bl	8000aa0 <__aeabi_d2f>
 800f5a8:	ee0e 0a90 	vmov	s29, r0
 800f5ac:	ed5f 7a7f 	vldr	s15, [pc, #-508]	@ 800f3b4 <iNemoEngine_API_Update+0x83c>
 800f5b0:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800f5b4:	eeb0 7ac9 	vabs.f32	s14, s18
 800f5b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f5bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5c0:	d51f      	bpl.n	800f602 <iNemoEngine_API_Update+0xa8a>
 800f5c2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f5c6:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f5ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5ce:	f282 8071 	bge.w	80116b4 <iNemoEngine_API_Update+0x2b3c>
 800f5d2:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f5d6:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f5da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5de:	f302 8751 	bgt.w	8012484 <iNemoEngine_API_Update+0x390c>
 800f5e2:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f5e6:	ee17 0a90 	vmov	r0, s15
 800f5ea:	f7f0 ff51 	bl	8000490 <__aeabi_f2d>
 800f5ee:	ec41 0b10 	vmov	d0, r0, r1
 800f5f2:	f004 fa55 	bl	8013aa0 <ceil>
 800f5f6:	ec51 0b10 	vmov	r0, r1, d0
 800f5fa:	f7f1 fa51 	bl	8000aa0 <__aeabi_d2f>
 800f5fe:	ee09 0a10 	vmov	s18, r0
 800f602:	f897 0621 	ldrb.w	r0, [r7, #1569]	@ 0x621
 800f606:	ed8d 9a4f 	vstr	s18, [sp, #316]	@ 0x13c
 800f60a:	1e43      	subs	r3, r0, #1
 800f60c:	b25a      	sxtb	r2, r3
 800f60e:	2a00      	cmp	r2, #0
 800f610:	b2db      	uxtb	r3, r3
 800f612:	dd17      	ble.n	800f644 <iNemoEngine_API_Update+0xacc>
 800f614:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f618:	1e82      	subs	r2, r0, #2
 800f61a:	009b      	lsls	r3, r3, #2
 800f61c:	b2d2      	uxtb	r2, r2
 800f61e:	f507 61c2 	add.w	r1, r7, #1552	@ 0x610
 800f622:	4419      	add	r1, r3
 800f624:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f628:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 800f62c:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f630:	443b      	add	r3, r7
 800f632:	681a      	ldr	r2, [r3, #0]
 800f634:	60da      	str	r2, [r3, #12]
 800f636:	685a      	ldr	r2, [r3, #4]
 800f638:	611a      	str	r2, [r3, #16]
 800f63a:	689a      	ldr	r2, [r3, #8]
 800f63c:	615a      	str	r2, [r3, #20]
 800f63e:	3b0c      	subs	r3, #12
 800f640:	428b      	cmp	r3, r1
 800f642:	d1f6      	bne.n	800f632 <iNemoEngine_API_Update+0xaba>
 800f644:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f648:	ed86 8a00 	vstr	s16, [r6]
 800f64c:	ee87 8aad 	vdiv.f32	s16, s15, s27
 800f650:	f207 632c 	addw	r3, r7, #1580	@ 0x62c
 800f654:	edc3 ea00 	vstr	s29, [r3]
 800f658:	f507 63c6 	add.w	r3, r7, #1584	@ 0x630
 800f65c:	ed83 9a00 	vstr	s18, [r3]
 800f660:	f897 3620 	ldrb.w	r3, [r7, #1568]	@ 0x620
 800f664:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 800f668:	ed5f 7aae 	vldr	s15, [pc, #-696]	@ 800f3b4 <iNemoEngine_API_Update+0x83c>
 800f66c:	ee28 9a2f 	vmul.f32	s18, s16, s31
 800f670:	3301      	adds	r3, #1
 800f672:	b2db      	uxtb	r3, r3
 800f674:	ee68 ea0f 	vmul.f32	s29, s16, s30
 800f678:	ee27 8a08 	vmul.f32	s16, s14, s16
 800f67c:	eeb0 7ac9 	vabs.f32	s14, s18
 800f680:	4283      	cmp	r3, r0
 800f682:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f686:	bf28      	it	cs
 800f688:	4603      	movcs	r3, r0
 800f68a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f68e:	f887 3620 	strb.w	r3, [r7, #1568]	@ 0x620
 800f692:	d51f      	bpl.n	800f6d4 <iNemoEngine_API_Update+0xb5c>
 800f694:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f698:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f69c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6a0:	f282 802c 	bge.w	80116fc <iNemoEngine_API_Update+0x2b84>
 800f6a4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f6a8:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f6ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6b0:	f302 86ca 	bgt.w	8012448 <iNemoEngine_API_Update+0x38d0>
 800f6b4:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f6b8:	ee17 0a90 	vmov	r0, s15
 800f6bc:	f7f0 fee8 	bl	8000490 <__aeabi_f2d>
 800f6c0:	ec41 0b10 	vmov	d0, r0, r1
 800f6c4:	f004 f9ec 	bl	8013aa0 <ceil>
 800f6c8:	ec51 0b10 	vmov	r0, r1, d0
 800f6cc:	f7f1 f9e8 	bl	8000aa0 <__aeabi_d2f>
 800f6d0:	ee09 0a10 	vmov	s18, r0
 800f6d4:	ed5f 7ac9 	vldr	s15, [pc, #-804]	@ 800f3b4 <iNemoEngine_API_Update+0x83c>
 800f6d8:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800f6dc:	eeb0 7aee 	vabs.f32	s14, s29
 800f6e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f6e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6e8:	d51f      	bpl.n	800f72a <iNemoEngine_API_Update+0xbb2>
 800f6ea:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f6ee:	eef4 eae7 	vcmpe.f32	s29, s15
 800f6f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6f6:	f281 87cb 	bge.w	8011690 <iNemoEngine_API_Update+0x2b18>
 800f6fa:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f6fe:	eef4 eac7 	vcmpe.f32	s29, s14
 800f702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f706:	f302 86b9 	bgt.w	801247c <iNemoEngine_API_Update+0x3904>
 800f70a:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f70e:	ee17 0a90 	vmov	r0, s15
 800f712:	f7f0 febd 	bl	8000490 <__aeabi_f2d>
 800f716:	ec41 0b10 	vmov	d0, r0, r1
 800f71a:	f004 f9c1 	bl	8013aa0 <ceil>
 800f71e:	ec51 0b10 	vmov	r0, r1, d0
 800f722:	f7f1 f9bd 	bl	8000aa0 <__aeabi_d2f>
 800f726:	ee0e 0a90 	vmov	s29, r0
 800f72a:	ed5f 7ade 	vldr	s15, [pc, #-888]	@ 800f3b4 <iNemoEngine_API_Update+0x83c>
 800f72e:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800f732:	eeb0 7ac8 	vabs.f32	s14, s16
 800f736:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f73a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f73e:	d51f      	bpl.n	800f780 <iNemoEngine_API_Update+0xc08>
 800f740:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f744:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f74c:	f281 878e 	bge.w	801166c <iNemoEngine_API_Update+0x2af4>
 800f750:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f754:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f75c:	f302 8678 	bgt.w	8012450 <iNemoEngine_API_Update+0x38d8>
 800f760:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f764:	ee17 0a90 	vmov	r0, s15
 800f768:	f7f0 fe92 	bl	8000490 <__aeabi_f2d>
 800f76c:	ec41 0b10 	vmov	d0, r0, r1
 800f770:	f004 f996 	bl	8013aa0 <ceil>
 800f774:	ec51 0b10 	vmov	r0, r1, d0
 800f778:	f7f1 f992 	bl	8000aa0 <__aeabi_d2f>
 800f77c:	ee08 0a10 	vmov	s16, r0
 800f780:	f897 0791 	ldrb.w	r0, [r7, #1937]	@ 0x791
 800f784:	ed8d 8a4f 	vstr	s16, [sp, #316]	@ 0x13c
 800f788:	1e43      	subs	r3, r0, #1
 800f78a:	b25a      	sxtb	r2, r3
 800f78c:	2a00      	cmp	r2, #0
 800f78e:	b2db      	uxtb	r3, r3
 800f790:	dd17      	ble.n	800f7c2 <iNemoEngine_API_Update+0xc4a>
 800f792:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f796:	1e82      	subs	r2, r0, #2
 800f798:	009b      	lsls	r3, r3, #2
 800f79a:	b2d2      	uxtb	r2, r2
 800f79c:	f507 61f0 	add.w	r1, r7, #1920	@ 0x780
 800f7a0:	4419      	add	r1, r3
 800f7a2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f7a6:	f203 738c 	addw	r3, r3, #1932	@ 0x78c
 800f7aa:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f7ae:	443b      	add	r3, r7
 800f7b0:	681a      	ldr	r2, [r3, #0]
 800f7b2:	60da      	str	r2, [r3, #12]
 800f7b4:	685a      	ldr	r2, [r3, #4]
 800f7b6:	611a      	str	r2, [r3, #16]
 800f7b8:	689a      	ldr	r2, [r3, #8]
 800f7ba:	615a      	str	r2, [r3, #20]
 800f7bc:	3b0c      	subs	r3, #12
 800f7be:	428b      	cmp	r3, r1
 800f7c0:	d1f6      	bne.n	800f7b0 <iNemoEngine_API_Update+0xc38>
 800f7c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f7c4:	ed83 9a00 	vstr	s18, [r3]
 800f7c8:	f207 739c 	addw	r3, r7, #1948	@ 0x79c
 800f7cc:	edc3 ea00 	vstr	s29, [r3]
 800f7d0:	9336      	str	r3, [sp, #216]	@ 0xd8
 800f7d2:	f507 63f4 	add.w	r3, r7, #1952	@ 0x7a0
 800f7d6:	ed83 8a00 	vstr	s16, [r3]
 800f7da:	9337      	str	r3, [sp, #220]	@ 0xdc
 800f7dc:	f897 3790 	ldrb.w	r3, [r7, #1936]	@ 0x790
 800f7e0:	3301      	adds	r3, #1
 800f7e2:	b2db      	uxtb	r3, r3
 800f7e4:	4283      	cmp	r3, r0
 800f7e6:	bf28      	it	cs
 800f7e8:	4603      	movcs	r3, r0
 800f7ea:	f887 3790 	strb.w	r3, [r7, #1936]	@ 0x790
 800f7ee:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f7f0:	a947      	add	r1, sp, #284	@ 0x11c
 800f7f2:	a84a      	add	r0, sp, #296	@ 0x128
 800f7f4:	f7fd fddc 	bl	800d3b0 <getRotationMatrix>
 800f7f8:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800f7fc:	f507 7347 	add.w	r3, r7, #796	@ 0x31c
 800f800:	9331      	str	r3, [sp, #196]	@ 0xc4
 800f802:	461e      	mov	r6, r3
 800f804:	46d4      	mov	ip, sl
 800f806:	f507 754f 	add.w	r5, r7, #828	@ 0x33c
 800f80a:	6830      	ldr	r0, [r6, #0]
 800f80c:	6871      	ldr	r1, [r6, #4]
 800f80e:	68b2      	ldr	r2, [r6, #8]
 800f810:	68f3      	ldr	r3, [r6, #12]
 800f812:	4664      	mov	r4, ip
 800f814:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f816:	3610      	adds	r6, #16
 800f818:	42ae      	cmp	r6, r5
 800f81a:	46a4      	mov	ip, r4
 800f81c:	d1f5      	bne.n	800f80a <iNemoEngine_API_Update+0xc92>
 800f81e:	6830      	ldr	r0, [r6, #0]
 800f820:	6020      	str	r0, [r4, #0]
 800f822:	ed97 7ac7 	vldr	s14, [r7, #796]	@ 0x31c
 800f826:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 800f82a:	eeb0 7ac7 	vabs.f32	s14, s14
 800f82e:	eef0 7ae7 	vabs.f32	s15, s15
 800f832:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f83a:	f140 850a 	bpl.w	8010252 <iNemoEngine_API_Update+0x16da>
 800f83e:	2004      	movs	r0, #4
 800f840:	2400      	movs	r4, #0
 800f842:	2107      	movs	r1, #7
 800f844:	f04f 0c06 	mov.w	ip, #6
 800f848:	2203      	movs	r2, #3
 800f84a:	4603      	mov	r3, r0
 800f84c:	9403      	str	r4, [sp, #12]
 800f84e:	f04f 0e01 	mov.w	lr, #1
 800f852:	ed97 7ac9 	vldr	s14, [r7, #804]	@ 0x324
 800f856:	eeb0 7ac7 	vabs.f32	s14, s14
 800f85a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f85e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f862:	f300 84e4 	bgt.w	801022e <iNemoEngine_API_Update+0x16b6>
 800f866:	2505      	movs	r5, #5
 800f868:	9504      	str	r5, [sp, #16]
 800f86a:	f04f 0b08 	mov.w	fp, #8
 800f86e:	2502      	movs	r5, #2
 800f870:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 800f872:	4434      	add	r4, r6
 800f874:	4433      	add	r3, r6
 800f876:	edd4 6a00 	vldr	s13, [r4]
 800f87a:	ed93 7a00 	vldr	s14, [r3]
 800f87e:	9b03      	ldr	r3, [sp, #12]
 800f880:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f884:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 800f888:	eb0a 0485 	add.w	r4, sl, r5, lsl #2
 800f88c:	00ab      	lsls	r3, r5, #2
 800f88e:	eb0a 058e 	add.w	r5, sl, lr, lsl #2
 800f892:	ea4f 0980 	mov.w	r9, r0, lsl #2
 800f896:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800f89a:	edc6 7a00 	vstr	s15, [r6]
 800f89e:	ed95 7a00 	vldr	s14, [r5]
 800f8a2:	edd4 6a00 	vldr	s13, [r4]
 800f8a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f8aa:	eb0a 0582 	add.w	r5, sl, r2, lsl #2
 800f8ae:	edc4 7a00 	vstr	s15, [r4]
 800f8b2:	eb0a 0480 	add.w	r4, sl, r0, lsl #2
 800f8b6:	edd6 6a00 	vldr	s13, [r6]
 800f8ba:	ed94 6a00 	vldr	s12, [r4]
 800f8be:	ed95 7a00 	vldr	s14, [r5]
 800f8c2:	eea6 7ac6 	vfms.f32	s14, s13, s12
 800f8c6:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800f8ca:	ed85 7a00 	vstr	s14, [r5]
 800f8ce:	ed94 7a00 	vldr	s14, [r4]
 800f8d2:	9c04      	ldr	r4, [sp, #16]
 800f8d4:	eb0a 0084 	add.w	r0, sl, r4, lsl #2
 800f8d8:	ed90 6a00 	vldr	s12, [r0]
 800f8dc:	eea7 6ac7 	vfms.f32	s12, s15, s14
 800f8e0:	00a4      	lsls	r4, r4, #2
 800f8e2:	ed80 6a00 	vstr	s12, [r0]
 800f8e6:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 800f8ea:	0089      	lsls	r1, r1, #2
 800f8ec:	9104      	str	r1, [sp, #16]
 800f8ee:	eb0a 018c 	add.w	r1, sl, ip, lsl #2
 800f8f2:	edd0 5a00 	vldr	s11, [r0]
 800f8f6:	ed91 7a00 	vldr	s14, [r1]
 800f8fa:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800f8fe:	eef0 5ac6 	vabs.f32	s11, s12
 800f902:	ed81 7a00 	vstr	s14, [r1]
 800f906:	edd0 6a00 	vldr	s13, [r0]
 800f90a:	eb0a 008b 	add.w	r0, sl, fp, lsl #2
 800f90e:	ed90 7a00 	vldr	s14, [r0]
 800f912:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f916:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800f91a:	ed80 7a00 	vstr	s14, [r0]
 800f91e:	edd5 6a00 	vldr	s13, [r5]
 800f922:	9803      	ldr	r0, [sp, #12]
 800f924:	eef0 7ae6 	vabs.f32	s15, s13
 800f928:	eef4 5ae7 	vcmpe.f32	s11, s15
 800f92c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f930:	ea4f 0080 	mov.w	r0, r0, lsl #2
 800f934:	ea4f 0582 	mov.w	r5, r2, lsl #2
 800f938:	f300 8465 	bgt.w	8010206 <iNemoEngine_API_Update+0x168e>
 800f93c:	edd1 5a00 	vldr	s11, [r1]
 800f940:	eef0 7a47 	vmov.f32	s15, s14
 800f944:	ee86 4a26 	vdiv.f32	s8, s12, s13
 800f948:	eb0a 020b 	add.w	r2, sl, fp
 800f94c:	4454      	add	r4, sl
 800f94e:	4455      	add	r5, sl
 800f950:	a978      	add	r1, sp, #480	@ 0x1e0
 800f952:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800f956:	eee4 7a65 	vfms.f32	s15, s8, s11
 800f95a:	ed84 4a00 	vstr	s8, [r4]
 800f95e:	edc2 7a00 	vstr	s15, [r2]
 800f962:	4632      	mov	r2, r6
 800f964:	4452      	add	r2, sl
 800f966:	edd2 1a00 	vldr	s3, [r2]
 800f96a:	9a04      	ldr	r2, [sp, #16]
 800f96c:	ed95 7a00 	vldr	s14, [r5]
 800f970:	4452      	add	r2, sl
 800f972:	ed92 2a00 	vldr	s4, [r2]
 800f976:	eb0a 0209 	add.w	r2, sl, r9
 800f97a:	ed92 3a00 	vldr	s6, [r2]
 800f97e:	eb0a 0200 	add.w	r2, sl, r0
 800f982:	ed92 0a00 	vldr	s0, [r2]
 800f986:	eb0a 0203 	add.w	r2, sl, r3
 800f98a:	edd2 0a00 	vldr	s1, [r2]
 800f98e:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f990:	ee83 1aa7 	vdiv.f32	s2, s7, s15
 800f994:	4472      	add	r2, lr
 800f996:	eec3 2a87 	vdiv.f32	s5, s7, s14
 800f99a:	ed92 7a00 	vldr	s14, [r2]
 800f99e:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f9a0:	4402      	add	r2, r0
 800f9a2:	edd2 7a00 	vldr	s15, [r2]
 800f9a6:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f9a8:	441a      	add	r2, r3
 800f9aa:	edd2 5a00 	vldr	s11, [r2]
 800f9ae:	eee0 7a47 	vfms.f32	s15, s0, s14
 800f9b2:	aa75      	add	r2, sp, #468	@ 0x1d4
 800f9b4:	4472      	add	r2, lr
 800f9b6:	eee0 5ac7 	vfms.f32	s11, s1, s14
 800f9ba:	edd2 4a00 	vldr	s9, [r2]
 800f9be:	eee4 5a67 	vfms.f32	s11, s8, s15
 800f9c2:	aa75      	add	r2, sp, #468	@ 0x1d4
 800f9c4:	4402      	add	r2, r0
 800f9c6:	ed92 6a00 	vldr	s12, [r2]
 800f9ca:	ee61 5a25 	vmul.f32	s11, s2, s11
 800f9ce:	aa75      	add	r2, sp, #468	@ 0x1d4
 800f9d0:	eea2 7a65 	vfms.f32	s14, s4, s11
 800f9d4:	441a      	add	r2, r3
 800f9d6:	440b      	add	r3, r1
 800f9d8:	eee1 7ae5 	vfms.f32	s15, s3, s11
 800f9dc:	4408      	add	r0, r1
 800f9de:	eef0 6a47 	vmov.f32	s13, s14
 800f9e2:	ee22 7aa7 	vmul.f32	s14, s5, s15
 800f9e6:	eea0 6a64 	vfms.f32	s12, s0, s9
 800f9ea:	eee3 6a47 	vfms.f32	s13, s6, s14
 800f9ee:	edd3 7a00 	vldr	s15, [r3]
 800f9f2:	ed90 5a00 	vldr	s10, [r0]
 800f9f6:	eeb0 8a66 	vmov.f32	s16, s13
 800f9fa:	edd2 6a00 	vldr	s13, [r2]
 800f9fe:	eee0 6ae4 	vfms.f32	s13, s1, s9
 800fa02:	460b      	mov	r3, r1
 800fa04:	4473      	add	r3, lr
 800fa06:	44d6      	add	lr, sl
 800fa08:	eee4 6a46 	vfms.f32	s13, s8, s12
 800fa0c:	ee61 6a26 	vmul.f32	s13, s2, s13
 800fa10:	eea1 6ae6 	vfms.f32	s12, s3, s13
 800fa14:	eee2 4a66 	vfms.f32	s9, s4, s13
 800fa18:	ee22 6a86 	vmul.f32	s12, s5, s12
 800fa1c:	eee3 4a46 	vfms.f32	s9, s6, s12
 800fa20:	eeb0 9a64 	vmov.f32	s18, s9
 800fa24:	edd3 4a00 	vldr	s9, [r3]
 800fa28:	eea4 5ac0 	vfms.f32	s10, s9, s0
 800fa2c:	eee4 7ae0 	vfms.f32	s15, s9, s1
 800fa30:	eee4 7a45 	vfms.f32	s15, s8, s10
 800fa34:	ee67 7a81 	vmul.f32	s15, s15, s2
 800fa38:	eea7 5ae1 	vfms.f32	s10, s15, s3
 800fa3c:	eee7 4ac2 	vfms.f32	s9, s15, s4
 800fa40:	ee22 4a85 	vmul.f32	s8, s5, s10
 800fa44:	eeb0 5a64 	vmov.f32	s10, s9
 800fa48:	eea4 5a43 	vfms.f32	s10, s8, s6
 800fa4c:	ed9e 3a00 	vldr	s6, [lr]
 800fa50:	eec3 4a83 	vdiv.f32	s9, s7, s6
 800fa54:	eebf 2a00 	vmov.f32	s4, #240	@ 0xbf800000 -1.0
 800fa58:	ee64 2a88 	vmul.f32	s5, s9, s16
 800fa5c:	ee24 3a89 	vmul.f32	s6, s9, s18
 800fa60:	ee64 4a85 	vmul.f32	s9, s9, s10
 800fa64:	ee37 5a86 	vadd.f32	s10, s15, s12
 800fa68:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800fa6c:	ee32 5ac5 	vsub.f32	s10, s5, s10
 800fa70:	eeb4 5ac2 	vcmpe.f32	s10, s4
 800fa74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa78:	bfc8      	it	gt
 800fa7a:	ee75 3a23 	vaddgt.f32	s7, s10, s7
 800fa7e:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800fa82:	bfcc      	ite	gt
 800fa84:	eeb1 5ae3 	vsqrtgt.f32	s10, s7
 800fa88:	ed9f 5ada 	vldrle	s10, [pc, #872]	@ 800fdf4 <iNemoEngine_API_Update+0x127c>
 800fa8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa90:	f101 83df 	bmi.w	8011252 <iNemoEngine_API_Update+0x26da>
 800fa94:	bfd8      	it	le
 800fa96:	ee25 5a26 	vmulle.f32	s10, s10, s13
 800fa9a:	ee76 6a67 	vsub.f32	s13, s12, s15
 800fa9e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800faa2:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800faa6:	ee25 5a04 	vmul.f32	s10, s10, s8
 800faaa:	eebf 4a00 	vmov.f32	s8, #240	@ 0xbf800000 -1.0
 800faae:	eef4 6ac4 	vcmpe.f32	s13, s8
 800fab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fab6:	bf88      	it	hi
 800fab8:	eeb7 4a00 	vmovhi.f32	s8, #112	@ 0x3f800000  1.0
 800fabc:	ee74 4ae5 	vsub.f32	s9, s9, s11
 800fac0:	bf88      	it	hi
 800fac2:	ee36 4a84 	vaddhi.f32	s8, s13, s8
 800fac6:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 800faca:	bf8c      	ite	hi
 800facc:	eef1 6ac4 	vsqrthi.f32	s13, s8
 800fad0:	eddf 6ac8 	vldrls	s13, [pc, #800]	@ 800fdf4 <iNemoEngine_API_Update+0x127c>
 800fad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fad8:	f101 83b7 	bmi.w	801124a <iNemoEngine_API_Update+0x26d2>
 800fadc:	bfd8      	it	le
 800fade:	ee66 6aa4 	vmulle.f32	s13, s13, s9
 800fae2:	ee72 2a86 	vadd.f32	s5, s5, s12
 800fae6:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800faea:	ee77 7ae2 	vsub.f32	s15, s15, s5
 800faee:	ee26 6a86 	vmul.f32	s12, s13, s12
 800faf2:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 800faf6:	eef4 7ae6 	vcmpe.f32	s15, s13
 800fafa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fafe:	bf88      	it	hi
 800fb00:	eef7 6a00 	vmovhi.f32	s13, #112	@ 0x3f800000  1.0
 800fb04:	ee37 7a43 	vsub.f32	s14, s14, s6
 800fb08:	bf88      	it	hi
 800fb0a:	ee77 6aa6 	vaddhi.f32	s13, s15, s13
 800fb0e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800fb12:	bf8c      	ite	hi
 800fb14:	eef1 7ae6 	vsqrthi.f32	s15, s13
 800fb18:	eddf 7ab6 	vldrls	s15, [pc, #728]	@ 800fdf4 <iNemoEngine_API_Update+0x127c>
 800fb1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb20:	f100 83d1 	bmi.w	80102c6 <iNemoEngine_API_Update+0x174e>
 800fb24:	bfd8      	it	le
 800fb26:	ee67 7a87 	vmulle.f32	s15, s15, s14
 800fb2a:	f897 2341 	ldrb.w	r2, [r7, #833]	@ 0x341
 800fb2e:	1e53      	subs	r3, r2, #1
 800fb30:	b259      	sxtb	r1, r3
 800fb32:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800fb36:	2900      	cmp	r1, #0
 800fb38:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fb3c:	b2db      	uxtb	r3, r3
 800fb3e:	dd1c      	ble.n	800fb7a <iNemoEngine_API_Update+0x1002>
 800fb40:	3a02      	subs	r2, #2
 800fb42:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fb46:	b2d2      	uxtb	r2, r2
 800fb48:	f1a7 010c 	sub.w	r1, r7, #12
 800fb4c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800fb50:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800fb54:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800fb58:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800fb5c:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 800fb60:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
 800fb64:	f8d3 2340 	ldr.w	r2, [r3, #832]	@ 0x340
 800fb68:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
 800fb6c:	f8d3 2344 	ldr.w	r2, [r3, #836]	@ 0x344
 800fb70:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
 800fb74:	3b0c      	subs	r3, #12
 800fb76:	428b      	cmp	r3, r1
 800fb78:	d1f0      	bne.n	800fb5c <iNemoEngine_API_Update+0xfe4>
 800fb7a:	ed9d 7a07 	vldr	s14, [sp, #28]
 800fb7e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800fb82:	ee86 7a87 	vdiv.f32	s14, s13, s14
 800fb86:	ab47      	add	r3, sp, #284	@ 0x11c
 800fb88:	f20d 12eb 	addw	r2, sp, #491	@ 0x1eb
 800fb8c:	4699      	mov	r9, r3
 800fb8e:	f1c2 0601 	rsb	r6, r2, #1
 800fb92:	9333      	str	r3, [sp, #204]	@ 0xcc
 800fb94:	2300      	movs	r3, #0
 800fb96:	e9cd 7838 	strd	r7, r8, [sp, #224]	@ 0xe0
 800fb9a:	ad7b      	add	r5, sp, #492	@ 0x1ec
 800fb9c:	46c8      	mov	r8, r9
 800fb9e:	f50d 7b04 	add.w	fp, sp, #528	@ 0x210
 800fba2:	46b9      	mov	r9, r7
 800fba4:	ee25 5a07 	vmul.f32	s10, s10, s14
 800fba8:	ee66 6a07 	vmul.f32	s13, s12, s14
 800fbac:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fbb0:	ed87 5ad2 	vstr	s10, [r7, #840]	@ 0x348
 800fbb4:	edc7 6ad3 	vstr	s13, [r7, #844]	@ 0x34c
 800fbb8:	edc7 7ad4 	vstr	s15, [r7, #848]	@ 0x350
 800fbbc:	4637      	mov	r7, r6
 800fbbe:	461e      	mov	r6, r3
 800fbc0:	3601      	adds	r6, #1
 800fbc2:	4651      	mov	r1, sl
 800fbc4:	f20d 13eb 	addw	r3, sp, #491	@ 0x1eb
 800fbc8:	464a      	mov	r2, r9
 800fbca:	18f8      	adds	r0, r7, r3
 800fbcc:	f803 0f01 	strb.w	r0, [r3, #1]!
 800fbd0:	f8d2 0348 	ldr.w	r0, [r2, #840]	@ 0x348
 800fbd4:	f841 0b04 	str.w	r0, [r1], #4
 800fbd8:	f20d 2009 	addw	r0, sp, #521	@ 0x209
 800fbdc:	4298      	cmp	r0, r3
 800fbde:	f102 020c 	add.w	r2, r2, #12
 800fbe2:	d1f2      	bne.n	800fbca <iNemoEngine_API_Update+0x1052>
 800fbe4:	ed9a 7a00 	vldr	s14, [sl]
 800fbe8:	edda 7a01 	vldr	s15, [sl, #4]
 800fbec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbf0:	ed9a 7a02 	vldr	s14, [sl, #8]
 800fbf4:	edda 7a03 	vldr	s15, [sl, #12]
 800fbf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbfc:	bf88      	it	hi
 800fbfe:	f44f 7381 	movhi.w	r3, #258	@ 0x102
 800fc02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc06:	ed9a 7a04 	vldr	s14, [sl, #16]
 800fc0a:	edda 7a05 	vldr	s15, [sl, #20]
 800fc0e:	bf88      	it	hi
 800fc10:	802b      	strhhi	r3, [r5, #0]
 800fc12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc16:	bf88      	it	hi
 800fc18:	f44f 7341 	movhi.w	r3, #772	@ 0x304
 800fc1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc20:	ed9a 7a06 	vldr	s14, [sl, #24]
 800fc24:	edda 7a07 	vldr	s15, [sl, #28]
 800fc28:	bf88      	it	hi
 800fc2a:	806b      	strhhi	r3, [r5, #2]
 800fc2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc30:	bf88      	it	hi
 800fc32:	f240 5306 	movwhi	r3, #1286	@ 0x506
 800fc36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc3a:	ed9a 7a08 	vldr	s14, [sl, #32]
 800fc3e:	edda 7a09 	vldr	s15, [sl, #36]	@ 0x24
 800fc42:	bf88      	it	hi
 800fc44:	80ab      	strhhi	r3, [r5, #4]
 800fc46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc4a:	bf88      	it	hi
 800fc4c:	f44f 63e1 	movhi.w	r3, #1800	@ 0x708
 800fc50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc54:	ed9a 7a0a 	vldr	s14, [sl, #40]	@ 0x28
 800fc58:	edda 7a0b 	vldr	s15, [sl, #44]	@ 0x2c
 800fc5c:	bf88      	it	hi
 800fc5e:	80eb      	strhhi	r3, [r5, #6]
 800fc60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc64:	bf88      	it	hi
 800fc66:	f640 130a 	movwhi	r3, #2314	@ 0x90a
 800fc6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc6e:	ed9a 7a0c 	vldr	s14, [sl, #48]	@ 0x30
 800fc72:	edda 7a0d 	vldr	s15, [sl, #52]	@ 0x34
 800fc76:	bf88      	it	hi
 800fc78:	812b      	strhhi	r3, [r5, #8]
 800fc7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc7e:	bf88      	it	hi
 800fc80:	f640 330c 	movwhi	r3, #2828	@ 0xb0c
 800fc84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc88:	ed9a 7a0e 	vldr	s14, [sl, #56]	@ 0x38
 800fc8c:	edda 7a0f 	vldr	s15, [sl, #60]	@ 0x3c
 800fc90:	bf88      	it	hi
 800fc92:	816b      	strhhi	r3, [r5, #10]
 800fc94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc98:	bf88      	it	hi
 800fc9a:	f640 530e 	movwhi	r3, #3342	@ 0xd0e
 800fc9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fca2:	ed9a 7a10 	vldr	s14, [sl, #64]	@ 0x40
 800fca6:	edda 7a11 	vldr	s15, [sl, #68]	@ 0x44
 800fcaa:	bf88      	it	hi
 800fcac:	81ab      	strhhi	r3, [r5, #12]
 800fcae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcb2:	bf88      	it	hi
 800fcb4:	f44f 6371 	movhi.w	r3, #3856	@ 0xf10
 800fcb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fcbc:	ed9a 7a12 	vldr	s14, [sl, #72]	@ 0x48
 800fcc0:	edda 7a13 	vldr	s15, [sl, #76]	@ 0x4c
 800fcc4:	bf88      	it	hi
 800fcc6:	81eb      	strhhi	r3, [r5, #14]
 800fcc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fccc:	bf88      	it	hi
 800fcce:	f241 1312 	movwhi	r3, #4370	@ 0x1112
 800fcd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fcd6:	ed9a 7a14 	vldr	s14, [sl, #80]	@ 0x50
 800fcda:	edda 7a15 	vldr	s15, [sl, #84]	@ 0x54
 800fcde:	bf88      	it	hi
 800fce0:	822b      	strhhi	r3, [r5, #16]
 800fce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fce6:	bf88      	it	hi
 800fce8:	f241 3314 	movwhi	r3, #4884	@ 0x1314
 800fcec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fcf0:	bf88      	it	hi
 800fcf2:	826b      	strhhi	r3, [r5, #18]
 800fcf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcf8:	bf84      	itt	hi
 800fcfa:	f241 5316 	movwhi	r3, #5398	@ 0x1516
 800fcfe:	82ab      	strhhi	r3, [r5, #20]
 800fd00:	ed9a 7a16 	vldr	s14, [sl, #88]	@ 0x58
 800fd04:	edda 7a17 	vldr	s15, [sl, #92]	@ 0x5c
 800fd08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd0c:	ed9a 7a18 	vldr	s14, [sl, #96]	@ 0x60
 800fd10:	edda 7a19 	vldr	s15, [sl, #100]	@ 0x64
 800fd14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd18:	bf88      	it	hi
 800fd1a:	f241 7318 	movwhi	r3, #5912	@ 0x1718
 800fd1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd22:	ed9a 7a1a 	vldr	s14, [sl, #104]	@ 0x68
 800fd26:	edda 7a1b 	vldr	s15, [sl, #108]	@ 0x6c
 800fd2a:	bf88      	it	hi
 800fd2c:	82eb      	strhhi	r3, [r5, #22]
 800fd2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd32:	bf88      	it	hi
 800fd34:	f641 131a 	movwhi	r3, #6426	@ 0x191a
 800fd38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd3c:	ed9a 7a1c 	vldr	s14, [sl, #112]	@ 0x70
 800fd40:	edda 7a1d 	vldr	s15, [sl, #116]	@ 0x74
 800fd44:	bf88      	it	hi
 800fd46:	832b      	strhhi	r3, [r5, #24]
 800fd48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd4c:	bf88      	it	hi
 800fd4e:	f641 331c 	movwhi	r3, #6940	@ 0x1b1c
 800fd52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd56:	bf88      	it	hi
 800fd58:	836b      	strhhi	r3, [r5, #26]
 800fd5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd5e:	bf88      	it	hi
 800fd60:	f641 531e 	movwhi	r3, #7454	@ 0x1d1e
 800fd64:	f04f 0101 	mov.w	r1, #1
 800fd68:	bf88      	it	hi
 800fd6a:	83ab      	strhhi	r3, [r5, #28]
 800fd6c:	221e      	movs	r2, #30
 800fd6e:	4658      	mov	r0, fp
 800fd70:	f003 fc60 	bl	8013634 <memset>
 800fd74:	e9cd 971d 	strd	r9, r7, [sp, #116]	@ 0x74
 800fd78:	2404      	movs	r4, #4
 800fd7a:	2102      	movs	r1, #2
 800fd7c:	9618      	str	r6, [sp, #96]	@ 0x60
 800fd7e:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
 800fd82:	460a      	mov	r2, r1
 800fd84:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800fd88:	0049      	lsls	r1, r1, #1
 800fd8a:	1c53      	adds	r3, r2, #1
 800fd8c:	9303      	str	r3, [sp, #12]
 800fd8e:	f04f 0801 	mov.w	r8, #1
 800fd92:	9105      	str	r1, [sp, #20]
 800fd94:	9b05      	ldr	r3, [sp, #20]
 800fd96:	9a03      	ldr	r2, [sp, #12]
 800fd98:	46c1      	mov	r9, r8
 800fd9a:	4498      	add	r8, r3
 800fd9c:	f1b8 0f1f 	cmp.w	r8, #31
 800fda0:	bfa8      	it	ge
 800fda2:	f04f 081f 	movge.w	r8, #31
 800fda6:	eba8 0309 	sub.w	r3, r8, r9
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	f102 3cff 	add.w	ip, r2, #4294967295
 800fdb0:	dd34      	ble.n	800fe1c <iNemoEngine_API_Update+0x12a4>
 800fdb2:	464f      	mov	r7, r9
 800fdb4:	f8cd 9010 	str.w	r9, [sp, #16]
 800fdb8:	2400      	movs	r4, #0
 800fdba:	4699      	mov	r9, r3
 800fdbc:	1e79      	subs	r1, r7, #1
 800fdbe:	f915 200c 	ldrsb.w	r2, [r5, ip]
 800fdc2:	566b      	ldrsb	r3, [r5, r1]
 800fdc4:	eb0a 0082 	add.w	r0, sl, r2, lsl #2
 800fdc8:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 800fdcc:	ed16 7a01 	vldr	s14, [r6, #-4]
 800fdd0:	ed50 7a01 	vldr	s15, [r0, #-4]
 800fdd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fdd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fddc:	f10c 0002 	add.w	r0, ip, #2
 800fde0:	f10c 0601 	add.w	r6, ip, #1
 800fde4:	f240 81d0 	bls.w	8010188 <iNemoEngine_API_Update+0x1610>
 800fde8:	4580      	cmp	r8, r0
 800fdea:	f80b 2004 	strb.w	r2, [fp, r4]
 800fdee:	f000 81ba 	beq.w	8010166 <iNemoEngine_API_Update+0x15ee>
 800fdf2:	e005      	b.n	800fe00 <iNemoEngine_API_Update+0x1288>
 800fdf4:	00000000 	.word	0x00000000
 800fdf8:	3f333333 	.word	0x3f333333
 800fdfc:	3f4ccccd 	.word	0x3f4ccccd
 800fe00:	46b4      	mov	ip, r6
 800fe02:	3401      	adds	r4, #1
 800fe04:	45a1      	cmp	r9, r4
 800fe06:	dcd9      	bgt.n	800fdbc <iNemoEngine_API_Update+0x1244>
 800fe08:	464b      	mov	r3, r9
 800fe0a:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800fe0e:	f109 30ff 	add.w	r0, r9, #4294967295
 800fe12:	461a      	mov	r2, r3
 800fe14:	4428      	add	r0, r5
 800fe16:	4659      	mov	r1, fp
 800fe18:	f003 fc3e 	bl	8013698 <memcpy>
 800fe1c:	9b07      	ldr	r3, [sp, #28]
 800fe1e:	4443      	add	r3, r8
 800fe20:	2b1e      	cmp	r3, #30
 800fe22:	9303      	str	r3, [sp, #12]
 800fe24:	ddb6      	ble.n	800fd94 <iNemoEngine_API_Update+0x121c>
 800fe26:	9c08      	ldr	r4, [sp, #32]
 800fe28:	9905      	ldr	r1, [sp, #20]
 800fe2a:	3c01      	subs	r4, #1
 800fe2c:	d1a9      	bne.n	800fd82 <iNemoEngine_API_Update+0x120a>
 800fe2e:	f995 300e 	ldrsb.w	r3, [r5, #14]
 800fe32:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 800fe34:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800fe38:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800fe3c:	ed53 7a01 	vldr	s15, [r3, #-4]
 800fe40:	f995 300f 	ldrsb.w	r3, [r5, #15]
 800fe44:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800fe48:	ed13 7a01 	vldr	s14, [r3, #-4]
 800fe4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800fe50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe54:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800fe58:	bf4c      	ite	mi
 800fe5a:	2201      	movmi	r2, #1
 800fe5c:	2200      	movpl	r2, #0
 800fe5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe62:	bf4c      	ite	mi
 800fe64:	2301      	movmi	r3, #1
 800fe66:	2300      	movpl	r3, #0
 800fe68:	429a      	cmp	r2, r3
 800fe6a:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74
 800fe6e:	f000 81a9 	beq.w	80101c4 <iNemoEngine_API_Update+0x164c>
 800fe72:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fe76:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800fe7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fe7e:	2e03      	cmp	r6, #3
 800fe80:	ece8 7a01 	vstmia	r8!, {s15}
 800fe84:	f109 0904 	add.w	r9, r9, #4
 800fe88:	f47f ae9a 	bne.w	800fbc0 <iNemoEngine_API_Update+0x1048>
 800fe8c:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 800fe90:	eddd 6a47 	vldr	s13, [sp, #284]	@ 0x11c
 800fe94:	ed9d 5a0c 	vldr	s10, [sp, #48]	@ 0x30
 800fe98:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 800fe9c:	eddd 3a16 	vldr	s7, [sp, #88]	@ 0x58
 800fea0:	9605      	str	r6, [sp, #20]
 800fea2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fea6:	e9dd 7838 	ldrd	r7, r8, [sp, #224]	@ 0xe0
 800feaa:	eee6 7aa6 	vfma.f32	s15, s13, s13
 800feae:	f897 3900 	ldrb.w	r3, [r7, #2304]	@ 0x900
 800feb2:	eddd 6a14 	vldr	s13, [sp, #80]	@ 0x50
 800feb6:	eeb0 7a67 	vmov.f32	s14, s15
 800feba:	eddd 7a49 	vldr	s15, [sp, #292]	@ 0x124
 800febe:	eea7 7aa7 	vfma.f32	s14, s15, s15
 800fec2:	46a1      	mov	r9, r4
 800fec4:	f507 6410 	add.w	r4, r7, #2304	@ 0x900
 800fec8:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800fecc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800fed0:	ee65 5a27 	vmul.f32	s11, s10, s15
 800fed4:	eec6 4a86 	vdiv.f32	s9, s13, s12
 800fed8:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 800fedc:	edcd 4a5c 	vstr	s9, [sp, #368]	@ 0x170
 800fee0:	ee85 6a86 	vdiv.f32	s12, s11, s12
 800fee4:	ee63 7aa7 	vmul.f32	s15, s7, s15
 800fee8:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 800feec:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 800fef0:	eef1 6ac7 	vsqrt.f32	s13, s14
 800fef4:	ee87 4aa5 	vdiv.f32	s8, s15, s11
 800fef8:	ed5f 7a41 	vldr	s15, [pc, #-260]	@ 800fdf8 <iNemoEngine_API_Update+0x1280>
 800fefc:	ed8d 4a5e 	vstr	s8, [sp, #376]	@ 0x178
 800ff00:	ee63 7aa7 	vmul.f32	s15, s7, s15
 800ff04:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 800ff08:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ff0c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800ff10:	eeb0 5a67 	vmov.f32	s10, s15
 800ff14:	edcd 7a03 	vstr	s15, [sp, #12]
 800ff18:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 800fdfc <iNemoEngine_API_Update+0x1284>
 800ff1c:	edcd 6a5f 	vstr	s13, [sp, #380]	@ 0x17c
 800ff20:	ee65 7a27 	vmul.f32	s15, s10, s15
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	f040 8160 	bne.w	80101ea <iNemoEngine_API_Update+0x1672>
 800ff2a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800ff2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ff2e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800ff30:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ff32:	6a23      	ldr	r3, [r4, #32]
 800ff34:	6263      	str	r3, [r4, #36]	@ 0x24
 800ff36:	69e3      	ldr	r3, [r4, #28]
 800ff38:	6223      	str	r3, [r4, #32]
 800ff3a:	edc4 7a07 	vstr	s15, [r4, #28]
 800ff3e:	f607 130c 	addw	r3, r7, #2316	@ 0x90c
 800ff42:	ed93 8a00 	vldr	s16, [r3]
 800ff46:	ed97 0a02 	vldr	s0, [r7, #8]
 800ff4a:	f607 1324 	addw	r3, r7, #2340	@ 0x924
 800ff4e:	edd3 7a00 	vldr	s15, [r3]
 800ff52:	f607 1308 	addw	r3, r7, #2312	@ 0x908
 800ff56:	edd3 5a00 	vldr	s11, [r3]
 800ff5a:	f507 6312 	add.w	r3, r7, #2336	@ 0x920
 800ff5e:	ee28 8a27 	vmul.f32	s16, s16, s15
 800ff62:	edd3 7a00 	vldr	s15, [r3]
 800ff66:	f607 1304 	addw	r3, r7, #2308	@ 0x904
 800ff6a:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800ff6e:	edd3 5a00 	vldr	s11, [r3]
 800ff72:	f607 131c 	addw	r3, r7, #2332	@ 0x91c
 800ff76:	edd3 7a00 	vldr	s15, [r3]
 800ff7a:	f507 6311 	add.w	r3, r7, #2320	@ 0x910
 800ff7e:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800ff82:	edd3 5a00 	vldr	s11, [r3]
 800ff86:	f607 1328 	addw	r3, r7, #2344	@ 0x928
 800ff8a:	edd3 7a00 	vldr	s15, [r3]
 800ff8e:	f607 1314 	addw	r3, r7, #2324	@ 0x914
 800ff92:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800ff96:	edd3 5a00 	vldr	s11, [r3]
 800ff9a:	f607 132c 	addw	r3, r7, #2348	@ 0x92c
 800ff9e:	edd3 7a00 	vldr	s15, [r3]
 800ffa2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ffa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffaa:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800ffae:	f340 818d 	ble.w	80102cc <iNemoEngine_API_Update+0x1754>
 800ffb2:	edd7 3a30 	vldr	s7, [r7, #192]	@ 0xc0
 800ffb6:	eef4 3ac8 	vcmpe.f32	s7, s16
 800ffba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffbe:	f101 8293 	bmi.w	80114e8 <iNemoEngine_API_Update+0x2970>
 800ffc2:	ed97 9a31 	vldr	s18, [r7, #196]	@ 0xc4
 800ffc6:	eddd 7a1f 	vldr	s15, [sp, #124]	@ 0x7c
 800ffca:	edd7 3a4a 	vldr	s7, [r7, #296]	@ 0x128
 800ffce:	ee67 7a89 	vmul.f32	s15, s15, s18
 800ffd2:	eef4 3ac8 	vcmpe.f32	s7, s16
 800ffd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffda:	edcd 7a1f 	vstr	s15, [sp, #124]	@ 0x7c
 800ffde:	f142 81a1 	bpl.w	8012324 <iNemoEngine_API_Update+0x37ac>
 800ffe2:	ed97 5a62 	vldr	s10, [r7, #392]	@ 0x188
 800ffe6:	eeb4 5ac8 	vcmpe.f32	s10, s16
 800ffea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffee:	f342 819f 	ble.w	8012330 <iNemoEngine_API_Update+0x37b8>
 800fff2:	edd7 5a4c 	vldr	s11, [r7, #304]	@ 0x130
 800fff6:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 800fffa:	eef4 5ac8 	vcmpe.f32	s11, s16
 800fffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010002:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010006:	f342 8497 	ble.w	8012938 <iNemoEngine_API_Update+0x3dc0>
 801000a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801000e:	f282 84a8 	bge.w	8012962 <iNemoEngine_API_Update+0x3dea>
 8010012:	ed97 3a4b 	vldr	s6, [r7, #300]	@ 0x12c
 8010016:	edd7 7a4d 	vldr	s15, [r7, #308]	@ 0x134
 801001a:	ee75 5ae3 	vsub.f32	s11, s11, s7
 801001e:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8010022:	ee78 3a63 	vsub.f32	s7, s16, s7
 8010026:	ee67 7aa3 	vmul.f32	s15, s15, s7
 801002a:	eec7 eaa5 	vdiv.f32	s29, s15, s11
 801002e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010032:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 8010036:	eef4 7ac8 	vcmpe.f32	s15, s16
 801003a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801003e:	f202 84a8 	bhi.w	8012992 <iNemoEngine_API_Update+0x3e1a>
 8010042:	edd7 5a52 	vldr	s11, [r7, #328]	@ 0x148
 8010046:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801004a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801004e:	f142 87d7 	bpl.w	8013000 <iNemoEngine_API_Update+0x4488>
 8010052:	ed97 3a51 	vldr	s6, [r7, #324]	@ 0x144
 8010056:	edd7 3a53 	vldr	s7, [r7, #332]	@ 0x14c
 801005a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801005e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8010062:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010066:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801006a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 801006e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010072:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 8010076:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801007a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801007e:	f2c2 84a8 	blt.w	80129d2 <iNemoEngine_API_Update+0x3e5a>
 8010082:	edd7 5a56 	vldr	s11, [r7, #344]	@ 0x158
 8010086:	eef4 5ac8 	vcmpe.f32	s11, s16
 801008a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801008e:	f342 87be 	ble.w	801300e <iNemoEngine_API_Update+0x4496>
 8010092:	ed97 3a55 	vldr	s6, [r7, #340]	@ 0x154
 8010096:	edd7 3a57 	vldr	s7, [r7, #348]	@ 0x15c
 801009a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801009e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80100a2:	ee78 7a67 	vsub.f32	s15, s16, s15
 80100a6:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80100aa:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80100ae:	ee7e ea83 	vadd.f32	s29, s29, s6
 80100b2:	edd7 7a58 	vldr	s15, [r7, #352]	@ 0x160
 80100b6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80100ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100be:	f2c2 84a8 	blt.w	8012a12 <iNemoEngine_API_Update+0x3e9a>
 80100c2:	edd7 5a5a 	vldr	s11, [r7, #360]	@ 0x168
 80100c6:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80100ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100ce:	f142 8709 	bpl.w	8012ee4 <iNemoEngine_API_Update+0x436c>
 80100d2:	ed97 3a59 	vldr	s6, [r7, #356]	@ 0x164
 80100d6:	edd7 3a5b 	vldr	s7, [r7, #364]	@ 0x16c
 80100da:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80100de:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80100e2:	ee78 7a67 	vsub.f32	s15, s16, s15
 80100e6:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80100ea:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80100ee:	ee7e ea83 	vadd.f32	s29, s29, s6
 80100f2:	edd7 7a5c 	vldr	s15, [r7, #368]	@ 0x170
 80100f6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80100fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100fe:	f2c2 84a8 	blt.w	8012a52 <iNemoEngine_API_Update+0x3eda>
 8010102:	edd7 5a5e 	vldr	s11, [r7, #376]	@ 0x178
 8010106:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801010a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801010e:	f142 86ec 	bpl.w	8012eea <iNemoEngine_API_Update+0x4372>
 8010112:	ed97 3a5d 	vldr	s6, [r7, #372]	@ 0x174
 8010116:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 801011a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801011e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8010122:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010126:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801012a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 801012e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010132:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 8010136:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801013a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801013e:	db0f      	blt.n	8010160 <iNemoEngine_API_Update+0x15e8>
 8010140:	edd7 3a61 	vldr	s7, [r7, #388]	@ 0x184
 8010144:	edd7 5a63 	vldr	s11, [r7, #396]	@ 0x18c
 8010148:	ee35 5a67 	vsub.f32	s10, s10, s15
 801014c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8010150:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010154:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8010158:	eec7 ea85 	vdiv.f32	s29, s15, s10
 801015c:	ee7e eaa3 	vadd.f32	s29, s29, s7
 8010160:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8010164:	e0b6      	b.n	80102d4 <iNemoEngine_API_Update+0x175c>
 8010166:	9a03      	ldr	r2, [sp, #12]
 8010168:	1c60      	adds	r0, r4, #1
 801016a:	1bd3      	subs	r3, r2, r7
 801016c:	4297      	cmp	r7, r2
 801016e:	4429      	add	r1, r5
 8010170:	461a      	mov	r2, r3
 8010172:	4458      	add	r0, fp
 8010174:	f6bf ae44 	bge.w	800fe00 <iNemoEngine_API_Update+0x1288>
 8010178:	9306      	str	r3, [sp, #24]
 801017a:	f003 fa8d 	bl	8013698 <memcpy>
 801017e:	9b06      	ldr	r3, [sp, #24]
 8010180:	9f03      	ldr	r7, [sp, #12]
 8010182:	441c      	add	r4, r3
 8010184:	46b4      	mov	ip, r6
 8010186:	e63c      	b.n	800fe02 <iNemoEngine_API_Update+0x128a>
 8010188:	f80b 3004 	strb.w	r3, [fp, r4]
 801018c:	9b03      	ldr	r3, [sp, #12]
 801018e:	3701      	adds	r7, #1
 8010190:	429f      	cmp	r7, r3
 8010192:	f47f ae36 	bne.w	800fe02 <iNemoEngine_API_Update+0x128a>
 8010196:	f10c 0601 	add.w	r6, ip, #1
 801019a:	eba8 030c 	sub.w	r3, r8, ip
 801019e:	1c60      	adds	r0, r4, #1
 80101a0:	4546      	cmp	r6, r8
 80101a2:	eb05 010c 	add.w	r1, r5, ip
 80101a6:	f103 32ff 	add.w	r2, r3, #4294967295
 80101aa:	9306      	str	r3, [sp, #24]
 80101ac:	4458      	add	r0, fp
 80101ae:	f6bf ae28 	bge.w	800fe02 <iNemoEngine_API_Update+0x128a>
 80101b2:	f003 fa71 	bl	8013698 <memcpy>
 80101b6:	9b06      	ldr	r3, [sp, #24]
 80101b8:	3c01      	subs	r4, #1
 80101ba:	441e      	add	r6, r3
 80101bc:	441c      	add	r4, r3
 80101be:	f1a6 0c02 	sub.w	ip, r6, #2
 80101c2:	e61e      	b.n	800fe02 <iNemoEngine_API_Update+0x128a>
 80101c4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80101c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101cc:	f43f ae51 	beq.w	800fe72 <iNemoEngine_API_Update+0x12fa>
 80101d0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80101d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101d8:	f43f ae4b 	beq.w	800fe72 <iNemoEngine_API_Update+0x12fa>
 80101dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80101e0:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80101e4:	eee7 7a26 	vfma.f32	s15, s14, s13
 80101e8:	e649      	b.n	800fe7e <iNemoEngine_API_Update+0x1306>
 80101ea:	2300      	movs	r3, #0
 80101ec:	f887 3900 	strb.w	r3, [r7, #2304]	@ 0x900
 80101f0:	edc4 7a07 	vstr	s15, [r4, #28]
 80101f4:	edc4 7a08 	vstr	s15, [r4, #32]
 80101f8:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 80101fc:	edc4 7a0a 	vstr	s15, [r4, #40]	@ 0x28
 8010200:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 8010204:	e69b      	b.n	800ff3e <iNemoEngine_API_Update+0x13c6>
 8010206:	4618      	mov	r0, r3
 8010208:	9b03      	ldr	r3, [sp, #12]
 801020a:	edd1 7a00 	vldr	s15, [r1]
 801020e:	eeb0 5a46 	vmov.f32	s10, s12
 8010212:	4625      	mov	r5, r4
 8010214:	eeb0 6a66 	vmov.f32	s12, s13
 8010218:	465e      	mov	r6, fp
 801021a:	eef0 5a47 	vmov.f32	s11, s14
 801021e:	eef0 6a45 	vmov.f32	s13, s10
 8010222:	009b      	lsls	r3, r3, #2
 8010224:	0094      	lsls	r4, r2, #2
 8010226:	ea4f 0b8c 	mov.w	fp, ip, lsl #2
 801022a:	f7ff bb8b 	b.w	800f944 <iNemoEngine_API_Update+0xdcc>
 801022e:	2303      	movs	r3, #3
 8010230:	2108      	movs	r1, #8
 8010232:	2204      	movs	r2, #4
 8010234:	2601      	movs	r6, #1
 8010236:	9304      	str	r3, [sp, #16]
 8010238:	f04f 0b06 	mov.w	fp, #6
 801023c:	f04f 0c07 	mov.w	ip, #7
 8010240:	2005      	movs	r0, #5
 8010242:	460b      	mov	r3, r1
 8010244:	4614      	mov	r4, r2
 8010246:	2500      	movs	r5, #0
 8010248:	9603      	str	r6, [sp, #12]
 801024a:	f04f 0e02 	mov.w	lr, #2
 801024e:	f7ff bb0f 	b.w	800f870 <iNemoEngine_API_Update+0xcf8>
 8010252:	2204      	movs	r2, #4
 8010254:	2300      	movs	r3, #0
 8010256:	2501      	movs	r5, #1
 8010258:	eef0 7a47 	vmov.f32	s15, s14
 801025c:	2106      	movs	r1, #6
 801025e:	f04f 0c07 	mov.w	ip, #7
 8010262:	2003      	movs	r0, #3
 8010264:	4614      	mov	r4, r2
 8010266:	9503      	str	r5, [sp, #12]
 8010268:	469e      	mov	lr, r3
 801026a:	f7ff baf2 	b.w	800f852 <iNemoEngine_API_Update+0xcda>
 801026e:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 801050c <iNemoEngine_API_Update+0x1994>
 8010272:	ed9f eaa7 	vldr	s28, [pc, #668]	@ 8010510 <iNemoEngine_API_Update+0x1998>
 8010276:	edcd 7a30 	vstr	s15, [sp, #192]	@ 0xc0
 801027a:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8010514 <iNemoEngine_API_Update+0x199c>
 801027e:	edcd 7a2e 	vstr	s15, [sp, #184]	@ 0xb8
 8010282:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 8010286:	f7ff b806 	b.w	800f296 <iNemoEngine_API_Update+0x71e>
 801028a:	ed9f 8aa3 	vldr	s16, [pc, #652]	@ 8010518 <iNemoEngine_API_Update+0x19a0>
 801028e:	eddf 7aa3 	vldr	s15, [pc, #652]	@ 801051c <iNemoEngine_API_Update+0x19a4>
 8010292:	eddf 6aac 	vldr	s13, [pc, #688]	@ 8010544 <iNemoEngine_API_Update+0x19cc>
 8010296:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8010520 <iNemoEngine_API_Update+0x19a8>
 801029a:	eddf 4aa2 	vldr	s9, [pc, #648]	@ 8010524 <iNemoEngine_API_Update+0x19ac>
 801029e:	ed84 8a01 	vstr	s16, [r4, #4]
 80102a2:	edc4 7a00 	vstr	s15, [r4]
 80102a6:	ed84 8a02 	vstr	s16, [r4, #8]
 80102aa:	eef0 5a66 	vmov.f32	s11, s13
 80102ae:	eeb0 5a47 	vmov.f32	s10, s14
 80102b2:	eeb0 6a67 	vmov.f32	s12, s15
 80102b6:	edcd 4a04 	vstr	s9, [sp, #16]
 80102ba:	eeb0 9a67 	vmov.f32	s18, s15
 80102be:	eef0 ea48 	vmov.f32	s29, s16
 80102c2:	f7fe befb 	b.w	800f0bc <iNemoEngine_API_Update+0x544>
 80102c6:	eef1 7a67 	vneg.f32	s15, s15
 80102ca:	e42e      	b.n	800fb2a <iNemoEngine_API_Update+0xfb2>
 80102cc:	eef7 ea00 	vmov.f32	s29, #112	@ 0x3f800000  1.0
 80102d0:	eeb0 9a6e 	vmov.f32	s18, s29
 80102d4:	edd7 5a74 	vldr	s11, [r7, #464]	@ 0x1d0
 80102d8:	ed97 5a72 	vldr	s10, [r7, #456]	@ 0x1c8
 80102dc:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 80102e0:	eddf 3a8b 	vldr	s7, [pc, #556]	@ 8010510 <iNemoEngine_API_Update+0x1998>
 80102e4:	ee7e 5a65 	vsub.f32	s11, s28, s11
 80102e8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80102ec:	eef0 5ae5 	vabs.f32	s11, s11
 80102f0:	eef0 7ae7 	vabs.f32	s15, s15
 80102f4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80102f8:	eef4 7ae3 	vcmpe.f32	s15, s7
 80102fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010300:	dd0a      	ble.n	8010318 <iNemoEngine_API_Update+0x17a0>
 8010302:	ed9f 3a89 	vldr	s6, [pc, #548]	@ 8010528 <iNemoEngine_API_Update+0x19b0>
 8010306:	eef4 7ac3 	vcmpe.f32	s15, s6
 801030a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801030e:	f341 80e1 	ble.w	80114d4 <iNemoEngine_API_Update+0x295c>
 8010312:	eef1 3a04 	vmov.f32	s7, #20	@ 0x40a00000  5.0
 8010316:	e001      	b.n	801031c <iNemoEngine_API_Update+0x17a4>
 8010318:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 801031c:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8010320:	783e      	ldrb	r6, [r7, #0]
 8010322:	eef4 3ae7 	vcmpe.f32	s7, s15
 8010326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801032a:	bfa8      	it	ge
 801032c:	eef0 7a63 	vmovge.f32	s15, s7
 8010330:	edcd 7a04 	vstr	s15, [sp, #16]
 8010334:	b1ce      	cbz	r6, 801036a <iNemoEngine_API_Update+0x17f2>
 8010336:	787e      	ldrb	r6, [r7, #1]
 8010338:	2e00      	cmp	r6, #0
 801033a:	f041 8053 	bne.w	80113e4 <iNemoEngine_API_Update+0x286c>
 801033e:	ee74 7a86 	vadd.f32	s15, s9, s12
 8010342:	eef5 4a00 	vmov.f32	s9, #80	@ 0x3e800000  0.250
 8010346:	ee74 7a27 	vadd.f32	s15, s8, s15
 801034a:	ed97 6a05 	vldr	s12, [r7, #20]
 801034e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010352:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8010356:	eef6 4a00 	vmov.f32	s9, #96	@ 0x3f000000  0.5
 801035a:	ee26 6a24 	vmul.f32	s12, s12, s9
 801035e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010366:	f102 8293 	bmi.w	8012890 <iNemoEngine_API_Update+0x3d18>
 801036a:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 801036e:	ed9d 6a22 	vldr	s12, [sp, #136]	@ 0x88
 8010372:	ed8d 5a4f 	vstr	s10, [sp, #316]	@ 0x13c
 8010376:	ed8d 6aa2 	vstr	s12, [sp, #648]	@ 0x288
 801037a:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 801037e:	ed8d eaa4 	vstr	s28, [sp, #656]	@ 0x290
 8010382:	ed8d 6aa3 	vstr	s12, [sp, #652]	@ 0x28c
 8010386:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 801038a:	eef0 4a46 	vmov.f32	s9, s12
 801038e:	eee5 4a45 	vfms.f32	s9, s10, s10
 8010392:	2300      	movs	r3, #0
 8010394:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8010398:	ee2c 4aaa 	vmul.f32	s8, s25, s21
 801039c:	eef1 3ae4 	vsqrt.f32	s7, s9
 80103a0:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 80103a4:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 80103a8:	934d      	str	r3, [sp, #308]	@ 0x134
 80103aa:	ee74 2a04 	vadd.f32	s5, s8, s8
 80103ae:	ee29 4aac 	vmul.f32	s8, s19, s25
 80103b2:	ee69 4aaa 	vmul.f32	s9, s19, s21
 80103b6:	eeab 4a2a 	vfma.f32	s8, s22, s21
 80103ba:	ee2c 3a8b 	vmul.f32	s6, s25, s22
 80103be:	ee29 1a8b 	vmul.f32	s2, s19, s22
 80103c2:	ee74 4aa4 	vadd.f32	s9, s9, s9
 80103c6:	ee69 9aa9 	vmul.f32	s19, s19, s19
 80103ca:	ee74 ca04 	vadd.f32	s25, s8, s8
 80103ce:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 80103d2:	ee79 9aa9 	vadd.f32	s19, s19, s19
 80103d6:	eeb0 2a64 	vmov.f32	s4, s9
 80103da:	eee3 4a44 	vfms.f32	s9, s6, s8
 80103de:	eea3 2a04 	vfma.f32	s4, s6, s8
 80103e2:	ee2b ba0b 	vmul.f32	s22, s22, s22
 80103e6:	eef0 1a69 	vmov.f32	s3, s19
 80103ea:	eddd 9a32 	vldr	s19, [sp, #200]	@ 0xc8
 80103ee:	edcd 3a4e 	vstr	s7, [sp, #312]	@ 0x138
 80103f2:	eee3 9ae4 	vfms.f32	s19, s7, s9
 80103f6:	eeeb 1a04 	vfma.f32	s3, s22, s8
 80103fa:	eddd 4a35 	vldr	s9, [sp, #212]	@ 0xd4
 80103fe:	eee5 4a42 	vfms.f32	s9, s10, s4
 8010402:	ee76 1a61 	vsub.f32	s3, s12, s3
 8010406:	ee6a aaaa 	vmul.f32	s21, s21, s21
 801040a:	eee3 4ae1 	vfms.f32	s9, s7, s3
 801040e:	ee7a aaaa 	vadd.f32	s21, s21, s21
 8010412:	edcd 4a9a 	vstr	s9, [sp, #616]	@ 0x268
 8010416:	ee7c 4a22 	vadd.f32	s9, s24, s5
 801041a:	eef0 0a6a 	vmov.f32	s1, s21
 801041e:	eeb0 3a62 	vmov.f32	s6, s5
 8010422:	eee1 4a44 	vfms.f32	s9, s2, s8
 8010426:	eeeb 0a04 	vfma.f32	s1, s22, s8
 801042a:	ee91 3a04 	vfnms.f32	s6, s2, s8
 801042e:	edcd 4a47 	vstr	s9, [sp, #284]	@ 0x11c
 8010432:	ee25 4a03 	vmul.f32	s8, s10, s6
 8010436:	edcd 4a9c 	vstr	s9, [sp, #624]	@ 0x270
 801043a:	ee76 4a60 	vsub.f32	s9, s12, s1
 801043e:	ee3b 6ac6 	vsub.f32	s12, s23, s12
 8010442:	eea3 4aac 	vfma.f32	s8, s7, s25
 8010446:	ee36 6a20 	vadd.f32	s12, s12, s1
 801044a:	eee5 9a64 	vfms.f32	s19, s10, s9
 801044e:	eddd 3a34 	vldr	s7, [sp, #208]	@ 0xd0
 8010452:	ed8d 6a49 	vstr	s12, [sp, #292]	@ 0x124
 8010456:	ed8d 6a9e 	vstr	s12, [sp, #632]	@ 0x278
 801045a:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8010554 <iNemoEngine_API_Update+0x19dc>
 801045e:	edcd 9a9b 	vstr	s19, [sp, #620]	@ 0x26c
 8010462:	ee3d 2a42 	vsub.f32	s4, s26, s4
 8010466:	ee33 4ac4 	vsub.f32	s8, s7, s8
 801046a:	eef4 7ac6 	vcmpe.f32	s15, s12
 801046e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010472:	ed8d 2a48 	vstr	s4, [sp, #288]	@ 0x120
 8010476:	ed8d 2a9d 	vstr	s4, [sp, #628]	@ 0x274
 801047a:	ed8d 4a99 	vstr	s8, [sp, #612]	@ 0x264
 801047e:	d541      	bpl.n	8010504 <iNemoEngine_API_Update+0x198c>
 8010480:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 801052c <iNemoEngine_API_Update+0x19b4>
 8010484:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801048c:	dd3a      	ble.n	8010504 <iNemoEngine_API_Update+0x198c>
 801048e:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 8010492:	ee76 7a67 	vsub.f32	s15, s12, s15
 8010496:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 801049a:	eef0 7ae7 	vabs.f32	s15, s15
 801049e:	ee77 7a86 	vadd.f32	s15, s15, s12
 80104a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80104a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104aa:	dd55      	ble.n	8010558 <iNemoEngine_API_Update+0x19e0>
 80104ac:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80104b0:	eef4 7ac6 	vcmpe.f32	s15, s12
 80104b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104b8:	f140 8786 	bpl.w	80113c8 <iNemoEngine_API_Update+0x2850>
 80104bc:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 8010530 <iNemoEngine_API_Update+0x19b8>
 80104c0:	eef4 7ac6 	vcmpe.f32	s15, s12
 80104c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104c8:	f141 8172 	bpl.w	80117b0 <iNemoEngine_API_Update+0x2c38>
 80104cc:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 801053c <iNemoEngine_API_Update+0x19c4>
 80104d0:	eef4 7ac6 	vcmpe.f32	s15, s12
 80104d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104d8:	f2c1 8172 	blt.w	80117c0 <iNemoEngine_API_Update+0x2c48>
 80104dc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8010534 <iNemoEngine_API_Update+0x19bc>
 80104e0:	eef4 7ac6 	vcmpe.f32	s15, s12
 80104e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104e8:	f141 8227 	bpl.w	801193a <iNemoEngine_API_Update+0x2dc2>
 80104ec:	ed9f 5a13 	vldr	s10, [pc, #76]	@ 801053c <iNemoEngine_API_Update+0x19c4>
 80104f0:	eddf 4a11 	vldr	s9, [pc, #68]	@ 8010538 <iNemoEngine_API_Update+0x19c0>
 80104f4:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80104f8:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80104fc:	eea5 6a24 	vfma.f32	s12, s10, s9
 8010500:	f001 b968 	b.w	80117d4 <iNemoEngine_API_Update+0x2c5c>
 8010504:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010508:	e7c1      	b.n	801048e <iNemoEngine_API_Update+0x1916>
 801050a:	bf00      	nop
 801050c:	3ecccccc 	.word	0x3ecccccc
 8010510:	3dcccccd 	.word	0x3dcccccd
 8010514:	3f666666 	.word	0x3f666666
 8010518:	3f333333 	.word	0x3f333333
 801051c:	00000000 	.word	0x00000000
 8010520:	bfb33333 	.word	0xbfb33333
 8010524:	3f7ae147 	.word	0x3f7ae147
 8010528:	3fb77778 	.word	0x3fb77778
 801052c:	3f4ccccd 	.word	0x3f4ccccd
 8010530:	3ba3d70a 	.word	0x3ba3d70a
 8010534:	3c75c28f 	.word	0x3c75c28f
 8010538:	42f00001 	.word	0x42f00001
 801053c:	3c23d70a 	.word	0x3c23d70a
 8010540:	3b449ba6 	.word	0x3b449ba6
 8010544:	3fb33333 	.word	0x3fb33333
 8010548:	3f8f5c29 	.word	0x3f8f5c29
 801054c:	3f59999a 	.word	0x3f59999a
 8010550:	3e4ccccd 	.word	0x3e4ccccd
 8010554:	3f99999a 	.word	0x3f99999a
 8010558:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 801055c:	ed5f 3a09 	vldr	s7, [pc, #-36]	@ 801053c <iNemoEngine_API_Update+0x19c4>
 8010560:	ed5f 4a09 	vldr	s9, [pc, #-36]	@ 8010540 <iNemoEngine_API_Update+0x19c8>
 8010564:	eeb0 6a45 	vmov.f32	s12, s10
 8010568:	eef0 9a45 	vmov.f32	s19, s10
 801056c:	ed9d 4a04 	vldr	s8, [sp, #16]
 8010570:	edcd 4a6f 	vstr	s9, [sp, #444]	@ 0x1bc
 8010574:	eddd 4a21 	vldr	s9, [sp, #132]	@ 0x84
 8010578:	eddd 2a8e 	vldr	s5, [sp, #568]	@ 0x238
 801057c:	ed9d 2a90 	vldr	s4, [sp, #576]	@ 0x240
 8010580:	7b3b      	ldrb	r3, [r7, #12]
 8010582:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 8010586:	ee24 9a09 	vmul.f32	s18, s8, s18
 801058a:	ee34 3aa4 	vadd.f32	s6, s9, s9
 801058e:	eddd 4a2f 	vldr	s9, [sp, #188]	@ 0xbc
 8010592:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 8010596:	ee34 4aa4 	vadd.f32	s8, s9, s9
 801059a:	ee62 2a89 	vmul.f32	s5, s5, s18
 801059e:	eddd 4a1f 	vldr	s9, [sp, #124]	@ 0x7c
 80105a2:	edcd 2a8e 	vstr	s5, [sp, #568]	@ 0x238
 80105a6:	edcd 4a98 	vstr	s9, [sp, #608]	@ 0x260
 80105aa:	eddd 2a8f 	vldr	s5, [sp, #572]	@ 0x23c
 80105ae:	eddd 4a8d 	vldr	s9, [sp, #564]	@ 0x234
 80105b2:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 80105b6:	ee23 3a06 	vmul.f32	s6, s6, s12
 80105ba:	ee24 4a06 	vmul.f32	s8, s8, s12
 80105be:	ee69 4a24 	vmul.f32	s9, s18, s9
 80105c2:	ee62 2a89 	vmul.f32	s5, s5, s18
 80105c6:	ee2e 2a82 	vmul.f32	s4, s29, s4
 80105ca:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 80105ce:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 80105d2:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 80105d6:	edcd 2a8f 	vstr	s5, [sp, #572]	@ 0x23c
 80105da:	ed8d 2a90 	vstr	s4, [sp, #576]	@ 0x240
 80105de:	2b00      	cmp	r3, #0
 80105e0:	f000 85eb 	beq.w	80111ba <iNemoEngine_API_Update+0x2642>
 80105e4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80105e6:	eddd 2a29 	vldr	s5, [sp, #164]	@ 0xa4
 80105ea:	2300      	movs	r3, #0
 80105ec:	f362 0307 	bfi	r3, r2, #0, #8
 80105f0:	f362 230f 	bfi	r3, r2, #8, #8
 80105f4:	f362 4317 	bfi	r3, r2, #16, #8
 80105f8:	7bba      	ldrb	r2, [r7, #14]
 80105fa:	f362 631f 	bfi	r3, r2, #24, #8
 80105fe:	ee65 2a22 	vmul.f32	s5, s10, s5
 8010602:	ee26 aa0a 	vmul.f32	s20, s12, s20
 8010606:	ee63 3a85 	vmul.f32	s7, s7, s10
 801060a:	9344      	str	r3, [sp, #272]	@ 0x110
 801060c:	ee26 5a02 	vmul.f32	s10, s12, s4
 8010610:	2300      	movs	r3, #0
 8010612:	ee36 6a06 	vadd.f32	s12, s12, s12
 8010616:	4619      	mov	r1, r3
 8010618:	ee24 4a06 	vmul.f32	s8, s8, s12
 801061c:	f362 0107 	bfi	r1, r2, #0, #8
 8010620:	f362 210f 	bfi	r1, r2, #8, #8
 8010624:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 8010628:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 801062c:	edcd 2a69 	vstr	s5, [sp, #420]	@ 0x1a4
 8010630:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 8010634:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 8010638:	edcd 2a6a 	vstr	s5, [sp, #424]	@ 0x1a8
 801063c:	edcd 2a6b 	vstr	s5, [sp, #428]	@ 0x1ac
 8010640:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 8010644:	f8ad 1114 	strh.w	r1, [sp, #276]	@ 0x114
 8010648:	2a00      	cmp	r2, #0
 801064a:	f040 86b0 	bne.w	80113ae <iNemoEngine_API_Update+0x2836>
 801064e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010656:	f340 8482 	ble.w	8010f5e <iNemoEngine_API_Update+0x23e6>
 801065a:	edd7 7a64 	vldr	s15, [r7, #400]	@ 0x190
 801065e:	eef4 7ac8 	vcmpe.f32	s15, s16
 8010662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010666:	f2c0 847a 	blt.w	8010f5e <iNemoEngine_API_Update+0x23e6>
 801066a:	2e00      	cmp	r6, #0
 801066c:	f040 8477 	bne.w	8010f5e <iNemoEngine_API_Update+0x23e6>
 8010670:	ed5f 7a4c 	vldr	s15, [pc, #-304]	@ 8010544 <iNemoEngine_API_Update+0x19cc>
 8010674:	f8ad 6110 	strh.w	r6, [sp, #272]	@ 0x110
 8010678:	eeb4 eae7 	vcmpe.f32	s28, s15
 801067c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010680:	f88d 6112 	strb.w	r6, [sp, #274]	@ 0x112
 8010684:	f88d 6119 	strb.w	r6, [sp, #281]	@ 0x119
 8010688:	f88d 611b 	strb.w	r6, [sp, #283]	@ 0x11b
 801068c:	f342 8146 	ble.w	801291c <iNemoEngine_API_Update+0x3da4>
 8010690:	2300      	movs	r3, #0
 8010692:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8010696:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 801069a:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 801069e:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 80106a2:	ed5f 7a57 	vldr	s15, [pc, #-348]	@ 8010548 <iNemoEngine_API_Update+0x19d0>
 80106a6:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80106aa:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80106ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106b2:	dc07      	bgt.n	80106c4 <iNemoEngine_API_Update+0x1b4c>
 80106b4:	ed5f 7a5b 	vldr	s15, [pc, #-364]	@ 801054c <iNemoEngine_API_Update+0x19d4>
 80106b8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80106bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106c0:	f140 863f 	bpl.w	8011342 <iNemoEngine_API_Update+0x27ca>
 80106c4:	2300      	movs	r3, #0
 80106c6:	f8ad 3113 	strh.w	r3, [sp, #275]	@ 0x113
 80106ca:	f88d 3115 	strb.w	r3, [sp, #277]	@ 0x115
 80106ce:	f8ad 3119 	strh.w	r3, [sp, #281]	@ 0x119
 80106d2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80106d6:	eef4 5ae7 	vcmpe.f32	s11, s15
 80106da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80106e0:	f340 855b 	ble.w	801119a <iNemoEngine_API_Update+0x2622>
 80106e4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80106e8:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80106ec:	ed9d 6a1f 	vldr	s12, [sp, #124]	@ 0x7c
 80106f0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80106f4:	2200      	movs	r2, #0
 80106f6:	ee23 3a27 	vmul.f32	s6, s6, s15
 80106fa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80106fe:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 8010702:	edcd 7a98 	vstr	s15, [sp, #608]	@ 0x260
 8010706:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 801070a:	eef4 5ae7 	vcmpe.f32	s11, s15
 801070e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010712:	bfc4      	itt	gt
 8010714:	f88d 2119 	strbgt.w	r2, [sp, #281]	@ 0x119
 8010718:	f88d 211b 	strbgt.w	r2, [sp, #283]	@ 0x11b
 801071c:	2b0e      	cmp	r3, #14
 801071e:	f8ad 2110 	strh.w	r2, [sp, #272]	@ 0x110
 8010722:	f88d 2112 	strb.w	r2, [sp, #274]	@ 0x112
 8010726:	f340 8608 	ble.w	801133a <iNemoEngine_API_Update+0x27c2>
 801072a:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 801072e:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 8010732:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801073a:	f340 8440 	ble.w	8010fbe <iNemoEngine_API_Update+0x2446>
 801073e:	eddd 7a12 	vldr	s15, [sp, #72]	@ 0x48
 8010742:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 8010746:	eef4 7ac6 	vcmpe.f32	s15, s12
 801074a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801074e:	f340 8436 	ble.w	8010fbe <iNemoEngine_API_Update+0x2446>
 8010752:	eddd 7a13 	vldr	s15, [sp, #76]	@ 0x4c
 8010756:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 801075a:	eef4 7ac6 	vcmpe.f32	s15, s12
 801075e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010762:	f340 842c 	ble.w	8010fbe <iNemoEngine_API_Update+0x2446>
 8010766:	ed5f 7a86 	vldr	s15, [pc, #-536]	@ 8010550 <iNemoEngine_API_Update+0x19d8>
 801076a:	eeb0 6aef 	vabs.f32	s12, s31
 801076e:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010776:	f140 8422 	bpl.w	8010fbe <iNemoEngine_API_Update+0x2446>
 801077a:	eeb0 6acf 	vabs.f32	s12, s30
 801077e:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010786:	f140 841a 	bpl.w	8010fbe <iNemoEngine_API_Update+0x2446>
 801078a:	ed9d 6a10 	vldr	s12, [sp, #64]	@ 0x40
 801078e:	eeb0 6ac6 	vabs.f32	s12, s12
 8010792:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801079a:	f140 8410 	bpl.w	8010fbe <iNemoEngine_API_Update+0x2446>
 801079e:	ed5f 7a93 	vldr	s15, [pc, #-588]	@ 8010554 <iNemoEngine_API_Update+0x19dc>
 80107a2:	eeb0 cacc 	vabs.f32	s24, s24
 80107a6:	eeb4 cae7 	vcmpe.f32	s24, s15
 80107aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107ae:	f140 8406 	bpl.w	8010fbe <iNemoEngine_API_Update+0x2446>
 80107b2:	eeb0 dacd 	vabs.f32	s26, s26
 80107b6:	eeb4 dae7 	vcmpe.f32	s26, s15
 80107ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107be:	f140 83fe 	bpl.w	8010fbe <iNemoEngine_API_Update+0x2446>
 80107c2:	eef0 baeb 	vabs.f32	s23, s23
 80107c6:	eef4 bae7 	vcmpe.f32	s23, s15
 80107ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107ce:	f140 83f6 	bpl.w	8010fbe <iNemoEngine_API_Update+0x2446>
 80107d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80107d4:	edd3 7a00 	vldr	s15, [r3]
 80107d8:	f207 73a4 	addw	r3, r7, #1956	@ 0x7a4
 80107dc:	edd3 3a00 	vldr	s7, [r3]
 80107e0:	f897 31a0 	ldrb.w	r3, [r7, #416]	@ 0x1a0
 80107e4:	f507 62f6 	add.w	r2, r7, #1968	@ 0x7b0
 80107e8:	eef4 7ae3 	vcmpe.f32	s15, s7
 80107ec:	2b09      	cmp	r3, #9
 80107ee:	ed92 4a00 	vldr	s8, [r2]
 80107f2:	bf8c      	ite	hi
 80107f4:	220a      	movhi	r2, #10
 80107f6:	2205      	movls	r2, #5
 80107f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107fc:	bfb4      	ite	lt
 80107fe:	eeb0 6a63 	vmovlt.f32	s12, s7
 8010802:	eeb0 6a67 	vmovge.f32	s12, s15
 8010806:	eeb4 6ac4 	vcmpe.f32	s12, s8
 801080a:	f207 71bc 	addw	r1, r7, #1980	@ 0x7bc
 801080e:	edd1 4a00 	vldr	s9, [r1]
 8010812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010816:	bfb8      	it	lt
 8010818:	eeb0 6a44 	vmovlt.f32	s12, s8
 801081c:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010820:	f507 61f9 	add.w	r1, r7, #1992	@ 0x7c8
 8010824:	ed91 5a00 	vldr	s10, [r1]
 8010828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801082c:	bfb8      	it	lt
 801082e:	eeb0 6a64 	vmovlt.f32	s12, s9
 8010832:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801083a:	eef4 7ae3 	vcmpe.f32	s15, s7
 801083e:	bfb4      	ite	lt
 8010840:	eef0 5a45 	vmovlt.f32	s11, s10
 8010844:	eef0 5a46 	vmovge.f32	s11, s12
 8010848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801084c:	bf8c      	ite	hi
 801084e:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010852:	eeb0 6a67 	vmovls.f32	s12, s15
 8010856:	eeb4 6ac4 	vcmpe.f32	s12, s8
 801085a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801085e:	bf88      	it	hi
 8010860:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010864:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010868:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801086c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010870:	bf88      	it	hi
 8010872:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010876:	ee77 7a84 	vadd.f32	s15, s15, s8
 801087a:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801087e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010882:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010886:	bf88      	it	hi
 8010888:	eeb0 6a45 	vmovhi.f32	s12, s10
 801088c:	2a05      	cmp	r2, #5
 801088e:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010892:	d063      	beq.n	801095c <iNemoEngine_API_Update+0x1de4>
 8010894:	f207 71d4 	addw	r1, r7, #2004	@ 0x7d4
 8010898:	ed91 3a00 	vldr	s6, [r1]
 801089c:	f507 61fc 	add.w	r1, r7, #2016	@ 0x7e0
 80108a0:	eef4 5ac3 	vcmpe.f32	s11, s6
 80108a4:	edd1 3a00 	vldr	s7, [r1]
 80108a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108ac:	bfb8      	it	lt
 80108ae:	eef0 5a43 	vmovlt.f32	s11, s6
 80108b2:	eef4 5ae3 	vcmpe.f32	s11, s7
 80108b6:	f207 71ec 	addw	r1, r7, #2028	@ 0x7ec
 80108ba:	ed91 4a00 	vldr	s8, [r1]
 80108be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108c2:	bfb8      	it	lt
 80108c4:	eef0 5a63 	vmovlt.f32	s11, s7
 80108c8:	eef4 5ac4 	vcmpe.f32	s11, s8
 80108cc:	f507 61ff 	add.w	r1, r7, #2040	@ 0x7f8
 80108d0:	edd1 4a00 	vldr	s9, [r1]
 80108d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108d8:	bfb8      	it	lt
 80108da:	eef0 5a44 	vmovlt.f32	s11, s8
 80108de:	eef4 5ae4 	vcmpe.f32	s11, s9
 80108e2:	f607 0104 	addw	r1, r7, #2052	@ 0x804
 80108e6:	ed91 5a00 	vldr	s10, [r1]
 80108ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108ee:	bfb8      	it	lt
 80108f0:	eef0 5a64 	vmovlt.f32	s11, s9
 80108f4:	eef4 5ac5 	vcmpe.f32	s11, s10
 80108f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108fc:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8010900:	bfb8      	it	lt
 8010902:	eef0 5a45 	vmovlt.f32	s11, s10
 8010906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801090a:	bf88      	it	hi
 801090c:	eeb0 6a43 	vmovhi.f32	s12, s6
 8010910:	eeb4 6ae3 	vcmpe.f32	s12, s7
 8010914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010918:	bf88      	it	hi
 801091a:	eeb0 6a63 	vmovhi.f32	s12, s7
 801091e:	ee77 7a83 	vadd.f32	s15, s15, s6
 8010922:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801092a:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801092e:	bf88      	it	hi
 8010930:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010934:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010938:	ee77 7a84 	vadd.f32	s15, s15, s8
 801093c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010940:	bf88      	it	hi
 8010942:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010946:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801094a:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801094e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010952:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010956:	bf88      	it	hi
 8010958:	eeb0 6a45 	vmovhi.f32	s12, s10
 801095c:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010960:	eddf 5af3 	vldr	s11, [pc, #972]	@ 8010d30 <iNemoEngine_API_Update+0x21b8>
 8010964:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8010968:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801096c:	eddf 5af1 	vldr	s11, [pc, #964]	@ 8010d34 <iNemoEngine_API_Update+0x21bc>
 8010970:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8010974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010978:	f300 8321 	bgt.w	8010fbe <iNemoEngine_API_Update+0x2446>
 801097c:	eef0 7ae7 	vabs.f32	s15, s15
 8010980:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010984:	ed9f 6aec 	vldr	s12, [pc, #944]	@ 8010d38 <iNemoEngine_API_Update+0x21c0>
 8010988:	eef4 7ac6 	vcmpe.f32	s15, s12
 801098c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010990:	f300 8315 	bgt.w	8010fbe <iNemoEngine_API_Update+0x2446>
 8010994:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 8010996:	edd1 7a00 	vldr	s15, [r1]
 801099a:	f507 61f5 	add.w	r1, r7, #1960	@ 0x7a8
 801099e:	edd1 3a00 	vldr	s7, [r1]
 80109a2:	f207 71b4 	addw	r1, r7, #1972	@ 0x7b4
 80109a6:	eef4 7ae3 	vcmpe.f32	s15, s7
 80109aa:	ed91 4a00 	vldr	s8, [r1]
 80109ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109b2:	bfb4      	ite	lt
 80109b4:	eeb0 6a63 	vmovlt.f32	s12, s7
 80109b8:	eeb0 6a67 	vmovge.f32	s12, s15
 80109bc:	eeb4 6ac4 	vcmpe.f32	s12, s8
 80109c0:	f507 61f8 	add.w	r1, r7, #1984	@ 0x7c0
 80109c4:	edd1 4a00 	vldr	s9, [r1]
 80109c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109cc:	bfb8      	it	lt
 80109ce:	eeb0 6a44 	vmovlt.f32	s12, s8
 80109d2:	eeb4 6ae4 	vcmpe.f32	s12, s9
 80109d6:	f207 71cc 	addw	r1, r7, #1996	@ 0x7cc
 80109da:	ed91 5a00 	vldr	s10, [r1]
 80109de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109e2:	bfb8      	it	lt
 80109e4:	eeb0 6a64 	vmovlt.f32	s12, s9
 80109e8:	eeb4 6ac5 	vcmpe.f32	s12, s10
 80109ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109f0:	eef4 7ae3 	vcmpe.f32	s15, s7
 80109f4:	bfb4      	ite	lt
 80109f6:	eef0 5a45 	vmovlt.f32	s11, s10
 80109fa:	eef0 5a46 	vmovge.f32	s11, s12
 80109fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a02:	bf8c      	ite	hi
 8010a04:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010a08:	eeb0 6a67 	vmovls.f32	s12, s15
 8010a0c:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a14:	bf88      	it	hi
 8010a16:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010a1a:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010a1e:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a26:	bf88      	it	hi
 8010a28:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010a2c:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010a30:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a38:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010a3c:	bf88      	it	hi
 8010a3e:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010a42:	2a05      	cmp	r2, #5
 8010a44:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010a48:	d063      	beq.n	8010b12 <iNemoEngine_API_Update+0x1f9a>
 8010a4a:	f507 61fb 	add.w	r1, r7, #2008	@ 0x7d8
 8010a4e:	ed91 3a00 	vldr	s6, [r1]
 8010a52:	f207 71e4 	addw	r1, r7, #2020	@ 0x7e4
 8010a56:	eef4 5ac3 	vcmpe.f32	s11, s6
 8010a5a:	edd1 3a00 	vldr	s7, [r1]
 8010a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a62:	bfb8      	it	lt
 8010a64:	eef0 5a43 	vmovlt.f32	s11, s6
 8010a68:	eef4 5ae3 	vcmpe.f32	s11, s7
 8010a6c:	f507 61fe 	add.w	r1, r7, #2032	@ 0x7f0
 8010a70:	ed91 4a00 	vldr	s8, [r1]
 8010a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a78:	bfb8      	it	lt
 8010a7a:	eef0 5a63 	vmovlt.f32	s11, s7
 8010a7e:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010a82:	f207 71fc 	addw	r1, r7, #2044	@ 0x7fc
 8010a86:	edd1 4a00 	vldr	s9, [r1]
 8010a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a8e:	bfb8      	it	lt
 8010a90:	eef0 5a44 	vmovlt.f32	s11, s8
 8010a94:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010a98:	f607 0108 	addw	r1, r7, #2056	@ 0x808
 8010a9c:	ed91 5a00 	vldr	s10, [r1]
 8010aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010aa4:	bfb8      	it	lt
 8010aa6:	eef0 5a64 	vmovlt.f32	s11, s9
 8010aaa:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ab2:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8010ab6:	bfb8      	it	lt
 8010ab8:	eef0 5a45 	vmovlt.f32	s11, s10
 8010abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ac0:	bf88      	it	hi
 8010ac2:	eeb0 6a43 	vmovhi.f32	s12, s6
 8010ac6:	eeb4 6ae3 	vcmpe.f32	s12, s7
 8010aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ace:	bf88      	it	hi
 8010ad0:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010ad4:	ee77 7a83 	vadd.f32	s15, s15, s6
 8010ad8:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ae0:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010ae4:	bf88      	it	hi
 8010ae6:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010aea:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010aee:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010af6:	bf88      	it	hi
 8010af8:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010afc:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010b00:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b08:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010b0c:	bf88      	it	hi
 8010b0e:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010b12:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010b16:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8010d30 <iNemoEngine_API_Update+0x21b8>
 8010b1a:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8010b1e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010b22:	eddf 5a84 	vldr	s11, [pc, #528]	@ 8010d34 <iNemoEngine_API_Update+0x21bc>
 8010b26:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8010b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b2e:	f300 8246 	bgt.w	8010fbe <iNemoEngine_API_Update+0x2446>
 8010b32:	eef0 7ae7 	vabs.f32	s15, s15
 8010b36:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010b3a:	ed9f 6a7f 	vldr	s12, [pc, #508]	@ 8010d38 <iNemoEngine_API_Update+0x21c0>
 8010b3e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b46:	f300 823a 	bgt.w	8010fbe <iNemoEngine_API_Update+0x2446>
 8010b4a:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 8010b4c:	edd1 3a00 	vldr	s7, [r1]
 8010b50:	f207 71ac 	addw	r1, r7, #1964	@ 0x7ac
 8010b54:	edd1 4a00 	vldr	s9, [r1]
 8010b58:	f507 61f7 	add.w	r1, r7, #1976	@ 0x7b8
 8010b5c:	eef4 4ae3 	vcmpe.f32	s9, s7
 8010b60:	edd1 5a00 	vldr	s11, [r1]
 8010b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b68:	bfb4      	ite	lt
 8010b6a:	eef0 7a63 	vmovlt.f32	s15, s7
 8010b6e:	eef0 7a64 	vmovge.f32	s15, s9
 8010b72:	eef4 7ae5 	vcmpe.f32	s15, s11
 8010b76:	f207 71c4 	addw	r1, r7, #1988	@ 0x7c4
 8010b7a:	ed91 6a00 	vldr	s12, [r1]
 8010b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b82:	bfb8      	it	lt
 8010b84:	eef0 7a65 	vmovlt.f32	s15, s11
 8010b88:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010b8c:	f507 61fa 	add.w	r1, r7, #2000	@ 0x7d0
 8010b90:	ed91 4a00 	vldr	s8, [r1]
 8010b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b98:	bfb8      	it	lt
 8010b9a:	eef0 7a46 	vmovlt.f32	s15, s12
 8010b9e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8010ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ba6:	eef4 4ae3 	vcmpe.f32	s9, s7
 8010baa:	bfb8      	it	lt
 8010bac:	eef0 7a44 	vmovlt.f32	s15, s8
 8010bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bb4:	bf8c      	ite	hi
 8010bb6:	eeb0 5a63 	vmovhi.f32	s10, s7
 8010bba:	eeb0 5a64 	vmovls.f32	s10, s9
 8010bbe:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8010bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bc6:	bf88      	it	hi
 8010bc8:	eeb0 5a65 	vmovhi.f32	s10, s11
 8010bcc:	eeb4 5ac6 	vcmpe.f32	s10, s12
 8010bd0:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8010bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bd8:	bf88      	it	hi
 8010bda:	eeb0 5a46 	vmovhi.f32	s10, s12
 8010bde:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8010be2:	eeb4 5ac4 	vcmpe.f32	s10, s8
 8010be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bea:	ee36 6a25 	vadd.f32	s12, s12, s11
 8010bee:	bf88      	it	hi
 8010bf0:	eeb0 5a44 	vmovhi.f32	s10, s8
 8010bf4:	2a05      	cmp	r2, #5
 8010bf6:	ee34 6a06 	vadd.f32	s12, s8, s12
 8010bfa:	d065      	beq.n	8010cc8 <iNemoEngine_API_Update+0x2150>
 8010bfc:	f207 72dc 	addw	r2, r7, #2012	@ 0x7dc
 8010c00:	edd2 5a00 	vldr	s11, [r2]
 8010c04:	f507 62fd 	add.w	r2, r7, #2024	@ 0x7e8
 8010c08:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010c0c:	ed92 3a00 	vldr	s6, [r2]
 8010c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c14:	bfa8      	it	ge
 8010c16:	eef0 7a65 	vmovge.f32	s15, s11
 8010c1a:	eef4 7ac3 	vcmpe.f32	s15, s6
 8010c1e:	f207 72f4 	addw	r2, r7, #2036	@ 0x7f4
 8010c22:	edd2 3a00 	vldr	s7, [r2]
 8010c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c2a:	bfb8      	it	lt
 8010c2c:	eef0 7a43 	vmovlt.f32	s15, s6
 8010c30:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010c34:	f507 6200 	add.w	r2, r7, #2048	@ 0x800
 8010c38:	ed92 4a00 	vldr	s8, [r2]
 8010c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c40:	bfb8      	it	lt
 8010c42:	eef0 7a63 	vmovlt.f32	s15, s7
 8010c46:	eef4 7ac4 	vcmpe.f32	s15, s8
 8010c4a:	f607 020c 	addw	r2, r7, #2060	@ 0x80c
 8010c4e:	edd2 4a00 	vldr	s9, [r2]
 8010c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c56:	bfb8      	it	lt
 8010c58:	eef0 7a44 	vmovlt.f32	s15, s8
 8010c5c:	eef4 7ae4 	vcmpe.f32	s15, s9
 8010c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c64:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010c68:	bfb8      	it	lt
 8010c6a:	eef0 7a64 	vmovlt.f32	s15, s9
 8010c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c72:	ee35 6a86 	vadd.f32	s12, s11, s12
 8010c76:	bf88      	it	hi
 8010c78:	eef0 5a45 	vmovhi.f32	s11, s10
 8010c7c:	eef4 5ac3 	vcmpe.f32	s11, s6
 8010c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c84:	bf88      	it	hi
 8010c86:	eef0 5a43 	vmovhi.f32	s11, s6
 8010c8a:	eef4 5ae3 	vcmpe.f32	s11, s7
 8010c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c92:	ee33 6a06 	vadd.f32	s12, s6, s12
 8010c96:	bf88      	it	hi
 8010c98:	eef0 5a63 	vmovhi.f32	s11, s7
 8010c9c:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010ca0:	ee33 6a86 	vadd.f32	s12, s7, s12
 8010ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ca8:	bf88      	it	hi
 8010caa:	eef0 5a44 	vmovhi.f32	s11, s8
 8010cae:	ee34 6a06 	vadd.f32	s12, s8, s12
 8010cb2:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cba:	ee34 6a86 	vadd.f32	s12, s9, s12
 8010cbe:	bf8c      	ite	hi
 8010cc0:	eeb0 5a64 	vmovhi.f32	s10, s9
 8010cc4:	eeb0 5a65 	vmovls.f32	s10, s11
 8010cc8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8010ccc:	ee67 5aad 	vmul.f32	s11, s15, s27
 8010cd0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010d30 <iNemoEngine_API_Update+0x21b8>
 8010cd4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010cd8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8010d34 <iNemoEngine_API_Update+0x21bc>
 8010cdc:	eef4 5ac6 	vcmpe.f32	s11, s12
 8010ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ce4:	f300 816b 	bgt.w	8010fbe <iNemoEngine_API_Update+0x2446>
 8010ce8:	eef0 7ae7 	vabs.f32	s15, s15
 8010cec:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010cf0:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8010d38 <iNemoEngine_API_Update+0x21c0>
 8010cf4:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cfc:	f300 815f 	bgt.w	8010fbe <iNemoEngine_API_Update+0x2446>
 8010d00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010d02:	2a00      	cmp	r2, #0
 8010d04:	f042 8117 	bne.w	8012f36 <iNemoEngine_API_Update+0x43be>
 8010d08:	2301      	movs	r3, #1
 8010d0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d0c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8010d10:	939f      	str	r3, [sp, #636]	@ 0x27c
 8010d12:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8010d16:	93a0      	str	r3, [sp, #640]	@ 0x280
 8010d18:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8010d1c:	93a1      	str	r3, [sp, #644]	@ 0x284
 8010d1e:	2300      	movs	r3, #0
 8010d20:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010d24:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010d28:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8010d2c:	707b      	strb	r3, [r7, #1]
 8010d2e:	e00d      	b.n	8010d4c <iNemoEngine_API_Update+0x21d4>
 8010d30:	3dcccccd 	.word	0x3dcccccd
 8010d34:	3be56041 	.word	0x3be56041
 8010d38:	3e333333 	.word	0x3e333333
 8010d3c:	42480000 	.word	0x42480000
 8010d40:	00000000 	.word	0x00000000
 8010d44:	3fb33333 	.word	0x3fb33333
 8010d48:	3ecccccd 	.word	0x3ecccccd
 8010d4c:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8010d3c <iNemoEngine_API_Update+0x21c4>
 8010d50:	eef4 9ae7 	vcmpe.f32	s19, s15
 8010d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d58:	f2c0 823f 	blt.w	80111da <iNemoEngine_API_Update+0x2662>
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010d62:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010d66:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8010d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d6c:	2b01      	cmp	r3, #1
 8010d6e:	f000 8245 	beq.w	80111fc <iNemoEngine_API_Update+0x2684>
 8010d72:	edd7 3a75 	vldr	s7, [r7, #468]	@ 0x1d4
 8010d76:	ed97 4a7f 	vldr	s8, [r7, #508]	@ 0x1fc
 8010d7a:	eddd 2a69 	vldr	s5, [sp, #420]	@ 0x1a4
 8010d7e:	ed9d 3a6a 	vldr	s6, [sp, #424]	@ 0x1a8
 8010d82:	edd7 4a89 	vldr	s9, [r7, #548]	@ 0x224
 8010d86:	ed97 5a93 	vldr	s10, [r7, #588]	@ 0x24c
 8010d8a:	edd7 5a9d 	vldr	s11, [r7, #628]	@ 0x274
 8010d8e:	ed97 6aa7 	vldr	s12, [r7, #668]	@ 0x29c
 8010d92:	edd7 6ab1 	vldr	s13, [r7, #708]	@ 0x2c4
 8010d96:	ed97 7abb 	vldr	s14, [r7, #748]	@ 0x2ec
 8010d9a:	edd7 7ac5 	vldr	s15, [r7, #788]	@ 0x314
 8010d9e:	ed9d 2a6e 	vldr	s4, [sp, #440]	@ 0x1b8
 8010da2:	eddd 0a6b 	vldr	s1, [sp, #428]	@ 0x1ac
 8010da6:	ed9d 1a6c 	vldr	s2, [sp, #432]	@ 0x1b0
 8010daa:	eddd 1a6d 	vldr	s3, [sp, #436]	@ 0x1b4
 8010dae:	ed9d 0a71 	vldr	s0, [sp, #452]	@ 0x1c4
 8010db2:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 8010db6:	eee2 3aa2 	vfma.f32	s7, s5, s5
 8010dba:	ab8d      	add	r3, sp, #564	@ 0x234
 8010dbc:	aa99      	add	r2, sp, #612	@ 0x264
 8010dbe:	eea3 4a03 	vfma.f32	s8, s6, s6
 8010dc2:	a944      	add	r1, sp, #272	@ 0x110
 8010dc4:	f507 70d6 	add.w	r0, r7, #428	@ 0x1ac
 8010dc8:	eddd 2a6f 	vldr	s5, [sp, #444]	@ 0x1bc
 8010dcc:	ed9d 3a70 	vldr	s6, [sp, #448]	@ 0x1c0
 8010dd0:	edc7 3a75 	vstr	s7, [r7, #468]	@ 0x1d4
 8010dd4:	eea1 5a01 	vfma.f32	s10, s2, s2
 8010dd8:	ad7a      	add	r5, sp, #488	@ 0x1e8
 8010dda:	eea2 6a02 	vfma.f32	s12, s4, s4
 8010dde:	eee2 6aa2 	vfma.f32	s13, s5, s5
 8010de2:	eea3 7a03 	vfma.f32	s14, s6, s6
 8010de6:	eee0 7a00 	vfma.f32	s15, s0, s0
 8010dea:	eee0 4aa0 	vfma.f32	s9, s1, s1
 8010dee:	eee1 5aa1 	vfma.f32	s11, s3, s3
 8010df2:	ed87 5a93 	vstr	s10, [r7, #588]	@ 0x24c
 8010df6:	ed87 4a7f 	vstr	s8, [r7, #508]	@ 0x1fc
 8010dfa:	edc7 4a89 	vstr	s9, [r7, #548]	@ 0x224
 8010dfe:	edc7 5a9d 	vstr	s11, [r7, #628]	@ 0x274
 8010e02:	ed87 6aa7 	vstr	s12, [r7, #668]	@ 0x29c
 8010e06:	edc7 6ab1 	vstr	s13, [r7, #708]	@ 0x2c4
 8010e0a:	ed87 7abb 	vstr	s14, [r7, #748]	@ 0x2ec
 8010e0e:	edc7 7ac5 	vstr	s15, [r7, #788]	@ 0x314
 8010e12:	9300      	str	r3, [sp, #0]
 8010e14:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8010e16:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 8010e1a:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 8010e1e:	f7fc fb67 	bl	800d4f0 <kf_update>
 8010e22:	ed97 6a6d 	vldr	s12, [r7, #436]	@ 0x1b4
 8010e26:	edd7 5a6c 	vldr	s11, [r7, #432]	@ 0x1b0
 8010e2a:	edd7 6a6e 	vldr	s13, [r7, #440]	@ 0x1b8
 8010e2e:	edcd 5a5c 	vstr	s11, [sp, #368]	@ 0x170
 8010e32:	ee26 7a06 	vmul.f32	s14, s12, s12
 8010e36:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010e3a:	eea5 7aa5 	vfma.f32	s14, s11, s11
 8010e3e:	aa58      	add	r2, sp, #352	@ 0x160
 8010e40:	4611      	mov	r1, r2
 8010e42:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8010e46:	eea6 7aa6 	vfma.f32	s14, s13, s13
 8010e4a:	4650      	mov	r0, sl
 8010e4c:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 8010e50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e58:	bf4c      	ite	mi
 8010e5a:	ee37 5ac7 	vsubmi.f32	s10, s15, s14
 8010e5e:	ed5f 7a48 	vldrpl	s15, [pc, #-288]	@ 8010d40 <iNemoEngine_API_Update+0x21c8>
 8010e62:	edcd 6a5e 	vstr	s13, [sp, #376]	@ 0x178
 8010e66:	bf48      	it	mi
 8010e68:	eef1 7ac5 	vsqrtmi.f32	s15, s10
 8010e6c:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8010e70:	edcd 7a5f 	vstr	s15, [sp, #380]	@ 0x17c
 8010e74:	eeb1 5ac7 	vsqrt.f32	s10, s14
 8010e78:	ee84 7a85 	vdiv.f32	s14, s9, s10
 8010e7c:	ee67 5a25 	vmul.f32	s11, s14, s11
 8010e80:	ee27 6a06 	vmul.f32	s12, s14, s12
 8010e84:	ee67 6a26 	vmul.f32	s13, s14, s13
 8010e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010e8c:	edca 5a00 	vstr	s11, [sl]
 8010e90:	ed8a 6a01 	vstr	s12, [sl, #4]
 8010e94:	edca 6a02 	vstr	s13, [sl, #8]
 8010e98:	edca 7a03 	vstr	s15, [sl, #12]
 8010e9c:	f7fc f968 	bl	800d170 <qmult>
 8010ea0:	edd2 6a01 	vldr	s13, [r2, #4]
 8010ea4:	ed92 6a00 	vldr	s12, [r2]
 8010ea8:	ed92 7a02 	vldr	s14, [r2, #8]
 8010eac:	edd2 5a03 	vldr	s11, [r2, #12]
 8010eb0:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 8010eb2:	ee66 7aa6 	vmul.f32	s15, s13, s13
 8010eb6:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8010eba:	eee6 7a06 	vfma.f32	s15, s12, s12
 8010ebe:	f50d 7ce4 	add.w	ip, sp, #456	@ 0x1c8
 8010ec2:	eee7 7a07 	vfma.f32	s15, s14, s14
 8010ec6:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8010eca:	eeb1 5ae7 	vsqrt.f32	s10, s15
 8010ece:	eec4 7a85 	vdiv.f32	s15, s9, s10
 8010ed2:	ee27 6a86 	vmul.f32	s12, s15, s12
 8010ed6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8010eda:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010ede:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010ee2:	ed8d 6a54 	vstr	s12, [sp, #336]	@ 0x150
 8010ee6:	edcd 6a55 	vstr	s13, [sp, #340]	@ 0x154
 8010eea:	ed8d 7a56 	vstr	s14, [sp, #344]	@ 0x158
 8010eee:	edcd 7a57 	vstr	s15, [sp, #348]	@ 0x15c
 8010ef2:	4664      	mov	r4, ip
 8010ef4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010ef6:	42ac      	cmp	r4, r5
 8010ef8:	f106 0610 	add.w	r6, r6, #16
 8010efc:	f10c 0c10 	add.w	ip, ip, #16
 8010f00:	f846 0c10 	str.w	r0, [r6, #-16]
 8010f04:	f846 1c0c 	str.w	r1, [r6, #-12]
 8010f08:	f846 2c08 	str.w	r2, [r6, #-8]
 8010f0c:	f846 3c04 	str.w	r3, [r6, #-4]
 8010f10:	d1ef      	bne.n	8010ef2 <iNemoEngine_API_Update+0x237a>
 8010f12:	f8dc 0000 	ldr.w	r0, [ip]
 8010f16:	6030      	str	r0, [r6, #0]
 8010f18:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8010f1a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8010f1e:	6013      	str	r3, [r2, #0]
 8010f20:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8010f22:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8010f26:	6013      	str	r3, [r2, #0]
 8010f28:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8010f2a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8010f2e:	6013      	str	r3, [r2, #0]
 8010f30:	ac54      	add	r4, sp, #336	@ 0x150
 8010f32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010f34:	9c2a      	ldr	r4, [sp, #168]	@ 0xa8
 8010f36:	60e3      	str	r3, [r4, #12]
 8010f38:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010f3a:	6020      	str	r0, [r4, #0]
 8010f3c:	6061      	str	r1, [r4, #4]
 8010f3e:	60a2      	str	r2, [r4, #8]
 8010f40:	edd7 8a75 	vldr	s17, [r7, #468]	@ 0x1d4
 8010f44:	ed83 6a00 	vstr	s12, [r3]
 8010f48:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010f4a:	edc3 6a00 	vstr	s13, [r3]
 8010f4e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8010f50:	ed83 7a00 	vstr	s14, [r3]
 8010f54:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8010f56:	edc3 7a00 	vstr	s15, [r3]
 8010f5a:	f7fd bec1 	b.w	800ece0 <iNemoEngine_API_Update+0x168>
 8010f5e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	f43f ab95 	beq.w	8010690 <iNemoEngine_API_Update+0x1b18>
 8010f66:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8010d44 <iNemoEngine_API_Update+0x21cc>
 8010f6a:	2301      	movs	r3, #1
 8010f6c:	eeb4 eae7 	vcmpe.f32	s28, s15
 8010f70:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8010f74:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8010f78:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 8010f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f80:	f240 1301 	movw	r3, #257	@ 0x101
 8010f84:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8010f88:	f73f ab82 	bgt.w	8010690 <iNemoEngine_API_Update+0x1b18>
 8010f8c:	ed5f 7a92 	vldr	s15, [pc, #-584]	@ 8010d48 <iNemoEngine_API_Update+0x21d0>
 8010f90:	eeb4 eae7 	vcmpe.f32	s28, s15
 8010f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f98:	f53f ab7a 	bmi.w	8010690 <iNemoEngine_API_Update+0x1b18>
 8010f9c:	eddd 7a2e 	vldr	s15, [sp, #184]	@ 0xb8
 8010fa0:	eef4 4ae7 	vcmpe.f32	s9, s15
 8010fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fa8:	bfb8      	it	lt
 8010faa:	eef0 4a67 	vmovlt.f32	s9, s15
 8010fae:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 8010fb2:	edcd 4a8e 	vstr	s9, [sp, #568]	@ 0x238
 8010fb6:	edcd 4a8f 	vstr	s9, [sp, #572]	@ 0x23c
 8010fba:	f7ff bb72 	b.w	80106a2 <iNemoEngine_API_Update+0x1b2a>
 8010fbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010fc0:	2300      	movs	r3, #0
 8010fc2:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010fc6:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010fca:	2a00      	cmp	r2, #0
 8010fcc:	f43f ae9e 	beq.w	8010d0c <iNemoEngine_API_Update+0x2194>
 8010fd0:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8010fd4:	2a01      	cmp	r2, #1
 8010fd6:	f001 8240 	beq.w	801245a <iNemoEngine_API_Update+0x38e2>
 8010fda:	9303      	str	r3, [sp, #12]
 8010fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010fde:	2b02      	cmp	r3, #2
 8010fe0:	f041 823a 	bne.w	8012458 <iNemoEngine_API_Update+0x38e0>
 8010fe4:	eddd 7a14 	vldr	s15, [sp, #80]	@ 0x50
 8010fe8:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 8010fec:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 8010ff0:	f897 21a4 	ldrb.w	r2, [r7, #420]	@ 0x1a4
 8010ff4:	ee87 6a86 	vdiv.f32	s12, s15, s12
 8010ff8:	f240 1301 	movw	r3, #257	@ 0x101
 8010ffc:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011000:	2301      	movs	r3, #1
 8011002:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8011006:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 801100a:	ed8d 6a47 	vstr	s12, [sp, #284]	@ 0x11c
 801100e:	ee87 5aa5 	vdiv.f32	s10, s15, s11
 8011012:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 8011016:	eddd 7a16 	vldr	s15, [sp, #88]	@ 0x58
 801101a:	ed8d 5a48 	vstr	s10, [sp, #288]	@ 0x120
 801101e:	eec7 7aa5 	vdiv.f32	s15, s15, s11
 8011022:	edd7 5a64 	vldr	s11, [r7, #400]	@ 0x190
 8011026:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 801102a:	eef4 4a00 	vmov.f32	s9, #64	@ 0x3e000000  0.125
 801102e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8011032:	eef4 5ac8 	vcmpe.f32	s11, s16
 8011036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801103a:	f281 8251 	bge.w	80124e0 <iNemoEngine_API_Update+0x3968>
 801103e:	eddd 5a11 	vldr	s11, [sp, #68]	@ 0x44
 8011042:	eddd 4a14 	vldr	s9, [sp, #80]	@ 0x50
 8011046:	eef4 5ae4 	vcmpe.f32	s11, s9
 801104a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801104e:	f341 863f 	ble.w	8012cd0 <iNemoEngine_API_Update+0x4158>
 8011052:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 8011056:	eddd 4a0c 	vldr	s9, [sp, #48]	@ 0x30
 801105a:	eef4 5ae4 	vcmpe.f32	s11, s9
 801105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011062:	f341 8635 	ble.w	8012cd0 <iNemoEngine_API_Update+0x4158>
 8011066:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 801106a:	eddd 4a16 	vldr	s9, [sp, #88]	@ 0x58
 801106e:	eef4 5ae4 	vcmpe.f32	s11, s9
 8011072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011076:	f341 862b 	ble.w	8012cd0 <iNemoEngine_API_Update+0x4158>
 801107a:	eef5 5a00 	vmov.f32	s11, #80	@ 0x3e800000  0.250
 801107e:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8011082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011086:	f141 8623 	bpl.w	8012cd0 <iNemoEngine_API_Update+0x4158>
 801108a:	ee36 6a05 	vadd.f32	s12, s12, s10
 801108e:	eef7 5a08 	vmov.f32	s11, #120	@ 0x3fc00000  1.5
 8011092:	ee77 7a86 	vadd.f32	s15, s15, s12
 8011096:	eef4 7ae5 	vcmpe.f32	s15, s11
 801109a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801109e:	f141 8617 	bpl.w	8012cd0 <iNemoEngine_API_Update+0x4158>
 80110a2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80110a6:	2300      	movs	r3, #0
 80110a8:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80110ac:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 80110b0:	2a00      	cmp	r2, #0
 80110b2:	f041 8237 	bne.w	8012524 <iNemoEngine_API_Update+0x39ac>
 80110b6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80110b8:	a84a      	add	r0, sp, #296	@ 0x128
 80110ba:	f04f 32ff 	mov.w	r2, #4294967295
 80110be:	460b      	mov	r3, r1
 80110c0:	edd1 7a00 	vldr	s15, [r1]
 80110c4:	3201      	adds	r2, #1
 80110c6:	330c      	adds	r3, #12
 80110c8:	3104      	adds	r1, #4
 80110ca:	461d      	mov	r5, r3
 80110cc:	edd5 6a00 	vldr	s13, [r5]
 80110d0:	330c      	adds	r3, #12
 80110d2:	429c      	cmp	r4, r3
 80110d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80110d8:	d1f7      	bne.n	80110ca <iNemoEngine_API_Update+0x2552>
 80110da:	2a02      	cmp	r2, #2
 80110dc:	ece0 7a01 	vstmia	r0!, {s15}
 80110e0:	f104 0404 	add.w	r4, r4, #4
 80110e4:	d1eb      	bne.n	80110be <iNemoEngine_API_Update+0x2546>
 80110e6:	eddf 7ae8 	vldr	s15, [pc, #928]	@ 8011488 <iNemoEngine_API_Update+0x2910>
 80110ea:	ed9d 5a4a 	vldr	s10, [sp, #296]	@ 0x128
 80110ee:	eddd 5a4b 	vldr	s11, [sp, #300]	@ 0x12c
 80110f2:	ed9d 6a4c 	vldr	s12, [sp, #304]	@ 0x130
 80110f6:	9c33      	ldr	r4, [sp, #204]	@ 0xcc
 80110f8:	f507 70ac 	add.w	r0, r7, #344	@ 0x158
 80110fc:	ee25 5a27 	vmul.f32	s10, s10, s15
 8011100:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8011104:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011108:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 801110c:	4602      	mov	r2, r0
 801110e:	edd2 7a7c 	vldr	s15, [r2, #496]	@ 0x1f0
 8011112:	f5a2 73ae 	sub.w	r3, r2, #348	@ 0x15c
 8011116:	edd3 6ad6 	vldr	s13, [r3, #856]	@ 0x358
 801111a:	eef4 7ae6 	vcmpe.f32	s15, s13
 801111e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011122:	f103 030c 	add.w	r3, r3, #12
 8011126:	bf88      	it	hi
 8011128:	eef0 7a66 	vmovhi.f32	s15, s13
 801112c:	4293      	cmp	r3, r2
 801112e:	d1f2      	bne.n	8011116 <iNemoEngine_API_Update+0x259e>
 8011130:	1d1a      	adds	r2, r3, #4
 8011132:	4291      	cmp	r1, r2
 8011134:	ece4 7a01 	vstmia	r4!, {s15}
 8011138:	d1e9      	bne.n	801110e <iNemoEngine_API_Update+0x2596>
 801113a:	eddd 4a47 	vldr	s9, [sp, #284]	@ 0x11c
 801113e:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 8011142:	eddd 6a49 	vldr	s13, [sp, #292]	@ 0x124
 8011146:	787b      	ldrb	r3, [r7, #1]
 8011148:	eedd 4a85 	vfnms.f32	s9, s27, s10
 801114c:	eedd 7aa5 	vfnms.f32	s15, s27, s11
 8011150:	eedd 6a86 	vfnms.f32	s13, s27, s12
 8011154:	eeb0 5a67 	vmov.f32	s10, s15
 8011158:	edcd 4a4a 	vstr	s9, [sp, #296]	@ 0x128
 801115c:	edcd 7a4b 	vstr	s15, [sp, #300]	@ 0x12c
 8011160:	edcd 6a4c 	vstr	s13, [sp, #304]	@ 0x130
 8011164:	b13b      	cbz	r3, 8011176 <iNemoEngine_API_Update+0x25fe>
 8011166:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 801116a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801116e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011172:	f101 8627 	bmi.w	8012dc4 <iNemoEngine_API_Update+0x424c>
 8011176:	f897 21a1 	ldrb.w	r2, [r7, #417]	@ 0x1a1
 801117a:	2a1e      	cmp	r2, #30
 801117c:	f001 8753 	beq.w	8013026 <iNemoEngine_API_Update+0x44ae>
 8011180:	1c53      	adds	r3, r2, #1
 8011182:	2aff      	cmp	r2, #255	@ 0xff
 8011184:	bf14      	ite	ne
 8011186:	b2db      	uxtbne	r3, r3
 8011188:	23ff      	moveq	r3, #255	@ 0xff
 801118a:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
 801118e:	9b03      	ldr	r3, [sp, #12]
 8011190:	9309      	str	r3, [sp, #36]	@ 0x24
 8011192:	2300      	movs	r3, #0
 8011194:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8011198:	e5d8      	b.n	8010d4c <iNemoEngine_API_Update+0x21d4>
 801119a:	2b00      	cmp	r3, #0
 801119c:	f340 82d0 	ble.w	8011740 <iNemoEngine_API_Update+0x2bc8>
 80111a0:	3b01      	subs	r3, #1
 80111a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80111a4:	2300      	movs	r3, #0
 80111a6:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 80111aa:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 80111ae:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 80111b2:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 80111b6:	f7ff bab8 	b.w	801072a <iNemoEngine_API_Update+0x1bb2>
 80111ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80111bc:	f362 0307 	bfi	r3, r2, #0, #8
 80111c0:	f362 230f 	bfi	r3, r2, #8, #8
 80111c4:	7bba      	ldrb	r2, [r7, #14]
 80111c6:	f88d 2115 	strb.w	r2, [sp, #277]	@ 0x115
 80111ca:	f362 4317 	bfi	r3, r2, #16, #8
 80111ce:	f362 631f 	bfi	r3, r2, #24, #8
 80111d2:	f8cd 3111 	str.w	r3, [sp, #273]	@ 0x111
 80111d6:	f7ff ba3a 	b.w	801064e <iNemoEngine_API_Update+0x1ad6>
 80111da:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 80111de:	2b31      	cmp	r3, #49	@ 0x31
 80111e0:	f63f adc3 	bhi.w	8010d6a <iNemoEngine_API_Update+0x21f2>
 80111e4:	3301      	adds	r3, #1
 80111e6:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 80111ea:	2300      	movs	r3, #0
 80111ec:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80111f0:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80111f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111f6:	2b01      	cmp	r3, #1
 80111f8:	f47f adbb 	bne.w	8010d72 <iNemoEngine_API_Update+0x21fa>
 80111fc:	ed9d 5a90 	vldr	s10, [sp, #576]	@ 0x240
 8011200:	eddd 6a69 	vldr	s13, [sp, #420]	@ 0x1a4
 8011204:	eddd 5a91 	vldr	s11, [sp, #580]	@ 0x244
 8011208:	ed9d 7a6a 	vldr	s14, [sp, #424]	@ 0x1a8
 801120c:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 8011210:	eddd 7a6b 	vldr	s15, [sp, #428]	@ 0x1ac
 8011214:	eef6 4a08 	vmov.f32	s9, #104	@ 0x3f400000  0.750
 8011218:	ee25 5a24 	vmul.f32	s10, s10, s9
 801121c:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8011220:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8011224:	ee37 7a07 	vadd.f32	s14, s14, s14
 8011228:	ee26 6a24 	vmul.f32	s12, s12, s9
 801122c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011230:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 8011234:	edcd 6a69 	vstr	s13, [sp, #420]	@ 0x1a4
 8011238:	edcd 5a91 	vstr	s11, [sp, #580]	@ 0x244
 801123c:	ed8d 7a6a 	vstr	s14, [sp, #424]	@ 0x1a8
 8011240:	ed8d 6a92 	vstr	s12, [sp, #584]	@ 0x248
 8011244:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 8011248:	e593      	b.n	8010d72 <iNemoEngine_API_Update+0x21fa>
 801124a:	eef1 6a66 	vneg.f32	s13, s13
 801124e:	f7fe bc48 	b.w	800fae2 <iNemoEngine_API_Update+0xf6a>
 8011252:	eeb1 5a45 	vneg.f32	s10, s10
 8011256:	f7fe bc20 	b.w	800fa9a <iNemoEngine_API_Update+0xf22>
 801125a:	f9b7 3974 	ldrsh.w	r3, [r7, #2420]	@ 0x974
 801125e:	2b00      	cmp	r3, #0
 8011260:	f341 8083 	ble.w	801236a <iNemoEngine_API_Update+0x37f2>
 8011264:	3b01      	subs	r3, #1
 8011266:	f8a7 3974 	strh.w	r3, [r7, #2420]	@ 0x974
 801126a:	f7fd bcac 	b.w	800ebc6 <iNemoEngine_API_Update+0x4e>
 801126e:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 8011272:	ee6a 9a09 	vmul.f32	s19, s20, s18
 8011276:	eee8 7aa8 	vfma.f32	s15, s17, s17
 801127a:	eee8 9a28 	vfma.f32	s19, s16, s17
 801127e:	eee8 7a48 	vfms.f32	s15, s16, s16
 8011282:	eee9 7a49 	vfms.f32	s15, s18, s18
 8011286:	ee17 0a90 	vmov	r0, s15
 801128a:	f7ef f901 	bl	8000490 <__aeabi_f2d>
 801128e:	ee79 7aa9 	vadd.f32	s15, s19, s19
 8011292:	4602      	mov	r2, r0
 8011294:	460b      	mov	r3, r1
 8011296:	ee17 0a90 	vmov	r0, s15
 801129a:	ec43 2b18 	vmov	d8, r2, r3
 801129e:	f7ef f8f7 	bl	8000490 <__aeabi_f2d>
 80112a2:	eeb0 1a48 	vmov.f32	s2, s16
 80112a6:	eef0 1a68 	vmov.f32	s3, s17
 80112aa:	ec41 0b10 	vmov	d0, r0, r1
 80112ae:	f002 fa01 	bl	80136b4 <atan2>
 80112b2:	a373      	add	r3, pc, #460	@ (adr r3, 8011480 <iNemoEngine_API_Update+0x2908>)
 80112b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112b8:	ec51 0b10 	vmov	r0, r1, d0
 80112bc:	f7ef f940 	bl	8000540 <__aeabi_dmul>
 80112c0:	4b72      	ldr	r3, [pc, #456]	@ (801148c <iNemoEngine_API_Update+0x2914>)
 80112c2:	2200      	movs	r2, #0
 80112c4:	f7ee ff84 	bl	80001d0 <__aeabi_dsub>
 80112c8:	f7ef fbea 	bl	8000aa0 <__aeabi_d2f>
 80112cc:	ee09 0a90 	vmov	s19, r0
 80112d0:	f7fd bd9b 	b.w	800ee0a <iNemoEngine_API_Update+0x292>
 80112d4:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 80112d8:	ee6a 9a09 	vmul.f32	s19, s20, s18
 80112dc:	eee8 7aa8 	vfma.f32	s15, s17, s17
 80112e0:	eee8 9a28 	vfma.f32	s19, s16, s17
 80112e4:	eee8 7a48 	vfms.f32	s15, s16, s16
 80112e8:	eee9 7a49 	vfms.f32	s15, s18, s18
 80112ec:	ee17 0a90 	vmov	r0, s15
 80112f0:	f7ef f8ce 	bl	8000490 <__aeabi_f2d>
 80112f4:	ee79 7aa9 	vadd.f32	s15, s19, s19
 80112f8:	4602      	mov	r2, r0
 80112fa:	460b      	mov	r3, r1
 80112fc:	ee17 0a90 	vmov	r0, s15
 8011300:	ec43 2b18 	vmov	d8, r2, r3
 8011304:	f7ef f8c4 	bl	8000490 <__aeabi_f2d>
 8011308:	eeb0 1a48 	vmov.f32	s2, s16
 801130c:	eef0 1a68 	vmov.f32	s3, s17
 8011310:	ec41 0b10 	vmov	d0, r0, r1
 8011314:	f002 f9ce 	bl	80136b4 <atan2>
 8011318:	a359      	add	r3, pc, #356	@ (adr r3, 8011480 <iNemoEngine_API_Update+0x2908>)
 801131a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801131e:	ec51 0b10 	vmov	r0, r1, d0
 8011322:	f7ef f90d 	bl	8000540 <__aeabi_dmul>
 8011326:	4b59      	ldr	r3, [pc, #356]	@ (801148c <iNemoEngine_API_Update+0x2914>)
 8011328:	2200      	movs	r2, #0
 801132a:	f7ee ff53 	bl	80001d4 <__adddf3>
 801132e:	f7ef fbb7 	bl	8000aa0 <__aeabi_d2f>
 8011332:	ee09 0a90 	vmov	s19, r0
 8011336:	f7fd bd68 	b.w	800ee0a <iNemoEngine_API_Update+0x292>
 801133a:	3305      	adds	r3, #5
 801133c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801133e:	f7ff b9f4 	b.w	801072a <iNemoEngine_API_Update+0x1bb2>
 8011342:	2a00      	cmp	r2, #0
 8011344:	f43f a9be 	beq.w	80106c4 <iNemoEngine_API_Update+0x1b4c>
 8011348:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 801134c:	ee76 7a45 	vsub.f32	s15, s12, s10
 8011350:	eeb0 6ae7 	vabs.f32	s12, s15
 8011354:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8011358:	eeb4 6ac4 	vcmpe.f32	s12, s8
 801135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011360:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011364:	bfb8      	it	lt
 8011366:	eeb0 6a44 	vmovlt.f32	s12, s8
 801136a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801136e:	ed8d 6a97 	vstr	s12, [sp, #604]	@ 0x25c
 8011372:	f77f a9ae 	ble.w	80106d2 <iNemoEngine_API_Update+0x1b5a>
 8011376:	ed9d 6a90 	vldr	s12, [sp, #576]	@ 0x240
 801137a:	ee26 5a06 	vmul.f32	s10, s12, s12
 801137e:	eeb4 5ae7 	vcmpe.f32	s10, s15
 8011382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011386:	f57f a9a4 	bpl.w	80106d2 <iNemoEngine_API_Update+0x1b5a>
 801138a:	ee26 6a27 	vmul.f32	s12, s12, s15
 801138e:	ed8d 6a90 	vstr	s12, [sp, #576]	@ 0x240
 8011392:	ed9d 6a91 	vldr	s12, [sp, #580]	@ 0x244
 8011396:	ee26 6a27 	vmul.f32	s12, s12, s15
 801139a:	ed8d 6a91 	vstr	s12, [sp, #580]	@ 0x244
 801139e:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 80113a2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80113a6:	edcd 7a92 	vstr	s15, [sp, #584]	@ 0x248
 80113aa:	f7ff b992 	b.w	80106d2 <iNemoEngine_API_Update+0x1b5a>
 80113ae:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80113b2:	eef4 7ac6 	vcmpe.f32	s15, s12
 80113b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113ba:	bfc4      	itt	gt
 80113bc:	f8ad 3113 	strhgt.w	r3, [sp, #275]	@ 0x113
 80113c0:	f88d 3115 	strbgt.w	r3, [sp, #277]	@ 0x115
 80113c4:	f7ff b943 	b.w	801064e <iNemoEngine_API_Update+0x1ad6>
 80113c8:	eddf 9a31 	vldr	s19, [pc, #196]	@ 8011490 <iNemoEngine_API_Update+0x2918>
 80113cc:	eddf 3a31 	vldr	s7, [pc, #196]	@ 8011494 <iNemoEngine_API_Update+0x291c>
 80113d0:	eddf 4a31 	vldr	s9, [pc, #196]	@ 8011498 <iNemoEngine_API_Update+0x2920>
 80113d4:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 801149c <iNemoEngine_API_Update+0x2924>
 80113d8:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 80114a0 <iNemoEngine_API_Update+0x2928>
 80113dc:	ee68 8aa9 	vmul.f32	s17, s17, s19
 80113e0:	f7ff b8c4 	b.w	801056c <iNemoEngine_API_Update+0x19f4>
 80113e4:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 80113e8:	2600      	movs	r6, #0
 80113ea:	f7fe bfc0 	b.w	801036e <iNemoEngine_API_Update+0x17f6>
 80113ee:	ee07 3a90 	vmov	s15, r3
 80113f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80113f6:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 80114a4 <iNemoEngine_API_Update+0x292c>
 80113fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80113fe:	f7fd bdc6 	b.w	800ef8e <iNemoEngine_API_Update+0x416>
 8011402:	eddf 9a29 	vldr	s19, [pc, #164]	@ 80114a8 <iNemoEngine_API_Update+0x2930>
 8011406:	4a29      	ldr	r2, [pc, #164]	@ (80114ac <iNemoEngine_API_Update+0x2934>)
 8011408:	eef0 8a67 	vmov.f32	s17, s15
 801140c:	f7fd bda3 	b.w	800ef56 <iNemoEngine_API_Update+0x3de>
 8011410:	ee78 7a27 	vadd.f32	s15, s16, s15
 8011414:	ee17 0a90 	vmov	r0, s15
 8011418:	f7ef f83a 	bl	8000490 <__aeabi_f2d>
 801141c:	ec41 0b10 	vmov	d0, r0, r1
 8011420:	f002 fbba 	bl	8013b98 <floor>
 8011424:	ec51 0b10 	vmov	r0, r1, d0
 8011428:	f7ef fb3a 	bl	8000aa0 <__aeabi_d2f>
 801142c:	ee08 0a10 	vmov	s16, r0
 8011430:	f7fe b891 	b.w	800f556 <iNemoEngine_API_Update+0x9de>
 8011434:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011438:	ee17 0a90 	vmov	r0, s15
 801143c:	f7ef f828 	bl	8000490 <__aeabi_f2d>
 8011440:	ec41 0b10 	vmov	d0, r0, r1
 8011444:	f002 fba8 	bl	8013b98 <floor>
 8011448:	ec51 0b10 	vmov	r0, r1, d0
 801144c:	f7ef fb28 	bl	8000aa0 <__aeabi_d2f>
 8011450:	ee0e 0a90 	vmov	s29, r0
 8011454:	f7fe b816 	b.w	800f484 <iNemoEngine_API_Update+0x90c>
 8011458:	ee78 7a27 	vadd.f32	s15, s16, s15
 801145c:	ee17 0a90 	vmov	r0, s15
 8011460:	f7ef f816 	bl	8000490 <__aeabi_f2d>
 8011464:	ec41 0b10 	vmov	d0, r0, r1
 8011468:	f002 fb96 	bl	8013b98 <floor>
 801146c:	ec51 0b10 	vmov	r0, r1, d0
 8011470:	f7ef fb16 	bl	8000aa0 <__aeabi_d2f>
 8011474:	ee08 0a10 	vmov	s16, r0
 8011478:	f7fd bfd9 	b.w	800f42e <iNemoEngine_API_Update+0x8b6>
 801147c:	f3af 8000 	nop.w
 8011480:	20000000 	.word	0x20000000
 8011484:	404ca5dc 	.word	0x404ca5dc
 8011488:	3d088889 	.word	0x3d088889
 801148c:	40568000 	.word	0x40568000
 8011490:	43168000 	.word	0x43168000
 8011494:	391d4951 	.word	0x391d4951
 8011498:	383cbe62 	.word	0x383cbe62
 801149c:	3c75c28f 	.word	0x3c75c28f
 80114a0:	469c3e00 	.word	0x469c3e00
 80114a4:	3d4ccccd 	.word	0x3d4ccccd
 80114a8:	3dcccccd 	.word	0x3dcccccd
 80114ac:	3a83126f 	.word	0x3a83126f
 80114b0:	ee79 7a27 	vadd.f32	s15, s18, s15
 80114b4:	ee17 0a90 	vmov	r0, s15
 80114b8:	f7ee ffea 	bl	8000490 <__aeabi_f2d>
 80114bc:	ec41 0b10 	vmov	d0, r0, r1
 80114c0:	f002 fb6a 	bl	8013b98 <floor>
 80114c4:	ec51 0b10 	vmov	r0, r1, d0
 80114c8:	f7ef faea 	bl	8000aa0 <__aeabi_d2f>
 80114cc:	ee09 0a10 	vmov	s18, r0
 80114d0:	f7fd bf82 	b.w	800f3d8 <iNemoEngine_API_Update+0x860>
 80114d4:	ee77 7ae3 	vsub.f32	s15, s15, s7
 80114d8:	eeb0 3a08 	vmov.f32	s6, #8	@ 0x40400000  3.0
 80114dc:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 80114e0:	eee7 3a83 	vfma.f32	s7, s15, s6
 80114e4:	f7fe bf1a 	b.w	801031c <iNemoEngine_API_Update+0x17a4>
 80114e8:	ed97 5a48 	vldr	s10, [r7, #288]	@ 0x120
 80114ec:	eeb4 5ac8 	vcmpe.f32	s10, s16
 80114f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114f4:	f340 8722 	ble.w	801233c <iNemoEngine_API_Update+0x37c4>
 80114f8:	edd7 5a32 	vldr	s11, [r7, #200]	@ 0xc8
 80114fc:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 8011500:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011508:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801150c:	f100 87d2 	bmi.w	80124b4 <iNemoEngine_API_Update+0x393c>
 8011510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011514:	f141 833e 	bpl.w	8012b94 <iNemoEngine_API_Update+0x401c>
 8011518:	ed97 3a33 	vldr	s6, [r7, #204]	@ 0xcc
 801151c:	edd7 3a35 	vldr	s7, [r7, #212]	@ 0xd4
 8011520:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8011524:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011528:	ee78 5a65 	vsub.f32	s11, s16, s11
 801152c:	ee63 5aa5 	vmul.f32	s11, s7, s11
 8011530:	ee85 9aa7 	vdiv.f32	s18, s11, s15
 8011534:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011538:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 801153c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011544:	f2c1 833e 	blt.w	8012bc4 <iNemoEngine_API_Update+0x404c>
 8011548:	edd7 5a38 	vldr	s11, [r7, #224]	@ 0xe0
 801154c:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011554:	f141 84b3 	bpl.w	8012ebe <iNemoEngine_API_Update+0x4346>
 8011558:	ed97 3a37 	vldr	s6, [r7, #220]	@ 0xdc
 801155c:	edd7 3a39 	vldr	s7, [r7, #228]	@ 0xe4
 8011560:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011564:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011568:	ee78 7a67 	vsub.f32	s15, s16, s15
 801156c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011570:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011574:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011578:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 801157c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011584:	f2c1 833e 	blt.w	8012c04 <iNemoEngine_API_Update+0x408c>
 8011588:	edd7 5a3c 	vldr	s11, [r7, #240]	@ 0xf0
 801158c:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011594:	f141 848c 	bpl.w	8012eb0 <iNemoEngine_API_Update+0x4338>
 8011598:	ed97 3a3b 	vldr	s6, [r7, #236]	@ 0xec
 801159c:	edd7 3a3d 	vldr	s7, [r7, #244]	@ 0xf4
 80115a0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80115a4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80115a8:	ee78 7a67 	vsub.f32	s15, s16, s15
 80115ac:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80115b0:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 80115b4:	ee39 9a03 	vadd.f32	s18, s18, s6
 80115b8:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 80115bc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80115c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115c4:	f2c1 833e 	blt.w	8012c44 <iNemoEngine_API_Update+0x40cc>
 80115c8:	edd7 5a40 	vldr	s11, [r7, #256]	@ 0x100
 80115cc:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80115d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115d4:	f141 8469 	bpl.w	8012eaa <iNemoEngine_API_Update+0x4332>
 80115d8:	ed97 3a3f 	vldr	s6, [r7, #252]	@ 0xfc
 80115dc:	edd7 3a41 	vldr	s7, [r7, #260]	@ 0x104
 80115e0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80115e4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80115e8:	ee78 7a67 	vsub.f32	s15, s16, s15
 80115ec:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80115f0:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 80115f4:	ee39 9a03 	vadd.f32	s18, s18, s6
 80115f8:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 80115fc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011604:	f2c1 833e 	blt.w	8012c84 <iNemoEngine_API_Update+0x410c>
 8011608:	edd7 5a44 	vldr	s11, [r7, #272]	@ 0x110
 801160c:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011614:	f141 84f1 	bpl.w	8012ffa <iNemoEngine_API_Update+0x4482>
 8011618:	ed97 3a43 	vldr	s6, [r7, #268]	@ 0x10c
 801161c:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8011620:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011624:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011628:	ee78 7a67 	vsub.f32	s15, s16, s15
 801162c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011630:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011634:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011638:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 801163c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011644:	f6fe acbf 	blt.w	800ffc6 <iNemoEngine_API_Update+0x144e>
 8011648:	edd7 3a47 	vldr	s7, [r7, #284]	@ 0x11c
 801164c:	edd7 5a49 	vldr	s11, [r7, #292]	@ 0x124
 8011650:	ee35 5a67 	vsub.f32	s10, s10, s15
 8011654:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8011658:	ee78 7a67 	vsub.f32	s15, s16, s15
 801165c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8011660:	ee87 9a85 	vdiv.f32	s18, s15, s10
 8011664:	ee39 9a23 	vadd.f32	s18, s18, s7
 8011668:	f7fe bcad 	b.w	800ffc6 <iNemoEngine_API_Update+0x144e>
 801166c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8011670:	ee17 0a90 	vmov	r0, s15
 8011674:	f7ee ff0c 	bl	8000490 <__aeabi_f2d>
 8011678:	ec41 0b10 	vmov	d0, r0, r1
 801167c:	f002 fa8c 	bl	8013b98 <floor>
 8011680:	ec51 0b10 	vmov	r0, r1, d0
 8011684:	f7ef fa0c 	bl	8000aa0 <__aeabi_d2f>
 8011688:	ee08 0a10 	vmov	s16, r0
 801168c:	f7fe b878 	b.w	800f780 <iNemoEngine_API_Update+0xc08>
 8011690:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011694:	ee17 0a90 	vmov	r0, s15
 8011698:	f7ee fefa 	bl	8000490 <__aeabi_f2d>
 801169c:	ec41 0b10 	vmov	d0, r0, r1
 80116a0:	f002 fa7a 	bl	8013b98 <floor>
 80116a4:	ec51 0b10 	vmov	r0, r1, d0
 80116a8:	f7ef f9fa 	bl	8000aa0 <__aeabi_d2f>
 80116ac:	ee0e 0a90 	vmov	s29, r0
 80116b0:	f7fe b83b 	b.w	800f72a <iNemoEngine_API_Update+0xbb2>
 80116b4:	ee79 7a27 	vadd.f32	s15, s18, s15
 80116b8:	ee17 0a90 	vmov	r0, s15
 80116bc:	f7ee fee8 	bl	8000490 <__aeabi_f2d>
 80116c0:	ec41 0b10 	vmov	d0, r0, r1
 80116c4:	f002 fa68 	bl	8013b98 <floor>
 80116c8:	ec51 0b10 	vmov	r0, r1, d0
 80116cc:	f7ef f9e8 	bl	8000aa0 <__aeabi_d2f>
 80116d0:	ee09 0a10 	vmov	s18, r0
 80116d4:	f7fd bf95 	b.w	800f602 <iNemoEngine_API_Update+0xa8a>
 80116d8:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 80116dc:	ee17 0a90 	vmov	r0, s15
 80116e0:	f7ee fed6 	bl	8000490 <__aeabi_f2d>
 80116e4:	ec41 0b10 	vmov	d0, r0, r1
 80116e8:	f002 fa56 	bl	8013b98 <floor>
 80116ec:	ec51 0b10 	vmov	r0, r1, d0
 80116f0:	f7ef f9d6 	bl	8000aa0 <__aeabi_d2f>
 80116f4:	ee0e 0a90 	vmov	s29, r0
 80116f8:	f7fd bf58 	b.w	800f5ac <iNemoEngine_API_Update+0xa34>
 80116fc:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011700:	ee17 0a90 	vmov	r0, s15
 8011704:	f7ee fec4 	bl	8000490 <__aeabi_f2d>
 8011708:	ec41 0b10 	vmov	d0, r0, r1
 801170c:	f002 fa44 	bl	8013b98 <floor>
 8011710:	ec51 0b10 	vmov	r0, r1, d0
 8011714:	f7ef f9c4 	bl	8000aa0 <__aeabi_d2f>
 8011718:	ee09 0a10 	vmov	s18, r0
 801171c:	f7fd bfda 	b.w	800f6d4 <iNemoEngine_API_Update+0xb5c>
 8011720:	eef1 8a04 	vmov.f32	s17, #20	@ 0x40a00000  5.0
 8011724:	edd7 9a05 	vldr	s19, [r7, #20]
 8011728:	4ab1      	ldr	r2, [pc, #708]	@ (80119f0 <iNemoEngine_API_Update+0x2e78>)
 801172a:	ee67 8aa8 	vmul.f32	s17, s15, s17
 801172e:	f7fd bc12 	b.w	800ef56 <iNemoEngine_API_Update+0x3de>
 8011732:	edd7 9a05 	vldr	s19, [r7, #20]
 8011736:	4aaf      	ldr	r2, [pc, #700]	@ (80119f4 <iNemoEngine_API_Update+0x2e7c>)
 8011738:	eef0 8a67 	vmov.f32	s17, s15
 801173c:	f7fd bc0b 	b.w	800ef56 <iNemoEngine_API_Update+0x3de>
 8011740:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011742:	2a00      	cmp	r2, #0
 8011744:	dd0c      	ble.n	8011760 <iNemoEngine_API_Update+0x2be8>
 8011746:	ed9d 6a03 	vldr	s12, [sp, #12]
 801174a:	eef5 7a08 	vmov.f32	s15, #88	@ 0x3ec00000  0.375
 801174e:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011756:	dd03      	ble.n	8011760 <iNemoEngine_API_Update+0x2be8>
 8011758:	3a01      	subs	r2, #1
 801175a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 801175c:	f7fe bfe5 	b.w	801072a <iNemoEngine_API_Update+0x1bb2>
 8011760:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 8011764:	eddd 5a0c 	vldr	s11, [sp, #48]	@ 0x30
 8011768:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801176c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011770:	eef4 5ac6 	vcmpe.f32	s11, s12
 8011774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011778:	f57e afd7 	bpl.w	801072a <iNemoEngine_API_Update+0x1bb2>
 801177c:	ed9d 6a13 	vldr	s12, [sp, #76]	@ 0x4c
 8011780:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011784:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 8011788:	eeb4 6ae7 	vcmpe.f32	s12, s15
 801178c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011790:	f57e afcb 	bpl.w	801072a <iNemoEngine_API_Update+0x1bb2>
 8011794:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 8011798:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 801179c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80117a0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80117a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117a8:	f341 83ac 	ble.w	8012f04 <iNemoEngine_API_Update+0x438c>
 80117ac:	3303      	adds	r3, #3
 80117ae:	e4f8      	b.n	80111a2 <iNemoEngine_API_Update+0x262a>
 80117b0:	ed9f 6a91 	vldr	s12, [pc, #580]	@ 80119f8 <iNemoEngine_API_Update+0x2e80>
 80117b4:	eef4 7ac6 	vcmpe.f32	s15, s12
 80117b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117bc:	f57e ae8e 	bpl.w	80104dc <iNemoEngine_API_Update+0x1964>
 80117c0:	ed9f 6a8e 	vldr	s12, [pc, #568]	@ 80119fc <iNemoEngine_API_Update+0x2e84>
 80117c4:	eef4 7ac6 	vcmpe.f32	s15, s12
 80117c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117cc:	f280 80b5 	bge.w	801193a <iNemoEngine_API_Update+0x2dc2>
 80117d0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80117d4:	ed9f 5a8a 	vldr	s10, [pc, #552]	@ 8011a00 <iNemoEngine_API_Update+0x2e88>
 80117d8:	eef4 7ac5 	vcmpe.f32	s15, s10
 80117dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117e0:	f280 80bd 	bge.w	801195e <iNemoEngine_API_Update+0x2de6>
 80117e4:	ed9f 5a87 	vldr	s10, [pc, #540]	@ 8011a04 <iNemoEngine_API_Update+0x2e8c>
 80117e8:	eef4 7ac5 	vcmpe.f32	s15, s10
 80117ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117f0:	f280 80c7 	bge.w	8011982 <iNemoEngine_API_Update+0x2e0a>
 80117f4:	ed9f 5a84 	vldr	s10, [pc, #528]	@ 8011a08 <iNemoEngine_API_Update+0x2e90>
 80117f8:	eef4 7ac5 	vcmpe.f32	s15, s10
 80117fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011800:	f280 80d1 	bge.w	80119a6 <iNemoEngine_API_Update+0x2e2e>
 8011804:	ed9f 5a81 	vldr	s10, [pc, #516]	@ 8011a0c <iNemoEngine_API_Update+0x2e94>
 8011808:	eef4 7ac5 	vcmpe.f32	s15, s10
 801180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011810:	f280 80db 	bge.w	80119ca <iNemoEngine_API_Update+0x2e52>
 8011814:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8011818:	eef4 7ac5 	vcmpe.f32	s15, s10
 801181c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011820:	db09      	blt.n	8011836 <iNemoEngine_API_Update+0x2cbe>
 8011822:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8011826:	ee37 5ac5 	vsub.f32	s10, s15, s10
 801182a:	eddf 4a79 	vldr	s9, [pc, #484]	@ 8011a10 <iNemoEngine_API_Update+0x2e98>
 801182e:	ed9f 6a79 	vldr	s12, [pc, #484]	@ 8011a14 <iNemoEngine_API_Update+0x2e9c>
 8011832:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011836:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 801183a:	ee76 4a24 	vadd.f32	s9, s12, s9
 801183e:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 8011842:	ee84 5a24 	vdiv.f32	s10, s8, s9
 8011846:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 80119fc <iNemoEngine_API_Update+0x2e84>
 801184a:	ed9f 3a73 	vldr	s6, [pc, #460]	@ 8011a18 <iNemoEngine_API_Update+0x2ea0>
 801184e:	ed9f 4a6a 	vldr	s8, [pc, #424]	@ 80119f8 <iNemoEngine_API_Update+0x2e80>
 8011852:	eeb4 5ae4 	vcmpe.f32	s10, s9
 8011856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801185a:	bfb8      	it	lt
 801185c:	eeb0 5a64 	vmovlt.f32	s10, s9
 8011860:	eef4 7ac3 	vcmpe.f32	s15, s6
 8011864:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8011a1c <iNemoEngine_API_Update+0x2ea4>
 8011868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801186c:	ee65 4a24 	vmul.f32	s9, s10, s9
 8011870:	ee65 3a04 	vmul.f32	s7, s10, s8
 8011874:	f141 810f 	bpl.w	8012a96 <iNemoEngine_API_Update+0x3f1e>
 8011878:	eef4 7ac4 	vcmpe.f32	s15, s8
 801187c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011880:	f2c1 810f 	blt.w	8012aa2 <iNemoEngine_API_Update+0x3f2a>
 8011884:	ed9f 4a5d 	vldr	s8, [pc, #372]	@ 80119fc <iNemoEngine_API_Update+0x2e84>
 8011888:	eef4 7ac4 	vcmpe.f32	s15, s8
 801188c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011890:	f141 8112 	bpl.w	8012ab8 <iNemoEngine_API_Update+0x3f40>
 8011894:	ed9f 4a58 	vldr	s8, [pc, #352]	@ 80119f8 <iNemoEngine_API_Update+0x2e80>
 8011898:	ed9f 3a61 	vldr	s6, [pc, #388]	@ 8011a20 <iNemoEngine_API_Update+0x2ea8>
 801189c:	ee37 4ac4 	vsub.f32	s8, s15, s8
 80118a0:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 80118a4:	eee4 9a03 	vfma.f32	s19, s8, s6
 80118a8:	ed9f 4a55 	vldr	s8, [pc, #340]	@ 8011a00 <iNemoEngine_API_Update+0x2e88>
 80118ac:	eef4 7ac4 	vcmpe.f32	s15, s8
 80118b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118b4:	f2c1 8112 	blt.w	8012adc <iNemoEngine_API_Update+0x3f64>
 80118b8:	ed9f 4a52 	vldr	s8, [pc, #328]	@ 8011a04 <iNemoEngine_API_Update+0x2e8c>
 80118bc:	eef4 7ac4 	vcmpe.f32	s15, s8
 80118c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118c4:	f141 8112 	bpl.w	8012aec <iNemoEngine_API_Update+0x3f74>
 80118c8:	ed9f 4a4d 	vldr	s8, [pc, #308]	@ 8011a00 <iNemoEngine_API_Update+0x2e88>
 80118cc:	ed9f 3a55 	vldr	s6, [pc, #340]	@ 8011a24 <iNemoEngine_API_Update+0x2eac>
 80118d0:	eddf 9a55 	vldr	s19, [pc, #340]	@ 8011a28 <iNemoEngine_API_Update+0x2eb0>
 80118d4:	ee37 4ac4 	vsub.f32	s8, s15, s8
 80118d8:	eee4 9a03 	vfma.f32	s19, s8, s6
 80118dc:	ed9f 4a4a 	vldr	s8, [pc, #296]	@ 8011a08 <iNemoEngine_API_Update+0x2e90>
 80118e0:	eef4 7ac4 	vcmpe.f32	s15, s8
 80118e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118e8:	f2c1 8112 	blt.w	8012b10 <iNemoEngine_API_Update+0x3f98>
 80118ec:	ed9f 4a47 	vldr	s8, [pc, #284]	@ 8011a0c <iNemoEngine_API_Update+0x2e94>
 80118f0:	eef4 7ac4 	vcmpe.f32	s15, s8
 80118f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118f8:	f141 8112 	bpl.w	8012b20 <iNemoEngine_API_Update+0x3fa8>
 80118fc:	ed9f 4a42 	vldr	s8, [pc, #264]	@ 8011a08 <iNemoEngine_API_Update+0x2e90>
 8011900:	ed9f 3a4a 	vldr	s6, [pc, #296]	@ 8011a2c <iNemoEngine_API_Update+0x2eb4>
 8011904:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011908:	eef7 9a0c 	vmov.f32	s19, #124	@ 0x3fe00000  1.750
 801190c:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011910:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8011914:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801191c:	db09      	blt.n	8011932 <iNemoEngine_API_Update+0x2dba>
 801191e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8011922:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011926:	ed9f 3a42 	vldr	s6, [pc, #264]	@ 8011a30 <iNemoEngine_API_Update+0x2eb8>
 801192a:	eddf 9a42 	vldr	s19, [pc, #264]	@ 8011a34 <iNemoEngine_API_Update+0x2ebc>
 801192e:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011932:	ee68 8aa9 	vmul.f32	s17, s17, s19
 8011936:	f7fe be19 	b.w	801056c <iNemoEngine_API_Update+0x19f4>
 801193a:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8011a00 <iNemoEngine_API_Update+0x2e88>
 801193e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011946:	d50a      	bpl.n	801195e <iNemoEngine_API_Update+0x2de6>
 8011948:	ed9f 5a2c 	vldr	s10, [pc, #176]	@ 80119fc <iNemoEngine_API_Update+0x2e84>
 801194c:	eddf 4a3a 	vldr	s9, [pc, #232]	@ 8011a38 <iNemoEngine_API_Update+0x2ec0>
 8011950:	ed9f 6a3a 	vldr	s12, [pc, #232]	@ 8011a3c <iNemoEngine_API_Update+0x2ec4>
 8011954:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011958:	eea5 6a24 	vfma.f32	s12, s10, s9
 801195c:	e742      	b.n	80117e4 <iNemoEngine_API_Update+0x2c6c>
 801195e:	ed9f 6a29 	vldr	s12, [pc, #164]	@ 8011a04 <iNemoEngine_API_Update+0x2e8c>
 8011962:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801196a:	d50a      	bpl.n	8011982 <iNemoEngine_API_Update+0x2e0a>
 801196c:	ed9f 5a24 	vldr	s10, [pc, #144]	@ 8011a00 <iNemoEngine_API_Update+0x2e88>
 8011970:	eddf 4a33 	vldr	s9, [pc, #204]	@ 8011a40 <iNemoEngine_API_Update+0x2ec8>
 8011974:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011978:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 801197c:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011980:	e738      	b.n	80117f4 <iNemoEngine_API_Update+0x2c7c>
 8011982:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8011a08 <iNemoEngine_API_Update+0x2e90>
 8011986:	eef4 7ac6 	vcmpe.f32	s15, s12
 801198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801198e:	d50a      	bpl.n	80119a6 <iNemoEngine_API_Update+0x2e2e>
 8011990:	ed9f 5a1c 	vldr	s10, [pc, #112]	@ 8011a04 <iNemoEngine_API_Update+0x2e8c>
 8011994:	eddf 4a2b 	vldr	s9, [pc, #172]	@ 8011a44 <iNemoEngine_API_Update+0x2ecc>
 8011998:	ee37 5ac5 	vsub.f32	s10, s15, s10
 801199c:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 80119a0:	eea5 6a24 	vfma.f32	s12, s10, s9
 80119a4:	e72e      	b.n	8011804 <iNemoEngine_API_Update+0x2c8c>
 80119a6:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8011a0c <iNemoEngine_API_Update+0x2e94>
 80119aa:	eef4 7ac6 	vcmpe.f32	s15, s12
 80119ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119b2:	d50a      	bpl.n	80119ca <iNemoEngine_API_Update+0x2e52>
 80119b4:	ed9f 5a14 	vldr	s10, [pc, #80]	@ 8011a08 <iNemoEngine_API_Update+0x2e90>
 80119b8:	eddf 4a23 	vldr	s9, [pc, #140]	@ 8011a48 <iNemoEngine_API_Update+0x2ed0>
 80119bc:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80119c0:	eeb2 6a0a 	vmov.f32	s12, #42	@ 0x41500000  13.0
 80119c4:	eea5 6a24 	vfma.f32	s12, s10, s9
 80119c8:	e724      	b.n	8011814 <iNemoEngine_API_Update+0x2c9c>
 80119ca:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80119ce:	eef4 7ac6 	vcmpe.f32	s15, s12
 80119d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119d6:	f57f af24 	bpl.w	8011822 <iNemoEngine_API_Update+0x2caa>
 80119da:	ed9f 5a0c 	vldr	s10, [pc, #48]	@ 8011a0c <iNemoEngine_API_Update+0x2e94>
 80119de:	eddf 4a1b 	vldr	s9, [pc, #108]	@ 8011a4c <iNemoEngine_API_Update+0x2ed4>
 80119e2:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 8011a50 <iNemoEngine_API_Update+0x2ed8>
 80119e6:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80119ea:	eea5 6a24 	vfma.f32	s12, s10, s9
 80119ee:	e722      	b.n	8011836 <iNemoEngine_API_Update+0x2cbe>
 80119f0:	3727c5ac 	.word	0x3727c5ac
 80119f4:	3ac49ba6 	.word	0x3ac49ba6
 80119f8:	3c23d70a 	.word	0x3c23d70a
 80119fc:	3c75c28f 	.word	0x3c75c28f
 8011a00:	3cf5c28f 	.word	0x3cf5c28f
 8011a04:	3d4ccccd 	.word	0x3d4ccccd
 8011a08:	3dcccccd 	.word	0x3dcccccd
 8011a0c:	3e4ccccd 	.word	0x3e4ccccd
 8011a10:	47179000 	.word	0x47179000
 8011a14:	4415c000 	.word	0x4415c000
 8011a18:	3ba3d70a 	.word	0x3ba3d70a
 8011a1c:	3b449ba6 	.word	0x3b449ba6
 8011a20:	411ffff6 	.word	0x411ffff6
 8011a24:	418c0000 	.word	0x418c0000
 8011a28:	3f933333 	.word	0x3f933333
 8011a2c:	42af0000 	.word	0x42af0000
 8011a30:	43480000 	.word	0x43480000
 8011a34:	424a0000 	.word	0x424a0000
 8011a38:	41d55556 	.word	0x41d55556
 8011a3c:	3fcccccd 	.word	0x3fcccccd
 8011a40:	4315ffff 	.word	0x4315ffff
 8011a44:	43200000 	.word	0x43200000
 8011a48:	44848000 	.word	0x44848000
 8011a4c:	44c80000 	.word	0x44c80000
 8011a50:	42ee0000 	.word	0x42ee0000
 8011a54:	2000      	movs	r0, #0
 8011a56:	f887 0318 	strb.w	r0, [r7, #792]	@ 0x318
 8011a5a:	f207 40b4 	addw	r0, r7, #1204	@ 0x4b4
 8011a5e:	49d7      	ldr	r1, [pc, #860]	@ (8011dbc <iNemoEngine_API_Update+0x3244>)
 8011a60:	6001      	str	r1, [r0, #0]
 8011a62:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 8011a66:	f207 6124 	addw	r1, r7, #1572	@ 0x624
 8011a6a:	4ad5      	ldr	r2, [pc, #852]	@ (8011dc0 <iNemoEngine_API_Update+0x3248>)
 8011a6c:	4bd5      	ldr	r3, [pc, #852]	@ (8011dc4 <iNemoEngine_API_Update+0x324c>)
 8011a6e:	600a      	str	r2, [r1, #0]
 8011a70:	f8cb 3000 	str.w	r3, [fp]
 8011a74:	f897 64b1 	ldrb.w	r6, [r7, #1201]	@ 0x4b1
 8011a78:	9005      	str	r0, [sp, #20]
 8011a7a:	9106      	str	r1, [sp, #24]
 8011a7c:	2e00      	cmp	r6, #0
 8011a7e:	f001 82f7 	beq.w	8013070 <iNemoEngine_API_Update+0x44f8>
 8011a82:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8011dc8 <iNemoEngine_API_Update+0x3250>
 8011a86:	ee69 da27 	vmul.f32	s27, s18, s15
 8011a8a:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8011a8e:	ee28 ea27 	vmul.f32	s28, s16, s15
 8011a92:	ee6e aaa7 	vmul.f32	s21, s29, s15
 8011a96:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8011a9a:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 8011a9e:	ee17 0a90 	vmov	r0, s15
 8011aa2:	f7ee fcf5 	bl	8000490 <__aeabi_f2d>
 8011aa6:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011aaa:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011aae:	ee17 0a90 	vmov	r0, s15
 8011ab2:	f7ee fced 	bl	8000490 <__aeabi_f2d>
 8011ab6:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011aba:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011abe:	ee17 0a90 	vmov	r0, s15
 8011ac2:	f7ee fce5 	bl	8000490 <__aeabi_f2d>
 8011ac6:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011aca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011ace:	ee17 0a90 	vmov	r0, s15
 8011ad2:	f7ee fcdd 	bl	8000490 <__aeabi_f2d>
 8011ad6:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011ada:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011ade:	ee17 0a90 	vmov	r0, s15
 8011ae2:	f7ee fcd5 	bl	8000490 <__aeabi_f2d>
 8011ae6:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011aea:	4602      	mov	r2, r0
 8011aec:	460b      	mov	r3, r1
 8011aee:	ee17 0a90 	vmov	r0, s15
 8011af2:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8011af6:	f7ee fccb 	bl	8000490 <__aeabi_f2d>
 8011afa:	230c      	movs	r3, #12
 8011afc:	eef0 7aea 	vabs.f32	s15, s21
 8011b00:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8011b04:	eddf 9ab1 	vldr	s19, [pc, #708]	@ 8011dcc <iNemoEngine_API_Update+0x3254>
 8011b08:	edcd 7a03 	vstr	s15, [sp, #12]
 8011b0c:	fb13 5606 	smlabb	r6, r3, r6, r5
 8011b10:	f04f 4900 	mov.w	r9, #2147483648	@ 0x80000000
 8011b14:	eef0 caed 	vabs.f32	s25, s27
 8011b18:	eeb0 bace 	vabs.f32	s22, s28
 8011b1c:	46aa      	mov	sl, r5
 8011b1e:	e060      	b.n	8011be2 <iNemoEngine_API_Update+0x306a>
 8011b20:	eddf 7aab 	vldr	s15, [pc, #684]	@ 8011dd0 <iNemoEngine_API_Update+0x3258>
 8011b24:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8011b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b2c:	f280 815a 	bge.w	8011de4 <iNemoEngine_API_Update+0x326c>
 8011b30:	eddf 7aa8 	vldr	s15, [pc, #672]	@ 8011dd4 <iNemoEngine_API_Update+0x325c>
 8011b34:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8011b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b3c:	f300 816a 	bgt.w	8011e14 <iNemoEngine_API_Update+0x329c>
 8011b40:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011b44:	f001 ffac 	bl	8013aa0 <ceil>
 8011b48:	ec51 0b10 	vmov	r0, r1, d0
 8011b4c:	f7ee ffa8 	bl	8000aa0 <__aeabi_d2f>
 8011b50:	4603      	mov	r3, r0
 8011b52:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b5a:	f8ca 3000 	str.w	r3, [sl]
 8011b5e:	d54e      	bpl.n	8011bfe <iNemoEngine_API_Update+0x3086>
 8011b60:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 8011dd0 <iNemoEngine_API_Update+0x3258>
 8011b64:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b6c:	f280 811b 	bge.w	8011da6 <iNemoEngine_API_Update+0x322e>
 8011b70:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8011dd4 <iNemoEngine_API_Update+0x325c>
 8011b74:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b7c:	f300 8148 	bgt.w	8011e10 <iNemoEngine_API_Update+0x3298>
 8011b80:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8011b84:	f001 ff8c 	bl	8013aa0 <ceil>
 8011b88:	ec51 0b10 	vmov	r0, r1, d0
 8011b8c:	f7ee ff88 	bl	8000aa0 <__aeabi_d2f>
 8011b90:	4603      	mov	r3, r0
 8011b92:	eddd 7a03 	vldr	s15, [sp, #12]
 8011b96:	f8ca 3004 	str.w	r3, [sl, #4]
 8011b9a:	eef4 7ae9 	vcmpe.f32	s15, s19
 8011b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ba2:	d52f      	bpl.n	8011c04 <iNemoEngine_API_Update+0x308c>
 8011ba4:	eddf 7a8a 	vldr	s15, [pc, #552]	@ 8011dd0 <iNemoEngine_API_Update+0x3258>
 8011ba8:	eef4 eae7 	vcmpe.f32	s29, s15
 8011bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bb0:	f280 8122 	bge.w	8011df8 <iNemoEngine_API_Update+0x3280>
 8011bb4:	eddf 7a87 	vldr	s15, [pc, #540]	@ 8011dd4 <iNemoEngine_API_Update+0x325c>
 8011bb8:	eef4 eae7 	vcmpe.f32	s29, s15
 8011bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bc0:	f300 8124 	bgt.w	8011e0c <iNemoEngine_API_Update+0x3294>
 8011bc4:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8011bc8:	f001 ff6a 	bl	8013aa0 <ceil>
 8011bcc:	ec51 0b10 	vmov	r0, r1, d0
 8011bd0:	f7ee ff66 	bl	8000aa0 <__aeabi_d2f>
 8011bd4:	4603      	mov	r3, r0
 8011bd6:	f8ca 3008 	str.w	r3, [sl, #8]
 8011bda:	f10a 0a0c 	add.w	sl, sl, #12
 8011bde:	45b2      	cmp	sl, r6
 8011be0:	d018      	beq.n	8011c14 <iNemoEngine_API_Update+0x309c>
 8011be2:	eef4 cae9 	vcmpe.f32	s25, s19
 8011be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bea:	d499      	bmi.n	8011b20 <iNemoEngine_API_Update+0x2fa8>
 8011bec:	ee1d 3a90 	vmov	r3, s27
 8011bf0:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bf8:	f8ca 3000 	str.w	r3, [sl]
 8011bfc:	d4b0      	bmi.n	8011b60 <iNemoEngine_API_Update+0x2fe8>
 8011bfe:	ee1e 3a10 	vmov	r3, s28
 8011c02:	e7c6      	b.n	8011b92 <iNemoEngine_API_Update+0x301a>
 8011c04:	ee1a 3a90 	vmov	r3, s21
 8011c08:	f10a 0a0c 	add.w	sl, sl, #12
 8011c0c:	f84a 3c04 	str.w	r3, [sl, #-4]
 8011c10:	45b2      	cmp	sl, r6
 8011c12:	d1e6      	bne.n	8011be2 <iNemoEngine_API_Update+0x306a>
 8011c14:	f897 a621 	ldrb.w	sl, [r7, #1569]	@ 0x621
 8011c18:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8011c1c:	f1ba 0f00 	cmp.w	sl, #0
 8011c20:	f000 81ff 	beq.w	8012022 <iNemoEngine_API_Update+0x34aa>
 8011c24:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 8011dd8 <iNemoEngine_API_Update+0x3260>
 8011c28:	ee6c da27 	vmul.f32	s27, s24, s15
 8011c2c:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8011c30:	ee2d ea27 	vmul.f32	s28, s26, s15
 8011c34:	ee6b aaa7 	vmul.f32	s21, s23, s15
 8011c38:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8011c3c:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8011c40:	ee17 0a90 	vmov	r0, s15
 8011c44:	f7ee fc24 	bl	8000490 <__aeabi_f2d>
 8011c48:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011c4c:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011c50:	ee17 0a90 	vmov	r0, s15
 8011c54:	f7ee fc1c 	bl	8000490 <__aeabi_f2d>
 8011c58:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011c5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011c60:	ee17 0a90 	vmov	r0, s15
 8011c64:	f7ee fc14 	bl	8000490 <__aeabi_f2d>
 8011c68:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011c6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011c70:	ee17 0a90 	vmov	r0, s15
 8011c74:	f7ee fc0c 	bl	8000490 <__aeabi_f2d>
 8011c78:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011c7c:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011c80:	ee17 0a90 	vmov	r0, s15
 8011c84:	f7ee fc04 	bl	8000490 <__aeabi_f2d>
 8011c88:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011c8c:	4602      	mov	r2, r0
 8011c8e:	460b      	mov	r3, r1
 8011c90:	ee17 0a90 	vmov	r0, s15
 8011c94:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8011c98:	f7ee fbfa 	bl	8000490 <__aeabi_f2d>
 8011c9c:	230c      	movs	r3, #12
 8011c9e:	eef0 7aea 	vabs.f32	s15, s21
 8011ca2:	fb13 690a 	smlabb	r9, r3, sl, r6
 8011ca6:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8011caa:	eddf 9a48 	vldr	s19, [pc, #288]	@ 8011dcc <iNemoEngine_API_Update+0x3254>
 8011cae:	edcd 7a03 	vstr	s15, [sp, #12]
 8011cb2:	eef0 caed 	vabs.f32	s25, s27
 8011cb6:	eeb0 bace 	vabs.f32	s22, s28
 8011cba:	46b2      	mov	sl, r6
 8011cbc:	e062      	b.n	8011d84 <iNemoEngine_API_Update+0x320c>
 8011cbe:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8011ddc <iNemoEngine_API_Update+0x3264>
 8011cc2:	eeb4 cae7 	vcmpe.f32	s24, s15
 8011cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cca:	f280 82d3 	bge.w	8012274 <iNemoEngine_API_Update+0x36fc>
 8011cce:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8011de0 <iNemoEngine_API_Update+0x3268>
 8011cd2:	eeb4 cae7 	vcmpe.f32	s24, s15
 8011cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cda:	f300 82e5 	bgt.w	80122a8 <iNemoEngine_API_Update+0x3730>
 8011cde:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011ce2:	f001 fedd 	bl	8013aa0 <ceil>
 8011ce6:	ec51 0b10 	vmov	r0, r1, d0
 8011cea:	f7ee fed9 	bl	8000aa0 <__aeabi_d2f>
 8011cee:	4603      	mov	r3, r0
 8011cf0:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cf8:	f8ca 3000 	str.w	r3, [sl]
 8011cfc:	d550      	bpl.n	8011da0 <iNemoEngine_API_Update+0x3228>
 8011cfe:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8011ddc <iNemoEngine_API_Update+0x3264>
 8011d02:	eeb4 dae7 	vcmpe.f32	s26, s15
 8011d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d0a:	f280 82a9 	bge.w	8012260 <iNemoEngine_API_Update+0x36e8>
 8011d0e:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8011de0 <iNemoEngine_API_Update+0x3268>
 8011d12:	eeb4 dae7 	vcmpe.f32	s26, s15
 8011d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d1a:	f300 82c2 	bgt.w	80122a2 <iNemoEngine_API_Update+0x372a>
 8011d1e:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8011d22:	f001 febd 	bl	8013aa0 <ceil>
 8011d26:	ec51 0b10 	vmov	r0, r1, d0
 8011d2a:	f7ee feb9 	bl	8000aa0 <__aeabi_d2f>
 8011d2e:	4603      	mov	r3, r0
 8011d30:	eddd 7a03 	vldr	s15, [sp, #12]
 8011d34:	f8ca 3004 	str.w	r3, [sl, #4]
 8011d38:	eef4 7ae9 	vcmpe.f32	s15, s19
 8011d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d40:	f140 8166 	bpl.w	8012010 <iNemoEngine_API_Update+0x3498>
 8011d44:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8011ddc <iNemoEngine_API_Update+0x3264>
 8011d48:	eef4 bae7 	vcmpe.f32	s23, s15
 8011d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d50:	f280 829a 	bge.w	8012288 <iNemoEngine_API_Update+0x3710>
 8011d54:	eddf 7a22 	vldr	s15, [pc, #136]	@ 8011de0 <iNemoEngine_API_Update+0x3268>
 8011d58:	eef4 bae7 	vcmpe.f32	s23, s15
 8011d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d60:	f300 829c 	bgt.w	801229c <iNemoEngine_API_Update+0x3724>
 8011d64:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8011d68:	f001 fe9a 	bl	8013aa0 <ceil>
 8011d6c:	ec51 0b10 	vmov	r0, r1, d0
 8011d70:	f7ee fe96 	bl	8000aa0 <__aeabi_d2f>
 8011d74:	4603      	mov	r3, r0
 8011d76:	f8ca 3008 	str.w	r3, [sl, #8]
 8011d7a:	f10a 0a0c 	add.w	sl, sl, #12
 8011d7e:	45ca      	cmp	sl, r9
 8011d80:	f000 814f 	beq.w	8012022 <iNemoEngine_API_Update+0x34aa>
 8011d84:	eef4 cae9 	vcmpe.f32	s25, s19
 8011d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d8c:	d497      	bmi.n	8011cbe <iNemoEngine_API_Update+0x3146>
 8011d8e:	ee1d 3a90 	vmov	r3, s27
 8011d92:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d9a:	f8ca 3000 	str.w	r3, [sl]
 8011d9e:	d4ae      	bmi.n	8011cfe <iNemoEngine_API_Update+0x3186>
 8011da0:	ee1e 3a10 	vmov	r3, s28
 8011da4:	e7c4      	b.n	8011d30 <iNemoEngine_API_Update+0x31b8>
 8011da6:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8011daa:	f001 fef5 	bl	8013b98 <floor>
 8011dae:	ec51 0b10 	vmov	r0, r1, d0
 8011db2:	f7ee fe75 	bl	8000aa0 <__aeabi_d2f>
 8011db6:	4603      	mov	r3, r0
 8011db8:	e6eb      	b.n	8011b92 <iNemoEngine_API_Update+0x301a>
 8011dba:	bf00      	nop
 8011dbc:	3a7001e0 	.word	0x3a7001e0
 8011dc0:	3a000100 	.word	0x3a000100
 8011dc4:	3a8c0118 	.word	0x3a8c0118
 8011dc8:	44888777 	.word	0x44888777
 8011dcc:	4b000000 	.word	0x4b000000
 8011dd0:	39f001e1 	.word	0x39f001e1
 8011dd4:	b9f001e1 	.word	0xb9f001e1
 8011dd8:	44fffe00 	.word	0x44fffe00
 8011ddc:	39800100 	.word	0x39800100
 8011de0:	b9800100 	.word	0xb9800100
 8011de4:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8011de8:	f001 fed6 	bl	8013b98 <floor>
 8011dec:	ec51 0b10 	vmov	r0, r1, d0
 8011df0:	f7ee fe56 	bl	8000aa0 <__aeabi_d2f>
 8011df4:	4603      	mov	r3, r0
 8011df6:	e6ac      	b.n	8011b52 <iNemoEngine_API_Update+0x2fda>
 8011df8:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 8011dfc:	f001 fecc 	bl	8013b98 <floor>
 8011e00:	ec51 0b10 	vmov	r0, r1, d0
 8011e04:	f7ee fe4c 	bl	8000aa0 <__aeabi_d2f>
 8011e08:	4603      	mov	r3, r0
 8011e0a:	e6e4      	b.n	8011bd6 <iNemoEngine_API_Update+0x305e>
 8011e0c:	464b      	mov	r3, r9
 8011e0e:	e6e2      	b.n	8011bd6 <iNemoEngine_API_Update+0x305e>
 8011e10:	464b      	mov	r3, r9
 8011e12:	e6be      	b.n	8011b92 <iNemoEngine_API_Update+0x301a>
 8011e14:	464b      	mov	r3, r9
 8011e16:	e69c      	b.n	8011b52 <iNemoEngine_API_Update+0x2fda>
 8011e18:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8011e1c:	4bb1      	ldr	r3, [pc, #708]	@ (80120e4 <iNemoEngine_API_Update+0x356c>)
 8011e1e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8011e22:	2100      	movs	r1, #0
 8011e24:	f8c7 51cc 	str.w	r5, [r7, #460]	@ 0x1cc
 8011e28:	f8c7 51d0 	str.w	r5, [r7, #464]	@ 0x1d0
 8011e2c:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 8011e30:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8011e34:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 8011e38:	f001 fbfc 	bl	8013634 <memset>
 8011e3c:	ed97 6a02 	vldr	s12, [r7, #8]
 8011e40:	eddf 7aa9 	vldr	s15, [pc, #676]	@ 80120e8 <iNemoEngine_API_Update+0x3570>
 8011e44:	eddf 5aa9 	vldr	s11, [pc, #676]	@ 80120ec <iNemoEngine_API_Update+0x3574>
 8011e48:	ed9f 5aa9 	vldr	s10, [pc, #676]	@ 80120f0 <iNemoEngine_API_Update+0x3578>
 8011e4c:	eddf 3aa9 	vldr	s7, [pc, #676]	@ 80120f4 <iNemoEngine_API_Update+0x357c>
 8011e50:	ed9f 4aa9 	vldr	s8, [pc, #676]	@ 80120f8 <iNemoEngine_API_Update+0x3580>
 8011e54:	f8c7 50c4 	str.w	r5, [r7, #196]	@ 0xc4
 8011e58:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
 8011e62:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 80120fc <iNemoEngine_API_Update+0x3584>
 8011e66:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8011e6a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011e6e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8011e72:	edc7 7a4e 	vstr	s15, [r7, #312]	@ 0x138
 8011e76:	eddf 7aa2 	vldr	s15, [pc, #648]	@ 8012100 <iNemoEngine_API_Update+0x3588>
 8011e7a:	4ba2      	ldr	r3, [pc, #648]	@ (8012104 <iNemoEngine_API_Update+0x358c>)
 8011e7c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8011e80:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011e84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8011e88:	edc7 7a50 	vstr	s15, [r7, #320]	@ 0x140
 8011e8c:	eddf 7a9e 	vldr	s15, [pc, #632]	@ 8012108 <iNemoEngine_API_Update+0x3590>
 8011e90:	4b9e      	ldr	r3, [pc, #632]	@ (801210c <iNemoEngine_API_Update+0x3594>)
 8011e92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8011e96:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011e9a:	4b9d      	ldr	r3, [pc, #628]	@ (8012110 <iNemoEngine_API_Update+0x3598>)
 8011e9c:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
 8011ea0:	eddf 7a9c 	vldr	s15, [pc, #624]	@ 8012114 <iNemoEngine_API_Update+0x359c>
 8011ea4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8011ea8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011eac:	4b9a      	ldr	r3, [pc, #616]	@ (8012118 <iNemoEngine_API_Update+0x35a0>)
 8011eae:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148
 8011eb2:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8011eb6:	eddf 7a99 	vldr	s15, [pc, #612]	@ 801211c <iNemoEngine_API_Update+0x35a4>
 8011eba:	4b99      	ldr	r3, [pc, #612]	@ (8012120 <iNemoEngine_API_Update+0x35a8>)
 8011ebc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8011ec0:	4b98      	ldr	r3, [pc, #608]	@ (8012124 <iNemoEngine_API_Update+0x35ac>)
 8011ec2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8011ec6:	ee66 5a25 	vmul.f32	s11, s12, s11
 8011eca:	4b97      	ldr	r3, [pc, #604]	@ (8012128 <iNemoEngine_API_Update+0x35b0>)
 8011ecc:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8011ed0:	ee26 5a05 	vmul.f32	s10, s12, s10
 8011ed4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011ed8:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8011edc:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8011ee0:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8011ee4:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8011ee8:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8011eec:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8011ef0:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8011ef4:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8011ef8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011efc:	f8c7 512c 	str.w	r5, [r7, #300]	@ 0x12c
 8011f00:	f8c7 50cc 	str.w	r5, [r7, #204]	@ 0xcc
 8011f04:	f8c7 5134 	str.w	r5, [r7, #308]	@ 0x134
 8011f08:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
 8011f0c:	eddf 6a87 	vldr	s13, [pc, #540]	@ 801212c <iNemoEngine_API_Update+0x35b4>
 8011f10:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8012130 <iNemoEngine_API_Update+0x35b8>
 8011f14:	eddf 7a87 	vldr	s15, [pc, #540]	@ 8012134 <iNemoEngine_API_Update+0x35bc>
 8011f18:	eddf 4a87 	vldr	s9, [pc, #540]	@ 8012138 <iNemoEngine_API_Update+0x35c0>
 8011f1c:	edc7 5a32 	vstr	s11, [r7, #200]	@ 0xc8
 8011f20:	edc7 5a4c 	vstr	s11, [r7, #304]	@ 0x130
 8011f24:	ed87 5a36 	vstr	s10, [r7, #216]	@ 0xd8
 8011f28:	ed87 5a54 	vstr	s10, [r7, #336]	@ 0x150
 8011f2c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8011f30:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8011f34:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8011f38:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 8011f3c:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 8011f40:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8011f44:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8011f48:	ee66 6a26 	vmul.f32	s13, s12, s13
 8011f4c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8011f50:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011f54:	ee66 2a23 	vmul.f32	s5, s12, s7
 8011f58:	ee26 3a02 	vmul.f32	s6, s12, s4
 8011f5c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8011f60:	ee66 4a24 	vmul.f32	s9, s12, s9
 8011f64:	4b75      	ldr	r3, [pc, #468]	@ (801213c <iNemoEngine_API_Update+0x35c4>)
 8011f66:	4a76      	ldr	r2, [pc, #472]	@ (8012140 <iNemoEngine_API_Update+0x35c8>)
 8011f68:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8011f6c:	ee66 1a04 	vmul.f32	s3, s12, s8
 8011f70:	4b74      	ldr	r3, [pc, #464]	@ (8012144 <iNemoEngine_API_Update+0x35cc>)
 8011f72:	f8df e1ec 	ldr.w	lr, [pc, #492]	@ 8012160 <iNemoEngine_API_Update+0x35e8>
 8011f76:	f8df c1ec 	ldr.w	ip, [pc, #492]	@ 8012164 <iNemoEngine_API_Update+0x35ec>
 8011f7a:	4e73      	ldr	r6, [pc, #460]	@ (8012148 <iNemoEngine_API_Update+0x35d0>)
 8011f7c:	4d73      	ldr	r5, [pc, #460]	@ (801214c <iNemoEngine_API_Update+0x35d4>)
 8011f7e:	4874      	ldr	r0, [pc, #464]	@ (8012150 <iNemoEngine_API_Update+0x35d8>)
 8011f80:	4974      	ldr	r1, [pc, #464]	@ (8012154 <iNemoEngine_API_Update+0x35dc>)
 8011f82:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8011f86:	edc7 3a3d 	vstr	s7, [r7, #244]	@ 0xf4
 8011f8a:	f8c7 e15c 	str.w	lr, [r7, #348]	@ 0x15c
 8011f8e:	f8c7 c0fc 	str.w	ip, [r7, #252]	@ 0xfc
 8011f92:	f8c7 6164 	str.w	r6, [r7, #356]	@ 0x164
 8011f96:	f8c7 516c 	str.w	r5, [r7, #364]	@ 0x16c
 8011f9a:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 8011f9e:	edc7 1a46 	vstr	s3, [r7, #280]	@ 0x118
 8011fa2:	edc7 4a60 	vstr	s9, [r7, #384]	@ 0x180
 8011fa6:	f8c7 119c 	str.w	r1, [r7, #412]	@ 0x19c
 8011faa:	ed87 2a66 	vstr	s4, [r7, #408]	@ 0x198
 8011fae:	ed87 4a65 	vstr	s8, [r7, #404]	@ 0x194
 8011fb2:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8011fb6:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8011fba:	edc7 6a3c 	vstr	s13, [r7, #240]	@ 0xf0
 8011fbe:	edc7 6a56 	vstr	s13, [r7, #344]	@ 0x158
 8011fc2:	ed87 7a3e 	vstr	s14, [r7, #248]	@ 0xf8
 8011fc6:	ed87 7a58 	vstr	s14, [r7, #352]	@ 0x160
 8011fca:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
 8011fce:	edc7 7a5a 	vstr	s15, [r7, #360]	@ 0x168
 8011fd2:	edc7 2a42 	vstr	s5, [r7, #264]	@ 0x108
 8011fd6:	edc7 2a5c 	vstr	s5, [r7, #368]	@ 0x170
 8011fda:	ed87 3a44 	vstr	s6, [r7, #272]	@ 0x110
 8011fde:	ed87 3a5e 	vstr	s6, [r7, #376]	@ 0x178
 8011fe2:	ed87 6a48 	vstr	s12, [r7, #288]	@ 0x120
 8011fe6:	ed87 6a62 	vstr	s12, [r7, #392]	@ 0x188
 8011fea:	edc7 5a64 	vstr	s11, [r7, #400]	@ 0x190
 8011fee:	787b      	ldrb	r3, [r7, #1]
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	f000 81a7 	beq.w	8012344 <iNemoEngine_API_Update+0x37cc>
 8011ff6:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8011ffa:	932b      	str	r3, [sp, #172]	@ 0xac
 8011ffc:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 8012000:	932c      	str	r3, [sp, #176]	@ 0xb0
 8012002:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8012006:	932d      	str	r3, [sp, #180]	@ 0xb4
 8012008:	2300      	movs	r3, #0
 801200a:	707b      	strb	r3, [r7, #1]
 801200c:	f7fd b8ad 	b.w	800f16a <iNemoEngine_API_Update+0x5f2>
 8012010:	ee1a 3a90 	vmov	r3, s21
 8012014:	f10a 0a0c 	add.w	sl, sl, #12
 8012018:	f84a 3c04 	str.w	r3, [sl, #-4]
 801201c:	45ca      	cmp	sl, r9
 801201e:	f47f aeb1 	bne.w	8011d84 <iNemoEngine_API_Update+0x320c>
 8012022:	f897 a791 	ldrb.w	sl, [r7, #1937]	@ 0x791
 8012026:	f1ba 0f00 	cmp.w	sl, #0
 801202a:	f000 87f3 	beq.w	8013014 <iNemoEngine_API_Update+0x449c>
 801202e:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 8012158 <iNemoEngine_API_Update+0x35e0>
 8012032:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 8012036:	ee6f daa7 	vmul.f32	s27, s31, s15
 801203a:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 801203e:	ee67 aa27 	vmul.f32	s21, s14, s15
 8012042:	ee2f ea27 	vmul.f32	s28, s30, s15
 8012046:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 801204a:	eef0 caed 	vabs.f32	s25, s27
 801204e:	ee17 0a90 	vmov	r0, s15
 8012052:	f7ee fa1d 	bl	8000490 <__aeabi_f2d>
 8012056:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 801205a:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801205e:	ee17 0a90 	vmov	r0, s15
 8012062:	f7ee fa15 	bl	8000490 <__aeabi_f2d>
 8012066:	ee7e 7a69 	vsub.f32	s15, s28, s19
 801206a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 801206e:	ee17 0a90 	vmov	r0, s15
 8012072:	f7ee fa0d 	bl	8000490 <__aeabi_f2d>
 8012076:	ee7e 7a29 	vadd.f32	s15, s28, s19
 801207a:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 801207e:	ee17 0a90 	vmov	r0, s15
 8012082:	f7ee fa05 	bl	8000490 <__aeabi_f2d>
 8012086:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 801208a:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 801208e:	ee17 0a90 	vmov	r0, s15
 8012092:	f7ee f9fd 	bl	8000490 <__aeabi_f2d>
 8012096:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 801209a:	4602      	mov	r2, r0
 801209c:	460b      	mov	r3, r1
 801209e:	ee17 0a90 	vmov	r0, s15
 80120a2:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 80120a6:	f7ee f9f3 	bl	8000490 <__aeabi_f2d>
 80120aa:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 80120ae:	eef0 7aea 	vabs.f32	s15, s21
 80120b2:	220c      	movs	r2, #12
 80120b4:	fb12 320a 	smlabb	r2, r2, sl, r3
 80120b8:	edcd 7a03 	vstr	s15, [sp, #12]
 80120bc:	eef0 7a4d 	vmov.f32	s15, s26
 80120c0:	e9cd 011a 	strd	r0, r1, [sp, #104]	@ 0x68
 80120c4:	eeb0 da6e 	vmov.f32	s26, s29
 80120c8:	eddf 9a24 	vldr	s19, [pc, #144]	@ 801215c <iNemoEngine_API_Update+0x35e4>
 80120cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80120ce:	eef0 ea6b 	vmov.f32	s29, s23
 80120d2:	eeb0 bace 	vabs.f32	s22, s28
 80120d6:	eef0 ba49 	vmov.f32	s23, s18
 80120da:	469a      	mov	sl, r3
 80120dc:	4691      	mov	r9, r2
 80120de:	eeb0 9a67 	vmov.f32	s18, s15
 80120e2:	e0ac      	b.n	801223e <iNemoEngine_API_Update+0x36c6>
 80120e4:	bf666666 	.word	0xbf666666
 80120e8:	3d072b02 	.word	0x3d072b02
 80120ec:	3ca3d70a 	.word	0x3ca3d70a
 80120f0:	3d4ccccd 	.word	0x3d4ccccd
 80120f4:	3ecccccd 	.word	0x3ecccccd
 80120f8:	3f4ccccd 	.word	0x3f4ccccd
 80120fc:	3cb43958 	.word	0x3cb43958
 8012100:	3cf5c28f 	.word	0x3cf5c28f
 8012104:	3eb33333 	.word	0x3eb33333
 8012108:	3d75c28f 	.word	0x3d75c28f
 801210c:	3ee66666 	.word	0x3ee66666
 8012110:	3f866666 	.word	0x3f866666
 8012114:	3d23d70a 	.word	0x3d23d70a
 8012118:	3f8ccccd 	.word	0x3f8ccccd
 801211c:	3d8f5c29 	.word	0x3d8f5c29
 8012120:	3f933333 	.word	0x3f933333
 8012124:	3ebd70a4 	.word	0x3ebd70a4
 8012128:	40a00000 	.word	0x40a00000
 801212c:	3dcccccd 	.word	0x3dcccccd
 8012130:	3e4ccccd 	.word	0x3e4ccccd
 8012134:	3e99999a 	.word	0x3e99999a
 8012138:	3f666666 	.word	0x3f666666
 801213c:	40200000 	.word	0x40200000
 8012140:	3f99999a 	.word	0x3f99999a
 8012144:	40400000 	.word	0x40400000
 8012148:	3fb9999a 	.word	0x3fb9999a
 801214c:	3fcccccd 	.word	0x3fcccccd
 8012150:	3fe66666 	.word	0x3fe66666
 8012154:	3f333333 	.word	0x3f333333
 8012158:	446a0ccd 	.word	0x446a0ccd
 801215c:	4b000000 	.word	0x4b000000
 8012160:	3fa66666 	.word	0x3fa66666
 8012164:	3f19999a 	.word	0x3f19999a
 8012168:	3cfaad3b 	.word	0x3cfaad3b
 801216c:	bcfaad3b 	.word	0xbcfaad3b
 8012170:	80000000 	.word	0x80000000
 8012174:	eddd 7a1d 	vldr	s15, [sp, #116]	@ 0x74
 8012178:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8012168 <iNemoEngine_API_Update+0x35f0>
 801217c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012184:	f280 80b1 	bge.w	80122ea <iNemoEngine_API_Update+0x3772>
 8012188:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 801216c <iNemoEngine_API_Update+0x35f4>
 801218c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012194:	f300 80c3 	bgt.w	801231e <iNemoEngine_API_Update+0x37a6>
 8012198:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801219c:	f001 fc80 	bl	8013aa0 <ceil>
 80121a0:	ec51 0b10 	vmov	r0, r1, d0
 80121a4:	f7ee fc7c 	bl	8000aa0 <__aeabi_d2f>
 80121a8:	4603      	mov	r3, r0
 80121aa:	eeb4 bae9 	vcmpe.f32	s22, s19
 80121ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121b2:	f8ca 3000 	str.w	r3, [sl]
 80121b6:	d550      	bpl.n	801225a <iNemoEngine_API_Update+0x36e2>
 80121b8:	eddd 7a1e 	vldr	s15, [sp, #120]	@ 0x78
 80121bc:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 8012168 <iNemoEngine_API_Update+0x35f0>
 80121c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80121c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121c8:	f280 8085 	bge.w	80122d6 <iNemoEngine_API_Update+0x375e>
 80121cc:	ed1f 7a19 	vldr	s14, [pc, #-100]	@ 801216c <iNemoEngine_API_Update+0x35f4>
 80121d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80121d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121d8:	f300 809e 	bgt.w	8012318 <iNemoEngine_API_Update+0x37a0>
 80121dc:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80121e0:	f001 fc5e 	bl	8013aa0 <ceil>
 80121e4:	ec51 0b10 	vmov	r0, r1, d0
 80121e8:	f7ee fc5a 	bl	8000aa0 <__aeabi_d2f>
 80121ec:	4603      	mov	r3, r0
 80121ee:	eddd 7a03 	vldr	s15, [sp, #12]
 80121f2:	f8ca 3004 	str.w	r3, [sl, #4]
 80121f6:	eef4 7ae9 	vcmpe.f32	s15, s19
 80121fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121fe:	d556      	bpl.n	80122ae <iNemoEngine_API_Update+0x3736>
 8012200:	eddd 7a08 	vldr	s15, [sp, #32]
 8012204:	ed1f 7a28 	vldr	s14, [pc, #-160]	@ 8012168 <iNemoEngine_API_Update+0x35f0>
 8012208:	eef4 7ac7 	vcmpe.f32	s15, s14
 801220c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012210:	da75      	bge.n	80122fe <iNemoEngine_API_Update+0x3786>
 8012212:	ed1f 7a2a 	vldr	s14, [pc, #-168]	@ 801216c <iNemoEngine_API_Update+0x35f4>
 8012216:	eef4 7ac7 	vcmpe.f32	s15, s14
 801221a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801221e:	dc78      	bgt.n	8012312 <iNemoEngine_API_Update+0x379a>
 8012220:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 8012224:	f001 fc3c 	bl	8013aa0 <ceil>
 8012228:	ec51 0b10 	vmov	r0, r1, d0
 801222c:	f7ee fc38 	bl	8000aa0 <__aeabi_d2f>
 8012230:	4603      	mov	r3, r0
 8012232:	f8ca 3008 	str.w	r3, [sl, #8]
 8012236:	f10a 0a0c 	add.w	sl, sl, #12
 801223a:	45ca      	cmp	sl, r9
 801223c:	d03f      	beq.n	80122be <iNemoEngine_API_Update+0x3746>
 801223e:	eef4 cae9 	vcmpe.f32	s25, s19
 8012242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012246:	d495      	bmi.n	8012174 <iNemoEngine_API_Update+0x35fc>
 8012248:	ee1d 3a90 	vmov	r3, s27
 801224c:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012254:	f8ca 3000 	str.w	r3, [sl]
 8012258:	d4ae      	bmi.n	80121b8 <iNemoEngine_API_Update+0x3640>
 801225a:	ee1e 3a10 	vmov	r3, s28
 801225e:	e7c6      	b.n	80121ee <iNemoEngine_API_Update+0x3676>
 8012260:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8012264:	f001 fc98 	bl	8013b98 <floor>
 8012268:	ec51 0b10 	vmov	r0, r1, d0
 801226c:	f7ee fc18 	bl	8000aa0 <__aeabi_d2f>
 8012270:	4603      	mov	r3, r0
 8012272:	e55d      	b.n	8011d30 <iNemoEngine_API_Update+0x31b8>
 8012274:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012278:	f001 fc8e 	bl	8013b98 <floor>
 801227c:	ec51 0b10 	vmov	r0, r1, d0
 8012280:	f7ee fc0e 	bl	8000aa0 <__aeabi_d2f>
 8012284:	4603      	mov	r3, r0
 8012286:	e533      	b.n	8011cf0 <iNemoEngine_API_Update+0x3178>
 8012288:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 801228c:	f001 fc84 	bl	8013b98 <floor>
 8012290:	ec51 0b10 	vmov	r0, r1, d0
 8012294:	f7ee fc04 	bl	8000aa0 <__aeabi_d2f>
 8012298:	4603      	mov	r3, r0
 801229a:	e56c      	b.n	8011d76 <iNemoEngine_API_Update+0x31fe>
 801229c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80122a0:	e569      	b.n	8011d76 <iNemoEngine_API_Update+0x31fe>
 80122a2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80122a6:	e543      	b.n	8011d30 <iNemoEngine_API_Update+0x31b8>
 80122a8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80122ac:	e520      	b.n	8011cf0 <iNemoEngine_API_Update+0x3178>
 80122ae:	ee1a 3a90 	vmov	r3, s21
 80122b2:	f10a 0a0c 	add.w	sl, sl, #12
 80122b6:	f84a 3c04 	str.w	r3, [sl, #-4]
 80122ba:	45ca      	cmp	sl, r9
 80122bc:	d1bf      	bne.n	801223e <iNemoEngine_API_Update+0x36c6>
 80122be:	eef0 7a49 	vmov.f32	s15, s18
 80122c2:	eeb0 9a6b 	vmov.f32	s18, s23
 80122c6:	eef0 ba6e 	vmov.f32	s23, s29
 80122ca:	eef0 ea4d 	vmov.f32	s29, s26
 80122ce:	eeb0 da67 	vmov.f32	s26, s15
 80122d2:	f7fc bf5e 	b.w	800f192 <iNemoEngine_API_Update+0x61a>
 80122d6:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 80122da:	f001 fc5d 	bl	8013b98 <floor>
 80122de:	ec51 0b10 	vmov	r0, r1, d0
 80122e2:	f7ee fbdd 	bl	8000aa0 <__aeabi_d2f>
 80122e6:	4603      	mov	r3, r0
 80122e8:	e781      	b.n	80121ee <iNemoEngine_API_Update+0x3676>
 80122ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80122ee:	f001 fc53 	bl	8013b98 <floor>
 80122f2:	ec51 0b10 	vmov	r0, r1, d0
 80122f6:	f7ee fbd3 	bl	8000aa0 <__aeabi_d2f>
 80122fa:	4603      	mov	r3, r0
 80122fc:	e755      	b.n	80121aa <iNemoEngine_API_Update+0x3632>
 80122fe:	ed9d 0b1a 	vldr	d0, [sp, #104]	@ 0x68
 8012302:	f001 fc49 	bl	8013b98 <floor>
 8012306:	ec51 0b10 	vmov	r0, r1, d0
 801230a:	f7ee fbc9 	bl	8000aa0 <__aeabi_d2f>
 801230e:	4603      	mov	r3, r0
 8012310:	e78f      	b.n	8012232 <iNemoEngine_API_Update+0x36ba>
 8012312:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012316:	e78c      	b.n	8012232 <iNemoEngine_API_Update+0x36ba>
 8012318:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801231c:	e767      	b.n	80121ee <iNemoEngine_API_Update+0x3676>
 801231e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012322:	e742      	b.n	80121aa <iNemoEngine_API_Update+0x3632>
 8012324:	edd7 ea4b 	vldr	s29, [r7, #300]	@ 0x12c
 8012328:	ee2a aa2e 	vmul.f32	s20, s20, s29
 801232c:	f7fd bfd2 	b.w	80102d4 <iNemoEngine_API_Update+0x175c>
 8012330:	edd7 ea63 	vldr	s29, [r7, #396]	@ 0x18c
 8012334:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8012338:	f7fd bfcc 	b.w	80102d4 <iNemoEngine_API_Update+0x175c>
 801233c:	ed97 9a49 	vldr	s18, [r7, #292]	@ 0x124
 8012340:	f7fd be41 	b.w	800ffc6 <iNemoEngine_API_Update+0x144e>
 8012344:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8012348:	f607 1244 	addw	r2, r7, #2372	@ 0x944
 801234c:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 8012350:	932b      	str	r3, [sp, #172]	@ 0xac
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8012358:	6813      	ldr	r3, [r2, #0]
 801235a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 801235e:	680b      	ldr	r3, [r1, #0]
 8012360:	922c      	str	r2, [sp, #176]	@ 0xb0
 8012362:	912d      	str	r1, [sp, #180]	@ 0xb4
 8012364:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8012368:	e64e      	b.n	8012008 <iNemoEngine_API_Update+0x3490>
 801236a:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 801236e:	ed93 0a00 	vldr	s0, [r3]
 8012372:	f507 6097 	add.w	r0, r7, #1208	@ 0x4b8
 8012376:	f7fa ff35 	bl	800d1e4 <dataDerivative5>
 801237a:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 801237e:	eeb0 3a40 	vmov.f32	s6, s0
 8012382:	f507 60c5 	add.w	r0, r7, #1576	@ 0x628
 8012386:	ed93 0a00 	vldr	s0, [r3]
 801238a:	f7fa ff2b 	bl	800d1e4 <dataDerivative5>
 801238e:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 8012392:	eef0 2a40 	vmov.f32	s5, s0
 8012396:	f507 60f3 	add.w	r0, r7, #1944	@ 0x798
 801239a:	ed9b 0a00 	vldr	s0, [fp]
 801239e:	f7fa ff21 	bl	800d1e4 <dataDerivative5>
 80123a2:	f9b7 3976 	ldrsh.w	r3, [r7, #2422]	@ 0x976
 80123a6:	ee07 3a90 	vmov	s15, r3
 80123aa:	3301      	adds	r3, #1
 80123ac:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80123b0:	ee07 3a90 	vmov	s15, r3
 80123b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80123b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80123bc:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80123c0:	f607 106c 	addw	r0, r7, #2412	@ 0x96c
 80123c4:	f607 1168 	addw	r1, r7, #2408	@ 0x968
 80123c8:	f507 6217 	add.w	r2, r7, #2416	@ 0x970
 80123cc:	b21b      	sxth	r3, r3
 80123ce:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80123d2:	ed90 7a00 	vldr	s14, [r0]
 80123d6:	ed91 5a00 	vldr	s10, [r1]
 80123da:	eef0 7a43 	vmov.f32	s15, s6
 80123de:	eee7 7a25 	vfma.f32	s15, s14, s11
 80123e2:	eeb0 7a62 	vmov.f32	s14, s5
 80123e6:	eea5 7a85 	vfma.f32	s14, s11, s10
 80123ea:	ed92 5a00 	vldr	s10, [r2]
 80123ee:	eef0 6a40 	vmov.f32	s13, s0
 80123f2:	eee5 6a85 	vfma.f32	s13, s11, s10
 80123f6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80123fa:	ee27 7a06 	vmul.f32	s14, s14, s12
 80123fe:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012402:	edc0 7a00 	vstr	s15, [r0]
 8012406:	ed81 7a00 	vstr	s14, [r1]
 801240a:	edc2 6a00 	vstr	s13, [r2]
 801240e:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 8012412:	f47c abd8 	bne.w	800ebc6 <iNemoEngine_API_Update+0x4e>
 8012416:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801241a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801241e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012422:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012426:	2300      	movs	r3, #0
 8012428:	ed87 7a07 	vstr	s14, [r7, #28]
 801242c:	edc7 6a08 	vstr	s13, [r7, #32]
 8012430:	edc7 7a06 	vstr	s15, [r7, #24]
 8012434:	6003      	str	r3, [r0, #0]
 8012436:	600b      	str	r3, [r1, #0]
 8012438:	6013      	str	r3, [r2, #0]
 801243a:	2300      	movs	r3, #0
 801243c:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 8012440:	f887 3978 	strb.w	r3, [r7, #2424]	@ 0x978
 8012444:	f7fc bbbf 	b.w	800ebc6 <iNemoEngine_API_Update+0x4e>
 8012448:	ed1f 9ab7 	vldr	s18, [pc, #-732]	@ 8012170 <iNemoEngine_API_Update+0x35f8>
 801244c:	f7fd b942 	b.w	800f6d4 <iNemoEngine_API_Update+0xb5c>
 8012450:	ed1f 8ab9 	vldr	s16, [pc, #-740]	@ 8012170 <iNemoEngine_API_Update+0x35f8>
 8012454:	f7fd b994 	b.w	800f780 <iNemoEngine_API_Update+0xc08>
 8012458:	9b03      	ldr	r3, [sp, #12]
 801245a:	9309      	str	r3, [sp, #36]	@ 0x24
 801245c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8012460:	939f      	str	r3, [sp, #636]	@ 0x27c
 8012462:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8012466:	93a0      	str	r3, [sp, #640]	@ 0x280
 8012468:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 801246c:	93a1      	str	r3, [sp, #644]	@ 0x284
 801246e:	2300      	movs	r3, #0
 8012470:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8012474:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012478:	f7fe bc68 	b.w	8010d4c <iNemoEngine_API_Update+0x21d4>
 801247c:	ed5f eac4 	vldr	s29, [pc, #-784]	@ 8012170 <iNemoEngine_API_Update+0x35f8>
 8012480:	f7fd b953 	b.w	800f72a <iNemoEngine_API_Update+0xbb2>
 8012484:	ed1f 9ac6 	vldr	s18, [pc, #-792]	@ 8012170 <iNemoEngine_API_Update+0x35f8>
 8012488:	f7fd b8bb 	b.w	800f602 <iNemoEngine_API_Update+0xa8a>
 801248c:	ed5f eac8 	vldr	s29, [pc, #-800]	@ 8012170 <iNemoEngine_API_Update+0x35f8>
 8012490:	f7fd b88c 	b.w	800f5ac <iNemoEngine_API_Update+0xa34>
 8012494:	ed1f 8aca 	vldr	s16, [pc, #-808]	@ 8012170 <iNemoEngine_API_Update+0x35f8>
 8012498:	f7fd b85d 	b.w	800f556 <iNemoEngine_API_Update+0x9de>
 801249c:	ed5f eacc 	vldr	s29, [pc, #-816]	@ 8012170 <iNemoEngine_API_Update+0x35f8>
 80124a0:	f7fc bff0 	b.w	800f484 <iNemoEngine_API_Update+0x90c>
 80124a4:	ed1f 8ace 	vldr	s16, [pc, #-824]	@ 8012170 <iNemoEngine_API_Update+0x35f8>
 80124a8:	f7fc bfc1 	b.w	800f42e <iNemoEngine_API_Update+0x8b6>
 80124ac:	ed1f 9ad0 	vldr	s18, [pc, #-832]	@ 8012170 <iNemoEngine_API_Update+0x35f8>
 80124b0:	f7fc bf92 	b.w	800f3d8 <iNemoEngine_API_Update+0x860>
 80124b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124b8:	f280 836c 	bge.w	8012b94 <iNemoEngine_API_Update+0x401c>
 80124bc:	ed97 3a31 	vldr	s6, [r7, #196]	@ 0xc4
 80124c0:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 80124c4:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80124c8:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80124cc:	ee78 3a63 	vsub.f32	s7, s16, s7
 80124d0:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80124d4:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 80124d8:	ee39 9a03 	vadd.f32	s18, s18, s6
 80124dc:	f7ff b82c 	b.w	8011538 <iNemoEngine_API_Update+0x29c0>
 80124e0:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 80124e4:	3301      	adds	r3, #1
 80124e6:	b29b      	uxth	r3, r3
 80124e8:	2a00      	cmp	r2, #0
 80124ea:	f040 85cf 	bne.w	801308c <iNemoEngine_API_Update+0x4514>
 80124ee:	eddf 7ae6 	vldr	s15, [pc, #920]	@ 8012888 <iNemoEngine_API_Update+0x3d10>
 80124f2:	eddf 6ae6 	vldr	s13, [pc, #920]	@ 801288c <iNemoEngine_API_Update+0x3d14>
 80124f6:	2b31      	cmp	r3, #49	@ 0x31
 80124f8:	bf98      	it	ls
 80124fa:	eef0 7a66 	vmovls.f32	s15, s13
 80124fe:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8012502:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8012506:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801250a:	f5b3 0f8c 	cmp.w	r3, #4587520	@ 0x460000
 801250e:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012512:	f000 85b1 	beq.w	8013078 <iNemoEngine_API_Update+0x4500>
 8012516:	f5b3 0fc8 	cmp.w	r3, #6553600	@ 0x640000
 801251a:	f47e adc9 	bne.w	80110b0 <iNemoEngine_API_Update+0x2538>
 801251e:	2301      	movs	r3, #1
 8012520:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
 8012524:	f507 63c3 	add.w	r3, r7, #1560	@ 0x618
 8012528:	edd3 5a00 	vldr	s11, [r3]
 801252c:	f507 63f1 	add.w	r3, r7, #1928	@ 0x788
 8012530:	ed93 7a00 	vldr	s14, [r3]
 8012534:	f207 6314 	addw	r3, r7, #1556	@ 0x614
 8012538:	ed93 5a00 	vldr	s10, [r3]
 801253c:	ee65 4aa5 	vmul.f32	s9, s11, s11
 8012540:	f207 7384 	addw	r3, r7, #1924	@ 0x784
 8012544:	eee5 4a05 	vfma.f32	s9, s10, s10
 8012548:	a84d      	add	r0, sp, #308	@ 0x134
 801254a:	462a      	mov	r2, r5
 801254c:	edd3 6a00 	vldr	s13, [r3]
 8012550:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 8012554:	edd3 7a00 	vldr	s15, [r3]
 8012558:	eee7 4aa7 	vfma.f32	s9, s15, s15
 801255c:	f207 738c 	addw	r3, r7, #1932	@ 0x78c
 8012560:	a947      	add	r1, sp, #284	@ 0x11c
 8012562:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 8012566:	eef1 3ae4 	vsqrt.f32	s7, s9
 801256a:	462e      	mov	r6, r5
 801256c:	4654      	mov	r4, sl
 801256e:	ee27 6a07 	vmul.f32	s12, s14, s14
 8012572:	eec4 4a23 	vdiv.f32	s9, s8, s7
 8012576:	eea6 6aa6 	vfma.f32	s12, s13, s13
 801257a:	ee67 7aa4 	vmul.f32	s15, s15, s9
 801257e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8012582:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8012586:	edd3 7a00 	vldr	s15, [r3]
 801258a:	edcd 5a48 	vstr	s11, [sp, #288]	@ 0x120
 801258e:	eea7 6aa7 	vfma.f32	s12, s15, s15
 8012592:	ee25 5a24 	vmul.f32	s10, s10, s9
 8012596:	eef1 5ac6 	vsqrt.f32	s11, s12
 801259a:	ed8d 5a47 	vstr	s10, [sp, #284]	@ 0x11c
 801259e:	ee84 6a25 	vdiv.f32	s12, s8, s11
 80125a2:	ee27 7a06 	vmul.f32	s14, s14, s12
 80125a6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80125aa:	ee66 6a86 	vmul.f32	s13, s13, s12
 80125ae:	ed8d 7a4e 	vstr	s14, [sp, #312]	@ 0x138
 80125b2:	edcd 7a4f 	vstr	s15, [sp, #316]	@ 0x13c
 80125b6:	edcd 6a4d 	vstr	s13, [sp, #308]	@ 0x134
 80125ba:	f7fa fef9 	bl	800d3b0 <getRotationMatrix>
 80125be:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80125c0:	46de      	mov	lr, fp
 80125c2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80125c6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80125c8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80125cc:	6836      	ldr	r6, [r6, #0]
 80125ce:	f8ce 6000 	str.w	r6, [lr]
 80125d2:	46dc      	mov	ip, fp
 80125d4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80125d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80125da:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80125de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80125e0:	ed9b 7a00 	vldr	s14, [fp]
 80125e4:	eddb 7a01 	vldr	s15, [fp, #4]
 80125e8:	6026      	str	r6, [r4, #0]
 80125ea:	eeb0 7ac7 	vabs.f32	s14, s14
 80125ee:	eef0 7ae7 	vabs.f32	s15, s15
 80125f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80125f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125fa:	f100 8574 	bmi.w	80130e6 <iNemoEngine_API_Update+0x456e>
 80125fe:	2304      	movs	r3, #4
 8012600:	2000      	movs	r0, #0
 8012602:	eef0 7a47 	vmov.f32	s15, s14
 8012606:	4699      	mov	r9, r3
 8012608:	2103      	movs	r1, #3
 801260a:	2606      	movs	r6, #6
 801260c:	f04f 0e07 	mov.w	lr, #7
 8012610:	461a      	mov	r2, r3
 8012612:	f04f 0c01 	mov.w	ip, #1
 8012616:	9004      	str	r0, [sp, #16]
 8012618:	ed9b 7a02 	vldr	s14, [fp, #8]
 801261c:	eeb0 7ac7 	vabs.f32	s14, s14
 8012620:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012628:	f300 854d 	bgt.w	80130c6 <iNemoEngine_API_Update+0x454e>
 801262c:	2305      	movs	r3, #5
 801262e:	2408      	movs	r4, #8
 8012630:	e9cd 3405 	strd	r3, r4, [sp, #20]
 8012634:	2302      	movs	r3, #2
 8012636:	464c      	mov	r4, r9
 8012638:	445c      	add	r4, fp
 801263a:	4458      	add	r0, fp
 801263c:	edd4 6a00 	vldr	s13, [r4]
 8012640:	ed90 7a00 	vldr	s14, [r0]
 8012644:	9804      	ldr	r0, [sp, #16]
 8012646:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801264a:	eb0a 0b8c 	add.w	fp, sl, ip, lsl #2
 801264e:	eb0a 0483 	add.w	r4, sl, r3, lsl #2
 8012652:	eb0a 0980 	add.w	r9, sl, r0, lsl #2
 8012656:	0080      	lsls	r0, r0, #2
 8012658:	9004      	str	r0, [sp, #16]
 801265a:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 801265e:	0089      	lsls	r1, r1, #2
 8012660:	9107      	str	r1, [sp, #28]
 8012662:	009b      	lsls	r3, r3, #2
 8012664:	edcb 7a00 	vstr	s15, [fp]
 8012668:	ed94 7a00 	vldr	s14, [r4]
 801266c:	edd9 7a00 	vldr	s15, [r9]
 8012670:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8012674:	ea4f 098e 	mov.w	r9, lr, lsl #2
 8012678:	edc4 6a00 	vstr	s13, [r4]
 801267c:	eb0a 0482 	add.w	r4, sl, r2, lsl #2
 8012680:	ed9b 6a00 	vldr	s12, [fp]
 8012684:	ed90 7a00 	vldr	s14, [r0]
 8012688:	edd4 7a00 	vldr	s15, [r4]
 801268c:	eee6 7a47 	vfms.f32	s15, s12, s14
 8012690:	edc4 7a00 	vstr	s15, [r4]
 8012694:	edd0 7a00 	vldr	s15, [r0]
 8012698:	9805      	ldr	r0, [sp, #20]
 801269a:	eb0a 0180 	add.w	r1, sl, r0, lsl #2
 801269e:	ed91 7a00 	vldr	s14, [r1]
 80126a2:	eea6 7ae7 	vfms.f32	s14, s13, s15
 80126a6:	ea4f 0b80 	mov.w	fp, r0, lsl #2
 80126aa:	00b0      	lsls	r0, r6, #2
 80126ac:	9005      	str	r0, [sp, #20]
 80126ae:	ed81 7a00 	vstr	s14, [r1]
 80126b2:	eb0a 008e 	add.w	r0, sl, lr, lsl #2
 80126b6:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 80126ba:	ed91 5a00 	vldr	s10, [r1]
 80126be:	edd0 7a00 	vldr	s15, [r0]
 80126c2:	9e06      	ldr	r6, [sp, #24]
 80126c4:	eee6 7a45 	vfms.f32	s15, s12, s10
 80126c8:	eef0 5ac7 	vabs.f32	s11, s14
 80126cc:	edc0 7a00 	vstr	s15, [r0]
 80126d0:	ed91 6a00 	vldr	s12, [r1]
 80126d4:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 80126d8:	edd1 7a00 	vldr	s15, [r1]
 80126dc:	eee6 7ac6 	vfms.f32	s15, s13, s12
 80126e0:	00b6      	lsls	r6, r6, #2
 80126e2:	edc1 7a00 	vstr	s15, [r1]
 80126e6:	edd4 6a00 	vldr	s13, [r4]
 80126ea:	eeb0 6ae6 	vabs.f32	s12, s13
 80126ee:	eef4 5ac6 	vcmpe.f32	s11, s12
 80126f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126f6:	ea4f 018c 	mov.w	r1, ip, lsl #2
 80126fa:	ea4f 0482 	mov.w	r4, r2, lsl #2
 80126fe:	f300 84cd 	bgt.w	801309c <iNemoEngine_API_Update+0x4524>
 8012702:	ed90 6a00 	vldr	s12, [r0]
 8012706:	9804      	ldr	r0, [sp, #16]
 8012708:	eec7 1a26 	vdiv.f32	s3, s14, s13
 801270c:	eb0a 020b 	add.w	r2, sl, fp
 8012710:	4456      	add	r6, sl
 8012712:	4454      	add	r4, sl
 8012714:	eb0a 0b09 	add.w	fp, sl, r9
 8012718:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 801271c:	eee1 7ac6 	vfms.f32	s15, s3, s12
 8012720:	edc2 1a00 	vstr	s3, [r2]
 8012724:	9a05      	ldr	r2, [sp, #20]
 8012726:	edc6 7a00 	vstr	s15, [r6]
 801272a:	4452      	add	r2, sl
 801272c:	ed92 3a00 	vldr	s6, [r2]
 8012730:	9a07      	ldr	r2, [sp, #28]
 8012732:	ed9b 2a00 	vldr	s4, [fp]
 8012736:	4452      	add	r2, sl
 8012738:	edd2 4a00 	vldr	s9, [r2]
 801273c:	9a03      	ldr	r2, [sp, #12]
 801273e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012740:	eb0a 0201 	add.w	r2, sl, r1
 8012744:	ed92 0a00 	vldr	s0, [r2]
 8012748:	eb0a 0203 	add.w	r2, sl, r3
 801274c:	edd2 2a00 	vldr	s5, [r2]
 8012750:	aa72      	add	r2, sp, #456	@ 0x1c8
 8012752:	ee80 1aa7 	vdiv.f32	s2, s1, s15
 8012756:	4402      	add	r2, r0
 8012758:	edd2 6a00 	vldr	s13, [r2]
 801275c:	edd4 7a00 	vldr	s15, [r4]
 8012760:	aa72      	add	r2, sp, #456	@ 0x1c8
 8012762:	440a      	add	r2, r1
 8012764:	eec0 3aa7 	vdiv.f32	s7, s1, s15
 8012768:	edd2 7a00 	vldr	s15, [r2]
 801276c:	aa72      	add	r2, sp, #456	@ 0x1c8
 801276e:	441a      	add	r2, r3
 8012770:	ed92 7a00 	vldr	s14, [r2]
 8012774:	eee0 7a66 	vfms.f32	s15, s0, s13
 8012778:	aa75      	add	r2, sp, #468	@ 0x1d4
 801277a:	4402      	add	r2, r0
 801277c:	eea2 7ae6 	vfms.f32	s14, s5, s13
 8012780:	eea1 7ae7 	vfms.f32	s14, s3, s15
 8012784:	ee21 7a07 	vmul.f32	s14, s2, s14
 8012788:	eee2 7a47 	vfms.f32	s15, s4, s14
 801278c:	eee3 6a47 	vfms.f32	s13, s6, s14
 8012790:	ee63 7aa7 	vmul.f32	s15, s7, s15
 8012794:	ed85 7a02 	vstr	s14, [r5, #8]
 8012798:	eee4 6ae7 	vfms.f32	s13, s9, s15
 801279c:	edc5 7a01 	vstr	s15, [r5, #4]
 80127a0:	eeb0 4a66 	vmov.f32	s8, s13
 80127a4:	edd2 6a00 	vldr	s13, [r2]
 80127a8:	aa75      	add	r2, sp, #468	@ 0x1d4
 80127aa:	440a      	add	r2, r1
 80127ac:	ed92 6a00 	vldr	s12, [r2]
 80127b0:	aa75      	add	r2, sp, #468	@ 0x1d4
 80127b2:	441a      	add	r2, r3
 80127b4:	edd2 5a00 	vldr	s11, [r2]
 80127b8:	aa78      	add	r2, sp, #480	@ 0x1e0
 80127ba:	4411      	add	r1, r2
 80127bc:	4413      	add	r3, r2
 80127be:	4402      	add	r2, r0
 80127c0:	ed92 5a00 	vldr	s10, [r2]
 80127c4:	edd1 7a00 	vldr	s15, [r1]
 80127c8:	ed93 7a00 	vldr	s14, [r3]
 80127cc:	eea0 6a66 	vfms.f32	s12, s0, s13
 80127d0:	eb0a 0300 	add.w	r3, sl, r0
 80127d4:	a95c      	add	r1, sp, #368	@ 0x170
 80127d6:	eee5 7a40 	vfms.f32	s15, s10, s0
 80127da:	4628      	mov	r0, r5
 80127dc:	eee2 5ae6 	vfms.f32	s11, s5, s13
 80127e0:	eea5 7a62 	vfms.f32	s14, s10, s5
 80127e4:	ed93 0a00 	vldr	s0, [r3]
 80127e8:	eee1 5ac6 	vfms.f32	s11, s3, s12
 80127ec:	2300      	movs	r3, #0
 80127ee:	eea1 7ae7 	vfms.f32	s14, s3, s15
 80127f2:	eec0 2a80 	vdiv.f32	s5, s1, s0
 80127f6:	ee27 7a01 	vmul.f32	s14, s14, s2
 80127fa:	ee61 5a25 	vmul.f32	s11, s2, s11
 80127fe:	eee7 7a42 	vfms.f32	s15, s14, s4
 8012802:	eea2 6a65 	vfms.f32	s12, s4, s11
 8012806:	eee3 6a65 	vfms.f32	s13, s6, s11
 801280a:	edc5 5a05 	vstr	s11, [r5, #20]
 801280e:	eef0 5a45 	vmov.f32	s11, s10
 8012812:	eee7 5a43 	vfms.f32	s11, s14, s6
 8012816:	ee67 7aa3 	vmul.f32	s15, s15, s7
 801281a:	ee23 6a86 	vmul.f32	s12, s7, s12
 801281e:	eee7 5ae4 	vfms.f32	s11, s15, s9
 8012822:	eee4 6ac6 	vfms.f32	s13, s9, s12
 8012826:	ee22 4a84 	vmul.f32	s8, s5, s8
 801282a:	ee62 6aa6 	vmul.f32	s13, s5, s13
 801282e:	ee62 2aa5 	vmul.f32	s5, s5, s11
 8012832:	edc5 6a03 	vstr	s13, [r5, #12]
 8012836:	ed85 7a08 	vstr	s14, [r5, #32]
 801283a:	edc5 7a07 	vstr	s15, [r5, #28]
 801283e:	ed85 4a00 	vstr	s8, [r5]
 8012842:	ed85 6a04 	vstr	s12, [r5, #16]
 8012846:	edc5 2a06 	vstr	s5, [r5, #24]
 801284a:	f7fa fd11 	bl	800d270 <b_dcm2q>
 801284e:	ed9d 7a5d 	vldr	s14, [sp, #372]	@ 0x174
 8012852:	eddd 7a5e 	vldr	s15, [sp, #376]	@ 0x178
 8012856:	eddd 6a5c 	vldr	s13, [sp, #368]	@ 0x170
 801285a:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 801285e:	ee37 7a07 	vadd.f32	s14, s14, s14
 8012862:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8012866:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801286a:	edcd 6a47 	vstr	s13, [sp, #284]	@ 0x11c
 801286e:	ed8d 7a48 	vstr	s14, [sp, #288]	@ 0x120
 8012872:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8012876:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 801287a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 801287e:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012882:	f7fe ba63 	b.w	8010d4c <iNemoEngine_API_Update+0x21d4>
 8012886:	bf00      	nop
 8012888:	3e4cccce 	.word	0x3e4cccce
 801288c:	3eaaaaab 	.word	0x3eaaaaab
 8012890:	a958      	add	r1, sp, #352	@ 0x160
 8012892:	a872      	add	r0, sp, #456	@ 0x1c8
 8012894:	edcd 5a18 	vstr	s11, [sp, #96]	@ 0x60
 8012898:	ed8d 0a08 	vstr	s0, [sp, #32]
 801289c:	edcd 6a07 	vstr	s13, [sp, #28]
 80128a0:	ed8d 7a06 	vstr	s14, [sp, #24]
 80128a4:	f7fa fce4 	bl	800d270 <b_dcm2q>
 80128a8:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 80128ac:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 80128b0:	edc7 7a72 	vstr	s15, [r7, #456]	@ 0x1c8
 80128b4:	edc7 9a73 	vstr	s19, [r7, #460]	@ 0x1cc
 80128b8:	4631      	mov	r1, r6
 80128ba:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80128be:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 80128c2:	f000 feb7 	bl	8013634 <memset>
 80128c6:	4ba0      	ldr	r3, [pc, #640]	@ (8012b48 <iNemoEngine_API_Update+0x3fd0>)
 80128c8:	703e      	strb	r6, [r7, #0]
 80128ca:	eef0 7a69 	vmov.f32	s15, s19
 80128ce:	ed9d ba58 	vldr	s22, [sp, #352]	@ 0x160
 80128d2:	eddd aa59 	vldr	s21, [sp, #356]	@ 0x164
 80128d6:	eddd 9a5a 	vldr	s19, [sp, #360]	@ 0x168
 80128da:	eddd ca5b 	vldr	s25, [sp, #364]	@ 0x16c
 80128de:	ed9d 5a22 	vldr	s10, [sp, #136]	@ 0x88
 80128e2:	eddd 5a18 	vldr	s11, [sp, #96]	@ 0x60
 80128e6:	ed9d 0a08 	vldr	s0, [sp, #32]
 80128ea:	eddd 6a07 	vldr	s13, [sp, #28]
 80128ee:	ed9d 7a06 	vldr	s14, [sp, #24]
 80128f2:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80128f6:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 80128fa:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 80128fe:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8012902:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8012906:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 801290a:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 801290e:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8012912:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8012916:	2601      	movs	r6, #1
 8012918:	f7fd bd29 	b.w	801036e <iNemoEngine_API_Update+0x17f6>
 801291c:	eddf 7a94 	vldr	s15, [pc, #592]	@ 8012b70 <iNemoEngine_API_Update+0x3ff8>
 8012920:	eeb4 eae7 	vcmpe.f32	s28, s15
 8012924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012928:	f53d aeb2 	bmi.w	8010690 <iNemoEngine_API_Update+0x1b18>
 801292c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801292e:	2b00      	cmp	r3, #0
 8012930:	f47d aeb7 	bne.w	80106a2 <iNemoEngine_API_Update+0x1b2a>
 8012934:	f7fd beac 	b.w	8010690 <iNemoEngine_API_Update+0x1b18>
 8012938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801293c:	d511      	bpl.n	8012962 <iNemoEngine_API_Update+0x3dea>
 801293e:	ed97 3a4d 	vldr	s6, [r7, #308]	@ 0x134
 8012942:	edd7 3a4f 	vldr	s7, [r7, #316]	@ 0x13c
 8012946:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801294a:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801294e:	ee78 5a65 	vsub.f32	s11, s16, s11
 8012952:	ee63 5aa5 	vmul.f32	s11, s7, s11
 8012956:	eec5 eaa7 	vdiv.f32	s29, s11, s15
 801295a:	ee7e ea83 	vadd.f32	s29, s29, s6
 801295e:	f7fd bb68 	b.w	8010032 <iNemoEngine_API_Update+0x14ba>
 8012962:	edd7 5a50 	vldr	s11, [r7, #320]	@ 0x140
 8012966:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801296a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801296e:	f140 834a 	bpl.w	8013006 <iNemoEngine_API_Update+0x448e>
 8012972:	ed97 3a4f 	vldr	s6, [r7, #316]	@ 0x13c
 8012976:	edd7 3a51 	vldr	s7, [r7, #324]	@ 0x144
 801297a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801297e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012982:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012986:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801298a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 801298e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012992:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 8012996:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801299a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801299e:	f6fd ab68 	blt.w	8010072 <iNemoEngine_API_Update+0x14fa>
 80129a2:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 80129a6:	eef4 5ac8 	vcmpe.f32	s11, s16
 80129aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129ae:	f340 8295 	ble.w	8012edc <iNemoEngine_API_Update+0x4364>
 80129b2:	ed97 3a53 	vldr	s6, [r7, #332]	@ 0x14c
 80129b6:	edd7 3a55 	vldr	s7, [r7, #340]	@ 0x154
 80129ba:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80129be:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80129c2:	ee78 7a67 	vsub.f32	s15, s16, s15
 80129c6:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80129ca:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80129ce:	ee7e ea83 	vadd.f32	s29, s29, s6
 80129d2:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 80129d6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80129da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129de:	f6fd ab68 	blt.w	80100b2 <iNemoEngine_API_Update+0x153a>
 80129e2:	edd7 5a58 	vldr	s11, [r7, #352]	@ 0x160
 80129e6:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80129ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129ee:	f140 8258 	bpl.w	8012ea2 <iNemoEngine_API_Update+0x432a>
 80129f2:	ed97 3a57 	vldr	s6, [r7, #348]	@ 0x15c
 80129f6:	edd7 3a59 	vldr	s7, [r7, #356]	@ 0x164
 80129fa:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80129fe:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012a02:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012a06:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012a0a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012a0e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012a12:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 8012a16:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a1e:	f6fd ab68 	blt.w	80100f2 <iNemoEngine_API_Update+0x157a>
 8012a22:	edd7 5a5c 	vldr	s11, [r7, #368]	@ 0x170
 8012a26:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a2e:	f140 825f 	bpl.w	8012ef0 <iNemoEngine_API_Update+0x4378>
 8012a32:	ed97 3a5b 	vldr	s6, [r7, #364]	@ 0x16c
 8012a36:	edd7 3a5d 	vldr	s7, [r7, #372]	@ 0x174
 8012a3a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012a3e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012a42:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012a46:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012a4a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012a4e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012a52:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 8012a56:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a5e:	f6fd ab68 	blt.w	8010132 <iNemoEngine_API_Update+0x15ba>
 8012a62:	edd7 5a60 	vldr	s11, [r7, #384]	@ 0x180
 8012a66:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a6e:	f140 82d6 	bpl.w	801301e <iNemoEngine_API_Update+0x44a6>
 8012a72:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 8012a76:	ed97 5a61 	vldr	s10, [r7, #388]	@ 0x184
 8012a7a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012a7e:	ee35 5a63 	vsub.f32	s10, s10, s7
 8012a82:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012a86:	ee25 5a27 	vmul.f32	s10, s10, s15
 8012a8a:	eec5 ea25 	vdiv.f32	s29, s10, s11
 8012a8e:	ee7e eaa3 	vadd.f32	s29, s29, s7
 8012a92:	f7fd bb65 	b.w	8010160 <iNemoEngine_API_Update+0x15e8>
 8012a96:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a9e:	f57e aef1 	bpl.w	8011884 <iNemoEngine_API_Update+0x2d0c>
 8012aa2:	ed9f 4a2a 	vldr	s8, [pc, #168]	@ 8012b4c <iNemoEngine_API_Update+0x3fd4>
 8012aa6:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012aae:	da03      	bge.n	8012ab8 <iNemoEngine_API_Update+0x3f40>
 8012ab0:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8012ab4:	f7fe bef8 	b.w	80118a8 <iNemoEngine_API_Update+0x2d30>
 8012ab8:	ed9f 4a25 	vldr	s8, [pc, #148]	@ 8012b50 <iNemoEngine_API_Update+0x3fd8>
 8012abc:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ac4:	f57e aef8 	bpl.w	80118b8 <iNemoEngine_API_Update+0x2d40>
 8012ac8:	ed9f 4a20 	vldr	s8, [pc, #128]	@ 8012b4c <iNemoEngine_API_Update+0x3fd4>
 8012acc:	ed9f 3a21 	vldr	s6, [pc, #132]	@ 8012b54 <iNemoEngine_API_Update+0x3fdc>
 8012ad0:	eddf 9a21 	vldr	s19, [pc, #132]	@ 8012b58 <iNemoEngine_API_Update+0x3fe0>
 8012ad4:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012ad8:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012adc:	ed9f 4a1f 	vldr	s8, [pc, #124]	@ 8012b5c <iNemoEngine_API_Update+0x3fe4>
 8012ae0:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ae8:	f6fe aef8 	blt.w	80118dc <iNemoEngine_API_Update+0x2d64>
 8012aec:	ed9f 4a1c 	vldr	s8, [pc, #112]	@ 8012b60 <iNemoEngine_API_Update+0x3fe8>
 8012af0:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012af8:	f57e aef8 	bpl.w	80118ec <iNemoEngine_API_Update+0x2d74>
 8012afc:	ed9f 4a17 	vldr	s8, [pc, #92]	@ 8012b5c <iNemoEngine_API_Update+0x3fe4>
 8012b00:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012b04:	eeb1 3a04 	vmov.f32	s6, #20	@ 0x40a00000  5.0
 8012b08:	eef7 9a08 	vmov.f32	s19, #120	@ 0x3fc00000  1.5
 8012b0c:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012b10:	ed9f 4a14 	vldr	s8, [pc, #80]	@ 8012b64 <iNemoEngine_API_Update+0x3fec>
 8012b14:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b1c:	f6fe aef8 	blt.w	8011910 <iNemoEngine_API_Update+0x2d98>
 8012b20:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8012b24:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b2c:	f57e aef7 	bpl.w	801191e <iNemoEngine_API_Update+0x2da6>
 8012b30:	ed9f 4a0c 	vldr	s8, [pc, #48]	@ 8012b64 <iNemoEngine_API_Update+0x3fec>
 8012b34:	ed9f 3a0c 	vldr	s6, [pc, #48]	@ 8012b68 <iNemoEngine_API_Update+0x3ff0>
 8012b38:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012b3c:	eef2 9a05 	vmov.f32	s19, #37	@ 0x41280000  10.5
 8012b40:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012b44:	f7fe bef5 	b.w	8011932 <iNemoEngine_API_Update+0x2dba>
 8012b48:	40a00000 	.word	0x40a00000
 8012b4c:	3c75c28f 	.word	0x3c75c28f
 8012b50:	3cf5c28f 	.word	0x3cf5c28f
 8012b54:	40d5555a 	.word	0x40d5555a
 8012b58:	3f866666 	.word	0x3f866666
 8012b5c:	3d4ccccd 	.word	0x3d4ccccd
 8012b60:	3dcccccd 	.word	0x3dcccccd
 8012b64:	3e4ccccd 	.word	0x3e4ccccd
 8012b68:	43055555 	.word	0x43055555
 8012b6c:	43c7ffff 	.word	0x43c7ffff
 8012b70:	3ecccccd 	.word	0x3ecccccd
 8012b74:	3e999998 	.word	0x3e999998
 8012b78:	3f99999a 	.word	0x3f99999a
 8012b7c:	42100000 	.word	0x42100000
 8012b80:	42c7ffff 	.word	0x42c7ffff
 8012b84:	3d088889 	.word	0x3d088889
 8012b88:	3d0d3dcb 	.word	0x3d0d3dcb
 8012b8c:	3e4cccd0 	.word	0x3e4cccd0
 8012b90:	3f8ccccd 	.word	0x3f8ccccd
 8012b94:	edd7 5a36 	vldr	s11, [r7, #216]	@ 0xd8
 8012b98:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ba0:	f140 8278 	bpl.w	8013094 <iNemoEngine_API_Update+0x451c>
 8012ba4:	ed97 3a35 	vldr	s6, [r7, #212]	@ 0xd4
 8012ba8:	edd7 3a37 	vldr	s7, [r7, #220]	@ 0xdc
 8012bac:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012bb0:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012bb4:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012bb8:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012bbc:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012bc0:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012bc4:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012bc8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bd0:	f6fe acd2 	blt.w	8011578 <iNemoEngine_API_Update+0x2a00>
 8012bd4:	edd7 5a3a 	vldr	s11, [r7, #232]	@ 0xe8
 8012bd8:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012be0:	f140 8178 	bpl.w	8012ed4 <iNemoEngine_API_Update+0x435c>
 8012be4:	ed97 3a39 	vldr	s6, [r7, #228]	@ 0xe4
 8012be8:	edd7 3a3b 	vldr	s7, [r7, #236]	@ 0xec
 8012bec:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012bf0:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012bf4:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012bf8:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012bfc:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012c00:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012c04:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8012c08:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c10:	f6fe acd2 	blt.w	80115b8 <iNemoEngine_API_Update+0x2a40>
 8012c14:	edd7 5a3e 	vldr	s11, [r7, #248]	@ 0xf8
 8012c18:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c20:	f140 8154 	bpl.w	8012ecc <iNemoEngine_API_Update+0x4354>
 8012c24:	ed97 3a3d 	vldr	s6, [r7, #244]	@ 0xf4
 8012c28:	edd7 3a3f 	vldr	s7, [r7, #252]	@ 0xfc
 8012c2c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012c30:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012c34:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012c38:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012c3c:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012c40:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012c44:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8012c48:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c50:	f6fe acd2 	blt.w	80115f8 <iNemoEngine_API_Update+0x2a80>
 8012c54:	edd7 5a42 	vldr	s11, [r7, #264]	@ 0x108
 8012c58:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c60:	f140 8130 	bpl.w	8012ec4 <iNemoEngine_API_Update+0x434c>
 8012c64:	ed97 3a41 	vldr	s6, [r7, #260]	@ 0x104
 8012c68:	edd7 3a43 	vldr	s7, [r7, #268]	@ 0x10c
 8012c6c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012c70:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012c74:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012c78:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012c7c:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012c80:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012c84:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 8012c88:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c90:	f6fe acd2 	blt.w	8011638 <iNemoEngine_API_Update+0x2ac0>
 8012c94:	edd7 5a46 	vldr	s11, [r7, #280]	@ 0x118
 8012c98:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ca0:	f140 8109 	bpl.w	8012eb6 <iNemoEngine_API_Update+0x433e>
 8012ca4:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8012ca8:	ed97 5a47 	vldr	s10, [r7, #284]	@ 0x11c
 8012cac:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012cb0:	ee35 5a63 	vsub.f32	s10, s10, s7
 8012cb4:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012cb8:	ee65 7a27 	vmul.f32	s15, s10, s15
 8012cbc:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8012cc0:	ee39 9a23 	vadd.f32	s18, s18, s7
 8012cc4:	f7fd b97f 	b.w	800ffc6 <iNemoEngine_API_Update+0x144e>
 8012cc8:	eeb0 ba6a 	vmov.f32	s22, s21
 8012ccc:	f7fc bac7 	b.w	800f25e <iNemoEngine_API_Update+0x6e6>
 8012cd0:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8012cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cd8:	dd45      	ble.n	8012d66 <iNemoEngine_API_Update+0x41ee>
 8012cda:	ed5f 7a5c 	vldr	s15, [pc, #-368]	@ 8012b6c <iNemoEngine_API_Update+0x3ff4>
 8012cde:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ce6:	f140 80d7 	bpl.w	8012e98 <iNemoEngine_API_Update+0x4320>
 8012cea:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012cee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cf6:	f140 80bc 	bpl.w	8012e72 <iNemoEngine_API_Update+0x42fa>
 8012cfa:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 8012cfe:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d06:	da33      	bge.n	8012d70 <iNemoEngine_API_Update+0x41f8>
 8012d08:	ed1f 6a60 	vldr	s12, [pc, #-384]	@ 8012b8c <iNemoEngine_API_Update+0x4014>
 8012d0c:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012d10:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8012d14:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012d18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d1c:	db39      	blt.n	8012d92 <iNemoEngine_API_Update+0x421a>
 8012d1e:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 8012b7c <iNemoEngine_API_Update+0x4004>
 8012d22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d2a:	d539      	bpl.n	8012da0 <iNemoEngine_API_Update+0x4228>
 8012d2c:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8012d30:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012d34:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8012d38:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8012d3c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012d40:	ed1f 6a71 	vldr	s12, [pc, #-452]	@ 8012b80 <iNemoEngine_API_Update+0x4008>
 8012d44:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d4c:	db09      	blt.n	8012d62 <iNemoEngine_API_Update+0x41ea>
 8012d4e:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8012d52:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012d56:	ed1f 6a7a 	vldr	s12, [pc, #-488]	@ 8012b70 <iNemoEngine_API_Update+0x3ff8>
 8012d5a:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8012d5e:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012d62:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012d66:	2300      	movs	r3, #0
 8012d68:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8012d6c:	f7fe b9a0 	b.w	80110b0 <iNemoEngine_API_Update+0x2538>
 8012d70:	eef3 7a00 	vmov.f32	s15, #48	@ 0x41800000  16.0
 8012d74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d7c:	d5cf      	bpl.n	8012d1e <iNemoEngine_API_Update+0x41a6>
 8012d7e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8012d82:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012d86:	ed5f 5a85 	vldr	s11, [pc, #-532]	@ 8012b74 <iNemoEngine_API_Update+0x3ffc>
 8012d8a:	ed5f 7a85 	vldr	s15, [pc, #-532]	@ 8012b78 <iNemoEngine_API_Update+0x4000>
 8012d8e:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012d92:	ed1f 6a86 	vldr	s12, [pc, #-536]	@ 8012b7c <iNemoEngine_API_Update+0x4004>
 8012d96:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d9e:	dbcf      	blt.n	8012d40 <iNemoEngine_API_Update+0x41c8>
 8012da0:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8012b80 <iNemoEngine_API_Update+0x4008>
 8012da4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dac:	d5cf      	bpl.n	8012d4e <iNemoEngine_API_Update+0x41d6>
 8012dae:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8012db2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012db6:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012dba:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8012dbe:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012dc2:	e7ce      	b.n	8012d62 <iNemoEngine_API_Update+0x41ea>
 8012dc4:	ed1f 4a91 	vldr	s8, [pc, #-580]	@ 8012b84 <iNemoEngine_API_Update+0x400c>
 8012dc8:	ed5f 5a91 	vldr	s11, [pc, #-580]	@ 8012b88 <iNemoEngine_API_Update+0x4010>
 8012dcc:	ac4d      	add	r4, sp, #308	@ 0x134
 8012dce:	f04f 31ff 	mov.w	r1, #4294967295
 8012dd2:	edd0 7a7c 	vldr	s15, [r0, #496]	@ 0x1f0
 8012dd6:	f5a0 73ae 	sub.w	r3, r0, #348	@ 0x15c
 8012dda:	3101      	adds	r1, #1
 8012ddc:	eeb0 7a67 	vmov.f32	s14, s15
 8012de0:	461a      	mov	r2, r3
 8012de2:	ed92 6ad6 	vldr	s12, [r2, #856]	@ 0x358
 8012de6:	320c      	adds	r2, #12
 8012de8:	4290      	cmp	r0, r2
 8012dea:	ee37 7a06 	vadd.f32	s14, s14, s12
 8012dee:	d1f8      	bne.n	8012de2 <iNemoEngine_API_Update+0x426a>
 8012df0:	ee27 7a04 	vmul.f32	s14, s14, s8
 8012df4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012df8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012dfc:	ed93 6ad6 	vldr	s12, [r3, #856]	@ 0x358
 8012e00:	330c      	adds	r3, #12
 8012e02:	ee36 6a47 	vsub.f32	s12, s12, s14
 8012e06:	4298      	cmp	r0, r3
 8012e08:	eee6 7a06 	vfma.f32	s15, s12, s12
 8012e0c:	d1f6      	bne.n	8012dfc <iNemoEngine_API_Update+0x4284>
 8012e0e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8012e12:	2902      	cmp	r1, #2
 8012e14:	f100 0004 	add.w	r0, r0, #4
 8012e18:	ece4 7a01 	vstmia	r4!, {s15}
 8012e1c:	d1d9      	bne.n	8012dd2 <iNemoEngine_API_Update+0x425a>
 8012e1e:	ed9d 6a4d 	vldr	s12, [sp, #308]	@ 0x134
 8012e22:	eddd 7a4e 	vldr	s15, [sp, #312]	@ 0x138
 8012e26:	ed9d 7a4f 	vldr	s14, [sp, #316]	@ 0x13c
 8012e2a:	eef1 3ac6 	vsqrt.f32	s7, s12
 8012e2e:	eeb1 4ae7 	vsqrt.f32	s8, s15
 8012e32:	eef1 5ac7 	vsqrt.f32	s11, s14
 8012e36:	ee77 7a86 	vadd.f32	s15, s15, s12
 8012e3a:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8012e3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012e42:	edcd 3a4d 	vstr	s7, [sp, #308]	@ 0x134
 8012e46:	eef4 7ac6 	vcmpe.f32	s15, s12
 8012e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e4e:	ed8d 4a4e 	vstr	s8, [sp, #312]	@ 0x138
 8012e52:	edcd 5a4f 	vstr	s11, [sp, #316]	@ 0x13c
 8012e56:	f57e a98e 	bpl.w	8011176 <iNemoEngine_API_Update+0x25fe>
 8012e5a:	2300      	movs	r3, #0
 8012e5c:	edcd 4a9f 	vstr	s9, [sp, #636]	@ 0x27c
 8012e60:	ed8d 5aa0 	vstr	s10, [sp, #640]	@ 0x280
 8012e64:	edcd 6aa1 	vstr	s13, [sp, #644]	@ 0x284
 8012e68:	707b      	strb	r3, [r7, #1]
 8012e6a:	9b03      	ldr	r3, [sp, #12]
 8012e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e6e:	f7fd bf6d 	b.w	8010d4c <iNemoEngine_API_Update+0x21d4>
 8012e72:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 8012e76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e7e:	f57f af77 	bpl.w	8012d70 <iNemoEngine_API_Update+0x41f8>
 8012e82:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012e86:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012e8a:	ed5f 5ac0 	vldr	s11, [pc, #-768]	@ 8012b8c <iNemoEngine_API_Update+0x4014>
 8012e8e:	ed5f 7ac0 	vldr	s15, [pc, #-768]	@ 8012b90 <iNemoEngine_API_Update+0x4018>
 8012e92:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012e96:	e73b      	b.n	8012d10 <iNemoEngine_API_Update+0x4198>
 8012e98:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8012e9c:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012ea0:	e761      	b.n	8012d66 <iNemoEngine_API_Update+0x41ee>
 8012ea2:	eef0 7a65 	vmov.f32	s15, s11
 8012ea6:	f7fd b90c 	b.w	80100c2 <iNemoEngine_API_Update+0x154a>
 8012eaa:	eef0 7a65 	vmov.f32	s15, s11
 8012eae:	e6d1      	b.n	8012c54 <iNemoEngine_API_Update+0x40dc>
 8012eb0:	eef0 7a65 	vmov.f32	s15, s11
 8012eb4:	e6ae      	b.n	8012c14 <iNemoEngine_API_Update+0x409c>
 8012eb6:	eef0 7a65 	vmov.f32	s15, s11
 8012eba:	f7fe bbc5 	b.w	8011648 <iNemoEngine_API_Update+0x2ad0>
 8012ebe:	eef0 7a65 	vmov.f32	s15, s11
 8012ec2:	e687      	b.n	8012bd4 <iNemoEngine_API_Update+0x405c>
 8012ec4:	eef0 7a65 	vmov.f32	s15, s11
 8012ec8:	f7fe bb9e 	b.w	8011608 <iNemoEngine_API_Update+0x2a90>
 8012ecc:	eef0 7a65 	vmov.f32	s15, s11
 8012ed0:	f7fe bb7a 	b.w	80115c8 <iNemoEngine_API_Update+0x2a50>
 8012ed4:	eef0 7a65 	vmov.f32	s15, s11
 8012ed8:	f7fe bb56 	b.w	8011588 <iNemoEngine_API_Update+0x2a10>
 8012edc:	eef0 7a65 	vmov.f32	s15, s11
 8012ee0:	f7fd b8cf 	b.w	8010082 <iNemoEngine_API_Update+0x150a>
 8012ee4:	eef0 7a65 	vmov.f32	s15, s11
 8012ee8:	e59b      	b.n	8012a22 <iNemoEngine_API_Update+0x3eaa>
 8012eea:	eef0 7a65 	vmov.f32	s15, s11
 8012eee:	e5b8      	b.n	8012a62 <iNemoEngine_API_Update+0x3eea>
 8012ef0:	eef0 7a65 	vmov.f32	s15, s11
 8012ef4:	f7fd b905 	b.w	8010102 <iNemoEngine_API_Update+0x158a>
 8012ef8:	eef0 aa69 	vmov.f32	s21, s19
 8012efc:	eeb0 ba69 	vmov.f32	s22, s19
 8012f00:	f7fc b9ad 	b.w	800f25e <iNemoEngine_API_Update+0x6e6>
 8012f04:	2a00      	cmp	r2, #0
 8012f06:	f73e a94d 	bgt.w	80111a4 <iNemoEngine_API_Update+0x262c>
 8012f0a:	ed9d 5a8d 	vldr	s10, [sp, #564]	@ 0x234
 8012f0e:	ed9d 6a8e 	vldr	s12, [sp, #568]	@ 0x238
 8012f12:	eddd 7a8f 	vldr	s15, [sp, #572]	@ 0x23c
 8012f16:	eef1 5a00 	vmov.f32	s11, #16	@ 0x40800000  4.0
 8012f1a:	ee25 5a25 	vmul.f32	s10, s10, s11
 8012f1e:	ee26 6a25 	vmul.f32	s12, s12, s11
 8012f22:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8012f26:	ed8d 5a8d 	vstr	s10, [sp, #564]	@ 0x234
 8012f2a:	ed8d 6a8e 	vstr	s12, [sp, #568]	@ 0x238
 8012f2e:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 8012f32:	f7fd bbfa 	b.w	801072a <iNemoEngine_API_Update+0x1bb2>
 8012f36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012f38:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8012f3c:	2a01      	cmp	r2, #1
 8012f3e:	d002      	beq.n	8012f46 <iNemoEngine_API_Update+0x43ce>
 8012f40:	2301      	movs	r3, #1
 8012f42:	f7fe b84a 	b.w	8010fda <iNemoEngine_API_Update+0x2462>
 8012f46:	2b0a      	cmp	r3, #10
 8012f48:	d01b      	beq.n	8012f82 <iNemoEngine_API_Update+0x440a>
 8012f4a:	eddf 7a6f 	vldr	s15, [pc, #444]	@ 8013108 <iNemoEngine_API_Update+0x4590>
 8012f4e:	3301      	adds	r3, #1
 8012f50:	eef4 9ae7 	vcmpe.f32	s19, s15
 8012f54:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8012f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f5c:	f04f 0300 	mov.w	r3, #0
 8012f60:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012f64:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012f68:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012f6c:	da32      	bge.n	8012fd4 <iNemoEngine_API_Update+0x445c>
 8012f6e:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8012f72:	2b31      	cmp	r3, #49	@ 0x31
 8012f74:	f63e a942 	bhi.w	80111fc <iNemoEngine_API_Update+0x2684>
 8012f78:	3301      	adds	r3, #1
 8012f7a:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012f7e:	f7fe b93d 	b.w	80111fc <iNemoEngine_API_Update+0x2684>
 8012f82:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8012f86:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8012f8a:	f88d 2118 	strb.w	r2, [sp, #280]	@ 0x118
 8012f8e:	3301      	adds	r3, #1
 8012f90:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012f94:	787b      	ldrb	r3, [r7, #1]
 8012f96:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 8012f9a:	f240 1201 	movw	r2, #257	@ 0x101
 8012f9e:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 8012fa2:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 8012fa6:	f8ad 2116 	strh.w	r2, [sp, #278]	@ 0x116
 8012faa:	b13b      	cbz	r3, 8012fbc <iNemoEngine_API_Update+0x4444>
 8012fac:	2300      	movs	r3, #0
 8012fae:	edc7 fa6f 	vstr	s31, [r7, #444]	@ 0x1bc
 8012fb2:	ed87 fa70 	vstr	s30, [r7, #448]	@ 0x1c0
 8012fb6:	edc7 7a71 	vstr	s15, [r7, #452]	@ 0x1c4
 8012fba:	707b      	strb	r3, [r7, #1]
 8012fbc:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8013108 <iNemoEngine_API_Update+0x4590>
 8012fc0:	eef4 9ae7 	vcmpe.f32	s19, s15
 8012fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fc8:	db08      	blt.n	8012fdc <iNemoEngine_API_Update+0x4464>
 8012fca:	2300      	movs	r3, #0
 8012fcc:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012fd0:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012fd4:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012fd8:	f7fe b910 	b.w	80111fc <iNemoEngine_API_Update+0x2684>
 8012fdc:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8012fe0:	2b31      	cmp	r3, #49	@ 0x31
 8012fe2:	f63e a90b 	bhi.w	80111fc <iNemoEngine_API_Update+0x2684>
 8012fe6:	3301      	adds	r3, #1
 8012fe8:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012fec:	2300      	movs	r3, #0
 8012fee:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012ff2:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012ff6:	f7fe b901 	b.w	80111fc <iNemoEngine_API_Update+0x2684>
 8012ffa:	eef0 7a65 	vmov.f32	s15, s11
 8012ffe:	e649      	b.n	8012c94 <iNemoEngine_API_Update+0x411c>
 8013000:	eef0 7a65 	vmov.f32	s15, s11
 8013004:	e4cd      	b.n	80129a2 <iNemoEngine_API_Update+0x3e2a>
 8013006:	eef0 7a65 	vmov.f32	s15, s11
 801300a:	f7fd b81a 	b.w	8010042 <iNemoEngine_API_Update+0x14ca>
 801300e:	eef0 7a65 	vmov.f32	s15, s11
 8013012:	e4e6      	b.n	80129e2 <iNemoEngine_API_Update+0x3e6a>
 8013014:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 8013018:	930e      	str	r3, [sp, #56]	@ 0x38
 801301a:	f7fc b8ba 	b.w	800f192 <iNemoEngine_API_Update+0x61a>
 801301e:	eef0 7a65 	vmov.f32	s15, s11
 8013022:	f7fd b88d 	b.w	8010140 <iNemoEngine_API_Update+0x15c8>
 8013026:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 801302a:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 801302e:	2b27      	cmp	r3, #39	@ 0x27
 8013030:	f8b7 31a8 	ldrh.w	r3, [r7, #424]	@ 0x1a8
 8013034:	f103 0301 	add.w	r3, r3, #1
 8013038:	bf98      	it	ls
 801303a:	eef0 fa64 	vmovls.f32	s31, s9
 801303e:	bf98      	it	ls
 8013040:	eeb0 fa45 	vmovls.f32	s30, s10
 8013044:	bf98      	it	ls
 8013046:	eef0 7a66 	vmovls.f32	s15, s13
 801304a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801304e:	f04f 0201 	mov.w	r2, #1
 8013052:	bf14      	ite	ne
 8013054:	b29b      	uxthne	r3, r3
 8013056:	f64f 73ff 	movweq	r3, #65535	@ 0xffff
 801305a:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 801305e:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 8013062:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 8013066:	f887 21a3 	strb.w	r2, [r7, #419]	@ 0x1a3
 801306a:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8
 801306e:	e6fc      	b.n	8012e6a <iNemoEngine_API_Update+0x42f2>
 8013070:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 8013074:	f7fe bdce 	b.w	8011c14 <iNemoEngine_API_Update+0x309c>
 8013078:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 801307c:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8013080:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8013084:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8013088:	f7fe b812 	b.w	80110b0 <iNemoEngine_API_Update+0x2538>
 801308c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013090:	f7ff ba35 	b.w	80124fe <iNemoEngine_API_Update+0x3986>
 8013094:	eef0 7a65 	vmov.f32	s15, s11
 8013098:	f7fe ba56 	b.w	8011548 <iNemoEngine_API_Update+0x29d0>
 801309c:	eef0 5a47 	vmov.f32	s11, s14
 80130a0:	eeb0 6a67 	vmov.f32	s12, s15
 80130a4:	eeb0 7a66 	vmov.f32	s14, s13
 80130a8:	4619      	mov	r1, r3
 80130aa:	465c      	mov	r4, fp
 80130ac:	46b1      	mov	r9, r6
 80130ae:	edd0 7a00 	vldr	s15, [r0]
 80130b2:	eef0 6a65 	vmov.f32	s13, s11
 80130b6:	ea4f 038c 	mov.w	r3, ip, lsl #2
 80130ba:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 80130be:	ea4f 068e 	mov.w	r6, lr, lsl #2
 80130c2:	f7ff bb20 	b.w	8012706 <iNemoEngine_API_Update+0x3b8e>
 80130c6:	2306      	movs	r3, #6
 80130c8:	2608      	movs	r6, #8
 80130ca:	2204      	movs	r2, #4
 80130cc:	2402      	movs	r4, #2
 80130ce:	9306      	str	r3, [sp, #24]
 80130d0:	f04f 0e07 	mov.w	lr, #7
 80130d4:	2105      	movs	r1, #5
 80130d6:	4630      	mov	r0, r6
 80130d8:	4691      	mov	r9, r2
 80130da:	2300      	movs	r3, #0
 80130dc:	f04f 0c01 	mov.w	ip, #1
 80130e0:	9404      	str	r4, [sp, #16]
 80130e2:	f7ff baa8 	b.w	8012636 <iNemoEngine_API_Update+0x3abe>
 80130e6:	2104      	movs	r1, #4
 80130e8:	2301      	movs	r3, #1
 80130ea:	2203      	movs	r2, #3
 80130ec:	2607      	movs	r6, #7
 80130ee:	f04f 0e06 	mov.w	lr, #6
 80130f2:	4608      	mov	r0, r1
 80130f4:	f04f 0c00 	mov.w	ip, #0
 80130f8:	9304      	str	r3, [sp, #16]
 80130fa:	f7ff ba8d 	b.w	8012618 <iNemoEngine_API_Update+0x3aa0>
 80130fe:	eddf 9a03 	vldr	s19, [pc, #12]	@ 801310c <iNemoEngine_API_Update+0x4594>
 8013102:	f7fb be94 	b.w	800ee2e <iNemoEngine_API_Update+0x2b6>
 8013106:	bf00      	nop
 8013108:	42480000 	.word	0x42480000
 801310c:	00000000 	.word	0x00000000

08013110 <MotionFX_GetStateSize>:
 8013110:	f44f 6018 	mov.w	r0, #2432	@ 0x980
 8013114:	4770      	bx	lr
 8013116:	bf00      	nop

08013118 <MotionFX_initialize>:
 8013118:	4a4b      	ldr	r2, [pc, #300]	@ (8013248 <MotionFX_initialize+0x130>)
 801311a:	6813      	ldr	r3, [r2, #0]
 801311c:	f04f 2ce0 	mov.w	ip, #3758153728	@ 0xe000e000
 8013120:	f023 0301 	bic.w	r3, r3, #1
 8013124:	b530      	push	{r4, r5, lr}
 8013126:	6013      	str	r3, [r2, #0]
 8013128:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 801312c:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 8013130:	400b      	ands	r3, r1
 8013132:	f24c 2240 	movw	r2, #49728	@ 0xc240
 8013136:	4293      	cmp	r3, r2
 8013138:	b085      	sub	sp, #20
 801313a:	4604      	mov	r4, r0
 801313c:	d013      	beq.n	8013166 <MotionFX_initialize+0x4e>
 801313e:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 8013142:	f24c 2270 	movw	r2, #49776	@ 0xc270
 8013146:	400b      	ands	r3, r1
 8013148:	4293      	cmp	r3, r2
 801314a:	d00c      	beq.n	8013166 <MotionFX_initialize+0x4e>
 801314c:	4a3f      	ldr	r2, [pc, #252]	@ (801324c <MotionFX_initialize+0x134>)
 801314e:	2301      	movs	r3, #1
 8013150:	6093      	str	r3, [r2, #8]
 8013152:	6893      	ldr	r3, [r2, #8]
 8013154:	2b00      	cmp	r3, #0
 8013156:	d1fc      	bne.n	8013152 <MotionFX_initialize+0x3a>
 8013158:	4b3d      	ldr	r3, [pc, #244]	@ (8013250 <MotionFX_initialize+0x138>)
 801315a:	6013      	str	r3, [r2, #0]
 801315c:	6812      	ldr	r2, [r2, #0]
 801315e:	4b3d      	ldr	r3, [pc, #244]	@ (8013254 <MotionFX_initialize+0x13c>)
 8013160:	429a      	cmp	r2, r3
 8013162:	d02c      	beq.n	80131be <MotionFX_initialize+0xa6>
 8013164:	e7fe      	b.n	8013164 <MotionFX_initialize+0x4c>
 8013166:	4b3c      	ldr	r3, [pc, #240]	@ (8013258 <MotionFX_initialize+0x140>)
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	2b00      	cmp	r3, #0
 801316c:	d1ee      	bne.n	801314c <MotionFX_initialize+0x34>
 801316e:	4a3b      	ldr	r2, [pc, #236]	@ (801325c <MotionFX_initialize+0x144>)
 8013170:	6813      	ldr	r3, [r2, #0]
 8013172:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013176:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 801317a:	d054      	beq.n	8013226 <MotionFX_initialize+0x10e>
 801317c:	6813      	ldr	r3, [r2, #0]
 801317e:	f240 4183 	movw	r1, #1155	@ 0x483
 8013182:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013186:	428b      	cmp	r3, r1
 8013188:	d04d      	beq.n	8013226 <MotionFX_initialize+0x10e>
 801318a:	6813      	ldr	r3, [r2, #0]
 801318c:	f240 4285 	movw	r2, #1157	@ 0x485
 8013190:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013194:	4293      	cmp	r3, r2
 8013196:	d046      	beq.n	8013226 <MotionFX_initialize+0x10e>
 8013198:	4b31      	ldr	r3, [pc, #196]	@ (8013260 <MotionFX_initialize+0x148>)
 801319a:	681b      	ldr	r3, [r3, #0]
 801319c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80131a0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80131a4:	d1d2      	bne.n	801314c <MotionFX_initialize+0x34>
 80131a6:	4a2f      	ldr	r2, [pc, #188]	@ (8013264 <MotionFX_initialize+0x14c>)
 80131a8:	2301      	movs	r3, #1
 80131aa:	6093      	str	r3, [r2, #8]
 80131ac:	6893      	ldr	r3, [r2, #8]
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	d1fc      	bne.n	80131ac <MotionFX_initialize+0x94>
 80131b2:	4b27      	ldr	r3, [pc, #156]	@ (8013250 <MotionFX_initialize+0x138>)
 80131b4:	6013      	str	r3, [r2, #0]
 80131b6:	6812      	ldr	r2, [r2, #0]
 80131b8:	4b26      	ldr	r3, [pc, #152]	@ (8013254 <MotionFX_initialize+0x13c>)
 80131ba:	429a      	cmp	r2, r3
 80131bc:	d1d2      	bne.n	8013164 <MotionFX_initialize+0x4c>
 80131be:	4b2a      	ldr	r3, [pc, #168]	@ (8013268 <MotionFX_initialize+0x150>)
 80131c0:	4a2a      	ldr	r2, [pc, #168]	@ (801326c <MotionFX_initialize+0x154>)
 80131c2:	9303      	str	r3, [sp, #12]
 80131c4:	2501      	movs	r5, #1
 80131c6:	4620      	mov	r0, r4
 80131c8:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80131cc:	f882 53c4 	strb.w	r5, [r2, #964]	@ 0x3c4
 80131d0:	f7fb f9e8 	bl	800e5a4 <MFX_emptyAttitude>
 80131d4:	a901      	add	r1, sp, #4
 80131d6:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 80131da:	f7f9 ff45 	bl	800d068 <updateOrientation>
 80131de:	a903      	add	r1, sp, #12
 80131e0:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 80131e4:	f7f9 ff40 	bl	800d068 <updateOrientation>
 80131e8:	a902      	add	r1, sp, #8
 80131ea:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 80131ee:	f7f9 ff3b 	bl	800d068 <updateOrientation>
 80131f2:	4b1f      	ldr	r3, [pc, #124]	@ (8013270 <MotionFX_initialize+0x158>)
 80131f4:	491f      	ldr	r1, [pc, #124]	@ (8013274 <MotionFX_initialize+0x15c>)
 80131f6:	61a3      	str	r3, [r4, #24]
 80131f8:	4b1f      	ldr	r3, [pc, #124]	@ (8013278 <MotionFX_initialize+0x160>)
 80131fa:	4a20      	ldr	r2, [pc, #128]	@ (801327c <MotionFX_initialize+0x164>)
 80131fc:	62a1      	str	r1, [r4, #40]	@ 0x28
 80131fe:	6223      	str	r3, [r4, #32]
 8013200:	491f      	ldr	r1, [pc, #124]	@ (8013280 <MotionFX_initialize+0x168>)
 8013202:	61e2      	str	r2, [r4, #28]
 8013204:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013208:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 801320c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8013210:	8723      	strh	r3, [r4, #56]	@ 0x38
 8013212:	f240 1301 	movw	r3, #257	@ 0x101
 8013216:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8013218:	6361      	str	r1, [r4, #52]	@ 0x34
 801321a:	80a2      	strh	r2, [r4, #4]
 801321c:	f8a4 300d 	strh.w	r3, [r4, #13]
 8013220:	73e5      	strb	r5, [r4, #15]
 8013222:	b005      	add	sp, #20
 8013224:	bd30      	pop	{r4, r5, pc}
 8013226:	4a17      	ldr	r2, [pc, #92]	@ (8013284 <MotionFX_initialize+0x16c>)
 8013228:	2301      	movs	r3, #1
 801322a:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 801322e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8013232:	2b00      	cmp	r3, #0
 8013234:	d1fb      	bne.n	801322e <MotionFX_initialize+0x116>
 8013236:	4b06      	ldr	r3, [pc, #24]	@ (8013250 <MotionFX_initialize+0x138>)
 8013238:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 801323c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8013240:	4b04      	ldr	r3, [pc, #16]	@ (8013254 <MotionFX_initialize+0x13c>)
 8013242:	429a      	cmp	r2, r3
 8013244:	d0bb      	beq.n	80131be <MotionFX_initialize+0xa6>
 8013246:	e78d      	b.n	8013164 <MotionFX_initialize+0x4c>
 8013248:	e0002000 	.word	0xe0002000
 801324c:	40023000 	.word	0x40023000
 8013250:	f407a5c2 	.word	0xf407a5c2
 8013254:	b5e8b5cd 	.word	0xb5e8b5cd
 8013258:	e0042000 	.word	0xe0042000
 801325c:	5c001000 	.word	0x5c001000
 8013260:	50081000 	.word	0x50081000
 8013264:	4c004000 	.word	0x4c004000
 8013268:	00756e65 	.word	0x00756e65
 801326c:	20000184 	.word	0x20000184
 8013270:	3a51b717 	.word	0x3a51b717
 8013274:	3f666666 	.word	0x3f666666
 8013278:	3b378034 	.word	0x3b378034
 801327c:	3a378034 	.word	0x3a378034
 8013280:	3f2ac083 	.word	0x3f2ac083
 8013284:	58024000 	.word	0x58024000

08013288 <MotionFX_setKnobs>:
 8013288:	4b24      	ldr	r3, [pc, #144]	@ (801331c <MotionFX_setKnobs+0x94>)
 801328a:	f893 23c4 	ldrb.w	r2, [r3, #964]	@ 0x3c4
 801328e:	b902      	cbnz	r2, 8013292 <MotionFX_setKnobs+0xa>
 8013290:	4770      	bx	lr
 8013292:	460b      	mov	r3, r1
 8013294:	2900      	cmp	r1, #0
 8013296:	d0fb      	beq.n	8013290 <MotionFX_setKnobs+0x8>
 8013298:	b510      	push	{r4, lr}
 801329a:	4604      	mov	r4, r0
 801329c:	689a      	ldr	r2, [r3, #8]
 801329e:	6808      	ldr	r0, [r1, #0]
 80132a0:	6849      	ldr	r1, [r1, #4]
 80132a2:	62e1      	str	r1, [r4, #44]	@ 0x2c
 80132a4:	62a0      	str	r0, [r4, #40]	@ 0x28
 80132a6:	6362      	str	r2, [r4, #52]	@ 0x34
 80132a8:	7b1a      	ldrb	r2, [r3, #12]
 80132aa:	7162      	strb	r2, [r4, #5]
 80132ac:	6918      	ldr	r0, [r3, #16]
 80132ae:	6959      	ldr	r1, [r3, #20]
 80132b0:	699a      	ldr	r2, [r3, #24]
 80132b2:	6222      	str	r2, [r4, #32]
 80132b4:	61a0      	str	r0, [r4, #24]
 80132b6:	61e1      	str	r1, [r4, #28]
 80132b8:	7f1a      	ldrb	r2, [r3, #28]
 80132ba:	7122      	strb	r2, [r4, #4]
 80132bc:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80132c0:	f884 2038 	strb.w	r2, [r4, #56]	@ 0x38
 80132c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132c6:	f884 2978 	strb.w	r2, [r4, #2424]	@ 0x978
 80132ca:	b084      	sub	sp, #16
 80132cc:	f8b3 101d 	ldrh.w	r1, [r3, #29]
 80132d0:	7fda      	ldrb	r2, [r3, #31]
 80132d2:	f88d 2006 	strb.w	r2, [sp, #6]
 80132d6:	f8ad 1004 	strh.w	r1, [sp, #4]
 80132da:	f8b3 2021 	ldrh.w	r2, [r3, #33]	@ 0x21
 80132de:	f8ad 2008 	strh.w	r2, [sp, #8]
 80132e2:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80132e6:	f88d 200a 	strb.w	r2, [sp, #10]
 80132ea:	f8b3 2025 	ldrh.w	r2, [r3, #37]	@ 0x25
 80132ee:	f8ad 200c 	strh.w	r2, [sp, #12]
 80132f2:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80132f6:	f88d 300e 	strb.w	r3, [sp, #14]
 80132fa:	a901      	add	r1, sp, #4
 80132fc:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8013300:	f7f9 feb2 	bl	800d068 <updateOrientation>
 8013304:	a903      	add	r1, sp, #12
 8013306:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 801330a:	f7f9 fead 	bl	800d068 <updateOrientation>
 801330e:	a902      	add	r1, sp, #8
 8013310:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 8013314:	f7f9 fea8 	bl	800d068 <updateOrientation>
 8013318:	b004      	add	sp, #16
 801331a:	bd10      	pop	{r4, pc}
 801331c:	20000184 	.word	0x20000184

08013320 <MotionFX_getKnobs>:
 8013320:	4b1d      	ldr	r3, [pc, #116]	@ (8013398 <MotionFX_getKnobs+0x78>)
 8013322:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 8013326:	b903      	cbnz	r3, 801332a <MotionFX_getKnobs+0xa>
 8013328:	4770      	bx	lr
 801332a:	460a      	mov	r2, r1
 801332c:	2900      	cmp	r1, #0
 801332e:	d0fb      	beq.n	8013328 <MotionFX_getKnobs+0x8>
 8013330:	b510      	push	{r4, lr}
 8013332:	4604      	mov	r4, r0
 8013334:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8013336:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8013338:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801333a:	6093      	str	r3, [r2, #8]
 801333c:	6010      	str	r0, [r2, #0]
 801333e:	6051      	str	r1, [r2, #4]
 8013340:	7963      	ldrb	r3, [r4, #5]
 8013342:	7313      	strb	r3, [r2, #12]
 8013344:	69a0      	ldr	r0, [r4, #24]
 8013346:	69e1      	ldr	r1, [r4, #28]
 8013348:	6a23      	ldr	r3, [r4, #32]
 801334a:	6193      	str	r3, [r2, #24]
 801334c:	6110      	str	r0, [r2, #16]
 801334e:	6151      	str	r1, [r2, #20]
 8013350:	7923      	ldrb	r3, [r4, #4]
 8013352:	7713      	strb	r3, [r2, #28]
 8013354:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8013358:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
 801335c:	f894 3978 	ldrb.w	r3, [r4, #2424]	@ 0x978
 8013360:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8013362:	f102 011d 	add.w	r1, r2, #29
 8013366:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 801336a:	f7f9 fd13 	bl	800cd94 <findAxis>
 801336e:	f102 0121 	add.w	r1, r2, #33	@ 0x21
 8013372:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 8013376:	f7f9 fd0d 	bl	800cd94 <findAxis>
 801337a:	f102 0125 	add.w	r1, r2, #37	@ 0x25
 801337e:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 8013382:	f7f9 fd07 	bl	800cd94 <findAxis>
 8013386:	2300      	movs	r3, #0
 8013388:	f882 3020 	strb.w	r3, [r2, #32]
 801338c:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
 8013390:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 8013394:	bd10      	pop	{r4, pc}
 8013396:	bf00      	nop
 8013398:	20000184 	.word	0x20000184

0801339c <MotionFX_enable_6X>:
 801339c:	4b0e      	ldr	r3, [pc, #56]	@ (80133d8 <MotionFX_enable_6X+0x3c>)
 801339e:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 80133a2:	b903      	cbnz	r3, 80133a6 <MotionFX_enable_6X+0xa>
 80133a4:	4770      	bx	lr
 80133a6:	2900      	cmp	r1, #0
 80133a8:	d0fc      	beq.n	80133a4 <MotionFX_enable_6X+0x8>
 80133aa:	b530      	push	{r4, r5, lr}
 80133ac:	1d05      	adds	r5, r0, #4
 80133ae:	b099      	sub	sp, #100	@ 0x64
 80133b0:	4604      	mov	r4, r0
 80133b2:	4629      	mov	r1, r5
 80133b4:	225c      	movs	r2, #92	@ 0x5c
 80133b6:	a801      	add	r0, sp, #4
 80133b8:	f000 f96e 	bl	8013698 <memcpy>
 80133bc:	4620      	mov	r0, r4
 80133be:	f7fb f8f1 	bl	800e5a4 <MFX_emptyAttitude>
 80133c2:	225c      	movs	r2, #92	@ 0x5c
 80133c4:	a901      	add	r1, sp, #4
 80133c6:	4628      	mov	r0, r5
 80133c8:	f000 f966 	bl	8013698 <memcpy>
 80133cc:	2300      	movs	r3, #0
 80133ce:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 80133d2:	7363      	strb	r3, [r4, #13]
 80133d4:	b019      	add	sp, #100	@ 0x64
 80133d6:	bd30      	pop	{r4, r5, pc}
 80133d8:	20000184 	.word	0x20000184

080133dc <MotionFX_enable_9X>:
 80133dc:	4b0e      	ldr	r3, [pc, #56]	@ (8013418 <MotionFX_enable_9X+0x3c>)
 80133de:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 80133e2:	b903      	cbnz	r3, 80133e6 <MotionFX_enable_9X+0xa>
 80133e4:	4770      	bx	lr
 80133e6:	2900      	cmp	r1, #0
 80133e8:	d0fc      	beq.n	80133e4 <MotionFX_enable_9X+0x8>
 80133ea:	b530      	push	{r4, r5, lr}
 80133ec:	1d05      	adds	r5, r0, #4
 80133ee:	b099      	sub	sp, #100	@ 0x64
 80133f0:	4604      	mov	r4, r0
 80133f2:	4629      	mov	r1, r5
 80133f4:	225c      	movs	r2, #92	@ 0x5c
 80133f6:	a801      	add	r0, sp, #4
 80133f8:	f000 f94e 	bl	8013698 <memcpy>
 80133fc:	4620      	mov	r0, r4
 80133fe:	f7fb f8d1 	bl	800e5a4 <MFX_emptyAttitude>
 8013402:	225c      	movs	r2, #92	@ 0x5c
 8013404:	a901      	add	r1, sp, #4
 8013406:	4628      	mov	r0, r5
 8013408:	f000 f946 	bl	8013698 <memcpy>
 801340c:	2301      	movs	r3, #1
 801340e:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 8013412:	7363      	strb	r3, [r4, #13]
 8013414:	b019      	add	sp, #100	@ 0x64
 8013416:	bd30      	pop	{r4, r5, pc}
 8013418:	20000184 	.word	0x20000184

0801341c <MotionFX_update>:
 801341c:	b430      	push	{r4, r5}
 801341e:	4c06      	ldr	r4, [pc, #24]	@ (8013438 <MotionFX_update+0x1c>)
 8013420:	9d02      	ldr	r5, [sp, #8]
 8013422:	f894 43c4 	ldrb.w	r4, [r4, #964]	@ 0x3c4
 8013426:	b90c      	cbnz	r4, 801342c <MotionFX_update+0x10>
 8013428:	bc30      	pop	{r4, r5}
 801342a:	4770      	bx	lr
 801342c:	ed93 0a00 	vldr	s0, [r3]
 8013430:	462b      	mov	r3, r5
 8013432:	bc30      	pop	{r4, r5}
 8013434:	f7fb bba0 	b.w	800eb78 <iNemoEngine_API_Update>
 8013438:	20000184 	.word	0x20000184

0801343c <MotionFX_propagate>:
 801343c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801343e:	ed2d 8b06 	vpush	{d8-d10}
 8013442:	4c79      	ldr	r4, [pc, #484]	@ (8013628 <MotionFX_propagate+0x1ec>)
 8013444:	f894 63c4 	ldrb.w	r6, [r4, #964]	@ 0x3c4
 8013448:	b09d      	sub	sp, #116	@ 0x74
 801344a:	b91e      	cbnz	r6, 8013454 <MotionFX_propagate+0x18>
 801344c:	b01d      	add	sp, #116	@ 0x74
 801344e:	ecbd 8b06 	vpop	{d8-d10}
 8013452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013454:	4694      	mov	ip, r2
 8013456:	4604      	mov	r4, r0
 8013458:	460d      	mov	r5, r1
 801345a:	68d0      	ldr	r0, [r2, #12]
 801345c:	6911      	ldr	r1, [r2, #16]
 801345e:	6952      	ldr	r2, [r2, #20]
 8013460:	ed93 0a00 	vldr	s0, [r3]
 8013464:	ab0f      	add	r3, sp, #60	@ 0x3c
 8013466:	c307      	stmia	r3!, {r0, r1, r2}
 8013468:	f8dc 0018 	ldr.w	r0, [ip, #24]
 801346c:	f8dc 101c 	ldr.w	r1, [ip, #28]
 8013470:	f8dc 2020 	ldr.w	r2, [ip, #32]
 8013474:	c307      	stmia	r3!, {r0, r1, r2}
 8013476:	aa12      	add	r2, sp, #72	@ 0x48
 8013478:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 801347c:	a802      	add	r0, sp, #8
 801347e:	f7f9 fc27 	bl	800ccd0 <rotVect>
 8013482:	7923      	ldrb	r3, [r4, #4]
 8013484:	f104 073a 	add.w	r7, r4, #58	@ 0x3a
 8013488:	2b00      	cmp	r3, #0
 801348a:	f000 80bf 	beq.w	801360c <MotionFX_propagate+0x1d0>
 801348e:	ee07 3a90 	vmov	s15, r3
 8013492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013496:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801349a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 801349e:	f604 135c 	addw	r3, r4, #2396	@ 0x95c
 80134a2:	f504 6613 	add.w	r6, r4, #2352	@ 0x930
 80134a6:	edd3 7a00 	vldr	s15, [r3]
 80134aa:	eddd 5a02 	vldr	s11, [sp, #8]
 80134ae:	ed9d 5a03 	vldr	s10, [sp, #12]
 80134b2:	ed9d 6a04 	vldr	s12, [sp, #16]
 80134b6:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 801362c <MotionFX_propagate+0x1f0>
 80134ba:	eddf 4a5d 	vldr	s9, [pc, #372]	@ 8013630 <MotionFX_propagate+0x1f4>
 80134be:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80134c2:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 80134c6:	edc3 7a00 	vstr	s15, [r3]
 80134ca:	f504 6316 	add.w	r3, r4, #2400	@ 0x960
 80134ce:	edd3 7a00 	vldr	s15, [r3]
 80134d2:	eee5 7a26 	vfma.f32	s15, s10, s13
 80134d6:	ee20 0a04 	vmul.f32	s0, s0, s8
 80134da:	edc3 7a00 	vstr	s15, [r3]
 80134de:	f604 1364 	addw	r3, r4, #2404	@ 0x964
 80134e2:	edd3 7a00 	vldr	s15, [r3]
 80134e6:	eee6 7a26 	vfma.f32	s15, s12, s13
 80134ea:	edc3 7a00 	vstr	s15, [r3]
 80134ee:	f604 1344 	addw	r3, r4, #2372	@ 0x944
 80134f2:	edd3 8a00 	vldr	s17, [r3]
 80134f6:	f504 6314 	add.w	r3, r4, #2368	@ 0x940
 80134fa:	ed93 9a00 	vldr	s18, [r3]
 80134fe:	eed5 8a07 	vfnms.f32	s17, s10, s14
 8013502:	f604 1348 	addw	r3, r4, #2376	@ 0x948
 8013506:	ee95 9a87 	vfnms.f32	s18, s11, s14
 801350a:	ee68 7aa8 	vmul.f32	s15, s17, s17
 801350e:	ed93 8a00 	vldr	s16, [r3]
 8013512:	eee9 7a09 	vfma.f32	s15, s18, s18
 8013516:	ee96 8a07 	vfnms.f32	s16, s12, s14
 801351a:	eee8 7a08 	vfma.f32	s15, s16, s16
 801351e:	eef4 7ae4 	vcmpe.f32	s15, s9
 8013522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013526:	dd76      	ble.n	8013616 <MotionFX_propagate+0x1da>
 8013528:	eeb1 aae7 	vsqrt.f32	s20, s15
 801352c:	ee6a 9a00 	vmul.f32	s19, s20, s0
 8013530:	eeb0 0a69 	vmov.f32	s0, s19
 8013534:	f000 f966 	bl	8013804 <sinf>
 8013538:	eeb0 7a40 	vmov.f32	s14, s0
 801353c:	eec7 7a0a 	vdiv.f32	s15, s14, s20
 8013540:	eeb0 0a69 	vmov.f32	s0, s19
 8013544:	ee29 9a27 	vmul.f32	s18, s18, s15
 8013548:	ee68 8aa7 	vmul.f32	s17, s17, s15
 801354c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013550:	f000 f90c 	bl	801376c <cosf>
 8013554:	a805      	add	r0, sp, #20
 8013556:	4632      	mov	r2, r6
 8013558:	4631      	mov	r1, r6
 801355a:	ed8d 0a08 	vstr	s0, [sp, #32]
 801355e:	ed8d 9a05 	vstr	s18, [sp, #20]
 8013562:	edcd 8a06 	vstr	s17, [sp, #24]
 8013566:	ed8d 8a07 	vstr	s16, [sp, #28]
 801356a:	f7f9 fe01 	bl	800d170 <qmult>
 801356e:	f604 1c38 	addw	ip, r4, #2360	@ 0x938
 8013572:	ed9c 7a00 	vldr	s14, [ip]
 8013576:	ed96 6a00 	vldr	s12, [r6]
 801357a:	f604 1e34 	addw	lr, r4, #2356	@ 0x934
 801357e:	edde 6a00 	vldr	s13, [lr]
 8013582:	ee67 7a07 	vmul.f32	s15, s14, s14
 8013586:	f604 133c 	addw	r3, r4, #2364	@ 0x93c
 801358a:	eee6 7aa6 	vfma.f32	s15, s13, s13
 801358e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8013590:	4639      	mov	r1, r7
 8013592:	edd3 5a00 	vldr	s11, [r3]
 8013596:	eee6 7a06 	vfma.f32	s15, s12, s12
 801359a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 801359e:	eee5 7aa5 	vfma.f32	s15, s11, s11
 80135a2:	eeb1 5ae7 	vsqrt.f32	s10, s15
 80135a6:	eec4 7a85 	vdiv.f32	s15, s9, s10
 80135aa:	ee27 4a86 	vmul.f32	s8, s15, s12
 80135ae:	ee67 4aa6 	vmul.f32	s9, s15, s13
 80135b2:	ee27 5a27 	vmul.f32	s10, s14, s15
 80135b6:	ee67 5aa5 	vmul.f32	s11, s15, s11
 80135ba:	ed86 4a00 	vstr	s8, [r6]
 80135be:	edce 4a00 	vstr	s9, [lr]
 80135c2:	ed8c 5a00 	vstr	s10, [ip]
 80135c6:	edc3 5a00 	vstr	s11, [r3]
 80135ca:	f8b4 3950 	ldrh.w	r3, [r4, #2384]	@ 0x950
 80135ce:	3301      	adds	r3, #1
 80135d0:	f8a4 3950 	strh.w	r3, [r4, #2384]	@ 0x950
 80135d4:	f7f9 fb7c 	bl	800ccd0 <rotVect>
 80135d8:	ed85 4a03 	vstr	s8, [r5, #12]
 80135dc:	edc5 4a04 	vstr	s9, [r5, #16]
 80135e0:	ed85 5a05 	vstr	s10, [r5, #20]
 80135e4:	edc5 5a06 	vstr	s11, [r5, #24]
 80135e8:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 80135ec:	f105 0328 	add.w	r3, r5, #40	@ 0x28
 80135f0:	e9cd 3200 	strd	r3, r2, [sp]
 80135f4:	4601      	mov	r1, r0
 80135f6:	f105 031c 	add.w	r3, r5, #28
 80135fa:	462a      	mov	r2, r5
 80135fc:	f105 000c 	add.w	r0, r5, #12
 8013600:	f7fa ff02 	bl	800e408 <output_update>
 8013604:	b01d      	add	sp, #116	@ 0x74
 8013606:	ecbd 8b06 	vpop	{d8-d10}
 801360a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801360c:	2301      	movs	r3, #1
 801360e:	7123      	strb	r3, [r4, #4]
 8013610:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013614:	e743      	b.n	801349e <MotionFX_propagate+0x62>
 8013616:	ee29 9a00 	vmul.f32	s18, s18, s0
 801361a:	ee68 8a80 	vmul.f32	s17, s17, s0
 801361e:	ee28 8a00 	vmul.f32	s16, s16, s0
 8013622:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013626:	e795      	b.n	8013554 <MotionFX_propagate+0x118>
 8013628:	20000184 	.word	0x20000184
 801362c:	3c8efa35 	.word	0x3c8efa35
 8013630:	38d1b718 	.word	0x38d1b718

08013634 <memset>:
 8013634:	4402      	add	r2, r0
 8013636:	4603      	mov	r3, r0
 8013638:	4293      	cmp	r3, r2
 801363a:	d100      	bne.n	801363e <memset+0xa>
 801363c:	4770      	bx	lr
 801363e:	f803 1b01 	strb.w	r1, [r3], #1
 8013642:	e7f9      	b.n	8013638 <memset+0x4>

08013644 <__errno>:
 8013644:	4b01      	ldr	r3, [pc, #4]	@ (801364c <__errno+0x8>)
 8013646:	6818      	ldr	r0, [r3, #0]
 8013648:	4770      	bx	lr
 801364a:	bf00      	nop
 801364c:	20000118 	.word	0x20000118

08013650 <__libc_init_array>:
 8013650:	b570      	push	{r4, r5, r6, lr}
 8013652:	4d0d      	ldr	r5, [pc, #52]	@ (8013688 <__libc_init_array+0x38>)
 8013654:	4c0d      	ldr	r4, [pc, #52]	@ (801368c <__libc_init_array+0x3c>)
 8013656:	1b64      	subs	r4, r4, r5
 8013658:	10a4      	asrs	r4, r4, #2
 801365a:	2600      	movs	r6, #0
 801365c:	42a6      	cmp	r6, r4
 801365e:	d109      	bne.n	8013674 <__libc_init_array+0x24>
 8013660:	4d0b      	ldr	r5, [pc, #44]	@ (8013690 <__libc_init_array+0x40>)
 8013662:	4c0c      	ldr	r4, [pc, #48]	@ (8013694 <__libc_init_array+0x44>)
 8013664:	f001 fd9a 	bl	801519c <_init>
 8013668:	1b64      	subs	r4, r4, r5
 801366a:	10a4      	asrs	r4, r4, #2
 801366c:	2600      	movs	r6, #0
 801366e:	42a6      	cmp	r6, r4
 8013670:	d105      	bne.n	801367e <__libc_init_array+0x2e>
 8013672:	bd70      	pop	{r4, r5, r6, pc}
 8013674:	f855 3b04 	ldr.w	r3, [r5], #4
 8013678:	4798      	blx	r3
 801367a:	3601      	adds	r6, #1
 801367c:	e7ee      	b.n	801365c <__libc_init_array+0xc>
 801367e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013682:	4798      	blx	r3
 8013684:	3601      	adds	r6, #1
 8013686:	e7f2      	b.n	801366e <__libc_init_array+0x1e>
 8013688:	08015718 	.word	0x08015718
 801368c:	08015718 	.word	0x08015718
 8013690:	08015718 	.word	0x08015718
 8013694:	0801571c 	.word	0x0801571c

08013698 <memcpy>:
 8013698:	440a      	add	r2, r1
 801369a:	4291      	cmp	r1, r2
 801369c:	f100 33ff 	add.w	r3, r0, #4294967295
 80136a0:	d100      	bne.n	80136a4 <memcpy+0xc>
 80136a2:	4770      	bx	lr
 80136a4:	b510      	push	{r4, lr}
 80136a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80136aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80136ae:	4291      	cmp	r1, r2
 80136b0:	d1f9      	bne.n	80136a6 <memcpy+0xe>
 80136b2:	bd10      	pop	{r4, pc}

080136b4 <atan2>:
 80136b4:	f000 baec 	b.w	8013c90 <__ieee754_atan2>

080136b8 <sqrt>:
 80136b8:	b538      	push	{r3, r4, r5, lr}
 80136ba:	ed2d 8b02 	vpush	{d8}
 80136be:	ec55 4b10 	vmov	r4, r5, d0
 80136c2:	f000 f917 	bl	80138f4 <__ieee754_sqrt>
 80136c6:	4622      	mov	r2, r4
 80136c8:	462b      	mov	r3, r5
 80136ca:	4620      	mov	r0, r4
 80136cc:	4629      	mov	r1, r5
 80136ce:	eeb0 8a40 	vmov.f32	s16, s0
 80136d2:	eef0 8a60 	vmov.f32	s17, s1
 80136d6:	f7ed f9cd 	bl	8000a74 <__aeabi_dcmpun>
 80136da:	b990      	cbnz	r0, 8013702 <sqrt+0x4a>
 80136dc:	2200      	movs	r2, #0
 80136de:	2300      	movs	r3, #0
 80136e0:	4620      	mov	r0, r4
 80136e2:	4629      	mov	r1, r5
 80136e4:	f7ed f99e 	bl	8000a24 <__aeabi_dcmplt>
 80136e8:	b158      	cbz	r0, 8013702 <sqrt+0x4a>
 80136ea:	f7ff ffab 	bl	8013644 <__errno>
 80136ee:	2321      	movs	r3, #33	@ 0x21
 80136f0:	6003      	str	r3, [r0, #0]
 80136f2:	2200      	movs	r2, #0
 80136f4:	2300      	movs	r3, #0
 80136f6:	4610      	mov	r0, r2
 80136f8:	4619      	mov	r1, r3
 80136fa:	f7ed f84b 	bl	8000794 <__aeabi_ddiv>
 80136fe:	ec41 0b18 	vmov	d8, r0, r1
 8013702:	eeb0 0a48 	vmov.f32	s0, s16
 8013706:	eef0 0a68 	vmov.f32	s1, s17
 801370a:	ecbd 8b02 	vpop	{d8}
 801370e:	bd38      	pop	{r3, r4, r5, pc}

08013710 <asinf>:
 8013710:	b508      	push	{r3, lr}
 8013712:	ed2d 8b02 	vpush	{d8}
 8013716:	eeb0 8a40 	vmov.f32	s16, s0
 801371a:	f000 fea1 	bl	8014460 <__ieee754_asinf>
 801371e:	eeb4 8a48 	vcmp.f32	s16, s16
 8013722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013726:	eef0 8a40 	vmov.f32	s17, s0
 801372a:	d615      	bvs.n	8013758 <asinf+0x48>
 801372c:	eeb0 0a48 	vmov.f32	s0, s16
 8013730:	f000 f860 	bl	80137f4 <fabsf>
 8013734:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013738:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801373c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013740:	dd0a      	ble.n	8013758 <asinf+0x48>
 8013742:	f7ff ff7f 	bl	8013644 <__errno>
 8013746:	ecbd 8b02 	vpop	{d8}
 801374a:	2321      	movs	r3, #33	@ 0x21
 801374c:	6003      	str	r3, [r0, #0]
 801374e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013752:	4804      	ldr	r0, [pc, #16]	@ (8013764 <asinf+0x54>)
 8013754:	f000 b8c8 	b.w	80138e8 <nanf>
 8013758:	eeb0 0a68 	vmov.f32	s0, s17
 801375c:	ecbd 8b02 	vpop	{d8}
 8013760:	bd08      	pop	{r3, pc}
 8013762:	bf00      	nop
 8013764:	08015280 	.word	0x08015280

08013768 <atan2f>:
 8013768:	f000 bf5e 	b.w	8014628 <__ieee754_atan2f>

0801376c <cosf>:
 801376c:	ee10 3a10 	vmov	r3, s0
 8013770:	b507      	push	{r0, r1, r2, lr}
 8013772:	4a1e      	ldr	r2, [pc, #120]	@ (80137ec <cosf+0x80>)
 8013774:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013778:	4293      	cmp	r3, r2
 801377a:	d806      	bhi.n	801378a <cosf+0x1e>
 801377c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80137f0 <cosf+0x84>
 8013780:	b003      	add	sp, #12
 8013782:	f85d eb04 	ldr.w	lr, [sp], #4
 8013786:	f000 bceb 	b.w	8014160 <__kernel_cosf>
 801378a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801378e:	d304      	bcc.n	801379a <cosf+0x2e>
 8013790:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013794:	b003      	add	sp, #12
 8013796:	f85d fb04 	ldr.w	pc, [sp], #4
 801379a:	4668      	mov	r0, sp
 801379c:	f000 ffe4 	bl	8014768 <__ieee754_rem_pio2f>
 80137a0:	f000 0003 	and.w	r0, r0, #3
 80137a4:	2801      	cmp	r0, #1
 80137a6:	d009      	beq.n	80137bc <cosf+0x50>
 80137a8:	2802      	cmp	r0, #2
 80137aa:	d010      	beq.n	80137ce <cosf+0x62>
 80137ac:	b9b0      	cbnz	r0, 80137dc <cosf+0x70>
 80137ae:	eddd 0a01 	vldr	s1, [sp, #4]
 80137b2:	ed9d 0a00 	vldr	s0, [sp]
 80137b6:	f000 fcd3 	bl	8014160 <__kernel_cosf>
 80137ba:	e7eb      	b.n	8013794 <cosf+0x28>
 80137bc:	eddd 0a01 	vldr	s1, [sp, #4]
 80137c0:	ed9d 0a00 	vldr	s0, [sp]
 80137c4:	f000 fd24 	bl	8014210 <__kernel_sinf>
 80137c8:	eeb1 0a40 	vneg.f32	s0, s0
 80137cc:	e7e2      	b.n	8013794 <cosf+0x28>
 80137ce:	eddd 0a01 	vldr	s1, [sp, #4]
 80137d2:	ed9d 0a00 	vldr	s0, [sp]
 80137d6:	f000 fcc3 	bl	8014160 <__kernel_cosf>
 80137da:	e7f5      	b.n	80137c8 <cosf+0x5c>
 80137dc:	eddd 0a01 	vldr	s1, [sp, #4]
 80137e0:	ed9d 0a00 	vldr	s0, [sp]
 80137e4:	2001      	movs	r0, #1
 80137e6:	f000 fd13 	bl	8014210 <__kernel_sinf>
 80137ea:	e7d3      	b.n	8013794 <cosf+0x28>
 80137ec:	3f490fd8 	.word	0x3f490fd8
 80137f0:	00000000 	.word	0x00000000

080137f4 <fabsf>:
 80137f4:	ee10 3a10 	vmov	r3, s0
 80137f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80137fc:	ee00 3a10 	vmov	s0, r3
 8013800:	4770      	bx	lr
	...

08013804 <sinf>:
 8013804:	ee10 3a10 	vmov	r3, s0
 8013808:	b507      	push	{r0, r1, r2, lr}
 801380a:	4a1f      	ldr	r2, [pc, #124]	@ (8013888 <sinf+0x84>)
 801380c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013810:	4293      	cmp	r3, r2
 8013812:	d807      	bhi.n	8013824 <sinf+0x20>
 8013814:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 801388c <sinf+0x88>
 8013818:	2000      	movs	r0, #0
 801381a:	b003      	add	sp, #12
 801381c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013820:	f000 bcf6 	b.w	8014210 <__kernel_sinf>
 8013824:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013828:	d304      	bcc.n	8013834 <sinf+0x30>
 801382a:	ee30 0a40 	vsub.f32	s0, s0, s0
 801382e:	b003      	add	sp, #12
 8013830:	f85d fb04 	ldr.w	pc, [sp], #4
 8013834:	4668      	mov	r0, sp
 8013836:	f000 ff97 	bl	8014768 <__ieee754_rem_pio2f>
 801383a:	f000 0003 	and.w	r0, r0, #3
 801383e:	2801      	cmp	r0, #1
 8013840:	d00a      	beq.n	8013858 <sinf+0x54>
 8013842:	2802      	cmp	r0, #2
 8013844:	d00f      	beq.n	8013866 <sinf+0x62>
 8013846:	b9c0      	cbnz	r0, 801387a <sinf+0x76>
 8013848:	eddd 0a01 	vldr	s1, [sp, #4]
 801384c:	ed9d 0a00 	vldr	s0, [sp]
 8013850:	2001      	movs	r0, #1
 8013852:	f000 fcdd 	bl	8014210 <__kernel_sinf>
 8013856:	e7ea      	b.n	801382e <sinf+0x2a>
 8013858:	eddd 0a01 	vldr	s1, [sp, #4]
 801385c:	ed9d 0a00 	vldr	s0, [sp]
 8013860:	f000 fc7e 	bl	8014160 <__kernel_cosf>
 8013864:	e7e3      	b.n	801382e <sinf+0x2a>
 8013866:	eddd 0a01 	vldr	s1, [sp, #4]
 801386a:	ed9d 0a00 	vldr	s0, [sp]
 801386e:	2001      	movs	r0, #1
 8013870:	f000 fcce 	bl	8014210 <__kernel_sinf>
 8013874:	eeb1 0a40 	vneg.f32	s0, s0
 8013878:	e7d9      	b.n	801382e <sinf+0x2a>
 801387a:	eddd 0a01 	vldr	s1, [sp, #4]
 801387e:	ed9d 0a00 	vldr	s0, [sp]
 8013882:	f000 fc6d 	bl	8014160 <__kernel_cosf>
 8013886:	e7f5      	b.n	8013874 <sinf+0x70>
 8013888:	3f490fd8 	.word	0x3f490fd8
 801388c:	00000000 	.word	0x00000000

08013890 <tanf>:
 8013890:	ee10 3a10 	vmov	r3, s0
 8013894:	b507      	push	{r0, r1, r2, lr}
 8013896:	4a12      	ldr	r2, [pc, #72]	@ (80138e0 <tanf+0x50>)
 8013898:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801389c:	4293      	cmp	r3, r2
 801389e:	d807      	bhi.n	80138b0 <tanf+0x20>
 80138a0:	eddf 0a10 	vldr	s1, [pc, #64]	@ 80138e4 <tanf+0x54>
 80138a4:	2001      	movs	r0, #1
 80138a6:	b003      	add	sp, #12
 80138a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80138ac:	f000 bcf8 	b.w	80142a0 <__kernel_tanf>
 80138b0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80138b4:	d304      	bcc.n	80138c0 <tanf+0x30>
 80138b6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80138ba:	b003      	add	sp, #12
 80138bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80138c0:	4668      	mov	r0, sp
 80138c2:	f000 ff51 	bl	8014768 <__ieee754_rem_pio2f>
 80138c6:	0040      	lsls	r0, r0, #1
 80138c8:	f000 0002 	and.w	r0, r0, #2
 80138cc:	eddd 0a01 	vldr	s1, [sp, #4]
 80138d0:	ed9d 0a00 	vldr	s0, [sp]
 80138d4:	f1c0 0001 	rsb	r0, r0, #1
 80138d8:	f000 fce2 	bl	80142a0 <__kernel_tanf>
 80138dc:	e7ed      	b.n	80138ba <tanf+0x2a>
 80138de:	bf00      	nop
 80138e0:	3f490fda 	.word	0x3f490fda
 80138e4:	00000000 	.word	0x00000000

080138e8 <nanf>:
 80138e8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80138f0 <nanf+0x8>
 80138ec:	4770      	bx	lr
 80138ee:	bf00      	nop
 80138f0:	7fc00000 	.word	0x7fc00000

080138f4 <__ieee754_sqrt>:
 80138f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138f8:	4a66      	ldr	r2, [pc, #408]	@ (8013a94 <__ieee754_sqrt+0x1a0>)
 80138fa:	ec55 4b10 	vmov	r4, r5, d0
 80138fe:	43aa      	bics	r2, r5
 8013900:	462b      	mov	r3, r5
 8013902:	4621      	mov	r1, r4
 8013904:	d110      	bne.n	8013928 <__ieee754_sqrt+0x34>
 8013906:	4622      	mov	r2, r4
 8013908:	4620      	mov	r0, r4
 801390a:	4629      	mov	r1, r5
 801390c:	f7ec fe18 	bl	8000540 <__aeabi_dmul>
 8013910:	4602      	mov	r2, r0
 8013912:	460b      	mov	r3, r1
 8013914:	4620      	mov	r0, r4
 8013916:	4629      	mov	r1, r5
 8013918:	f7ec fc5c 	bl	80001d4 <__adddf3>
 801391c:	4604      	mov	r4, r0
 801391e:	460d      	mov	r5, r1
 8013920:	ec45 4b10 	vmov	d0, r4, r5
 8013924:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013928:	2d00      	cmp	r5, #0
 801392a:	dc0e      	bgt.n	801394a <__ieee754_sqrt+0x56>
 801392c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8013930:	4322      	orrs	r2, r4
 8013932:	d0f5      	beq.n	8013920 <__ieee754_sqrt+0x2c>
 8013934:	b19d      	cbz	r5, 801395e <__ieee754_sqrt+0x6a>
 8013936:	4622      	mov	r2, r4
 8013938:	4620      	mov	r0, r4
 801393a:	4629      	mov	r1, r5
 801393c:	f7ec fc48 	bl	80001d0 <__aeabi_dsub>
 8013940:	4602      	mov	r2, r0
 8013942:	460b      	mov	r3, r1
 8013944:	f7ec ff26 	bl	8000794 <__aeabi_ddiv>
 8013948:	e7e8      	b.n	801391c <__ieee754_sqrt+0x28>
 801394a:	152a      	asrs	r2, r5, #20
 801394c:	d115      	bne.n	801397a <__ieee754_sqrt+0x86>
 801394e:	2000      	movs	r0, #0
 8013950:	e009      	b.n	8013966 <__ieee754_sqrt+0x72>
 8013952:	0acb      	lsrs	r3, r1, #11
 8013954:	3a15      	subs	r2, #21
 8013956:	0549      	lsls	r1, r1, #21
 8013958:	2b00      	cmp	r3, #0
 801395a:	d0fa      	beq.n	8013952 <__ieee754_sqrt+0x5e>
 801395c:	e7f7      	b.n	801394e <__ieee754_sqrt+0x5a>
 801395e:	462a      	mov	r2, r5
 8013960:	e7fa      	b.n	8013958 <__ieee754_sqrt+0x64>
 8013962:	005b      	lsls	r3, r3, #1
 8013964:	3001      	adds	r0, #1
 8013966:	02dc      	lsls	r4, r3, #11
 8013968:	d5fb      	bpl.n	8013962 <__ieee754_sqrt+0x6e>
 801396a:	1e44      	subs	r4, r0, #1
 801396c:	1b12      	subs	r2, r2, r4
 801396e:	f1c0 0420 	rsb	r4, r0, #32
 8013972:	fa21 f404 	lsr.w	r4, r1, r4
 8013976:	4323      	orrs	r3, r4
 8013978:	4081      	lsls	r1, r0
 801397a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801397e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8013982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013986:	07d2      	lsls	r2, r2, #31
 8013988:	bf5c      	itt	pl
 801398a:	005b      	lslpl	r3, r3, #1
 801398c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8013990:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013994:	bf58      	it	pl
 8013996:	0049      	lslpl	r1, r1, #1
 8013998:	2600      	movs	r6, #0
 801399a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801399e:	107f      	asrs	r7, r7, #1
 80139a0:	0049      	lsls	r1, r1, #1
 80139a2:	2016      	movs	r0, #22
 80139a4:	4632      	mov	r2, r6
 80139a6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80139aa:	1915      	adds	r5, r2, r4
 80139ac:	429d      	cmp	r5, r3
 80139ae:	bfde      	ittt	le
 80139b0:	192a      	addle	r2, r5, r4
 80139b2:	1b5b      	suble	r3, r3, r5
 80139b4:	1936      	addle	r6, r6, r4
 80139b6:	0fcd      	lsrs	r5, r1, #31
 80139b8:	3801      	subs	r0, #1
 80139ba:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80139be:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80139c2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80139c6:	d1f0      	bne.n	80139aa <__ieee754_sqrt+0xb6>
 80139c8:	4605      	mov	r5, r0
 80139ca:	2420      	movs	r4, #32
 80139cc:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80139d0:	4293      	cmp	r3, r2
 80139d2:	eb0c 0e00 	add.w	lr, ip, r0
 80139d6:	dc02      	bgt.n	80139de <__ieee754_sqrt+0xea>
 80139d8:	d113      	bne.n	8013a02 <__ieee754_sqrt+0x10e>
 80139da:	458e      	cmp	lr, r1
 80139dc:	d811      	bhi.n	8013a02 <__ieee754_sqrt+0x10e>
 80139de:	f1be 0f00 	cmp.w	lr, #0
 80139e2:	eb0e 000c 	add.w	r0, lr, ip
 80139e6:	da3f      	bge.n	8013a68 <__ieee754_sqrt+0x174>
 80139e8:	2800      	cmp	r0, #0
 80139ea:	db3d      	blt.n	8013a68 <__ieee754_sqrt+0x174>
 80139ec:	f102 0801 	add.w	r8, r2, #1
 80139f0:	1a9b      	subs	r3, r3, r2
 80139f2:	458e      	cmp	lr, r1
 80139f4:	bf88      	it	hi
 80139f6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80139fa:	eba1 010e 	sub.w	r1, r1, lr
 80139fe:	4465      	add	r5, ip
 8013a00:	4642      	mov	r2, r8
 8013a02:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8013a06:	3c01      	subs	r4, #1
 8013a08:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8013a0c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013a10:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8013a14:	d1dc      	bne.n	80139d0 <__ieee754_sqrt+0xdc>
 8013a16:	4319      	orrs	r1, r3
 8013a18:	d01b      	beq.n	8013a52 <__ieee754_sqrt+0x15e>
 8013a1a:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8013a98 <__ieee754_sqrt+0x1a4>
 8013a1e:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8013a9c <__ieee754_sqrt+0x1a8>
 8013a22:	e9da 0100 	ldrd	r0, r1, [sl]
 8013a26:	e9db 2300 	ldrd	r2, r3, [fp]
 8013a2a:	f7ec fbd1 	bl	80001d0 <__aeabi_dsub>
 8013a2e:	e9da 8900 	ldrd	r8, r9, [sl]
 8013a32:	4602      	mov	r2, r0
 8013a34:	460b      	mov	r3, r1
 8013a36:	4640      	mov	r0, r8
 8013a38:	4649      	mov	r1, r9
 8013a3a:	f7ec fffd 	bl	8000a38 <__aeabi_dcmple>
 8013a3e:	b140      	cbz	r0, 8013a52 <__ieee754_sqrt+0x15e>
 8013a40:	f1b5 3fff 	cmp.w	r5, #4294967295
 8013a44:	e9da 0100 	ldrd	r0, r1, [sl]
 8013a48:	e9db 2300 	ldrd	r2, r3, [fp]
 8013a4c:	d10e      	bne.n	8013a6c <__ieee754_sqrt+0x178>
 8013a4e:	3601      	adds	r6, #1
 8013a50:	4625      	mov	r5, r4
 8013a52:	1073      	asrs	r3, r6, #1
 8013a54:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8013a58:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8013a5c:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8013a60:	086b      	lsrs	r3, r5, #1
 8013a62:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8013a66:	e759      	b.n	801391c <__ieee754_sqrt+0x28>
 8013a68:	4690      	mov	r8, r2
 8013a6a:	e7c1      	b.n	80139f0 <__ieee754_sqrt+0xfc>
 8013a6c:	f7ec fbb2 	bl	80001d4 <__adddf3>
 8013a70:	e9da 8900 	ldrd	r8, r9, [sl]
 8013a74:	4602      	mov	r2, r0
 8013a76:	460b      	mov	r3, r1
 8013a78:	4640      	mov	r0, r8
 8013a7a:	4649      	mov	r1, r9
 8013a7c:	f7ec ffd2 	bl	8000a24 <__aeabi_dcmplt>
 8013a80:	b120      	cbz	r0, 8013a8c <__ieee754_sqrt+0x198>
 8013a82:	1cab      	adds	r3, r5, #2
 8013a84:	bf08      	it	eq
 8013a86:	3601      	addeq	r6, #1
 8013a88:	3502      	adds	r5, #2
 8013a8a:	e7e2      	b.n	8013a52 <__ieee754_sqrt+0x15e>
 8013a8c:	1c6b      	adds	r3, r5, #1
 8013a8e:	f023 0501 	bic.w	r5, r3, #1
 8013a92:	e7de      	b.n	8013a52 <__ieee754_sqrt+0x15e>
 8013a94:	7ff00000 	.word	0x7ff00000
 8013a98:	08015290 	.word	0x08015290
 8013a9c:	08015288 	.word	0x08015288

08013aa0 <ceil>:
 8013aa0:	ec51 0b10 	vmov	r0, r1, d0
 8013aa4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013aac:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8013ab0:	2e13      	cmp	r6, #19
 8013ab2:	460c      	mov	r4, r1
 8013ab4:	4605      	mov	r5, r0
 8013ab6:	4680      	mov	r8, r0
 8013ab8:	dc2e      	bgt.n	8013b18 <ceil+0x78>
 8013aba:	2e00      	cmp	r6, #0
 8013abc:	da11      	bge.n	8013ae2 <ceil+0x42>
 8013abe:	a332      	add	r3, pc, #200	@ (adr r3, 8013b88 <ceil+0xe8>)
 8013ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ac4:	f7ec fb86 	bl	80001d4 <__adddf3>
 8013ac8:	2200      	movs	r2, #0
 8013aca:	2300      	movs	r3, #0
 8013acc:	f7ec ffc8 	bl	8000a60 <__aeabi_dcmpgt>
 8013ad0:	b120      	cbz	r0, 8013adc <ceil+0x3c>
 8013ad2:	2c00      	cmp	r4, #0
 8013ad4:	db4f      	blt.n	8013b76 <ceil+0xd6>
 8013ad6:	4325      	orrs	r5, r4
 8013ad8:	d151      	bne.n	8013b7e <ceil+0xde>
 8013ada:	462c      	mov	r4, r5
 8013adc:	4621      	mov	r1, r4
 8013ade:	4628      	mov	r0, r5
 8013ae0:	e023      	b.n	8013b2a <ceil+0x8a>
 8013ae2:	4f2b      	ldr	r7, [pc, #172]	@ (8013b90 <ceil+0xf0>)
 8013ae4:	4137      	asrs	r7, r6
 8013ae6:	ea01 0307 	and.w	r3, r1, r7
 8013aea:	4303      	orrs	r3, r0
 8013aec:	d01d      	beq.n	8013b2a <ceil+0x8a>
 8013aee:	a326      	add	r3, pc, #152	@ (adr r3, 8013b88 <ceil+0xe8>)
 8013af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013af4:	f7ec fb6e 	bl	80001d4 <__adddf3>
 8013af8:	2200      	movs	r2, #0
 8013afa:	2300      	movs	r3, #0
 8013afc:	f7ec ffb0 	bl	8000a60 <__aeabi_dcmpgt>
 8013b00:	2800      	cmp	r0, #0
 8013b02:	d0eb      	beq.n	8013adc <ceil+0x3c>
 8013b04:	2c00      	cmp	r4, #0
 8013b06:	bfc2      	ittt	gt
 8013b08:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8013b0c:	4133      	asrgt	r3, r6
 8013b0e:	18e4      	addgt	r4, r4, r3
 8013b10:	ea24 0407 	bic.w	r4, r4, r7
 8013b14:	2500      	movs	r5, #0
 8013b16:	e7e1      	b.n	8013adc <ceil+0x3c>
 8013b18:	2e33      	cmp	r6, #51	@ 0x33
 8013b1a:	dd0a      	ble.n	8013b32 <ceil+0x92>
 8013b1c:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013b20:	d103      	bne.n	8013b2a <ceil+0x8a>
 8013b22:	4602      	mov	r2, r0
 8013b24:	460b      	mov	r3, r1
 8013b26:	f7ec fb55 	bl	80001d4 <__adddf3>
 8013b2a:	ec41 0b10 	vmov	d0, r0, r1
 8013b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b32:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013b36:	f04f 37ff 	mov.w	r7, #4294967295
 8013b3a:	40df      	lsrs	r7, r3
 8013b3c:	4238      	tst	r0, r7
 8013b3e:	d0f4      	beq.n	8013b2a <ceil+0x8a>
 8013b40:	a311      	add	r3, pc, #68	@ (adr r3, 8013b88 <ceil+0xe8>)
 8013b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b46:	f7ec fb45 	bl	80001d4 <__adddf3>
 8013b4a:	2200      	movs	r2, #0
 8013b4c:	2300      	movs	r3, #0
 8013b4e:	f7ec ff87 	bl	8000a60 <__aeabi_dcmpgt>
 8013b52:	2800      	cmp	r0, #0
 8013b54:	d0c2      	beq.n	8013adc <ceil+0x3c>
 8013b56:	2c00      	cmp	r4, #0
 8013b58:	dd0a      	ble.n	8013b70 <ceil+0xd0>
 8013b5a:	2e14      	cmp	r6, #20
 8013b5c:	d101      	bne.n	8013b62 <ceil+0xc2>
 8013b5e:	3401      	adds	r4, #1
 8013b60:	e006      	b.n	8013b70 <ceil+0xd0>
 8013b62:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013b66:	2301      	movs	r3, #1
 8013b68:	40b3      	lsls	r3, r6
 8013b6a:	441d      	add	r5, r3
 8013b6c:	45a8      	cmp	r8, r5
 8013b6e:	d8f6      	bhi.n	8013b5e <ceil+0xbe>
 8013b70:	ea25 0507 	bic.w	r5, r5, r7
 8013b74:	e7b2      	b.n	8013adc <ceil+0x3c>
 8013b76:	2500      	movs	r5, #0
 8013b78:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8013b7c:	e7ae      	b.n	8013adc <ceil+0x3c>
 8013b7e:	4c05      	ldr	r4, [pc, #20]	@ (8013b94 <ceil+0xf4>)
 8013b80:	2500      	movs	r5, #0
 8013b82:	e7ab      	b.n	8013adc <ceil+0x3c>
 8013b84:	f3af 8000 	nop.w
 8013b88:	8800759c 	.word	0x8800759c
 8013b8c:	7e37e43c 	.word	0x7e37e43c
 8013b90:	000fffff 	.word	0x000fffff
 8013b94:	3ff00000 	.word	0x3ff00000

08013b98 <floor>:
 8013b98:	ec51 0b10 	vmov	r0, r1, d0
 8013b9c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ba4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8013ba8:	2e13      	cmp	r6, #19
 8013baa:	460c      	mov	r4, r1
 8013bac:	4605      	mov	r5, r0
 8013bae:	4680      	mov	r8, r0
 8013bb0:	dc34      	bgt.n	8013c1c <floor+0x84>
 8013bb2:	2e00      	cmp	r6, #0
 8013bb4:	da17      	bge.n	8013be6 <floor+0x4e>
 8013bb6:	a332      	add	r3, pc, #200	@ (adr r3, 8013c80 <floor+0xe8>)
 8013bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bbc:	f7ec fb0a 	bl	80001d4 <__adddf3>
 8013bc0:	2200      	movs	r2, #0
 8013bc2:	2300      	movs	r3, #0
 8013bc4:	f7ec ff4c 	bl	8000a60 <__aeabi_dcmpgt>
 8013bc8:	b150      	cbz	r0, 8013be0 <floor+0x48>
 8013bca:	2c00      	cmp	r4, #0
 8013bcc:	da55      	bge.n	8013c7a <floor+0xe2>
 8013bce:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8013bd2:	432c      	orrs	r4, r5
 8013bd4:	2500      	movs	r5, #0
 8013bd6:	42ac      	cmp	r4, r5
 8013bd8:	4c2b      	ldr	r4, [pc, #172]	@ (8013c88 <floor+0xf0>)
 8013bda:	bf08      	it	eq
 8013bdc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8013be0:	4621      	mov	r1, r4
 8013be2:	4628      	mov	r0, r5
 8013be4:	e023      	b.n	8013c2e <floor+0x96>
 8013be6:	4f29      	ldr	r7, [pc, #164]	@ (8013c8c <floor+0xf4>)
 8013be8:	4137      	asrs	r7, r6
 8013bea:	ea01 0307 	and.w	r3, r1, r7
 8013bee:	4303      	orrs	r3, r0
 8013bf0:	d01d      	beq.n	8013c2e <floor+0x96>
 8013bf2:	a323      	add	r3, pc, #140	@ (adr r3, 8013c80 <floor+0xe8>)
 8013bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bf8:	f7ec faec 	bl	80001d4 <__adddf3>
 8013bfc:	2200      	movs	r2, #0
 8013bfe:	2300      	movs	r3, #0
 8013c00:	f7ec ff2e 	bl	8000a60 <__aeabi_dcmpgt>
 8013c04:	2800      	cmp	r0, #0
 8013c06:	d0eb      	beq.n	8013be0 <floor+0x48>
 8013c08:	2c00      	cmp	r4, #0
 8013c0a:	bfbe      	ittt	lt
 8013c0c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8013c10:	4133      	asrlt	r3, r6
 8013c12:	18e4      	addlt	r4, r4, r3
 8013c14:	ea24 0407 	bic.w	r4, r4, r7
 8013c18:	2500      	movs	r5, #0
 8013c1a:	e7e1      	b.n	8013be0 <floor+0x48>
 8013c1c:	2e33      	cmp	r6, #51	@ 0x33
 8013c1e:	dd0a      	ble.n	8013c36 <floor+0x9e>
 8013c20:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013c24:	d103      	bne.n	8013c2e <floor+0x96>
 8013c26:	4602      	mov	r2, r0
 8013c28:	460b      	mov	r3, r1
 8013c2a:	f7ec fad3 	bl	80001d4 <__adddf3>
 8013c2e:	ec41 0b10 	vmov	d0, r0, r1
 8013c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c36:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013c3a:	f04f 37ff 	mov.w	r7, #4294967295
 8013c3e:	40df      	lsrs	r7, r3
 8013c40:	4207      	tst	r7, r0
 8013c42:	d0f4      	beq.n	8013c2e <floor+0x96>
 8013c44:	a30e      	add	r3, pc, #56	@ (adr r3, 8013c80 <floor+0xe8>)
 8013c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c4a:	f7ec fac3 	bl	80001d4 <__adddf3>
 8013c4e:	2200      	movs	r2, #0
 8013c50:	2300      	movs	r3, #0
 8013c52:	f7ec ff05 	bl	8000a60 <__aeabi_dcmpgt>
 8013c56:	2800      	cmp	r0, #0
 8013c58:	d0c2      	beq.n	8013be0 <floor+0x48>
 8013c5a:	2c00      	cmp	r4, #0
 8013c5c:	da0a      	bge.n	8013c74 <floor+0xdc>
 8013c5e:	2e14      	cmp	r6, #20
 8013c60:	d101      	bne.n	8013c66 <floor+0xce>
 8013c62:	3401      	adds	r4, #1
 8013c64:	e006      	b.n	8013c74 <floor+0xdc>
 8013c66:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013c6a:	2301      	movs	r3, #1
 8013c6c:	40b3      	lsls	r3, r6
 8013c6e:	441d      	add	r5, r3
 8013c70:	4545      	cmp	r5, r8
 8013c72:	d3f6      	bcc.n	8013c62 <floor+0xca>
 8013c74:	ea25 0507 	bic.w	r5, r5, r7
 8013c78:	e7b2      	b.n	8013be0 <floor+0x48>
 8013c7a:	2500      	movs	r5, #0
 8013c7c:	462c      	mov	r4, r5
 8013c7e:	e7af      	b.n	8013be0 <floor+0x48>
 8013c80:	8800759c 	.word	0x8800759c
 8013c84:	7e37e43c 	.word	0x7e37e43c
 8013c88:	bff00000 	.word	0xbff00000
 8013c8c:	000fffff 	.word	0x000fffff

08013c90 <__ieee754_atan2>:
 8013c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c94:	ec57 6b11 	vmov	r6, r7, d1
 8013c98:	4273      	negs	r3, r6
 8013c9a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8013e18 <__ieee754_atan2+0x188>
 8013c9e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8013ca2:	4333      	orrs	r3, r6
 8013ca4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013ca8:	4543      	cmp	r3, r8
 8013caa:	ec51 0b10 	vmov	r0, r1, d0
 8013cae:	4635      	mov	r5, r6
 8013cb0:	d809      	bhi.n	8013cc6 <__ieee754_atan2+0x36>
 8013cb2:	4244      	negs	r4, r0
 8013cb4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013cb8:	4304      	orrs	r4, r0
 8013cba:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013cbe:	4544      	cmp	r4, r8
 8013cc0:	468e      	mov	lr, r1
 8013cc2:	4681      	mov	r9, r0
 8013cc4:	d907      	bls.n	8013cd6 <__ieee754_atan2+0x46>
 8013cc6:	4632      	mov	r2, r6
 8013cc8:	463b      	mov	r3, r7
 8013cca:	f7ec fa83 	bl	80001d4 <__adddf3>
 8013cce:	ec41 0b10 	vmov	d0, r0, r1
 8013cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013cd6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8013cda:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8013cde:	4334      	orrs	r4, r6
 8013ce0:	d103      	bne.n	8013cea <__ieee754_atan2+0x5a>
 8013ce2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ce6:	f000 b89b 	b.w	8013e20 <atan>
 8013cea:	17bc      	asrs	r4, r7, #30
 8013cec:	f004 0402 	and.w	r4, r4, #2
 8013cf0:	ea53 0909 	orrs.w	r9, r3, r9
 8013cf4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8013cf8:	d107      	bne.n	8013d0a <__ieee754_atan2+0x7a>
 8013cfa:	2c02      	cmp	r4, #2
 8013cfc:	d05f      	beq.n	8013dbe <__ieee754_atan2+0x12e>
 8013cfe:	2c03      	cmp	r4, #3
 8013d00:	d1e5      	bne.n	8013cce <__ieee754_atan2+0x3e>
 8013d02:	a143      	add	r1, pc, #268	@ (adr r1, 8013e10 <__ieee754_atan2+0x180>)
 8013d04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d08:	e7e1      	b.n	8013cce <__ieee754_atan2+0x3e>
 8013d0a:	4315      	orrs	r5, r2
 8013d0c:	d106      	bne.n	8013d1c <__ieee754_atan2+0x8c>
 8013d0e:	f1be 0f00 	cmp.w	lr, #0
 8013d12:	db5f      	blt.n	8013dd4 <__ieee754_atan2+0x144>
 8013d14:	a136      	add	r1, pc, #216	@ (adr r1, 8013df0 <__ieee754_atan2+0x160>)
 8013d16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d1a:	e7d8      	b.n	8013cce <__ieee754_atan2+0x3e>
 8013d1c:	4542      	cmp	r2, r8
 8013d1e:	d10f      	bne.n	8013d40 <__ieee754_atan2+0xb0>
 8013d20:	4293      	cmp	r3, r2
 8013d22:	f104 34ff 	add.w	r4, r4, #4294967295
 8013d26:	d107      	bne.n	8013d38 <__ieee754_atan2+0xa8>
 8013d28:	2c02      	cmp	r4, #2
 8013d2a:	d84c      	bhi.n	8013dc6 <__ieee754_atan2+0x136>
 8013d2c:	4b36      	ldr	r3, [pc, #216]	@ (8013e08 <__ieee754_atan2+0x178>)
 8013d2e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013d32:	e9d3 0100 	ldrd	r0, r1, [r3]
 8013d36:	e7ca      	b.n	8013cce <__ieee754_atan2+0x3e>
 8013d38:	2c02      	cmp	r4, #2
 8013d3a:	d848      	bhi.n	8013dce <__ieee754_atan2+0x13e>
 8013d3c:	4b33      	ldr	r3, [pc, #204]	@ (8013e0c <__ieee754_atan2+0x17c>)
 8013d3e:	e7f6      	b.n	8013d2e <__ieee754_atan2+0x9e>
 8013d40:	4543      	cmp	r3, r8
 8013d42:	d0e4      	beq.n	8013d0e <__ieee754_atan2+0x7e>
 8013d44:	1a9b      	subs	r3, r3, r2
 8013d46:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8013d4a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013d4e:	da1e      	bge.n	8013d8e <__ieee754_atan2+0xfe>
 8013d50:	2f00      	cmp	r7, #0
 8013d52:	da01      	bge.n	8013d58 <__ieee754_atan2+0xc8>
 8013d54:	323c      	adds	r2, #60	@ 0x3c
 8013d56:	db1e      	blt.n	8013d96 <__ieee754_atan2+0x106>
 8013d58:	4632      	mov	r2, r6
 8013d5a:	463b      	mov	r3, r7
 8013d5c:	f7ec fd1a 	bl	8000794 <__aeabi_ddiv>
 8013d60:	ec41 0b10 	vmov	d0, r0, r1
 8013d64:	f000 f9f4 	bl	8014150 <fabs>
 8013d68:	f000 f85a 	bl	8013e20 <atan>
 8013d6c:	ec51 0b10 	vmov	r0, r1, d0
 8013d70:	2c01      	cmp	r4, #1
 8013d72:	d013      	beq.n	8013d9c <__ieee754_atan2+0x10c>
 8013d74:	2c02      	cmp	r4, #2
 8013d76:	d015      	beq.n	8013da4 <__ieee754_atan2+0x114>
 8013d78:	2c00      	cmp	r4, #0
 8013d7a:	d0a8      	beq.n	8013cce <__ieee754_atan2+0x3e>
 8013d7c:	a318      	add	r3, pc, #96	@ (adr r3, 8013de0 <__ieee754_atan2+0x150>)
 8013d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d82:	f7ec fa25 	bl	80001d0 <__aeabi_dsub>
 8013d86:	a318      	add	r3, pc, #96	@ (adr r3, 8013de8 <__ieee754_atan2+0x158>)
 8013d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d8c:	e014      	b.n	8013db8 <__ieee754_atan2+0x128>
 8013d8e:	a118      	add	r1, pc, #96	@ (adr r1, 8013df0 <__ieee754_atan2+0x160>)
 8013d90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d94:	e7ec      	b.n	8013d70 <__ieee754_atan2+0xe0>
 8013d96:	2000      	movs	r0, #0
 8013d98:	2100      	movs	r1, #0
 8013d9a:	e7e9      	b.n	8013d70 <__ieee754_atan2+0xe0>
 8013d9c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013da0:	4619      	mov	r1, r3
 8013da2:	e794      	b.n	8013cce <__ieee754_atan2+0x3e>
 8013da4:	a30e      	add	r3, pc, #56	@ (adr r3, 8013de0 <__ieee754_atan2+0x150>)
 8013da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013daa:	f7ec fa11 	bl	80001d0 <__aeabi_dsub>
 8013dae:	4602      	mov	r2, r0
 8013db0:	460b      	mov	r3, r1
 8013db2:	a10d      	add	r1, pc, #52	@ (adr r1, 8013de8 <__ieee754_atan2+0x158>)
 8013db4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013db8:	f7ec fa0a 	bl	80001d0 <__aeabi_dsub>
 8013dbc:	e787      	b.n	8013cce <__ieee754_atan2+0x3e>
 8013dbe:	a10a      	add	r1, pc, #40	@ (adr r1, 8013de8 <__ieee754_atan2+0x158>)
 8013dc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013dc4:	e783      	b.n	8013cce <__ieee754_atan2+0x3e>
 8013dc6:	a10c      	add	r1, pc, #48	@ (adr r1, 8013df8 <__ieee754_atan2+0x168>)
 8013dc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013dcc:	e77f      	b.n	8013cce <__ieee754_atan2+0x3e>
 8013dce:	2000      	movs	r0, #0
 8013dd0:	2100      	movs	r1, #0
 8013dd2:	e77c      	b.n	8013cce <__ieee754_atan2+0x3e>
 8013dd4:	a10a      	add	r1, pc, #40	@ (adr r1, 8013e00 <__ieee754_atan2+0x170>)
 8013dd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013dda:	e778      	b.n	8013cce <__ieee754_atan2+0x3e>
 8013ddc:	f3af 8000 	nop.w
 8013de0:	33145c07 	.word	0x33145c07
 8013de4:	3ca1a626 	.word	0x3ca1a626
 8013de8:	54442d18 	.word	0x54442d18
 8013dec:	400921fb 	.word	0x400921fb
 8013df0:	54442d18 	.word	0x54442d18
 8013df4:	3ff921fb 	.word	0x3ff921fb
 8013df8:	54442d18 	.word	0x54442d18
 8013dfc:	3fe921fb 	.word	0x3fe921fb
 8013e00:	54442d18 	.word	0x54442d18
 8013e04:	bff921fb 	.word	0xbff921fb
 8013e08:	080152b0 	.word	0x080152b0
 8013e0c:	08015298 	.word	0x08015298
 8013e10:	54442d18 	.word	0x54442d18
 8013e14:	c00921fb 	.word	0xc00921fb
 8013e18:	7ff00000 	.word	0x7ff00000
 8013e1c:	00000000 	.word	0x00000000

08013e20 <atan>:
 8013e20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e24:	ec55 4b10 	vmov	r4, r5, d0
 8013e28:	4bbf      	ldr	r3, [pc, #764]	@ (8014128 <atan+0x308>)
 8013e2a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8013e2e:	429e      	cmp	r6, r3
 8013e30:	46ab      	mov	fp, r5
 8013e32:	d918      	bls.n	8013e66 <atan+0x46>
 8013e34:	4bbd      	ldr	r3, [pc, #756]	@ (801412c <atan+0x30c>)
 8013e36:	429e      	cmp	r6, r3
 8013e38:	d801      	bhi.n	8013e3e <atan+0x1e>
 8013e3a:	d109      	bne.n	8013e50 <atan+0x30>
 8013e3c:	b144      	cbz	r4, 8013e50 <atan+0x30>
 8013e3e:	4622      	mov	r2, r4
 8013e40:	462b      	mov	r3, r5
 8013e42:	4620      	mov	r0, r4
 8013e44:	4629      	mov	r1, r5
 8013e46:	f7ec f9c5 	bl	80001d4 <__adddf3>
 8013e4a:	4604      	mov	r4, r0
 8013e4c:	460d      	mov	r5, r1
 8013e4e:	e006      	b.n	8013e5e <atan+0x3e>
 8013e50:	f1bb 0f00 	cmp.w	fp, #0
 8013e54:	f340 812b 	ble.w	80140ae <atan+0x28e>
 8013e58:	a597      	add	r5, pc, #604	@ (adr r5, 80140b8 <atan+0x298>)
 8013e5a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013e5e:	ec45 4b10 	vmov	d0, r4, r5
 8013e62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e66:	4bb2      	ldr	r3, [pc, #712]	@ (8014130 <atan+0x310>)
 8013e68:	429e      	cmp	r6, r3
 8013e6a:	d813      	bhi.n	8013e94 <atan+0x74>
 8013e6c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8013e70:	429e      	cmp	r6, r3
 8013e72:	d80c      	bhi.n	8013e8e <atan+0x6e>
 8013e74:	a392      	add	r3, pc, #584	@ (adr r3, 80140c0 <atan+0x2a0>)
 8013e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e7a:	4620      	mov	r0, r4
 8013e7c:	4629      	mov	r1, r5
 8013e7e:	f7ec f9a9 	bl	80001d4 <__adddf3>
 8013e82:	4bac      	ldr	r3, [pc, #688]	@ (8014134 <atan+0x314>)
 8013e84:	2200      	movs	r2, #0
 8013e86:	f7ec fdeb 	bl	8000a60 <__aeabi_dcmpgt>
 8013e8a:	2800      	cmp	r0, #0
 8013e8c:	d1e7      	bne.n	8013e5e <atan+0x3e>
 8013e8e:	f04f 3aff 	mov.w	sl, #4294967295
 8013e92:	e029      	b.n	8013ee8 <atan+0xc8>
 8013e94:	f000 f95c 	bl	8014150 <fabs>
 8013e98:	4ba7      	ldr	r3, [pc, #668]	@ (8014138 <atan+0x318>)
 8013e9a:	429e      	cmp	r6, r3
 8013e9c:	ec55 4b10 	vmov	r4, r5, d0
 8013ea0:	f200 80bc 	bhi.w	801401c <atan+0x1fc>
 8013ea4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8013ea8:	429e      	cmp	r6, r3
 8013eaa:	f200 809e 	bhi.w	8013fea <atan+0x1ca>
 8013eae:	4622      	mov	r2, r4
 8013eb0:	462b      	mov	r3, r5
 8013eb2:	4620      	mov	r0, r4
 8013eb4:	4629      	mov	r1, r5
 8013eb6:	f7ec f98d 	bl	80001d4 <__adddf3>
 8013eba:	4b9e      	ldr	r3, [pc, #632]	@ (8014134 <atan+0x314>)
 8013ebc:	2200      	movs	r2, #0
 8013ebe:	f7ec f987 	bl	80001d0 <__aeabi_dsub>
 8013ec2:	2200      	movs	r2, #0
 8013ec4:	4606      	mov	r6, r0
 8013ec6:	460f      	mov	r7, r1
 8013ec8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8013ecc:	4620      	mov	r0, r4
 8013ece:	4629      	mov	r1, r5
 8013ed0:	f7ec f980 	bl	80001d4 <__adddf3>
 8013ed4:	4602      	mov	r2, r0
 8013ed6:	460b      	mov	r3, r1
 8013ed8:	4630      	mov	r0, r6
 8013eda:	4639      	mov	r1, r7
 8013edc:	f7ec fc5a 	bl	8000794 <__aeabi_ddiv>
 8013ee0:	f04f 0a00 	mov.w	sl, #0
 8013ee4:	4604      	mov	r4, r0
 8013ee6:	460d      	mov	r5, r1
 8013ee8:	4622      	mov	r2, r4
 8013eea:	462b      	mov	r3, r5
 8013eec:	4620      	mov	r0, r4
 8013eee:	4629      	mov	r1, r5
 8013ef0:	f7ec fb26 	bl	8000540 <__aeabi_dmul>
 8013ef4:	4602      	mov	r2, r0
 8013ef6:	460b      	mov	r3, r1
 8013ef8:	4680      	mov	r8, r0
 8013efa:	4689      	mov	r9, r1
 8013efc:	f7ec fb20 	bl	8000540 <__aeabi_dmul>
 8013f00:	a371      	add	r3, pc, #452	@ (adr r3, 80140c8 <atan+0x2a8>)
 8013f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f06:	4606      	mov	r6, r0
 8013f08:	460f      	mov	r7, r1
 8013f0a:	f7ec fb19 	bl	8000540 <__aeabi_dmul>
 8013f0e:	a370      	add	r3, pc, #448	@ (adr r3, 80140d0 <atan+0x2b0>)
 8013f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f14:	f7ec f95e 	bl	80001d4 <__adddf3>
 8013f18:	4632      	mov	r2, r6
 8013f1a:	463b      	mov	r3, r7
 8013f1c:	f7ec fb10 	bl	8000540 <__aeabi_dmul>
 8013f20:	a36d      	add	r3, pc, #436	@ (adr r3, 80140d8 <atan+0x2b8>)
 8013f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f26:	f7ec f955 	bl	80001d4 <__adddf3>
 8013f2a:	4632      	mov	r2, r6
 8013f2c:	463b      	mov	r3, r7
 8013f2e:	f7ec fb07 	bl	8000540 <__aeabi_dmul>
 8013f32:	a36b      	add	r3, pc, #428	@ (adr r3, 80140e0 <atan+0x2c0>)
 8013f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f38:	f7ec f94c 	bl	80001d4 <__adddf3>
 8013f3c:	4632      	mov	r2, r6
 8013f3e:	463b      	mov	r3, r7
 8013f40:	f7ec fafe 	bl	8000540 <__aeabi_dmul>
 8013f44:	a368      	add	r3, pc, #416	@ (adr r3, 80140e8 <atan+0x2c8>)
 8013f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f4a:	f7ec f943 	bl	80001d4 <__adddf3>
 8013f4e:	4632      	mov	r2, r6
 8013f50:	463b      	mov	r3, r7
 8013f52:	f7ec faf5 	bl	8000540 <__aeabi_dmul>
 8013f56:	a366      	add	r3, pc, #408	@ (adr r3, 80140f0 <atan+0x2d0>)
 8013f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f5c:	f7ec f93a 	bl	80001d4 <__adddf3>
 8013f60:	4642      	mov	r2, r8
 8013f62:	464b      	mov	r3, r9
 8013f64:	f7ec faec 	bl	8000540 <__aeabi_dmul>
 8013f68:	a363      	add	r3, pc, #396	@ (adr r3, 80140f8 <atan+0x2d8>)
 8013f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f6e:	4680      	mov	r8, r0
 8013f70:	4689      	mov	r9, r1
 8013f72:	4630      	mov	r0, r6
 8013f74:	4639      	mov	r1, r7
 8013f76:	f7ec fae3 	bl	8000540 <__aeabi_dmul>
 8013f7a:	a361      	add	r3, pc, #388	@ (adr r3, 8014100 <atan+0x2e0>)
 8013f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f80:	f7ec f926 	bl	80001d0 <__aeabi_dsub>
 8013f84:	4632      	mov	r2, r6
 8013f86:	463b      	mov	r3, r7
 8013f88:	f7ec fada 	bl	8000540 <__aeabi_dmul>
 8013f8c:	a35e      	add	r3, pc, #376	@ (adr r3, 8014108 <atan+0x2e8>)
 8013f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f92:	f7ec f91d 	bl	80001d0 <__aeabi_dsub>
 8013f96:	4632      	mov	r2, r6
 8013f98:	463b      	mov	r3, r7
 8013f9a:	f7ec fad1 	bl	8000540 <__aeabi_dmul>
 8013f9e:	a35c      	add	r3, pc, #368	@ (adr r3, 8014110 <atan+0x2f0>)
 8013fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fa4:	f7ec f914 	bl	80001d0 <__aeabi_dsub>
 8013fa8:	4632      	mov	r2, r6
 8013faa:	463b      	mov	r3, r7
 8013fac:	f7ec fac8 	bl	8000540 <__aeabi_dmul>
 8013fb0:	a359      	add	r3, pc, #356	@ (adr r3, 8014118 <atan+0x2f8>)
 8013fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fb6:	f7ec f90b 	bl	80001d0 <__aeabi_dsub>
 8013fba:	4632      	mov	r2, r6
 8013fbc:	463b      	mov	r3, r7
 8013fbe:	f7ec fabf 	bl	8000540 <__aeabi_dmul>
 8013fc2:	4602      	mov	r2, r0
 8013fc4:	460b      	mov	r3, r1
 8013fc6:	4640      	mov	r0, r8
 8013fc8:	4649      	mov	r1, r9
 8013fca:	f7ec f903 	bl	80001d4 <__adddf3>
 8013fce:	4622      	mov	r2, r4
 8013fd0:	462b      	mov	r3, r5
 8013fd2:	f7ec fab5 	bl	8000540 <__aeabi_dmul>
 8013fd6:	f1ba 3fff 	cmp.w	sl, #4294967295
 8013fda:	4602      	mov	r2, r0
 8013fdc:	460b      	mov	r3, r1
 8013fde:	d148      	bne.n	8014072 <atan+0x252>
 8013fe0:	4620      	mov	r0, r4
 8013fe2:	4629      	mov	r1, r5
 8013fe4:	f7ec f8f4 	bl	80001d0 <__aeabi_dsub>
 8013fe8:	e72f      	b.n	8013e4a <atan+0x2a>
 8013fea:	4b52      	ldr	r3, [pc, #328]	@ (8014134 <atan+0x314>)
 8013fec:	2200      	movs	r2, #0
 8013fee:	4620      	mov	r0, r4
 8013ff0:	4629      	mov	r1, r5
 8013ff2:	f7ec f8ed 	bl	80001d0 <__aeabi_dsub>
 8013ff6:	4b4f      	ldr	r3, [pc, #316]	@ (8014134 <atan+0x314>)
 8013ff8:	4606      	mov	r6, r0
 8013ffa:	460f      	mov	r7, r1
 8013ffc:	2200      	movs	r2, #0
 8013ffe:	4620      	mov	r0, r4
 8014000:	4629      	mov	r1, r5
 8014002:	f7ec f8e7 	bl	80001d4 <__adddf3>
 8014006:	4602      	mov	r2, r0
 8014008:	460b      	mov	r3, r1
 801400a:	4630      	mov	r0, r6
 801400c:	4639      	mov	r1, r7
 801400e:	f7ec fbc1 	bl	8000794 <__aeabi_ddiv>
 8014012:	f04f 0a01 	mov.w	sl, #1
 8014016:	4604      	mov	r4, r0
 8014018:	460d      	mov	r5, r1
 801401a:	e765      	b.n	8013ee8 <atan+0xc8>
 801401c:	4b47      	ldr	r3, [pc, #284]	@ (801413c <atan+0x31c>)
 801401e:	429e      	cmp	r6, r3
 8014020:	d21c      	bcs.n	801405c <atan+0x23c>
 8014022:	4b47      	ldr	r3, [pc, #284]	@ (8014140 <atan+0x320>)
 8014024:	2200      	movs	r2, #0
 8014026:	4620      	mov	r0, r4
 8014028:	4629      	mov	r1, r5
 801402a:	f7ec f8d1 	bl	80001d0 <__aeabi_dsub>
 801402e:	4b44      	ldr	r3, [pc, #272]	@ (8014140 <atan+0x320>)
 8014030:	4606      	mov	r6, r0
 8014032:	460f      	mov	r7, r1
 8014034:	2200      	movs	r2, #0
 8014036:	4620      	mov	r0, r4
 8014038:	4629      	mov	r1, r5
 801403a:	f7ec fa81 	bl	8000540 <__aeabi_dmul>
 801403e:	4b3d      	ldr	r3, [pc, #244]	@ (8014134 <atan+0x314>)
 8014040:	2200      	movs	r2, #0
 8014042:	f7ec f8c7 	bl	80001d4 <__adddf3>
 8014046:	4602      	mov	r2, r0
 8014048:	460b      	mov	r3, r1
 801404a:	4630      	mov	r0, r6
 801404c:	4639      	mov	r1, r7
 801404e:	f7ec fba1 	bl	8000794 <__aeabi_ddiv>
 8014052:	f04f 0a02 	mov.w	sl, #2
 8014056:	4604      	mov	r4, r0
 8014058:	460d      	mov	r5, r1
 801405a:	e745      	b.n	8013ee8 <atan+0xc8>
 801405c:	4622      	mov	r2, r4
 801405e:	462b      	mov	r3, r5
 8014060:	4938      	ldr	r1, [pc, #224]	@ (8014144 <atan+0x324>)
 8014062:	2000      	movs	r0, #0
 8014064:	f7ec fb96 	bl	8000794 <__aeabi_ddiv>
 8014068:	f04f 0a03 	mov.w	sl, #3
 801406c:	4604      	mov	r4, r0
 801406e:	460d      	mov	r5, r1
 8014070:	e73a      	b.n	8013ee8 <atan+0xc8>
 8014072:	4b35      	ldr	r3, [pc, #212]	@ (8014148 <atan+0x328>)
 8014074:	4e35      	ldr	r6, [pc, #212]	@ (801414c <atan+0x32c>)
 8014076:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801407a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801407e:	f7ec f8a7 	bl	80001d0 <__aeabi_dsub>
 8014082:	4622      	mov	r2, r4
 8014084:	462b      	mov	r3, r5
 8014086:	f7ec f8a3 	bl	80001d0 <__aeabi_dsub>
 801408a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801408e:	4602      	mov	r2, r0
 8014090:	460b      	mov	r3, r1
 8014092:	e9d6 0100 	ldrd	r0, r1, [r6]
 8014096:	f7ec f89b 	bl	80001d0 <__aeabi_dsub>
 801409a:	f1bb 0f00 	cmp.w	fp, #0
 801409e:	4604      	mov	r4, r0
 80140a0:	460d      	mov	r5, r1
 80140a2:	f6bf aedc 	bge.w	8013e5e <atan+0x3e>
 80140a6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80140aa:	461d      	mov	r5, r3
 80140ac:	e6d7      	b.n	8013e5e <atan+0x3e>
 80140ae:	a51c      	add	r5, pc, #112	@ (adr r5, 8014120 <atan+0x300>)
 80140b0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80140b4:	e6d3      	b.n	8013e5e <atan+0x3e>
 80140b6:	bf00      	nop
 80140b8:	54442d18 	.word	0x54442d18
 80140bc:	3ff921fb 	.word	0x3ff921fb
 80140c0:	8800759c 	.word	0x8800759c
 80140c4:	7e37e43c 	.word	0x7e37e43c
 80140c8:	e322da11 	.word	0xe322da11
 80140cc:	3f90ad3a 	.word	0x3f90ad3a
 80140d0:	24760deb 	.word	0x24760deb
 80140d4:	3fa97b4b 	.word	0x3fa97b4b
 80140d8:	a0d03d51 	.word	0xa0d03d51
 80140dc:	3fb10d66 	.word	0x3fb10d66
 80140e0:	c54c206e 	.word	0xc54c206e
 80140e4:	3fb745cd 	.word	0x3fb745cd
 80140e8:	920083ff 	.word	0x920083ff
 80140ec:	3fc24924 	.word	0x3fc24924
 80140f0:	5555550d 	.word	0x5555550d
 80140f4:	3fd55555 	.word	0x3fd55555
 80140f8:	2c6a6c2f 	.word	0x2c6a6c2f
 80140fc:	bfa2b444 	.word	0xbfa2b444
 8014100:	52defd9a 	.word	0x52defd9a
 8014104:	3fadde2d 	.word	0x3fadde2d
 8014108:	af749a6d 	.word	0xaf749a6d
 801410c:	3fb3b0f2 	.word	0x3fb3b0f2
 8014110:	fe231671 	.word	0xfe231671
 8014114:	3fbc71c6 	.word	0x3fbc71c6
 8014118:	9998ebc4 	.word	0x9998ebc4
 801411c:	3fc99999 	.word	0x3fc99999
 8014120:	54442d18 	.word	0x54442d18
 8014124:	bff921fb 	.word	0xbff921fb
 8014128:	440fffff 	.word	0x440fffff
 801412c:	7ff00000 	.word	0x7ff00000
 8014130:	3fdbffff 	.word	0x3fdbffff
 8014134:	3ff00000 	.word	0x3ff00000
 8014138:	3ff2ffff 	.word	0x3ff2ffff
 801413c:	40038000 	.word	0x40038000
 8014140:	3ff80000 	.word	0x3ff80000
 8014144:	bff00000 	.word	0xbff00000
 8014148:	080152c8 	.word	0x080152c8
 801414c:	080152e8 	.word	0x080152e8

08014150 <fabs>:
 8014150:	ec51 0b10 	vmov	r0, r1, d0
 8014154:	4602      	mov	r2, r0
 8014156:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801415a:	ec43 2b10 	vmov	d0, r2, r3
 801415e:	4770      	bx	lr

08014160 <__kernel_cosf>:
 8014160:	ee10 3a10 	vmov	r3, s0
 8014164:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014168:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801416c:	eef0 6a40 	vmov.f32	s13, s0
 8014170:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014174:	d204      	bcs.n	8014180 <__kernel_cosf+0x20>
 8014176:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 801417a:	ee17 2a90 	vmov	r2, s15
 801417e:	b342      	cbz	r2, 80141d2 <__kernel_cosf+0x72>
 8014180:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8014184:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80141f0 <__kernel_cosf+0x90>
 8014188:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80141f4 <__kernel_cosf+0x94>
 801418c:	4a1a      	ldr	r2, [pc, #104]	@ (80141f8 <__kernel_cosf+0x98>)
 801418e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014192:	4293      	cmp	r3, r2
 8014194:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80141fc <__kernel_cosf+0x9c>
 8014198:	eee6 7a07 	vfma.f32	s15, s12, s14
 801419c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8014200 <__kernel_cosf+0xa0>
 80141a0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80141a4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8014204 <__kernel_cosf+0xa4>
 80141a8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80141ac:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8014208 <__kernel_cosf+0xa8>
 80141b0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80141b4:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80141b8:	ee26 6a07 	vmul.f32	s12, s12, s14
 80141bc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80141c0:	eee7 0a06 	vfma.f32	s1, s14, s12
 80141c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80141c8:	d804      	bhi.n	80141d4 <__kernel_cosf+0x74>
 80141ca:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80141ce:	ee30 0a67 	vsub.f32	s0, s0, s15
 80141d2:	4770      	bx	lr
 80141d4:	4a0d      	ldr	r2, [pc, #52]	@ (801420c <__kernel_cosf+0xac>)
 80141d6:	4293      	cmp	r3, r2
 80141d8:	bf9a      	itte	ls
 80141da:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80141de:	ee07 3a10 	vmovls	s14, r3
 80141e2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80141e6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80141ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80141ee:	e7ec      	b.n	80141ca <__kernel_cosf+0x6a>
 80141f0:	ad47d74e 	.word	0xad47d74e
 80141f4:	310f74f6 	.word	0x310f74f6
 80141f8:	3e999999 	.word	0x3e999999
 80141fc:	b493f27c 	.word	0xb493f27c
 8014200:	37d00d01 	.word	0x37d00d01
 8014204:	bab60b61 	.word	0xbab60b61
 8014208:	3d2aaaab 	.word	0x3d2aaaab
 801420c:	3f480000 	.word	0x3f480000

08014210 <__kernel_sinf>:
 8014210:	ee10 3a10 	vmov	r3, s0
 8014214:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014218:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801421c:	d204      	bcs.n	8014228 <__kernel_sinf+0x18>
 801421e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8014222:	ee17 3a90 	vmov	r3, s15
 8014226:	b35b      	cbz	r3, 8014280 <__kernel_sinf+0x70>
 8014228:	ee20 7a00 	vmul.f32	s14, s0, s0
 801422c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8014284 <__kernel_sinf+0x74>
 8014230:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8014288 <__kernel_sinf+0x78>
 8014234:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014238:	eddf 7a14 	vldr	s15, [pc, #80]	@ 801428c <__kernel_sinf+0x7c>
 801423c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014240:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8014290 <__kernel_sinf+0x80>
 8014244:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014248:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8014294 <__kernel_sinf+0x84>
 801424c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8014250:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014254:	b930      	cbnz	r0, 8014264 <__kernel_sinf+0x54>
 8014256:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8014298 <__kernel_sinf+0x88>
 801425a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801425e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8014262:	4770      	bx	lr
 8014264:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8014268:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801426c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8014270:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8014274:	eddf 7a09 	vldr	s15, [pc, #36]	@ 801429c <__kernel_sinf+0x8c>
 8014278:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801427c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8014280:	4770      	bx	lr
 8014282:	bf00      	nop
 8014284:	2f2ec9d3 	.word	0x2f2ec9d3
 8014288:	b2d72f34 	.word	0xb2d72f34
 801428c:	3638ef1b 	.word	0x3638ef1b
 8014290:	b9500d01 	.word	0xb9500d01
 8014294:	3c088889 	.word	0x3c088889
 8014298:	be2aaaab 	.word	0xbe2aaaab
 801429c:	3e2aaaab 	.word	0x3e2aaaab

080142a0 <__kernel_tanf>:
 80142a0:	b508      	push	{r3, lr}
 80142a2:	ee10 3a10 	vmov	r3, s0
 80142a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80142aa:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 80142ae:	eef0 7a40 	vmov.f32	s15, s0
 80142b2:	d217      	bcs.n	80142e4 <__kernel_tanf+0x44>
 80142b4:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 80142b8:	ee17 1a10 	vmov	r1, s14
 80142bc:	bb41      	cbnz	r1, 8014310 <__kernel_tanf+0x70>
 80142be:	1c43      	adds	r3, r0, #1
 80142c0:	4313      	orrs	r3, r2
 80142c2:	d108      	bne.n	80142d6 <__kernel_tanf+0x36>
 80142c4:	f7ff fa96 	bl	80137f4 <fabsf>
 80142c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80142cc:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80142d0:	eeb0 0a67 	vmov.f32	s0, s15
 80142d4:	bd08      	pop	{r3, pc}
 80142d6:	2801      	cmp	r0, #1
 80142d8:	d0fa      	beq.n	80142d0 <__kernel_tanf+0x30>
 80142da:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80142de:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80142e2:	e7f5      	b.n	80142d0 <__kernel_tanf+0x30>
 80142e4:	494c      	ldr	r1, [pc, #304]	@ (8014418 <__kernel_tanf+0x178>)
 80142e6:	428a      	cmp	r2, r1
 80142e8:	d312      	bcc.n	8014310 <__kernel_tanf+0x70>
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 801441c <__kernel_tanf+0x17c>
 80142f0:	bfb8      	it	lt
 80142f2:	eef1 7a40 	vneglt.f32	s15, s0
 80142f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80142fa:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014420 <__kernel_tanf+0x180>
 80142fe:	bfb8      	it	lt
 8014300:	eef1 0a60 	vneglt.f32	s1, s1
 8014304:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014308:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8014424 <__kernel_tanf+0x184>
 801430c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014310:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8014314:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8014428 <__kernel_tanf+0x188>
 8014318:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 801442c <__kernel_tanf+0x18c>
 801431c:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8014430 <__kernel_tanf+0x190>
 8014320:	493d      	ldr	r1, [pc, #244]	@ (8014418 <__kernel_tanf+0x178>)
 8014322:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8014326:	428a      	cmp	r2, r1
 8014328:	eea7 6a25 	vfma.f32	s12, s14, s11
 801432c:	eddf 5a41 	vldr	s11, [pc, #260]	@ 8014434 <__kernel_tanf+0x194>
 8014330:	eee6 5a07 	vfma.f32	s11, s12, s14
 8014334:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8014438 <__kernel_tanf+0x198>
 8014338:	eea5 6a87 	vfma.f32	s12, s11, s14
 801433c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 801443c <__kernel_tanf+0x19c>
 8014340:	eee6 5a07 	vfma.f32	s11, s12, s14
 8014344:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8014440 <__kernel_tanf+0x1a0>
 8014348:	eea5 6a87 	vfma.f32	s12, s11, s14
 801434c:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8014444 <__kernel_tanf+0x1a4>
 8014350:	eee7 5a05 	vfma.f32	s11, s14, s10
 8014354:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8014448 <__kernel_tanf+0x1a8>
 8014358:	eea5 5a87 	vfma.f32	s10, s11, s14
 801435c:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 801444c <__kernel_tanf+0x1ac>
 8014360:	eee5 5a07 	vfma.f32	s11, s10, s14
 8014364:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8014450 <__kernel_tanf+0x1b0>
 8014368:	eea5 5a87 	vfma.f32	s10, s11, s14
 801436c:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8014454 <__kernel_tanf+0x1b4>
 8014370:	eee5 5a07 	vfma.f32	s11, s10, s14
 8014374:	eeb0 7a46 	vmov.f32	s14, s12
 8014378:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801437c:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8014380:	eeb0 6a60 	vmov.f32	s12, s1
 8014384:	eea7 6a05 	vfma.f32	s12, s14, s10
 8014388:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8014458 <__kernel_tanf+0x1b8>
 801438c:	eee6 0a26 	vfma.f32	s1, s12, s13
 8014390:	eee5 0a07 	vfma.f32	s1, s10, s14
 8014394:	ee37 6aa0 	vadd.f32	s12, s15, s1
 8014398:	d31d      	bcc.n	80143d6 <__kernel_tanf+0x136>
 801439a:	ee07 0a10 	vmov	s14, r0
 801439e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80143a2:	ee26 5a06 	vmul.f32	s10, s12, s12
 80143a6:	ee36 6a07 	vadd.f32	s12, s12, s14
 80143aa:	179b      	asrs	r3, r3, #30
 80143ac:	eec5 5a06 	vdiv.f32	s11, s10, s12
 80143b0:	f003 0302 	and.w	r3, r3, #2
 80143b4:	f1c3 0301 	rsb	r3, r3, #1
 80143b8:	ee06 3a90 	vmov	s13, r3
 80143bc:	ee35 6ae0 	vsub.f32	s12, s11, s1
 80143c0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80143c4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80143c8:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80143cc:	eea7 7ac6 	vfms.f32	s14, s15, s12
 80143d0:	ee66 7a87 	vmul.f32	s15, s13, s14
 80143d4:	e77c      	b.n	80142d0 <__kernel_tanf+0x30>
 80143d6:	2801      	cmp	r0, #1
 80143d8:	d01b      	beq.n	8014412 <__kernel_tanf+0x172>
 80143da:	4b20      	ldr	r3, [pc, #128]	@ (801445c <__kernel_tanf+0x1bc>)
 80143dc:	ee16 2a10 	vmov	r2, s12
 80143e0:	401a      	ands	r2, r3
 80143e2:	ee05 2a90 	vmov	s11, r2
 80143e6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80143ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80143ee:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80143f2:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80143f6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80143fa:	ee16 2a90 	vmov	r2, s13
 80143fe:	4013      	ands	r3, r2
 8014400:	ee07 3a90 	vmov	s15, r3
 8014404:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8014408:	eea0 7aa7 	vfma.f32	s14, s1, s15
 801440c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8014410:	e75e      	b.n	80142d0 <__kernel_tanf+0x30>
 8014412:	eef0 7a46 	vmov.f32	s15, s12
 8014416:	e75b      	b.n	80142d0 <__kernel_tanf+0x30>
 8014418:	3f2ca140 	.word	0x3f2ca140
 801441c:	3f490fda 	.word	0x3f490fda
 8014420:	33222168 	.word	0x33222168
 8014424:	00000000 	.word	0x00000000
 8014428:	b79bae5f 	.word	0xb79bae5f
 801442c:	38a3f445 	.word	0x38a3f445
 8014430:	37d95384 	.word	0x37d95384
 8014434:	3a1a26c8 	.word	0x3a1a26c8
 8014438:	3b6b6916 	.word	0x3b6b6916
 801443c:	3cb327a4 	.word	0x3cb327a4
 8014440:	3e088889 	.word	0x3e088889
 8014444:	3895c07a 	.word	0x3895c07a
 8014448:	398137b9 	.word	0x398137b9
 801444c:	3abede48 	.word	0x3abede48
 8014450:	3c11371f 	.word	0x3c11371f
 8014454:	3d5d0dd1 	.word	0x3d5d0dd1
 8014458:	3eaaaaab 	.word	0x3eaaaaab
 801445c:	fffff000 	.word	0xfffff000

08014460 <__ieee754_asinf>:
 8014460:	b538      	push	{r3, r4, r5, lr}
 8014462:	ee10 5a10 	vmov	r5, s0
 8014466:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801446a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801446e:	ed2d 8b04 	vpush	{d8-d9}
 8014472:	d10c      	bne.n	801448e <__ieee754_asinf+0x2e>
 8014474:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80145e8 <__ieee754_asinf+0x188>
 8014478:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80145ec <__ieee754_asinf+0x18c>
 801447c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014480:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014484:	eeb0 0a67 	vmov.f32	s0, s15
 8014488:	ecbd 8b04 	vpop	{d8-d9}
 801448c:	bd38      	pop	{r3, r4, r5, pc}
 801448e:	d904      	bls.n	801449a <__ieee754_asinf+0x3a>
 8014490:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014494:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8014498:	e7f6      	b.n	8014488 <__ieee754_asinf+0x28>
 801449a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801449e:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80144a2:	d20b      	bcs.n	80144bc <__ieee754_asinf+0x5c>
 80144a4:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80144a8:	d252      	bcs.n	8014550 <__ieee754_asinf+0xf0>
 80144aa:	eddf 7a51 	vldr	s15, [pc, #324]	@ 80145f0 <__ieee754_asinf+0x190>
 80144ae:	ee70 7a27 	vadd.f32	s15, s0, s15
 80144b2:	eef4 7ae8 	vcmpe.f32	s15, s17
 80144b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80144ba:	dce5      	bgt.n	8014488 <__ieee754_asinf+0x28>
 80144bc:	f7ff f99a 	bl	80137f4 <fabsf>
 80144c0:	ee38 8ac0 	vsub.f32	s16, s17, s0
 80144c4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80144c8:	ee28 8a27 	vmul.f32	s16, s16, s15
 80144cc:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80145f4 <__ieee754_asinf+0x194>
 80144d0:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80145f8 <__ieee754_asinf+0x198>
 80144d4:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 80145fc <__ieee754_asinf+0x19c>
 80144d8:	eea8 7a27 	vfma.f32	s14, s16, s15
 80144dc:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8014600 <__ieee754_asinf+0x1a0>
 80144e0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80144e4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8014604 <__ieee754_asinf+0x1a4>
 80144e8:	eea7 7a88 	vfma.f32	s14, s15, s16
 80144ec:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8014608 <__ieee754_asinf+0x1a8>
 80144f0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80144f4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801460c <__ieee754_asinf+0x1ac>
 80144f8:	eea7 9a88 	vfma.f32	s18, s15, s16
 80144fc:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8014610 <__ieee754_asinf+0x1b0>
 8014500:	eee8 7a07 	vfma.f32	s15, s16, s14
 8014504:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8014614 <__ieee754_asinf+0x1b4>
 8014508:	eea7 7a88 	vfma.f32	s14, s15, s16
 801450c:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8014618 <__ieee754_asinf+0x1b8>
 8014510:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014514:	eeb0 0a48 	vmov.f32	s0, s16
 8014518:	eee7 8a88 	vfma.f32	s17, s15, s16
 801451c:	f000 fb28 	bl	8014b70 <__ieee754_sqrtf>
 8014520:	4b3e      	ldr	r3, [pc, #248]	@ (801461c <__ieee754_asinf+0x1bc>)
 8014522:	ee29 9a08 	vmul.f32	s18, s18, s16
 8014526:	429c      	cmp	r4, r3
 8014528:	ee89 6a28 	vdiv.f32	s12, s18, s17
 801452c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8014530:	d93d      	bls.n	80145ae <__ieee754_asinf+0x14e>
 8014532:	eea0 0a06 	vfma.f32	s0, s0, s12
 8014536:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8014620 <__ieee754_asinf+0x1c0>
 801453a:	eee0 7a26 	vfma.f32	s15, s0, s13
 801453e:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 80145ec <__ieee754_asinf+0x18c>
 8014542:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014546:	2d00      	cmp	r5, #0
 8014548:	bfd8      	it	le
 801454a:	eeb1 0a40 	vnegle.f32	s0, s0
 801454e:	e79b      	b.n	8014488 <__ieee754_asinf+0x28>
 8014550:	ee60 7a00 	vmul.f32	s15, s0, s0
 8014554:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80145f8 <__ieee754_asinf+0x198>
 8014558:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80145f4 <__ieee754_asinf+0x194>
 801455c:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 801460c <__ieee754_asinf+0x1ac>
 8014560:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014564:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8014600 <__ieee754_asinf+0x1a0>
 8014568:	eee7 6a27 	vfma.f32	s13, s14, s15
 801456c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8014604 <__ieee754_asinf+0x1a4>
 8014570:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014574:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8014608 <__ieee754_asinf+0x1a8>
 8014578:	eee7 6a27 	vfma.f32	s13, s14, s15
 801457c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80145fc <__ieee754_asinf+0x19c>
 8014580:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014584:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8014610 <__ieee754_asinf+0x1b0>
 8014588:	eee7 6a86 	vfma.f32	s13, s15, s12
 801458c:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8014614 <__ieee754_asinf+0x1b4>
 8014590:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8014594:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8014618 <__ieee754_asinf+0x1b8>
 8014598:	eee6 6a27 	vfma.f32	s13, s12, s15
 801459c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80145a0:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80145a4:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80145a8:	eea0 0a27 	vfma.f32	s0, s0, s15
 80145ac:	e76c      	b.n	8014488 <__ieee754_asinf+0x28>
 80145ae:	ee10 3a10 	vmov	r3, s0
 80145b2:	f36f 030b 	bfc	r3, #0, #12
 80145b6:	ee07 3a10 	vmov	s14, r3
 80145ba:	eea7 8a47 	vfms.f32	s16, s14, s14
 80145be:	ee70 5a00 	vadd.f32	s11, s0, s0
 80145c2:	ee30 0a07 	vadd.f32	s0, s0, s14
 80145c6:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80145e8 <__ieee754_asinf+0x188>
 80145ca:	ee88 5a00 	vdiv.f32	s10, s16, s0
 80145ce:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8014624 <__ieee754_asinf+0x1c4>
 80145d2:	eee5 7a66 	vfms.f32	s15, s10, s13
 80145d6:	eed5 7a86 	vfnms.f32	s15, s11, s12
 80145da:	eeb0 6a40 	vmov.f32	s12, s0
 80145de:	eea7 6a66 	vfms.f32	s12, s14, s13
 80145e2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80145e6:	e7ac      	b.n	8014542 <__ieee754_asinf+0xe2>
 80145e8:	b33bbd2e 	.word	0xb33bbd2e
 80145ec:	3fc90fdb 	.word	0x3fc90fdb
 80145f0:	7149f2ca 	.word	0x7149f2ca
 80145f4:	3a4f7f04 	.word	0x3a4f7f04
 80145f8:	3811ef08 	.word	0x3811ef08
 80145fc:	3e2aaaab 	.word	0x3e2aaaab
 8014600:	bd241146 	.word	0xbd241146
 8014604:	3e4e0aa8 	.word	0x3e4e0aa8
 8014608:	bea6b090 	.word	0xbea6b090
 801460c:	3d9dc62e 	.word	0x3d9dc62e
 8014610:	bf303361 	.word	0xbf303361
 8014614:	4001572d 	.word	0x4001572d
 8014618:	c019d139 	.word	0xc019d139
 801461c:	3f799999 	.word	0x3f799999
 8014620:	333bbd2e 	.word	0x333bbd2e
 8014624:	3f490fdb 	.word	0x3f490fdb

08014628 <__ieee754_atan2f>:
 8014628:	ee10 2a90 	vmov	r2, s1
 801462c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8014630:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014634:	b510      	push	{r4, lr}
 8014636:	eef0 7a40 	vmov.f32	s15, s0
 801463a:	d806      	bhi.n	801464a <__ieee754_atan2f+0x22>
 801463c:	ee10 0a10 	vmov	r0, s0
 8014640:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8014644:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014648:	d904      	bls.n	8014654 <__ieee754_atan2f+0x2c>
 801464a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801464e:	eeb0 0a67 	vmov.f32	s0, s15
 8014652:	bd10      	pop	{r4, pc}
 8014654:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8014658:	d103      	bne.n	8014662 <__ieee754_atan2f+0x3a>
 801465a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801465e:	f000 b9b3 	b.w	80149c8 <atanf>
 8014662:	1794      	asrs	r4, r2, #30
 8014664:	f004 0402 	and.w	r4, r4, #2
 8014668:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801466c:	b943      	cbnz	r3, 8014680 <__ieee754_atan2f+0x58>
 801466e:	2c02      	cmp	r4, #2
 8014670:	d05e      	beq.n	8014730 <__ieee754_atan2f+0x108>
 8014672:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014744 <__ieee754_atan2f+0x11c>
 8014676:	2c03      	cmp	r4, #3
 8014678:	bf08      	it	eq
 801467a:	eef0 7a47 	vmoveq.f32	s15, s14
 801467e:	e7e6      	b.n	801464e <__ieee754_atan2f+0x26>
 8014680:	b941      	cbnz	r1, 8014694 <__ieee754_atan2f+0x6c>
 8014682:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8014748 <__ieee754_atan2f+0x120>
 8014686:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801474c <__ieee754_atan2f+0x124>
 801468a:	2800      	cmp	r0, #0
 801468c:	bfa8      	it	ge
 801468e:	eef0 7a47 	vmovge.f32	s15, s14
 8014692:	e7dc      	b.n	801464e <__ieee754_atan2f+0x26>
 8014694:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014698:	d110      	bne.n	80146bc <__ieee754_atan2f+0x94>
 801469a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801469e:	f104 34ff 	add.w	r4, r4, #4294967295
 80146a2:	d107      	bne.n	80146b4 <__ieee754_atan2f+0x8c>
 80146a4:	2c02      	cmp	r4, #2
 80146a6:	d846      	bhi.n	8014736 <__ieee754_atan2f+0x10e>
 80146a8:	4b29      	ldr	r3, [pc, #164]	@ (8014750 <__ieee754_atan2f+0x128>)
 80146aa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80146ae:	edd3 7a00 	vldr	s15, [r3]
 80146b2:	e7cc      	b.n	801464e <__ieee754_atan2f+0x26>
 80146b4:	2c02      	cmp	r4, #2
 80146b6:	d841      	bhi.n	801473c <__ieee754_atan2f+0x114>
 80146b8:	4b26      	ldr	r3, [pc, #152]	@ (8014754 <__ieee754_atan2f+0x12c>)
 80146ba:	e7f6      	b.n	80146aa <__ieee754_atan2f+0x82>
 80146bc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80146c0:	d0df      	beq.n	8014682 <__ieee754_atan2f+0x5a>
 80146c2:	1a5b      	subs	r3, r3, r1
 80146c4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80146c8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80146cc:	da1a      	bge.n	8014704 <__ieee754_atan2f+0xdc>
 80146ce:	2a00      	cmp	r2, #0
 80146d0:	da01      	bge.n	80146d6 <__ieee754_atan2f+0xae>
 80146d2:	313c      	adds	r1, #60	@ 0x3c
 80146d4:	db19      	blt.n	801470a <__ieee754_atan2f+0xe2>
 80146d6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80146da:	f7ff f88b 	bl	80137f4 <fabsf>
 80146de:	f000 f973 	bl	80149c8 <atanf>
 80146e2:	eef0 7a40 	vmov.f32	s15, s0
 80146e6:	2c01      	cmp	r4, #1
 80146e8:	d012      	beq.n	8014710 <__ieee754_atan2f+0xe8>
 80146ea:	2c02      	cmp	r4, #2
 80146ec:	d017      	beq.n	801471e <__ieee754_atan2f+0xf6>
 80146ee:	2c00      	cmp	r4, #0
 80146f0:	d0ad      	beq.n	801464e <__ieee754_atan2f+0x26>
 80146f2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8014758 <__ieee754_atan2f+0x130>
 80146f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80146fa:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801475c <__ieee754_atan2f+0x134>
 80146fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014702:	e7a4      	b.n	801464e <__ieee754_atan2f+0x26>
 8014704:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801474c <__ieee754_atan2f+0x124>
 8014708:	e7ed      	b.n	80146e6 <__ieee754_atan2f+0xbe>
 801470a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8014760 <__ieee754_atan2f+0x138>
 801470e:	e7ea      	b.n	80146e6 <__ieee754_atan2f+0xbe>
 8014710:	ee17 3a90 	vmov	r3, s15
 8014714:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014718:	ee07 3a90 	vmov	s15, r3
 801471c:	e797      	b.n	801464e <__ieee754_atan2f+0x26>
 801471e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8014758 <__ieee754_atan2f+0x130>
 8014722:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014726:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801475c <__ieee754_atan2f+0x134>
 801472a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801472e:	e78e      	b.n	801464e <__ieee754_atan2f+0x26>
 8014730:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801475c <__ieee754_atan2f+0x134>
 8014734:	e78b      	b.n	801464e <__ieee754_atan2f+0x26>
 8014736:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8014764 <__ieee754_atan2f+0x13c>
 801473a:	e788      	b.n	801464e <__ieee754_atan2f+0x26>
 801473c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014760 <__ieee754_atan2f+0x138>
 8014740:	e785      	b.n	801464e <__ieee754_atan2f+0x26>
 8014742:	bf00      	nop
 8014744:	c0490fdb 	.word	0xc0490fdb
 8014748:	bfc90fdb 	.word	0xbfc90fdb
 801474c:	3fc90fdb 	.word	0x3fc90fdb
 8014750:	08015314 	.word	0x08015314
 8014754:	08015308 	.word	0x08015308
 8014758:	33bbbd2e 	.word	0x33bbbd2e
 801475c:	40490fdb 	.word	0x40490fdb
 8014760:	00000000 	.word	0x00000000
 8014764:	3f490fdb 	.word	0x3f490fdb

08014768 <__ieee754_rem_pio2f>:
 8014768:	b5f0      	push	{r4, r5, r6, r7, lr}
 801476a:	ee10 6a10 	vmov	r6, s0
 801476e:	4b88      	ldr	r3, [pc, #544]	@ (8014990 <__ieee754_rem_pio2f+0x228>)
 8014770:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8014774:	429d      	cmp	r5, r3
 8014776:	b087      	sub	sp, #28
 8014778:	4604      	mov	r4, r0
 801477a:	d805      	bhi.n	8014788 <__ieee754_rem_pio2f+0x20>
 801477c:	2300      	movs	r3, #0
 801477e:	ed80 0a00 	vstr	s0, [r0]
 8014782:	6043      	str	r3, [r0, #4]
 8014784:	2000      	movs	r0, #0
 8014786:	e022      	b.n	80147ce <__ieee754_rem_pio2f+0x66>
 8014788:	4b82      	ldr	r3, [pc, #520]	@ (8014994 <__ieee754_rem_pio2f+0x22c>)
 801478a:	429d      	cmp	r5, r3
 801478c:	d83a      	bhi.n	8014804 <__ieee754_rem_pio2f+0x9c>
 801478e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8014792:	2e00      	cmp	r6, #0
 8014794:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8014998 <__ieee754_rem_pio2f+0x230>
 8014798:	4a80      	ldr	r2, [pc, #512]	@ (801499c <__ieee754_rem_pio2f+0x234>)
 801479a:	f023 030f 	bic.w	r3, r3, #15
 801479e:	dd18      	ble.n	80147d2 <__ieee754_rem_pio2f+0x6a>
 80147a0:	4293      	cmp	r3, r2
 80147a2:	ee70 7a47 	vsub.f32	s15, s0, s14
 80147a6:	bf09      	itett	eq
 80147a8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80149a0 <__ieee754_rem_pio2f+0x238>
 80147ac:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80149a4 <__ieee754_rem_pio2f+0x23c>
 80147b0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80149a8 <__ieee754_rem_pio2f+0x240>
 80147b4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80147b8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80147bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80147c0:	ed80 7a00 	vstr	s14, [r0]
 80147c4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80147c8:	edc0 7a01 	vstr	s15, [r0, #4]
 80147cc:	2001      	movs	r0, #1
 80147ce:	b007      	add	sp, #28
 80147d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80147d2:	4293      	cmp	r3, r2
 80147d4:	ee70 7a07 	vadd.f32	s15, s0, s14
 80147d8:	bf09      	itett	eq
 80147da:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80149a0 <__ieee754_rem_pio2f+0x238>
 80147de:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80149a4 <__ieee754_rem_pio2f+0x23c>
 80147e2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80149a8 <__ieee754_rem_pio2f+0x240>
 80147e6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80147ea:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80147ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80147f2:	ed80 7a00 	vstr	s14, [r0]
 80147f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80147fa:	edc0 7a01 	vstr	s15, [r0, #4]
 80147fe:	f04f 30ff 	mov.w	r0, #4294967295
 8014802:	e7e4      	b.n	80147ce <__ieee754_rem_pio2f+0x66>
 8014804:	4b69      	ldr	r3, [pc, #420]	@ (80149ac <__ieee754_rem_pio2f+0x244>)
 8014806:	429d      	cmp	r5, r3
 8014808:	d873      	bhi.n	80148f2 <__ieee754_rem_pio2f+0x18a>
 801480a:	f7fe fff3 	bl	80137f4 <fabsf>
 801480e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80149b0 <__ieee754_rem_pio2f+0x248>
 8014812:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014816:	eee0 7a07 	vfma.f32	s15, s0, s14
 801481a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801481e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014822:	ee17 0a90 	vmov	r0, s15
 8014826:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014998 <__ieee754_rem_pio2f+0x230>
 801482a:	eea7 0a67 	vfms.f32	s0, s14, s15
 801482e:	281f      	cmp	r0, #31
 8014830:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80149a4 <__ieee754_rem_pio2f+0x23c>
 8014834:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014838:	eeb1 6a47 	vneg.f32	s12, s14
 801483c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014840:	ee16 1a90 	vmov	r1, s13
 8014844:	dc09      	bgt.n	801485a <__ieee754_rem_pio2f+0xf2>
 8014846:	4a5b      	ldr	r2, [pc, #364]	@ (80149b4 <__ieee754_rem_pio2f+0x24c>)
 8014848:	1e47      	subs	r7, r0, #1
 801484a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801484e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8014852:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8014856:	4293      	cmp	r3, r2
 8014858:	d107      	bne.n	801486a <__ieee754_rem_pio2f+0x102>
 801485a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801485e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8014862:	2a08      	cmp	r2, #8
 8014864:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8014868:	dc14      	bgt.n	8014894 <__ieee754_rem_pio2f+0x12c>
 801486a:	6021      	str	r1, [r4, #0]
 801486c:	ed94 7a00 	vldr	s14, [r4]
 8014870:	ee30 0a47 	vsub.f32	s0, s0, s14
 8014874:	2e00      	cmp	r6, #0
 8014876:	ee30 0a67 	vsub.f32	s0, s0, s15
 801487a:	ed84 0a01 	vstr	s0, [r4, #4]
 801487e:	daa6      	bge.n	80147ce <__ieee754_rem_pio2f+0x66>
 8014880:	eeb1 7a47 	vneg.f32	s14, s14
 8014884:	eeb1 0a40 	vneg.f32	s0, s0
 8014888:	ed84 7a00 	vstr	s14, [r4]
 801488c:	ed84 0a01 	vstr	s0, [r4, #4]
 8014890:	4240      	negs	r0, r0
 8014892:	e79c      	b.n	80147ce <__ieee754_rem_pio2f+0x66>
 8014894:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80149a0 <__ieee754_rem_pio2f+0x238>
 8014898:	eef0 6a40 	vmov.f32	s13, s0
 801489c:	eee6 6a25 	vfma.f32	s13, s12, s11
 80148a0:	ee70 7a66 	vsub.f32	s15, s0, s13
 80148a4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80148a8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80149a8 <__ieee754_rem_pio2f+0x240>
 80148ac:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80148b0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80148b4:	ee15 2a90 	vmov	r2, s11
 80148b8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80148bc:	1a5b      	subs	r3, r3, r1
 80148be:	2b19      	cmp	r3, #25
 80148c0:	dc04      	bgt.n	80148cc <__ieee754_rem_pio2f+0x164>
 80148c2:	edc4 5a00 	vstr	s11, [r4]
 80148c6:	eeb0 0a66 	vmov.f32	s0, s13
 80148ca:	e7cf      	b.n	801486c <__ieee754_rem_pio2f+0x104>
 80148cc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80149b8 <__ieee754_rem_pio2f+0x250>
 80148d0:	eeb0 0a66 	vmov.f32	s0, s13
 80148d4:	eea6 0a25 	vfma.f32	s0, s12, s11
 80148d8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80148dc:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80149bc <__ieee754_rem_pio2f+0x254>
 80148e0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80148e4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80148e8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80148ec:	ed84 7a00 	vstr	s14, [r4]
 80148f0:	e7bc      	b.n	801486c <__ieee754_rem_pio2f+0x104>
 80148f2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80148f6:	d306      	bcc.n	8014906 <__ieee754_rem_pio2f+0x19e>
 80148f8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80148fc:	edc0 7a01 	vstr	s15, [r0, #4]
 8014900:	edc0 7a00 	vstr	s15, [r0]
 8014904:	e73e      	b.n	8014784 <__ieee754_rem_pio2f+0x1c>
 8014906:	15ea      	asrs	r2, r5, #23
 8014908:	3a86      	subs	r2, #134	@ 0x86
 801490a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801490e:	ee07 3a90 	vmov	s15, r3
 8014912:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8014916:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80149c0 <__ieee754_rem_pio2f+0x258>
 801491a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801491e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014922:	ed8d 7a03 	vstr	s14, [sp, #12]
 8014926:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801492a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801492e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014932:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014936:	ed8d 7a04 	vstr	s14, [sp, #16]
 801493a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801493e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014946:	edcd 7a05 	vstr	s15, [sp, #20]
 801494a:	d11e      	bne.n	801498a <__ieee754_rem_pio2f+0x222>
 801494c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8014950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014954:	bf0c      	ite	eq
 8014956:	2301      	moveq	r3, #1
 8014958:	2302      	movne	r3, #2
 801495a:	491a      	ldr	r1, [pc, #104]	@ (80149c4 <__ieee754_rem_pio2f+0x25c>)
 801495c:	9101      	str	r1, [sp, #4]
 801495e:	2102      	movs	r1, #2
 8014960:	9100      	str	r1, [sp, #0]
 8014962:	a803      	add	r0, sp, #12
 8014964:	4621      	mov	r1, r4
 8014966:	f000 f907 	bl	8014b78 <__kernel_rem_pio2f>
 801496a:	2e00      	cmp	r6, #0
 801496c:	f6bf af2f 	bge.w	80147ce <__ieee754_rem_pio2f+0x66>
 8014970:	edd4 7a00 	vldr	s15, [r4]
 8014974:	eef1 7a67 	vneg.f32	s15, s15
 8014978:	edc4 7a00 	vstr	s15, [r4]
 801497c:	edd4 7a01 	vldr	s15, [r4, #4]
 8014980:	eef1 7a67 	vneg.f32	s15, s15
 8014984:	edc4 7a01 	vstr	s15, [r4, #4]
 8014988:	e782      	b.n	8014890 <__ieee754_rem_pio2f+0x128>
 801498a:	2303      	movs	r3, #3
 801498c:	e7e5      	b.n	801495a <__ieee754_rem_pio2f+0x1f2>
 801498e:	bf00      	nop
 8014990:	3f490fd8 	.word	0x3f490fd8
 8014994:	4016cbe3 	.word	0x4016cbe3
 8014998:	3fc90f80 	.word	0x3fc90f80
 801499c:	3fc90fd0 	.word	0x3fc90fd0
 80149a0:	37354400 	.word	0x37354400
 80149a4:	37354443 	.word	0x37354443
 80149a8:	2e85a308 	.word	0x2e85a308
 80149ac:	43490f80 	.word	0x43490f80
 80149b0:	3f22f984 	.word	0x3f22f984
 80149b4:	08015320 	.word	0x08015320
 80149b8:	2e85a300 	.word	0x2e85a300
 80149bc:	248d3132 	.word	0x248d3132
 80149c0:	43800000 	.word	0x43800000
 80149c4:	080153a0 	.word	0x080153a0

080149c8 <atanf>:
 80149c8:	b538      	push	{r3, r4, r5, lr}
 80149ca:	ee10 5a10 	vmov	r5, s0
 80149ce:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80149d2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80149d6:	eef0 7a40 	vmov.f32	s15, s0
 80149da:	d310      	bcc.n	80149fe <atanf+0x36>
 80149dc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80149e0:	d904      	bls.n	80149ec <atanf+0x24>
 80149e2:	ee70 7a00 	vadd.f32	s15, s0, s0
 80149e6:	eeb0 0a67 	vmov.f32	s0, s15
 80149ea:	bd38      	pop	{r3, r4, r5, pc}
 80149ec:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8014b24 <atanf+0x15c>
 80149f0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8014b28 <atanf+0x160>
 80149f4:	2d00      	cmp	r5, #0
 80149f6:	bfc8      	it	gt
 80149f8:	eef0 7a47 	vmovgt.f32	s15, s14
 80149fc:	e7f3      	b.n	80149e6 <atanf+0x1e>
 80149fe:	4b4b      	ldr	r3, [pc, #300]	@ (8014b2c <atanf+0x164>)
 8014a00:	429c      	cmp	r4, r3
 8014a02:	d810      	bhi.n	8014a26 <atanf+0x5e>
 8014a04:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8014a08:	d20a      	bcs.n	8014a20 <atanf+0x58>
 8014a0a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8014b30 <atanf+0x168>
 8014a0e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8014a12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014a16:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8014a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a1e:	dce2      	bgt.n	80149e6 <atanf+0x1e>
 8014a20:	f04f 33ff 	mov.w	r3, #4294967295
 8014a24:	e013      	b.n	8014a4e <atanf+0x86>
 8014a26:	f7fe fee5 	bl	80137f4 <fabsf>
 8014a2a:	4b42      	ldr	r3, [pc, #264]	@ (8014b34 <atanf+0x16c>)
 8014a2c:	429c      	cmp	r4, r3
 8014a2e:	d84f      	bhi.n	8014ad0 <atanf+0x108>
 8014a30:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8014a34:	429c      	cmp	r4, r3
 8014a36:	d841      	bhi.n	8014abc <atanf+0xf4>
 8014a38:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8014a3c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014a40:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014a44:	2300      	movs	r3, #0
 8014a46:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014a4a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014a4e:	1c5a      	adds	r2, r3, #1
 8014a50:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8014a54:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8014b38 <atanf+0x170>
 8014a58:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8014b3c <atanf+0x174>
 8014a5c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8014b40 <atanf+0x178>
 8014a60:	ee66 6a06 	vmul.f32	s13, s12, s12
 8014a64:	eee6 5a87 	vfma.f32	s11, s13, s14
 8014a68:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8014b44 <atanf+0x17c>
 8014a6c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014a70:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8014b48 <atanf+0x180>
 8014a74:	eee7 5a26 	vfma.f32	s11, s14, s13
 8014a78:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014b4c <atanf+0x184>
 8014a7c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014a80:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8014b50 <atanf+0x188>
 8014a84:	eee7 5a26 	vfma.f32	s11, s14, s13
 8014a88:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8014b54 <atanf+0x18c>
 8014a8c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8014a90:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8014b58 <atanf+0x190>
 8014a94:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014a98:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8014b5c <atanf+0x194>
 8014a9c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8014aa0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8014b60 <atanf+0x198>
 8014aa4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014aa8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8014aac:	eea5 7a86 	vfma.f32	s14, s11, s12
 8014ab0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8014ab4:	d121      	bne.n	8014afa <atanf+0x132>
 8014ab6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014aba:	e794      	b.n	80149e6 <atanf+0x1e>
 8014abc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014ac0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014ac4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014ac8:	2301      	movs	r3, #1
 8014aca:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014ace:	e7be      	b.n	8014a4e <atanf+0x86>
 8014ad0:	4b24      	ldr	r3, [pc, #144]	@ (8014b64 <atanf+0x19c>)
 8014ad2:	429c      	cmp	r4, r3
 8014ad4:	d80b      	bhi.n	8014aee <atanf+0x126>
 8014ad6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8014ada:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014ade:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014ae2:	2302      	movs	r3, #2
 8014ae4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014ae8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014aec:	e7af      	b.n	8014a4e <atanf+0x86>
 8014aee:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014af2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014af6:	2303      	movs	r3, #3
 8014af8:	e7a9      	b.n	8014a4e <atanf+0x86>
 8014afa:	4a1b      	ldr	r2, [pc, #108]	@ (8014b68 <atanf+0x1a0>)
 8014afc:	491b      	ldr	r1, [pc, #108]	@ (8014b6c <atanf+0x1a4>)
 8014afe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014b02:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8014b06:	edd3 6a00 	vldr	s13, [r3]
 8014b0a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8014b0e:	2d00      	cmp	r5, #0
 8014b10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014b14:	edd2 7a00 	vldr	s15, [r2]
 8014b18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014b1c:	bfb8      	it	lt
 8014b1e:	eef1 7a67 	vneglt.f32	s15, s15
 8014b22:	e760      	b.n	80149e6 <atanf+0x1e>
 8014b24:	bfc90fdb 	.word	0xbfc90fdb
 8014b28:	3fc90fdb 	.word	0x3fc90fdb
 8014b2c:	3edfffff 	.word	0x3edfffff
 8014b30:	7149f2ca 	.word	0x7149f2ca
 8014b34:	3f97ffff 	.word	0x3f97ffff
 8014b38:	3c8569d7 	.word	0x3c8569d7
 8014b3c:	3d4bda59 	.word	0x3d4bda59
 8014b40:	bd6ef16b 	.word	0xbd6ef16b
 8014b44:	3d886b35 	.word	0x3d886b35
 8014b48:	3dba2e6e 	.word	0x3dba2e6e
 8014b4c:	3e124925 	.word	0x3e124925
 8014b50:	3eaaaaab 	.word	0x3eaaaaab
 8014b54:	bd15a221 	.word	0xbd15a221
 8014b58:	bd9d8795 	.word	0xbd9d8795
 8014b5c:	bde38e38 	.word	0xbde38e38
 8014b60:	be4ccccd 	.word	0xbe4ccccd
 8014b64:	401bffff 	.word	0x401bffff
 8014b68:	080156c8 	.word	0x080156c8
 8014b6c:	080156b8 	.word	0x080156b8

08014b70 <__ieee754_sqrtf>:
 8014b70:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014b74:	4770      	bx	lr
	...

08014b78 <__kernel_rem_pio2f>:
 8014b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b7c:	ed2d 8b04 	vpush	{d8-d9}
 8014b80:	b0d9      	sub	sp, #356	@ 0x164
 8014b82:	4690      	mov	r8, r2
 8014b84:	9001      	str	r0, [sp, #4]
 8014b86:	4ab6      	ldr	r2, [pc, #728]	@ (8014e60 <__kernel_rem_pio2f+0x2e8>)
 8014b88:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8014b8a:	f118 0f04 	cmn.w	r8, #4
 8014b8e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8014b92:	460f      	mov	r7, r1
 8014b94:	f103 3bff 	add.w	fp, r3, #4294967295
 8014b98:	db26      	blt.n	8014be8 <__kernel_rem_pio2f+0x70>
 8014b9a:	f1b8 0203 	subs.w	r2, r8, #3
 8014b9e:	bf48      	it	mi
 8014ba0:	f108 0204 	addmi.w	r2, r8, #4
 8014ba4:	10d2      	asrs	r2, r2, #3
 8014ba6:	1c55      	adds	r5, r2, #1
 8014ba8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014baa:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8014e70 <__kernel_rem_pio2f+0x2f8>
 8014bae:	00e8      	lsls	r0, r5, #3
 8014bb0:	eba2 060b 	sub.w	r6, r2, fp
 8014bb4:	9002      	str	r0, [sp, #8]
 8014bb6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8014bba:	eb0a 0c0b 	add.w	ip, sl, fp
 8014bbe:	ac1c      	add	r4, sp, #112	@ 0x70
 8014bc0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8014bc4:	2000      	movs	r0, #0
 8014bc6:	4560      	cmp	r0, ip
 8014bc8:	dd10      	ble.n	8014bec <__kernel_rem_pio2f+0x74>
 8014bca:	a91c      	add	r1, sp, #112	@ 0x70
 8014bcc:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8014bd0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8014bd4:	2600      	movs	r6, #0
 8014bd6:	4556      	cmp	r6, sl
 8014bd8:	dc24      	bgt.n	8014c24 <__kernel_rem_pio2f+0xac>
 8014bda:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014bde:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8014e70 <__kernel_rem_pio2f+0x2f8>
 8014be2:	4684      	mov	ip, r0
 8014be4:	2400      	movs	r4, #0
 8014be6:	e016      	b.n	8014c16 <__kernel_rem_pio2f+0x9e>
 8014be8:	2200      	movs	r2, #0
 8014bea:	e7dc      	b.n	8014ba6 <__kernel_rem_pio2f+0x2e>
 8014bec:	42c6      	cmn	r6, r0
 8014bee:	bf5d      	ittte	pl
 8014bf0:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8014bf4:	ee07 1a90 	vmovpl	s15, r1
 8014bf8:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8014bfc:	eef0 7a47 	vmovmi.f32	s15, s14
 8014c00:	ece4 7a01 	vstmia	r4!, {s15}
 8014c04:	3001      	adds	r0, #1
 8014c06:	e7de      	b.n	8014bc6 <__kernel_rem_pio2f+0x4e>
 8014c08:	ecfe 6a01 	vldmia	lr!, {s13}
 8014c0c:	ed3c 7a01 	vldmdb	ip!, {s14}
 8014c10:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014c14:	3401      	adds	r4, #1
 8014c16:	455c      	cmp	r4, fp
 8014c18:	ddf6      	ble.n	8014c08 <__kernel_rem_pio2f+0x90>
 8014c1a:	ece9 7a01 	vstmia	r9!, {s15}
 8014c1e:	3601      	adds	r6, #1
 8014c20:	3004      	adds	r0, #4
 8014c22:	e7d8      	b.n	8014bd6 <__kernel_rem_pio2f+0x5e>
 8014c24:	a908      	add	r1, sp, #32
 8014c26:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014c2a:	9104      	str	r1, [sp, #16]
 8014c2c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014c2e:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8014e6c <__kernel_rem_pio2f+0x2f4>
 8014c32:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8014e68 <__kernel_rem_pio2f+0x2f0>
 8014c36:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8014c3a:	9203      	str	r2, [sp, #12]
 8014c3c:	4654      	mov	r4, sl
 8014c3e:	00a2      	lsls	r2, r4, #2
 8014c40:	9205      	str	r2, [sp, #20]
 8014c42:	aa58      	add	r2, sp, #352	@ 0x160
 8014c44:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8014c48:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8014c4c:	a944      	add	r1, sp, #272	@ 0x110
 8014c4e:	aa08      	add	r2, sp, #32
 8014c50:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8014c54:	4694      	mov	ip, r2
 8014c56:	4626      	mov	r6, r4
 8014c58:	2e00      	cmp	r6, #0
 8014c5a:	dc4c      	bgt.n	8014cf6 <__kernel_rem_pio2f+0x17e>
 8014c5c:	4628      	mov	r0, r5
 8014c5e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014c62:	f000 f9f1 	bl	8015048 <scalbnf>
 8014c66:	eeb0 8a40 	vmov.f32	s16, s0
 8014c6a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8014c6e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8014c72:	f000 fa4f 	bl	8015114 <floorf>
 8014c76:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8014c7a:	eea0 8a67 	vfms.f32	s16, s0, s15
 8014c7e:	2d00      	cmp	r5, #0
 8014c80:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014c84:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8014c88:	ee17 9a90 	vmov	r9, s15
 8014c8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014c90:	ee38 8a67 	vsub.f32	s16, s16, s15
 8014c94:	dd41      	ble.n	8014d1a <__kernel_rem_pio2f+0x1a2>
 8014c96:	f104 3cff 	add.w	ip, r4, #4294967295
 8014c9a:	a908      	add	r1, sp, #32
 8014c9c:	f1c5 0e08 	rsb	lr, r5, #8
 8014ca0:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8014ca4:	fa46 f00e 	asr.w	r0, r6, lr
 8014ca8:	4481      	add	r9, r0
 8014caa:	fa00 f00e 	lsl.w	r0, r0, lr
 8014cae:	1a36      	subs	r6, r6, r0
 8014cb0:	f1c5 0007 	rsb	r0, r5, #7
 8014cb4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8014cb8:	4106      	asrs	r6, r0
 8014cba:	2e00      	cmp	r6, #0
 8014cbc:	dd3c      	ble.n	8014d38 <__kernel_rem_pio2f+0x1c0>
 8014cbe:	f04f 0e00 	mov.w	lr, #0
 8014cc2:	f109 0901 	add.w	r9, r9, #1
 8014cc6:	4670      	mov	r0, lr
 8014cc8:	4574      	cmp	r4, lr
 8014cca:	dc68      	bgt.n	8014d9e <__kernel_rem_pio2f+0x226>
 8014ccc:	2d00      	cmp	r5, #0
 8014cce:	dd03      	ble.n	8014cd8 <__kernel_rem_pio2f+0x160>
 8014cd0:	2d01      	cmp	r5, #1
 8014cd2:	d074      	beq.n	8014dbe <__kernel_rem_pio2f+0x246>
 8014cd4:	2d02      	cmp	r5, #2
 8014cd6:	d07d      	beq.n	8014dd4 <__kernel_rem_pio2f+0x25c>
 8014cd8:	2e02      	cmp	r6, #2
 8014cda:	d12d      	bne.n	8014d38 <__kernel_rem_pio2f+0x1c0>
 8014cdc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014ce0:	ee30 8a48 	vsub.f32	s16, s0, s16
 8014ce4:	b340      	cbz	r0, 8014d38 <__kernel_rem_pio2f+0x1c0>
 8014ce6:	4628      	mov	r0, r5
 8014ce8:	9306      	str	r3, [sp, #24]
 8014cea:	f000 f9ad 	bl	8015048 <scalbnf>
 8014cee:	9b06      	ldr	r3, [sp, #24]
 8014cf0:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014cf4:	e020      	b.n	8014d38 <__kernel_rem_pio2f+0x1c0>
 8014cf6:	ee60 7a28 	vmul.f32	s15, s0, s17
 8014cfa:	3e01      	subs	r6, #1
 8014cfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014d00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014d04:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8014d08:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014d0c:	ecac 0a01 	vstmia	ip!, {s0}
 8014d10:	ed30 0a01 	vldmdb	r0!, {s0}
 8014d14:	ee37 0a80 	vadd.f32	s0, s15, s0
 8014d18:	e79e      	b.n	8014c58 <__kernel_rem_pio2f+0xe0>
 8014d1a:	d105      	bne.n	8014d28 <__kernel_rem_pio2f+0x1b0>
 8014d1c:	1e60      	subs	r0, r4, #1
 8014d1e:	a908      	add	r1, sp, #32
 8014d20:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8014d24:	11f6      	asrs	r6, r6, #7
 8014d26:	e7c8      	b.n	8014cba <__kernel_rem_pio2f+0x142>
 8014d28:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014d2c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8014d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d34:	da31      	bge.n	8014d9a <__kernel_rem_pio2f+0x222>
 8014d36:	2600      	movs	r6, #0
 8014d38:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d40:	f040 8098 	bne.w	8014e74 <__kernel_rem_pio2f+0x2fc>
 8014d44:	1e60      	subs	r0, r4, #1
 8014d46:	2200      	movs	r2, #0
 8014d48:	4550      	cmp	r0, sl
 8014d4a:	da4b      	bge.n	8014de4 <__kernel_rem_pio2f+0x26c>
 8014d4c:	2a00      	cmp	r2, #0
 8014d4e:	d065      	beq.n	8014e1c <__kernel_rem_pio2f+0x2a4>
 8014d50:	3c01      	subs	r4, #1
 8014d52:	ab08      	add	r3, sp, #32
 8014d54:	3d08      	subs	r5, #8
 8014d56:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8014d5a:	2b00      	cmp	r3, #0
 8014d5c:	d0f8      	beq.n	8014d50 <__kernel_rem_pio2f+0x1d8>
 8014d5e:	4628      	mov	r0, r5
 8014d60:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014d64:	f000 f970 	bl	8015048 <scalbnf>
 8014d68:	1c63      	adds	r3, r4, #1
 8014d6a:	aa44      	add	r2, sp, #272	@ 0x110
 8014d6c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8014e6c <__kernel_rem_pio2f+0x2f4>
 8014d70:	0099      	lsls	r1, r3, #2
 8014d72:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014d76:	4623      	mov	r3, r4
 8014d78:	2b00      	cmp	r3, #0
 8014d7a:	f280 80a9 	bge.w	8014ed0 <__kernel_rem_pio2f+0x358>
 8014d7e:	4623      	mov	r3, r4
 8014d80:	2b00      	cmp	r3, #0
 8014d82:	f2c0 80c7 	blt.w	8014f14 <__kernel_rem_pio2f+0x39c>
 8014d86:	aa44      	add	r2, sp, #272	@ 0x110
 8014d88:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8014d8c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8014e64 <__kernel_rem_pio2f+0x2ec>
 8014d90:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8014e70 <__kernel_rem_pio2f+0x2f8>
 8014d94:	2000      	movs	r0, #0
 8014d96:	1ae2      	subs	r2, r4, r3
 8014d98:	e0b1      	b.n	8014efe <__kernel_rem_pio2f+0x386>
 8014d9a:	2602      	movs	r6, #2
 8014d9c:	e78f      	b.n	8014cbe <__kernel_rem_pio2f+0x146>
 8014d9e:	f852 1b04 	ldr.w	r1, [r2], #4
 8014da2:	b948      	cbnz	r0, 8014db8 <__kernel_rem_pio2f+0x240>
 8014da4:	b121      	cbz	r1, 8014db0 <__kernel_rem_pio2f+0x238>
 8014da6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8014daa:	f842 1c04 	str.w	r1, [r2, #-4]
 8014dae:	2101      	movs	r1, #1
 8014db0:	f10e 0e01 	add.w	lr, lr, #1
 8014db4:	4608      	mov	r0, r1
 8014db6:	e787      	b.n	8014cc8 <__kernel_rem_pio2f+0x150>
 8014db8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8014dbc:	e7f5      	b.n	8014daa <__kernel_rem_pio2f+0x232>
 8014dbe:	f104 3cff 	add.w	ip, r4, #4294967295
 8014dc2:	aa08      	add	r2, sp, #32
 8014dc4:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014dc8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8014dcc:	a908      	add	r1, sp, #32
 8014dce:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8014dd2:	e781      	b.n	8014cd8 <__kernel_rem_pio2f+0x160>
 8014dd4:	f104 3cff 	add.w	ip, r4, #4294967295
 8014dd8:	aa08      	add	r2, sp, #32
 8014dda:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014dde:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8014de2:	e7f3      	b.n	8014dcc <__kernel_rem_pio2f+0x254>
 8014de4:	a908      	add	r1, sp, #32
 8014de6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8014dea:	3801      	subs	r0, #1
 8014dec:	430a      	orrs	r2, r1
 8014dee:	e7ab      	b.n	8014d48 <__kernel_rem_pio2f+0x1d0>
 8014df0:	3201      	adds	r2, #1
 8014df2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8014df6:	2e00      	cmp	r6, #0
 8014df8:	d0fa      	beq.n	8014df0 <__kernel_rem_pio2f+0x278>
 8014dfa:	9905      	ldr	r1, [sp, #20]
 8014dfc:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8014e00:	eb0d 0001 	add.w	r0, sp, r1
 8014e04:	18e6      	adds	r6, r4, r3
 8014e06:	a91c      	add	r1, sp, #112	@ 0x70
 8014e08:	f104 0c01 	add.w	ip, r4, #1
 8014e0c:	384c      	subs	r0, #76	@ 0x4c
 8014e0e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8014e12:	4422      	add	r2, r4
 8014e14:	4562      	cmp	r2, ip
 8014e16:	da04      	bge.n	8014e22 <__kernel_rem_pio2f+0x2aa>
 8014e18:	4614      	mov	r4, r2
 8014e1a:	e710      	b.n	8014c3e <__kernel_rem_pio2f+0xc6>
 8014e1c:	9804      	ldr	r0, [sp, #16]
 8014e1e:	2201      	movs	r2, #1
 8014e20:	e7e7      	b.n	8014df2 <__kernel_rem_pio2f+0x27a>
 8014e22:	9903      	ldr	r1, [sp, #12]
 8014e24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014e28:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8014e2c:	9105      	str	r1, [sp, #20]
 8014e2e:	ee07 1a90 	vmov	s15, r1
 8014e32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014e36:	2400      	movs	r4, #0
 8014e38:	ece6 7a01 	vstmia	r6!, {s15}
 8014e3c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8014e70 <__kernel_rem_pio2f+0x2f8>
 8014e40:	46b1      	mov	r9, r6
 8014e42:	455c      	cmp	r4, fp
 8014e44:	dd04      	ble.n	8014e50 <__kernel_rem_pio2f+0x2d8>
 8014e46:	ece0 7a01 	vstmia	r0!, {s15}
 8014e4a:	f10c 0c01 	add.w	ip, ip, #1
 8014e4e:	e7e1      	b.n	8014e14 <__kernel_rem_pio2f+0x29c>
 8014e50:	ecfe 6a01 	vldmia	lr!, {s13}
 8014e54:	ed39 7a01 	vldmdb	r9!, {s14}
 8014e58:	3401      	adds	r4, #1
 8014e5a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014e5e:	e7f0      	b.n	8014e42 <__kernel_rem_pio2f+0x2ca>
 8014e60:	08015704 	.word	0x08015704
 8014e64:	080156d8 	.word	0x080156d8
 8014e68:	43800000 	.word	0x43800000
 8014e6c:	3b800000 	.word	0x3b800000
 8014e70:	00000000 	.word	0x00000000
 8014e74:	9b02      	ldr	r3, [sp, #8]
 8014e76:	eeb0 0a48 	vmov.f32	s0, s16
 8014e7a:	eba3 0008 	sub.w	r0, r3, r8
 8014e7e:	f000 f8e3 	bl	8015048 <scalbnf>
 8014e82:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8014e68 <__kernel_rem_pio2f+0x2f0>
 8014e86:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8014e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e8e:	db19      	blt.n	8014ec4 <__kernel_rem_pio2f+0x34c>
 8014e90:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8014e6c <__kernel_rem_pio2f+0x2f4>
 8014e94:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014e98:	aa08      	add	r2, sp, #32
 8014e9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014e9e:	3508      	adds	r5, #8
 8014ea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014ea4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014ea8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014eac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014eb0:	ee10 3a10 	vmov	r3, s0
 8014eb4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014eb8:	ee17 3a90 	vmov	r3, s15
 8014ebc:	3401      	adds	r4, #1
 8014ebe:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014ec2:	e74c      	b.n	8014d5e <__kernel_rem_pio2f+0x1e6>
 8014ec4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014ec8:	aa08      	add	r2, sp, #32
 8014eca:	ee10 3a10 	vmov	r3, s0
 8014ece:	e7f6      	b.n	8014ebe <__kernel_rem_pio2f+0x346>
 8014ed0:	a808      	add	r0, sp, #32
 8014ed2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8014ed6:	9001      	str	r0, [sp, #4]
 8014ed8:	ee07 0a90 	vmov	s15, r0
 8014edc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014ee0:	3b01      	subs	r3, #1
 8014ee2:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014ee6:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014eea:	ed62 7a01 	vstmdb	r2!, {s15}
 8014eee:	e743      	b.n	8014d78 <__kernel_rem_pio2f+0x200>
 8014ef0:	ecfc 6a01 	vldmia	ip!, {s13}
 8014ef4:	ecb5 7a01 	vldmia	r5!, {s14}
 8014ef8:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014efc:	3001      	adds	r0, #1
 8014efe:	4550      	cmp	r0, sl
 8014f00:	dc01      	bgt.n	8014f06 <__kernel_rem_pio2f+0x38e>
 8014f02:	4290      	cmp	r0, r2
 8014f04:	ddf4      	ble.n	8014ef0 <__kernel_rem_pio2f+0x378>
 8014f06:	a858      	add	r0, sp, #352	@ 0x160
 8014f08:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8014f0c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8014f10:	3b01      	subs	r3, #1
 8014f12:	e735      	b.n	8014d80 <__kernel_rem_pio2f+0x208>
 8014f14:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014f16:	2b02      	cmp	r3, #2
 8014f18:	dc09      	bgt.n	8014f2e <__kernel_rem_pio2f+0x3b6>
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	dc27      	bgt.n	8014f6e <__kernel_rem_pio2f+0x3f6>
 8014f1e:	d040      	beq.n	8014fa2 <__kernel_rem_pio2f+0x42a>
 8014f20:	f009 0007 	and.w	r0, r9, #7
 8014f24:	b059      	add	sp, #356	@ 0x164
 8014f26:	ecbd 8b04 	vpop	{d8-d9}
 8014f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f2e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014f30:	2b03      	cmp	r3, #3
 8014f32:	d1f5      	bne.n	8014f20 <__kernel_rem_pio2f+0x3a8>
 8014f34:	aa30      	add	r2, sp, #192	@ 0xc0
 8014f36:	1f0b      	subs	r3, r1, #4
 8014f38:	4413      	add	r3, r2
 8014f3a:	461a      	mov	r2, r3
 8014f3c:	4620      	mov	r0, r4
 8014f3e:	2800      	cmp	r0, #0
 8014f40:	dc50      	bgt.n	8014fe4 <__kernel_rem_pio2f+0x46c>
 8014f42:	4622      	mov	r2, r4
 8014f44:	2a01      	cmp	r2, #1
 8014f46:	dc5d      	bgt.n	8015004 <__kernel_rem_pio2f+0x48c>
 8014f48:	ab30      	add	r3, sp, #192	@ 0xc0
 8014f4a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8014e70 <__kernel_rem_pio2f+0x2f8>
 8014f4e:	440b      	add	r3, r1
 8014f50:	2c01      	cmp	r4, #1
 8014f52:	dc67      	bgt.n	8015024 <__kernel_rem_pio2f+0x4ac>
 8014f54:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8014f58:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8014f5c:	2e00      	cmp	r6, #0
 8014f5e:	d167      	bne.n	8015030 <__kernel_rem_pio2f+0x4b8>
 8014f60:	edc7 6a00 	vstr	s13, [r7]
 8014f64:	ed87 7a01 	vstr	s14, [r7, #4]
 8014f68:	edc7 7a02 	vstr	s15, [r7, #8]
 8014f6c:	e7d8      	b.n	8014f20 <__kernel_rem_pio2f+0x3a8>
 8014f6e:	ab30      	add	r3, sp, #192	@ 0xc0
 8014f70:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8014e70 <__kernel_rem_pio2f+0x2f8>
 8014f74:	440b      	add	r3, r1
 8014f76:	4622      	mov	r2, r4
 8014f78:	2a00      	cmp	r2, #0
 8014f7a:	da24      	bge.n	8014fc6 <__kernel_rem_pio2f+0x44e>
 8014f7c:	b34e      	cbz	r6, 8014fd2 <__kernel_rem_pio2f+0x45a>
 8014f7e:	eef1 7a47 	vneg.f32	s15, s14
 8014f82:	edc7 7a00 	vstr	s15, [r7]
 8014f86:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8014f8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014f8e:	aa31      	add	r2, sp, #196	@ 0xc4
 8014f90:	2301      	movs	r3, #1
 8014f92:	429c      	cmp	r4, r3
 8014f94:	da20      	bge.n	8014fd8 <__kernel_rem_pio2f+0x460>
 8014f96:	b10e      	cbz	r6, 8014f9c <__kernel_rem_pio2f+0x424>
 8014f98:	eef1 7a67 	vneg.f32	s15, s15
 8014f9c:	edc7 7a01 	vstr	s15, [r7, #4]
 8014fa0:	e7be      	b.n	8014f20 <__kernel_rem_pio2f+0x3a8>
 8014fa2:	ab30      	add	r3, sp, #192	@ 0xc0
 8014fa4:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8014e70 <__kernel_rem_pio2f+0x2f8>
 8014fa8:	440b      	add	r3, r1
 8014faa:	2c00      	cmp	r4, #0
 8014fac:	da05      	bge.n	8014fba <__kernel_rem_pio2f+0x442>
 8014fae:	b10e      	cbz	r6, 8014fb4 <__kernel_rem_pio2f+0x43c>
 8014fb0:	eef1 7a67 	vneg.f32	s15, s15
 8014fb4:	edc7 7a00 	vstr	s15, [r7]
 8014fb8:	e7b2      	b.n	8014f20 <__kernel_rem_pio2f+0x3a8>
 8014fba:	ed33 7a01 	vldmdb	r3!, {s14}
 8014fbe:	3c01      	subs	r4, #1
 8014fc0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014fc4:	e7f1      	b.n	8014faa <__kernel_rem_pio2f+0x432>
 8014fc6:	ed73 7a01 	vldmdb	r3!, {s15}
 8014fca:	3a01      	subs	r2, #1
 8014fcc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014fd0:	e7d2      	b.n	8014f78 <__kernel_rem_pio2f+0x400>
 8014fd2:	eef0 7a47 	vmov.f32	s15, s14
 8014fd6:	e7d4      	b.n	8014f82 <__kernel_rem_pio2f+0x40a>
 8014fd8:	ecb2 7a01 	vldmia	r2!, {s14}
 8014fdc:	3301      	adds	r3, #1
 8014fde:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014fe2:	e7d6      	b.n	8014f92 <__kernel_rem_pio2f+0x41a>
 8014fe4:	ed72 7a01 	vldmdb	r2!, {s15}
 8014fe8:	edd2 6a01 	vldr	s13, [r2, #4]
 8014fec:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014ff0:	3801      	subs	r0, #1
 8014ff2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014ff6:	ed82 7a00 	vstr	s14, [r2]
 8014ffa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014ffe:	edc2 7a01 	vstr	s15, [r2, #4]
 8015002:	e79c      	b.n	8014f3e <__kernel_rem_pio2f+0x3c6>
 8015004:	ed73 7a01 	vldmdb	r3!, {s15}
 8015008:	edd3 6a01 	vldr	s13, [r3, #4]
 801500c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8015010:	3a01      	subs	r2, #1
 8015012:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015016:	ed83 7a00 	vstr	s14, [r3]
 801501a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801501e:	edc3 7a01 	vstr	s15, [r3, #4]
 8015022:	e78f      	b.n	8014f44 <__kernel_rem_pio2f+0x3cc>
 8015024:	ed33 7a01 	vldmdb	r3!, {s14}
 8015028:	3c01      	subs	r4, #1
 801502a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801502e:	e78f      	b.n	8014f50 <__kernel_rem_pio2f+0x3d8>
 8015030:	eef1 6a66 	vneg.f32	s13, s13
 8015034:	eeb1 7a47 	vneg.f32	s14, s14
 8015038:	edc7 6a00 	vstr	s13, [r7]
 801503c:	ed87 7a01 	vstr	s14, [r7, #4]
 8015040:	eef1 7a67 	vneg.f32	s15, s15
 8015044:	e790      	b.n	8014f68 <__kernel_rem_pio2f+0x3f0>
 8015046:	bf00      	nop

08015048 <scalbnf>:
 8015048:	ee10 3a10 	vmov	r3, s0
 801504c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8015050:	d02b      	beq.n	80150aa <scalbnf+0x62>
 8015052:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8015056:	d302      	bcc.n	801505e <scalbnf+0x16>
 8015058:	ee30 0a00 	vadd.f32	s0, s0, s0
 801505c:	4770      	bx	lr
 801505e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8015062:	d123      	bne.n	80150ac <scalbnf+0x64>
 8015064:	4b24      	ldr	r3, [pc, #144]	@ (80150f8 <scalbnf+0xb0>)
 8015066:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80150fc <scalbnf+0xb4>
 801506a:	4298      	cmp	r0, r3
 801506c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015070:	db17      	blt.n	80150a2 <scalbnf+0x5a>
 8015072:	ee10 3a10 	vmov	r3, s0
 8015076:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801507a:	3a19      	subs	r2, #25
 801507c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8015080:	4288      	cmp	r0, r1
 8015082:	dd15      	ble.n	80150b0 <scalbnf+0x68>
 8015084:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8015100 <scalbnf+0xb8>
 8015088:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8015104 <scalbnf+0xbc>
 801508c:	ee10 3a10 	vmov	r3, s0
 8015090:	eeb0 7a67 	vmov.f32	s14, s15
 8015094:	2b00      	cmp	r3, #0
 8015096:	bfb8      	it	lt
 8015098:	eef0 7a66 	vmovlt.f32	s15, s13
 801509c:	ee27 0a87 	vmul.f32	s0, s15, s14
 80150a0:	4770      	bx	lr
 80150a2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015108 <scalbnf+0xc0>
 80150a6:	ee27 0a80 	vmul.f32	s0, s15, s0
 80150aa:	4770      	bx	lr
 80150ac:	0dd2      	lsrs	r2, r2, #23
 80150ae:	e7e5      	b.n	801507c <scalbnf+0x34>
 80150b0:	4410      	add	r0, r2
 80150b2:	28fe      	cmp	r0, #254	@ 0xfe
 80150b4:	dce6      	bgt.n	8015084 <scalbnf+0x3c>
 80150b6:	2800      	cmp	r0, #0
 80150b8:	dd06      	ble.n	80150c8 <scalbnf+0x80>
 80150ba:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80150be:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80150c2:	ee00 3a10 	vmov	s0, r3
 80150c6:	4770      	bx	lr
 80150c8:	f110 0f16 	cmn.w	r0, #22
 80150cc:	da09      	bge.n	80150e2 <scalbnf+0x9a>
 80150ce:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8015108 <scalbnf+0xc0>
 80150d2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 801510c <scalbnf+0xc4>
 80150d6:	ee10 3a10 	vmov	r3, s0
 80150da:	eeb0 7a67 	vmov.f32	s14, s15
 80150de:	2b00      	cmp	r3, #0
 80150e0:	e7d9      	b.n	8015096 <scalbnf+0x4e>
 80150e2:	3019      	adds	r0, #25
 80150e4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80150e8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80150ec:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8015110 <scalbnf+0xc8>
 80150f0:	ee07 3a90 	vmov	s15, r3
 80150f4:	e7d7      	b.n	80150a6 <scalbnf+0x5e>
 80150f6:	bf00      	nop
 80150f8:	ffff3cb0 	.word	0xffff3cb0
 80150fc:	4c000000 	.word	0x4c000000
 8015100:	7149f2ca 	.word	0x7149f2ca
 8015104:	f149f2ca 	.word	0xf149f2ca
 8015108:	0da24260 	.word	0x0da24260
 801510c:	8da24260 	.word	0x8da24260
 8015110:	33000000 	.word	0x33000000

08015114 <floorf>:
 8015114:	ee10 3a10 	vmov	r3, s0
 8015118:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801511c:	3a7f      	subs	r2, #127	@ 0x7f
 801511e:	2a16      	cmp	r2, #22
 8015120:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8015124:	dc2b      	bgt.n	801517e <floorf+0x6a>
 8015126:	2a00      	cmp	r2, #0
 8015128:	da12      	bge.n	8015150 <floorf+0x3c>
 801512a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015190 <floorf+0x7c>
 801512e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015132:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8015136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801513a:	dd06      	ble.n	801514a <floorf+0x36>
 801513c:	2b00      	cmp	r3, #0
 801513e:	da24      	bge.n	801518a <floorf+0x76>
 8015140:	2900      	cmp	r1, #0
 8015142:	4b14      	ldr	r3, [pc, #80]	@ (8015194 <floorf+0x80>)
 8015144:	bf08      	it	eq
 8015146:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801514a:	ee00 3a10 	vmov	s0, r3
 801514e:	4770      	bx	lr
 8015150:	4911      	ldr	r1, [pc, #68]	@ (8015198 <floorf+0x84>)
 8015152:	4111      	asrs	r1, r2
 8015154:	420b      	tst	r3, r1
 8015156:	d0fa      	beq.n	801514e <floorf+0x3a>
 8015158:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8015190 <floorf+0x7c>
 801515c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015160:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8015164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015168:	ddef      	ble.n	801514a <floorf+0x36>
 801516a:	2b00      	cmp	r3, #0
 801516c:	bfbe      	ittt	lt
 801516e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8015172:	fa40 f202 	asrlt.w	r2, r0, r2
 8015176:	189b      	addlt	r3, r3, r2
 8015178:	ea23 0301 	bic.w	r3, r3, r1
 801517c:	e7e5      	b.n	801514a <floorf+0x36>
 801517e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8015182:	d3e4      	bcc.n	801514e <floorf+0x3a>
 8015184:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015188:	4770      	bx	lr
 801518a:	2300      	movs	r3, #0
 801518c:	e7dd      	b.n	801514a <floorf+0x36>
 801518e:	bf00      	nop
 8015190:	7149f2ca 	.word	0x7149f2ca
 8015194:	bf800000 	.word	0xbf800000
 8015198:	007fffff 	.word	0x007fffff

0801519c <_init>:
 801519c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801519e:	bf00      	nop
 80151a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80151a2:	bc08      	pop	{r3}
 80151a4:	469e      	mov	lr, r3
 80151a6:	4770      	bx	lr

080151a8 <_fini>:
 80151a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151aa:	bf00      	nop
 80151ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80151ae:	bc08      	pop	{r3}
 80151b0:	469e      	mov	lr, r3
 80151b2:	4770      	bx	lr
