<stg><name>LDPC_Out</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="3">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %rd_clk_in_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rd_clk_in)

]]></Node>
<StgValue><ssdm name="rd_clk_in_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:16  %block_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %block_V)

]]></Node>
<StgValue><ssdm name="block_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

]]></Node>
<StgValue><ssdm name="reset_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1">
<![CDATA[
:19  %zero_load = load i1* @zero, align 1

]]></Node>
<StgValue><ssdm name="zero_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16">
<![CDATA[
:20  %max_load = load i16* @max, align 2

]]></Node>
<StgValue><ssdm name="max_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="16">
<![CDATA[
:21  %tmp_8 = trunc i16 %max_load to i13

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
:22  %read_cnt_load = load i16* @read_cnt, align 2

]]></Node>
<StgValue><ssdm name="read_cnt_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24  br i1 %reset_read, label %1, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:0  %tmp_1 = icmp slt i16 %read_cnt_load, %max_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:1  %or_cond_2 = or i1 %zero_load, %tmp_1

]]></Node>
<StgValue><ssdm name="or_cond_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2  br i1 %or_cond_2, label %.critedge._crit_edge, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 0, i16* @read_cnt, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store i1 true, i1* @zero, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %zero_load, label %2, label %.critedge._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @zero, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp = icmp eq i2 %block_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:2  %storemerge1 = select i1 %tmp, i13 1024, i13 -4096

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %storemerge1_cast_cas = select i1 %tmp, i16 1024, i16 4096

]]></Node>
<StgValue><ssdm name="storemerge1_cast_cas"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %storemerge2_cast_cas = select i1 %tmp, i16 127, i16 511

]]></Node>
<StgValue><ssdm name="storemerge2_cast_cas"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  store i16 %storemerge1_cast_cas, i16* @max, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  store i16 %storemerge2_cast_cas, i16* @trig, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.critedge._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13">
<![CDATA[
.critedge._crit_edge:0  %max_loc_1 = phi i13 [ %tmp_8, %.critedge ], [ %storemerge1, %2 ], [ %tmp_8, %1 ]

]]></Node>
<StgValue><ssdm name="max_loc_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="13">
<![CDATA[
.critedge._crit_edge:1  %max_loc_1_cast = zext i13 %max_loc_1 to i16

]]></Node>
<StgValue><ssdm name="max_loc_1_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge._crit_edge:2  %tmp_3 = icmp slt i16 %read_cnt_load, %max_loc_1_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge._crit_edge:3  %or_cond1_3 = and i1 %tmp_3, %rd_clk_in_read

]]></Node>
<StgValue><ssdm name="or_cond1_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge._crit_edge:4  br i1 %or_cond1_3, label %_ifconv, label %._crit_edge21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_7 = add i16 %read_cnt_load, 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store i16 %tmp_7, i16* @read_cnt, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16">
<![CDATA[
:23  %pos_load = load i16* @pos_r, align 2

]]></Node>
<StgValue><ssdm name="pos_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @pos_r, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:1  %tmp_5 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2  %mem_out0_addr = getelementptr [512 x i1]* %mem_out0, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out0_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:3  %data = load i1* %mem_out0_addr, align 1

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:4  %mem_out1_addr = getelementptr [512 x i1]* %mem_out1, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out1_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:5  %data_1 = load i1* %mem_out1_addr, align 1

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:6  %mem_out2_addr = getelementptr [512 x i1]* %mem_out2, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out2_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:7  %data_2 = load i1* %mem_out2_addr, align 1

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %mem_out3_addr = getelementptr [512 x i1]* %mem_out3, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out3_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:9  %data_3 = load i1* %mem_out3_addr, align 1

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %mem_out4_addr = getelementptr [512 x i1]* %mem_out4, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out4_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:11  %data_4 = load i1* %mem_out4_addr, align 1

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %mem_out5_addr = getelementptr [512 x i1]* %mem_out5, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out5_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:13  %data_5 = load i1* %mem_out5_addr, align 1

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %mem_out6_addr = getelementptr [512 x i1]* %mem_out6, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out6_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:15  %data_6 = load i1* %mem_out6_addr, align 1

]]></Node>
<StgValue><ssdm name="data_6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %mem_out7_addr = getelementptr [512 x i1]* %mem_out7, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mem_out7_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:17  %data_7 = load i1* %mem_out7_addr, align 1

]]></Node>
<StgValue><ssdm name="data_7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:36  %trig_load = load i16* @trig, align 2

]]></Node>
<StgValue><ssdm name="trig_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:37  %tmp_s = icmp eq i16 %pos_load, %trig_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:38  br i1 %tmp_s, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_6 = add i16 %pos_load, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi i16 [ %tmp_6, %5 ], [ 0, %4 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %storemerge, i16* @pos_r, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16">
<![CDATA[
._crit_edge21:0  %val_assign = phi i16 [ 0, %3 ], [ %tmp_7, %6 ], [ %read_cnt_load, %.critedge._crit_edge ]

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out), !map !40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %cur_read_pos_V), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2 %block_V), !map !54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %rd_clk_in), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rd_mux), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out0), !map !66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out1), !map !72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out2), !map !76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out3), !map !80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out4), !map !84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out5), !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out6), !map !92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out7), !map !96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @LDPC_Out_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 0, i16* @mem, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1">
<![CDATA[
:4  %mux_load = load i1* @mux, align 1

]]></Node>
<StgValue><ssdm name="mux_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_2 = xor i1 %mux_load, true

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  store i1 %tmp_2, i1* @mux, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:0  %mem_load = load i16* @mem, align 2

]]></Node>
<StgValue><ssdm name="mem_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:3  %data = load i1* %mem_out0_addr, align 1

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:5  %data_1 = load i1* %mem_out1_addr, align 1

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:7  %data_2 = load i1* %mem_out2_addr, align 1

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:9  %data_3 = load i1* %mem_out3_addr, align 1

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:11  %data_4 = load i1* %mem_out4_addr, align 1

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:13  %data_5 = load i1* %mem_out5_addr, align 1

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:15  %data_6 = load i1* %mem_out6_addr, align 1

]]></Node>
<StgValue><ssdm name="data_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:17  %data_7 = load i1* %mem_out7_addr, align 1

]]></Node>
<StgValue><ssdm name="data_7"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:18  %sel_tmp2 = icmp eq i16 %mem_load, 6

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:19  %sel_tmp4 = icmp eq i16 %mem_load, 5

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:20  %sel_tmp6 = icmp eq i16 %mem_load, 4

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:21  %sel_tmp8 = icmp eq i16 %mem_load, 3

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:22  %sel_tmp = icmp eq i16 %mem_load, 2

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:23  %sel_tmp1 = icmp eq i16 %mem_load, 1

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:24  %sel_tmp3 = icmp eq i16 %mem_load, 0

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:25  %newSel = select i1 %sel_tmp3, i1 %data, i1 %data_1

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %or_cond = or i1 %sel_tmp3, %sel_tmp1

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:27  %newSel1 = select i1 %sel_tmp, i1 %data_2, i1 %data_3

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %or_cond1 = or i1 %sel_tmp, %sel_tmp8

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:29  %newSel2 = select i1 %sel_tmp6, i1 %data_4, i1 %data_5

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %or_cond2 = or i1 %sel_tmp6, %sel_tmp4

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:31  %newSel3 = select i1 %sel_tmp2, i1 %data_6, i1 %data_7

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:32  %newSel4 = select i1 %or_cond, i1 %newSel, i1 %newSel1

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %or_cond3 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:34  %newSel5 = select i1 %or_cond2, i1 %newSel2, i1 %newSel3

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:35  %data_8 = select i1 %or_cond3, i1 %newSel4, i1 %newSel5

]]></Node>
<StgValue><ssdm name="data_8"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_4 = add i16 %mem_load, 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_4, i16* @mem, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp><and_exp><literal name="or_cond_2" val="1"/>
<literal name="or_cond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %data_out, i1 %data_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge21:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %cur_read_pos_V, i16 %val_assign)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0">
<![CDATA[
._crit_edge21:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
