--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    2.714(R)|    0.040(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk1
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<2>|   -2.433(F)|    4.334(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_data1<6>|   -2.216(F)|    4.167(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_href1   |   -1.266(F)|    3.401(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_vsync1  |   -1.148(F)|    3.288(F)|ov7670_pclk1_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk2
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data2<2>|   -1.827(F)|    3.836(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_data2<6>|   -1.598(F)|    3.650(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_href2   |   -1.570(F)|    3.617(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_vsync2  |   -1.988(F)|    3.935(F)|ov7670_pclk2_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk3
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data3<2>|   -0.288(F)|    1.951(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_data3<6>|   -0.550(F)|    2.162(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_href3   |   -0.499(F)|    2.126(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_vsync3  |   -0.008(F)|    1.747(F)|ov7670_pclk3_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk4
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data4<2>|    1.323(F)|    0.186(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_data4<6>|    0.703(F)|    0.693(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_href4   |    0.651(F)|    0.736(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_vsync4  |    1.120(F)|    0.331(F)|ov7670_pclk4_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led1        |   17.377(R)|clk50_BUFGP       |   0.000|
led2        |   15.024(R)|clk50_BUFGP       |   0.000|
led3        |   14.148(R)|clk50_BUFGP       |   0.000|
led4        |   15.922(R)|clk50_BUFGP       |   0.000|
ov7670_sioc1|    9.470(R)|clk50_BUFGP       |   0.000|
ov7670_sioc2|    7.849(R)|clk50_BUFGP       |   0.000|
ov7670_sioc3|    8.955(R)|clk50_BUFGP       |   0.000|
ov7670_sioc4|    8.928(R)|clk50_BUFGP       |   0.000|
ov7670_siod1|   10.592(R)|clk50_BUFGP       |   0.000|
ov7670_siod2|   10.279(R)|clk50_BUFGP       |   0.000|
ov7670_siod3|   11.932(R)|clk50_BUFGP       |   0.000|
ov7670_siod4|   10.898(R)|clk50_BUFGP       |   0.000|
ov7670_xclk1|   11.114(R)|clk50_BUFGP       |   0.000|
ov7670_xclk2|   11.618(R)|clk50_BUFGP       |   0.000|
ov7670_xclk3|   14.510(R)|clk50_BUFGP       |   0.000|
ov7670_xclk4|   11.360(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |   11.496|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    5.671|    4.310|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    6.847|    4.489|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    5.866|    5.143|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    6.709|    5.055|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |    9.238|
clkcam         |ov7670_xclk2   |    9.742|
clkcam         |ov7670_xclk3   |   12.634|
clkcam         |ov7670_xclk4   |    9.484|
sw             |ov7670_xclk1   |    8.265|
sw             |ov7670_xclk2   |    8.769|
sw             |ov7670_xclk3   |   11.661|
sw             |ov7670_xclk4   |    8.511|
---------------+---------------+---------+


Analysis completed Fri Jul 29 23:31:26 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



