--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 430 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.562ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y28.SR      net (fanout=7)        1.566   M_reset_cond_out
    SLICE_X16Y28.CLK     Tsrck                 0.461   alu_tester/M_counter_q[26]
                                                       alu_tester/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.996ns logic, 1.566ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  17.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.551ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y28.SR      net (fanout=7)        1.566   M_reset_cond_out
    SLICE_X16Y28.CLK     Tsrck                 0.450   alu_tester/M_counter_q[26]
                                                       alu_tester/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (0.985ns logic, 1.566ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  17.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.529ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y28.SR      net (fanout=7)        1.566   M_reset_cond_out
    SLICE_X16Y28.CLK     Tsrck                 0.428   alu_tester/M_counter_q[26]
                                                       alu_tester/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.963ns logic, 1.566ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  17.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.384ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=7)        1.379   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.470   alu_tester/M_counter_q[23]
                                                       alu_tester/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.384ns (1.005ns logic, 1.379ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  17.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.375ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=7)        1.379   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.461   alu_tester/M_counter_q[23]
                                                       alu_tester/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.996ns logic, 1.379ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  17.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.364ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=7)        1.379   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.450   alu_tester/M_counter_q[23]
                                                       alu_tester/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (0.985ns logic, 1.379ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  17.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=7)        1.379   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.428   alu_tester/M_counter_q[23]
                                                       alu_tester/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.963ns logic, 1.379ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  17.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_0 (FF)
  Destination:          alu_tester/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_0 to alu_tester/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   alu_tester/M_counter_q[3]
                                                       alu_tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[23]
    SLICE_X16Y28.CLK     Tcinck                0.303   alu_tester/M_counter_q[26]
                                                       alu_tester/Mcount_M_counter_q_xor<26>
                                                       alu_tester/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.767ns logic, 0.553ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack:                  17.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_0 (FF)
  Destination:          alu_tester/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_0 to alu_tester/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   alu_tester/M_counter_q[3]
                                                       alu_tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[23]
    SLICE_X16Y28.CLK     Tcinck                0.272   alu_tester/M_counter_q[26]
                                                       alu_tester/Mcount_M_counter_q_xor<26>
                                                       alu_tester/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (1.736ns logic, 0.553ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack:                  17.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_0 (FF)
  Destination:          alu_tester/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_0 to alu_tester/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   alu_tester/M_counter_q[3]
                                                       alu_tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.CLK     Tcinck                0.313   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
                                                       alu_tester/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.684ns logic, 0.550ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack:                  17.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_0 (FF)
  Destination:          alu_tester/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_0 to alu_tester/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   alu_tester/M_counter_q[3]
                                                       alu_tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[23]
    SLICE_X16Y28.CLK     Tcinck                0.213   alu_tester/M_counter_q[26]
                                                       alu_tester/Mcount_M_counter_q_xor<26>
                                                       alu_tester/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (1.677ns logic, 0.553ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack:                  17.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_0 (FF)
  Destination:          alu_tester/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_0 to alu_tester/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   alu_tester/M_counter_q[3]
                                                       alu_tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.CLK     Tcinck                0.303   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
                                                       alu_tester/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (1.674ns logic, 0.550ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack:                  17.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_4 (FF)
  Destination:          alu_tester/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.294 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_4 to alu_tester/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q_4
    SLICE_X16Y23.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[4]
    SLICE_X16Y23.COUT    Topcya                0.474   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q[4]_rt
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[23]
    SLICE_X16Y28.CLK     Tcinck                0.303   alu_tester/M_counter_q[26]
                                                       alu_tester/Mcount_M_counter_q_xor<26>
                                                       alu_tester/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (1.674ns logic, 0.550ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack:                  17.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_0 (FF)
  Destination:          alu_tester/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_0 to alu_tester/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   alu_tester/M_counter_q[3]
                                                       alu_tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.CLK     Tcinck                0.272   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
                                                       alu_tester/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (1.643ns logic, 0.550ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Slack:                  17.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=7)        1.185   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.470   alu_tester/M_counter_q[19]
                                                       alu_tester/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (1.005ns logic, 1.185ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  17.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_4 (FF)
  Destination:          alu_tester/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.294 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_4 to alu_tester/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q_4
    SLICE_X16Y23.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[4]
    SLICE_X16Y23.COUT    Topcya                0.474   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q[4]_rt
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[23]
    SLICE_X16Y28.CLK     Tcinck                0.272   alu_tester/M_counter_q[26]
                                                       alu_tester/Mcount_M_counter_q_xor<26>
                                                       alu_tester/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (1.643ns logic, 0.550ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Slack:                  17.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=7)        1.185   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.461   alu_tester/M_counter_q[19]
                                                       alu_tester/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.996ns logic, 1.185ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  17.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=7)        1.185   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.450   alu_tester/M_counter_q[19]
                                                       alu_tester/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.985ns logic, 1.185ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  17.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu_tester/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.148ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu_tester/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=7)        1.185   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.428   alu_tester/M_counter_q[19]
                                                       alu_tester/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (0.963ns logic, 1.185ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  17.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_3 (FF)
  Destination:          alu_tester/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_3 to alu_tester/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.DQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_3
    SLICE_X16Y22.D5      net (fanout=1)        0.448   alu_tester/M_counter_q[3]
    SLICE_X16Y22.COUT    Topcyd                0.312   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q[3]_rt
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[23]
    SLICE_X16Y28.CLK     Tcinck                0.303   alu_tester/M_counter_q[26]
                                                       alu_tester/Mcount_M_counter_q_xor<26>
                                                       alu_tester/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.605ns logic, 0.545ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack:                  17.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_0 (FF)
  Destination:          alu_tester/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_0 to alu_tester/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   alu_tester/M_counter_q[3]
                                                       alu_tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.CLK     Tcinck                0.313   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
                                                       alu_tester/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (1.591ns logic, 0.547ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack:                  17.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_4 (FF)
  Destination:          alu_tester/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.292 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_4 to alu_tester/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q_4
    SLICE_X16Y23.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[4]
    SLICE_X16Y23.COUT    Topcya                0.474   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q[4]_rt
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.CLK     Tcinck                0.313   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
                                                       alu_tester/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (1.591ns logic, 0.547ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack:                  17.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_0 (FF)
  Destination:          alu_tester/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_0 to alu_tester/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   alu_tester/M_counter_q[3]
                                                       alu_tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.CLK     Tcinck                0.213   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
                                                       alu_tester/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (1.584ns logic, 0.550ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack:                  17.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_0 (FF)
  Destination:          alu_tester/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_0 to alu_tester/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   alu_tester/M_counter_q[3]
                                                       alu_tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.CLK     Tcinck                0.303   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
                                                       alu_tester/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (1.581ns logic, 0.547ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack:                  17.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_4 (FF)
  Destination:          alu_tester/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.294 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_4 to alu_tester/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q_4
    SLICE_X16Y23.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[4]
    SLICE_X16Y23.COUT    Topcya                0.474   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q[4]_rt
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[23]
    SLICE_X16Y28.CLK     Tcinck                0.213   alu_tester/M_counter_q[26]
                                                       alu_tester/Mcount_M_counter_q_xor<26>
                                                       alu_tester/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (1.584ns logic, 0.550ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack:                  17.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_4 (FF)
  Destination:          alu_tester/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.292 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_4 to alu_tester/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q_4
    SLICE_X16Y23.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[4]
    SLICE_X16Y23.COUT    Topcya                0.474   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q[4]_rt
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.CLK     Tcinck                0.303   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
                                                       alu_tester/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (1.581ns logic, 0.547ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack:                  17.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_3 (FF)
  Destination:          alu_tester/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.119ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_3 to alu_tester/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.DQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_3
    SLICE_X16Y22.D5      net (fanout=1)        0.448   alu_tester/M_counter_q[3]
    SLICE_X16Y22.COUT    Topcyd                0.312   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q[3]_rt
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[23]
    SLICE_X16Y28.CLK     Tcinck                0.272   alu_tester/M_counter_q[26]
                                                       alu_tester/Mcount_M_counter_q_xor<26>
                                                       alu_tester/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (1.574ns logic, 0.545ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack:                  17.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_0 (FF)
  Destination:          alu_tester/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_0 to alu_tester/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_0
    SLICE_X16Y22.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   alu_tester/M_counter_q[3]
                                                       alu_tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.CLK     Tcinck                0.272   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
                                                       alu_tester/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (1.550ns logic, 0.547ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack:                  17.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_4 (FF)
  Destination:          alu_tester/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.292 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_4 to alu_tester/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q_4
    SLICE_X16Y23.A5      net (fanout=1)        0.456   alu_tester/M_counter_q[4]
    SLICE_X16Y23.COUT    Topcya                0.474   alu_tester/M_counter_q[7]
                                                       alu_tester/M_counter_q[4]_rt
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.CLK     Tcinck                0.272   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
                                                       alu_tester/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (1.550ns logic, 0.547ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack:                  17.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu_tester/M_counter_q_1 (FF)
  Destination:          alu_tester/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.088ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu_tester/M_counter_q_1 to alu_tester/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.525   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q_1
    SLICE_X16Y22.B5      net (fanout=1)        0.215   alu_tester/M_counter_q[1]
    SLICE_X16Y22.COUT    Topcyb                0.483   alu_tester/M_counter_q[3]
                                                       alu_tester/M_counter_q[1]_rt
                                                       alu_tester/Mcount_M_counter_q_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   alu_tester/M_counter_q[7]
                                                       alu_tester/Mcount_M_counter_q_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   alu_tester/Mcount_M_counter_q_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   alu_tester/M_counter_q[11]
                                                       alu_tester/Mcount_M_counter_q_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   alu_tester/M_counter_q[15]
                                                       alu_tester/Mcount_M_counter_q_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   alu_tester/M_counter_q[19]
                                                       alu_tester/Mcount_M_counter_q_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   alu_tester/M_counter_q[23]
                                                       alu_tester/Mcount_M_counter_q_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   alu_tester/Mcount_M_counter_q_cy[23]
    SLICE_X16Y28.CLK     Tcinck                0.303   alu_tester/M_counter_q[26]
                                                       alu_tester/Mcount_M_counter_q_xor<26>
                                                       alu_tester/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.088ns (1.776ns logic, 0.312ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[3]/CLK
  Logical resource: alu_tester/M_counter_q_0/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[3]/CLK
  Logical resource: alu_tester/M_counter_q_1/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[3]/CLK
  Logical resource: alu_tester/M_counter_q_2/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[3]/CLK
  Logical resource: alu_tester/M_counter_q_3/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[7]/CLK
  Logical resource: alu_tester/M_counter_q_4/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[7]/CLK
  Logical resource: alu_tester/M_counter_q_5/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[7]/CLK
  Logical resource: alu_tester/M_counter_q_6/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[7]/CLK
  Logical resource: alu_tester/M_counter_q_7/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[11]/CLK
  Logical resource: alu_tester/M_counter_q_8/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[11]/CLK
  Logical resource: alu_tester/M_counter_q_9/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[11]/CLK
  Logical resource: alu_tester/M_counter_q_10/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[11]/CLK
  Logical resource: alu_tester/M_counter_q_11/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[15]/CLK
  Logical resource: alu_tester/M_counter_q_12/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[15]/CLK
  Logical resource: alu_tester/M_counter_q_13/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[15]/CLK
  Logical resource: alu_tester/M_counter_q_14/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[15]/CLK
  Logical resource: alu_tester/M_counter_q_15/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[19]/CLK
  Logical resource: alu_tester/M_counter_q_16/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[19]/CLK
  Logical resource: alu_tester/M_counter_q_17/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[19]/CLK
  Logical resource: alu_tester/M_counter_q_18/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[19]/CLK
  Logical resource: alu_tester/M_counter_q_19/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[23]/CLK
  Logical resource: alu_tester/M_counter_q_20/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[23]/CLK
  Logical resource: alu_tester/M_counter_q_21/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[23]/CLK
  Logical resource: alu_tester/M_counter_q_22/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[23]/CLK
  Logical resource: alu_tester/M_counter_q_23/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[26]/CLK
  Logical resource: alu_tester/M_counter_q_24/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[26]/CLK
  Logical resource: alu_tester/M_counter_q_25/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu_tester/M_counter_q[26]/CLK
  Logical resource: alu_tester/M_counter_q_26/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3_1/SR
  Location pin: SLICE_X14Y22.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X14Y22.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.606|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 430 paths, 0 nets, and 72 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 01 21:50:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



