Loading plugins phase: Elapsed time ==> 0s.150ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Jacob\Documents\Junior\EGR 456\EGR456\Jacobian.cydsn\Jacobian.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Jacob\Documents\Junior\EGR 456\EGR456\Jacobian.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0020: error: Input voltage error: The input voltage of "VDDIO0" is set to 5 which is out of range. This pin's value must be between 1.71 and VDDA (3.3).
 * C:\Users\Jacob\Documents\Junior\EGR 456\EGR456\Jacobian.cydsn\Jacobian.cydwr (VDDIO0 (V))

ADD: fit.M0020: error: Input voltage error: The input voltage of "VDDIO1" is set to 5 which is out of range. This pin's value must be between 1.71 and VDDA (3.3).
 * C:\Users\Jacob\Documents\Junior\EGR 456\EGR456\Jacobian.cydsn\Jacobian.cydwr (VDDIO1 (V))

ADD: fit.M0020: error: Input voltage error: The input voltage of "VDDIO2" is set to 5 which is out of range. This pin's value must be between 1.71 and VDDA (3.3).
 * C:\Users\Jacob\Documents\Junior\EGR 456\EGR456\Jacobian.cydsn\Jacobian.cydwr (VDDIO2 (V))

ADD: fit.M0020: error: Input voltage error: The input voltage of "VDDIO3" is set to 5 which is out of range. This pin's value must be between 1.71 and VDDA (3.3).
 * C:\Users\Jacob\Documents\Junior\EGR 456\EGR456\Jacobian.cydsn\Jacobian.cydwr (VDDIO3 (V))

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.183ms
