Classic Timing Analyzer report for decoder
Sat May 15 19:34:25 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.970 ns   ; En[0] ; O[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 15.970 ns       ; En[0] ; O[2] ;
; N/A   ; None              ; 15.896 ns       ; En[2] ; O[2] ;
; N/A   ; None              ; 15.724 ns       ; En[1] ; O[2] ;
; N/A   ; None              ; 14.948 ns       ; I[1]  ; O[2] ;
; N/A   ; None              ; 13.832 ns       ; I[2]  ; O[2] ;
; N/A   ; None              ; 13.753 ns       ; I[0]  ; O[2] ;
; N/A   ; None              ; 13.651 ns       ; En[0] ; O[0] ;
; N/A   ; None              ; 13.577 ns       ; En[2] ; O[0] ;
; N/A   ; None              ; 13.405 ns       ; En[1] ; O[0] ;
; N/A   ; None              ; 13.254 ns       ; En[0] ; O[4] ;
; N/A   ; None              ; 13.180 ns       ; En[2] ; O[4] ;
; N/A   ; None              ; 13.008 ns       ; En[1] ; O[4] ;
; N/A   ; None              ; 12.802 ns       ; En[0] ; O[6] ;
; N/A   ; None              ; 12.728 ns       ; En[2] ; O[6] ;
; N/A   ; None              ; 12.657 ns       ; En[0] ; O[7] ;
; N/A   ; None              ; 12.652 ns       ; En[0] ; O[1] ;
; N/A   ; None              ; 12.634 ns       ; I[1]  ; O[0] ;
; N/A   ; None              ; 12.583 ns       ; En[2] ; O[7] ;
; N/A   ; None              ; 12.578 ns       ; En[2] ; O[1] ;
; N/A   ; None              ; 12.556 ns       ; En[1] ; O[6] ;
; N/A   ; None              ; 12.411 ns       ; En[1] ; O[7] ;
; N/A   ; None              ; 12.406 ns       ; En[1] ; O[1] ;
; N/A   ; None              ; 12.270 ns       ; En[0] ; O[5] ;
; N/A   ; None              ; 12.267 ns       ; En[0] ; O[3] ;
; N/A   ; None              ; 12.222 ns       ; I[1]  ; O[4] ;
; N/A   ; None              ; 12.196 ns       ; En[2] ; O[5] ;
; N/A   ; None              ; 12.193 ns       ; En[2] ; O[3] ;
; N/A   ; None              ; 12.024 ns       ; En[1] ; O[5] ;
; N/A   ; None              ; 12.021 ns       ; En[1] ; O[3] ;
; N/A   ; None              ; 11.767 ns       ; I[1]  ; O[6] ;
; N/A   ; None              ; 11.625 ns       ; I[1]  ; O[7] ;
; N/A   ; None              ; 11.620 ns       ; I[1]  ; O[1] ;
; N/A   ; None              ; 11.515 ns       ; I[2]  ; O[0] ;
; N/A   ; None              ; 11.435 ns       ; I[0]  ; O[0] ;
; N/A   ; None              ; 11.243 ns       ; I[1]  ; O[5] ;
; N/A   ; None              ; 11.243 ns       ; I[1]  ; O[3] ;
; N/A   ; None              ; 11.114 ns       ; I[2]  ; O[4] ;
; N/A   ; None              ; 11.036 ns       ; I[0]  ; O[4] ;
; N/A   ; None              ; 10.662 ns       ; I[2]  ; O[6] ;
; N/A   ; None              ; 10.583 ns       ; I[0]  ; O[6] ;
; N/A   ; None              ; 10.517 ns       ; I[2]  ; O[7] ;
; N/A   ; None              ; 10.512 ns       ; I[2]  ; O[1] ;
; N/A   ; None              ; 10.439 ns       ; I[0]  ; O[7] ;
; N/A   ; None              ; 10.434 ns       ; I[0]  ; O[1] ;
; N/A   ; None              ; 10.129 ns       ; I[2]  ; O[5] ;
; N/A   ; None              ; 10.128 ns       ; I[2]  ; O[3] ;
; N/A   ; None              ; 10.051 ns       ; I[0]  ; O[5] ;
; N/A   ; None              ; 10.049 ns       ; I[0]  ; O[3] ;
+-------+-------------------+-----------------+-------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat May 15 19:34:24 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decoder -c decoder --timing_analysis_only
Info: Longest tpd from source pin "En[0]" to destination pin "O[2]" is 15.970 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_W4; Fanout = 1; PIN Node = 'En[0]'
    Info: 2: + IC(6.526 ns) + CELL(0.322 ns) = 7.712 ns; Loc. = LCCOMB_X1_Y25_N0; Fanout = 8; COMB Node = 'Equal0~0'
    Info: 3: + IC(0.342 ns) + CELL(0.521 ns) = 8.575 ns; Loc. = LCCOMB_X1_Y25_N6; Fanout = 1; COMB Node = 'O~10'
    Info: 4: + IC(4.555 ns) + CELL(2.840 ns) = 15.970 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'O[2]'
    Info: Total cell delay = 4.547 ns ( 28.47 % )
    Info: Total interconnect delay = 11.423 ns ( 71.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Sat May 15 19:34:25 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


