$date
	Thu Oct 29 21:16:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! clkB $end
$var wire 1 " clkA $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module u_clk $end
$var wire 1 # clk $end
$var wire 1 $ debug_rst $end
$var reg 1 " clkA $end
$var reg 1 ! clkB $end
$var reg 5 % cntA [4:0] $end
$var reg 5 & cntB [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
0#
x"
x!
$end
#1
1#
#2
0#
#3
0!
b0 &
0"
b0 %
1#
1$
#4
0#
#5
1#
#6
b1 &
0#
0$
#7
b10 &
1"
1#
#8
b11 &
0#
#9
b100 &
0"
1#
#10
b0 &
1!
0#
#11
b1 &
1"
1#
#12
b10 &
0#
#13
b11 &
0"
1#
#14
b100 &
0#
#15
b0 &
0!
1"
1#
#16
b1 &
0#
#17
b10 &
0"
1#
#18
b11 &
0#
#19
b100 &
1"
1#
#20
b0 &
1!
0#
#21
b1 &
0"
1#
#22
b10 &
0#
#23
b11 &
1"
1#
#24
b100 &
0#
#25
b0 &
0!
0"
1#
#26
b1 &
0#
#27
b10 &
1"
1#
#28
b11 &
0#
#29
b100 &
0"
1#
#30
b0 &
1!
0#
#31
b1 &
1"
1#
#32
b10 &
0#
#33
b11 &
0"
1#
#34
b100 &
0#
#35
b0 &
0!
1"
1#
#36
b1 &
0#
#37
b10 &
0"
1#
#38
b11 &
0#
#39
b100 &
1"
1#
#40
b0 &
1!
0#
#41
b1 &
0"
1#
#42
b10 &
0#
#43
b11 &
1"
1#
#44
b100 &
0#
#45
b0 &
0!
0"
1#
#46
b1 &
0#
#47
b10 &
1"
1#
#48
b11 &
0#
#49
b100 &
0"
1#
#50
b0 &
1!
0#
#51
b1 &
1"
1#
#52
b10 &
0#
#53
b11 &
0"
1#
#54
b100 &
0#
#55
b0 &
0!
1"
1#
#56
b1 &
0#
#57
b10 &
0"
1#
#58
b11 &
0#
#59
b100 &
1"
1#
#60
b0 &
1!
0#
#61
b1 &
0"
1#
#62
b10 &
0#
#63
b11 &
1"
1#
#64
b100 &
0#
#65
b0 &
0!
0"
1#
#66
b1 &
0#
#67
b10 &
1"
1#
#68
b11 &
0#
#69
b100 &
0"
1#
#70
b0 &
1!
0#
#71
b1 &
1"
1#
#72
b10 &
0#
#73
b11 &
0"
1#
#74
b100 &
0#
#75
b0 &
0!
1"
1#
#76
b1 &
0#
#77
b10 &
0"
1#
#78
b11 &
0#
#79
b100 &
1"
1#
#80
b0 &
1!
0#
#81
b1 &
0"
1#
#82
b10 &
0#
#83
b11 &
1"
1#
#84
b100 &
0#
#85
b0 &
0!
0"
1#
#86
b1 &
0#
#87
b10 &
1"
1#
#88
b11 &
0#
#89
b100 &
0"
1#
#90
b0 &
1!
0#
#91
b1 &
1"
1#
#92
b10 &
0#
#93
b11 &
0"
1#
#94
b100 &
0#
#95
b0 &
0!
1"
1#
#96
b1 &
0#
#97
b10 &
0"
1#
#98
b11 &
0#
#99
b100 &
1"
1#
#100
b0 &
1!
0#
#101
b1 &
0"
1#
#102
b10 &
0#
#103
b11 &
1"
1#
#104
b100 &
0#
#105
b0 &
0!
0"
1#
#106
b1 &
0#
