
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000033                       # Number of seconds simulated
sim_ticks                                    33157500                       # Number of ticks simulated
final_tick                                   33157500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135793                       # Simulator instruction rate (inst/s)
host_op_rate                                   165574                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              665117511                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672224                       # Number of bytes of host memory used
host_seconds                                     0.05                       # Real time elapsed on the host
sim_insts                                        6766                       # Number of instructions simulated
sim_ops                                          8252                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           31040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              45632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 713                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          936138129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          357083616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      82997813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1376219558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     936138129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        936138129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         936138129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         357083616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     82997813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1376219558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         714                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       714                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  45696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   45696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      33148500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   714                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    330.105263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.175339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.846127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           35     26.32%     26.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     20.30%     46.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     18.80%     65.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21     15.79%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      2.26%     83.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      2.26%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.50%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      3.76%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12      9.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          133                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     11341500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                24729000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3570000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15884.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34634.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1378.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1378.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      572                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      46426.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   556920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   277035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2634660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4305780                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                60000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         9752700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          833760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               20879415                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            629.704139                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             23515500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        31000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      2171000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       8530250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     21385250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   456960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2456160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              4276710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                99840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        10379130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          290880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               20645940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            622.662746                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             23521750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       121000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       757000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       8474750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     22764750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    3189                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2270                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               595                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2893                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     823                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             28.447978                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     263                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             128                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              124                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert           65                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu.branchPred.allExpertsSame              589                       # Number of times all experts voted in the same direction.
system.cpu.branchPred.lowWeightExpertsWon            0                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        33157500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            66316                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              11109                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          14215                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        3189                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1090                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         11649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1230                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  309                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          668                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      5037                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   269                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              24350                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.685216                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.133863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    16629     68.29%     68.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2819     11.58%     79.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      840      3.45%     83.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4062     16.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                24350                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.048088                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.214352                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     9531                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  8019                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      6098                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   322                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    380                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  878                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   239                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  12652                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1724                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    380                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    10829                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    1222                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5208                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      5114                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1597                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  11656                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   386                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    23                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   1378                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               26                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands               11069                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 16860                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            13106                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups              242                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps                  7728                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     3341                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                113                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       771                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1744                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1882                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 8                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      11111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     10399                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                95                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            2930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         1844                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         24350                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.427064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.843740                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               18478     75.89%     75.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2429      9.98%     85.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2436     10.00%     95.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 930      3.82%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  77      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           24350                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     658     36.84%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.11%     36.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.34%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    375     21.00%     58.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   745     41.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 8      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  6858     65.95%     66.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.06%     66.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.03%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.26%     66.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   27      0.26%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.27%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.18%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1677     16.13%     83.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1746     16.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  10399                       # Type of FU issued
system.cpu.iq.rate                           0.156810                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1786                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.171747                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              46639                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             13925                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         9557                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  11964                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               19                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          599                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          344                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    380                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     196                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     7                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               11195                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1744                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1882                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 71                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     5                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             80                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          305                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  385                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  9904                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1486                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               495                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            12                       # number of nop insts executed
system.cpu.iew.exec_refs                         3169                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1748                       # Number of branches executed
system.cpu.iew.exec_stores                       1683                       # Number of stores executed
system.cpu.iew.exec_rate                     0.149346                       # Inst execution rate
system.cpu.iew.wb_sent                           9759                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          9720                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      4400                       # num instructions producing a value
system.cpu.iew.wb_consumers                      7770                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.146571                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.566281                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            2518                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               360                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        23803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.346679                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.975655                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        19682     82.69%     82.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2015      8.47%     91.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1257      5.28%     96.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          343      1.44%     97.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          193      0.81%     98.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          149      0.63%     99.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           52      0.22%     99.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           31      0.13%     99.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           81      0.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        23803                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 6766                       # Number of instructions committed
system.cpu.commit.committedOps                   8252                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           2683                       # Number of memory references committed
system.cpu.commit.loads                          1145                       # Number of loads committed
system.cpu.commit.membars                          40                       # Number of memory barriers committed
system.cpu.commit.branches                       1488                       # Number of branches committed
system.cpu.commit.vec_insts                       159                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      7418                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  127                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            7      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             5456     66.12%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.06%     66.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.04%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.32%     66.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              25      0.30%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.34%     67.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             19      0.23%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1145     13.88%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1538     18.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              8252                       # Class of committed instruction
system.cpu.commit.bw_lim_events                    81                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        34323                       # The number of ROB reads
system.cpu.rob.rob_writes                       22088                       # The number of ROB writes
system.cpu.timesIdled                             359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        6766                       # Number of Instructions Simulated
system.cpu.committedOps                          8252                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               9.801360                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.801360                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.102027                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.102027                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    11249                       # number of integer regfile reads
system.cpu.int_regfile_writes                    6721                       # number of integer regfile writes
system.cpu.vec_regfile_reads                      222                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     117                       # number of vector regfile writes
system.cpu.cc_regfile_reads                      2421                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     2391                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    8126                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     79                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           141.525977                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               221                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.380090                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   141.525977                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.138209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.138209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.215820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6161                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6161                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         1217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1217                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            995                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           43                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           39                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          2212                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2212                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2212                       # number of overall hits
system.cpu.dcache.overall_hits::total            2212                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           168                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          505                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          673                       # number of overall misses
system.cpu.dcache.overall_misses::total           673                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12639500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12639500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     26508969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26508969                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       246000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       246000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     39148469                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39148469                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     39148469                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39148469                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         1500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         2885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2885                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         2885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2885                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.121300                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.121300                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.336667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.336667                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.065217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.065217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.233276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.233276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.233276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.233276                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75235.119048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75235.119048                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52493.007921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52493.007921                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58170.087667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58170.087667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58170.087667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58170.087667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2059                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    52.794872                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           58                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          395                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          453                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          110                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          220                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8808000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8808000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      7555969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7555969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     16363969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16363969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     16363969                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16363969                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.079422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.079422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.021739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.021739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.076256                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076256                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.076256                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076256                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80072.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80072.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68690.627273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68690.627273                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74381.677273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74381.677273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74381.677273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74381.677273                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               116                       # number of replacements
system.cpu.icache.tags.tagsinuse           211.151721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4439                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               502                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.842629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   211.151721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.412406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10570                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10570                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         4439                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4439                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          4439                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4439                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         4439                       # number of overall hits
system.cpu.icache.overall_hits::total            4439                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          595                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           595                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          595                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            595                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          595                       # number of overall misses
system.cpu.icache.overall_misses::total           595                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     42356489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42356489                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     42356489                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42356489                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     42356489                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42356489                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         5034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         5034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         5034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5034                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.118196                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.118196                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.118196                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.118196                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.118196                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.118196                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71187.376471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71187.376471                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 71187.376471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71187.376471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 71187.376471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71187.376471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16784                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               159                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   105.559748                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           92                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          503                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          503                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          503                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37167992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37167992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37167992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37167992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37167992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37167992                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.099921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.099921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.099921                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.099921                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.099921                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.099921                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73892.628231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73892.628231                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73892.628231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73892.628231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73892.628231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73892.628231                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              235                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 253                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    19                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    35.474570                       # Cycle average of tags in use
system.l2.tags.total_refs                           5                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       105                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.047619                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       26.410844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     9.063726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001083                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000244                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002960                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6861                       # Number of tag accesses
system.l2.tags.data_accesses                     6861                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks          114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              114                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 6                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    17                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    31                       # number of demand (read+write) hits
system.l2.demand_hits::total                       48                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   17                       # number of overall hits
system.l2.overall_hits::cpu.data                   31                       # number of overall hits
system.l2.overall_hits::total                      48                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  85                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              486                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             105                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 486                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 190                       # number of demand (read+write) misses
system.l2.demand_misses::total                    676                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                486                       # number of overall misses
system.l2.overall_misses::cpu.data                190                       # number of overall misses
system.l2.overall_misses::total                   676                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      7201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7201500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     36544500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36544500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      8671500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8671500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      15873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         52417500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36544500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     15873000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        52417500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks          114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          114                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               503                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               221                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  724                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              503                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              221                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 724                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.772727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.772727                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.966203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966203                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.945946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.945946                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.966203                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.859729                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.933702                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.966203                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.859729                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.933702                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84723.529412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84723.529412                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75194.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75194.444444                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82585.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82585.714286                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75194.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83542.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77540.680473                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75194.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83542.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77540.680473                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           64                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             64                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             84                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          486                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          486                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          101                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               671                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              735                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2840342                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2840342                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      6682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     33634500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33634500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7809000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7809000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     33634500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     14491500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     48126000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     33634500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     14491500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2840342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     50966342                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.763636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.763636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.966203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.909910                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.909910                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.966203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.837104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926796                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.966203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.837104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.015193                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 44380.343750                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 44380.343750                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 79553.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79553.571429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69206.790123                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69206.790123                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77316.831683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77316.831683                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 69206.790123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78332.432432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71722.801788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 69206.790123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78332.432432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 44380.343750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69341.961905                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           16                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                629                       # Transaction distribution
system.membus.trans_dist::ReadExReq                84                       # Transaction distribution
system.membus.trans_dist::ReadExResp               84                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           630                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        45632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   45632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 714                       # Request fanout histogram
system.membus.reqLayer0.occupancy              879367                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3765250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          840                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     33157500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               613                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               85                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             110                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           503                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          111                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        14144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  53696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              85                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              809                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.046972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.211709                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    771     95.30%     95.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     38      4.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                809                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             536000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            753000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            331999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
