
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 1.69 seconds, memory usage 1716224kB, peak memory usage 1716224kB (SOL-9)
Pragma 'hls_design<>' detected on routine 'mult' (CIN-6)
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v6' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
Pragma 'hls_design<>' detected on routine 'modulo_sub' (CIN-6)
go compile
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<>' detected on routine 'modulo_add' (CIN-6)
inPlaceNTT_DIF_precomp.v6
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.81 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
/INPUTFILES/2
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
solution file add ./src/utils.cpp -exclude true
project save
Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1.ccs'. (PRJ-5)
solution file add ./src/main.cpp -exclude true
solution file add ./src/ntt.cpp
go compile
/INPUTFILES/1
project save
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/catapult.log"
option set Input/TargetPlatform x86_64
/INPUTFILES/3
c++98
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/src/ntt.cpp (CIN-69)
option set Input/CppStandard c++98
Pragma 'hls_design<>' detected on routine 'modulo_sub' (CIN-6)
Pragma 'hls_design<>' detected on routine 'modulo_add' (CIN-6)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
Pragma 'hls_design<>' detected on routine 'mult' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 103, Real ops = 34, Vars = 49 (SOL-21)
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 2.05 seconds, memory usage 1716224kB, peak memory usage 1716224kB (SOL-9)
Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 12 times. (LOOP-2)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/inPlaceNTT_DIF_precomp.v6/CDesignChecker/design_checker.sh'
INOUT port 'complete' is only used as an output. (OPT-11)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
Inlining routine 'modulo_add' (CIN-14)
Synthesizing routine 'modulo_add' (CIN-13)
Found design routine 'modulo_sub' specified by directive (CIN-52)
Found design routine 'modulo_add' specified by directive (CIN-52)
Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
Found design routine 'mult' specified by directive (CIN-52)
Synthesizing routine 'mult' (CIN-13)
Generating synthesis internal form... (CIN-3)
Optimizing block '/inPlaceNTT_DIF_precomp/modulo_sub' ... (CIN-4)
Inlining routine 'operator>><96, false>' (CIN-14)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
Inlining routine 'mult' (CIN-14)
Synthesizing routine 'modulo_sub' (CIN-13)
Optimizing block '/inPlaceNTT_DIF_precomp/modulo_add' ... (CIN-4)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
INOUT port 'run' is only used as an input. (OPT-10)
Optimizing block '/inPlaceNTT_DIF_precomp/mult' ... (CIN-4)
Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 4097 times. (LOOP-2)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 103, Real ops = 34, Vars = 49 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 0.42 seconds, memory usage 1716224kB, peak memory usage 1716224kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
go libraries

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 105, Real ops = 34, Vars = 51 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 0.32 seconds, memory usage 1716224kB, peak memory usage 1716224kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 169, Real ops = 45, Vars = 74 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 0.74 seconds, memory usage 1847288kB, peak memory usage 1847288kB (SOL-9)
go extract
N_UNROLL parameter 2 not an exact divisor of 4097, the total number of loop iterations. (LOOP-8)
CU_DIRECTIVE sid15 SET /inPlaceNTT_DIF_precomp/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid15 SET /inPlaceNTT_DIF_precomp/core/COMP_LOOP {UNROLL 16}: Race condition
CU_DIRECTIVE sid15 SET /inPlaceNTT_DIF_precomp/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
/inPlaceNTT_DIF_precomp/core/COMP_LOOP/UNROLL 2
Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1.ccs'. (PRJ-5)
project save
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/inPlaceNTT_DIF_precomp.v9/CDesignChecker/design_checker.sh'
Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v9' at state 'assembly' (PRJ-2)
Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
CU_DESIGN sid15 ADD {} {VERSION v9 SID sid15 BRANCH_SID sid14 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1761-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} SOLUTIONLIBS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name inPlaceNTT_DIF_precomp}: Race condition
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Design complexity at end of 'loops': Total ops = 261, Real ops = 66, Vars = 97 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v8': elapsed time 1.15 seconds, memory usage 1781752kB, peak memory usage 1781760kB (SOL-9)
Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
/inPlaceNTT_DIF_precomp/core/COMP_LOOP/UNROLL 4
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v8' (SOL-8)
go extract
CU_DIRECTIVE sid14 SET /inPlaceNTT_DIF_precomp/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DIRECTIVE sid14 SET /inPlaceNTT_DIF_precomp/core/COMP_LOOP {UNROLL 16}: Race condition
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/inPlaceNTT_DIF_precomp.v8/CDesignChecker/design_checker.sh'
CU_DIRECTIVE sid14 SET /inPlaceNTT_DIF_precomp/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v8' at state 'assembly' (PRJ-2)
CU_DESIGN sid14 ADD {} {VERSION v8 SID sid14 BRANCH_SID sid13 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1761-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} SOLUTIONLIBS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name inPlaceNTT_DIF_precomp}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
N_UNROLL parameter 4 not an exact divisor of 4097, the total number of loop iterations. (LOOP-8)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v7': elapsed time 1.98 seconds, memory usage 1716224kB, peak memory usage 1716232kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 446, Real ops = 107, Vars = 142 (SOL-21)
CU_DIRECTIVE sid13 SET /inPlaceNTT_DIF_precomp/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DIRECTIVE sid13 SET /inPlaceNTT_DIF_precomp/core/COMP_LOOP {UNROLL 16}: Race condition
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/inPlaceNTT_DIF_precomp.v7/CDesignChecker/design_checker.sh'
CU_DIRECTIVE sid13 SET /inPlaceNTT_DIF_precomp/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v7' at state 'assembly' (PRJ-2)
CU_DESIGN sid13 ADD {} {VERSION v7 SID sid13 BRANCH_SID sid12 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1761-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} SOLUTIONLIBS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name inPlaceNTT_DIF_precomp}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
N_UNROLL parameter 8 not an exact divisor of 4097, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
/inPlaceNTT_DIF_precomp/core/COMP_LOOP/UNROLL 8
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v7' (SOL-8)
go extract
# Info: Design complexity at end of 'loops': Total ops = 815, Real ops = 188, Vars = 231 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 3.09 seconds, memory usage 1716224kB, peak memory usage 1716224kB (SOL-9)
Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
go extract
N_UNROLL parameter 16 not an exact divisor of 4097, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# Info: Design complexity at end of 'memories': Total ops = 174, Real ops = 45, Vars = 71 (SOL-21)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 1.52 seconds, memory usage 1847288kB, peak memory usage 1847288kB (SOL-9)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y_:rsc' (from var: y_) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y:rsc' (from var: y) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/inPlaceNTT_DIF_precomp/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 4096 x 32). (MEM-4)
Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 4096 x 32). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 4096 x 32). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 123, Real ops = 31, Vars = 43 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 0.30 seconds, memory usage 1847288kB, peak memory usage 1847288kB (SOL-9)
Module 'modulo_sub_221cc38820a0941d4772a0cf032267436375_0' in the cache is valid & accepted for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' (TD-3)
Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/.sif/solIndex_2_933be97e-f20d-4394-8c9c-e26a5f8ef7ee.xml' ... (LIB-129)
Module for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' has been successfully synthesized (TD-4)
Module 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0' in the cache is valid & accepted for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' (TD-3)
Module for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' has been successfully synthesized (TD-4)
Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/.sif/solIndex_2_33c99071-4b83-4ef2-9c32-4a9638a9ed96.xml' ... (LIB-129)
Module for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' has been successfully synthesized (TD-4)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/.sif/solIndex_2_757abc6e-b371-4079-b6f8-822f1ccd8a8c.xml' ... (LIB-129)
Module 'mult_a1e233277d0d5c0cfe721a9995382bef70e4_0' in the cache is valid & accepted for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' (TD-3)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 0.37 seconds, memory usage 1847288kB, peak memory usage 1847288kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 151, Real ops = 33, Vars = 48 (SOL-21)
Design 'inPlaceNTT_DIF_precomp' contains '33' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 151, Real ops = 33, Vars = 48 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 0.46 seconds, memory usage 1847288kB, peak memory usage 1847288kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 442605, Area (Datapath, Register, Total) = 7239.72, 0.00, 7239.72 (CRAAS-12)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (3 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 442605, Area (Datapath, Register, Total) = 7857.32, 0.00, 7857.32 (CRAAS-11)
Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 442611 c-steps) (SCHD-8)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-1:VEC_LOOP' (7 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-2:VEC_LOOP' (7 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (4 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 2044, Real ops = 115, Vars = 427 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 8.99 seconds, memory usage 1847288kB, peak memory usage 1847288kB (SOL-9)
Global signal 'twiddle:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
Global signal 'twiddle:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'vec:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
Global signal 'run:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
Global signal 'vec:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
Global signal 'vec:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
Global signal 'run:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'twiddle_h:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
Global signal 'complete:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Warning: Input port 'r:rsc.dat' is never used. (OPT-4)
Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
Global signal 'complete:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 807, Real ops = 209, Vars = 390 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 2.37 seconds, memory usage 1847288kB, peak memory usage 1847288kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 788, Real ops = 170, Vars = 641 (SOL-21)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 2.74 seconds, memory usage 1847288kB, peak memory usage 1847288kB (SOL-9)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v9': elapsed time 11.02 seconds, memory usage 1912824kB, peak memory usage 1912824kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 773, Real ops = 175, Vars = 381 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v9' (SOL-8)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/inPlaceNTT_DIF_precomp.v9/concat_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
Add dependent file: ./rtl.vhdl
order file name is: rtl.v_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
generate concat
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
Generating SCVerify testbench files
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/inPlaceNTT_DIF_precomp.v9/concat_sim_rtl.vhdl
Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/inPlaceNTT_DIF_precomp.v9/concat_sim_rtl.v
Add dependent file: ./rtl.v
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_1/inPlaceNTT_DIF_precomp.v9/concat_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Report written to file 'rtl.rpt'
