#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Tue Mar 28 14:23:38 2023
# Process ID: 21973
# Current directory: /home/nakashim/proj-arm64/fpga/VPK180-step4000
# Command line: vivado -stack 10000
# Log file: /home/nakashim/proj-arm64/fpga/VPK180-step4000/vivado.log
# Journal file: /home/nakashim/proj-arm64/fpga/VPK180-step4000/vivado.jou
# Running On: cad103.naist.jp, OS: Linux, CPU Frequency: 5499.938 MHz, CPU Physical cores: 8, Host memory: 134938 MB
#-----------------------------------------------------------
start_gui
create_project VPM180_64st . -part xcvp1802-lsvc4072-2MP-e-S
set_property board_part xilinx.com:vpk180:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/nakashim/proj-arm64/fpga/VPK180-step4000_IP [current_project]
update_ip_catalog
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
startgroup
create_bd_cell -type ip -vlnv comparch:user:emax6:1.0 emax6_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.3 versal_cips_0
endgroup
set_property location {0.5 -188 -255} [get_bd_cells versal_cips_0]
set_property -dict [list \
  CONFIG.DDR_MEMORY_MODE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    DDR_MEMORY_MODE {Custom} \
    PS_USE_FPD_AXI_NOC0 {1} \
    PS_USE_FPD_AXI_NOC1 {1} \
    PS_USE_FPD_CCI_NOC {0} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.0 axi_noc_0
endgroup
set_property location {3 447 -370} [get_bd_cells axi_noc_0]
set_property location {1 -135 -361} [get_bd_cells versal_cips_0]
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {3} \
  CONFIG.NUM_SI {3} \
] [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.CATEGORY {ps_cci} CONFIG.CONNECTIONS {M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CATEGORY {ps_cci} CONFIG.CONNECTIONS {M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CATEGORY {ps_cci} CONFIG.CONNECTIONS {M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {S02_AXI:M01_AXI:M02_AXI:S00_AXI:M00_AXI:S01_AXI}] [get_bd_pins /axi_noc_0/aclk0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi_noc -config { hbm_density {None} hbm_nmu {None} mc_type {LPDDR} noc_clk {None} num_axi_bram {None} num_axi_tg {None} num_aximm_ext {None} num_mc_ddr {None} num_mc_lpddr {1} pl2noc_apm {0} pl2noc_cips {1}}  [get_bd_cells axi_noc_0]
set_property location {2.5 856 -452} [get_bd_cells emax6_0]
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {3} \
  CONFIG.NUM_SI {4} \
] [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {M01_AXI:M02_AXI:S00_AXI:M00_AXI}] [get_bd_pins /axi_noc_0/aclk0]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {}] [get_bd_pins /axi_noc_0/aclk4]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {}] [get_bd_pins /axi_noc_0/aclk5]
delete_bd_objs [get_bd_intf_nets versal_cips_0_LPD_AXI_NOC_0] [get_bd_intf_nets versal_cips_0_PMC_NOC_AXI_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.DDR_MEMORY_MODE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    DDR_MEMORY_MODE {Custom} \
    DESIGN_MODE {1} \
    DEVICE_INTEGRITY_MODE {Sysmon temperature voltage and external IO monitoring} \
    PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
    PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
    PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
    PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
    PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
    PMC_QSPI_PERIPHERAL_ENABLE {1} \
    PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
    PMC_REF_CLK_FREQMHZ {33.3333} \
    PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
    PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x2A} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x25} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
    PMC_SD1_SLOT_TYPE {SD 3.0 AUTODIR} \
    PMC_USE_PMC_NOC_AXI0 {0} \
    PS_BOARD_INTERFACE {ps_pmc_fixed_io} \
    PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
    PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
    PS_GEN_IPI0_ENABLE {1} \
    PS_GEN_IPI0_MASTER {A72} \
    PS_GEN_IPI1_ENABLE {1} \
    PS_GEN_IPI2_ENABLE {1} \
    PS_GEN_IPI3_ENABLE {1} \
    PS_GEN_IPI4_ENABLE {1} \
    PS_GEN_IPI5_ENABLE {1} \
    PS_GEN_IPI6_ENABLE {1} \
    PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
    PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
    PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}} \
    PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_NUM_FABRIC_RESETS {0} \
    PS_PCIE_RESET {{ENABLE 1}} \
    PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
    PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
    PS_USE_FPD_CCI_NOC {1} \
    PS_USE_FPD_CCI_NOC0 {1} \
    PS_USE_NOC_LPD_AXI0 {0} \
    PS_USE_PMCPL_CLK0 {0} \
    PS_USE_PMCPL_CLK1 {0} \
    PS_USE_PMCPL_CLK2 {0} \
    PS_USE_PMCPL_CLK3 {0} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_INTERFACE_TO_USE {I2C} \
    SMON_PMBUS_ADDRESS {0x18} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
delete_bd_objs [get_bd_nets versal_cips_0_lpd_axi_noc_clk] [get_bd_nets versal_cips_0_pmc_axi_noc_axi0_clk]
endgroup
startgroup
set_property -dict [list \
  CONFIG.NUM_CLKS {2} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells axi_noc_0]
delete_bd_objs [get_bd_nets versal_cips_0_fpd_cci_noc_axi2_clk] [get_bd_nets versal_cips_0_fpd_cci_noc_axi3_clk] [get_bd_intf_nets versal_cips_0_FPD_CCI_NOC_2] [get_bd_intf_nets versal_cips_0_FPD_CCI_NOC_3]
endgroup
set_property location {2 449 -387} [get_bd_cells axi_noc_0]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M00_AXI] [get_bd_intf_pins emax6_0/axi_s]
startgroup
create_bd_cell -type ip -vlnv comparch:user:emax6:1.0 emax6_1
endgroup
set_property location {4 804 -555} [get_bd_cells emax6_1]
set_property location {2.5 619 -386} [get_bd_cells axi_noc_0]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M01_AXI] [get_bd_intf_pins emax6_1/axi_s]
startgroup
create_bd_cell -type ip -vlnv comparch:user:emax6:1.0 emax6_2
endgroup
set_property location {4 915 -705} [get_bd_cells emax6_2]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M02_AXI] [get_bd_intf_pins emax6_2/axi_s]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New/Reuse Simulation Clock And Reset Generator} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins emax6_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New/Reuse Simulation Clock And Reset Generator} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins emax6_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New/Reuse Simulation Clock And Reset Generator} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins emax6_2/ACLK]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins noc_clk_gen/axi_clk_in_0]
startgroup
set_property -dict [list \
  CONFIG.DDR_MEMORY_MODE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    DDR_MEMORY_MODE {Custom} \
    DESIGN_MODE {1} \
    DEVICE_INTEGRITY_MODE {Sysmon temperature voltage and external IO monitoring} \
    PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
    PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
    PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
    PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
    PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
    PMC_QSPI_PERIPHERAL_ENABLE {1} \
    PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
    PMC_REF_CLK_FREQMHZ {33.3333} \
    PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
    PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x2A} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x25} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
    PMC_SD1_SLOT_TYPE {SD 3.0 AUTODIR} \
    PMC_USE_PMC_NOC_AXI0 {0} \
    PS_BOARD_INTERFACE {ps_pmc_fixed_io} \
    PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
    PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
    PS_GEN_IPI0_ENABLE {1} \
    PS_GEN_IPI0_MASTER {A72} \
    PS_GEN_IPI1_ENABLE {1} \
    PS_GEN_IPI2_ENABLE {1} \
    PS_GEN_IPI3_ENABLE {1} \
    PS_GEN_IPI4_ENABLE {1} \
    PS_GEN_IPI5_ENABLE {1} \
    PS_GEN_IPI6_ENABLE {1} \
    PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
    PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
    PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}} \
    PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_NUM_FABRIC_RESETS {0} \
    PS_PCIE_RESET {{ENABLE 1}} \
    PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
    PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
    PS_USE_FPD_CCI_NOC {0} \
    PS_USE_FPD_CCI_NOC0 {1} \
    PS_USE_NOC_LPD_AXI0 {0} \
    PS_USE_PMCPL_CLK0 {0} \
    PS_USE_PMCPL_CLK1 {0} \
    PS_USE_PMCPL_CLK2 {0} \
    PS_USE_PMCPL_CLK3 {0} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_INTERFACE_TO_USE {I2C} \
    SMON_PMBUS_ADDRESS {0x18} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
delete_bd_objs [get_bd_nets versal_cips_0_fpd_cci_noc_axi0_clk] [get_bd_nets versal_cips_0_fpd_cci_noc_axi1_clk] [get_bd_intf_nets versal_cips_0_FPD_CCI_NOC_0] [get_bd_intf_nets versal_cips_0_FPD_CCI_NOC_1]
endgroup
set_property CONFIG.PS_PMC_CONFIG { \
  DDR_MEMORY_MODE {Custom} \
  DESIGN_MODE {1} \
  DEVICE_INTEGRITY_MODE {Sysmon temperature voltage and external IO monitoring} \
  PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
  PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
  PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
  PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
  PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
  PMC_QSPI_PERIPHERAL_ENABLE {1} \
  PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
  PMC_REF_CLK_FREQMHZ {33.3333} \
  PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
  PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x2A} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x25} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
  PMC_SD1_SLOT_TYPE {SD 3.0 AUTODIR} \
  PMC_USE_PMC_NOC_AXI0 {0} \
  PS_BOARD_INTERFACE {ps_pmc_fixed_io} \
  PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
  PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
  PS_GEN_IPI0_ENABLE {1} \
  PS_GEN_IPI0_MASTER {A72} \
  PS_GEN_IPI1_ENABLE {1} \
  PS_GEN_IPI2_ENABLE {1} \
  PS_GEN_IPI3_ENABLE {1} \
  PS_GEN_IPI4_ENABLE {1} \
  PS_GEN_IPI5_ENABLE {1} \
  PS_GEN_IPI6_ENABLE {1} \
  PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
  PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
  PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}} \
  PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_NUM_FABRIC_RESETS {0} \
  PS_PCIE_RESET {{ENABLE 1}} \
  PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
  PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
  PS_USE_FPD_AXI_NOC0 {1} \
  PS_USE_FPD_AXI_NOC1 {1} \
  PS_USE_FPD_CCI_NOC {0} \
  PS_USE_FPD_CCI_NOC0 {1} \
  PS_USE_NOC_LPD_AXI0 {0} \
  PS_USE_PMCPL_CLK0 {0} \
  PS_USE_PMCPL_CLK1 {0} \
  PS_USE_PMCPL_CLK2 {0} \
  PS_USE_PMCPL_CLK3 {0} \
  SMON_ALARMS {Set_Alarms_On} \
  SMON_ENABLE_TEMP_AVERAGING {0} \
  SMON_INTERFACE_TO_USE {I2C} \
  SMON_PMBUS_ADDRESS {0x18} \
  SMON_TEMP_AVERAGING_SAMPLES {0} \
} [get_bd_cells versal_cips_0]
set_property location {1 -143 -364} [get_bd_cells versal_cips_0]
connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_AXI_NOC_0] [get_bd_intf_pins axi_noc_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_AXI_NOC_1] [get_bd_intf_pins axi_noc_0/S01_AXI]
startgroup
endgroup
startgroup
endgroup
connect_bd_net [get_bd_pins versal_cips_0/fpd_axi_noc_axi0_clk] [get_bd_pins axi_noc_0/aclk0]
connect_bd_net [get_bd_pins versal_cips_0/fpd_axi_noc_axi1_clk] [get_bd_pins axi_noc_0/aclk1]
startgroup
set_property -dict [list \
  CONFIG.CLOCK_MODE {REF CLK 33.33 MHz} \
  CONFIG.PS_BOARD_INTERFACE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    CLOCK_MODE {REF CLK 33.33 MHz} \
    DDR_MEMORY_MODE {Custom} \
    DESIGN_MODE {1} \
    DEVICE_INTEGRITY_MODE {Sysmon temperature voltage and external IO monitoring} \
    PMC_ALT_REF_CLK_FREQMHZ {33.333} \
    PMC_CRP_EFUSE_REF_CTRL_SRCSEL {IRO_CLK/4} \
    PMC_CRP_HSM0_REF_CTRL_FREQMHZ {33.333} \
    PMC_CRP_HSM1_REF_CTRL_FREQMHZ {133.333} \
    PMC_CRP_LSBUS_REF_CTRL_FREQMHZ {100} \
    PMC_CRP_NOC_REF_CTRL_FREQMHZ {960} \
    PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
    PMC_CRP_PL5_REF_CTRL_FREQMHZ {400} \
    PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
    PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
    PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
    PMC_PL_ALT_REF_CLK_FREQMHZ {33.333} \
    PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
    PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
    PMC_QSPI_PERIPHERAL_ENABLE {1} \
    PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
    PMC_REF_CLK_FREQMHZ {33.3333} \
    PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
    PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x2A} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x25} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
    PMC_SD1_SLOT_TYPE {SD 3.0 AUTODIR} \
    PMC_USE_PMC_NOC_AXI0 {0} \
    PS_BOARD_INTERFACE {Custom} \
    PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
    PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
    PS_GEN_IPI0_ENABLE {1} \
    PS_GEN_IPI0_MASTER {A72} \
    PS_GEN_IPI1_ENABLE {1} \
    PS_GEN_IPI2_ENABLE {1} \
    PS_GEN_IPI3_ENABLE {1} \
    PS_GEN_IPI4_ENABLE {1} \
    PS_GEN_IPI5_ENABLE {1} \
    PS_GEN_IPI6_ENABLE {1} \
    PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
    PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
    PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}} \
    PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_NUM_FABRIC_RESETS {0} \
    PS_PCIE_RESET {{ENABLE 1}} \
    PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
    PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
    PS_USE_FPD_AXI_NOC0 {1} \
    PS_USE_FPD_AXI_NOC1 {1} \
    PS_USE_FPD_CCI_NOC {0} \
    PS_USE_FPD_CCI_NOC0 {1} \
    PS_USE_NOC_LPD_AXI0 {0} \
    PS_USE_PMCPL_CLK0 {1} \
    PS_USE_PMCPL_CLK1 {0} \
    PS_USE_PMCPL_CLK2 {0} \
    PS_USE_PMCPL_CLK3 {0} \
    PS_USE_PMCPL_IRO_CLK {1} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_INTERFACE_TO_USE {I2C} \
    SMON_PMBUS_ADDRESS {0x18} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
endgroup
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn] [get_bd_nets clk_wiz_clk_out1] [get_bd_cells noc_clk_gen]
delete_bd_objs [get_bd_cells rst_clk_wiz_100M]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/versal_cips_0/pl0_ref_clk (98 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins emax6_0/ACLK]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wizard:1.0 clk_wizard_0
endgroup
set_property location {2 167 -134} [get_bd_cells clk_wizard_0]
set_property -dict [list \
  CONFIG.CLKOUT_DRIVES {BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG} \
  CONFIG.CLKOUT_DYN_PS {None,None,None,None,None,None,None} \
  CONFIG.CLKOUT_GROUPING {Auto,Auto,Auto,Auto,Auto,Auto,Auto} \
  CONFIG.CLKOUT_MATCHED_ROUTING {false,false,false,false,false,false,false} \
  CONFIG.CLKOUT_PORT {clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7} \
  CONFIG.CLKOUT_REQUESTED_DUTY_CYCLE {50.000,50.000,50.000,50.000,50.000,50.000,50.000} \
  CONFIG.CLKOUT_REQUESTED_OUT_FREQUENCY {300.000,200.000,100.000,100.000,100.000,100.000,100.000} \
  CONFIG.CLKOUT_REQUESTED_PHASE {0.000,0.000,0.000,0.000,0.000,0.000,0.000} \
  CONFIG.CLKOUT_USED {true,true,false,false,false,false,false} \
] [get_bd_cells clk_wizard_0]
delete_bd_objs [get_bd_nets noc_clk_gen_axi_clk_0]
connect_bd_net [get_bd_pins versal_cips_0/pl0_ref_clk] [get_bd_pins clk_wizard_0/clk_in1]
connect_bd_net [get_bd_pins clk_wizard_0/clk_out1] [get_bd_pins axi_noc_0/aclk2]
delete_bd_objs [get_bd_nets clk_wizard_0_clk_out1]
startgroup
set_property CONFIG.NUM_CLKS {4} [get_bd_cells axi_noc_0]
endgroup
connect_bd_net [get_bd_pins clk_wizard_0/clk_out1] [get_bd_pins axi_noc_0/aclk2]
connect_bd_net [get_bd_pins clk_wizard_0/clk_out2] [get_bd_pins axi_noc_0/aclk3]
connect_bd_net [get_bd_pins emax6_2/ACLK] [get_bd_pins clk_wizard_0/clk_out2]
connect_bd_net [get_bd_pins emax6_1/ACLK] [get_bd_pins clk_wizard_0/clk_out2]
connect_bd_net [get_bd_pins emax6_0/ACLK] [get_bd_pins clk_wizard_0/clk_out2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_versal_cips_0_98M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wizard_0/clk_out1 (300 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_versal_cips_0_98M/slowest_sync_clk]
endgroup
delete_bd_objs [get_bd_nets clk_wizard_0_clk_out1]
connect_bd_net [get_bd_pins clk_wizard_0/clk_out1] [get_bd_pins axi_noc_0/aclk2]
connect_bd_net [get_bd_pins rst_versal_cips_0_98M/slowest_sync_clk] [get_bd_pins clk_wizard_0/clk_out2]
regenerate_bd_layout
set_property location {1 307 541} [get_bd_cells clk_wizard_0]
regenerate_bd_layout -routing
set_property location {1 295 552} [get_bd_cells rst_versal_cips_0_98M]
set_property location {2 754 566} [get_bd_cells rst_versal_cips_0_98M]
regenerate_bd_layout -routing
set_property location {3 1077 -40} [get_bd_cells emax6_1]
set_property location {3 1078 -198} [get_bd_cells emax6_1]
set_property location {3 1089 -58} [get_bd_cells emax6_0]
set_property location {3 1068 72} [get_bd_cells emax6_2]
set_property location {3 1060 -331} [get_bd_cells emax6_0]
set_property location {3 1106 -54} [get_bd_cells emax6_1]
set_property location {3 1104 -187} [get_bd_cells emax6_0]
regenerate_bd_layout -routing
make_wrapper -files [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -top
startgroup
set_property -dict [list CONFIG.CATEGORY {ps_nci}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CATEGORY {ps_nci}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
endgroup
make_wrapper -files [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -top
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}} M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} MC_1 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
endgroup
make_wrapper -files [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
startgroup
set_property CONFIG.PS_PMC_CONFIG { \
  CLOCK_MODE {REF CLK 33.33 MHz} \
  DDR_MEMORY_MODE {Custom} \
  DESIGN_MODE {1} \
  DEVICE_INTEGRITY_MODE {Custom} \
  PMC_ALT_REF_CLK_FREQMHZ {33.333} \
  PMC_CRP_EFUSE_REF_CTRL_SRCSEL {IRO_CLK/4} \
  PMC_CRP_HSM0_REF_CTRL_FREQMHZ {33.333} \
  PMC_CRP_HSM1_REF_CTRL_FREQMHZ {133.333} \
  PMC_CRP_LSBUS_REF_CTRL_FREQMHZ {100} \
  PMC_CRP_NOC_REF_CTRL_FREQMHZ {960} \
  PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
  PMC_CRP_PL5_REF_CTRL_FREQMHZ {400} \
  PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
  PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
  PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
  PMC_PL_ALT_REF_CLK_FREQMHZ {33.333} \
  PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
  PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
  PMC_QSPI_PERIPHERAL_ENABLE {1} \
  PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
  PMC_REF_CLK_FREQMHZ {33.3333} \
  PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
  PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x2A} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x25} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
  PMC_SD1_SLOT_TYPE {SD 3.0 AUTODIR} \
  PMC_USE_PMC_NOC_AXI0 {0} \
  PS_BOARD_INTERFACE {Custom} \
  PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
  PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
  PS_GEN_IPI0_ENABLE {1} \
  PS_GEN_IPI0_MASTER {A72} \
  PS_GEN_IPI1_ENABLE {1} \
  PS_GEN_IPI2_ENABLE {1} \
  PS_GEN_IPI3_ENABLE {1} \
  PS_GEN_IPI4_ENABLE {1} \
  PS_GEN_IPI5_ENABLE {1} \
  PS_GEN_IPI6_ENABLE {1} \
  PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
  PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
  PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}} \
  PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_NUM_FABRIC_RESETS {0} \
  PS_PCIE_RESET {{ENABLE 1}} \
  PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
  PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
  PS_USE_FPD_AXI_NOC0 {1} \
  PS_USE_FPD_AXI_NOC1 {1} \
  PS_USE_FPD_CCI_NOC {0} \
  PS_USE_FPD_CCI_NOC0 {1} \
  PS_USE_NOC_FPD_AXI0 {0} \
  PS_USE_NOC_FPD_AXI1 {0} \
  PS_USE_NOC_LPD_AXI0 {0} \
  PS_USE_PMCPL_CLK0 {1} \
  PS_USE_PMCPL_CLK1 {0} \
  PS_USE_PMCPL_CLK2 {0} \
  PS_USE_PMCPL_CLK3 {0} \
  PS_USE_PMCPL_IRO_CLK {1} \
  SMON_ALARMS {Set_Alarms_On} \
  SMON_ENABLE_TEMP_AVERAGING {0} \
  SMON_INTERFACE_TO_USE {I2C} \
  SMON_PMBUS_ADDRESS {0x18} \
  SMON_TEMP_AVERAGING_SAMPLES {0} \
} [get_bd_cells versal_cips_0]
endgroup
startgroup
set_property CONFIG.NUM_SI {3} [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {S02_AXI:S00_AXI}] [get_bd_pins /axi_noc_0/aclk0]
endgroup
assign_bd_address
validate_bd_design
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} MC_1 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} MC_2 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/versal_cips_0/fpd_axi_noc_axi0_clk (749 MHz)} Clk_slave {/versal_cips_0/fpd_axi_noc_axi0_clk (749 MHz)} Clk_xbar {/versal_cips_0/fpd_axi_noc_axi0_clk (749 MHz)} Master {/versal_cips_0/FPD_AXI_NOC_0} Slave {/axi_noc_0/S02_AXI} ddr_seg {Auto} intc_ip {/axi_noc_0} master_apm {0}}  [get_bd_intf_pins axi_noc_0/S02_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/versal_cips_0/fpd_axi_noc_axi0_clk (749 MHz)} Clk_slave {/versal_cips_0/fpd_axi_noc_axi0_clk (749 MHz)} Clk_xbar {/versal_cips_0/fpd_axi_noc_axi0_clk (749 MHz)} Master {/versal_cips_0/FPD_AXI_NOC_0} Slave {/axi_noc_0/S02_AXI} ddr_seg {Auto} intc_ip {/axi_noc_0} master_apm {0}}  [get_bd_intf_pins axi_noc_0/S02_AXI]
startgroup
set_property CONFIG.NUM_SI {2} [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {S00_AXI}] [get_bd_pins /axi_noc_0/aclk0]
endgroup
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}} M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} MC_1 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
endgroup
set_property offset 0x20140000000 [get_bd_addr_segs {versal_cips_0/FPD_AXI_NOC_0/SEG_emax6_1_reg0}]
set_property offset 0x20140000000 [get_bd_addr_segs {versal_cips_0/FPD_AXI_NOC_0/SEG_emax6_1_reg0}]
delete_bd_objs [get_bd_addr_segs versal_cips_0/FPD_AXI_NOC_0/SEG_emax6_2_reg0]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address -target_address_space /versal_cips_0/FPD_AXI_NOC_0 [get_bd_addr_segs emax6_0/axi_s/reg0] -force
assign_bd_address
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address -target_address_space /versal_cips_0/FPD_AXI_NOC_0 [get_bd_addr_segs emax6_0/axi_s/reg0] -force
assign_bd_address -target_address_space /versal_cips_0/FPD_AXI_NOC_0 [get_bd_addr_segs emax6_1/axi_s/reg0] -force
startgroup
set_property CONFIG.PS_PMC_CONFIG { \
  CLOCK_MODE {REF CLK 33.33 MHz} \
  DDR_MEMORY_MODE {Custom} \
  DESIGN_MODE {1} \
  DEVICE_INTEGRITY_MODE {Custom} \
  PMC_ALT_REF_CLK_FREQMHZ {33.333} \
  PMC_CRP_EFUSE_REF_CTRL_SRCSEL {IRO_CLK/4} \
  PMC_CRP_HSM0_REF_CTRL_FREQMHZ {33.333} \
  PMC_CRP_HSM1_REF_CTRL_FREQMHZ {133.333} \
  PMC_CRP_LSBUS_REF_CTRL_FREQMHZ {100} \
  PMC_CRP_NOC_REF_CTRL_FREQMHZ {960} \
  PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
  PMC_CRP_PL5_REF_CTRL_FREQMHZ {400} \
  PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
  PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
  PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
  PMC_PL_ALT_REF_CLK_FREQMHZ {33.333} \
  PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
  PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
  PMC_QSPI_PERIPHERAL_ENABLE {1} \
  PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
  PMC_REF_CLK_FREQMHZ {33.3333} \
  PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
  PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x2A} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x25} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
  PMC_SD1_SLOT_TYPE {SD 3.0 AUTODIR} \
  PMC_USE_PMC_NOC_AXI0 {0} \
  PS_BOARD_INTERFACE {Custom} \
  PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
  PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
  PS_GEN_IPI0_ENABLE {1} \
  PS_GEN_IPI0_MASTER {A72} \
  PS_GEN_IPI1_ENABLE {1} \
  PS_GEN_IPI2_ENABLE {1} \
  PS_GEN_IPI3_ENABLE {1} \
  PS_GEN_IPI4_ENABLE {1} \
  PS_GEN_IPI5_ENABLE {1} \
  PS_GEN_IPI6_ENABLE {1} \
  PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
  PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
  PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}} \
  PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_NUM_FABRIC_RESETS {0} \
  PS_PCIE_RESET {{ENABLE 1}} \
  PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
  PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
  PS_USE_FPD_AXI_NOC0 {1} \
  PS_USE_FPD_AXI_NOC1 {0} \
  PS_USE_FPD_CCI_NOC {0} \
  PS_USE_FPD_CCI_NOC0 {1} \
  PS_USE_NOC_FPD_AXI0 {0} \
  PS_USE_NOC_FPD_AXI1 {0} \
  PS_USE_NOC_LPD_AXI0 {0} \
  PS_USE_PMCPL_CLK0 {1} \
  PS_USE_PMCPL_CLK1 {0} \
  PS_USE_PMCPL_CLK2 {0} \
  PS_USE_PMCPL_CLK3 {0} \
  PS_USE_PMCPL_IRO_CLK {1} \
  SMON_ALARMS {Set_Alarms_On} \
  SMON_ENABLE_TEMP_AVERAGING {0} \
  SMON_INTERFACE_TO_USE {I2C} \
  SMON_PMBUS_ADDRESS {0x18} \
  SMON_TEMP_AVERAGING_SAMPLES {0} \
} [get_bd_cells versal_cips_0]
delete_bd_objs [get_bd_nets versal_cips_0_fpd_axi_noc_axi1_clk] [get_bd_intf_nets versal_cips_0_FPD_AXI_NOC_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/versal_cips_0/fpd_axi_noc_axi0_clk (749 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/versal_cips_0/FPD_AXI_NOC_0} Slave {/axi_noc_0/S01_AXI} ddr_seg {Auto} intc_ip {/axi_noc_0} master_apm {0}}  [get_bd_intf_pins axi_noc_0/S01_AXI]
startgroup
set_property CONFIG.PS_PMC_CONFIG { \
  CLOCK_MODE {REF CLK 33.33 MHz} \
  DDR_MEMORY_MODE {Custom} \
  DESIGN_MODE {1} \
  DEVICE_INTEGRITY_MODE {Custom} \
  PMC_ALT_REF_CLK_FREQMHZ {33.333} \
  PMC_CRP_EFUSE_REF_CTRL_SRCSEL {IRO_CLK/4} \
  PMC_CRP_HSM0_REF_CTRL_FREQMHZ {33.333} \
  PMC_CRP_HSM1_REF_CTRL_FREQMHZ {133.333} \
  PMC_CRP_LSBUS_REF_CTRL_FREQMHZ {100} \
  PMC_CRP_NOC_REF_CTRL_FREQMHZ {960} \
  PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
  PMC_CRP_PL5_REF_CTRL_FREQMHZ {400} \
  PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
  PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
  PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
  PMC_PL_ALT_REF_CLK_FREQMHZ {33.333} \
  PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
  PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
  PMC_QSPI_PERIPHERAL_ENABLE {1} \
  PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
  PMC_REF_CLK_FREQMHZ {33.3333} \
  PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
  PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x2A} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x25} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
  PMC_SD1_SLOT_TYPE {SD 3.0 AUTODIR} \
  PMC_USE_PMC_NOC_AXI0 {0} \
  PS_BOARD_INTERFACE {Custom} \
  PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
  PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
  PS_GEN_IPI0_ENABLE {1} \
  PS_GEN_IPI0_MASTER {A72} \
  PS_GEN_IPI1_ENABLE {1} \
  PS_GEN_IPI2_ENABLE {1} \
  PS_GEN_IPI3_ENABLE {1} \
  PS_GEN_IPI4_ENABLE {1} \
  PS_GEN_IPI5_ENABLE {1} \
  PS_GEN_IPI6_ENABLE {1} \
  PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
  PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
  PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}} \
  PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_NUM_FABRIC_RESETS {0} \
  PS_PCIE_RESET {{ENABLE 1}} \
  PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
  PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
  PS_USE_FPD_AXI_NOC0 {1} \
  PS_USE_FPD_AXI_NOC1 {1} \
  PS_USE_FPD_CCI_NOC {0} \
  PS_USE_FPD_CCI_NOC0 {1} \
  PS_USE_NOC_FPD_AXI0 {0} \
  PS_USE_NOC_FPD_AXI1 {0} \
  PS_USE_NOC_LPD_AXI0 {0} \
  PS_USE_PMCPL_CLK0 {1} \
  PS_USE_PMCPL_CLK1 {0} \
  PS_USE_PMCPL_CLK2 {0} \
  PS_USE_PMCPL_CLK3 {0} \
  PS_USE_PMCPL_IRO_CLK {1} \
  SMON_ALARMS {Set_Alarms_On} \
  SMON_ENABLE_TEMP_AVERAGING {0} \
  SMON_INTERFACE_TO_USE {I2C} \
  SMON_PMBUS_ADDRESS {0x18} \
  SMON_TEMP_AVERAGING_SAMPLES {0} \
} [get_bd_cells versal_cips_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/versal_cips_0/fpd_axi_noc_axi0_clk (749 MHz)} Clk_slave {/clk_wizard_0/clk_out1 (299 MHz)} Clk_xbar {Auto} Master {/versal_cips_0/FPD_AXI_NOC_0} Slave {/axi_noc_0/S01_AXI} ddr_seg {Auto} intc_ip {/axi_noc_0} master_apm {0}}  [get_bd_intf_pins axi_noc_0/S01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/versal_cips_0/fpd_axi_noc_axi0_clk (749 MHz)} Clk_slave {/clk_wizard_0/clk_out1 (299 MHz)} Clk_xbar {Auto} Master {/versal_cips_0/FPD_AXI_NOC_0} Slave {/axi_noc_0/S01_AXI} ddr_seg {Auto} intc_ip {/axi_noc_0} master_apm {0}}  [get_bd_intf_pins axi_noc_0/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_AXI_NOC_1] [get_bd_intf_pins axi_noc_0/S01_AXI]
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}} M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} MC_1 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
endgroup
startgroup
endgroup
delete_bd_objs [get_bd_addr_segs versal_cips_0/FPD_AXI_NOC_0/SEG_emax6_1_reg0]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
set_property range 2G [get_bd_addr_segs {versal_cips_0/FPD_AXI_NOC_0/SEG_emax6_2_reg0}]
set_property range 2G [get_bd_addr_segs {versal_cips_0/FPD_AXI_NOC_1/SEG_emax6_2_reg0}]
delete_bd_objs [get_bd_addr_segs versal_cips_0/FPD_AXI_NOC_0/SEG_emax6_2_reg0]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address -target_address_space /versal_cips_0/FPD_AXI_NOC_0 [get_bd_addr_segs emax6_0/axi_s/reg0] -force
assign_bd_address -target_address_space /versal_cips_0/FPD_AXI_NOC_1 [get_bd_addr_segs emax6_0/axi_s/reg0] -force
assign_bd_address -target_address_space /versal_cips_0/FPD_AXI_NOC_0 [get_bd_addr_segs emax6_1/axi_s/reg0] -force
delete_bd_objs [get_bd_addr_segs versal_cips_0/FPD_AXI_NOC_0/SEG_emax6_1_reg0]
assign_bd_address
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
validate_bd_design
startgroup
set_property CONFIG.NUM_MCP {4} [get_bd_cells axi_noc_0]
endgroup
regenerate_bd_layout -routing
delete_bd_objs [get_bd_nets clk_wizard_0_clk_out1]
connect_bd_net [get_bd_pins clk_wizard_0/clk_out1] [get_bd_pins axi_noc_0/aclk2]
connect_bd_net [get_bd_pins versal_cips_0/fpd_axi_noc_axi1_clk] [get_bd_pins axi_noc_0/aclk1]
validate_bd_design
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
set_property synth_checkpoint_mode None [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/questa} {xcelium=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} MC_1 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
endgroup
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property LOCK_UPGRADE 1 [get_bd_cells /emax6_0]
report_ip_status -name ip_status 
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets axi_noc_0_M00_AXI] [get_bd_cells emax6_0]
delete_bd_objs [get_bd_intf_nets axi_noc_0_M01_AXI] [get_bd_cells emax6_1]
delete_bd_objs [get_bd_nets rst_versal_cips_0_98M_peripheral_aresetn] [get_bd_intf_nets axi_noc_0_M02_AXI] [get_bd_cells emax6_2]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/nakashim/proj-arm64/fpga/VPK180-step4000_IP [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv comparch:user:emax6:1.0 emax6_0
endgroup
set_property location {3.5 1298 265} [get_bd_cells emax6_0]
startgroup
create_bd_cell -type ip -vlnv comparch:user:emax6:1.0 emax6_1
endgroup
startgroup
create_bd_cell -type ip -vlnv comparch:user:emax6:1.0 emax6_2
endgroup
set_property location {5 1375 358} [get_bd_cells emax6_1]
set_property location {4 1374 75} [get_bd_cells emax6_0]
set_property location {4 1400 178} [get_bd_cells emax6_1]
set_property location {4 1362 312} [get_bd_cells emax6_2]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M00_AXI] [get_bd_intf_pins emax6_0/axi_s]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M01_AXI] [get_bd_intf_pins emax6_1/axi_s]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M02_AXI] [get_bd_intf_pins emax6_2/axi_s]
connect_bd_net [get_bd_pins emax6_0/ACLK] [get_bd_pins clk_wizard_0/clk_out2]
connect_bd_net [get_bd_pins emax6_1/ACLK] [get_bd_pins clk_wizard_0/clk_out2]
connect_bd_net [get_bd_pins emax6_2/ACLK] [get_bd_pins clk_wizard_0/clk_out2]
connect_bd_net [get_bd_pins rst_versal_cips_0_98M/peripheral_aresetn] [get_bd_pins emax6_2/ARESETN]
connect_bd_net [get_bd_pins rst_versal_cips_0_98M/peripheral_aresetn] [get_bd_pins emax6_1/ARESETN]
connect_bd_net [get_bd_pins emax6_0/ARESETN] [get_bd_pins rst_versal_cips_0_98M/peripheral_aresetn]
assign_bd_address
validate_bd_design
startgroup
endgroup
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/questa} {xcelium=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout -routing
set_property location {1 289 532} [get_bd_cells clk_wizard_0]
regenerate_bd_layout -routing
launch_runs impl_1 -to_step write_device_image -jobs 16
wait_on_run impl_1
reset_run synth_1
startgroup
set_property -dict [list \
  CONFIG.DDR_MEMORY_MODE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    CLOCK_MODE {REF CLK 33.33 MHz} \
    DDR_MEMORY_MODE {Custom} \
    DESIGN_MODE {1} \
    DEVICE_INTEGRITY_MODE {Custom} \
    PMC_ALT_REF_CLK_FREQMHZ {33.333} \
    PMC_CRP_EFUSE_REF_CTRL_SRCSEL {IRO_CLK/4} \
    PMC_CRP_HSM0_REF_CTRL_FREQMHZ {33.333} \
    PMC_CRP_HSM1_REF_CTRL_FREQMHZ {133.333} \
    PMC_CRP_LSBUS_REF_CTRL_FREQMHZ {100} \
    PMC_CRP_NOC_REF_CTRL_FREQMHZ {960} \
    PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
    PMC_CRP_PL5_REF_CTRL_FREQMHZ {400} \
    PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
    PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
    PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
    PMC_PL_ALT_REF_CLK_FREQMHZ {33.333} \
    PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
    PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
    PMC_QSPI_PERIPHERAL_ENABLE {1} \
    PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
    PMC_REF_CLK_FREQMHZ {33.3333} \
    PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
    PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x2A} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x25} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
    PMC_SD1_SLOT_TYPE {SD 3.0 AUTODIR} \
    PMC_USE_PMC_NOC_AXI0 {0} \
    PS_BOARD_INTERFACE {Custom} \
    PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
    PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
    PS_GEN_IPI0_ENABLE {1} \
    PS_GEN_IPI0_MASTER {A72} \
    PS_GEN_IPI1_ENABLE {1} \
    PS_GEN_IPI2_ENABLE {1} \
    PS_GEN_IPI3_ENABLE {1} \
    PS_GEN_IPI4_ENABLE {1} \
    PS_GEN_IPI5_ENABLE {1} \
    PS_GEN_IPI6_ENABLE {1} \
    PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
    PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
    PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 39 .. 40}}} \
    PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_NUM_FABRIC_RESETS {0} \
    PS_PCIE_RESET {{ENABLE 1}} \
    PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
    PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
    PS_USE_FPD_AXI_NOC0 {0} \
    PS_USE_FPD_AXI_NOC1 {0} \
    PS_USE_FPD_CCI_NOC {1} \
    PS_USE_FPD_CCI_NOC0 {1} \
    PS_USE_NOC_FPD_AXI0 {0} \
    PS_USE_NOC_FPD_AXI1 {0} \
    PS_USE_NOC_LPD_AXI0 {0} \
    PS_USE_PMCPL_CLK0 {1} \
    PS_USE_PMCPL_CLK1 {0} \
    PS_USE_PMCPL_CLK2 {0} \
    PS_USE_PMCPL_CLK3 {0} \
    PS_USE_PMCPL_IRO_CLK {1} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_INTERFACE_TO_USE {I2C} \
    SMON_PMBUS_ADDRESS {0x18} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
delete_bd_objs [get_bd_nets versal_cips_0_fpd_axi_noc_axi0_clk] [get_bd_nets versal_cips_0_fpd_axi_noc_axi1_clk] [get_bd_intf_nets versal_cips_0_FPD_AXI_NOC_0] [get_bd_intf_nets versal_cips_0_FPD_AXI_NOC_1]
endgroup
startgroup
set_property CONFIG.NUM_SI {4} [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.CATEGORY {ps_cci}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CATEGORY {ps_cci}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CATEGORY {ps_cci}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.CATEGORY {ps_cci}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {S03_AXI:S00_AXI:S01_AXI}] [get_bd_pins /axi_noc_0/aclk0]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {S02_AXI}] [get_bd_pins /axi_noc_0/aclk1]
endgroup
connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_0] [get_bd_intf_pins axi_noc_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_1] [get_bd_intf_pins axi_noc_0/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_2] [get_bd_intf_pins axi_noc_0/S02_AXI]
connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_3] [get_bd_intf_pins axi_noc_0/S03_AXI]
startgroup
set_property CONFIG.NUM_CLKS {6} [get_bd_cells axi_noc_0]
endgroup
connect_bd_net [get_bd_pins versal_cips_0/fpd_cci_noc_axi0_clk] [get_bd_pins axi_noc_0/aclk0]
connect_bd_net [get_bd_pins versal_cips_0/fpd_cci_noc_axi1_clk] [get_bd_pins axi_noc_0/aclk1]
delete_bd_objs [get_bd_nets clk_wizard_0_clk_out1]
delete_bd_objs [get_bd_nets clk_wizard_0_clk_out2]
connect_bd_net [get_bd_pins versal_cips_0/fpd_cci_noc_axi2_clk] [get_bd_pins axi_noc_0/aclk2]
connect_bd_net [get_bd_pins versal_cips_0/fpd_cci_noc_axi3_clk] [get_bd_pins axi_noc_0/aclk3]
connect_bd_net [get_bd_pins clk_wizard_0/clk_out1] [get_bd_pins axi_noc_0/aclk4]
connect_bd_net [get_bd_pins clk_wizard_0/clk_out2] [get_bd_pins axi_noc_0/aclk5]
connect_bd_net [get_bd_pins emax6_0/ACLK] [get_bd_pins clk_wizard_0/clk_out2]
connect_bd_net [get_bd_pins emax6_1/ACLK] [get_bd_pins clk_wizard_0/clk_out2]
connect_bd_net [get_bd_pins emax6_2/ACLK] [get_bd_pins clk_wizard_0/clk_out2]
connect_bd_net [get_bd_pins rst_versal_cips_0_98M/slowest_sync_clk] [get_bd_pins clk_wizard_0/clk_out2]
regenerate_bd_layout -routing
set_property location {2 829 631} [get_bd_cells rst_versal_cips_0_98M]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} MC_1 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} MC_2 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}} CONFIG.W_TRAFFIC_CLASS {BEST_EFFORT}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_3 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
endgroup
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/questa} {xcelium=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
startgroup
endgroup
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
set_property offset 0x20200000000 [get_bd_addr_segs {versal_cips_0/FPD_CCI_NOC_1/SEG_emax6_1_reg0}]
set_property offset 0x20300000000 [get_bd_addr_segs {versal_cips_0/FPD_CCI_NOC_2/SEG_emax6_2_reg0}]
set_property range 4G [get_bd_addr_segs {versal_cips_0/FPD_CCI_NOC_2/SEG_emax6_2_reg0}]
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/questa} {xcelium=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_device_image -jobs 16
wait_on_run impl_1
open_bd_design {/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1
open_bd_design {/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv comparch:user:emax6:1.0 emax6_3
endgroup
set_property location {4 1270 -98} [get_bd_cells emax6_0]
set_property location {4 1277 55} [get_bd_cells emax6_1]
set_property location {4 1270 196} [get_bd_cells emax6_2]
set_property location {4 1218 349} [get_bd_cells emax6_3]
startgroup
set_property CONFIG.NUM_MI {4} [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {M03_AXI:S00_AXI}] [get_bd_pins /axi_noc_0/aclk0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M03_AXI] [get_bd_intf_pins emax6_3/axi_s]
connect_bd_net [get_bd_pins emax6_3/ACLK] [get_bd_pins clk_wizard_0/clk_out2]
connect_bd_net [get_bd_pins emax6_3/ARESETN] [get_bd_pins rst_versal_cips_0_98M/peripheral_aresetn]
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} MC_3 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
endgroup
assign_bd_address -target_address_space /versal_cips_0/FPD_CCI_NOC_3 [get_bd_addr_segs emax6_3/axi_s/reg0] -force
set_property range 4G [get_bd_addr_segs {versal_cips_0/FPD_CCI_NOC_3/SEG_emax6_3_reg0}]
set_property offset 0x20400000000 [get_bd_addr_segs {versal_cips_0/FPD_CCI_NOC_3/SEG_emax6_3_reg0}]
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/questa} {xcelium=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_device_image -jobs 16
wait_on_run impl_1
open_bd_design {/home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VPK180-step4000/VPM180_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
