
---------- Begin Simulation Statistics ----------
final_tick                               152611930000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1426                       # Simulator instruction rate (inst/s)
host_mem_usage                               29488596                       # Number of bytes of host memory used
host_op_rate                                     1462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 93539.49                       # Real time elapsed on the host
host_tick_rate                                 534626                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133354964                       # Number of instructions simulated
sim_ops                                     136798144                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050009                       # Number of seconds simulated
sim_ticks                                 50008641875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.321957                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  307562                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               397768                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4273                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22892                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            382579                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46916                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           56392                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9476                       # Number of indirect misses.
system.cpu.branchPred.lookups                  685882                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  117163                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5756                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3865308                       # Number of instructions committed
system.cpu.committedOps                       4263237                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.303322                       # CPI: cycles per instruction
system.cpu.discardedOps                         66473                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2175875                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            940244                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           437521                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7711599                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.302726                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4253                       # number of quiesce instructions executed
system.cpu.numCycles                         12768357                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4253                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2577202     60.45%     60.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13374      0.31%     60.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                1024116     24.02%     84.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                648545     15.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4263237                       # Class of committed instruction
system.cpu.quiesceCycles                     67245470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5056758                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1754990                       # Transaction distribution
system.membus.trans_dist::ReadResp            1760167                       # Transaction distribution
system.membus.trans_dist::WriteReq             718877                       # Transaction distribution
system.membus.trans_dist::WriteResp            718877                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4877                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2352                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2225                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2226                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4908                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4858614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4858614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4969768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       765440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        95571                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       898983                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    155474072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    155474072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               156390271                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2485715                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004661                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2485661    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      54      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2485715                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5809573865                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91303625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              675046                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17258999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           89698416                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10444513053                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1351000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914351                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982870                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931480                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914351                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9828701                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1485312                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1485312                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3665176                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3665176                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71766                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       299272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       340232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9609222                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9793542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10300976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39710                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        95571                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4787316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5442676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153747468                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156696588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    163761643                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17580763875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         11100862                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          702                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14419477834                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8125720000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1736704                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       339968                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13104935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7862961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5897221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7862961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34728078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7862961                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5897221                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13760182                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13104935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7862961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13760182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13760182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48488259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5897221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13760182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19657402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5897221                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027650                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7924870                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5897221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19657402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2027650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27582273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1750651                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1750651                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       678656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       678656                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       129156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4712454                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4858614                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4131956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150798348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    155474072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2893604                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2893604    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2893604                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6230254490                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9431847000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    100339760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2555904                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    105254960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2379032                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2428020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4807052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     25084940                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        79872                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25238540                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       594758                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        75908                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       670666                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006448410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47177766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     51109246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2104735423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47572418                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48552008                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     96124426                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2054020828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95729774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     51109246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2200859849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    212467724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40632320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    253296652                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    118292480                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    113115148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    231407628                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     53116931                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1269760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     54392835                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29573120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3534851                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33107971                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4248620159                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    812505968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5065057608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2365440763                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2261912017                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4627352780                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6614060922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3074417985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931480                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9692410388                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17216                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17216                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          269                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           51                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          320                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       344260                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        65269                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         409529                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       344260                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       344260                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       344260                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        65269                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        409529                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1772660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    110166028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         453248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112493336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       312128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2359296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40632320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43746112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        27714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1721347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1757733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4877                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        36864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       634880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             683533                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     35447073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2202939809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9063394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2249477926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6241481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47177766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    812505968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7862961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            874771047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6241481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     82624839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3015445778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7862961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2027650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9063394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3124248973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     64578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2354616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000384521500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2827                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2827                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3136077                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             725025                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1757733                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     683533                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1757733                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   683533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1625                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59312117160                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8780540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105409952160                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33774.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60024.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4436                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1637499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  633986                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1757724                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               683533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1516836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 109107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 104243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13942                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       168169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.461060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.483936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.355559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5032      2.99%      2.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5182      3.08%      6.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2892      1.72%      7.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2579      1.53%      9.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2697      1.60%     10.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2734      1.63%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1998      1.19%     13.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2673      1.59%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142382     84.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       168169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     620.476123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1421.046272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2170     76.76%     76.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.25%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.14%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.07%     77.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.11%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.04%     77.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          244      8.63%     86.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      0.25%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     86.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.07%     86.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     86.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.11%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.07%     86.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            8      0.28%     86.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           18      0.64%     87.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.18%     87.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.07%     87.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     87.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.07%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.07%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.07%     88.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          102      3.61%     91.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          118      4.17%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.04%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.07%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.07%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.04%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.04%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      0.21%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.04%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           99      3.50%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2827                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     241.789883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.593393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    416.423841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2097     74.18%     74.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            39      1.38%     75.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            22      0.78%     76.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      0.39%     76.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.21%     76.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.25%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.18%     77.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.18%     77.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      0.21%     77.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            7      0.25%     78.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.07%     78.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     78.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     78.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     78.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     78.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     78.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     78.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     78.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     78.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            4      0.14%     78.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           27      0.96%     79.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          580     20.52%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1088-1119            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2827                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112390912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  104000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43746560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112493336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43746112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2247.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       874.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2249.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    874.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49995447000                       # Total gap between requests
system.mem_ctrls.avgGap                      20479.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1772660                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    110062924                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       452352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       313664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2359296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40631232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 35447073.416448384523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2200878085.733856678009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027649.546121572144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9045476.602437725291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6272195.929336062633                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47177765.912884026766                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 812484212.259963512421                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7862960.985480671749                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982870.123185083969                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        27714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1721347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4877                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        36864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       634880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2254111230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 102631591025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    221355485                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    302894420                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 166247326605                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  50183427350                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 838665120815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   8287368595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3706925495                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81334.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59622.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    139217.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42769.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34088030.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1361312.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1320982.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1348855.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4826725.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         82979775.674996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         57918092.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3193965075                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          949949715                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     858211859.137453                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     346211401.200030                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5967978701.812686                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        119.338948                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17734627755                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29570594245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8506                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4253                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9882641.988008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2369844.476423                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4253    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         9750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16497625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4253                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    110581053625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42030876375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1360669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1360669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1360669                       # number of overall hits
system.cpu.icache.overall_hits::total         1360669                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          269                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            269                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          269                       # number of overall misses
system.cpu.icache.overall_misses::total           269                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11673750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11673750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11673750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11673750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1360938                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1360938                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1360938                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1360938                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000198                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43396.840149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43396.840149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43396.840149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43396.840149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          269                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          269                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          269                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          269                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11253750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11253750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11253750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11253750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41835.501859                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41835.501859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41835.501859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41835.501859                       # average overall mshr miss latency
system.cpu.icache.replacements                     95                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1360669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1360669                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          269                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           269                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11673750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11673750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1360938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1360938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43396.840149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43396.840149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11253750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11253750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41835.501859                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41835.501859                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           470.559435                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9268811                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                95                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          97566.431579                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   470.559435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.919061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.919061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2722145                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2722145                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1624325                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1624325                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1624325                       # number of overall hits
system.cpu.dcache.overall_hits::total         1624325                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9162                       # number of overall misses
system.cpu.dcache.overall_misses::total          9162                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    695429750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    695429750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    695429750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    695429750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1633487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1633487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1633487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1633487                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005609                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005609                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75903.705523                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75903.705523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75903.705523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75903.705523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4877                       # number of writebacks
system.cpu.dcache.writebacks::total              4877                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2029                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2029                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7133                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7133                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44560                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44560                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    537214125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    537214125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    537214125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    537214125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     94407375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     94407375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75313.910697                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75313.910697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75313.910697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75313.910697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2118.657428                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2118.657428                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7134                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1021389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1021389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    410433125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    410433125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1026677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1026677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77615.946483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77615.946483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4908                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4908                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4339                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4339                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    378154875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    378154875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     94407375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94407375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77048.670538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77048.670538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21757.864715                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21757.864715                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       602936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         602936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    284996625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    284996625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       606810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       606810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73566.501033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73566.501033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1649                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1649                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40221                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40221                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    159059250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    159059250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71487.303371                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71487.303371                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              254329                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7134                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.650266                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6541082                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6541082                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152611930000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               152614170000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1426                       # Simulator instruction rate (inst/s)
host_mem_usage                               29488596                       # Number of bytes of host memory used
host_op_rate                                     1462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 93540.66                       # Real time elapsed on the host
host_tick_rate                                 534643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133357053                       # Number of instructions simulated
sim_ops                                     136800726                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050011                       # Number of seconds simulated
sim_ticks                                 50010881875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.309218                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  307676                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               397981                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4273                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22912                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            382628                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46916                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           56392                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9476                       # Number of indirect misses.
system.cpu.branchPred.lookups                  686214                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  117266                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5756                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3867397                       # Number of instructions committed
system.cpu.committedOps                       4265819                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.302464                       # CPI: cycles per instruction
system.cpu.discardedOps                         66524                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2177156                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            940757                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           437724                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7712647                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.302804                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4253                       # number of quiesce instructions executed
system.cpu.numCycles                         12771941                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4253                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2578703     60.45%     60.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13375      0.31%     60.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.76% # Class of committed instruction
system.cpu.op_class_0::MemRead                1024701     24.02%     84.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                649039     15.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4265819                       # Class of committed instruction
system.cpu.quiesceCycles                     67245470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5059294                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1754990                       # Transaction distribution
system.membus.trans_dist::ReadResp            1760178                       # Transaction distribution
system.membus.trans_dist::WriteReq             718877                       # Transaction distribution
system.membus.trans_dist::WriteResp            718877                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4884                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2356                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2225                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2226                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4917                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4858614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4858614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4969801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       766400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        95571                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       900007                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    155474072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    155474072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               156391423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2485726                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004704                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2485671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      55      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2485726                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5809627490                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91303625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              681921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17258999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           89750166                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10444513053                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1361000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982826                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931304                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914131                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9828261                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1485312                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1485312                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3665176                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3665176                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71766                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       299272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       340232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9609222                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9793542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10300976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39710                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        95571                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4787316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5442676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153747468                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156696588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    163761643                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17580763875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         11100862                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          702                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14419477834                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8125720000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1736704                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       339968                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13104348                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7862609                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5896957                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7862609                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34726522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7862609                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5896957                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13759565                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13104348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7862609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13759565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13759565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48486088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5896957                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13759565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19656522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5896957                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027559                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7924515                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5896957                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19656522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2027559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27581037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1750651                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1750651                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       678656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       678656                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       129156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4712454                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4858614                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4131956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150798348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    155474072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2893604                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2893604    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2893604                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6230254490                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9431847000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    100344472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2555904                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    105259672                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2379124                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2428020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4807144                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     25086118                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        79872                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25239718                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       594781                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        75908                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       670689                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006452761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47175653                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     51106957                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2104735371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47572127                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48549834                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     96121960                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2054024887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95725487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     51106957                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2200857331                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    212467724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40632320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    253296652                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    118292480                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    113115148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    231407628                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     53116931                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1269760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     54392835                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29573120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3534851                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33107971                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4248429862                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    812469576                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5064830743                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2365334814                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2261810705                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4627145520                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6613764677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3074280281                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9691976263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20672                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17344                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17344                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          271                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           52                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          323                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       346805                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        66546                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         413350                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       346805                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       346805                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       346805                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        66546                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        413350                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1772660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    110166028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         453760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112493848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       312576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2359296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40632320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43746560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        27714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1721347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1757741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4884                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        36864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       634880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             683540                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     35445486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2202841139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9073225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2249387409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6250160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47175653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    812469576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7862609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            874740824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6250160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     82621139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3015310715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7862609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2027559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9073225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3124128233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     64578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2354616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000384521500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2827                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2827                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3136101                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             725025                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1757741                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     683540                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1757741                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   683540                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1625                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59312225160                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8780580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105410270160                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33774.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60024.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4436                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1637501                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  633986                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1757732                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               683540                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1516836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 109108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 104244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13942                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       168174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.436120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.426714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.393314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5035      2.99%      2.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5184      3.08%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2892      1.72%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2579      1.53%      9.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2697      1.60%     10.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2734      1.63%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1998      1.19%     13.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2673      1.59%     15.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142382     84.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       168174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     620.476123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1421.046272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2170     76.76%     76.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.25%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.14%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.07%     77.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.11%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.04%     77.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          244      8.63%     86.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      0.25%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     86.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.07%     86.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     86.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.11%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.07%     86.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            8      0.28%     86.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           18      0.64%     87.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.18%     87.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.07%     87.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     87.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.07%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.07%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.07%     88.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          102      3.61%     91.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          118      4.17%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.04%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.07%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.07%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.04%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.04%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      0.21%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.04%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           99      3.50%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2827                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     241.789883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.593393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    416.423841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2097     74.18%     74.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            39      1.38%     75.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            22      0.78%     76.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      0.39%     76.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.21%     76.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.25%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.18%     77.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.18%     77.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      0.21%     77.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            7      0.25%     78.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.07%     78.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     78.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     78.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     78.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     78.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     78.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     78.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     78.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     78.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            4      0.14%     78.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           27      0.96%     79.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          580     20.52%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1088-1119            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2827                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112391424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  104000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43746560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112493848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43746560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2247.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       874.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2249.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    874.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50010915000                       # Total gap between requests
system.mem_ctrls.avgGap                      20485.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1772660                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    110062924                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       452864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       313664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2359296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40631232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 35445485.733098760247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2200779507.849860191345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027558.727187511511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9055309.225138513371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6271914.996100035496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47175652.808861806989                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 812447820.887381553650                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7862608.801476968452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982826.100184621057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        27714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1721347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4884                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        36864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       634880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2254111230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 102631591025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    221355485                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    303212420                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 166247326605                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  50183427350                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 838665120815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   8287368595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3706925495                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81334.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59622.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    139217.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42766.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34039174.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1361312.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1320982.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1348855.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4826725.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         82982736.224996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         57919814.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3193979625                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          949949715                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     858266831.399953                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     346215311.700030                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5968093980.825186                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        119.335908                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17734796880                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29572455120                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8506                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4253                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9882641.988008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2369844.476423                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4253    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         9750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16497625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4253                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    110583293625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42030876375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1361341                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1361341                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1361341                       # number of overall hits
system.cpu.icache.overall_hits::total         1361341                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          271                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            271                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          271                       # number of overall misses
system.cpu.icache.overall_misses::total           271                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11759375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11759375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11759375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11759375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1361612                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1361612                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1361612                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1361612                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000199                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000199                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000199                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000199                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43392.527675                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43392.527675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43392.527675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43392.527675                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          271                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          271                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11336625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11336625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11336625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11336625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41832.564576                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41832.564576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41832.564576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41832.564576                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1361341                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1361341                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          271                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           271                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11759375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11759375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1361612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1361612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000199                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000199                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43392.527675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43392.527675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11336625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11336625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41832.564576                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41832.564576                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           470.559634                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36965033                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               572                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64624.183566                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   470.559634                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.919062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.919062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2723495                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2723495                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1625413                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1625413                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1625413                       # number of overall hits
system.cpu.dcache.overall_hits::total         1625413                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9171                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9171                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9171                       # number of overall misses
system.cpu.dcache.overall_misses::total          9171                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    696065375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    696065375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    696065375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    696065375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1634584                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1634584                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1634584                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1634584                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005611                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005611                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005611                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005611                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75898.525243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75898.525243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75898.525243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75898.525243                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4884                       # number of writebacks
system.cpu.dcache.writebacks::total              4884                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2029                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2029                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7142                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7142                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44560                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44560                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    537836000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    537836000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    537836000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    537836000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     94407375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     94407375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004369                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004369                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004369                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004369                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75306.076729                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75306.076729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75306.076729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75306.076729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2118.657428                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2118.657428                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7143                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1021983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1021983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    411068750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    411068750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1027280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1027280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77604.068341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77604.068341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4917                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4917                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4339                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4339                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    378776750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    378776750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     94407375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94407375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77034.116331                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77034.116331                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21757.864715                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21757.864715                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       603430                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         603430                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    284996625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    284996625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       607304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       607304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73566.501033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73566.501033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1649                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1649                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40221                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40221                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    159059250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    159059250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003664                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003664                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71487.303371                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71487.303371                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1649152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7655                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            215.434618                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6545479                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6545479                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 152614170000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
