// Seed: 1401759349
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 \id_27 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd43
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout tri id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_10,
      id_1,
      id_21,
      id_3,
      id_12,
      id_13,
      id_12,
      id_3,
      id_8,
      id_22,
      id_22,
      id_8,
      id_22,
      id_22,
      id_11,
      id_10,
      id_23,
      id_3,
      id_17,
      id_23,
      id_23,
      id_3,
      id_10
  );
  input logic [7:0] id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire _id_5;
  output reg id_4;
  input wire id_3;
  output reg id_2;
  input wire id_1;
  initial id_4 = -1 && -1 && 1'b0 && id_6;
  localparam id_24 = -1;
  always id_2 <= -1;
  assign id_22 = 1;
  wire id_25;
  assign id_15 = id_14[id_5 : 1];
  logic id_26;
endmodule
