-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.4
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ==============================================================

Library ieee;
use ieee.std_logic_1164.all;

entity vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp is
    generic (
        ID         : integer := 4;
        NUM_STAGE  : integer := 9;
        din0_WIDTH : integer := 32;
        din1_WIDTH : integer := 32;
        dout_WIDTH : integer := 32
    );
    port (
        clk   : in  std_logic;
        reset : in  std_logic;
        ce    : in  std_logic;
        din0  : in  std_logic_vector(din0_WIDTH-1 downto 0);
        din1  : in  std_logic_vector(din1_WIDTH-1 downto 0);
        dout  : out std_logic_vector(dout_WIDTH-1 downto 0)
    );
end entity;

architecture arch of vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp is
    --------------------- Component ---------------------
    component fexp_v7 is
        port (
            aclk                 : in  std_logic;
            aclken               : in  std_logic;
            s_axis_a_tvalid      : in  std_logic;
            s_axis_a_tdata       : in  std_logic_vector(31 downto 0);
            m_axis_result_tvalid : out std_logic;
            m_axis_result_tdata  : out std_logic_vector(31 downto 0)
        );
    end component;
    --------------------- Local signal ------------------
    signal aclk      : std_logic;
    signal aclken    : std_logic;
    signal a_tvalid  : std_logic;
    signal a_tdata   : std_logic_vector(31 downto 0);
    signal r_tvalid  : std_logic;
    signal r_tdata   : std_logic_vector(31 downto 0);
    signal din1_buf1 : std_logic_vector(din1_WIDTH-1 downto 0);
    signal out_buf0 : std_logic_vector(dout_WIDTH-1 downto 0);
    signal out_buf1 : std_logic_vector(dout_WIDTH-1 downto 0);
    signal out_buf2 : std_logic_vector(dout_WIDTH-1 downto 0);
    signal out_buf3 : std_logic_vector(dout_WIDTH-1 downto 0);
    signal out_buf4 : std_logic_vector(dout_WIDTH-1 downto 0);
    signal out_buf5 : std_logic_vector(dout_WIDTH-1 downto 0);
begin
    --------------------- Instantiation -----------------
    fexp_v7_u : component fexp_v7
    port map (
        aclk                 => aclk,
        aclken               => aclken,
        s_axis_a_tvalid      => a_tvalid,
        s_axis_a_tdata       => a_tdata,
        m_axis_result_tvalid => r_tvalid,
        m_axis_result_tdata  => r_tdata
    );

    --------------------- Assignment --------------------
    aclk     <= clk;
    aclken   <= ce;
    a_tvalid <= '1';
    a_tdata  <= din1_buf1;
    dout     <= out_buf5;

    --------------------- Input buffer ------------------
    process (clk) begin
        if clk'event and clk = '1' then
            if ce = '1' then
                din1_buf1 <= din1;
            end if;
        end if;
    end process;

    process (clk) begin
        if clk'event and clk = '1' then
            if ce = '1' then
                out_buf0 <= r_tdata;
                out_buf1 <= out_buf0;
                out_buf2 <= out_buf1;
                out_buf3 <= out_buf2;
                out_buf4 <= out_buf3;
                out_buf5 <= out_buf4;
            end if;
        end if;
    end process;
end architecture;
