06:20:11 INFO  : Registering command handlers for Vitis TCF services
06:20:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Data_Acq_1\vitis_sw\temp_xsdb_launch_script.tcl
06:20:15 INFO  : XSCT server has started successfully.
06:20:16 INFO  : Platform repository initialization has completed.
06:20:19 INFO  : Successfully done setting XSCT server connection channel  
06:20:19 INFO  : plnx-install-location is set to ''
06:20:19 INFO  : Successfully done query RDI_DATADIR 
06:20:19 INFO  : Successfully done setting workspace for the tool. 
06:22:21 INFO  : Result from executing command 'getProjects': hw_platform
06:22:21 INFO  : Result from executing command 'getPlatforms': 
06:22:29 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
06:22:40 INFO  : (SwPlatform)  Successfully done add_library 
06:23:27 INFO  : (SwPlaform) Successfully done setParamInSpec 
06:24:35 INFO  : (SwPlaform) Successfully done setParamInSpec 
06:24:41 INFO  : (SwPlaform) Successfully done setParamInSpec 
06:24:41 INFO  : (SwPlatform) Successfully done update_mss 
06:24:41 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
06:26:26 INFO  : Result from executing command 'getProjects': hw_platform
06:26:26 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
06:45:55 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
06:47:27 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
06:48:03 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
06:54:17 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
06:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:55:55 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
06:55:55 INFO  : 'jtag frequency' command is executed.
06:55:55 INFO  : Context for 'APU' is selected.
06:55:55 INFO  : System reset is completed.
06:55:58 INFO  : 'after 3000' command is executed.
06:55:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
06:56:01 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
06:56:01 INFO  : Context for 'APU' is selected.
06:56:01 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
06:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
06:56:01 INFO  : Context for 'APU' is selected.
06:56:01 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
06:56:01 INFO  : 'ps7_init' command is executed.
06:56:01 INFO  : 'ps7_post_config' command is executed.
06:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:56:02 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:56:02 INFO  : 'configparams force-mem-access 0' command is executed.
06:56:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

06:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:56:02 INFO  : 'con' command is executed.
06:56:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:56:02 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
06:57:20 INFO  : Disconnected from the channel tcfchan#2.
06:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:57:21 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
06:57:21 INFO  : 'jtag frequency' command is executed.
06:57:21 INFO  : Context for 'APU' is selected.
06:57:21 INFO  : System reset is completed.
06:57:24 INFO  : 'after 3000' command is executed.
06:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
06:57:27 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
06:57:27 INFO  : Context for 'APU' is selected.
06:57:27 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
06:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
06:57:27 INFO  : Context for 'APU' is selected.
06:57:27 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
06:57:28 INFO  : 'ps7_init' command is executed.
06:57:28 INFO  : 'ps7_post_config' command is executed.
06:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:57:28 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:57:29 INFO  : 'configparams force-mem-access 0' command is executed.
06:57:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

06:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:57:29 INFO  : 'con' command is executed.
06:57:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:57:29 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:00:08 INFO  : Disconnected from the channel tcfchan#3.
07:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:00:10 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:00:10 INFO  : 'jtag frequency' command is executed.
07:00:10 INFO  : Context for 'APU' is selected.
07:00:10 INFO  : System reset is completed.
07:00:13 INFO  : 'after 3000' command is executed.
07:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
07:00:15 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
07:00:15 INFO  : Context for 'APU' is selected.
07:00:15 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
07:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
07:00:15 INFO  : Context for 'APU' is selected.
07:00:15 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
07:00:16 INFO  : 'ps7_init' command is executed.
07:00:16 INFO  : 'ps7_post_config' command is executed.
07:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:00:17 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:00:17 INFO  : 'configparams force-mem-access 0' command is executed.
07:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

07:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:00:17 INFO  : 'con' command is executed.
07:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:00:17 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:01:58 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
07:02:12 INFO  : Disconnected from the channel tcfchan#4.
07:02:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:02:14 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:02:14 INFO  : 'jtag frequency' command is executed.
07:02:14 INFO  : Context for 'APU' is selected.
07:02:14 INFO  : System reset is completed.
07:02:17 INFO  : 'after 3000' command is executed.
07:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
07:02:19 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
07:02:19 INFO  : Context for 'APU' is selected.
07:02:19 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
07:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
07:02:19 INFO  : Context for 'APU' is selected.
07:02:19 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
07:02:20 INFO  : 'ps7_init' command is executed.
07:02:20 INFO  : 'ps7_post_config' command is executed.
07:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:02:21 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:02:21 INFO  : 'configparams force-mem-access 0' command is executed.
07:02:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

07:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:02:21 INFO  : 'con' command is executed.
07:02:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:02:21 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:06:45 INFO  : Disconnected from the channel tcfchan#5.
07:12:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Data_Acq_1\vitis_sw\temp_xsdb_launch_script.tcl
07:12:36 INFO  : XSCT server has started successfully.
07:12:36 INFO  : plnx-install-location is set to ''
07:12:36 INFO  : Successfully done setting XSCT server connection channel  
07:12:36 INFO  : Successfully done setting workspace for the tool. 
07:12:38 INFO  : Successfully done query RDI_DATADIR 
07:12:40 INFO  : Platform repository initialization has completed.
07:12:41 INFO  : Registering command handlers for Vitis TCF services
07:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:12:55 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:12:55 INFO  : 'jtag frequency' command is executed.
07:12:55 INFO  : Context for 'APU' is selected.
07:12:55 INFO  : System reset is completed.
07:12:58 INFO  : 'after 3000' command is executed.
07:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
07:13:00 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
07:13:00 INFO  : Context for 'APU' is selected.
07:13:01 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
07:13:01 INFO  : 'configparams force-mem-access 1' command is executed.
07:13:01 INFO  : Context for 'APU' is selected.
07:13:01 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
07:13:01 INFO  : 'ps7_init' command is executed.
07:13:01 INFO  : 'ps7_post_config' command is executed.
07:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:13:02 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:13:02 INFO  : 'configparams force-mem-access 0' command is executed.
07:13:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

07:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:13:02 INFO  : 'con' command is executed.
07:13:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:13:02 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:19:01 INFO  : Result from executing command 'getProjects': hw_platform
07:19:01 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
07:19:02 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
07:19:09 INFO  : Disconnected from the channel tcfchan#1.
07:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:19:11 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:19:11 INFO  : 'jtag frequency' command is executed.
07:19:11 INFO  : Context for 'APU' is selected.
07:19:11 INFO  : System reset is completed.
07:19:14 INFO  : 'after 3000' command is executed.
07:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
07:19:16 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
07:19:16 INFO  : Context for 'APU' is selected.
07:19:16 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
07:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
07:19:16 INFO  : Context for 'APU' is selected.
07:19:16 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
07:19:17 INFO  : 'ps7_init' command is executed.
07:19:17 INFO  : 'ps7_post_config' command is executed.
07:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:19:18 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
07:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

07:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:19:18 INFO  : 'con' command is executed.
07:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:19:18 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:20:04 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
07:20:10 INFO  : Disconnected from the channel tcfchan#3.
07:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:20:12 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:20:12 INFO  : 'jtag frequency' command is executed.
07:20:12 INFO  : Context for 'APU' is selected.
07:20:12 INFO  : System reset is completed.
07:20:15 INFO  : 'after 3000' command is executed.
07:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
07:20:18 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
07:20:18 INFO  : Context for 'APU' is selected.
07:20:18 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
07:20:18 INFO  : 'configparams force-mem-access 1' command is executed.
07:20:18 INFO  : Context for 'APU' is selected.
07:20:18 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
07:20:18 INFO  : 'ps7_init' command is executed.
07:20:18 INFO  : 'ps7_post_config' command is executed.
07:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:20:19 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:20:19 INFO  : 'configparams force-mem-access 0' command is executed.
07:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

07:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:20:19 INFO  : 'con' command is executed.
07:20:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:20:19 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:28:50 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
07:29:34 INFO  : Checking for BSP changes to sync application flags for project 'lwip_test'...
07:30:06 INFO  : Disconnected from the channel tcfchan#4.
07:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:30:07 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:30:07 INFO  : 'jtag frequency' command is executed.
07:30:07 INFO  : Context for 'APU' is selected.
07:30:07 INFO  : System reset is completed.
07:30:10 INFO  : 'after 3000' command is executed.
07:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
07:30:13 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit"
07:30:13 INFO  : Context for 'APU' is selected.
07:30:13 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
07:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
07:30:13 INFO  : Context for 'APU' is selected.
07:30:13 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl' is done.
07:30:14 INFO  : 'ps7_init' command is executed.
07:30:14 INFO  : 'ps7_post_config' command is executed.
07:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:30:14 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
07:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:30:14 INFO  : 'con' command is executed.
07:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:30:14 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_lwip_test-default.tcl'
07:30:37 INFO  : Disconnected from the channel tcfchan#5.
19:54:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Data_Acq_1\vitis_sw\temp_xsdb_launch_script.tcl
19:54:52 INFO  : XSCT server has started successfully.
19:54:52 INFO  : plnx-install-location is set to ''
19:54:52 INFO  : Successfully done setting XSCT server connection channel  
19:54:52 INFO  : Successfully done setting workspace for the tool. 
19:54:59 INFO  : Platform repository initialization has completed.
19:55:00 INFO  : Registering command handlers for Vitis TCF services
19:55:00 INFO  : Successfully done query RDI_DATADIR 
20:14:01 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
20:15:12 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
20:15:12 INFO  : No changes in MSS file content so sources will not be generated.
20:20:04 INFO  : Hardware specification for platform project 'hw_platform' is updated.
20:20:14 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
20:20:29 INFO  : (SwPlatform) Successfully done update_mss 
20:20:29 INFO  : No changes in MSS file content so sources will not be generated.
20:20:42 INFO  : Result from executing command 'getProjects': hw_platform
20:20:42 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
20:22:54 INFO  : Checking for BSP changes to sync application flags for project 'lwip_test'...
20:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:18 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
20:23:18 INFO  : 'jtag frequency' command is executed.
20:23:18 INFO  : Context for 'APU' is selected.
20:23:18 INFO  : System reset is completed.
20:23:21 INFO  : 'after 3000' command is executed.
20:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
20:23:24 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit"
20:23:24 INFO  : Context for 'APU' is selected.
20:23:24 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
20:23:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:24 INFO  : Context for 'APU' is selected.
20:23:24 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl' is done.
20:23:26 INFO  : 'ps7_init' command is executed.
20:23:26 INFO  : 'ps7_post_config' command is executed.
20:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:26 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:27 INFO  : 'con' command is executed.
20:23:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:27 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_lwip_test-default.tcl'
20:23:48 INFO  : Disconnected from the channel tcfchan#2.
20:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:49 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
20:23:49 INFO  : 'jtag frequency' command is executed.
20:23:49 INFO  : Context for 'APU' is selected.
20:23:49 INFO  : System reset is completed.
20:23:52 INFO  : 'after 3000' command is executed.
20:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
20:23:55 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit"
20:23:55 INFO  : Context for 'APU' is selected.
20:23:55 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
20:23:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:55 INFO  : Context for 'APU' is selected.
20:23:55 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl' is done.
20:23:57 INFO  : 'ps7_init' command is executed.
20:23:57 INFO  : 'ps7_post_config' command is executed.
20:23:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:57 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:58 INFO  : 'con' command is executed.
20:23:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:58 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_lwip_test-default.tcl'
20:37:19 INFO  : Hardware specification for platform project 'hw_platform' is updated.
20:37:31 INFO  : Result from executing command 'getProjects': hw_platform
20:37:31 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
20:37:43 INFO  : Checking for BSP changes to sync application flags for project 'lwip_test'...
20:37:53 INFO  : Disconnected from the channel tcfchan#3.
20:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:54 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
20:37:54 INFO  : 'jtag frequency' command is executed.
20:37:55 INFO  : Context for 'APU' is selected.
20:37:55 INFO  : System reset is completed.
20:37:58 INFO  : 'after 3000' command is executed.
20:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
20:38:00 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit"
20:38:00 INFO  : Context for 'APU' is selected.
20:38:00 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
20:38:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:00 INFO  : Context for 'APU' is selected.
20:38:00 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl' is done.
20:38:02 INFO  : 'ps7_init' command is executed.
20:38:02 INFO  : 'ps7_post_config' command is executed.
20:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:03 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:03 INFO  : 'con' command is executed.
20:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:03 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_lwip_test-default.tcl'
20:38:26 INFO  : Disconnected from the channel tcfchan#5.
20:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:28 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
20:38:28 INFO  : 'jtag frequency' command is executed.
20:38:28 INFO  : Context for 'APU' is selected.
20:38:28 INFO  : System reset is completed.
20:38:31 INFO  : 'after 3000' command is executed.
20:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
20:38:33 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit"
20:38:33 INFO  : Context for 'APU' is selected.
20:38:34 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
20:38:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:34 INFO  : Context for 'APU' is selected.
20:38:34 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl' is done.
20:38:35 INFO  : 'ps7_init' command is executed.
20:38:35 INFO  : 'ps7_post_config' command is executed.
20:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:36 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:36 INFO  : 'con' command is executed.
20:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:36 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_lwip_test-default.tcl'
20:47:05 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:47:23 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:47:23 INFO  : No changes in MSS file content so sources will not be generated.
20:47:25 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
20:49:07 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:49:13 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:49:13 INFO  : (SwPlatform) Successfully done update_mss 
20:49:14 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
20:50:29 INFO  : Result from executing command 'getProjects': hw_platform
20:50:29 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
20:50:50 INFO  : Checking for BSP changes to sync application flags for project 'lwip_test'...
20:50:50 INFO  : Updating application flags with new BSP settings...
20:50:50 INFO  : Successfully updated application flags for project lwip_test.
20:51:00 INFO  : Disconnected from the channel tcfchan#6.
20:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:01 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
20:51:01 INFO  : 'jtag frequency' command is executed.
20:51:01 INFO  : Context for 'APU' is selected.
20:51:02 INFO  : System reset is completed.
20:51:05 INFO  : 'after 3000' command is executed.
20:51:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
20:51:07 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit"
20:51:07 INFO  : Context for 'APU' is selected.
20:51:07 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
20:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:07 INFO  : Context for 'APU' is selected.
20:51:07 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl' is done.
20:51:09 INFO  : 'ps7_init' command is executed.
20:51:09 INFO  : 'ps7_post_config' command is executed.
20:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:10 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:10 INFO  : 'con' command is executed.
20:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:51:10 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_lwip_test-default.tcl'
21:00:05 INFO  : Hardware specification for platform project 'hw_platform' is updated.
21:00:24 INFO  : Result from executing command 'getProjects': hw_platform
21:00:24 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
21:00:31 INFO  : Checking for BSP changes to sync application flags for project 'lwip_test'...
21:00:46 INFO  : Disconnected from the channel tcfchan#8.
21:00:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:48 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
21:00:48 INFO  : 'jtag frequency' command is executed.
21:00:48 INFO  : Context for 'APU' is selected.
21:00:48 INFO  : System reset is completed.
21:00:51 INFO  : 'after 3000' command is executed.
21:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
21:00:53 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit"
21:00:53 INFO  : Context for 'APU' is selected.
21:00:53 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
21:00:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:53 INFO  : Context for 'APU' is selected.
21:00:53 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl' is done.
21:00:54 INFO  : 'ps7_init' command is executed.
21:00:54 INFO  : 'ps7_post_config' command is executed.
21:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:55 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:55 INFO  : 'con' command is executed.
21:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:00:55 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_lwip_test-default.tcl'
21:01:17 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
21:02:37 INFO  : (SwPlaform) Successfully done setParamInSpec 
21:02:37 INFO  : (SwPlatform) Successfully done update_mss 
21:02:37 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
21:03:26 INFO  : Result from executing command 'getProjects': hw_platform
21:03:26 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
21:03:50 ERROR : Failed to openhw "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:04:59 INFO  : Result from executing command 'getProjects': hw_platform
21:04:59 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
21:04:59 INFO  : Checking for BSP changes to sync application flags for project 'lwip_test'...
21:05:03 INFO  : Updating application flags with new BSP settings...
21:05:03 INFO  : Successfully updated application flags for project lwip_test.
21:05:39 INFO  : Disconnected from the channel tcfchan#10.
21:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:40 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
21:05:40 INFO  : 'jtag frequency' command is executed.
21:05:40 INFO  : Context for 'APU' is selected.
21:05:40 INFO  : System reset is completed.
21:05:43 INFO  : 'after 3000' command is executed.
21:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
21:05:46 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit"
21:05:46 INFO  : Context for 'APU' is selected.
21:05:46 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
21:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:46 INFO  : Context for 'APU' is selected.
21:05:46 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl' is done.
21:05:47 INFO  : 'ps7_init' command is executed.
21:05:47 INFO  : 'ps7_post_config' command is executed.
21:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:48 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:48 INFO  : 'con' command is executed.
21:05:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:05:48 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_lwip_test-default.tcl'
21:08:03 INFO  : Result from executing command 'getProjects': hw_platform
21:08:03 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
21:08:03 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
21:08:03 INFO  : Updating application flags with new BSP settings...
21:08:03 INFO  : Successfully updated application flags for project Data_Acq_App.
21:08:11 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
21:08:30 INFO  : Disconnected from the channel tcfchan#14.
21:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:31 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
21:08:31 INFO  : 'jtag frequency' command is executed.
21:08:31 INFO  : Context for 'APU' is selected.
21:08:31 INFO  : System reset is completed.
21:08:34 INFO  : 'after 3000' command is executed.
21:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
21:08:37 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
21:08:37 INFO  : Context for 'APU' is selected.
21:08:37 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
21:08:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:37 INFO  : Context for 'APU' is selected.
21:08:37 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
21:08:38 INFO  : 'ps7_init' command is executed.
21:08:38 INFO  : 'ps7_post_config' command is executed.
21:08:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:38 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:38 INFO  : 'con' command is executed.
21:08:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:08:38 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
21:18:23 INFO  : Hardware specification for platform project 'hw_platform' is updated.
21:18:35 INFO  : Result from executing command 'getProjects': hw_platform
21:18:35 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
21:18:54 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
21:19:08 INFO  : Disconnected from the channel tcfchan#17.
21:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:09 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
21:19:09 INFO  : 'jtag frequency' command is executed.
21:19:09 INFO  : Context for 'APU' is selected.
21:19:09 INFO  : System reset is completed.
21:19:12 INFO  : 'after 3000' command is executed.
21:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
21:19:15 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
21:19:15 INFO  : Context for 'APU' is selected.
21:19:15 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
21:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:15 INFO  : Context for 'APU' is selected.
21:19:15 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
21:19:15 INFO  : 'ps7_init' command is executed.
21:19:15 INFO  : 'ps7_post_config' command is executed.
21:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:16 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:16 INFO  : 'con' command is executed.
21:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:19:16 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
21:19:40 INFO  : Disconnected from the channel tcfchan#19.
23:09:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Data_Acq_1\vitis_sw\temp_xsdb_launch_script.tcl
23:09:59 INFO  : XSCT server has started successfully.
23:09:59 INFO  : Successfully done setting XSCT server connection channel  
23:09:59 INFO  : plnx-install-location is set to ''
23:09:59 INFO  : Successfully done setting workspace for the tool. 
23:10:06 INFO  : Platform repository initialization has completed.
23:10:07 INFO  : Registering command handlers for Vitis TCF services
23:10:07 INFO  : Successfully done query RDI_DATADIR 
23:11:24 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
00:05:56 INFO  : Result from executing command 'getProjects': hw_platform
00:05:56 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
00:05:57 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:08:52 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:30:45 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:37:47 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:42:45 INFO  : Hardware specification for platform project 'hw_platform' is updated.
01:42:55 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
01:43:46 INFO  : (SwPlatform) Successfully done update_mss 
01:43:46 INFO  : No changes in MSS file content so sources will not be generated.
01:43:54 INFO  : Result from executing command 'getProjects': hw_platform
01:43:54 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
01:44:34 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:45:02 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:45:02 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
01:45:02 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
01:45:02 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:45:11 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
01:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:45:15 INFO  : 'jtag frequency' command is executed.
01:45:15 INFO  : Context for 'APU' is selected.
01:45:15 INFO  : System reset is completed.
01:45:18 INFO  : 'after 3000' command is executed.
01:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:45:21 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:45:21 INFO  : Context for 'APU' is selected.
01:45:21 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:21 INFO  : Context for 'APU' is selected.
01:45:21 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:45:22 INFO  : 'ps7_init' command is executed.
01:45:22 INFO  : 'ps7_post_config' command is executed.
01:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:22 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:23 INFO  : 'con' command is executed.
01:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:45:23 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
01:47:13 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:47:22 INFO  : Disconnected from the channel tcfchan#3.
01:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:24 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:47:24 INFO  : 'jtag frequency' command is executed.
01:47:24 INFO  : Context for 'APU' is selected.
01:47:24 INFO  : System reset is completed.
01:47:27 INFO  : 'after 3000' command is executed.
01:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:47:29 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:47:29 INFO  : Context for 'APU' is selected.
01:47:29 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:47:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:29 INFO  : Context for 'APU' is selected.
01:47:29 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:47:30 INFO  : 'ps7_init' command is executed.
01:47:30 INFO  : 'ps7_post_config' command is executed.
01:47:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:31 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:31 INFO  : 'con' command is executed.
01:47:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:47:31 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
01:50:24 INFO  : Checking for BSP changes to sync application flags for project 'lwip_test'...
01:50:53 INFO  : Disconnected from the channel tcfchan#4.
01:50:54 INFO  : The hardware specfication used by project 'lwip_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:50:54 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\lwip_test\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
01:50:54 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\lwip_test\_ide\bitstream' in project 'lwip_test'.
01:50:54 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\lwip_test\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:51:02 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\lwip_test\_ide\psinit' in project 'lwip_test'.
01:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:51:03 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:51:03 INFO  : 'jtag frequency' command is executed.
01:51:03 INFO  : Context for 'APU' is selected.
01:51:03 INFO  : System reset is completed.
01:51:06 INFO  : 'after 3000' command is executed.
01:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:51:08 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit"
01:51:08 INFO  : Context for 'APU' is selected.
01:51:08 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:51:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:51:08 INFO  : Context for 'APU' is selected.
01:51:08 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl' is done.
01:51:09 INFO  : 'ps7_init' command is executed.
01:51:09 INFO  : 'ps7_post_config' command is executed.
01:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:51:10 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:51:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:51:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/lwip_test/Debug/lwip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:51:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:51:10 INFO  : 'con' command is executed.
01:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:51:10 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_lwip_test-default.tcl'
01:53:32 INFO  : Disconnected from the channel tcfchan#5.
02:48:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Data_Acq_1\vitis_sw\temp_xsdb_launch_script.tcl
02:48:17 INFO  : XSCT server has started successfully.
02:48:17 INFO  : plnx-install-location is set to ''
02:48:17 INFO  : Successfully done setting XSCT server connection channel  
02:48:17 INFO  : Successfully done setting workspace for the tool. 
02:48:23 INFO  : Platform repository initialization has completed.
02:48:24 INFO  : Successfully done query RDI_DATADIR 
02:48:24 INFO  : Registering command handlers for Vitis TCF services
02:48:39 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:17 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:49:17 INFO  : 'jtag frequency' command is executed.
02:49:17 INFO  : Context for 'APU' is selected.
02:49:17 INFO  : System reset is completed.
02:49:20 INFO  : 'after 3000' command is executed.
02:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:49:22 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:49:22 INFO  : Context for 'APU' is selected.
02:49:22 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
02:49:22 INFO  : Context for 'APU' is selected.
02:49:22 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:49:23 INFO  : 'ps7_init' command is executed.
02:49:23 INFO  : 'ps7_post_config' command is executed.
02:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:24 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
02:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:24 INFO  : 'con' command is executed.
02:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:49:24 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:50:14 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
02:50:44 INFO  : (SwPlaform) Successfully done setParamInSpec 
02:50:45 INFO  : (SwPlatform) Successfully done update_mss 
02:50:45 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
02:51:51 INFO  : Result from executing command 'getProjects': hw_platform
02:51:51 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
02:52:00 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:52:00 INFO  : Updating application flags with new BSP settings...
02:52:01 INFO  : Successfully updated application flags for project Data_Acq_App.
02:52:17 INFO  : Disconnected from the channel tcfchan#1.
02:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:18 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:52:18 INFO  : 'jtag frequency' command is executed.
02:52:18 INFO  : Context for 'APU' is selected.
02:52:18 INFO  : System reset is completed.
02:52:21 INFO  : 'after 3000' command is executed.
02:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:52:24 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:52:24 INFO  : Context for 'APU' is selected.
02:52:27 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:52:27 INFO  : Context for 'APU' is selected.
02:52:27 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:52:28 INFO  : 'ps7_init' command is executed.
02:52:28 INFO  : 'ps7_post_config' command is executed.
02:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:28 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:28 INFO  : 'con' command is executed.
02:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:52:28 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:57:32 INFO  : Result from executing command 'getProjects': hw_platform
02:57:32 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
02:57:37 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:57:45 INFO  : Disconnected from the channel tcfchan#3.
02:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:47 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:57:47 INFO  : 'jtag frequency' command is executed.
02:57:47 INFO  : Context for 'APU' is selected.
02:57:47 INFO  : System reset is completed.
02:57:50 INFO  : 'after 3000' command is executed.
02:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:57:52 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:57:52 INFO  : Context for 'APU' is selected.
02:57:52 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:57:52 INFO  : Context for 'APU' is selected.
02:57:52 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:57:53 INFO  : 'ps7_init' command is executed.
02:57:53 INFO  : 'ps7_post_config' command is executed.
02:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:53 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:57:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:57:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:54 INFO  : 'con' command is executed.
02:57:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:57:54 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:00:44 INFO  : Result from executing command 'getProjects': hw_platform
03:00:44 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
03:01:22 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:01:30 INFO  : Disconnected from the channel tcfchan#5.
03:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:31 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:01:31 INFO  : 'jtag frequency' command is executed.
03:01:31 INFO  : Context for 'APU' is selected.
03:01:31 INFO  : System reset is completed.
03:01:34 INFO  : 'after 3000' command is executed.
03:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:01:37 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:01:37 INFO  : Context for 'APU' is selected.
03:01:37 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
03:01:37 INFO  : Context for 'APU' is selected.
03:01:37 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:01:37 INFO  : 'ps7_init' command is executed.
03:01:37 INFO  : 'ps7_post_config' command is executed.
03:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:38 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:38 INFO  : 'con' command is executed.
03:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:01:38 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:08:58 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:09:10 INFO  : Disconnected from the channel tcfchan#7.
03:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:11 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:09:11 INFO  : 'jtag frequency' command is executed.
03:09:11 INFO  : Context for 'APU' is selected.
03:09:11 INFO  : System reset is completed.
03:09:14 INFO  : 'after 3000' command is executed.
03:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:09:17 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:09:17 INFO  : Context for 'APU' is selected.
03:09:17 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
03:09:17 INFO  : Context for 'APU' is selected.
03:09:17 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:09:17 INFO  : 'ps7_init' command is executed.
03:09:17 INFO  : 'ps7_post_config' command is executed.
03:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:18 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
03:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:18 INFO  : 'con' command is executed.
03:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:09:18 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:10:41 INFO  : Result from executing command 'getProjects': hw_platform
03:10:41 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
03:11:31 ERROR : Failed to openhw "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

03:13:11 INFO  : Result from executing command 'getProjects': hw_platform
03:13:11 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
03:13:12 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:14:07 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:14:18 INFO  : Disconnected from the channel tcfchan#8.
03:14:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:19 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:14:19 INFO  : 'jtag frequency' command is executed.
03:14:19 INFO  : Context for 'APU' is selected.
03:14:20 INFO  : System reset is completed.
03:14:23 INFO  : 'after 3000' command is executed.
03:14:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:14:25 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:14:25 INFO  : Context for 'APU' is selected.
03:14:25 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:14:25 INFO  : 'configparams force-mem-access 1' command is executed.
03:14:25 INFO  : Context for 'APU' is selected.
03:14:25 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:14:26 INFO  : 'ps7_init' command is executed.
03:14:26 INFO  : 'ps7_post_config' command is executed.
03:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:27 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:27 INFO  : 'con' command is executed.
03:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:14:27 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:15:46 INFO  : Result from executing command 'getProjects': hw_platform
03:15:46 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
03:15:47 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:16:03 INFO  : Disconnected from the channel tcfchan#12.
03:16:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:16:05 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:16:05 INFO  : 'jtag frequency' command is executed.
03:16:05 INFO  : Context for 'APU' is selected.
03:16:05 INFO  : System reset is completed.
03:16:08 INFO  : 'after 3000' command is executed.
03:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:16:10 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:16:10 INFO  : Context for 'APU' is selected.
03:16:10 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:16:10 INFO  : 'configparams force-mem-access 1' command is executed.
03:16:10 INFO  : Context for 'APU' is selected.
03:16:10 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:16:11 INFO  : 'ps7_init' command is executed.
03:16:11 INFO  : 'ps7_post_config' command is executed.
03:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:12 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:16:12 INFO  : 'configparams force-mem-access 0' command is executed.
03:16:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:12 INFO  : 'con' command is executed.
03:16:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:16:12 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:27:30 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:28:48 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:36:19 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:38:47 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:39:37 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:39:52 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:42:25 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:43:07 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:43:33 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:44:26 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:45:33 INFO  : Result from executing command 'getProjects': hw_platform
03:45:33 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
03:50:48 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:52:21 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:52:43 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:54:26 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:54:42 INFO  : Disconnected from the channel tcfchan#14.
03:54:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:43 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:54:43 INFO  : 'jtag frequency' command is executed.
03:54:43 INFO  : Context for 'APU' is selected.
03:54:43 INFO  : System reset is completed.
03:54:46 INFO  : 'after 3000' command is executed.
03:54:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:54:49 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:54:49 INFO  : Context for 'APU' is selected.
03:54:49 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:54:49 INFO  : 'configparams force-mem-access 1' command is executed.
03:54:49 INFO  : Context for 'APU' is selected.
03:54:49 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:54:50 INFO  : 'ps7_init' command is executed.
03:54:50 INFO  : 'ps7_post_config' command is executed.
03:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:50 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:54:50 INFO  : 'configparams force-mem-access 0' command is executed.
03:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:50 INFO  : 'con' command is executed.
03:54:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:54:50 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:59:14 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:00:22 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:00:41 INFO  : Disconnected from the channel tcfchan#16.
04:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:00:42 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:00:42 INFO  : 'jtag frequency' command is executed.
04:00:42 INFO  : Context for 'APU' is selected.
04:00:42 INFO  : System reset is completed.
04:00:45 INFO  : 'after 3000' command is executed.
04:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:00:48 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:00:48 INFO  : Context for 'APU' is selected.
04:00:48 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:00:48 INFO  : 'configparams force-mem-access 1' command is executed.
04:00:48 INFO  : Context for 'APU' is selected.
04:00:48 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:00:49 INFO  : 'ps7_init' command is executed.
04:00:49 INFO  : 'ps7_post_config' command is executed.
04:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:50 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:00:50 INFO  : 'configparams force-mem-access 0' command is executed.
04:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:50 INFO  : 'con' command is executed.
04:00:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:00:50 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:15:39 INFO  : Hardware specification for platform project 'hw_platform' is updated.
04:16:13 INFO  : Result from executing command 'getProjects': hw_platform
04:16:13 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
04:17:23 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
04:17:36 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
04:17:36 INFO  : No changes in MSS file content so sources will not be generated.
04:17:47 INFO  : Result from executing command 'getProjects': hw_platform
04:17:47 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
04:17:48 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:18:21 INFO  : Disconnected from the channel tcfchan#17.
04:18:22 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:18:23 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
04:18:23 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
04:18:23 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
04:18:31 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
04:18:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:18:32 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:18:32 INFO  : 'jtag frequency' command is executed.
04:18:32 INFO  : Context for 'APU' is selected.
04:18:32 INFO  : System reset is completed.
04:18:35 INFO  : 'after 3000' command is executed.
04:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:18:38 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:18:38 INFO  : Context for 'APU' is selected.
04:18:38 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
04:18:38 INFO  : Context for 'APU' is selected.
04:18:38 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:18:39 INFO  : 'ps7_init' command is executed.
04:18:39 INFO  : 'ps7_post_config' command is executed.
04:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:39 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:18:39 INFO  : 'configparams force-mem-access 0' command is executed.
04:18:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:39 INFO  : 'con' command is executed.
04:18:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:18:39 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:19:59 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:20:11 INFO  : Disconnected from the channel tcfchan#20.
04:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:20:12 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:20:12 INFO  : 'jtag frequency' command is executed.
04:20:12 INFO  : Context for 'APU' is selected.
04:20:12 INFO  : System reset is completed.
04:20:15 INFO  : 'after 3000' command is executed.
04:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:20:18 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:20:18 INFO  : Context for 'APU' is selected.
04:20:18 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:20:18 INFO  : 'configparams force-mem-access 1' command is executed.
04:20:18 INFO  : Context for 'APU' is selected.
04:20:18 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:20:19 INFO  : 'ps7_init' command is executed.
04:20:19 INFO  : 'ps7_post_config' command is executed.
04:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:19 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:20:19 INFO  : 'configparams force-mem-access 0' command is executed.
04:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:20:20 INFO  : 'con' command is executed.
04:20:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:20:20 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:22:06 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:22:28 INFO  : Disconnected from the channel tcfchan#21.
04:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:22:29 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:22:29 INFO  : 'jtag frequency' command is executed.
04:22:29 INFO  : Context for 'APU' is selected.
04:22:29 INFO  : System reset is completed.
04:22:32 INFO  : 'after 3000' command is executed.
04:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:22:35 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:22:35 INFO  : Context for 'APU' is selected.
04:22:35 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
04:22:35 INFO  : Context for 'APU' is selected.
04:22:35 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:22:36 INFO  : 'ps7_init' command is executed.
04:22:36 INFO  : 'ps7_post_config' command is executed.
04:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:22:36 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
04:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:22:36 INFO  : 'con' command is executed.
04:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:22:36 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:25:04 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:25:23 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:25:49 INFO  : Disconnected from the channel tcfchan#22.
04:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:25:51 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:25:51 INFO  : 'jtag frequency' command is executed.
04:25:51 INFO  : Context for 'APU' is selected.
04:25:51 INFO  : System reset is completed.
04:25:54 INFO  : 'after 3000' command is executed.
04:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:25:56 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:25:56 INFO  : Context for 'APU' is selected.
04:25:56 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
04:25:56 INFO  : Context for 'APU' is selected.
04:25:56 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:25:57 INFO  : 'ps7_init' command is executed.
04:25:57 INFO  : 'ps7_post_config' command is executed.
04:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:58 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
04:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:58 INFO  : 'con' command is executed.
04:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:25:58 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:36:20 INFO  : Hardware specification for platform project 'hw_platform' is updated.
04:36:34 INFO  : Result from executing command 'getProjects': hw_platform
04:36:34 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
04:37:19 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:37:27 INFO  : Disconnected from the channel tcfchan#23.
04:37:28 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:37:28 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
04:37:28 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
04:37:28 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
04:37:37 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
04:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:37:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:37:37 INFO  : 'jtag frequency' command is executed.
04:37:38 INFO  : Context for 'APU' is selected.
04:37:38 INFO  : System reset is completed.
04:37:41 INFO  : 'after 3000' command is executed.
04:37:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:37:43 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:37:43 INFO  : Context for 'APU' is selected.
04:37:43 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:37:43 INFO  : 'configparams force-mem-access 1' command is executed.
04:37:43 INFO  : Context for 'APU' is selected.
04:37:43 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:37:44 INFO  : 'ps7_init' command is executed.
04:37:44 INFO  : 'ps7_post_config' command is executed.
04:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:44 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:37:44 INFO  : 'configparams force-mem-access 0' command is executed.
04:37:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:37:45 INFO  : 'con' command is executed.
04:37:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:37:45 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:38:39 INFO  : Disconnected from the channel tcfchan#25.
04:38:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:38:40 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:38:40 INFO  : 'jtag frequency' command is executed.
04:38:40 INFO  : Context for 'APU' is selected.
04:38:40 INFO  : System reset is completed.
04:38:43 INFO  : 'after 3000' command is executed.
04:38:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:38:46 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:38:46 INFO  : Context for 'APU' is selected.
04:38:46 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
04:38:46 INFO  : Context for 'APU' is selected.
04:38:46 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:38:46 INFO  : 'ps7_init' command is executed.
04:38:46 INFO  : 'ps7_post_config' command is executed.
04:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:38:47 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
04:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:38:47 INFO  : 'con' command is executed.
04:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:38:47 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
05:00:28 INFO  : Hardware specification for platform project 'hw_platform' is updated.
05:00:39 INFO  : Result from executing command 'getProjects': hw_platform
05:00:39 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
05:01:36 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
05:01:46 INFO  : Disconnected from the channel tcfchan#26.
05:01:47 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:01:47 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
05:01:47 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
05:01:47 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
05:01:56 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
05:01:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:01:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
05:01:56 INFO  : 'jtag frequency' command is executed.
05:01:56 INFO  : Context for 'APU' is selected.
05:01:56 INFO  : System reset is completed.
05:01:59 INFO  : 'after 3000' command is executed.
05:02:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
05:02:02 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
05:02:02 INFO  : Context for 'APU' is selected.
05:02:02 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
05:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
05:02:02 INFO  : Context for 'APU' is selected.
05:02:02 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
05:02:03 INFO  : 'ps7_init' command is executed.
05:02:03 INFO  : 'ps7_post_config' command is executed.
05:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:02:03 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:02:03 INFO  : 'configparams force-mem-access 0' command is executed.
05:02:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

05:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:02:04 INFO  : 'con' command is executed.
05:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:02:04 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
05:02:56 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
05:03:03 INFO  : Disconnected from the channel tcfchan#28.
05:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:03:04 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
05:03:04 INFO  : 'jtag frequency' command is executed.
05:03:04 INFO  : Context for 'APU' is selected.
05:03:04 INFO  : System reset is completed.
05:03:07 INFO  : 'after 3000' command is executed.
05:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
05:03:10 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
05:03:10 INFO  : Context for 'APU' is selected.
05:03:10 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
05:03:10 INFO  : 'configparams force-mem-access 1' command is executed.
05:03:10 INFO  : Context for 'APU' is selected.
05:03:10 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
05:03:11 INFO  : 'ps7_init' command is executed.
05:03:11 INFO  : 'ps7_post_config' command is executed.
05:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:03:12 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:03:12 INFO  : 'configparams force-mem-access 0' command is executed.
05:03:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

05:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:03:12 INFO  : 'con' command is executed.
05:03:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:03:12 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
05:26:29 INFO  : Hardware specification for platform project 'hw_platform' is updated.
05:26:39 INFO  : Result from executing command 'getProjects': hw_platform
05:26:39 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
05:27:11 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
05:27:23 INFO  : Disconnected from the channel tcfchan#29.
05:27:24 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:27:24 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
05:27:24 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
05:27:24 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
05:27:33 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
05:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:27:34 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
05:27:34 INFO  : 'jtag frequency' command is executed.
05:27:34 INFO  : Context for 'APU' is selected.
05:27:34 INFO  : System reset is completed.
05:27:37 INFO  : 'after 3000' command is executed.
05:27:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
05:27:39 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
05:27:39 INFO  : Context for 'APU' is selected.
05:27:39 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
05:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
05:27:39 INFO  : Context for 'APU' is selected.
05:27:39 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
05:27:40 INFO  : 'ps7_init' command is executed.
05:27:40 INFO  : 'ps7_post_config' command is executed.
05:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:41 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:27:41 INFO  : 'configparams force-mem-access 0' command is executed.
05:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

05:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:27:41 INFO  : 'con' command is executed.
05:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:27:41 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
05:45:08 INFO  : Hardware specification for platform project 'hw_platform' is updated.
05:45:18 INFO  : Result from executing command 'getProjects': hw_platform
05:45:19 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
05:45:36 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
05:46:01 INFO  : Disconnected from the channel tcfchan#31.
05:46:02 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:46:02 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
05:46:03 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
05:46:03 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
05:46:10 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
05:46:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:46:11 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
05:46:11 INFO  : 'jtag frequency' command is executed.
05:46:11 INFO  : Context for 'APU' is selected.
05:46:11 INFO  : System reset is completed.
05:46:14 INFO  : 'after 3000' command is executed.
05:46:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
05:46:17 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
05:46:17 INFO  : Context for 'APU' is selected.
05:46:17 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
05:46:17 INFO  : 'configparams force-mem-access 1' command is executed.
05:46:17 INFO  : Context for 'APU' is selected.
05:46:17 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
05:46:17 INFO  : 'ps7_init' command is executed.
05:46:17 INFO  : 'ps7_post_config' command is executed.
05:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:46:18 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
05:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

05:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:46:18 INFO  : 'con' command is executed.
05:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:46:18 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
06:45:51 INFO  : Hardware specification for platform project 'hw_platform' is updated.
06:46:01 INFO  : Result from executing command 'getProjects': hw_platform
06:46:01 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
06:46:23 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
06:46:55 INFO  : Disconnected from the channel tcfchan#33.
06:46:56 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:46:56 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
06:46:56 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
06:46:56 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
06:47:04 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
06:47:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:47:05 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
06:47:05 INFO  : 'jtag frequency' command is executed.
06:47:05 INFO  : Context for 'APU' is selected.
06:47:05 INFO  : System reset is completed.
06:47:08 INFO  : 'after 3000' command is executed.
06:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
06:47:11 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
06:47:11 INFO  : Context for 'APU' is selected.
06:47:11 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
06:47:11 INFO  : 'configparams force-mem-access 1' command is executed.
06:47:11 INFO  : Context for 'APU' is selected.
06:47:11 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
06:47:12 INFO  : 'ps7_init' command is executed.
06:47:12 INFO  : 'ps7_post_config' command is executed.
06:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:47:12 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
06:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

06:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:47:13 INFO  : 'con' command is executed.
06:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:47:13 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:06:27 INFO  : Hardware specification for platform project 'hw_platform' is updated.
07:06:39 INFO  : Result from executing command 'getProjects': hw_platform
07:06:39 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
07:07:17 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
07:07:25 INFO  : Disconnected from the channel tcfchan#35.
07:07:26 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
07:07:26 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
07:07:26 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
07:07:26 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
07:07:35 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
07:07:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:07:35 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:07:35 INFO  : 'jtag frequency' command is executed.
07:07:35 INFO  : Context for 'APU' is selected.
07:07:35 INFO  : System reset is completed.
07:07:38 INFO  : 'after 3000' command is executed.
07:07:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
07:07:41 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
07:07:41 INFO  : Context for 'APU' is selected.
07:07:41 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
07:07:41 INFO  : 'configparams force-mem-access 1' command is executed.
07:07:41 INFO  : Context for 'APU' is selected.
07:07:41 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
07:07:42 INFO  : 'ps7_init' command is executed.
07:07:42 INFO  : 'ps7_post_config' command is executed.
07:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:07:43 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
07:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

07:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:07:43 INFO  : 'con' command is executed.
07:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:07:43 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:24:12 INFO  : Hardware specification for platform project 'hw_platform' is updated.
07:24:27 INFO  : Result from executing command 'getProjects': hw_platform
07:24:27 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
07:24:36 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
07:25:00 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
07:25:06 INFO  : Disconnected from the channel tcfchan#37.
07:25:07 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
07:25:07 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
07:25:07 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
07:25:07 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
07:25:15 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
07:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:25:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:25:15 INFO  : 'jtag frequency' command is executed.
07:25:15 INFO  : Context for 'APU' is selected.
07:25:16 INFO  : System reset is completed.
07:25:19 INFO  : 'after 3000' command is executed.
07:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
07:25:21 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
07:25:21 INFO  : Context for 'APU' is selected.
07:25:21 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
07:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
07:25:21 INFO  : Context for 'APU' is selected.
07:25:21 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
07:25:22 INFO  : 'ps7_init' command is executed.
07:25:22 INFO  : 'ps7_post_config' command is executed.
07:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:25:23 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
07:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

07:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:25:23 INFO  : 'con' command is executed.
07:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:25:23 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:33:52 INFO  : Hardware specification for platform project 'hw_platform' is updated.
07:34:01 INFO  : Result from executing command 'getProjects': hw_platform
07:34:01 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
07:34:20 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
07:34:30 INFO  : Disconnected from the channel tcfchan#39.
07:34:31 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
07:34:31 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
07:34:31 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
07:34:31 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
07:34:38 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
07:34:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:34:39 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:34:39 INFO  : 'jtag frequency' command is executed.
07:34:39 INFO  : Context for 'APU' is selected.
07:34:39 INFO  : System reset is completed.
07:34:42 INFO  : 'after 3000' command is executed.
07:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
07:34:45 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
07:34:45 INFO  : Context for 'APU' is selected.
07:34:45 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
07:34:45 INFO  : 'configparams force-mem-access 1' command is executed.
07:34:45 INFO  : Context for 'APU' is selected.
07:34:45 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
07:34:45 INFO  : 'ps7_init' command is executed.
07:34:45 INFO  : 'ps7_post_config' command is executed.
07:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:34:46 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:34:46 INFO  : 'configparams force-mem-access 0' command is executed.
07:34:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

07:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:34:46 INFO  : 'con' command is executed.
07:34:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:34:46 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:56:44 INFO  : Hardware specification for platform project 'hw_platform' is updated.
07:56:57 INFO  : Result from executing command 'getProjects': hw_platform
07:56:57 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
07:57:18 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
07:57:26 INFO  : Disconnected from the channel tcfchan#41.
07:57:27 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
07:57:27 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
07:57:27 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
07:57:27 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
07:57:35 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
07:57:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:57:36 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
07:57:36 INFO  : 'jtag frequency' command is executed.
07:57:36 INFO  : Context for 'APU' is selected.
07:57:36 INFO  : System reset is completed.
07:57:39 INFO  : 'after 3000' command is executed.
07:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
07:57:41 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
07:57:41 INFO  : Context for 'APU' is selected.
07:57:42 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
07:57:42 INFO  : 'configparams force-mem-access 1' command is executed.
07:57:42 INFO  : Context for 'APU' is selected.
07:57:42 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
07:57:42 INFO  : 'ps7_init' command is executed.
07:57:42 INFO  : 'ps7_post_config' command is executed.
07:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:57:43 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:57:43 INFO  : 'configparams force-mem-access 0' command is executed.
07:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

07:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:57:43 INFO  : 'con' command is executed.
07:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:57:43 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
08:00:46 INFO  : Disconnected from the channel tcfchan#43.
08:00:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:00:47 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
08:00:47 INFO  : 'jtag frequency' command is executed.
08:00:47 INFO  : Context for 'APU' is selected.
08:00:47 INFO  : System reset is completed.
08:00:50 INFO  : 'after 3000' command is executed.
08:00:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
08:00:53 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
08:00:53 INFO  : Context for 'APU' is selected.
08:00:53 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
08:00:53 INFO  : 'configparams force-mem-access 1' command is executed.
08:00:53 INFO  : Context for 'APU' is selected.
08:00:53 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
08:00:54 INFO  : 'ps7_init' command is executed.
08:00:54 INFO  : 'ps7_post_config' command is executed.
08:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:00:54 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:00:54 INFO  : 'configparams force-mem-access 0' command is executed.
08:00:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

08:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:00:55 INFO  : 'con' command is executed.
08:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:00:55 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
08:16:25 INFO  : Hardware specification for platform project 'hw_platform' is updated.
08:16:46 INFO  : Result from executing command 'getProjects': hw_platform
08:16:46 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
08:16:57 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
08:17:22 INFO  : Disconnected from the channel tcfchan#44.
08:17:23 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
08:17:23 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
08:17:23 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
08:17:23 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
08:17:32 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
08:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:17:33 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
08:17:33 INFO  : 'jtag frequency' command is executed.
08:17:33 INFO  : Context for 'APU' is selected.
08:17:33 INFO  : System reset is completed.
08:17:36 INFO  : 'after 3000' command is executed.
08:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
08:17:38 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
08:17:38 INFO  : Context for 'APU' is selected.
08:17:39 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
08:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
08:17:39 INFO  : Context for 'APU' is selected.
08:17:39 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
08:17:39 INFO  : 'ps7_init' command is executed.
08:17:39 INFO  : 'ps7_post_config' command is executed.
08:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:17:40 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
08:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

08:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:17:40 INFO  : 'con' command is executed.
08:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:17:40 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
08:21:06 INFO  : Disconnected from the channel tcfchan#46.
16:45:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Data_Acq_1\vitis_sw\temp_xsdb_launch_script.tcl
16:45:43 INFO  : XSCT server has started successfully.
16:45:43 INFO  : plnx-install-location is set to ''
16:45:43 INFO  : Successfully done setting XSCT server connection channel  
16:45:43 INFO  : Successfully done setting workspace for the tool. 
16:45:52 INFO  : Platform repository initialization has completed.
16:45:53 INFO  : Registering command handlers for Vitis TCF services
16:46:02 INFO  : Successfully done query RDI_DATADIR 
16:59:23 INFO  : Hardware specification for platform project 'hw_platform' is updated.
17:00:02 INFO  : Result from executing command 'getProjects': hw_platform
17:00:02 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
17:00:30 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
17:00:46 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:00:46 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:00:46 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
17:00:46 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:00:54 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
17:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:59 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
17:00:59 INFO  : 'jtag frequency' command is executed.
17:00:59 INFO  : Context for 'APU' is selected.
17:00:59 INFO  : System reset is completed.
17:01:02 INFO  : 'after 3000' command is executed.
17:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
17:01:05 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
17:01:05 INFO  : Context for 'APU' is selected.
17:01:05 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
17:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:05 INFO  : Context for 'APU' is selected.
17:01:05 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
17:01:05 INFO  : 'ps7_init' command is executed.
17:01:05 INFO  : 'ps7_post_config' command is executed.
17:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:06 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:06 INFO  : 'con' command is executed.
17:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:06 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
17:21:01 INFO  : Hardware specification for platform project 'hw_platform' is updated.
17:21:13 INFO  : Result from executing command 'getProjects': hw_platform
17:21:13 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
17:21:37 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
17:21:47 INFO  : Disconnected from the channel tcfchan#2.
17:21:48 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:21:48 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:21:48 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
17:21:48 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:21:57 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
17:21:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:58 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
17:21:58 INFO  : 'jtag frequency' command is executed.
17:21:58 INFO  : Context for 'APU' is selected.
17:21:58 INFO  : System reset is completed.
17:22:01 INFO  : 'after 3000' command is executed.
17:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
17:22:03 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
17:22:03 INFO  : Context for 'APU' is selected.
17:22:03 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
17:22:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:03 INFO  : Context for 'APU' is selected.
17:22:03 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
17:22:04 INFO  : 'ps7_init' command is executed.
17:22:04 INFO  : 'ps7_post_config' command is executed.
17:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:05 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:05 INFO  : 'con' command is executed.
17:22:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:05 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
17:41:46 INFO  : Hardware specification for platform project 'hw_platform' is updated.
17:41:55 INFO  : Result from executing command 'getProjects': hw_platform
17:41:55 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
17:42:05 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
17:42:10 INFO  : Disconnected from the channel tcfchan#4.
17:42:11 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:42:11 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:42:11 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
17:42:11 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:42:19 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
17:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:20 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
17:42:20 INFO  : 'jtag frequency' command is executed.
17:42:20 INFO  : Context for 'APU' is selected.
17:42:20 INFO  : System reset is completed.
17:42:23 INFO  : 'after 3000' command is executed.
17:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
17:42:26 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
17:42:26 INFO  : Context for 'APU' is selected.
17:42:26 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
17:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:26 INFO  : Context for 'APU' is selected.
17:42:26 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
17:42:27 INFO  : 'ps7_init' command is executed.
17:42:27 INFO  : 'ps7_post_config' command is executed.
17:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:27 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:28 INFO  : 'con' command is executed.
17:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:28 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
17:42:58 INFO  : Disconnected from the channel tcfchan#6.
18:24:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Data_Acq_1\vitis_sw\temp_xsdb_launch_script.tcl
18:24:17 INFO  : XSCT server has started successfully.
18:24:17 INFO  : plnx-install-location is set to ''
18:24:17 INFO  : Successfully done setting XSCT server connection channel  
18:24:17 INFO  : Successfully done setting workspace for the tool. 
18:24:27 INFO  : Platform repository initialization has completed.
18:24:28 INFO  : Registering command handlers for Vitis TCF services
18:24:34 INFO  : Successfully done query RDI_DATADIR 
18:36:57 INFO  : Hardware specification for platform project 'hw_platform' is updated.
18:37:08 INFO  : Result from executing command 'getProjects': hw_platform
18:37:08 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
18:37:32 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
18:37:41 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:37:41 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:37:41 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
18:37:41 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:37:49 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
18:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:53 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
18:37:53 INFO  : 'jtag frequency' command is executed.
18:37:53 INFO  : Context for 'APU' is selected.
18:37:54 INFO  : System reset is completed.
18:37:57 INFO  : 'after 3000' command is executed.
18:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
18:37:59 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
18:37:59 INFO  : Context for 'APU' is selected.
18:37:59 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
18:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:59 INFO  : Context for 'APU' is selected.
18:37:59 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
18:38:00 INFO  : 'ps7_init' command is executed.
18:38:01 INFO  : 'ps7_post_config' command is executed.
18:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:01 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:02 INFO  : 'con' command is executed.
18:38:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:02 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
18:52:28 INFO  : Hardware specification for platform project 'hw_platform' is updated.
18:52:50 INFO  : Result from executing command 'getProjects': hw_platform
18:52:50 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
18:53:00 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
18:53:07 INFO  : Disconnected from the channel tcfchan#2.
18:53:08 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:53:08 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:53:08 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
18:53:08 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:53:18 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
18:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:22 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
18:53:22 INFO  : 'jtag frequency' command is executed.
18:53:22 INFO  : Context for 'APU' is selected.
18:53:22 INFO  : System reset is completed.
18:53:25 INFO  : 'after 3000' command is executed.
18:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
18:53:28 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
18:53:28 INFO  : Context for 'APU' is selected.
18:53:28 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
18:53:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:28 INFO  : Context for 'APU' is selected.
18:53:28 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
18:53:29 INFO  : 'ps7_init' command is executed.
18:53:29 INFO  : 'ps7_post_config' command is executed.
18:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:30 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:30 INFO  : 'con' command is executed.
18:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:30 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
19:04:31 INFO  : Hardware specification for platform project 'hw_platform' is updated.
19:04:43 INFO  : Result from executing command 'getProjects': hw_platform
19:04:43 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
19:04:58 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
19:05:12 INFO  : Disconnected from the channel tcfchan#4.
19:05:13 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:05:13 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:05:13 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
19:05:13 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:05:23 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
19:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:27 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
19:05:27 INFO  : 'jtag frequency' command is executed.
19:05:27 INFO  : Context for 'APU' is selected.
19:05:28 INFO  : System reset is completed.
19:05:31 INFO  : 'after 3000' command is executed.
19:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
19:05:33 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
19:05:33 INFO  : Context for 'APU' is selected.
19:05:33 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
19:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:34 INFO  : Context for 'APU' is selected.
19:05:34 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
19:05:35 INFO  : 'ps7_init' command is executed.
19:05:35 INFO  : 'ps7_post_config' command is executed.
19:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:36 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:36 INFO  : 'con' command is executed.
19:05:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:36 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
19:15:32 INFO  : Hardware specification for platform project 'hw_platform' is updated.
19:15:41 INFO  : Result from executing command 'getProjects': hw_platform
19:15:41 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
19:15:49 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
19:15:55 INFO  : Disconnected from the channel tcfchan#6.
19:15:56 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:15:56 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:15:56 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
19:15:56 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:16:04 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
19:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:05 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
19:16:05 INFO  : 'jtag frequency' command is executed.
19:16:05 INFO  : Context for 'APU' is selected.
19:16:05 INFO  : System reset is completed.
19:16:08 INFO  : 'after 3000' command is executed.
19:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
19:16:11 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
19:16:11 INFO  : Context for 'APU' is selected.
19:16:11 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
19:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:11 INFO  : Context for 'APU' is selected.
19:16:11 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
19:16:12 INFO  : 'ps7_init' command is executed.
19:16:12 INFO  : 'ps7_post_config' command is executed.
19:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:12 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:12 INFO  : 'con' command is executed.
19:16:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:16:12 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
19:22:32 INFO  : Hardware specification for platform project 'hw_platform' is updated.
19:22:41 INFO  : Result from executing command 'getProjects': hw_platform
19:22:41 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
19:22:49 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
19:22:54 INFO  : Disconnected from the channel tcfchan#8.
19:22:55 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:22:55 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:22:55 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
19:22:55 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:23:03 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
19:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:03 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
19:23:03 INFO  : 'jtag frequency' command is executed.
19:23:03 INFO  : Context for 'APU' is selected.
19:23:04 INFO  : System reset is completed.
19:23:07 INFO  : 'after 3000' command is executed.
19:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
19:23:09 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
19:23:09 INFO  : Context for 'APU' is selected.
19:23:09 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
19:23:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:09 INFO  : Context for 'APU' is selected.
19:23:09 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
19:23:10 INFO  : 'ps7_init' command is executed.
19:23:10 INFO  : 'ps7_post_config' command is executed.
19:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:10 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:11 INFO  : 'con' command is executed.
19:23:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:11 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
19:33:00 INFO  : Hardware specification for platform project 'hw_platform' is updated.
19:33:09 INFO  : Result from executing command 'getProjects': hw_platform
19:33:09 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
19:33:18 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
19:33:22 INFO  : Disconnected from the channel tcfchan#10.
19:33:23 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:33:23 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:33:23 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
19:33:23 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:33:30 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
19:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:31 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
19:33:31 INFO  : 'jtag frequency' command is executed.
19:33:31 INFO  : Context for 'APU' is selected.
19:33:31 INFO  : System reset is completed.
19:33:34 INFO  : 'after 3000' command is executed.
19:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
19:33:37 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
19:33:37 INFO  : Context for 'APU' is selected.
19:33:37 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
19:33:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:37 INFO  : Context for 'APU' is selected.
19:33:37 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
19:33:37 INFO  : 'ps7_init' command is executed.
19:33:37 INFO  : 'ps7_post_config' command is executed.
19:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:38 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:38 INFO  : 'con' command is executed.
19:33:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:38 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
19:43:40 INFO  : Hardware specification for platform project 'hw_platform' is updated.
19:43:52 INFO  : Result from executing command 'getProjects': hw_platform
19:43:52 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
19:44:00 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
19:44:04 INFO  : Disconnected from the channel tcfchan#12.
19:44:05 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:44:05 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:44:05 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
19:44:05 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:44:13 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
19:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:14 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
19:44:14 INFO  : 'jtag frequency' command is executed.
19:44:14 INFO  : Context for 'APU' is selected.
19:44:14 INFO  : System reset is completed.
19:44:17 INFO  : 'after 3000' command is executed.
19:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
19:44:19 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
19:44:19 INFO  : Context for 'APU' is selected.
19:44:19 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
19:44:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:19 INFO  : Context for 'APU' is selected.
19:44:19 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
19:44:20 INFO  : 'ps7_init' command is executed.
19:44:20 INFO  : 'ps7_post_config' command is executed.
19:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:20 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:21 INFO  : 'con' command is executed.
19:44:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:21 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
20:32:31 INFO  : Hardware specification for platform project 'hw_platform' is updated.
20:32:44 INFO  : Result from executing command 'getProjects': hw_platform
20:32:44 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
20:32:58 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
20:33:09 INFO  : Disconnected from the channel tcfchan#14.
20:33:10 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:33:10 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
20:33:10 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
20:33:10 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:33:18 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
20:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:19 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
20:33:19 INFO  : 'jtag frequency' command is executed.
20:33:19 INFO  : Context for 'APU' is selected.
20:33:19 INFO  : System reset is completed.
20:33:22 INFO  : 'after 3000' command is executed.
20:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
20:33:25 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
20:33:25 INFO  : Context for 'APU' is selected.
20:33:25 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
20:33:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:25 INFO  : Context for 'APU' is selected.
20:33:25 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
20:33:25 INFO  : 'ps7_init' command is executed.
20:33:25 INFO  : 'ps7_post_config' command is executed.
20:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:26 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:26 INFO  : 'con' command is executed.
20:33:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:33:26 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
21:21:37 INFO  : Hardware specification for platform project 'hw_platform' is updated.
21:21:48 INFO  : Result from executing command 'getProjects': hw_platform
21:21:48 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
21:21:55 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
21:22:00 INFO  : Disconnected from the channel tcfchan#16.
21:22:01 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:22:01 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
21:22:01 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
21:22:01 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:22:09 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
21:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:10 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
21:22:10 INFO  : 'jtag frequency' command is executed.
21:22:10 INFO  : Context for 'APU' is selected.
21:22:10 INFO  : System reset is completed.
21:22:13 INFO  : 'after 3000' command is executed.
21:22:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
21:22:15 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
21:22:15 INFO  : Context for 'APU' is selected.
21:22:15 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
21:22:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:16 INFO  : Context for 'APU' is selected.
21:22:16 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
21:22:16 INFO  : 'ps7_init' command is executed.
21:22:16 INFO  : 'ps7_post_config' command is executed.
21:22:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:17 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:17 INFO  : 'con' command is executed.
21:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:22:17 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
21:26:47 INFO  : Disconnected from the channel tcfchan#18.
01:29:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Data_Acq_1\vitis_sw\temp_xsdb_launch_script.tcl
01:29:52 INFO  : XSCT server has started successfully.
01:29:52 INFO  : plnx-install-location is set to ''
01:29:52 INFO  : Successfully done setting XSCT server connection channel  
01:29:52 INFO  : Successfully done setting workspace for the tool. 
01:30:00 INFO  : Platform repository initialization has completed.
01:30:01 INFO  : Registering command handlers for Vitis TCF services
01:30:07 INFO  : Successfully done query RDI_DATADIR 
01:34:01 INFO  : Hardware specification for platform project 'hw_platform' is updated.
01:34:15 INFO  : Result from executing command 'getProjects': hw_platform
01:34:15 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
01:34:27 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:34:39 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:34:39 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
01:34:39 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
01:34:39 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:34:52 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
01:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:57 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:34:57 INFO  : 'jtag frequency' command is executed.
01:34:57 INFO  : Context for 'APU' is selected.
01:34:57 INFO  : System reset is completed.
01:35:00 INFO  : 'after 3000' command is executed.
01:35:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:35:03 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:35:03 INFO  : Context for 'APU' is selected.
01:35:03 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:35:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:03 INFO  : Context for 'APU' is selected.
01:35:03 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:35:04 INFO  : 'ps7_init' command is executed.
01:35:04 INFO  : 'ps7_post_config' command is executed.
01:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:05 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:05 INFO  : 'con' command is executed.
01:35:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:35:05 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
01:43:34 INFO  : Hardware specification for platform project 'hw_platform' is updated.
01:43:44 INFO  : Result from executing command 'getProjects': hw_platform
01:43:44 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
01:43:53 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:43:58 INFO  : Disconnected from the channel tcfchan#2.
01:43:59 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:44:00 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
01:44:00 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
01:44:00 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:44:08 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
01:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:09 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:44:09 INFO  : 'jtag frequency' command is executed.
01:44:09 INFO  : Context for 'APU' is selected.
01:44:09 INFO  : System reset is completed.
01:44:12 INFO  : 'after 3000' command is executed.
01:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:44:15 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:44:15 INFO  : Context for 'APU' is selected.
01:44:15 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:15 INFO  : Context for 'APU' is selected.
01:44:15 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:44:16 INFO  : 'ps7_init' command is executed.
01:44:16 INFO  : 'ps7_post_config' command is executed.
01:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:17 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:17 INFO  : 'con' command is executed.
01:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:44:17 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
01:53:37 INFO  : Hardware specification for platform project 'hw_platform' is updated.
01:53:46 INFO  : Result from executing command 'getProjects': hw_platform
01:53:46 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
01:53:56 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:54:05 INFO  : Disconnected from the channel tcfchan#4.
01:54:06 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:54:06 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
01:54:06 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
01:54:06 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:54:15 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
01:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:54:15 INFO  : 'jtag frequency' command is executed.
01:54:15 INFO  : Context for 'APU' is selected.
01:54:15 INFO  : System reset is completed.
01:54:18 INFO  : 'after 3000' command is executed.
01:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:54:21 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:54:21 INFO  : Context for 'APU' is selected.
01:54:21 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:54:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:54:21 INFO  : Context for 'APU' is selected.
01:54:21 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:54:22 INFO  : 'ps7_init' command is executed.
01:54:22 INFO  : 'ps7_post_config' command is executed.
01:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:22 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:54:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:23 INFO  : 'con' command is executed.
01:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:54:23 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:04:48 INFO  : Hardware specification for platform project 'hw_platform' is updated.
02:04:58 INFO  : Result from executing command 'getProjects': hw_platform
02:04:58 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
02:05:07 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:05:16 INFO  : Disconnected from the channel tcfchan#6.
02:05:17 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:05:17 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
02:05:17 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
02:05:17 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:05:25 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
02:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:26 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:05:26 INFO  : 'jtag frequency' command is executed.
02:05:26 INFO  : Context for 'APU' is selected.
02:05:26 INFO  : System reset is completed.
02:05:29 INFO  : 'after 3000' command is executed.
02:05:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:05:32 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:05:32 INFO  : Context for 'APU' is selected.
02:05:32 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:32 INFO  : Context for 'APU' is selected.
02:05:32 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:05:33 INFO  : 'ps7_init' command is executed.
02:05:33 INFO  : 'ps7_post_config' command is executed.
02:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:33 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:34 INFO  : 'con' command is executed.
02:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:05:34 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:08:14 INFO  : Disconnected from the channel tcfchan#8.
02:08:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:16 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:08:16 INFO  : 'jtag frequency' command is executed.
02:08:16 INFO  : Context for 'APU' is selected.
02:08:16 INFO  : System reset is completed.
02:08:19 INFO  : 'after 3000' command is executed.
02:08:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:08:21 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:08:21 INFO  : Context for 'APU' is selected.
02:08:21 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:21 INFO  : Context for 'APU' is selected.
02:08:21 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:08:22 INFO  : 'ps7_init' command is executed.
02:08:22 INFO  : 'ps7_post_config' command is executed.
02:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:23 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:23 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:23 INFO  : 'con' command is executed.
02:08:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:08:23 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:10:57 INFO  : Hardware specification for platform project 'hw_platform' is updated.
02:11:05 INFO  : Result from executing command 'getProjects': hw_platform
02:11:05 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
02:11:11 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:11:17 INFO  : Disconnected from the channel tcfchan#9.
02:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:18 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:11:18 INFO  : 'jtag frequency' command is executed.
02:11:18 INFO  : Context for 'APU' is selected.
02:11:18 INFO  : System reset is completed.
02:11:21 INFO  : 'after 3000' command is executed.
02:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:11:24 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:11:24 INFO  : Context for 'APU' is selected.
02:11:24 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:24 INFO  : Context for 'APU' is selected.
02:11:24 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:11:24 INFO  : 'ps7_init' command is executed.
02:11:24 INFO  : 'ps7_post_config' command is executed.
02:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:25 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:25 INFO  : 'con' command is executed.
02:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:11:25 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:12:05 INFO  : Disconnected from the channel tcfchan#11.
02:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:06 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:12:06 INFO  : 'jtag frequency' command is executed.
02:12:06 INFO  : Context for 'APU' is selected.
02:12:06 INFO  : System reset is completed.
02:12:09 INFO  : 'after 3000' command is executed.
02:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:12:12 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:12:12 INFO  : Context for 'APU' is selected.
02:12:12 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:12:12 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:12 INFO  : Context for 'APU' is selected.
02:12:12 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:12:12 INFO  : 'ps7_init' command is executed.
02:12:12 INFO  : 'ps7_post_config' command is executed.
02:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:13 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:13 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:13 INFO  : 'con' command is executed.
02:12:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:12:13 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:14:01 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:14:09 INFO  : Disconnected from the channel tcfchan#12.
02:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:11 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:14:11 INFO  : 'jtag frequency' command is executed.
02:14:11 INFO  : Context for 'APU' is selected.
02:14:11 INFO  : System reset is completed.
02:14:14 INFO  : 'after 3000' command is executed.
02:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:14:16 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:14:16 INFO  : Context for 'APU' is selected.
02:14:16 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:14:16 INFO  : 'configparams force-mem-access 1' command is executed.
02:14:16 INFO  : Context for 'APU' is selected.
02:14:16 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:14:17 INFO  : 'ps7_init' command is executed.
02:14:17 INFO  : 'ps7_post_config' command is executed.
02:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:18 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:14:18 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:18 INFO  : 'con' command is executed.
02:14:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:14:18 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:27:14 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:27:21 INFO  : Disconnected from the channel tcfchan#13.
02:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:23 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:27:23 INFO  : 'jtag frequency' command is executed.
02:27:23 INFO  : Context for 'APU' is selected.
02:27:23 INFO  : System reset is completed.
02:27:26 INFO  : 'after 3000' command is executed.
02:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:27:28 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:27:28 INFO  : Context for 'APU' is selected.
02:27:28 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:27:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:28 INFO  : Context for 'APU' is selected.
02:27:28 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:27:29 INFO  : 'ps7_init' command is executed.
02:27:29 INFO  : 'ps7_post_config' command is executed.
02:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:30 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:30 INFO  : 'con' command is executed.
02:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:27:30 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:31:32 INFO  : Hardware specification for platform project 'hw_platform' is updated.
02:31:43 INFO  : Result from executing command 'getProjects': hw_platform
02:31:43 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
02:32:04 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:32:12 INFO  : Disconnected from the channel tcfchan#14.
02:32:13 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:32:13 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
02:32:13 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
02:32:13 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:32:22 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
02:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:23 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:32:23 INFO  : 'jtag frequency' command is executed.
02:32:23 INFO  : Context for 'APU' is selected.
02:32:23 INFO  : System reset is completed.
02:32:26 INFO  : 'after 3000' command is executed.
02:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:32:29 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:32:29 INFO  : Context for 'APU' is selected.
02:32:29 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:32:29 INFO  : Context for 'APU' is selected.
02:32:29 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:32:29 INFO  : 'ps7_init' command is executed.
02:32:29 INFO  : 'ps7_post_config' command is executed.
02:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:30 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:32:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:32:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:30 INFO  : 'con' command is executed.
02:32:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:32:30 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:41:05 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:41:11 INFO  : Disconnected from the channel tcfchan#16.
02:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:41:12 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:41:12 INFO  : 'jtag frequency' command is executed.
02:41:12 INFO  : Context for 'APU' is selected.
02:41:13 INFO  : System reset is completed.
02:41:16 INFO  : 'after 3000' command is executed.
02:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:41:18 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:41:18 INFO  : Context for 'APU' is selected.
02:41:18 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:18 INFO  : Context for 'APU' is selected.
02:41:18 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:41:19 INFO  : 'ps7_init' command is executed.
02:41:19 INFO  : 'ps7_post_config' command is executed.
02:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:20 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:41:20 INFO  : 'configparams force-mem-access 0' command is executed.
02:41:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:20 INFO  : 'con' command is executed.
02:41:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:41:20 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:41:47 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:41:52 INFO  : Disconnected from the channel tcfchan#17.
02:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:41:53 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:41:53 INFO  : 'jtag frequency' command is executed.
02:41:53 INFO  : Context for 'APU' is selected.
02:41:53 INFO  : System reset is completed.
02:41:56 INFO  : 'after 3000' command is executed.
02:41:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:41:59 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:41:59 INFO  : Context for 'APU' is selected.
02:41:59 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:59 INFO  : Context for 'APU' is selected.
02:41:59 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:41:59 INFO  : 'ps7_init' command is executed.
02:41:59 INFO  : 'ps7_post_config' command is executed.
02:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:00 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:42:00 INFO  : 'configparams force-mem-access 0' command is executed.
02:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:00 INFO  : 'con' command is executed.
02:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:42:00 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:42:25 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:42:31 INFO  : Disconnected from the channel tcfchan#18.
02:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:42:33 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:42:33 INFO  : 'jtag frequency' command is executed.
02:42:33 INFO  : Context for 'APU' is selected.
02:42:33 INFO  : System reset is completed.
02:42:36 INFO  : 'after 3000' command is executed.
02:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:42:38 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:42:38 INFO  : Context for 'APU' is selected.
02:42:38 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
02:42:38 INFO  : Context for 'APU' is selected.
02:42:38 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:42:39 INFO  : 'ps7_init' command is executed.
02:42:39 INFO  : 'ps7_post_config' command is executed.
02:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:39 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:42:39 INFO  : 'configparams force-mem-access 0' command is executed.
02:42:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:40 INFO  : 'con' command is executed.
02:42:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:42:40 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:08:40 INFO  : Hardware specification for platform project 'hw_platform' is updated.
03:08:49 INFO  : Result from executing command 'getProjects': hw_platform
03:08:49 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
03:09:01 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:09:45 INFO  : Disconnected from the channel tcfchan#19.
03:09:46 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:09:47 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
03:09:47 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
03:09:47 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:09:56 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
03:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:09:56 INFO  : 'jtag frequency' command is executed.
03:09:56 INFO  : Context for 'APU' is selected.
03:09:56 INFO  : System reset is completed.
03:09:59 INFO  : 'after 3000' command is executed.
03:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:10:02 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:10:02 INFO  : Context for 'APU' is selected.
03:10:02 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
03:10:02 INFO  : Context for 'APU' is selected.
03:10:02 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:10:03 INFO  : 'ps7_init' command is executed.
03:10:03 INFO  : 'ps7_post_config' command is executed.
03:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:04 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:04 INFO  : 'con' command is executed.
03:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:10:04 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:19:14 INFO  : Hardware specification for platform project 'hw_platform' is updated.
03:19:25 INFO  : Result from executing command 'getProjects': hw_platform
03:19:25 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
03:19:33 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:19:45 INFO  : Disconnected from the channel tcfchan#21.
03:19:46 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:19:46 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
03:19:46 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
03:19:46 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:19:54 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
03:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:19:55 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:19:55 INFO  : 'jtag frequency' command is executed.
03:19:55 INFO  : Context for 'APU' is selected.
03:19:55 INFO  : System reset is completed.
03:19:58 INFO  : 'after 3000' command is executed.
03:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:20:01 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:20:01 INFO  : Context for 'APU' is selected.
03:20:01 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
03:20:01 INFO  : Context for 'APU' is selected.
03:20:01 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:20:01 INFO  : 'ps7_init' command is executed.
03:20:01 INFO  : 'ps7_post_config' command is executed.
03:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:02 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:02 INFO  : 'con' command is executed.
03:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:20:02 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:34:16 INFO  : Hardware specification for platform project 'hw_platform' is updated.
03:34:36 INFO  : Result from executing command 'getProjects': hw_platform
03:34:36 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
03:34:47 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:34:54 INFO  : Disconnected from the channel tcfchan#23.
03:34:55 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:34:55 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
03:34:55 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
03:34:55 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:35:04 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
03:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:35:08 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:35:08 INFO  : 'jtag frequency' command is executed.
03:35:08 INFO  : Context for 'APU' is selected.
03:35:08 INFO  : System reset is completed.
03:35:11 INFO  : 'after 3000' command is executed.
03:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:35:13 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:35:14 INFO  : Context for 'APU' is selected.
03:35:14 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
03:35:14 INFO  : Context for 'APU' is selected.
03:35:14 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:35:15 INFO  : 'ps7_init' command is executed.
03:35:15 INFO  : 'ps7_post_config' command is executed.
03:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:15 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:35:15 INFO  : 'configparams force-mem-access 0' command is executed.
03:35:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:15 INFO  : 'con' command is executed.
03:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:35:15 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:51:13 INFO  : Hardware specification for platform project 'hw_platform' is updated.
03:51:23 INFO  : Result from executing command 'getProjects': hw_platform
03:51:23 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
03:51:43 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:51:52 INFO  : Disconnected from the channel tcfchan#25.
03:51:53 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:51:53 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
03:51:53 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
03:51:53 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:52:02 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
03:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:52:03 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:52:03 INFO  : 'jtag frequency' command is executed.
03:52:03 INFO  : Context for 'APU' is selected.
03:52:03 INFO  : System reset is completed.
03:52:06 INFO  : 'after 3000' command is executed.
03:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:52:09 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:52:09 INFO  : Context for 'APU' is selected.
03:52:09 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:52:09 INFO  : 'configparams force-mem-access 1' command is executed.
03:52:09 INFO  : Context for 'APU' is selected.
03:52:09 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:52:09 INFO  : 'ps7_init' command is executed.
03:52:09 INFO  : 'ps7_post_config' command is executed.
03:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:10 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:52:10 INFO  : 'configparams force-mem-access 0' command is executed.
03:52:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:10 INFO  : 'con' command is executed.
03:52:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:52:10 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:01:06 INFO  : Hardware specification for platform project 'hw_platform' is updated.
04:01:24 INFO  : Result from executing command 'getProjects': hw_platform
04:01:24 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
04:01:34 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:01:44 INFO  : Disconnected from the channel tcfchan#27.
04:01:45 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:01:45 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
04:01:45 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
04:01:45 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
04:01:54 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
04:01:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:01:55 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:01:55 INFO  : 'jtag frequency' command is executed.
04:01:55 INFO  : Context for 'APU' is selected.
04:01:55 INFO  : System reset is completed.
04:01:58 INFO  : 'after 3000' command is executed.
04:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:02:00 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:02:00 INFO  : Context for 'APU' is selected.
04:02:01 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:02:01 INFO  : 'configparams force-mem-access 1' command is executed.
04:02:01 INFO  : Context for 'APU' is selected.
04:02:01 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:02:01 INFO  : 'ps7_init' command is executed.
04:02:01 INFO  : 'ps7_post_config' command is executed.
04:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:02 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:02:02 INFO  : 'configparams force-mem-access 0' command is executed.
04:02:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:02:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:02 INFO  : 'con' command is executed.
04:02:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:02:02 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:38:45 INFO  : Hardware specification for platform project 'hw_platform' is updated.
04:38:58 INFO  : Result from executing command 'getProjects': hw_platform
04:38:58 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
04:39:10 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:39:22 INFO  : Disconnected from the channel tcfchan#29.
04:39:23 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:39:23 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
04:39:23 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
04:39:23 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
04:39:33 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
04:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:39:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:39:37 INFO  : 'jtag frequency' command is executed.
04:39:37 INFO  : Context for 'APU' is selected.
04:39:37 INFO  : System reset is completed.
04:39:40 INFO  : 'after 3000' command is executed.
04:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:39:42 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:39:42 INFO  : Context for 'APU' is selected.
04:39:42 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:39:42 INFO  : 'configparams force-mem-access 1' command is executed.
04:39:42 INFO  : Context for 'APU' is selected.
04:39:42 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:39:43 INFO  : 'ps7_init' command is executed.
04:39:43 INFO  : 'ps7_post_config' command is executed.
04:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:39:44 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:39:44 INFO  : 'configparams force-mem-access 0' command is executed.
04:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:39:44 INFO  : 'con' command is executed.
04:39:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:39:44 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:43:17 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:43:32 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:43:37 INFO  : Disconnected from the channel tcfchan#31.
04:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:43:39 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:43:39 INFO  : 'jtag frequency' command is executed.
04:43:39 INFO  : Context for 'APU' is selected.
04:43:39 INFO  : System reset is completed.
04:43:42 INFO  : 'after 3000' command is executed.
04:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:43:44 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:43:44 INFO  : Context for 'APU' is selected.
04:43:44 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:43:44 INFO  : 'configparams force-mem-access 1' command is executed.
04:43:44 INFO  : Context for 'APU' is selected.
04:43:44 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:43:45 INFO  : 'ps7_init' command is executed.
04:43:45 INFO  : 'ps7_post_config' command is executed.
04:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:46 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:43:46 INFO  : 'configparams force-mem-access 0' command is executed.
04:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:46 INFO  : 'con' command is executed.
04:43:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:43:46 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:44:52 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:45:51 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:45:57 INFO  : Disconnected from the channel tcfchan#32.
04:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:45:59 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:45:59 INFO  : 'jtag frequency' command is executed.
04:45:59 INFO  : Context for 'APU' is selected.
04:45:59 INFO  : System reset is completed.
04:46:02 INFO  : 'after 3000' command is executed.
04:46:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:46:04 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:46:04 INFO  : Context for 'APU' is selected.
04:46:04 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
04:46:04 INFO  : Context for 'APU' is selected.
04:46:04 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:46:05 INFO  : 'ps7_init' command is executed.
04:46:05 INFO  : 'ps7_post_config' command is executed.
04:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:06 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
04:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:06 INFO  : 'con' command is executed.
04:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:46:06 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
04:50:32 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:50:38 INFO  : Disconnected from the channel tcfchan#33.
04:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:50:39 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
04:50:39 INFO  : 'jtag frequency' command is executed.
04:50:39 INFO  : Context for 'APU' is selected.
04:50:39 INFO  : System reset is completed.
04:50:42 INFO  : 'after 3000' command is executed.
04:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
04:50:44 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
04:50:45 INFO  : Context for 'APU' is selected.
04:50:45 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
04:50:45 INFO  : 'configparams force-mem-access 1' command is executed.
04:50:45 INFO  : Context for 'APU' is selected.
04:50:45 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
04:50:45 INFO  : 'ps7_init' command is executed.
04:50:45 INFO  : 'ps7_post_config' command is executed.
04:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:50:46 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
04:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

04:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:50:46 INFO  : 'con' command is executed.
04:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:50:46 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
05:03:09 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
05:11:48 INFO  : Hardware specification for platform project 'hw_platform' is updated.
05:12:15 INFO  : Result from executing command 'getProjects': hw_platform
05:12:15 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
05:12:30 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
05:12:38 INFO  : Disconnected from the channel tcfchan#34.
05:12:39 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:12:39 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
05:12:39 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
05:12:39 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
05:12:48 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
05:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:12:49 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
05:12:49 INFO  : 'jtag frequency' command is executed.
05:12:49 INFO  : Context for 'APU' is selected.
05:12:49 INFO  : System reset is completed.
05:12:52 INFO  : 'after 3000' command is executed.
05:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
05:12:54 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
05:12:54 INFO  : Context for 'APU' is selected.
05:12:55 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
05:12:55 INFO  : 'configparams force-mem-access 1' command is executed.
05:12:55 INFO  : Context for 'APU' is selected.
05:12:55 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
05:12:55 INFO  : 'ps7_init' command is executed.
05:12:55 INFO  : 'ps7_post_config' command is executed.
05:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:56 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:12:56 INFO  : 'configparams force-mem-access 0' command is executed.
05:12:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

05:12:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:56 INFO  : 'con' command is executed.
05:12:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:12:56 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
06:36:30 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
06:36:35 INFO  : Disconnected from the channel tcfchan#36.
06:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:36:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
06:36:37 INFO  : 'jtag frequency' command is executed.
06:36:37 INFO  : Context for 'APU' is selected.
06:36:37 INFO  : System reset is completed.
06:36:40 INFO  : 'after 3000' command is executed.
06:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
06:36:42 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
06:36:42 INFO  : Context for 'APU' is selected.
06:36:42 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
06:36:42 INFO  : 'configparams force-mem-access 1' command is executed.
06:36:42 INFO  : Context for 'APU' is selected.
06:36:42 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
06:36:43 INFO  : 'ps7_init' command is executed.
06:36:43 INFO  : 'ps7_post_config' command is executed.
06:36:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:36:44 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
06:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

06:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:36:44 INFO  : 'con' command is executed.
06:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:36:44 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
06:40:09 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
06:40:25 INFO  : Disconnected from the channel tcfchan#37.
06:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:40:26 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
06:40:26 INFO  : 'jtag frequency' command is executed.
06:40:26 INFO  : Context for 'APU' is selected.
06:40:26 INFO  : System reset is completed.
06:40:29 INFO  : 'after 3000' command is executed.
06:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
06:40:31 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
06:40:32 INFO  : Context for 'APU' is selected.
06:40:32 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
06:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
06:40:32 INFO  : Context for 'APU' is selected.
06:40:32 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
06:40:32 INFO  : 'ps7_init' command is executed.
06:40:32 INFO  : 'ps7_post_config' command is executed.
06:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:40:33 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:40:33 INFO  : 'configparams force-mem-access 0' command is executed.
06:40:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

06:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:40:33 INFO  : 'con' command is executed.
06:40:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:40:33 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
07:31:07 INFO  : Disconnected from the channel tcfchan#38.
20:49:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Data_Acq_1\vitis_sw\temp_xsdb_launch_script.tcl
20:49:39 INFO  : XSCT server has started successfully.
20:49:39 INFO  : Successfully done setting XSCT server connection channel  
20:49:39 INFO  : plnx-install-location is set to ''
20:49:39 INFO  : Successfully done setting workspace for the tool. 
20:49:47 INFO  : Platform repository initialization has completed.
20:49:48 INFO  : Registering command handlers for Vitis TCF services
20:49:52 INFO  : Successfully done query RDI_DATADIR 
20:50:48 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
20:51:14 INFO  : Hardware specification for platform project 'hw_platform' is updated.
20:51:26 INFO  : Result from executing command 'getProjects': hw_platform
20:51:26 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
20:51:32 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
20:51:42 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
20:56:07 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:56:07 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
20:56:08 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
20:56:08 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:56:28 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
20:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:34 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
20:56:34 INFO  : 'jtag frequency' command is executed.
20:56:34 INFO  : Context for 'APU' is selected.
20:56:34 INFO  : System reset is completed.
20:56:37 INFO  : 'after 3000' command is executed.
20:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
20:56:40 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
20:56:40 INFO  : Context for 'APU' is selected.
20:56:40 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
20:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:40 INFO  : Context for 'APU' is selected.
20:56:40 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
20:56:41 INFO  : 'ps7_init' command is executed.
20:56:41 INFO  : 'ps7_post_config' command is executed.
20:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:42 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:42 INFO  : 'con' command is executed.
20:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:56:42 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
21:21:53 INFO  : Disconnected from the channel tcfchan#2.
22:44:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Data_Acq_1\vitis_sw\temp_xsdb_launch_script.tcl
22:44:29 INFO  : XSCT server has started successfully.
22:44:29 INFO  : plnx-install-location is set to ''
22:44:29 INFO  : Successfully done setting XSCT server connection channel  
22:44:29 INFO  : Successfully done setting workspace for the tool. 
22:44:40 INFO  : Registering command handlers for Vitis TCF services
22:44:40 INFO  : Platform repository initialization has completed.
22:44:41 INFO  : Successfully done query RDI_DATADIR 
22:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:54 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
22:47:54 INFO  : 'jtag frequency' command is executed.
22:47:54 INFO  : Context for 'APU' is selected.
22:47:54 INFO  : System reset is completed.
22:47:57 INFO  : 'after 3000' command is executed.
22:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
22:48:01 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
22:48:01 INFO  : Context for 'APU' is selected.
22:48:02 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
22:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:02 INFO  : Context for 'APU' is selected.
22:48:02 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
22:48:03 INFO  : 'ps7_init' command is executed.
22:48:03 INFO  : 'ps7_post_config' command is executed.
22:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:04 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:04 INFO  : 'con' command is executed.
22:48:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:48:04 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
22:50:14 INFO  : Disconnected from the channel tcfchan#1.
22:50:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
22:50:15 INFO  : 'jtag frequency' command is executed.
22:50:15 INFO  : Context for 'APU' is selected.
22:50:15 INFO  : System reset is completed.
22:50:18 INFO  : 'after 3000' command is executed.
22:50:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
22:50:21 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
22:50:21 INFO  : Context for 'APU' is selected.
22:50:24 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
22:50:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:24 INFO  : Context for 'APU' is selected.
22:50:24 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
22:50:25 INFO  : 'ps7_init' command is executed.
22:50:25 INFO  : 'ps7_post_config' command is executed.
22:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:26 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:26 INFO  : 'con' command is executed.
22:50:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:26 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
22:54:39 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
22:54:49 INFO  : Disconnected from the channel tcfchan#2.
22:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:51 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
22:54:51 INFO  : 'jtag frequency' command is executed.
22:54:51 INFO  : Context for 'APU' is selected.
22:54:51 INFO  : System reset is completed.
22:54:54 INFO  : 'after 3000' command is executed.
22:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
22:54:56 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
22:54:56 INFO  : Context for 'APU' is selected.
22:55:00 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
22:55:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:00 INFO  : Context for 'APU' is selected.
22:55:00 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
22:55:00 INFO  : 'ps7_init' command is executed.
22:55:00 INFO  : 'ps7_post_config' command is executed.
22:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:01 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:01 INFO  : 'con' command is executed.
22:55:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:55:01 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
22:55:29 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
22:55:39 INFO  : Disconnected from the channel tcfchan#3.
22:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:41 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
22:55:41 INFO  : 'jtag frequency' command is executed.
22:55:41 INFO  : Context for 'APU' is selected.
22:55:41 INFO  : System reset is completed.
22:55:44 INFO  : 'after 3000' command is executed.
22:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
22:55:46 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
22:55:46 INFO  : Context for 'APU' is selected.
22:55:49 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
22:55:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:49 INFO  : Context for 'APU' is selected.
22:55:49 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
22:55:50 INFO  : 'ps7_init' command is executed.
22:55:50 INFO  : 'ps7_post_config' command is executed.
22:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:50 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:51 INFO  : 'con' command is executed.
22:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:55:51 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
22:56:29 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
22:56:36 INFO  : Disconnected from the channel tcfchan#4.
22:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
22:56:37 INFO  : 'jtag frequency' command is executed.
22:56:37 INFO  : Context for 'APU' is selected.
22:56:37 INFO  : System reset is completed.
22:56:40 INFO  : 'after 3000' command is executed.
22:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
22:56:43 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
22:56:43 INFO  : Context for 'APU' is selected.
22:56:46 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
22:56:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:46 INFO  : Context for 'APU' is selected.
22:56:46 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
22:56:46 INFO  : 'ps7_init' command is executed.
22:56:46 INFO  : 'ps7_post_config' command is executed.
22:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:47 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:47 INFO  : 'con' command is executed.
22:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:56:47 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
22:57:33 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
22:57:38 INFO  : Disconnected from the channel tcfchan#5.
22:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:39 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
22:57:39 INFO  : 'jtag frequency' command is executed.
22:57:39 INFO  : Context for 'APU' is selected.
22:57:39 INFO  : System reset is completed.
22:57:43 INFO  : 'after 3000' command is executed.
22:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
22:57:45 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
22:57:45 INFO  : Context for 'APU' is selected.
22:57:48 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
22:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:48 INFO  : Context for 'APU' is selected.
22:57:48 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
22:57:49 INFO  : 'ps7_init' command is executed.
22:57:49 INFO  : 'ps7_post_config' command is executed.
22:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:49 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:50 INFO  : 'con' command is executed.
22:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:57:50 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
23:14:25 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
23:14:30 INFO  : Successfully done sdx_reload_mss "D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss"
23:14:30 INFO  : No changes in MSS file content so sources will not be generated.
23:31:53 INFO  : Result from executing command 'getProjects': hw_platform
23:31:53 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
23:31:53 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
23:32:35 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
23:42:29 INFO  : Hardware specification for platform project 'hw_platform' is updated.
23:42:40 INFO  : Result from executing command 'getProjects': hw_platform
23:42:40 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
23:43:00 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
23:44:02 INFO  : Disconnected from the channel tcfchan#6.
23:44:03 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:44:03 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
23:44:03 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
23:44:03 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:44:11 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
23:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:12 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
23:44:12 INFO  : 'jtag frequency' command is executed.
23:44:12 INFO  : Context for 'APU' is selected.
23:44:12 INFO  : System reset is completed.
23:44:15 INFO  : 'after 3000' command is executed.
23:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
23:44:17 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
23:44:17 INFO  : Context for 'APU' is selected.
23:44:18 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
23:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:18 INFO  : Context for 'APU' is selected.
23:44:18 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
23:44:18 INFO  : 'ps7_init' command is executed.
23:44:18 INFO  : 'ps7_post_config' command is executed.
23:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:19 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:19 INFO  : 'con' command is executed.
23:44:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:44:19 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:08:37 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:13:43 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:13:56 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:31:14 INFO  : Hardware specification for platform project 'hw_platform' is updated.
00:32:31 INFO  : Result from executing command 'getProjects': hw_platform
00:32:31 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
00:35:40 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:35:43 INFO  : Updating application flags with new BSP settings...
00:35:43 INFO  : Successfully updated application flags for project Data_Acq_App.
00:36:07 INFO  : Disconnected from the channel tcfchan#9.
00:36:08 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:36:08 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
00:36:08 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
00:36:08 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:36:16 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
00:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:17 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:36:17 INFO  : 'jtag frequency' command is executed.
00:36:17 INFO  : Context for 'APU' is selected.
00:36:17 INFO  : System reset is completed.
00:36:20 INFO  : 'after 3000' command is executed.
00:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
00:36:23 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
00:36:23 INFO  : Context for 'APU' is selected.
00:36:23 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
00:36:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:23 INFO  : Context for 'APU' is selected.
00:36:23 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
00:36:24 INFO  : 'ps7_init' command is executed.
00:36:24 INFO  : 'ps7_post_config' command is executed.
00:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:25 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:25 INFO  : 'con' command is executed.
00:36:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:36:25 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:37:52 INFO  : Disconnected from the channel tcfchan#11.
00:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:53 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:37:53 INFO  : 'jtag frequency' command is executed.
00:37:53 INFO  : Context for 'APU' is selected.
00:37:53 INFO  : System reset is completed.
00:37:56 INFO  : 'after 3000' command is executed.
00:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
00:37:59 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
00:37:59 INFO  : Context for 'APU' is selected.
00:37:59 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
00:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:59 INFO  : Context for 'APU' is selected.
00:37:59 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
00:38:00 INFO  : 'ps7_init' command is executed.
00:38:00 INFO  : 'ps7_post_config' command is executed.
00:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:00 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:00 INFO  : 'con' command is executed.
00:38:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:38:00 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:40:20 INFO  : Result from executing command 'getProjects': hw_platform
00:40:20 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
00:40:29 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:40:36 INFO  : Disconnected from the channel tcfchan#12.
00:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:38 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:40:38 INFO  : 'jtag frequency' command is executed.
00:40:38 INFO  : Context for 'APU' is selected.
00:40:38 INFO  : System reset is completed.
00:40:41 INFO  : 'after 3000' command is executed.
00:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
00:40:43 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
00:40:43 INFO  : Context for 'APU' is selected.
00:40:43 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
00:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:43 INFO  : Context for 'APU' is selected.
00:40:43 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
00:40:44 INFO  : 'ps7_init' command is executed.
00:40:44 INFO  : 'ps7_post_config' command is executed.
00:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:45 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:45 INFO  : 'con' command is executed.
00:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:40:45 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:43:12 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:43:17 INFO  : Disconnected from the channel tcfchan#14.
00:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:19 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:43:19 INFO  : 'jtag frequency' command is executed.
00:43:19 INFO  : Context for 'APU' is selected.
00:43:19 INFO  : System reset is completed.
00:43:22 INFO  : 'after 3000' command is executed.
00:43:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
00:43:24 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
00:43:24 INFO  : Context for 'APU' is selected.
00:43:24 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
00:43:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:24 INFO  : Context for 'APU' is selected.
00:43:24 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
00:43:25 INFO  : 'ps7_init' command is executed.
00:43:25 INFO  : 'ps7_post_config' command is executed.
00:43:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:26 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:26 INFO  : 'con' command is executed.
00:43:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:43:26 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:44:23 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:44:29 INFO  : Disconnected from the channel tcfchan#15.
00:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:31 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:44:31 INFO  : 'jtag frequency' command is executed.
00:44:31 INFO  : Context for 'APU' is selected.
00:44:31 INFO  : System reset is completed.
00:44:34 INFO  : 'after 3000' command is executed.
00:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
00:44:36 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
00:44:36 INFO  : Context for 'APU' is selected.
00:44:36 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
00:44:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:37 INFO  : Context for 'APU' is selected.
00:44:37 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
00:44:37 INFO  : 'ps7_init' command is executed.
00:44:37 INFO  : 'ps7_post_config' command is executed.
00:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:38 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:38 INFO  : 'con' command is executed.
00:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:44:38 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:45:21 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:45:26 INFO  : Disconnected from the channel tcfchan#16.
00:45:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:28 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:45:28 INFO  : 'jtag frequency' command is executed.
00:45:28 INFO  : Context for 'APU' is selected.
00:45:28 INFO  : System reset is completed.
00:45:31 INFO  : 'after 3000' command is executed.
00:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
00:45:33 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
00:45:33 INFO  : Context for 'APU' is selected.
00:45:33 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
00:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:33 INFO  : Context for 'APU' is selected.
00:45:33 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
00:45:34 INFO  : 'ps7_init' command is executed.
00:45:34 INFO  : 'ps7_post_config' command is executed.
00:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:35 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:35 INFO  : 'con' command is executed.
00:45:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:45:35 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:47:23 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:47:29 INFO  : Disconnected from the channel tcfchan#17.
00:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:30 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:47:30 INFO  : 'jtag frequency' command is executed.
00:47:30 INFO  : Context for 'APU' is selected.
00:47:30 INFO  : System reset is completed.
00:47:33 INFO  : 'after 3000' command is executed.
00:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
00:47:36 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
00:47:36 INFO  : Context for 'APU' is selected.
00:47:36 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
00:47:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:36 INFO  : Context for 'APU' is selected.
00:47:36 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
00:47:37 INFO  : 'ps7_init' command is executed.
00:47:37 INFO  : 'ps7_post_config' command is executed.
00:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:38 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:38 INFO  : 'con' command is executed.
00:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:47:38 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:49:09 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:49:14 INFO  : Disconnected from the channel tcfchan#18.
00:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:49:15 INFO  : 'jtag frequency' command is executed.
00:49:15 INFO  : Context for 'APU' is selected.
00:49:15 INFO  : System reset is completed.
00:49:18 INFO  : 'after 3000' command is executed.
00:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
00:49:21 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
00:49:21 INFO  : Context for 'APU' is selected.
00:49:21 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
00:49:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:21 INFO  : Context for 'APU' is selected.
00:49:21 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
00:49:21 INFO  : 'ps7_init' command is executed.
00:49:21 INFO  : 'ps7_post_config' command is executed.
00:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:22 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:22 INFO  : 'con' command is executed.
00:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:49:22 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:55:09 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:55:15 INFO  : Disconnected from the channel tcfchan#19.
00:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:17 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:55:17 INFO  : 'jtag frequency' command is executed.
00:55:17 INFO  : Context for 'APU' is selected.
00:55:17 INFO  : System reset is completed.
00:55:20 INFO  : 'after 3000' command is executed.
00:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
00:55:22 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
00:55:22 INFO  : Context for 'APU' is selected.
00:55:22 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
00:55:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:22 INFO  : Context for 'APU' is selected.
00:55:22 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
00:55:23 INFO  : 'ps7_init' command is executed.
00:55:23 INFO  : 'ps7_post_config' command is executed.
00:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:23 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:24 INFO  : 'con' command is executed.
00:55:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:55:24 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:56:48 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:56:56 INFO  : Disconnected from the channel tcfchan#20.
00:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:57 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:56:57 INFO  : 'jtag frequency' command is executed.
00:56:57 INFO  : Context for 'APU' is selected.
00:56:57 INFO  : System reset is completed.
00:57:00 INFO  : 'after 3000' command is executed.
00:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
00:57:03 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
00:57:03 INFO  : Context for 'APU' is selected.
00:57:03 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
00:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:03 INFO  : Context for 'APU' is selected.
00:57:03 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
00:57:04 INFO  : 'ps7_init' command is executed.
00:57:04 INFO  : 'ps7_post_config' command is executed.
00:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:04 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:04 INFO  : 'con' command is executed.
00:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:57:04 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
00:59:05 INFO  : Hardware specification for platform project 'hw_platform' is updated.
00:59:21 INFO  : Result from executing command 'getProjects': hw_platform
00:59:21 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
00:59:39 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:59:44 INFO  : Disconnected from the channel tcfchan#21.
00:59:45 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:59:45 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
00:59:45 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
00:59:45 INFO  : The file 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:59:53 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Data_Acq_1\vitis_sw\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
00:59:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:54 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
00:59:54 INFO  : 'jtag frequency' command is executed.
00:59:54 INFO  : Context for 'APU' is selected.
00:59:54 INFO  : System reset is completed.
00:59:57 INFO  : 'after 3000' command is executed.
00:59:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:00:00 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:00:00 INFO  : Context for 'APU' is selected.
01:00:00 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:00:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:00 INFO  : Context for 'APU' is selected.
01:00:00 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:00:00 INFO  : 'ps7_init' command is executed.
01:00:00 INFO  : 'ps7_post_config' command is executed.
01:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:01 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:01 INFO  : 'con' command is executed.
01:00:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:00:01 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
01:00:50 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:00:55 INFO  : Disconnected from the channel tcfchan#23.
01:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:00:56 INFO  : 'jtag frequency' command is executed.
01:00:56 INFO  : Context for 'APU' is selected.
01:00:56 INFO  : System reset is completed.
01:00:59 INFO  : 'after 3000' command is executed.
01:01:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:01:02 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:01:02 INFO  : Context for 'APU' is selected.
01:01:02 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:01:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:02 INFO  : Context for 'APU' is selected.
01:01:02 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:01:02 INFO  : 'ps7_init' command is executed.
01:01:02 INFO  : 'ps7_post_config' command is executed.
01:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:03 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:01:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:03 INFO  : 'con' command is executed.
01:01:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:01:03 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
01:02:33 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:02:53 INFO  : Disconnected from the channel tcfchan#24.
01:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:54 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:02:54 INFO  : 'jtag frequency' command is executed.
01:02:54 INFO  : Context for 'APU' is selected.
01:02:54 INFO  : System reset is completed.
01:02:57 INFO  : 'after 3000' command is executed.
01:02:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:03:00 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:03:00 INFO  : Context for 'APU' is selected.
01:03:00 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:03:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:00 INFO  : Context for 'APU' is selected.
01:03:00 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:03:01 INFO  : 'ps7_init' command is executed.
01:03:01 INFO  : 'ps7_post_config' command is executed.
01:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:01 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:02 INFO  : 'con' command is executed.
01:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:03:02 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
01:03:45 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:03:51 INFO  : Disconnected from the channel tcfchan#25.
01:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:52 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:03:52 INFO  : 'jtag frequency' command is executed.
01:03:52 INFO  : Context for 'APU' is selected.
01:03:52 INFO  : System reset is completed.
01:03:55 INFO  : 'after 3000' command is executed.
01:03:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:03:58 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:03:58 INFO  : Context for 'APU' is selected.
01:03:58 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:03:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:58 INFO  : Context for 'APU' is selected.
01:03:58 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:03:59 INFO  : 'ps7_init' command is executed.
01:03:59 INFO  : 'ps7_post_config' command is executed.
01:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:59 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:59 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:00 INFO  : 'con' command is executed.
01:04:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:04:00 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
01:04:27 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:04:32 INFO  : Disconnected from the channel tcfchan#26.
01:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:33 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:04:33 INFO  : 'jtag frequency' command is executed.
01:04:34 INFO  : Context for 'APU' is selected.
01:04:34 INFO  : System reset is completed.
01:04:37 INFO  : 'after 3000' command is executed.
01:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:04:39 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:04:39 INFO  : Context for 'APU' is selected.
01:04:39 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:04:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:39 INFO  : Context for 'APU' is selected.
01:04:39 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:04:40 INFO  : 'ps7_init' command is executed.
01:04:40 INFO  : 'ps7_post_config' command is executed.
01:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:40 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:40 INFO  : 'con' command is executed.
01:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:04:40 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
01:05:31 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
01:05:36 INFO  : Disconnected from the channel tcfchan#27.
01:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
01:05:37 INFO  : 'jtag frequency' command is executed.
01:05:37 INFO  : Context for 'APU' is selected.
01:05:37 INFO  : System reset is completed.
01:05:40 INFO  : 'after 3000' command is executed.
01:05:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
01:05:43 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
01:05:43 INFO  : Context for 'APU' is selected.
01:05:43 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
01:05:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:43 INFO  : Context for 'APU' is selected.
01:05:43 INFO  : Sourcing of 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
01:05:43 INFO  : 'ps7_init' command is executed.
01:05:43 INFO  : 'ps7_post_config' command is executed.
01:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:44 INFO  : The application 'D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Data_Acq_1/vitis_sw/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:44 INFO  : 'con' command is executed.
01:05:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:05:44 INFO  : Launch script is exported to file 'D:\Data_Acq\Data_Acq_1\vitis_sw\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:01:25 INFO  : Hardware specification for platform project 'hw_platform' is updated.
02:01:42 INFO  : Result from executing command 'getProjects': hw_platform
02:01:42 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Data_Acq_1/vitis_sw/hw_platform/export/hw_platform/hw_platform.xpfm
02:02:01 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:02:13 INFO  : Disconnected from the channel tcfchan#28.
02:06:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Vitis_proj\temp_xsdb_launch_script.tcl
02:06:51 INFO  : XSCT server has started successfully.
02:06:51 INFO  : plnx-install-location is set to ''
02:06:51 INFO  : Successfully done setting XSCT server connection channel  
02:06:51 INFO  : Successfully done setting workspace for the tool. 
02:06:57 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


02:06:57 INFO  : Platform repository initialization has completed.
02:06:58 INFO  : Successfully done query RDI_DATADIR 
02:06:58 INFO  : Registering command handlers for Vitis TCF services
02:07:08 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:07:08 ERROR : Failed to get platform details for the project 'Data_Acq_App'. Cannot sync application flags.
02:07:47 INFO  : Hardware specification for platform project 'hw_platform' is updated.
02:07:58 INFO  : Result from executing command 'getProjects': hw_platform
02:07:58 INFO  : Result from executing command 'getPlatforms': 
02:08:11 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
02:08:29 INFO  : The hardware specfication used by project 'Data_Acq_App' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:08:29 INFO  : The file 'D:\Data_Acq\Vitis_proj\Data_Acq_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
02:08:29 INFO  : The updated bitstream files are copied from platform to folder 'D:\Data_Acq\Vitis_proj\Data_Acq_App\_ide\bitstream' in project 'Data_Acq_App'.
02:08:29 INFO  : The file 'D:\Data_Acq\Vitis_proj\Data_Acq_App\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:08:38 INFO  : The updated ps init files are copied from platform to folder 'D:\Data_Acq\Vitis_proj\Data_Acq_App\_ide\psinit' in project 'Data_Acq_App'.
02:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:42 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
02:08:42 INFO  : 'jtag frequency' command is executed.
02:08:42 INFO  : Context for 'APU' is selected.
02:08:42 INFO  : System reset is completed.
02:08:45 INFO  : 'after 3000' command is executed.
02:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
02:08:47 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
02:08:47 INFO  : Context for 'APU' is selected.
02:08:48 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
02:08:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:48 INFO  : Context for 'APU' is selected.
02:08:48 INFO  : Sourcing of 'D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
02:08:48 INFO  : 'ps7_init' command is executed.
02:08:48 INFO  : 'ps7_post_config' command is executed.
02:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:49 INFO  : The application 'D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:49 INFO  : 'con' command is executed.
02:08:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:08:49 INFO  : Launch script is exported to file 'D:\Data_Acq\Vitis_proj\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
02:59:57 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:00:10 INFO  : Disconnected from the channel tcfchan#2.
03:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:12 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:00:12 INFO  : 'jtag frequency' command is executed.
03:00:12 INFO  : Context for 'APU' is selected.
03:00:12 INFO  : System reset is completed.
03:00:15 INFO  : 'after 3000' command is executed.
03:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:00:17 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:00:18 INFO  : Context for 'APU' is selected.
03:00:18 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:00:18 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:18 INFO  : Context for 'APU' is selected.
03:00:18 INFO  : Sourcing of 'D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:00:18 INFO  : 'ps7_init' command is executed.
03:00:18 INFO  : 'ps7_post_config' command is executed.
03:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:19 INFO  : The application 'D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:19 INFO  : 'con' command is executed.
03:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:00:19 INFO  : Launch script is exported to file 'D:\Data_Acq\Vitis_proj\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:02:32 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:02:42 INFO  : Disconnected from the channel tcfchan#3.
03:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:43 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:02:43 INFO  : 'jtag frequency' command is executed.
03:02:43 INFO  : Context for 'APU' is selected.
03:02:43 INFO  : System reset is completed.
03:02:46 INFO  : 'after 3000' command is executed.
03:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:02:49 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:02:49 INFO  : Context for 'APU' is selected.
03:02:49 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
03:02:49 INFO  : Context for 'APU' is selected.
03:02:49 INFO  : Sourcing of 'D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:02:49 INFO  : 'ps7_init' command is executed.
03:02:49 INFO  : 'ps7_post_config' command is executed.
03:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:50 INFO  : The application 'D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:02:50 INFO  : 'configparams force-mem-access 0' command is executed.
03:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:50 INFO  : 'con' command is executed.
03:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:02:50 INFO  : Launch script is exported to file 'D:\Data_Acq\Vitis_proj\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:03:28 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:33:40 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:36:01 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:38:35 INFO  : Result from executing command 'getProjects': hw_platform
03:38:35 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw_platform.xpfm
03:39:00 ERROR : Failed to openhw "D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

03:40:21 INFO  : Result from executing command 'getProjects': hw_platform
03:40:21 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw_platform.xpfm
03:40:21 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:41:11 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:41:29 INFO  : Disconnected from the channel tcfchan#4.
03:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:41:31 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:41:31 INFO  : 'jtag frequency' command is executed.
03:41:31 INFO  : Context for 'APU' is selected.
03:41:31 INFO  : System reset is completed.
03:41:34 INFO  : 'after 3000' command is executed.
03:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:41:36 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:41:37 INFO  : Context for 'APU' is selected.
03:41:37 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
03:41:37 INFO  : Context for 'APU' is selected.
03:41:37 INFO  : Sourcing of 'D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:41:38 INFO  : 'ps7_init' command is executed.
03:41:38 INFO  : 'ps7_post_config' command is executed.
03:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:41:38 INFO  : The application 'D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
03:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:41:39 INFO  : 'con' command is executed.
03:41:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:41:39 INFO  : Launch script is exported to file 'D:\Data_Acq\Vitis_proj\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:46:54 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
03:46:59 INFO  : Disconnected from the channel tcfchan#9.
03:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:47:00 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:47:00 INFO  : 'jtag frequency' command is executed.
03:47:00 INFO  : Context for 'APU' is selected.
03:47:01 INFO  : System reset is completed.
03:47:04 INFO  : 'after 3000' command is executed.
03:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:47:06 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:47:06 INFO  : Context for 'APU' is selected.
03:47:06 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:47:06 INFO  : 'configparams force-mem-access 1' command is executed.
03:47:06 INFO  : Context for 'APU' is selected.
03:47:06 INFO  : Sourcing of 'D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:47:07 INFO  : 'ps7_init' command is executed.
03:47:07 INFO  : 'ps7_post_config' command is executed.
03:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:07 INFO  : The application 'D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:47:07 INFO  : 'configparams force-mem-access 0' command is executed.
03:47:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:08 INFO  : 'con' command is executed.
03:47:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:47:08 INFO  : Launch script is exported to file 'D:\Data_Acq\Vitis_proj\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:48:29 INFO  : Disconnected from the channel tcfchan#10.
03:49:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Vitis_proj\temp_xsdb_launch_script.tcl
03:49:54 INFO  : XSCT server has started successfully.
03:49:54 INFO  : Successfully done setting XSCT server connection channel  
03:49:54 INFO  : plnx-install-location is set to ''
03:49:54 INFO  : Successfully done setting workspace for the tool. 
03:50:02 INFO  : Platform repository initialization has completed.
03:50:03 INFO  : Registering command handlers for Vitis TCF services
03:50:03 INFO  : Successfully done query RDI_DATADIR 
03:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:51:04 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
03:51:04 INFO  : 'jtag frequency' command is executed.
03:51:04 INFO  : Context for 'APU' is selected.
03:51:04 INFO  : System reset is completed.
03:51:07 INFO  : 'after 3000' command is executed.
03:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
03:51:10 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
03:51:10 INFO  : Context for 'APU' is selected.
03:51:10 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
03:51:10 INFO  : 'configparams force-mem-access 1' command is executed.
03:51:10 INFO  : Context for 'APU' is selected.
03:51:10 INFO  : Sourcing of 'D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
03:51:11 INFO  : 'ps7_init' command is executed.
03:51:11 INFO  : 'ps7_post_config' command is executed.
03:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:11 INFO  : The application 'D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:51:11 INFO  : 'configparams force-mem-access 0' command is executed.
03:51:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

03:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:12 INFO  : 'con' command is executed.
03:51:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:51:12 INFO  : Launch script is exported to file 'D:\Data_Acq\Vitis_proj\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
03:51:56 ERROR : Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
03:51:56 ERROR : Failed to read bootgen model for 'Data_Acq_App'.
java.lang.RuntimeException: Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.handleResult(XsdbCommandUtils.java:387)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.generateBifFile(SDXBootGenModelInitailizer.java:130)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.lambda$0(SDXBootGenModelInitailizer.java:84)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
03:53:43 ERROR : Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
03:53:43 ERROR : Failed to read bootgen model for 'Data_Acq_App'.
java.lang.RuntimeException: Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.handleResult(XsdbCommandUtils.java:387)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.generateBifFile(SDXBootGenModelInitailizer.java:130)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.lambda$0(SDXBootGenModelInitailizer.java:84)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
03:56:15 ERROR : Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
03:56:15 ERROR : Failed to read bootgen model for 'Data_Acq_App'.
java.lang.RuntimeException: Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.handleResult(XsdbCommandUtils.java:387)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.generateBifFile(SDXBootGenModelInitailizer.java:130)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.lambda$0(SDXBootGenModelInitailizer.java:84)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
04:05:04 INFO  : Disconnected from the channel tcfchan#1.
04:07:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Vitis_proj\temp_xsdb_launch_script.tcl
04:07:22 INFO  : XSCT server has started successfully.
04:07:22 INFO  : plnx-install-location is set to ''
04:07:22 INFO  : Successfully done setting XSCT server connection channel  
04:07:22 INFO  : Successfully done setting workspace for the tool. 
04:07:27 INFO  : Platform repository initialization has completed.
04:07:28 INFO  : Successfully done query RDI_DATADIR 
04:07:28 INFO  : Registering command handlers for Vitis TCF services
04:07:36 ERROR : Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
04:07:36 ERROR : Failed to read bootgen model for 'Data_Acq_App'.
java.lang.RuntimeException: Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.handleResult(XsdbCommandUtils.java:387)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.generateBifFile(SDXBootGenModelInitailizer.java:130)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.lambda$0(SDXBootGenModelInitailizer.java:84)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
04:14:15 ERROR : Failed to generate template bif file for Data_Acq_App_system
Reason: xpfm path is not valid
04:14:15 ERROR : Failed to read bootgen model for 'Data_Acq_App_system'.
java.lang.RuntimeException: Failed to generate template bif file for Data_Acq_App_system
Reason: xpfm path is not valid
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.handleResult(XsdbCommandUtils.java:387)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.generateBifFile(SDXBootGenModelInitailizer.java:130)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.lambda$0(SDXBootGenModelInitailizer.java:84)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
04:19:44 ERROR : Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
04:19:44 ERROR : Failed to read bootgen model for 'Data_Acq_App'.
java.lang.RuntimeException: Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.handleResult(XsdbCommandUtils.java:387)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.generateBifFile(SDXBootGenModelInitailizer.java:130)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.lambda$0(SDXBootGenModelInitailizer.java:84)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
04:23:06 INFO  : Result from executing command 'getProjects': hw_platform
04:23:06 INFO  : Result from executing command 'getPlatforms': hw_platform|D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw_platform.xpfm
04:23:06 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
04:23:15 ERROR : Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
04:23:15 ERROR : Failed to read bootgen model for 'Data_Acq_App'.
java.lang.RuntimeException: Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.handleResult(XsdbCommandUtils.java:387)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.generateBifFile(SDXBootGenModelInitailizer.java:130)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.lambda$0(SDXBootGenModelInitailizer.java:84)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
04:26:17 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bootimage/BOOT.bin
04:26:17 INFO  : Creating new bif file D:\Data_Acq\Vitis_proj\Data_Acq_App\_ide\bootimage\output.bif
04:26:19 INFO  : Bootgen command execution is done.
04:26:32 ERROR : Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
04:26:32 ERROR : Failed to read bootgen model for 'Data_Acq_App'.
java.lang.RuntimeException: Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.handleResult(XsdbCommandUtils.java:387)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.generateBifFile(SDXBootGenModelInitailizer.java:130)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.lambda$0(SDXBootGenModelInitailizer.java:84)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
04:31:18 INFO  : Invoking Bootgen: bootgen -image hw_platform.bif -arch zynq -o D:\Data_Acq\Vitis_proj\Data_Acq_App\_ide\bootimage\BOOT.bin
04:31:18 INFO  : Overwriting existing bif file D:\Data_Acq\Vitis_proj\hw_platform\export\hw_platform\sw\hw_platform\boot\hw_platform.bif
04:31:20 INFO  : Bootgen command execution is done.
23:28:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Data_Acq\Vitis_proj\temp_xsdb_launch_script.tcl
23:28:08 INFO  : XSCT server has started successfully.
23:28:08 INFO  : plnx-install-location is set to ''
23:28:08 INFO  : Successfully done setting XSCT server connection channel  
23:28:08 INFO  : Successfully done setting workspace for the tool. 
23:28:15 INFO  : Platform repository initialization has completed.
23:28:15 INFO  : Registering command handlers for Vitis TCF services
23:28:21 INFO  : Successfully done query RDI_DATADIR 
23:29:07 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
23:32:35 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
23:33:13 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
23:35:14 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
23:36:51 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
23:37:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:37:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:16 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
23:38:16 INFO  : 'jtag frequency' command is executed.
23:38:16 INFO  : Context for 'APU' is selected.
23:38:16 INFO  : System reset is completed.
23:38:19 INFO  : 'after 3000' command is executed.
23:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
23:38:22 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
23:38:22 INFO  : Context for 'APU' is selected.
23:38:22 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
23:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:22 INFO  : Context for 'APU' is selected.
23:38:22 INFO  : Sourcing of 'D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
23:38:23 INFO  : 'ps7_init' command is executed.
23:38:23 INFO  : 'ps7_post_config' command is executed.
23:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:24 INFO  : The application 'D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:24 INFO  : Disconnected from the channel tcfchan#1.
23:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:24 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
23:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:25 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
23:38:25 INFO  : 'jtag frequency' command is executed.
23:38:26 INFO  : Context for 'APU' is selected.
23:38:26 INFO  : System reset is completed.
23:38:29 INFO  : 'after 3000' command is executed.
23:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
23:38:31 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
23:38:31 INFO  : Context for 'APU' is selected.
23:38:34 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
23:38:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:34 INFO  : Context for 'APU' is selected.
23:38:34 INFO  : Sourcing of 'D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
23:38:35 INFO  : 'ps7_init' command is executed.
23:38:35 INFO  : 'ps7_post_config' command is executed.
23:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:35 ERROR : AP transaction timeout
23:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf
----------------End of Script----------------

23:38:35 ERROR : AP transaction timeout
23:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:02 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
23:39:02 INFO  : 'jtag frequency' command is executed.
23:39:02 INFO  : Context for 'APU' is selected.
23:39:02 INFO  : System reset is completed.
23:39:05 INFO  : 'after 3000' command is executed.
23:39:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
23:39:07 INFO  : FPGA configured successfully with bitstream "D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit"
23:39:07 INFO  : Context for 'APU' is selected.
23:39:07 INFO  : Hardware design and registers information is loaded from 'D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa'.
23:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:08 INFO  : Context for 'APU' is selected.
23:39:08 INFO  : Sourcing of 'D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl' is done.
23:39:08 INFO  : 'ps7_init' command is executed.
23:39:08 INFO  : 'ps7_post_config' command is executed.
23:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:09 INFO  : The application 'D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Data_Acq/Vitis_proj/hw_platform/export/hw_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Data_Acq/Vitis_proj/Data_Acq_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Data_Acq/Vitis_proj/Data_Acq_App/Debug/Data_Acq_App.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:09 INFO  : 'con' command is executed.
23:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:39:09 INFO  : Launch script is exported to file 'D:\Data_Acq\Vitis_proj\.sdk\launch_scripts\single_application_debug\debugger_data_acq_app-default.tcl'
23:40:17 ERROR : Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
23:40:17 ERROR : Failed to read bootgen model for 'Data_Acq_App'.
java.lang.RuntimeException: Failed to generate template bif file for Data_Acq_App
Reason: xpfm path is not valid
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.handleResult(XsdbCommandUtils.java:387)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.generateBifFile(SDXBootGenModelInitailizer.java:130)
	at com.xilinx.sdx.system.debug.tools.SDXBootGenModelInitailizer.lambda$0(SDXBootGenModelInitailizer.java:84)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
23:41:35 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:33:52 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:36:28 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:39:27 INFO  : Checking for BSP changes to sync application flags for project 'Data_Acq_App'...
00:39:56 INFO  : Disconnected from the channel tcfchan#2.
