# Phase-3 Questions
(Questions based advanced circuits with Opamps and Comparators, Power Converters and others linked to functionality)

------
## 1. (10th August 2025) Find the output voltage $V_{out}$ for the circuit given below:
![PHOTO-2025-08-11-00-02-30](https://github.com/user-attachments/assets/ddb8f0a5-e7e7-449e-805d-15d3fa1195ec)
Consider the opamps to be ideal.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 2. (11th August 2025) Find the maximum and minimum output voltage for the circuit given below:
![PHOTO-2025-08-12-00-45-36](https://github.com/user-attachments/assets/0501d100-d3f0-4fb2-9973-05e71b664e8e)
Consider the opamp to be ideal, conduction drop of the diodes $D_1$ and $D_2$ to be zero and reverse breakdown voltage of the zener diode is $5V$.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 3. (12th August 2025) Find the upper $-3dB$ cutoff frequency for the circuit given below:
![PHOTO-2025-08-13-00-28-05](https://github.com/user-attachments/assets/72dd6494-6851-4d60-b275-b54e53373ae4)
Consider the opamp to be ideal and then lower $-3dB$ cutoff freuency is $1MHz$.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 4. (13th August 2025) Find the change in output voltage when the input is changed from $1110$ to $1101$ for the 4-bit weighted register DAC (Digital to Analog Converter) circuit given below:
![PHOTO-2025-08-14-00-55-48](https://github.com/user-attachments/assets/943791c8-b844-47f1-a0a0-1a8f2eb8f38c)
Consider the DAC is designed with ideal opamp with inputs $(b_3 b_2 b_1 b_0)$. The switches are closed when the corresponding bit is logical high.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 5. (14th August 2025) Plot the voltages $V_{01}$ and $V_{02}$ as a function of time for the circuit given below:
![PHOTO-2025-08-15-01-07-48](https://github.com/user-attachments/assets/8dab9136-3426-4eb7-90ff-dbdd0f30da90)
Consider $V_{in}$ is a traiangular wave with peak voltages $\pm 2V$ and time period of $8\mu s$. Also consider the opamps are deal and inductor current is zero initially.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 6. (15th August 2025) Find the value of $R_1$ and the corresponding frequency of oscillation for the circuit given below had sustained oscillations:
![PHOTO-2025-08-15-21-38-54](https://github.com/user-attachments/assets/4b4ab05a-6fe8-4914-adc9-bbad6cebdab5)
Consider the opamp to be ideal.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 7. (16th August 2025) Find the voltage gain $\frac{V_{out}}{V_{in}}$ for the circuit shown below:
![PHOTO-2025-08-17-02-50-56 2](https://github.com/user-attachments/assets/0ac5d04f-56be-4d01-95c4-20347af643e1)
Consider the opamp to be ideal.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 8. (17th August 2025) Find turn ratio of the transformer to get the average load voltage of $\frac{2.5}{\pi}$.
![PHOTO-2025-08-18-01-03-29](https://github.com/user-attachments/assets/188aeccd-89b9-45ca-b580-9b5045e5505b)
Consider the transformer be an ideal step down center tap transformer. 

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 9. (18th August 2025) Find the voltage gain of the circuit given below:
![PHOTO-2025-08-18-23-36-45](https://github.com/user-attachments/assets/131ae390-09e7-4f21-819d-79e0f6c0683c)
Consider the opamps to be ideal.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 10. (19th August 2025) Find the voltage swing of the capacitor "C" in the circuit given below:
![PHOTO-2025-08-20-00-42-29](https://github.com/user-attachments/assets/b2a017c7-01c2-49ad-a34e-80aebbb2a054)
Consider the diodes to be ideal with zero cut-in voltage and the opamps are ideal

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 11. (20th August 2025) Find the output voltage of the circuit given below:
![PHOTO-2025-08-22-00-31-35](https://github.com/user-attachments/assets/98b4eb77-c06e-4e60-a936-9e59b3ee06c1)
Consider the opamps to be ideal and $R=1k\Omega$.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 12. (21st August 2025) Find the current gain $\frac{I_{out}}{I_{in}}$ of the current amplifier circuit given below:
![PHOTO-2025-08-22-00-32-43](https://github.com/user-attachments/assets/b358b0a9-36bf-4852-a7a3-88c260b7c48b)
Consider the opamp to be ideal.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 13. (22nd August 2025) Find the steady state output of the voltage of the circuit given below:
![PHOTO-2025-08-23-10-44-07](https://github.com/user-attachments/assets/9026e79f-f02d-4f41-ab63-ca7798a51aab)
Consider the opamp to be ideal.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 14. (23rd August 2025) Find the output voltage of the circuit given below:
![PHOTO-2025-08-24-11-35-21](https://github.com/user-attachments/assets/f1caff1b-e21d-4904-a6c2-844591090298)
Consider the opamp to be ideal.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 15. (24th August 2025) Find the voltage gain of the circuit shown below at the input frequency of 15kHz.
![PHOTO-2025-08-25-00-32-32](https://github.com/user-attachments/assets/5dae649b-fb14-43bc-84f7-ae7c84146607)
Consider the opamp the be real (non-deal) having opean loop voltage gain $A_0 = 10^5 V/V$ and open loop cutoff frequency $f_c = 8Hz$.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 16. (25th August 2025) Find the output voltage for an input of 25mV in the circuit given below:
![PHOTO-2025-09-01-00-08-01](https://github.com/user-attachments/assets/256b6ad7-1a7b-43ab-8d4c-f7093034879b)
Consider the opamp has a finite open loop voltage gain of 100. Its input offset voltage is $+5mV$ modelled in the circuit as an input source. Otherwise the amplifier can be considered to be ideal.

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 17. (26th August 2025) Find the value of $\frac{V_x}{I_x}$.
![PHOTO-2025-09-09-01-59-58](https://github.com/user-attachments/assets/c9578311-cb3f-445a-8a62-a02d391a1ef2)
Consider the opamp to be ideal.
## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 18. (27th August 2025) Find the va

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 19. (28th August 2025) Find the va

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 20. (29th August 2025) Find the va

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 21. (30th August 2025) Find the va

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 22. (31st August 2025) Find the va

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 23. (1st September 2025) Find the va

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 24. (2nd September 2025) Find the va

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

## 25. (3rd September 2025) Find the va

## Solution:


## Simulation: [click here](/phase-3/q1/)
- Circuit Diagram
- Ouput Waveforms

------
