
Efinity Interface Designer Timing Report
Version: 2024.1.163
Date: 2025-04-05 23:12

Copyright (C) 2013 - 2024 Efinix Inc. All rights reserved.

Device: T20Q144
Project: Lab5
Timing Model: C4 (final)

---------- 1. PLL Timing Report (begin) ----------

+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+
| PLL Instance | Resource | Reference Clock | Core Clock Reference Pin | FB Mode  | Core Feedback Pin | PLL Compensation Delay Max (ns) | PLL Compensation Delay Min (ns) |
+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+
|    my_pll    | PLL_BR0  |     external    |                          | internal |                   |               N/A               |               N/A               |
+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+

+--------------+-------------+-----------------------+
|    Clock     | Period (ns) | Phase Shift (degrees) |
+--------------+-------------+-----------------------+
| io_systemClk |   50.0000   |           0           |
+--------------+-------------+-----------------------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Non-registered GPIO Configuration:
===================================

+----------------------+----------------------+-----------+----------+----------+
|    Instance Name     |       Pin Name       | Parameter | Max (ns) | Min (ns) |
+----------------------+----------------------+-----------+----------+----------+
|    my_pll_refclk     |    my_pll_refclk     |  GPIO_IN  |  1.396   |  0.698   |
| system_uart_0_io_rxd | system_uart_0_io_rxd |  GPIO_IN  |  1.696   |  0.848   |
|       leds[0]        |       leds[0]        |  GPIO_OUT |  4.229   |  2.115   |
|       leds[1]        |       leds[1]        |  GPIO_OUT |  3.829   |  1.915   |
|       leds[2]        |       leds[2]        |  GPIO_OUT |  3.829   |  1.915   |
|       leds[3]        |       leds[3]        |  GPIO_OUT |  3.829   |  1.915   |
| system_uart_0_io_txd | system_uart_0_io_txd |  GPIO_OUT |  4.129   |  2.065   |
+----------------------+----------------------+-----------+----------+----------+

Registered GPIO Configuration:
===============================

+----------------------------+--------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
|       Instance Name        |  Clock Pin   | Max Setup (ns) | Min Setup (ns) | Max Hold (ns) | Min Hold (ns) | Max Clock To Out (ns) | Min Clock To Out (ns) |
+----------------------------+--------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
| system_spi_0_io_sclk_write | io_systemClk |                |                |               |               |         4.539         |         2.269         |
|     system_spi_0_io_ss     | io_systemClk |                |                |               |               |         4.539         |         2.269         |
|   system_spi_0_io_data_0   | io_systemClk |     1.891      |     0.946      |     -0.148    |     -0.074    |                       |                       |
|   system_spi_0_io_data_0   | io_systemClk |                |                |               |               |         4.539         |         2.237         |
|   system_spi_0_io_data_1   | io_systemClk |     1.891      |     0.946      |     -0.148    |     -0.074    |                       |                       |
|   system_spi_0_io_data_1   | io_systemClk |                |                |               |               |         4.539         |         2.237         |
+----------------------------+--------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+

---------- GPIO Timing Report (end) ----------

---------- 3. JTAG Timing Report (begin) ----------

+---------------+----------------+-----------+----------+----------+
| Instance Name |    Pin Name    | Parameter | Max (ns) | Min (ns) |
+---------------+----------------+-----------+----------+----------+
|   jtag_inst1  | jtag_inst1_TDI |  JTAG_IN  |  2.415   |  1.208   |
|   jtag_inst1  | jtag_inst1_TMS |  JTAG_IN  |  1.755   |  0.877   |
|   jtag_inst2  | jtag_inst2_TDI |  JTAG_IN  |  2.415   |  1.208   |
|   jtag_inst2  | jtag_inst2_TMS |  JTAG_IN  |  1.755   |  0.877   |
+---------------+----------------+-----------+----------+----------+

---------- JTAG Timing Report (end) ----------

---------- 4. Clock Network Delay Report (begin) ----------

+--------------+----------+----------+
|  Clock Pin   | Max (ns) | Min (ns) |
+--------------+----------+----------+
| io_systemClk |  4.110   |  2.055   |
+--------------+----------+----------+

---------- Clock Network Delay Report (end) ----------
