// Seed: 3918428987
module module_0 (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    output tri0 id_8,
    input uwire id_9,
    output wor id_10,
    output wor id_11,
    input wand id_12,
    input supply1 id_13,
    input wor id_14
);
  assign id_8 = id_12;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri id_3
    , id_8,
    input tri0 id_4,
    output tri id_5,
    input wor id_6
);
  assign id_5 = id_6;
  wire id_9 = id_9;
  time id_10;
  module_0(
      id_1, id_5, id_1, id_6, id_5, id_0, id_1, id_4, id_1, id_6, id_1, id_2, id_0, id_0, id_4
  );
endmodule
