<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001628A1-20030102-D00000.TIF SYSTEM "US20030001628A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00001.TIF SYSTEM "US20030001628A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00002.TIF SYSTEM "US20030001628A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00003.TIF SYSTEM "US20030001628A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00004.TIF SYSTEM "US20030001628A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00005.TIF SYSTEM "US20030001628A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00006.TIF SYSTEM "US20030001628A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00007.TIF SYSTEM "US20030001628A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00008.TIF SYSTEM "US20030001628A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00009.TIF SYSTEM "US20030001628A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00010.TIF SYSTEM "US20030001628A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030001628A1-20030102-D00011.TIF SYSTEM "US20030001628A1-20030102-D00011.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001628</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09896523</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010629</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03D001/00</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H02M011/00</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>327</class>
<subclass>103000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>327</class>
<subclass>333000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Voltage-level converter</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Steven</given-name>
<middle-name>K.</middle-name>
<family-name>Hsu</family-name>
</name>
<residence>
<residence-us>
<city>Lake Oswego</city>
<state>OR</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Mark</given-name>
<middle-name>A.</middle-name>
<family-name>Anders</family-name>
</name>
<residence>
<residence-us>
<city>Hillsboro</city>
<state>OR</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Ram</given-name>
<middle-name>K.</middle-name>
<family-name>Krishnamurthy</family-name>
</name>
<residence>
<residence-us>
<city>Portland</city>
<state>OR</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>Intel Corporation</organization-name>
<assignee-type>02</assignee-type>
</assignee>
<correspondence-address>
<name-1>Schwegman, Lundberg, Woessner &amp; Kluth, P.A.</name-1>
<name-2></name-2>
<address>
<address-1>P.O. Box 2938</address-1>
<city>Minneapolis</city>
<state>MN</state>
<postalcode>55402</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A voltage level converter includes a static voltage level converter and a split-level output circuit coupled to the static voltage-level converter. In another embodiment, the voltage-level converter includes a static voltage level-converter, a first transistor, and a second transistor. The static voltage-level converter includes an input node, a first pull-up node, a second pull-up node, an inverter output node, and an output node. The first transistor is coupled to the input node and the first pull-up node. The second transistor is coupled to the second pull-up node and the inverter output node. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This invention relates to integrated circuits and, more particularly, to integrated circuit voltage-level converters. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> In traditional complementary metal-oxide semiconductor (CMOS) very large scale integration (VLSI) circuit designs, CMOS integrated circuits are powered by one voltage level. Although traditional CMOS integrated circuits powered by one voltage level continue to be developed and manufactured, the demand for longer battery life in many electronic devices, such as ultra low-power microprocessors used in portable computers and digital signal processors used in personal digital assistants and cellular telephones, is creating a demand for CMOS VLSI circuit designs that consume less power than traditional designs. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> One approach to reducing power in a CMOS circuit design is to power the CMOS circuits with two voltage levels. The first or higher voltage level powers critical circuit paths and critical functional units. A critical circuit path is a circuit path that is designed to transmit signals as fast as possible along the path. A critical functional unit is a functional unit, such as an arithmetic and logic unit, that is designed perform a logical operation as fast as possible. A CMOS circuit path powered at a higher voltage level transmits a signal more rapidly than the same CMOS path powered at a lower voltage level, and a CMOS functional unit powered by higher voltage level generally processes signals more rapidly than the same functional unit powered at a lower voltage level. The second or lower voltage level powers non-critical paths and non-critical functional units. The result of applying this design approach to CMOS circuits is that the non-critical CMOS circuit paths, which are powered at the lower voltage level, and the non-critical CMOS functional units, which are also powered at the lower voltage level, consume less power than they would consume if powered at a higher voltage level. Thus, a complete CMOS circuit can be designed to consume less power when powered at two voltage levels than when powered at one voltage level. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> One problem with powering a CMOS circuit with two voltage levels, such as a lower voltage level and a higher voltage level, is that signals generated by circuits powered at the lower voltage level are usually incompatible with circuits powered at the higher voltage level. To make signals generated by circuits powered at the lower voltage level compatible with circuits powered at the higher voltage level, a voltage level converter is inserted between the circuits powered at the lower voltage level and the circuits powered at the higher voltage level. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a schematic diagram of a prior art voltage level converter <highlight><bold>100</bold></highlight>. The prior art voltage level converter <highlight><bold>100</bold></highlight> includes n-type insulated-gate field-effect transistors (FETs) <highlight><bold>102</bold></highlight>-<highlight><bold>103</bold></highlight>, an inverter <highlight><bold>104</bold></highlight>, cross-coupled p-type insulated-gate FETs <highlight><bold>106</bold></highlight>-<highlight><bold>107</bold></highlight>, and an output buffer <highlight><bold>109</bold></highlight>. The p-type insulated-gate FET <highlight><bold>106</bold></highlight> is coupled to the n-type insulated-gate FET <highlight><bold>102</bold></highlight> at node <highlight><bold>111</bold></highlight>, the p-type insulated-gate FET <highlight><bold>107</bold></highlight> is coupled to the n-type insulated-gate FET <highlight><bold>103</bold></highlight> at node <highlight><bold>113</bold></highlight>, the gate of the p-type insulated-gate FET <highlight><bold>106</bold></highlight> is coupled to the node <highlight><bold>113</bold></highlight>, the gate of the p-type insulated-gate FET <highlight><bold>107</bold></highlight> is coupled to the node <highlight><bold>111</bold></highlight>, and the input node <highlight><bold>115</bold></highlight> is coupled to the n-type insulated-gate FET <highlight><bold>103</bold></highlight> through the inverter <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> is a sketch of a logic signal illustrating a transition from a high logic level, V<highlight><subscript>CCL</subscript></highlight>, to a low logic level, V<highlight><subscript>LOW</subscript></highlight>. The logic signal shown in <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> is one example of INPUT SIGNAL <highlight><bold>117</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. <cross-reference target="DRAWINGS">FIG. 2B</cross-reference> is a sketch of the logic signal at the node <highlight><bold>113</bold></highlight> that results from applying the input logic signal shown in <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> to the prior art voltage-level converter <highlight><bold>100</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. <cross-reference target="DRAWINGS">FIG. 2C</cross-reference> is a sketch of the BUFFERED OUTPUT SIGNAL <highlight><bold>127</bold></highlight> that results from applying the input logic signal shown in <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> to the prior art voltage level converter <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Referring again to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, for INPUT SIGNAL <highlight><bold>117</bold></highlight> at a high logic level (assuming a high logic level corresponds a positive voltage level) as shown in <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> at <highlight><bold>201</bold></highlight>, the n-type insulated-gate FET <highlight><bold>102</bold></highlight> is turned on, the p-type insulated-gate FET <highlight><bold>106</bold></highlight> is turned off, the n-type insulated-gate FET <highlight><bold>103</bold></highlight> is turned off, and the p-type insulated-gate FET <highlight><bold>107</bold></highlight> is turned on. Thus, substantially zero current flows between the power supply node <highlight><bold>119</bold></highlight> and the ground node <highlight><bold>121</bold></highlight>, substantially zero current flows between the power supply node <highlight><bold>123</bold></highlight> and the ground node <highlight><bold>125</bold></highlight>, and substantially zero power is consumed by the voltage level converter <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2D</cross-reference> is a sketch of a logic signal illustrating a transition from a low logic level, V<highlight><subscript>LOW</subscript></highlight>, to a high logic level, V<highlight><subscript>CCL</subscript></highlight>. For the INPUT SIGNAL <highlight><bold>117</bold></highlight> at a low logic level (assuming a low logic level corresponds to a zero voltage level) as shown at <highlight><bold>203</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>D, the n-type insulated-gate FET <highlight><bold>102</bold></highlight> is turned off, the p-type insulated-gate FET <highlight><bold>106</bold></highlight> is turned on, the n-type insulated-gate FET <highlight><bold>103</bold></highlight> is turned on, and the p-type insulated-gate FET <highlight><bold>107</bold></highlight> is turned off. Thus, substantially zero current flows between the power supply node <highlight><bold>119</bold></highlight> and the ground node <highlight><bold>121</bold></highlight>, substantially zero current flows between the power supply node <highlight><bold>123</bold></highlight> and the ground node <highlight><bold>125</bold></highlight>, and substantially zero power is consumed by the voltage level converter <highlight><bold>100</bold></highlight>. Therefore, for a static input logic signal at input node <highlight><bold>115</bold></highlight> substantially zero power is consumed by the prior art voltage-level converter <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> However, during the transition of a signal at the input node <highlight><bold>115</bold></highlight> power is consumed by the prior art voltage-level converter <highlight><bold>100</bold></highlight>. For example, during the transition of the INPUT SIGNAL <highlight><bold>117</bold></highlight> from a high logic-level to a low logic-level, as shown at <highlight><bold>205</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A, the p-type insulated-gate FET <highlight><bold>103</bold></highlight> turns on before the n-type insulated-gate FET <highlight><bold>107</bold></highlight> turns off, so current flows between the power supply node <highlight><bold>123</bold></highlight> and the ground node <highlight><bold>125</bold></highlight>. Similarly, during the transition of INPUT SIGNAL <highlight><bold>117</bold></highlight> from a low logic-level to a high logic-level, as shown at <highlight><bold>207</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>D, the n-type insulated-gate FET <highlight><bold>102</bold></highlight> turns on before the p-type insulated-gate FET <highlight><bold>106</bold></highlight> turns off, so current flows between the power supply node <highlight><bold>119</bold></highlight> and the ground node <highlight><bold>121</bold></highlight>. Therefore, power is consumed by voltage converter circuit <highlight><bold>100</bold></highlight> during transitions of the INPUT SIGNAL <highlight><bold>117</bold></highlight>. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Unfortunately, including a voltage-level inverter, such as voltage-level converter <highlight><bold>100</bold></highlight>, in a two voltage-level CMOS VLSI circuit design increases the power consumed by the circuit when compared to the power consumed in a traditional CMOS one supply voltage circuit design. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> For these and other reasons there is a need for the present invention. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a schematic diagram of a prior art voltage-level converter; </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> is a sketch of a logic signal illustrating a transition from a high logic level, V<highlight><subscript>CCL</subscript></highlight>, to a low logic level, V<highlight><subscript>LOW</subscript></highlight>; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2B</cross-reference> is a sketch of a logic signal illustrating a transition from a high logic level, V<highlight><subscript>CCH</subscript></highlight>, to a low logic level, V<highlight><subscript>LOW</subscript></highlight>; </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2C</cross-reference> is a sketch of a logic signal illustrating a transition from a low logic level, V<highlight><subscript>LOW</subscript></highlight>, to a high logic level, V<highlight><subscript>CCH</subscript></highlight>; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2D</cross-reference> is a sketch of a logic signal illustrating a transition from a low logic level, V<highlight><subscript>LOW</subscript></highlight>, to a high logic level, V<highlight><subscript>CCL</subscript></highlight>; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> is a block diagram of one embodiment of a voltage-level converter including a static voltage-level converter coupled to a split-level output circuit according to the teachings of the present invention; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3B</cross-reference> is a schematic diagram of one embodiment of the voltage-level converter shown in <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> according to the teachings of the present invention; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> is a block diagram of an alternative embodiment of a voltage-level converter according to the teachings of the present invention; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> is a schematic diagram of one embodiment of the voltage-level converter shown in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> according to the teachings of the present invention; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4C</cross-reference> is a schematic diagram of one embodiment of the voltage-level converter shown in <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> coupled to an inverter according to the teachings of the present invention; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4D</cross-reference> is a schematic diagram of one embodiment of the voltage level converter of <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> coupled to a split-level output buffer according to the teachings of the present invention; </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5A</cross-reference> is a block diagram of another alternative embodiment of a voltage-level converter according to the teachings of the present invention; </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5B</cross-reference> is a block diagram of one embodiment of the voltage-level converter shown in <cross-reference target="DRAWINGS">FIG. 5A</cross-reference> coupled to an inverter according to the teachings of the present invention; </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5C</cross-reference> is a block diagram of one embodiment of the voltage-level converter shown in <cross-reference target="DRAWINGS">FIG. 5A</cross-reference> coupled to a single-input inverter according to the teachings of the present invention; </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5D</cross-reference> is a block diagram of one embodiment of the voltage-level converter shown in <cross-reference target="DRAWINGS">FIG. 5A</cross-reference> coupled to a split-level inverter according to the teachings of the present invention; </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> is a schematic diagram of still another embodiment of a voltage-level converter according to the teachings of the present invention; </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> is a schematic diagram of one embodiment of the voltage-level converter shown in <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> coupled to a single-input inverter according to the teachings of the present invention; </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6C</cross-reference> is a schematic diagram of the voltage-level converter shown in <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> coupled to a multiple-input buffer according to the teachings of the present invention; </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> is a block diagram of some embodiments of a logic unit including a voltage-level converter coupling one or more first logic units to one or more second logic units according to the teachings of the present invention; and </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7B</cross-reference> is a block diagram of one embodiment of the logic unit shown in <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> embedded in a communication unit according to the teachings of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION </heading>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which are shown, by way of illustration, specific embodiments of the invention which may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The following detailed description is not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> To simplify the description of the operation of the embodiments of the voltage-level converters described herein the input and output signals for each of the voltage-level converters are described only once below. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Each of the example embodiments of the voltage-level converters disclosed in the block diagrams and schematics shown in FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>B, <highlight><bold>4</bold></highlight>A-<highlight><bold>4</bold></highlight>D, <highlight><bold>5</bold></highlight>A-<highlight><bold>5</bold></highlight>D, and <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C receive and convert an INPUT SIGNAL comprised of a first pair of signal levels to an OUTPUT SIGNAL or a BUFFERED OUTPUT SIGNAL comprised of a second pair of signal levels. The signals illustrated in <cross-reference target="DRAWINGS">FIGS. 2A and 2D</cross-reference> represent typical INPUT SIGNALS comprising the first pair of signal levels, V<highlight><subscript>CCL </subscript></highlight>and V<highlight><subscript>LOW</subscript></highlight>. The signals illustrated in <cross-reference target="DRAWINGS">FIGS. 2B and 2C</cross-reference> represent typical OUTPUT SIGNALS and BUFFERED OUTPUT SIGNALS comprising the second pair of signal levels, V<highlight><subscript>CCH </subscript></highlight>and V<highlight><subscript>LOW</subscript></highlight>. The V<highlight><subscript>CCH </subscript></highlight>signal level is greater than the V<highlight><subscript>CCL </subscript></highlight>signal level. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> is a block diagram of one embodiment of a voltage-level converter <highlight><bold>300</bold></highlight> including a static voltage-level converter <highlight><bold>302</bold></highlight> coupled to a split-level output circuit <highlight><bold>304</bold></highlight> according to the teachings of the present invention. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The static voltage-level converter <highlight><bold>302</bold></highlight> includes an input node <highlight><bold>306</bold></highlight>, a first output node <highlight><bold>308</bold></highlight>, and a second output node <highlight><bold>309</bold></highlight>. The split-level output circuit <highlight><bold>304</bold></highlight> includes a first split-level input node <highlight><bold>311</bold></highlight>, a second split-level input node <highlight><bold>312</bold></highlight>, and a split-level output node <highlight><bold>314</bold></highlight>. The first split-level input node <highlight><bold>311</bold></highlight> is coupled to the first output node <highlight><bold>308</bold></highlight> of the static voltage-level converter <highlight><bold>302</bold></highlight>, and the second split-level input node <highlight><bold>312</bold></highlight> is coupled to the second output node <highlight><bold>309</bold></highlight> of the static voltage-level converter <highlight><bold>302</bold></highlight>. A split-level output circuit includes at least two input nodes for receiving input signals. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> The static voltage-level converter <highlight><bold>302</bold></highlight> comprises a circuit that consumes substantially zero power for static or unchanging inputs. Thus, for an INPUT SIGNAL having a logical zero voltage level or a logical one voltage level, the static voltage-level converter <highlight><bold>302</bold></highlight> consumes substantially zero power. The voltage-level converter <highlight><bold>300</bold></highlight> is not limited to use in connection with a particular static voltage-level converter <highlight><bold>302</bold></highlight>. Any static voltage-level converter that consumes substantially zero power for static or unchanging inputs is suitable for use in connection with the voltage-level converter <highlight><bold>300</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> The split-level output circuit <highlight><bold>304</bold></highlight> provides improved current drive capability when compared with the current drive capability provided at output nodes <highlight><bold>308</bold></highlight> and <highlight><bold>309</bold></highlight> of the static voltage-level converter <highlight><bold>302</bold></highlight> or with a single-ended inverter. The improved current drive capability permits the voltage-level converter <highlight><bold>300</bold></highlight> to drive more logic gates or larger capacitive loads without substantially increasing the rise time (the time for a signal to change from 10% to 90% of its final value) or the fall time (the time for a signal to change from 90% to 10% of its initial value) of the BUFFERED OUTPUT SIGNAL. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3B</cross-reference> is a schematic diagram of one embodiment of the voltage-level converter <highlight><bold>300</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> according to the teachings of the present invention. The voltage-level converter <highlight><bold>300</bold></highlight> includes the static voltage-level converter <highlight><bold>302</bold></highlight> and the split-level output circuit <highlight><bold>304</bold></highlight>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The static voltage-level converter <highlight><bold>302</bold></highlight> includes the input node <highlight><bold>306</bold></highlight>, the first output node <highlight><bold>308</bold></highlight>, the second output node <highlight><bold>309</bold></highlight>, a first pair of transistors <highlight><bold>320</bold></highlight> connected in series, a second pair of transistors <highlight><bold>322</bold></highlight> connected in series, and an inverter <highlight><bold>324</bold></highlight>. The first pair of transistors <highlight><bold>320</bold></highlight> includes a first transistor <highlight><bold>326</bold></highlight> and a second transistor <highlight><bold>328</bold></highlight>. The first transistor <highlight><bold>326</bold></highlight> is coupled to the input node <highlight><bold>306</bold></highlight>. The second pair of transistors <highlight><bold>322</bold></highlight> includes a first transistor <highlight><bold>330</bold></highlight> and a second transistor <highlight><bold>332</bold></highlight>. The second transistor <highlight><bold>332</bold></highlight> of the second pair of transistors <highlight><bold>322</bold></highlight> is cross-coupled with the second transistor <highlight><bold>328</bold></highlight> of the first pair of transistors <highlight><bold>320</bold></highlight>. Two transistors are cross-coupled by coupling a control port of a first transistor to a controlled port of a second transistor and by coupling a control port of a second transistor to a controlled port of the first transistor. As can be seen in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>B, the gate of transistor <highlight><bold>328</bold></highlight> (the control port of transistor <highlight><bold>328</bold></highlight>) is coupled to the drain/source of transistor <highlight><bold>332</bold></highlight> (the controlled port of transistor <highlight><bold>332</bold></highlight>) and the gate of transistor <highlight><bold>332</bold></highlight> (the control port of transistor <highlight><bold>332</bold></highlight>) is coupled to the drain/source of transistor <highlight><bold>328</bold></highlight> (the controlled port of transistor <highlight><bold>332</bold></highlight>). The inverter <highlight><bold>324</bold></highlight> is coupled to the input node <highlight><bold>306</bold></highlight>, to the first transistor <highlight><bold>326</bold></highlight> of the first pair of transistors <highlight><bold>320</bold></highlight>, to the first transistor <highlight><bold>330</bold></highlight> of the second pair of transistors <highlight><bold>322</bold></highlight>, and to the second output node <highlight><bold>309</bold></highlight>. The second transistor <highlight><bold>332</bold></highlight> of the second pair of transistors <highlight><bold>322</bold></highlight> is coupled to the first output node <highlight><bold>308</bold></highlight>. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> In one embodiment, transistors <highlight><bold>328</bold></highlight> and <highlight><bold>332</bold></highlight> are down-sized to reduce contention. Reducing contention increases the performance of the voltage level converter <highlight><bold>300</bold></highlight>. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> The split-level output circuit <highlight><bold>304</bold></highlight> includes the first split-level input node <highlight><bold>311</bold></highlight>, the second split-level input node <highlight><bold>312</bold></highlight>, the split-level output node <highlight><bold>314</bold></highlight>, a first insulated-gate field-effect transistor (FET) <highlight><bold>334</bold></highlight> coupled to the first split-level input node <highlight><bold>311</bold></highlight>, and a second insulated-gate FET <highlight><bold>336</bold></highlight> coupled to the second split-level input node <highlight><bold>312</bold></highlight>. The first insulated-gate FET <highlight><bold>334</bold></highlight> is connected in series with the second insulated-gate FET <highlight><bold>336</bold></highlight> and a common node <highlight><bold>338</bold></highlight> is formed at the drain/source connection between the drain/source of the first insulated-gate FET <highlight><bold>334</bold></highlight> and the drain/source of the second insulated-gate FET <highlight><bold>336</bold></highlight>. The common node <highlight><bold>338</bold></highlight> is coupled to the split-level output node <highlight><bold>314</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> The static voltage-level converter <highlight><bold>300</bold></highlight>, in one embodiment, is powered by a first voltage level, V<highlight><subscript>CCH</subscript></highlight>, and a second voltage level, V<highlight><subscript>CCL</subscript></highlight>, referenced to a third voltage level V<highlight><subscript>LOW</subscript></highlight>, with the first voltage level being greater than the second voltage. The first pair of transistors <highlight><bold>320</bold></highlight> and the second pair of transistors <highlight><bold>322</bold></highlight> are connected to the first voltage level and the third voltage level, and the inverter <highlight><bold>324</bold></highlight> is connected to the second voltage level and the third voltage level (not shown). The split level output circuit <highlight><bold>304</bold></highlight> is connected between the first voltage level and the third voltage level. This power design permits the INPUT SIGNAL having signal levels of V<highlight><subscript>CCL </subscript></highlight>and V<highlight><subscript>LOW </subscript></highlight>to be converted to the BUFFERED OUTPUT SIGNAL having signal levels of V<highlight><subscript>CCH </subscript></highlight>and V<highlight><subscript>LOW</subscript></highlight>. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> In operation, the split-level output circuit <highlight><bold>304</bold></highlight> receives complementary inputs at the first split-level node <highlight><bold>311</bold></highlight> and the second split-level node <highlight><bold>312</bold></highlight> from the voltage-level converter <highlight><bold>302</bold></highlight>. The first insulated-gate field-effect transistor (FET) <highlight><bold>334</bold></highlight> and the second insulated-gate FET <highlight><bold>336</bold></highlight> are each preferably operating in the saturation region. For the first insulated-gate FET <highlight><bold>334</bold></highlight> operating in the saturation region and the second insulated-gate FET <highlight><bold>336</bold></highlight> operating in the saturation region, the split-level output circuit <highlight><bold>304</bold></highlight> can source and sink equal amounts of current and can pull the output node <highlight><bold>314</bold></highlight> to a first voltage level or a second voltage. Thus, the split-level output circuit <highlight><bold>304</bold></highlight> can drive the same loads as a single level output circuit. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> is a block diagram of an alternative embodiment of a voltage-level converter <highlight><bold>400</bold></highlight> according to the teachings of the present invention. The voltage-level converter <highlight><bold>400</bold></highlight> includes a static voltage level converter <highlight><bold>402</bold></highlight>, a first transistor <highlight><bold>404</bold></highlight>, and a second transistor <highlight><bold>406</bold></highlight>. The static voltage level converter <highlight><bold>402</bold></highlight> includes an input node <highlight><bold>408</bold></highlight>, a first pull-up node <highlight><bold>410</bold></highlight>, a second pull-up node <highlight><bold>412</bold></highlight>, an inverter output node <highlight><bold>414</bold></highlight>, and an output node <highlight><bold>416</bold></highlight>. The first transistor <highlight><bold>404</bold></highlight> is coupled to the input node <highlight><bold>408</bold></highlight> and the first pull-up node <highlight><bold>410</bold></highlight>. The second transistor <highlight><bold>406</bold></highlight> is coupled to the inverter output node <highlight><bold>414</bold></highlight> and to the second pull-up node <highlight><bold>412</bold></highlight>. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> The static voltage level converter <highlight><bold>402</bold></highlight> preferably comprises a circuit that consumes substantially zero power for static or unchanging inputs. Thus, for an input signal <highlight><bold>418</bold></highlight> having a logical zero voltage level or a logical one voltage level, the static voltage-level converter <highlight><bold>402</bold></highlight> consumes substantially zero power. The voltage-level converter <highlight><bold>400</bold></highlight> is not limited to use in connection with a particular static voltage-level converter <highlight><bold>402</bold></highlight>. Any static voltage-level converter that consumes substantially zero power for static or unchanging inputs is suitable for use in connection with the voltage-level converter <highlight><bold>400</bold></highlight>. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> The first transistor <highlight><bold>404</bold></highlight> and the second transistor <highlight><bold>406</bold></highlight> are not limited to being fabricated in a particular technology. Any transistor capable of functioning as a switch in connection with the static voltage level converter <highlight><bold>402</bold></highlight> is suitable for use as the first transistor <highlight><bold>404</bold></highlight> and the second transistor <highlight><bold>406</bold></highlight>. In one embodiment, the first transistor <highlight><bold>404</bold></highlight> and the second transistor <highlight><bold>406</bold></highlight> are insulated-gate field-effect transistors (FETs). In an alternative embodiment, the first transistor <highlight><bold>404</bold></highlight> and the second transistor <highlight><bold>406</bold></highlight> are p-type insulated-gate FETs. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> The first transistor <highlight><bold>404</bold></highlight> and the second transistor <highlight><bold>406</bold></highlight> function as switches that substantially eliminate current flow between a high voltage source (shown as V<highlight><subscript>CCH </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference>) and a low voltage source (shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>A, not shown in <cross-reference target="DRAWINGS">FIG. 4B</cross-reference>) during transitions of the INPUT SIGNAL at the input node <highlight><bold>408</bold></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> is a schematic diagram of one embodiment of the voltage-level converter <highlight><bold>400</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> according to the teachings of the present invention. The voltage-level converter <highlight><bold>400</bold></highlight> includes the static voltage level converter <highlight><bold>402</bold></highlight>, the first transistor <highlight><bold>404</bold></highlight>, and the second transistor <highlight><bold>406</bold></highlight>. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> The static voltage level converter <highlight><bold>402</bold></highlight> includes the input node <highlight><bold>408</bold></highlight>, the first pull-up node <highlight><bold>410</bold></highlight>, the second pull-up node <highlight><bold>412</bold></highlight>, the inverter output node <highlight><bold>414</bold></highlight>, the output node <highlight><bold>416</bold></highlight>, a first pair of transistors <highlight><bold>420</bold></highlight> connected in series, a second pair of transistors <highlight><bold>422</bold></highlight> connected in series, and an inverter <highlight><bold>424</bold></highlight>. The first pair of transistors <highlight><bold>420</bold></highlight> includes a first transistor <highlight><bold>426</bold></highlight> and a second transistor <highlight><bold>428</bold></highlight>. The first transistor <highlight><bold>426</bold></highlight> is coupled to the input node <highlight><bold>408</bold></highlight>. The second pair of transistors <highlight><bold>422</bold></highlight> includes a first transistor <highlight><bold>430</bold></highlight> and a second transistor <highlight><bold>432</bold></highlight>. The second transistor <highlight><bold>432</bold></highlight> of the second pair of transistors <highlight><bold>422</bold></highlight> is cross-coupled with the second transistor <highlight><bold>428</bold></highlight> of the first pair of transistors <highlight><bold>420</bold></highlight>. Two transistors are cross-coupled by coupling a control port of a first transistor to a controlled port of a second transistor and by coupling a control port of a second transistor to a controlled port of the first transistor. As can be seen in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>B, the gate of the transistor <highlight><bold>428</bold></highlight> (the control port of the transistor <highlight><bold>428</bold></highlight>) is coupled to the drain/source of transistor <highlight><bold>432</bold></highlight> (the controlled port of transistor <highlight><bold>432</bold></highlight>) and the gate of the transistor <highlight><bold>432</bold></highlight> (the control port of transistor <highlight><bold>432</bold></highlight>) is coupled to the drain/source of transistor <highlight><bold>428</bold></highlight> (the controlled port of transistor <highlight><bold>428</bold></highlight>). The inverter <highlight><bold>424</bold></highlight> is coupled to the input node <highlight><bold>408</bold></highlight>, to the first transistor <highlight><bold>430</bold></highlight> of the second pair of transistors <highlight><bold>422</bold></highlight>, and to the output node <highlight><bold>416</bold></highlight>. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> The first transistor <highlight><bold>404</bold></highlight> is coupled to the input node <highlight><bold>408</bold></highlight> and the first pull-up node <highlight><bold>410</bold></highlight>. The second transistor <highlight><bold>406</bold></highlight> is coupled to the inverter output node <highlight><bold>414</bold></highlight> and to the second pull-up node <highlight><bold>412</bold></highlight>. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> The first transistor <highlight><bold>404</bold></highlight> provides a switch in the current path between node <highlight><bold>436</bold></highlight> and node <highlight><bold>438</bold></highlight> that improves the performance of the static voltage-level converter <highlight><bold>402</bold></highlight> during a low-to-high transition of the INPUT SIGNAL at input node <highlight><bold>408</bold></highlight>. During a low-to-high transition of the INPUT SIGNAL at the input node <highlight><bold>408</bold></highlight>, the first transistor <highlight><bold>404</bold></highlight> and the transistor <highlight><bold>426</bold></highlight> switch at about the same time but before the transistor <highlight><bold>428</bold></highlight> switches. Switching the first transistor <highlight><bold>404</bold></highlight> and the transistor <highlight><bold>426</bold></highlight> at about the same time substantially eliminates current flow between the node <highlight><bold>436</bold></highlight> and the node <highlight><bold>438</bold></highlight>, substantially eliminates voltage contention at the node <highlight><bold>440</bold></highlight>, and substantially eliminates power consumption in the current path between the node <highlight><bold>436</bold></highlight> and the node <highlight><bold>438</bold></highlight>. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> The second transistor <highlight><bold>406</bold></highlight> provides a switch in the current path between the node <highlight><bold>442</bold></highlight> and the node <highlight><bold>444</bold></highlight> that improves the performance of the static voltage-level converter <highlight><bold>402</bold></highlight> during a high-to-low transition of the INPUT SIGNAL at input node <highlight><bold>408</bold></highlight>. During a high-to-low transition of the INPUT SIGNAL at the input node <highlight><bold>408</bold></highlight>, the second transistor <highlight><bold>406</bold></highlight> and the transistor <highlight><bold>430</bold></highlight> switch at about the same time but before the transistor <highlight><bold>432</bold></highlight> switches. Switching the second transistor <highlight><bold>406</bold></highlight> and the transistor <highlight><bold>432</bold></highlight> at about the same time substantially eliminates current flow between node <highlight><bold>442</bold></highlight> and node <highlight><bold>444</bold></highlight>, substantially eliminates voltage contention at node <highlight><bold>446</bold></highlight>, and substantially eliminates power consumption in the current path between node <highlight><bold>442</bold></highlight> and node <highlight><bold>444</bold></highlight>. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4C</cross-reference> is a schematic diagram of the voltage-level converter <highlight><bold>400</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> coupled to an inverter <highlight><bold>440</bold></highlight> according to the teachings of the present invention. Coupling the voltage-level converter <highlight><bold>400</bold></highlight> to the inverter <highlight><bold>440</bold></highlight> improves the drive capability of the voltage-level converter <highlight><bold>400</bold></highlight>. In one embodiment, the inverter <highlight><bold>440</bold></highlight> is a single-input inverter. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4D</cross-reference> is a schematic diagram of the voltage level converter <highlight><bold>400</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> coupled to a split-level output buffer <highlight><bold>441</bold></highlight> according to the teachings of the present invention. The split-level output buffer <highlight><bold>441</bold></highlight> is a multiple-input inverter. The split-level buffer <highlight><bold>441</bold></highlight> includes an n-type insulated-gate field-effect transistor (FET) <highlight><bold>452</bold></highlight> coupled to an output node <highlight><bold>444</bold></highlight>, a first p-type insulated-gate FET <highlight><bold>446</bold></highlight> coupled to the inverter output node <highlight><bold>448</bold></highlight>, and a second p-type insulated-gate FET <highlight><bold>450</bold></highlight> coupled to the static level converter <highlight><bold>402</bold></highlight>. The n-type insulated gate FET <highlight><bold>452</bold></highlight>, the first p-type insulated-gate FET <highlight><bold>446</bold></highlight>, and the second p-type insulated-gate FET <highlight><bold>450</bold></highlight> are connected in series. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> All circuits in the voltage-level converter <highlight><bold>400</bold></highlight>, for the embodiments shown in FIGS. <highlight><bold>4</bold></highlight>B-<highlight><bold>4</bold></highlight>D, are powered by the voltage level V<highlight><subscript>CCH </subscript></highlight>and the voltage level V<highlight><subscript>LOW </subscript></highlight>except for the inverter <highlight><bold>424</bold></highlight>, which is powered by the voltage level V<highlight><subscript>CCL</subscript></highlight>, which has a voltage value less than V<highlight><subscript>CCH</subscript></highlight>. This power design permits the INPUT SIGNAL having signal levels of V<highlight><subscript>CCL </subscript></highlight>and V<highlight><subscript>LOW </subscript></highlight>to be converted to the BUFFERED OUTPUT SIGNAL having signal levels of V<highlight><subscript>CCH </subscript></highlight>and V<highlight><subscript>LOW</subscript></highlight>. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5A</cross-reference> is a block diagram of an alternative embodiment of a voltage-level converter <highlight><bold>500</bold></highlight> according to the teachings of the present invention. The voltage-level converter <highlight><bold>500</bold></highlight> includes a static voltage-level converter <highlight><bold>502</bold></highlight>, a first transistor <highlight><bold>504</bold></highlight>, and a second transistor <highlight><bold>506</bold></highlight>. The static voltage-level converter <highlight><bold>502</bold></highlight> includes an input node <highlight><bold>508</bold></highlight> and an output node <highlight><bold>510</bold></highlight>. The first transistor <highlight><bold>504</bold></highlight> is coupled to the input node <highlight><bold>508</bold></highlight> and the static voltage-level converter <highlight><bold>502</bold></highlight>. The second transistor <highlight><bold>506</bold></highlight> is coupled to the static voltage-level converter <highlight><bold>502</bold></highlight>. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The first transistor <highlight><bold>504</bold></highlight> and the second transistor <highlight><bold>507</bold></highlight> are preferably insulated-gate field-effect transistors (FETs), however the first transistor <highlight><bold>504</bold></highlight> and the second transistor <highlight><bold>507</bold></highlight> are not limited to insulated-gate FETs. The first transistor <highlight><bold>504</bold></highlight> and the second transistor <highlight><bold>507</bold></highlight> can be fabricated using any fabrication technology that is capable of producing transistors compatible with the static voltage-level converter <highlight><bold>502</bold></highlight>. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5B</cross-reference> is a block diagram of one embodiment of the voltage-level converter <highlight><bold>500</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 5A</cross-reference> coupled to an inverter <highlight><bold>508</bold></highlight>. The voltage-level converter is not limited to being coupled to a particular type of inverter. In one embodiment, as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>C, the voltage-level converter <highlight><bold>500</bold></highlight> is coupled to a single-input converter <highlight><bold>512</bold></highlight>. In an alternative embodiment, as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>D, the voltage-level converter <highlight><bold>500</bold></highlight> is coupled to a multiple-input inverter <highlight><bold>514</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> is a schematic diagram of one embodiment of a voltage-level converter <highlight><bold>600</bold></highlight> according to the teachings of the present invention. The voltage-level converter <highlight><bold>600</bold></highlight> includes a static voltage-level converter <highlight><bold>602</bold></highlight>, a first transistor <highlight><bold>604</bold></highlight>, and a second transistor <highlight><bold>606</bold></highlight>. The static voltage-level converter <highlight><bold>602</bold></highlight> includes an input node <highlight><bold>608</bold></highlight>, a first pair of serially connected transistors <highlight><bold>610</bold></highlight> and <highlight><bold>611</bold></highlight>, a second pair of serially connected transistors <highlight><bold>612</bold></highlight> and <highlight><bold>613</bold></highlight>, and an inverter <highlight><bold>614</bold></highlight>. The input node <highlight><bold>608</bold></highlight> is connected to the transistor <highlight><bold>611</bold></highlight>. The inverter <highlight><bold>614</bold></highlight> couples the transistor <highlight><bold>611</bold></highlight> to the transistor <highlight><bold>613</bold></highlight>. The first transistor <highlight><bold>604</bold></highlight> is located between the transistor <highlight><bold>610</bold></highlight> and the transistor <highlight><bold>611</bold></highlight> and is coupled to the input node <highlight><bold>608</bold></highlight>. The second transistor <highlight><bold>606</bold></highlight> is located between the transistor <highlight><bold>612</bold></highlight> and the transistor <highlight><bold>613</bold></highlight> and is and coupled to the inverter <highlight><bold>614</bold></highlight>. The output node <highlight><bold>616</bold></highlight> is coupled to the transistor <highlight><bold>613</bold></highlight>. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> The static voltage-level converter <highlight><bold>602</bold></highlight> is not limited to being fabricated using a particular technology. In one embodiment, the transistors <highlight><bold>610</bold></highlight>-<highlight><bold>611</bold></highlight>, <highlight><bold>612</bold></highlight>-<highlight><bold>613</bold></highlight>, and the inverter <highlight><bold>614</bold></highlight> are insulated-gate field effect transistors fabricated using a complementary metal-oxide semiconductor process. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> The first transistor <highlight><bold>604</bold></highlight> and the second transistor <highlight><bold>606</bold></highlight> are also not limited to being fabricated using a particular technology. The first transistor <highlight><bold>604</bold></highlight> and the second transistor <highlight><bold>606</bold></highlight> can be fabricated using any fabrication technology, such as a complementary metal-oxide semiconductor (CMOS) process, that produces transistors that are compatible with the fabrication technology used to fabricate the static voltage-level converter <highlight><bold>602</bold></highlight>. In one embodiment, the first transistor <highlight><bold>604</bold></highlight> and the second transistor <highlight><bold>606</bold></highlight> are insulated-gate field-effect transistors fabricated using a CMOS process. In an alternative embodiment, the first transistor <highlight><bold>604</bold></highlight> and the second transistor <highlight><bold>606</bold></highlight> are p-type insulated-gate field-effect transistors fabricated using a CMOS process. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> is a schematic diagram of the voltage-level converter <highlight><bold>600</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> coupled to a single-input buffer <highlight><bold>618</bold></highlight> according to the teachings of the present invention. The single-input buffer <highlight><bold>618</bold></highlight> is not limited to being fabricated using a particular technology. In one embodiment, the single-input buffer <highlight><bold>618</bold></highlight> comprises a pair of serially connected insulated-gate field-effect transistors fabricated using a complementary metal-oxide semiconductor (CMOS) process. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6C</cross-reference> is a schematic diagram of the voltage-level converter <highlight><bold>600</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> coupled to a multiple-input buffer <highlight><bold>620</bold></highlight> according to the teachings of the present invention. In one embodiment, the multiple-input buffer <highlight><bold>620</bold></highlight> is a multiple-input inverter coupled to at least three outputs of the static voltage-level converter <highlight><bold>602</bold></highlight>. The multiple-input buffer <highlight><bold>620</bold></highlight> includes an n-type insulated-gate field-effect transistor (FET) <highlight><bold>621</bold></highlight>, a first p-type insulated-gate FET <highlight><bold>622</bold></highlight>, and a second p-type insulated-gate FET <highlight><bold>624</bold></highlight>. The n-type insulated-gate FET <highlight><bold>621</bold></highlight>, the first p-type insulated-gate FET <highlight><bold>622</bold></highlight>, and the second p-type insulated-gate FET <highlight><bold>624</bold></highlight> are connected in series, and the n-type insulated-gate FET <highlight><bold>621</bold></highlight> is coupled to the inverter <highlight><bold>614</bold></highlight>, the first p-type insulated-gate FET <highlight><bold>622</bold></highlight> is coupled to the node <highlight><bold>632</bold></highlight>, and the second p-type insulated-gate FET is coupled to the inverter <highlight><bold>614</bold></highlight>. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> In each of the voltage-level converters <highlight><bold>600</bold></highlight> shown in FIGS. <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C, the first transistor <highlight><bold>604</bold></highlight> provides a switch in the current path between node <highlight><bold>628</bold></highlight> and node <highlight><bold>630</bold></highlight> that improves the performance of the static voltage-level converter <highlight><bold>600</bold></highlight> during a low-to-high transition of the INPUT SIGNAL at the input node <highlight><bold>608</bold></highlight>. During a low-to-high transition of the INPUT SIGNAL at the input node <highlight><bold>608</bold></highlight>, the first transistor <highlight><bold>604</bold></highlight> and the transistor <highlight><bold>611</bold></highlight> switch at about the same time but before the transistor <highlight><bold>610</bold></highlight> switches. Switching the first transistor <highlight><bold>604</bold></highlight> and the transistor <highlight><bold>611</bold></highlight> at about the same time substantially eliminates current flow between the node <highlight><bold>628</bold></highlight> and the node <highlight><bold>630</bold></highlight>, substantially eliminates voltage contention at the node <highlight><bold>632</bold></highlight>, and substantially eliminates power consumption in the current path between the node <highlight><bold>628</bold></highlight> and the node <highlight><bold>630</bold></highlight>. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> In each of the voltage-level converters <highlight><bold>600</bold></highlight> shown in FIGS. <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C, the second transistor <highlight><bold>606</bold></highlight> provides a switch in the current path between node <highlight><bold>634</bold></highlight> and node <highlight><bold>636</bold></highlight> that improves the performance of the static voltage-level converter <highlight><bold>600</bold></highlight> during a high-to-low transition of the INPUT SIGNAL at input node <highlight><bold>608</bold></highlight>. During a high-to-low transition of the INPUT SIGNAL at the input node <highlight><bold>608</bold></highlight>, the second transistor <highlight><bold>606</bold></highlight> and the transistor <highlight><bold>613</bold></highlight> switch at about the same time but before the transistor <highlight><bold>612</bold></highlight> switches. Switching the second transistor <highlight><bold>606</bold></highlight> and the transistor <highlight><bold>612</bold></highlight> at about the same time substantially eliminates current flow between the node <highlight><bold>634</bold></highlight> and the node <highlight><bold>636</bold></highlight>, substantially eliminates voltage contention at the node <highlight><bold>638</bold></highlight>, and substantially eliminates power consumption in the current path between the node <highlight><bold>634</bold></highlight> and the node <highlight><bold>636</bold></highlight>. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> Each of the voltage-level converters shown in FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>B, FIGS. <highlight><bold>4</bold></highlight>A-<highlight><bold>4</bold></highlight>D, FIGS. <highlight><bold>5</bold></highlight>A-<highlight><bold>5</bold></highlight>D, and FIGS. <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C consume less power than the-current best methods for voltage-level conversion, can be used as a drop-in replacement for commonly used voltage-level converters, and avoids signal contention on internal nodes. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> is a block diagram of some embodiments of a logic unit <highlight><bold>700</bold></highlight> including one or more first logic units <highlight><bold>702</bold></highlight>, one or more second logic units <highlight><bold>704</bold></highlight>, and a voltage-level converter <highlight><bold>706</bold></highlight>. The voltage-level converter <highlight><bold>706</bold></highlight> is coupled to at least one of the one or more first logic units <highlight><bold>702</bold></highlight> and at least one of the one or more second logic units <highlight><bold>704</bold></highlight> and couples signals generated by the one or more first logic units <highlight><bold>702</bold></highlight> to the one or more second logic units <highlight><bold>704</bold></highlight>. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> The one or more first logic units <highlight><bold>702</bold></highlight>, in one embodiment, include logic units in a non-critical path or functional unit (see the Background for a definition of &ldquo;non-critical path&rdquo; and &ldquo;non-critical functional unit&rdquo;) coupled to a first node <highlight><bold>708</bold></highlight> powered at a first voltage level. Exemplary logic units in a non-critical path or functional unit include memory and storage circuits. The one or more second logic units <highlight><bold>704</bold></highlight> include logic circuits in a critical path or functional unit (see the Background for a definition of &ldquo;critical path&rdquo; and &ldquo;critical functional unit&rdquo;) coupled to a second node <highlight><bold>710</bold></highlight> powered at a second voltage level that is greater than the first voltage level. Exemplary critical path logic units include clock generation and distribution circuits. Exemplary critical functional units include arithmetic and logic circuits. In operation, the voltage-level converter <highlight><bold>706</bold></highlight> converts logic signals produced by the one or more first logic units <highlight><bold>702</bold></highlight>, such as storage or memory circuits, to logic signals compatible with the one or more second logic units <highlight><bold>704</bold></highlight>, such as clock distribution circuits. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> The one or more first logic units <highlight><bold>702</bold></highlight> and the one or more second logic units <highlight><bold>704</bold></highlight> are preferably fabricated using a complementary metal-oxide semiconductor (CMOS) process. However, the one or more first logic units <highlight><bold>702</bold></highlight> and the one or more second logic units <highlight><bold>704</bold></highlight> are not limited to being fabricated using a CMOS process. Any process or technology used in the fabrication of logic circuits is suitable for use in connection with the present invention. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> The logic unit <highlight><bold>700</bold></highlight> is not limited to use in connection with a particular voltage-level converter <highlight><bold>706</bold></highlight>. Some embodiments of the voltage-level converter <highlight><bold>706</bold></highlight> suitable for use in connection with the logic unit <highlight><bold>700</bold></highlight> include the voltage level converters shown in FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>B, FIGS. <highlight><bold>4</bold></highlight>A-<highlight><bold>4</bold></highlight>D, FIGS. <highlight><bold>5</bold></highlight>A-<highlight><bold>5</bold></highlight>D, and FIGS. <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7B</cross-reference> is a block diagram of one embodiment of the logic unit <highlight><bold>700</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> embedded in a communication unit <highlight><bold>712</bold></highlight> according to the teachings of the present invention. Exemplary communication units suitable for use in connection with the logic unit <highlight><bold>700</bold></highlight> include cell phones and cell phone base stations. However, the logic unit <highlight><bold>700</bold></highlight> is not limited to being embedded in a communication unit, and that the logic unit <highlight><bold>700</bold></highlight> can be embedded in any logic system that requires voltage level conversion. Exemplary logic systems in which the logic unit <highlight><bold>700</bold></highlight> can be embedded include microprocessors, digital signal processors, personal digital assistants, and application specific integrated circuits. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> Although specific embodiments have been described and illustrated herein, it will be appreciated by those skilled in the art, having the benefit of the present disclosure, that any arrangement which is intended to achieve the same purpose may be substituted for a specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A voltage-level converter comprising: 
<claim-text>a static voltage-level converter; and </claim-text>
<claim-text>a split-level output circuit coupled to the static voltage-level converter. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the static voltage-level converter comprises: 
<claim-text>an input node, a first output node, and a second output node; </claim-text>
<claim-text>a first pair of transistors connected in series, the first pair of transistors including a first transistor and a second transistor, the first transistor coupled to the input node; </claim-text>
<claim-text>a second pair of transistors connected in series, the second pair of transistors including a first transistor and a second transistor, the second transistor of the second pair of transistors being cross-coupled with the second transistor of the first pair of transistors and the second transistor of the second pair of transistors being coupled to the first output node; and </claim-text>
<claim-text>an inverter coupled to the input node, to the first transistor of the second pair of transistors, and to the second output node. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The voltage level converter of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the split-level output circuit comprises a plurality of insulated-gate field-effect transistors. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the static voltage-level converter comprises a first output node and a second output node and the split-level output circuit comprises a first split-level input node, a second split-level input node, a split-level output node, a first insulated-gate field-effect transistor (FET) coupled to the first split-level input node and a second insulated-gate FET coupled to the second split-level input node, the first insulated-gate FET being connected in series with the second insulated-gate FET, the first insulated gate FET and the second insulated gate FET having a common node coupled to the split-level output node and the first split-level input node coupled to the first output node and the second split-level input node coupled to the second output node. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the first insulated-gate field-effect transistor comprises a p-type insulated-gate field-effect transistor. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the second insulated-gate field-effect transistor comprises an n-type insulated gate field-effect transistor. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A voltage-level converter comprising: 
<claim-text>a static voltage-level converter including an input node, a first pull-up node, a second pull-up node, an inverter output node, and an output node; </claim-text>
<claim-text>a first transistor coupled to the input node and the first pull-up node; and </claim-text>
<claim-text>a second transistor coupled to the second pull-up node and the inverter output node. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the first transistor comprises an insulated gate field-effect transistor and the second transistor comprises an insulated-gate field-effect transistor. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the first transistor comprises a p-type insulated-gate field-effect transistor and the second transistor comprises a p-type insulated-gate field-effect transistor. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, further comprising: 
<claim-text>an inverter coupled to the output node. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein the inverter comprises: 
<claim-text>a single-input inverter. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein the inverter comprises: 
<claim-text>an n-type insulated-gate field-effect transistor coupled to the output node; </claim-text>
<claim-text>a first p-type insulated-gate field-effect transistor coupled to the inverter output node; </claim-text>
<claim-text>a second p-type insulated-gate field-effect transistor coupled to the static level converter, wherein the n-type insulated-gate field-effect transistor, the first p-type insulated-gate field-effect transistor, and the second p-type insulated-gate field-effect transistor are connected in series. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. A voltage-level converter comprising: 
<claim-text>a static voltage-level converter having an input node and an output node; </claim-text>
<claim-text>a first transistor coupled to the input node and the static voltage-level converter; and </claim-text>
<claim-text>a second transistor coupled to the static voltage-level converter. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein the first transistor comprises a p-type insulated-gate field-effect transistor. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, wherein the second transistor comprises a p-type insulated-gate field-effect transistor. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, further comprising: 
<claim-text>an inverter coupled to the output node. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein the inverter comprises a single-input inverter. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein the inverter comprises: 
<claim-text>a multiple-input inverter coupled to at least three outputs of the static voltage-level converter. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. A voltage-level converter comprising: 
<claim-text>a static voltage-level converter comprising an input node, an output node, a first pair of serially connected transistors, a second pair of serially connected transistors, and an inverter coupled between the first pair of serially connected transistors and the second pair of serially connected transistors; </claim-text>
<claim-text>a first transistor located between the first pair of serially connected transistors and coupled to the input node; and </claim-text>
<claim-text>a second transistor located between the second pair of serially connected transistors and coupled to the inverter. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00011">claim 19</dependent-claim-reference>, wherein the first transistor comprises an insulated-gate field-effect transistor. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00022">claim 20</dependent-claim-reference>, wherein the second transistor comprises an insulated-gate field-effect transistor. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, further comprising: 
<claim-text>a buffer coupled to the output node. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00022">claim 22</dependent-claim-reference>, wherein the buffer comprises a single-input inverter. </claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00022">claim 22</dependent-claim-reference>, wherein the buffer comprises: 
<claim-text>a multiple-input inverter coupled to at least three outputs of the static voltage-level converter. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00022">claim 24</dependent-claim-reference>, wherein the multiple-input inverter has an inverter output node and comprises: 
<claim-text>an n-type insulated-gate field-effect transistor; </claim-text>
<claim-text>a first p-type insulated-gate field-effect transistor; and </claim-text>
<claim-text>a second p-type insulated-gate field-effect transistor, wherein the n-type insulated-gate field-effect transistor, the first p-type insulated-gate field-effect transistor, and the second p-type insulated-gate field-effect are connected in series and the n-type insulated-gate field-effect transistor is coupled to the inverter output node, the first p-type insulated-gate field-effect transistor is coupled to the first pair of serially connected transistors, and the second p-type insulated-gate field-effect transistor is coupled to the inverter output node. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. A logic unit comprising: 
<claim-text>one or more first logic units adapted to operate at a first voltage; </claim-text>
<claim-text>one or more second logic units adapted to operate at a second voltage, the second voltage being greater than the first voltage; and </claim-text>
<claim-text>a voltage-level converter for coupling at least one of the one or more first logic units to at least one of the one or more second logic units, the voltage-level converter comprising: 
<claim-text>a first voltage-level converter comprising an input node coupled to the at least one of the one or more first logic units, an output node coupled to the at least one of the one or more second logic units, an inverter output node, a first pair of serially connected transistors, and a second pair of serially connected transistors; and </claim-text>
<claim-text>a first transistor located between the first pair of serially connected transistors and coupled to the input node; and </claim-text>
<claim-text>a second transistor located between the second pair of serially connected transistors and coupled to the inverter output node. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00022">claim 26</dependent-claim-reference>, wherein the first transistor comprises a first insulated-gate field-effect transistor and the second transistor comprises a second insulated-gate field-effect transistor. </claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. The voltage-level converter of <dependent-claim-reference depends_on="CLM-00022">claim 27</dependent-claim-reference>, wherein the first insulated-gate field-effect transistor comprises a p-type insulated-gate field-effect transistor and the second insulated-gate field-effect transistor comprises a p-type insulated-gate field-effect transistor.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3B</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001628A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001628A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001628A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001628A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001628A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001628A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001628A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001628A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001628A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001628A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001628A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030001628A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
