// Seed: 3187528611
module module_0 (
    output tri id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3,
    input wand id_4,
    input wand id_5,
    input uwire id_6,
    input wire void id_7,
    output uwire id_8,
    input uwire id_9,
    input uwire id_10,
    output supply0 id_11,
    input wand id_12,
    input tri id_13,
    input wand id_14,
    input tri1 id_15,
    output wire id_16,
    input wand id_17,
    input tri0 id_18,
    output supply1 id_19,
    input wor id_20,
    output tri0 id_21,
    input wand id_22,
    input uwire id_23,
    output uwire id_24,
    output wor id_25,
    input tri id_26,
    output wor id_27
);
  wire id_29, id_30;
  assign module_1.id_1 = 0;
  for (id_31 = id_13 == (id_14 == id_22); 1 ? id_13 : 1; id_19 = 1) wire id_32;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    output tri id_6,
    output tri1 id_7
);
  always if (-1) id_6 = id_0 == 1;
  assign id_6 = -1;
  assign id_6 = id_3 ? id_5 : -1;
  wire id_9, id_10;
  wire id_11;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_5,
      id_5,
      id_7,
      id_5,
      id_2,
      id_7,
      id_5,
      id_2,
      id_3,
      id_3,
      id_6,
      id_2,
      id_3,
      id_6,
      id_0,
      id_7,
      id_3,
      id_2,
      id_6,
      id_6,
      id_4,
      id_7
  );
endmodule
