%!PS-Adobe-3.0
%%Creator: Model Technology ModelSim - INTEL FPGA STARTER EDITION vsim 10.5b Simulator 2016.10 Oct  5 2016
%%Title: wave.ps
%%CreationDate: 2024-03-01 04:51:33 pm
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%PageOrder: ascend
%%Pages: 1
%%EndComments
%%BeginSetup
%%BeginFeature: *PageSize 3.3464566929133857x4.3307086614173231
<< /PageSize [240.94488188976376 311.81102362204729]
/ImagingBBox null
>> setpagedevice
%%EndFeature
%%EndSetup
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def/LC {1 index stringwidth pop lt {pop ()} if} def
/SW {stringwidth pop} def
/ESTR {   dup 3 add string   /CurrentStr exch def   exch 0 2 index getinterval   0 1 3 index 1 sub {     dup     2 index exch get exch     CurrentStr exch 3 -1 roll put   } for   pop   dup 1 2 2 index add {     CurrentStr exch 46 put   } for   pop} def
/LC {   exch  dup dup /CurrentStr exch def   SW 2 index gt {     CurrentStr length     dup     {       2 div cvi       3 index       CurrentStr SW       sub       dup 0 lt {         1 index         4 -1 roll         exch sub         3 1 roll       }       {         dup 5 index gt {           1 index 4 -1 roll add 3 1 roll         }         {           exit         } ifelse       } ifelse       3 index 2 index ESTR       1 index 0 eq {         exit       } if       pop     } loop     pop pop pop pop pop     CurrentStr   }   {     CurrentStr   } ifelse} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 118 def/LEdge 1138 def/REdge 2243 def/LabelWidth 1101 def
/Helvetica findfont [66 0 0 -66 0 0] makefont setfont
/originOffset   currentfont   /FontBBox get 1 get   currentfont  /FontMatrix get 3 get   mul   currentfont   /FontType get   42 eq {     1000000 div   } {     neg   } ifelse def
(/testbench_adder/dataa) MLW
(/testbench_adder/datab) MLW
(/testbench_adder/sum) MLW
% draw waveform shading
0 0 0 CL
(419) 1206 LC 1173 175 WT pop 0 originOffset 33 add RSS
[] 0 SD
3 setlinewidth
0 setlinejoin
2 setlinecap
1138 175 MT 1138 175 LT 1145 139 LT 2414 139 LT ST
1138 175 MT 1138 175 LT 1145 211 LT 2414 211 LT ST
(419) 1206 LC 1173 294 WT pop 0 originOffset 33 add RSS
1138 294 MT 1138 294 LT 1145 258 LT 2414 258 LT ST
1138 294 MT 1138 294 LT 1145 330 LT 2414 330 LT ST
(838) 1206 LC 1173 413 WT pop 0 originOffset 33 add RSS
1138 413 MT 1138 413 LT 1145 377 LT 2414 377 LT ST
1138 413 MT 1138 413 LT 1145 449 LT 2414 449 LT ST
% draw timeline
(0 ns) 9999 LC 1138 1754 WT TS RSS
1149 1646 MT 1149 1683 LS
1148 1665 MT 1150 1665 LS
1266 1646 MT 1266 1683 LS
1393 1646 MT 1393 1683 LS
1521 1646 MT 1521 1683 LS
1648 1646 MT 1648 1683 LS
1776 1619 MT 1776 1683 LS
1904 1646 MT 1904 1683 LS
2031 1646 MT 2031 1683 LS
2159 1646 MT 2159 1683 LS
2286 1646 MT 2286 1683 LS
2414 1619 MT 2414 1683 LS
(500 ns) 9999 LC 2414 1754 WT TS RSS
2542 1646 MT 2542 1683 LS
2669 1646 MT 2669 1683 LS
2797 1646 MT 2797 1683 LS
2924 1646 MT 2924 1683 LS
% draw grid
1648 118 MT 1648 1619 LS
2158 118 MT 2158 1619 LS
% draw waveforms
(/testbench_adder/dataa) 9999 LC 1101 210 WT TSE RSS
1641 118 MT 1655 118 LS
2151 118 MT 2165 118 LS
(419) 1206 LC 1173 175 WT pop 0 originOffset 33 add RSS
1138 175 MT 1138 175 LT 1145 139 LT 2414 139 LT ST
1138 175 MT 1138 175 LT 1145 211 LT 2414 211 LT ST
(/testbench_adder/datab) 9999 LC 1101 329 WT TSE RSS
1641 237 MT 1655 237 LS
2151 237 MT 2165 237 LS
(419) 1206 LC 1173 294 WT pop 0 originOffset 33 add RSS
1138 294 MT 1138 294 LT 1145 258 LT 2414 258 LT ST
1138 294 MT 1138 294 LT 1145 330 LT 2414 330 LT ST
(/testbench_adder/sum) 9999 LC 1101 448 WT TSE RSS
1641 356 MT 1655 356 LS
2151 356 MT 2165 356 LS
(838) 1206 LC 1173 413 WT pop 0 originOffset 33 add RSS
1138 413 MT 1138 413 LT 1145 377 LT 2414 377 LT ST
1138 413 MT 1138 413 LT 1145 449 LT 2414 449 LT ST
% draw footer
(Entity:testbench_adder  Architecture:stimulus  Date: Fri Mar 01 16:51:33 ART 2024   Row: 1 Page: 1) 9999 LC 118 1888 WT TSW RSS
grestore
showpage
%%EOF
