Analysis & Synthesis report for DE1_SoC
Thu Nov 02 12:10:17 2017
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Nov 02 12:10:17 2017               ;
; Quartus Prime Version       ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name               ; DE1_SoC                                         ;
; Top-level Entity Name       ; datamem                                         ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; datamem            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Thu Nov 02 12:10:08 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file zeroflag.sv
    Info (12023): Found entity 1: zeroflag File: C:/Users/yongqw2/Desktop/Lab3/zeroflag.sv Line: 3
    Info (12023): Found entity 2: zeroflag_testbench File: C:/Users/yongqw2/Desktop/Lab3/zeroflag.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computation.sv
    Info (12023): Found entity 1: computation File: C:/Users/yongqw2/Desktop/Lab3/computation.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/Users/yongqw2/Desktop/Lab3/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: C:/Users/yongqw2/Desktop/Lab3/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: C:/Users/yongqw2/Desktop/Lab3/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: C:/Users/yongqw2/Desktop/Lab3/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/yongqw2/Desktop/Lab3/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/yongqw2/Desktop/Lab3/instructmem.sv Line: 57
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/yongqw2/Desktop/Lab3/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/yongqw2/Desktop/Lab3/datamem.sv Line: 71
Info (12021): Found 2 design units, including 2 entities, in source file alu_mux8_1.sv
    Info (12023): Found entity 1: a_mux8_1 File: C:/Users/yongqw2/Desktop/Lab3/alu_mux8_1.sv Line: 3
    Info (12023): Found entity 2: a_mux_testbench File: C:/Users/yongqw2/Desktop/Lab3/alu_mux8_1.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file alu_mux4_1.sv
    Info (12023): Found entity 1: a_mux4_1 File: C:/Users/yongqw2/Desktop/Lab3/alu_mux4_1.sv Line: 3
    Info (12023): Found entity 2: a_mux4_1_testbench File: C:/Users/yongqw2/Desktop/Lab3/alu_mux4_1.sv Line: 14
Info (12021): Found 2 design units, including 2 entities, in source file alu_mux.sv
    Info (12023): Found entity 1: a_mux2_1 File: C:/Users/yongqw2/Desktop/Lab3/alu_mux.sv Line: 3
    Info (12023): Found entity 2: a_mux2_1_testbench File: C:/Users/yongqw2/Desktop/Lab3/alu_mux.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file alu_1b.sv
    Info (12023): Found entity 1: alu_1b File: C:/Users/yongqw2/Desktop/Lab3/alu_1b.sv Line: 3
    Info (12023): Found entity 2: alu_1b_testbench File: C:/Users/yongqw2/Desktop/Lab3/alu_1b.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/yongqw2/Desktop/Lab3/alu.sv Line: 3
    Info (12023): Found entity 2: alustim File: C:/Users/yongqw2/Desktop/Lab3/alu.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file add_sub.sv
    Info (12023): Found entity 1: add_sub File: C:/Users/yongqw2/Desktop/Lab3/add_sub.sv Line: 3
Info (12021): Found 3 design units, including 3 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/yongqw2/Desktop/Lab3/adder.sv Line: 3
    Info (12023): Found entity 2: adder_64 File: C:/Users/yongqw2/Desktop/Lab3/adder.sv Line: 19
    Info (12023): Found entity 3: adder_testbench File: C:/Users/yongqw2/Desktop/Lab3/adder.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register File: C:/Users/yongqw2/Desktop/Lab3/register.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: C:/Users/yongqw2/Desktop/Lab3/D_FF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/yongqw2/Desktop/Lab3/mux2_1.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: C:/Users/yongqw2/Desktop/Lab3/mux4_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: C:/Users/yongqw2/Desktop/Lab3/mux8_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: C:/Users/yongqw2/Desktop/Lab3/mux32_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec1_2.sv
    Info (12023): Found entity 1: dec1_2 File: C:/Users/yongqw2/Desktop/Lab3/dec1_2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dec1_4.sv
    Info (12023): Found entity 1: dec1_4 File: C:/Users/yongqw2/Desktop/Lab3/dec1_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec1_8.sv
    Info (12023): Found entity 1: dec1_8 File: C:/Users/yongqw2/Desktop/Lab3/dec1_8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec1_32.sv
    Info (12023): Found entity 1: dec1_32 File: C:/Users/yongqw2/Desktop/Lab3/dec1_32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/yongqw2/Desktop/Lab3/regfile.sv Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file sign_extension.sv
    Info (12023): Found entity 1: se19_64 File: C:/Users/yongqw2/Desktop/Lab3/sign_extension.sv Line: 1
    Info (12023): Found entity 2: se26_64 File: C:/Users/yongqw2/Desktop/Lab3/sign_extension.sv Line: 16
    Info (12023): Found entity 3: se9_64 File: C:/Users/yongqw2/Desktop/Lab3/sign_extension.sv Line: 31
    Info (12023): Found entity 4: zero12_64 File: C:/Users/yongqw2/Desktop/Lab3/sign_extension.sv Line: 47
    Info (12023): Found entity 5: zero16_64 File: C:/Users/yongqw2/Desktop/Lab3/sign_extension.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file instr_fetch.sv
    Info (12023): Found entity 1: instr_fetch File: C:/Users/yongqw2/Desktop/Lab3/instr_fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/yongqw2/Desktop/Lab3/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file op_mux2_1.sv
    Info (12023): Found entity 1: op_mux2_1 File: C:/Users/yongqw2/Desktop/Lab3/op_mux2_1.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file movkmake.sv
    Info (12023): Found entity 1: movkMake File: C:/Users/yongqw2/Desktop/Lab3/movkMake.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: controls File: C:/Users/yongqw2/Desktop/Lab3/control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Users/yongqw2/Desktop/Lab3/CPU.sv Line: 1
Info (12127): Elaborating entity "datamem" for the top level hierarchy
Warning (10175): Verilog HDL warning at datamem.sv(23): ignoring unsupported system task File: C:/Users/yongqw2/Desktop/Lab3/datamem.sv Line: 23
Info (10264): Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot File: C:/Users/yongqw2/Desktop/Lab3/datamem.sv Line: 43
Error (10232): Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range [63:0] for vector "read_data" File: C:/Users/yongqw2/Desktop/Lab3/datamem.sv Line: 58
Error (10232): Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range [63:0] for vector "read_data" File: C:/Users/yongqw2/Desktop/Lab3/datamem.sv Line: 58
Warning (10240): Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/yongqw2/Desktop/Lab3/datamem.sv Line: 55
Error (10166): SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic. File: C:/Users/yongqw2/Desktop/Lab3/datamem.sv Line: 55
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/yongqw2/Desktop/Lab3/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings
    Error: Peak virtual memory: 675 megabytes
    Error: Processing ended: Thu Nov 02 12:10:17 2017
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/yongqw2/Desktop/Lab3/output_files/DE1_SoC.map.smsg.


