{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697697371811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697697371812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 23:36:11 2023 " "Processing started: Wed Oct 18 23:36:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697697371812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697371812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697371812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697697371966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697697371966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyclone_v_top " "Found entity 1: cyclone_v_top" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697376718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697376718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v" { { "Info" "ISGN_ENTITY_NAME" "1 PUF " "Found entity 1: PUF" {  } { { "../sources/PUF.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697376719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697376719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v" { { "Info" "ISGN_ENTITY_NAME" "1 RO_basic " "Found entity 1: RO_basic" {  } { { "../sources/RO_basic.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697376719 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_wrapper " "Found entity 2: not_wrapper" {  } { { "../sources/RO_basic.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697376719 ""} { "Info" "ISGN_ENTITY_NAME" "3 nand_wrapper " "Found entity 3: nand_wrapper" {  } { { "../sources/RO_basic.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697376719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697376719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_group " "Found entity 1: Counter_group" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697376720 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697376720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697376720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/pre_PUF.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/pre_PUF.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_PUF " "Found entity 1: pre_PUF" {  } { { "../sources/pre_PUF.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/pre_PUF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697376720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697376720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cyclone_v_top " "Elaborating entity \"cyclone_v_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697697376759 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..4\] cyclone_v_top.v(15) " "Output port \"LEDG\[7..4\]\" at cyclone_v_top.v(15) has no driver" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697697376760 "|cyclone_v_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR cyclone_v_top.v(18) " "Output port \"LEDR\" at cyclone_v_top.v(18) has no driver" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697697376760 "|cyclone_v_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PUF PUF:PUF_inst0 " "Elaborating entity \"PUF\" for hierarchy \"PUF:PUF_inst0\"" {  } { { "../sources/cyclone_v_top.v" "PUF_inst0" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697376760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_PUF PUF:PUF_inst0\|pre_PUF:prePUF_inst0 " "Elaborating entity \"pre_PUF\" for hierarchy \"PUF:PUF_inst0\|pre_PUF:prePUF_inst0\"" {  } { { "../sources/PUF.v" "prePUF_inst0" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697376763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RO_basic PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|RO_basic:RO_basic_inst0 " "Elaborating entity \"RO_basic\" for hierarchy \"PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|RO_basic:RO_basic_inst0\"" {  } { { "../sources/pre_PUF.v" "RO_basic_inst0" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/pre_PUF.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697376765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_wrapper PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|RO_basic:RO_basic_inst0\|nand_wrapper:nand_wrapper_inst " "Elaborating entity \"nand_wrapper\" for hierarchy \"PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|RO_basic:RO_basic_inst0\|nand_wrapper:nand_wrapper_inst\"" {  } { { "../sources/RO_basic.v" "nand_wrapper_inst" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697376767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_wrapper PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|RO_basic:RO_basic_inst0\|not_wrapper:inverter_array\[1\].not_wrapper_inst " "Elaborating entity \"not_wrapper\" for hierarchy \"PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|RO_basic:RO_basic_inst0\|not_wrapper:inverter_array\[1\].not_wrapper_inst\"" {  } { { "../sources/RO_basic.v" "inverter_array\[1\].not_wrapper_inst" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697376770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_group PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|Counter_group:Counter_group_inst " "Elaborating entity \"Counter_group\" for hierarchy \"PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|Counter_group:Counter_group_inst\"" {  } { { "../sources/pre_PUF.v" "Counter_group_inst" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/pre_PUF.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697376828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|Counter_group:Counter_group_inst\|Counter:counter1 " "Elaborating entity \"Counter\" for hierarchy \"PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|Counter_group:Counter_group_inst\|Counter:counter1\"" {  } { { "../sources/Counter_group.v" "counter1" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697376831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Counter_group.v(79) " "Verilog HDL assignment warning at Counter_group.v(79): truncated value with size 32 to match size of target (16)" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697697376833 "|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|Counter_group:Counter_group_inst|Counter:counter1"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "PUF:PUF_inst0\|pre_PUF:prePUF_inst3\|Counter_group:Counter_group_inst\|Mux1 " "Found clock multiplexer PUF:PUF_inst0\|pre_PUF:prePUF_inst3\|Counter_group:Counter_group_inst\|Mux1" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 22 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1697697377247 "|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|Counter_group:Counter_group_inst|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "PUF:PUF_inst0\|pre_PUF:prePUF_inst3\|Counter_group:Counter_group_inst\|Mux0 " "Found clock multiplexer PUF:PUF_inst0\|pre_PUF:prePUF_inst3\|Counter_group:Counter_group_inst\|Mux0" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1697697377247 "|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst3|Counter_group:Counter_group_inst|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "PUF:PUF_inst0\|pre_PUF:prePUF_inst2\|Counter_group:Counter_group_inst\|Mux1 " "Found clock multiplexer PUF:PUF_inst0\|pre_PUF:prePUF_inst2\|Counter_group:Counter_group_inst\|Mux1" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 22 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1697697377247 "|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|Counter_group:Counter_group_inst|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "PUF:PUF_inst0\|pre_PUF:prePUF_inst2\|Counter_group:Counter_group_inst\|Mux0 " "Found clock multiplexer PUF:PUF_inst0\|pre_PUF:prePUF_inst2\|Counter_group:Counter_group_inst\|Mux0" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1697697377247 "|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst2|Counter_group:Counter_group_inst|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "PUF:PUF_inst0\|pre_PUF:prePUF_inst1\|Counter_group:Counter_group_inst\|Mux1 " "Found clock multiplexer PUF:PUF_inst0\|pre_PUF:prePUF_inst1\|Counter_group:Counter_group_inst\|Mux1" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 22 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1697697377247 "|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|Counter_group:Counter_group_inst|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "PUF:PUF_inst0\|pre_PUF:prePUF_inst1\|Counter_group:Counter_group_inst\|Mux0 " "Found clock multiplexer PUF:PUF_inst0\|pre_PUF:prePUF_inst1\|Counter_group:Counter_group_inst\|Mux0" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1697697377247 "|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst1|Counter_group:Counter_group_inst|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|Counter_group:Counter_group_inst\|Mux1 " "Found clock multiplexer PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|Counter_group:Counter_group_inst\|Mux1" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 22 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1697697377247 "|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|Counter_group:Counter_group_inst|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|Counter_group:Counter_group_inst\|Mux0 " "Found clock multiplexer PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|Counter_group:Counter_group_inst\|Mux0" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1697697377247 "|cyclone_v_top|PUF:PUF_inst0|pre_PUF:prePUF_inst0|Counter_group:Counter_group_inst|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1697697377247 ""}
{ "Warning" "WMLS_MLS_REDUCED_DFFS_HEAD" "" "Reduced registers with stuck control signals" { { "Warning" "WMLS_MLS_REDUCED_DFF" "PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|Counter_group:Counter_group_inst\|Response aload clrn & (!prn # adata) " "Reduced register \"PUF:PUF_inst0\|pre_PUF:prePUF_inst0\|Counter_group:Counter_group_inst\|Response\" with stuck signal \"aload\" to clrn & (!prn # adata)" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 7 -1 0 } }  } 0 13007 "Reduced register \"%1!s!\" with stuck signal \"%2!s!\" to %3!s!" 0 0 "Design Software" 0 -1 1697697377354 ""}  } {  } 0 13006 "Reduced registers with stuck control signals" 0 0 "Analysis & Synthesis" 0 -1 1697697377354 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697377467 "|cyclone_v_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697697377467 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "114 " "114 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697697377476 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "C5G_Default 61 " "Ignored 61 assignments for entity \"C5G_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50_B5B -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50_B5B -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50_B6A -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50_B6A -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to CLOCK_50_B7A -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to CLOCK_50_B7A -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to CLOCK_50_B8A -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to CLOCK_50_B8A -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CPU_RESET_n -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CPU_RESET_n -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to KEY\[0\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to KEY\[0\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to KEY\[1\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to KEY\[1\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to KEY\[2\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to KEY\[2\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to KEY\[3\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to KEY\[3\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[0\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[0\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[1\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[1\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[2\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[2\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[3\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[3\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[4\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[4\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[5\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[5\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[6\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[6\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[7\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[7\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[8\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[8\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[9\] -entity C5G_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.2 V\" -to SW\[9\] -entity C5G_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity C5G_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity C5G_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity C5G_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1697697377490 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1697697377490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697697377614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697377614 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|CPU_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697697377687 "|cyclone_v_top|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697697377687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697697377688 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697697377688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697697377688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697697377695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 23:36:17 2023 " "Processing ended: Wed Oct 18 23:36:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697697377695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697697377695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697697377695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697377695 ""}
