Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jul  6 13:17:52 2024
| Host         : Hraesvelgr running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_asdf_methodology_drc_routed.rpt -pb TOP_asdf_methodology_drc_routed.pb -rpx TOP_asdf_methodology_drc_routed.rpx
| Design       : TOP_asdf
| Device       : xc7z030fbg676-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 395
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 11         |
| SYNTH-14  | Warning  | DSP cannot absorb non-zero init register               | 92         |
| TIMING-6  | Warning  | No common primary clock between related clocks         | 7          |
| TIMING-7  | Warning  | No common node between related clocks                  | 7          |
| TIMING-17 | Warning  | Non-clocked sequential cell                            | 109        |
| TIMING-18 | Warning  | Missing input or output delay                          | 143        |
| TIMING-24 | Warning  | Overridden Max delay datapath only                     | 5          |
| TIMING-25 | Warning  | Invalid clock waveform on gigabit transceiver (GT)     | 3          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects            | 8          |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 5          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 5          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X18Y85 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/data_sync_reg6 in site SLICE_X111Y6 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/ack_sync_reg1 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/time_out_wait_bypass_reg in site SLICE_X67Y13 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_gt_cplllock_i/s_level_out_d5_reg in site SLICE_X104Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/data_sync_reg6 in site SLICE_X111Y23 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/ack_sync_reg1 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/time_out_wait_bypass_reg in site SLICE_X89Y31 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_gt_cplllock_i/s_level_out_d5_reg in site SLICE_X104Y28 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X86Y1 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X62Y4 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X103Y8 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X63Y16 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-14#1 Warning
DSP cannot absorb non-zero init register  
Register U33_0/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#2 Warning
DSP cannot absorb non-zero init register  
Register U33_0/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#3 Warning
DSP cannot absorb non-zero init register  
Register U33_0/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#4 Warning
DSP cannot absorb non-zero init register  
Register U33_0/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#5 Warning
DSP cannot absorb non-zero init register  
Register U33_1/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#6 Warning
DSP cannot absorb non-zero init register  
Register U33_1/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#7 Warning
DSP cannot absorb non-zero init register  
Register U33_1/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#8 Warning
DSP cannot absorb non-zero init register  
Register U33_1/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#9 Warning
DSP cannot absorb non-zero init register  
Register U33_10/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#10 Warning
DSP cannot absorb non-zero init register  
Register U33_10/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#11 Warning
DSP cannot absorb non-zero init register  
Register U33_10/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#12 Warning
DSP cannot absorb non-zero init register  
Register U33_10/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#13 Warning
DSP cannot absorb non-zero init register  
Register U33_11/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#14 Warning
DSP cannot absorb non-zero init register  
Register U33_11/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#15 Warning
DSP cannot absorb non-zero init register  
Register U33_11/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#16 Warning
DSP cannot absorb non-zero init register  
Register U33_11/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#17 Warning
DSP cannot absorb non-zero init register  
Register U33_12/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#18 Warning
DSP cannot absorb non-zero init register  
Register U33_12/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#19 Warning
DSP cannot absorb non-zero init register  
Register U33_12/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#20 Warning
DSP cannot absorb non-zero init register  
Register U33_12/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#21 Warning
DSP cannot absorb non-zero init register  
Register U33_13/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#22 Warning
DSP cannot absorb non-zero init register  
Register U33_13/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#23 Warning
DSP cannot absorb non-zero init register  
Register U33_13/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#24 Warning
DSP cannot absorb non-zero init register  
Register U33_13/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#25 Warning
DSP cannot absorb non-zero init register  
Register U33_14/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#26 Warning
DSP cannot absorb non-zero init register  
Register U33_14/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#27 Warning
DSP cannot absorb non-zero init register  
Register U33_14/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#28 Warning
DSP cannot absorb non-zero init register  
Register U33_14/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#29 Warning
DSP cannot absorb non-zero init register  
Register U33_15/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#30 Warning
DSP cannot absorb non-zero init register  
Register U33_15/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#31 Warning
DSP cannot absorb non-zero init register  
Register U33_15/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#32 Warning
DSP cannot absorb non-zero init register  
Register U33_15/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#33 Warning
DSP cannot absorb non-zero init register  
Register U33_16/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#34 Warning
DSP cannot absorb non-zero init register  
Register U33_16/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#35 Warning
DSP cannot absorb non-zero init register  
Register U33_16/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#36 Warning
DSP cannot absorb non-zero init register  
Register U33_16/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#37 Warning
DSP cannot absorb non-zero init register  
Register U33_17/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#38 Warning
DSP cannot absorb non-zero init register  
Register U33_17/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#39 Warning
DSP cannot absorb non-zero init register  
Register U33_17/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#40 Warning
DSP cannot absorb non-zero init register  
Register U33_17/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#41 Warning
DSP cannot absorb non-zero init register  
Register U33_18/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#42 Warning
DSP cannot absorb non-zero init register  
Register U33_18/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#43 Warning
DSP cannot absorb non-zero init register  
Register U33_18/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#44 Warning
DSP cannot absorb non-zero init register  
Register U33_18/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#45 Warning
DSP cannot absorb non-zero init register  
Register U33_19/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#46 Warning
DSP cannot absorb non-zero init register  
Register U33_19/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#47 Warning
DSP cannot absorb non-zero init register  
Register U33_19/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#48 Warning
DSP cannot absorb non-zero init register  
Register U33_19/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#49 Warning
DSP cannot absorb non-zero init register  
Register U33_2/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#50 Warning
DSP cannot absorb non-zero init register  
Register U33_2/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#51 Warning
DSP cannot absorb non-zero init register  
Register U33_2/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#52 Warning
DSP cannot absorb non-zero init register  
Register U33_2/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#53 Warning
DSP cannot absorb non-zero init register  
Register U33_20/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#54 Warning
DSP cannot absorb non-zero init register  
Register U33_20/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#55 Warning
DSP cannot absorb non-zero init register  
Register U33_20/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#56 Warning
DSP cannot absorb non-zero init register  
Register U33_20/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#57 Warning
DSP cannot absorb non-zero init register  
Register U33_21/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#58 Warning
DSP cannot absorb non-zero init register  
Register U33_21/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#59 Warning
DSP cannot absorb non-zero init register  
Register U33_21/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#60 Warning
DSP cannot absorb non-zero init register  
Register U33_21/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#61 Warning
DSP cannot absorb non-zero init register  
Register U33_22/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#62 Warning
DSP cannot absorb non-zero init register  
Register U33_22/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#63 Warning
DSP cannot absorb non-zero init register  
Register U33_22/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#64 Warning
DSP cannot absorb non-zero init register  
Register U33_22/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#65 Warning
DSP cannot absorb non-zero init register  
Register U33_3/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#66 Warning
DSP cannot absorb non-zero init register  
Register U33_3/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#67 Warning
DSP cannot absorb non-zero init register  
Register U33_3/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#68 Warning
DSP cannot absorb non-zero init register  
Register U33_3/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#69 Warning
DSP cannot absorb non-zero init register  
Register U33_4/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#70 Warning
DSP cannot absorb non-zero init register  
Register U33_4/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#71 Warning
DSP cannot absorb non-zero init register  
Register U33_4/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#72 Warning
DSP cannot absorb non-zero init register  
Register U33_4/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#73 Warning
DSP cannot absorb non-zero init register  
Register U33_5/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#74 Warning
DSP cannot absorb non-zero init register  
Register U33_5/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#75 Warning
DSP cannot absorb non-zero init register  
Register U33_5/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#76 Warning
DSP cannot absorb non-zero init register  
Register U33_5/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#77 Warning
DSP cannot absorb non-zero init register  
Register U33_6/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#78 Warning
DSP cannot absorb non-zero init register  
Register U33_6/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#79 Warning
DSP cannot absorb non-zero init register  
Register U33_6/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#80 Warning
DSP cannot absorb non-zero init register  
Register U33_6/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#81 Warning
DSP cannot absorb non-zero init register  
Register U33_7/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#82 Warning
DSP cannot absorb non-zero init register  
Register U33_7/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#83 Warning
DSP cannot absorb non-zero init register  
Register U33_7/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#84 Warning
DSP cannot absorb non-zero init register  
Register U33_7/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#85 Warning
DSP cannot absorb non-zero init register  
Register U33_8/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#86 Warning
DSP cannot absorb non-zero init register  
Register U33_8/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#87 Warning
DSP cannot absorb non-zero init register  
Register U33_8/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#88 Warning
DSP cannot absorb non-zero init register  
Register U33_8/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#89 Warning
DSP cannot absorb non-zero init register  
Register U33_9/U1/gain_V_reg[3] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#90 Warning
DSP cannot absorb non-zero init register  
Register U33_9/U1/gain_V_reg[4] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#91 Warning
DSP cannot absorb non-zero init register  
Register U33_9/U1/gain_V_reg[6] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

SYNTH-14#92 Warning
DSP cannot absorb non-zero init register  
Register U33_9/U1/gain_V_reg[9] cannot be absorbed into DSP block due to its non-zero INIT value.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out2_main_clock and ADC_DESER1_n_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks ADC_DESER1_n_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out2_main_clock and ADC_DESER1_n_1_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks ADC_DESER1_n_1_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_out2_main_clock and ADC_DESER1_n_1_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks ADC_DESER1_n_1_2]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_out2_main_clock and clk_div_out2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks clk_div_out2]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_out2_main_clock and clk_div_out2_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks clk_div_out2_1]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clk_out2_main_clock and clk_div_out2_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks clk_div_out2_2]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks clk_out2_main_clock and clk_div_out2_3 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks clk_div_out2_3]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_out2_main_clock and ADC_DESER1_n_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks ADC_DESER1_n_1]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_out2_main_clock and ADC_DESER1_n_1_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks ADC_DESER1_n_1_1]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks clk_out2_main_clock and ADC_DESER1_n_1_2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks ADC_DESER1_n_1_2]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks clk_out2_main_clock and clk_div_out2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks clk_div_out2]
Related violations: <none>

TIMING-7#5 Warning
No common node between related clocks  
The clocks clk_out2_main_clock and clk_div_out2_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks clk_div_out2_1]
Related violations: <none>

TIMING-7#6 Warning
No common node between related clocks  
The clocks clk_out2_main_clock and clk_div_out2_2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks clk_div_out2_2]
Related violations: <none>

TIMING-7#7 Warning
No common node between related clocks  
The clocks clk_out2_main_clock and clk_div_out2_3 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_main_clock] -to [get_clocks clk_div_out2_3]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_COUNTER_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_COUNTER_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_COUNTER_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_COUNTER_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_COUNTER_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_COUNTER_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_COUNTER_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_PORT_inst/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_READ_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_SHIFT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_STATUS_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/DNA_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/FSM_onehot_SM_SEC_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/FSM_onehot_SM_SEC_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/FSM_onehot_SM_SEC_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/FSM_onehot_SM_SEC_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg[95]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg[127]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/data_sync_reg1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/data_sync_reg2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/data_sync_reg3/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/data_sync_reg4/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/data_sync_reg5/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/data_sync_reg6/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/cpllpd_wait_reg[95]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/cpllreset_wait_reg[127]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/data_sync_reg1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/data_sync_reg2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/data_sync_reg3/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/data_sync_reg4/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/data_sync_reg5/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/data_sync_reg6/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[0] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[1] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[2] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[3] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[4] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[5] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[6] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[7] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[0] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[1] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[2] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[3] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[4] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[5] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[6] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[7] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[0] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[1] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[2] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[3] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[4] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[5] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[6] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[7] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[0] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[1] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[2] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[3] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[4] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[5] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[6] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[7] relative to clock(s) ADC_1_CLK_A_P, ADC_1_CLK_B_P
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_N[0] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_N[1] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_N[2] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_N[3] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_N[4] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_N[5] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_N[6] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_N[7] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_P[0] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_P[1] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_P[2] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_P[3] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_P[4] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_P[5] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_P[6] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_A_P[7] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_N[0] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_N[1] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_N[2] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_N[3] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_N[4] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_N[5] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_N[6] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_N[7] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_P[0] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_P[1] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_P[2] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_P[3] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_P[4] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_P[5] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_P[6] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on ADC_2_DATA_B_P[7] relative to clock(s) ADC_2_CLK_A_P, ADC_2_CLK_B_P
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_N[0] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_N[1] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_N[2] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_N[3] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_N[4] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_N[5] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_N[6] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_N[7] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_P[0] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_P[1] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_P[2] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_P[3] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_P[4] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_P[5] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_P[6] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_A_P[7] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_N[0] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_N[1] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_N[2] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_N[3] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_N[4] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_N[5] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_N[6] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_N[7] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_P[0] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_P[1] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_P[2] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_P[3] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_P[4] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_P[5] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_P[6] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on ADC_3_DATA_B_P[7] relative to clock(s) ADC_3_CLK_A_P, ADC_3_CLK_B_P
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_N[0] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_N[1] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_N[2] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_N[3] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_N[4] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_N[5] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_N[6] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_N[7] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_P[0] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_P[1] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_P[2] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_P[3] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_P[4] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_P[5] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_P[6] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_A_P[7] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_N[0] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_N[1] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_N[2] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_N[3] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_N[4] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_N[5] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_N[6] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_N[7] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_P[0] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_P[1] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_P[2] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_P[3] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_P[4] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_P[5] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_P[6] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on ADC_4_DATA_B_P[7] relative to clock(s) ADC_4_CLK_A_P, ADC_4_CLK_B_P
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on BOARDPOSITION[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on BOARDPOSITION[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An input delay is missing on SLAVE_I2C_SCL_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An input delay is missing on SLAVE_I2C_SDA_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An output delay is missing on SMADC_1_CLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An output delay is missing on SMADC_1_CSA relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on SMADC_1_CSB relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An output delay is missing on SMADC_1_MOSI relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An output delay is missing on SMADC_2_MOSI relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An output delay is missing on SMADC_3_MOSI relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An output delay is missing on SMADC_4_MOSI relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An output delay is missing on SPI_CLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An output delay is missing on SPI_CS relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An output delay is missing on SPI_MOSI_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An output delay is missing on SPI_MOSI_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 93 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_main_clock and testADCClk overrides a set_max_delay -datapath_only (position 138). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 94 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_main_clock and clk_fpga_0 overrides a set_max_delay -datapath_only (position 174). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 94 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_main_clock and clk_fpga_0 overrides a set_max_delay -datapath_only (position 176). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 94 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_main_clock and clk_fpga_0 overrides a set_max_delay -datapath_only (position 184). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 94 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_main_clock and clk_fpga_0 overrides a set_max_delay -datapath_only (position 186). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-25#1 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK defined on the transceiver output pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 5.120. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#2 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK defined on the transceiver output pin zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 5.120. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

TIMING-25#3 Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK defined on the transceiver output pin zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is UNDEFINED and the user-defined clock period is 5.120. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '25' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 876)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '4' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc (Line: 82)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '24' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 872)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '3' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc (Line: 78)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '11' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xdc (Line: 82)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '32' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 988)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '10' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xdc (Line: 78)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '31' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 984)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK] (Source: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 876))
Previous: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK] (Source: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc (Line: 82))
Related violations: <none>

XDCC-1#2 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK] (Source: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 872))
Previous: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK] (Source: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc (Line: 78))
Related violations: <none>

XDCC-1#3 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK] (Source: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 988))
Previous: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK] (Source: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xdc (Line: 82))
Related violations: <none>

XDCC-1#4 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK] (Source: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 984))
Previous: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK] (Source: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xdc (Line: 78))
Related violations: <none>

XDCC-1#5 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 -name clk_fpga_0 [get_pins {PS7_i/FCLKCLK[0]}] (Source: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 32))
Previous: create_clock -period 8.000 -name clk_fpga_0 [get_pins {PS7_i/FCLKCLK[0]}] (Source: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc (Line: 20))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK] (Source: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 876))
Previous: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK] (Source: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc (Line: 82))
Related violations: <none>

XDCC-7#2 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK] (Source: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 872))
Previous: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK] (Source: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc (Line: 78))
Related violations: <none>

XDCC-7#3 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK] (Source: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 988))
Previous: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK] (Source: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xdc (Line: 82))
Related violations: <none>

XDCC-7#4 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK] (Source: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 984))
Previous: create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK] (Source: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xdc (Line: 78))
Related violations: <none>

XDCC-7#5 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 -name clk_fpga_0 [get_pins {PS7_i/FCLKCLK[0]}] (Source: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/constrs_1/imports/HDL/DT5560_pins.xdc (Line: 32))
Previous: create_clock -period 8.000 -name clk_fpga_0 [get_pins {PS7_i/FCLKCLK[0]}] (Source: c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf/asdf.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc (Line: 20))
Related violations: <none>


