// Seed: 8750676
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wor id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 : 1] id_8;
  wire id_9;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd67
) (
    input  wand  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  wire  id_3,
    input  tri0  id_4,
    input  wand  id_5
);
  wire _id_7;
  wire [id_7 : 1] id_8;
  initial begin : LABEL_0
    wait (id_1 == 1);
    $signed(39);
    ;
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
