$date
	Fri Jun 18 23:29:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module nand_4bits_tb $end
$var wire 4 ! yy [3:0] $end
$var reg 4 " aa [3:0] $end
$var reg 4 # bb [3:0] $end
$scope module nand_4bits $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 4 & Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 &
b11 %
b0 $
b11 #
b0 "
b1111 !
$end
#1000
b100 "
b100 $
#2000
b1101 !
b1101 &
b111 #
b111 %
b10 "
b10 $
#3000
b11 !
b11 &
b1111 #
b1111 %
b1100 "
b1100 $
#4000
b1111 !
b1111 &
b11 #
b11 %
b1000 "
b1000 $
#5000
