# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.bench_serial_in
# vsim lib_BENCH.bench_serial_in 
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "fsm_shift_write(A)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench_serial_in(arch)#1
# Loading lib_vhdl.present_library
# Loading lib_vhdl.fsm_shift_write(a)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lib_vhdl.ascii_to_hexa(a)#1
# Loading lib_vhdl.shift_register_64_bits(a)#1
quit -sim
vsim lib_BENCH.bench_serial_in
# vsim lib_BENCH.bench_serial_in 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench_serial_in(arch)#1
# Loading lib_vhdl.present_library
# Loading lib_vhdl.fsm_shift_write(a)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lib_vhdl.ascii_to_hexa(a)#1
# Loading lib_vhdl.shift_register_64_bits(a)#1
add wave -position insertpoint  \
sim:/bench_serial_in/address_s \
sim:/bench_serial_in/address_s_unsigned \
sim:/bench_serial_in/bram_16x8_s \
sim:/bench_serial_in/clk_s \
sim:/bench_serial_in/converter_out_s \
sim:/bench_serial_in/enable_s \
sim:/bench_serial_in/ram_out_s \
sim:/bench_serial_in/reg_out_s \
sim:/bench_serial_in/reset_s \
sim:/bench_serial_in/shift_s \
sim:/bench_serial_in/start_s
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench_serial_in
# ** Failure: END OF SIMULATION
#    Time: 224 ns  Iteration: 0  Process: /bench_serial_in/line__68 File: serial_in_bench.vhd
# Break in Process line__68 at serial_in_bench.vhd line 90
