input: ak lab-3

source: |
  transfer:
    out 2           ; загрузка старшего бита аккумулятора в буфер вывода
    sign 0          ; сдвиг влево на 1 бит аккумулятора и регистра данных в slave, если sclk = 1
    in 1            ; загрузка бита из буфера ввода в младший бит аккумулятора
    store *2        ; сохранение результата передачи
    iret

  print:
    movh                ; смещаю младший байт [7:0] в старший байт [31:24]
    store *2            ; сохраняю передаваемый байт в ячейку 2
    load 16             ; счётчик прерываний для передачи 8-ми битов
    store *3

    sign 3              ; CS = 0
    ei
    char:
        load *2         ; загружаю передаваемый символ. После этой инструкции по таймеру происходит прерывание
        load *3
        dec             ; декремент счетчика
        store *3
        jne char
    di
    sign 3              ; CS = 1
    load *2
    ret

  _start:
    vec                 ; вектор прерывания - 0 (в аккумуляторе изначально значение 0)
    func transfer       ; устанавливаю функцию transfer как обработчик прерывания
    store *0
    timer 7             ; установка таймера с задержкой в 7 тактов

    sign 3              ; устанавливаю cs в 1
    load 1
    loop:               ; передаю принятые символы на вывод в slave, пока не пришел 0 со slave
        call print
        cmp 0
        jne loop

    call print          ; передаю 0-терминатор в буфер
    halt



machine_code: |-
  [{"_start": 20},
   {"index": 0, "opcode": "out", "arg": 2},
   {"index": 1, "opcode": "sign", "arg": 0},
   {"index": 2, "opcode": "in", "arg": 1},
   {"index": 3, "opcode": "store", "arg": "*2"},
   {"index": 4, "opcode": "iret"},
   {"index": 5, "opcode": "movh"},
   {"index": 6, "opcode": "store", "arg": "*2"},
   {"index": 7, "opcode": "load", "arg": 16},
   {"index": 8, "opcode": "store", "arg": "*3"},
   {"index": 9, "opcode": "sign", "arg": 3},
   {"index": 10, "opcode": "ei"},
   {"index": 11, "opcode": "load", "arg": "*2"},
   {"index": 12, "opcode": "load", "arg": "*3"},
   {"index": 13, "opcode": "dec"},
   {"index": 14, "opcode": "store", "arg": "*3"},
   {"index": 15, "opcode": "jne", "arg": 11},
   {"index": 16, "opcode": "di"},
   {"index": 17, "opcode": "sign", "arg": 3},
   {"index": 18, "opcode": "load", "arg": "*2"},
   {"index": 19, "opcode": "ret"},
   {"index": 20, "opcode": "vec"},
   {"index": 21, "opcode": "func", "arg": 0},
   {"index": 22, "opcode": "store", "arg": "*0"},
   {"index": 23, "opcode": "timer", "arg": 7},
   {"index": 24, "opcode": "sign", "arg": 3},
   {"index": 25, "opcode": "load", "arg": 1},
   {"index": 26, "opcode": "call", "arg": 5},
   {"index": 27, "opcode": "cmp", "arg": 0},
   {"index": 28, "opcode": "jne", "arg": 26},
   {"index": 29, "opcode": "call", "arg": 5},
   {"index": 30, "opcode": "halt"}]

output: |
  ak lab-3

  ticks_count: 3891
  instructions_count: 1734

out_processor: |
  DEBUG: [20: vec ] - TICK: 0 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [21: func 0] - TICK: 1 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [22: store *0] - TICK: 2 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [23: timer 7] - TICK: 3 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [24: sign 3] - TICK: 4 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [25: load 1] - TICK: 5 | ACC: 1 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [26: call 5] - TICK: 6 | ACC: 1 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [26: call 5] - TICK: 7 | ACC: 1 | BUF: 1 | STACK: -1 | ADDR: -1 | ALU_OUT: 1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [26: call 5] - TICK: 8 | ACC: 26 | BUF: 1 | STACK: -1 | ADDR: -1 | ALU_OUT: 26 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [26: call 5] - TICK: 9 | ACC: 1 | BUF: 1 | STACK: -1 | ADDR: -1 | ALU_OUT: 1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [5: movh ] - TICK: 10 | ACC: 16777216 | BUF: 1 | STACK: -1 | ADDR: -1 | ALU_OUT: 16777216 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [6: store *2] - TICK: 11 | ACC: 16777216 | BUF: 1 | STACK: -1 | ADDR: 2 | ALU_OUT: 16777216 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [7: load 16] - TICK: 12 | ACC: 16 | BUF: 1 | STACK: -1 | ADDR: 2 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [8: store *3] - TICK: 13 | ACC: 16 | BUF: 1 | STACK: -1 | ADDR: 3 | ALU_OUT: 16 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: sign 3] - TICK: 14 | ACC: 16 | BUF: 1 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [10: ei ] - TICK: 15 | ACC: 16 | BUF: 1 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 16 | ACC: 16777216 | BUF: 1 | STACK: -1 | ADDR: 2 | ALU_OUT: 16777216 | MEM_OUT: 16777216 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 17 | ACC: 16777216 | BUF: 1 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 18 | ACC: 16777216 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: 16777216 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 19 | ACC: 12 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 20 | ACC: 16777216 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: 16777216 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 21 | ACC: 16777216 | BUF: 16777216 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 22 | ACC: 16777216 | BUF: 16777216 | STACK: -3 | ADDR: -3 | ALU_OUT: 16777216 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 23 | ACC: 16777216 | BUF: 16777216 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 24 | ACC: 16777216 | BUF: 16777216 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 25 | ACC: 33554432 | BUF: 16777216 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 26 | ACC: 33554432 | BUF: 16777216 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 27 | ACC: 33554432 | BUF: 16777216 | STACK: -3 | ADDR: 2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 28 | ACC: 33554432 | BUF: 16777216 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 29 | ACC: 16777216 | BUF: 16777216 | STACK: -3 | ADDR: -3 | ALU_OUT: 16777216 | MEM_OUT: 16777216 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 30 | ACC: 16777216 | BUF: 16777216 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 31 | ACC: 16777216 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 32 | ACC: 16777216 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 33 | ACC: 16777216 | BUF: 16777216 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 34 | ACC: 16 | BUF: 16777216 | STACK: -1 | ADDR: 3 | ALU_OUT: 16 | MEM_OUT: 16 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 35 | ACC: 15 | BUF: 16777216 | STACK: -1 | ADDR: 3 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 36 | ACC: 15 | BUF: 16777216 | STACK: -1 | ADDR: 3 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 37 | ACC: 15 | BUF: 16777216 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 38 | ACC: 15 | BUF: 16777216 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 39 | ACC: 33554432 | BUF: 16777216 | STACK: -1 | ADDR: 2 | ALU_OUT: 33554432 | MEM_OUT: 33554432 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 40 | ACC: 33554432 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 41 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 42 | ACC: 12 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 43 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 44 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 45 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 46 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 47 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 48 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 49 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 50 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 51 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 52 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: 33554432 | MEM_OUT: 33554432 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 53 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 54 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 55 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 56 | ACC: 33554432 | BUF: 33554432 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 57 | ACC: 15 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 15 | MEM_OUT: 15 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 58 | ACC: 14 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 59 | ACC: 14 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 60 | ACC: 14 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 61 | ACC: 14 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 62 | ACC: 33554432 | BUF: 33554432 | STACK: -1 | ADDR: 2 | ALU_OUT: 33554432 | MEM_OUT: 33554432 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 63 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 64 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 65 | ACC: 12 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 66 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 67 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 68 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 69 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 70 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 71 | ACC: 67108864 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 72 | ACC: 67108865 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 73 | ACC: 67108865 | BUF: 33554432 | STACK: -3 | ADDR: 2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 74 | ACC: 67108865 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 75 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: 33554432 | MEM_OUT: 33554432 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 76 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 77 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 78 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 79 | ACC: 33554432 | BUF: 33554432 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 80 | ACC: 14 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 14 | MEM_OUT: 14 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 81 | ACC: 13 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 13 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 82 | ACC: 13 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 13 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 83 | ACC: 13 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 84 | ACC: 13 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 85 | ACC: 67108865 | BUF: 33554432 | STACK: -1 | ADDR: 2 | ALU_OUT: 67108865 | MEM_OUT: 67108865 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 86 | ACC: 67108865 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 87 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 88 | ACC: 12 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 89 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 90 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 91 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 92 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 93 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 94 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 95 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 96 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 97 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 98 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: 67108865 | MEM_OUT: 67108865 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 99 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 100 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 101 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 102 | ACC: 67108865 | BUF: 67108865 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 103 | ACC: 13 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 13 | MEM_OUT: 13 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 104 | ACC: 12 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 105 | ACC: 12 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 106 | ACC: 12 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 107 | ACC: 12 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 108 | ACC: 67108865 | BUF: 67108865 | STACK: -1 | ADDR: 2 | ALU_OUT: 67108865 | MEM_OUT: 67108865 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 109 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 110 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 111 | ACC: 12 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 112 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 113 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 114 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 115 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 116 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 117 | ACC: 134217730 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 118 | ACC: 134217731 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 119 | ACC: 134217731 | BUF: 67108865 | STACK: -3 | ADDR: 2 | ALU_OUT: 134217731 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 120 | ACC: 134217731 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 121 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: 67108865 | MEM_OUT: 67108865 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 122 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 123 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 124 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 125 | ACC: 67108865 | BUF: 67108865 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 126 | ACC: 12 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 127 | ACC: 11 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 11 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 128 | ACC: 11 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 11 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 129 | ACC: 11 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 130 | ACC: 11 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 131 | ACC: 134217731 | BUF: 67108865 | STACK: -1 | ADDR: 2 | ALU_OUT: 134217731 | MEM_OUT: 134217731 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 132 | ACC: 134217731 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 133 | ACC: 134217731 | BUF: 134217731 | STACK: -2 | ADDR: -2 | ALU_OUT: 134217731 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 134 | ACC: 12 | BUF: 134217731 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 135 | ACC: 134217731 | BUF: 134217731 | STACK: -2 | ADDR: -2 | ALU_OUT: 134217731 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 136 | ACC: 134217731 | BUF: 134217731 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 137 | ACC: 134217731 | BUF: 134217731 | STACK: -3 | ADDR: -3 | ALU_OUT: 134217731 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 138 | ACC: 134217731 | BUF: 134217731 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 139 | ACC: 134217731 | BUF: 134217731 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 140 | ACC: 134217731 | BUF: 134217731 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 141 | ACC: 134217731 | BUF: 134217731 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 142 | ACC: 134217731 | BUF: 134217731 | STACK: -3 | ADDR: 2 | ALU_OUT: 134217731 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 143 | ACC: 134217731 | BUF: 134217731 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 144 | ACC: 134217731 | BUF: 134217731 | STACK: -3 | ADDR: -3 | ALU_OUT: 134217731 | MEM_OUT: 134217731 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 145 | ACC: 134217731 | BUF: 134217731 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 146 | ACC: 134217731 | BUF: 134217731 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 147 | ACC: 134217731 | BUF: 134217731 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 148 | ACC: 134217731 | BUF: 134217731 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 149 | ACC: 11 | BUF: 134217731 | STACK: -1 | ADDR: 3 | ALU_OUT: 11 | MEM_OUT: 11 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 150 | ACC: 10 | BUF: 134217731 | STACK: -1 | ADDR: 3 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 151 | ACC: 10 | BUF: 134217731 | STACK: -1 | ADDR: 3 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 152 | ACC: 10 | BUF: 134217731 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 153 | ACC: 10 | BUF: 134217731 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 154 | ACC: 134217731 | BUF: 134217731 | STACK: -1 | ADDR: 2 | ALU_OUT: 134217731 | MEM_OUT: 134217731 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  WARNING: 
  ... Continue! ...
  
  DEBUG: [13: dec ] - TICK: 380 | ACC: 0 | BUF: 97 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 381 | ACC: 0 | BUF: 97 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 382 | ACC: 0 | BUF: 97 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 383 | ACC: 0 | BUF: 97 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [16: di ] - TICK: 384 | ACC: 0 | BUF: 97 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [17: sign 3] - TICK: 385 | ACC: 0 | BUF: 97 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [18: load *2] - TICK: 386 | ACC: 97 | BUF: 97 | STACK: -1 | ADDR: 2 | ALU_OUT: 97 | MEM_OUT: 97 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 387 | ACC: 97 | BUF: 97 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 388 | ACC: 97 | BUF: 97 | STACK: -1 | ADDR: -1 | ALU_OUT: 26 | MEM_OUT: 26 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 389 | ACC: 97 | BUF: 97 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [27: cmp 0] - TICK: 390 | ACC: 97 | BUF: 97 | STACK: 0 | ADDR: -1 | ALU_OUT: 97 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [27: cmp 0] - TICK: 391 | ACC: 0 | BUF: 97 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [27: cmp 0] - TICK: 392 | ACC: 97 | BUF: 97 | STACK: 0 | ADDR: -1 | ALU_OUT: 97 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [28: jne 26] - TICK: 393 | ACC: 97 | BUF: 97 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [28: jne 26] - TICK: 394 | ACC: 97 | BUF: 97 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  WARNING: 
  ... Continue! ...
  
  DEBUG: [13: dec ] - TICK: 3881 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 3882 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 3883 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 3884 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [16: di ] - TICK: 3885 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [17: sign 3] - TICK: 3886 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [18: load *2] - TICK: 3887 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 2 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 3888 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 3889 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 29 | MEM_OUT: 29 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 3890 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [30: halt ] - TICK: 3891 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7


out_spi: |
  DEBUG: TICK: 4 | SLAVE DR: 00000000 (0) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 1}
  DEBUG: TICK: 14 | SLAVE DR: 01100001 (97) <-> ACC: 00000000 | 00010000 (0 | 16) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  INFO: Start of character transmission
  DEBUG: TICK: 24 | SLAVE DR: 01100001 (97) <-> ACC: 00000001 | 00000000 (1 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 25 | SLAVE DR: 01100001 (97) <-> ACC: 00000001 | 00000000 (1 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 25 | SLAVE DR: 11000010 (194) <-> ACC: 00000010 | 00000000 (2 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 26 | SLAVE DR: 11000010 (194) <-> ACC: 00000010 | 00000000 (2 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 47 | SLAVE DR: 11000010 (194) <-> ACC: 00000010 | 00000000 (2 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 48 | SLAVE DR: 11000010 (194) <-> ACC: 00000010 | 00000000 (2 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 49 | SLAVE DR: 11000010 (194) <-> ACC: 00000010 | 00000000 (2 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 70 | SLAVE DR: 11000010 (194) <-> ACC: 00000010 | 00000000 (2 | 0) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 71 | SLAVE DR: 11000010 (194) <-> ACC: 00000010 | 00000000 (2 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 71 | SLAVE DR: 10000100 (132) <-> ACC: 00000100 | 00000000 (4 | 0) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 72 | SLAVE DR: 10000100 (132) <-> ACC: 00000100 | 00000001 (4 | 1) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 93 | SLAVE DR: 10000100 (132) <-> ACC: 00000100 | 00000001 (4 | 1) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 94 | SLAVE DR: 10000100 (132) <-> ACC: 00000100 | 00000001 (4 | 1) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 95 | SLAVE DR: 10000100 (132) <-> ACC: 00000100 | 00000001 (4 | 1) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 116 | SLAVE DR: 10000100 (132) <-> ACC: 00000100 | 00000001 (4 | 1) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 117 | SLAVE DR: 10000100 (132) <-> ACC: 00000100 | 00000001 (4 | 1) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 117 | SLAVE DR: 00001000 (8) <-> ACC: 00001000 | 00000010 (8 | 2) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 118 | SLAVE DR: 00001000 (8) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 139 | SLAVE DR: 00001000 (8) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 140 | SLAVE DR: 00001000 (8) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 141 | SLAVE DR: 00001000 (8) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 162 | SLAVE DR: 00001000 (8) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 163 | SLAVE DR: 00001000 (8) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 163 | SLAVE DR: 00010000 (16) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 164 | SLAVE DR: 00010000 (16) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 185 | SLAVE DR: 00010000 (16) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 186 | SLAVE DR: 00010000 (16) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 187 | SLAVE DR: 00010000 (16) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 208 | SLAVE DR: 00010000 (16) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 209 | SLAVE DR: 00010000 (16) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 209 | SLAVE DR: 00100000 (32) <-> ACC: 00100000 | 00001100 (32 | 12) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 210 | SLAVE DR: 00100000 (32) <-> ACC: 00100000 | 00001100 (32 | 12) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 231 | SLAVE DR: 00100000 (32) <-> ACC: 00100000 | 00001100 (32 | 12) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 232 | SLAVE DR: 00100000 (32) <-> ACC: 00100000 | 00001100 (32 | 12) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 233 | SLAVE DR: 00100000 (32) <-> ACC: 00100000 | 00001100 (32 | 12) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 254 | SLAVE DR: 00100000 (32) <-> ACC: 00100000 | 00001100 (32 | 12) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 255 | SLAVE DR: 00100000 (32) <-> ACC: 00100000 | 00001100 (32 | 12) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 255 | SLAVE DR: 01000000 (64) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 256 | SLAVE DR: 01000000 (64) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 277 | SLAVE DR: 01000000 (64) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 278 | SLAVE DR: 01000000 (64) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 279 | SLAVE DR: 01000000 (64) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 300 | SLAVE DR: 01000000 (64) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 301 | SLAVE DR: 01000000 (64) <-> ACC: 01000000 | 00011000 (64 | 24) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 301 | SLAVE DR: 10000000 (128) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 302 | SLAVE DR: 10000000 (128) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 323 | SLAVE DR: 10000000 (128) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 324 | SLAVE DR: 10000000 (128) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 325 | SLAVE DR: 10000000 (128) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 346 | SLAVE DR: 10000000 (128) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 347 | SLAVE DR: 10000000 (128) <-> ACC: 10000000 | 00110000 (128 | 48) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 347 | SLAVE DR: 00000001 (1) <-> ACC: 00000000 | 01100000 (0 | 96) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 348 | SLAVE DR: 00000001 (1) <-> ACC: 00000000 | 01100001 (0 | 97) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 369 | SLAVE DR: 00000001 (1) <-> ACC: 00000000 | 01100001 (0 | 97) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 370 | SLAVE DR: 00000001 (1) <-> ACC: 00000000 | 01100001 (0 | 97) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 371 | SLAVE DR: 00000001 (1) <-> ACC: 00000000 | 01100001 (0 | 97) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 385 | SLAVE DR: 00000001 (1) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 1, 2: 0, 3: 1}
  INFO: The transfer of the symbol is completed
  DEBUG: TICK: 403 | SLAVE DR: 01101011 (107) <-> ACC: 00000000 | 00010000 (0 | 16) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  INFO: Start of character transmission
  DEBUG: TICK: 413 | SLAVE DR: 01101011 (107) <-> ACC: 01100001 | 00000000 (97 | 0) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 414 | SLAVE DR: 01101011 (107) <-> ACC: 01100001 | 00000000 (97 | 0) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 414 | SLAVE DR: 11010110 (214) <-> ACC: 11000010 | 00000000 (194 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 415 | SLAVE DR: 11010110 (214) <-> ACC: 11000010 | 00000000 (194 | 0) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 436 | SLAVE DR: 11010110 (214) <-> ACC: 11000010 | 00000000 (194 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 437 | SLAVE DR: 11010110 (214) <-> ACC: 11000010 | 00000000 (194 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 438 | SLAVE DR: 11010110 (214) <-> ACC: 11000010 | 00000000 (194 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 459 | SLAVE DR: 11010110 (214) <-> ACC: 11000010 | 00000000 (194 | 0) | PORTS: {0: 0, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 460 | SLAVE DR: 11010110 (214) <-> ACC: 11000010 | 00000000 (194 | 0) | PORTS: {0: 1, 1: 0, 2: 1, 3: 0}
  DEBUG: TICK: 460 | SLAVE DR: 10101101 (173) <-> ACC: 10000100 | 00000000 (132 | 0) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 461 | SLAVE DR: 10101101 (173) <-> ACC: 10000100 | 00000001 (132 | 1) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 482 | SLAVE DR: 10101101 (173) <-> ACC: 10000100 | 00000001 (132 | 1) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 483 | SLAVE DR: 10101101 (173) <-> ACC: 10000100 | 00000001 (132 | 1) | PORTS: {0: 0, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 484 | SLAVE DR: 10101101 (173) <-> ACC: 10000100 | 00000001 (132 | 1) | PORTS: {0: 0, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 505 | SLAVE DR: 10101101 (173) <-> ACC: 10000100 | 00000001 (132 | 1) | PORTS: {0: 0, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 506 | SLAVE DR: 10101101 (173) <-> ACC: 10000100 | 00000001 (132 | 1) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 506 | SLAVE DR: 01011011 (91) <-> ACC: 00001000 | 00000010 (8 | 2) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 507 | SLAVE DR: 01011011 (91) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 528 | SLAVE DR: 01011011 (91) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 529 | SLAVE DR: 01011011 (91) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 530 | SLAVE DR: 01011011 (91) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 551 | SLAVE DR: 01011011 (91) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 552 | SLAVE DR: 01011011 (91) <-> ACC: 00001000 | 00000011 (8 | 3) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 552 | SLAVE DR: 10110110 (182) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 553 | SLAVE DR: 10110110 (182) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 574 | SLAVE DR: 10110110 (182) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 575 | SLAVE DR: 10110110 (182) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 576 | SLAVE DR: 10110110 (182) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 597 | SLAVE DR: 10110110 (182) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 598 | SLAVE DR: 10110110 (182) <-> ACC: 00010000 | 00000110 (16 | 6) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 598 | SLAVE DR: 01101100 (108) <-> ACC: 00100000 | 00001100 (32 | 12) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 599 | SLAVE DR: 01101100 (108) <-> ACC: 00100000 | 00001101 (32 | 13) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 620 | SLAVE DR: 01101100 (108) <-> ACC: 00100000 | 00001101 (32 | 13) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 621 | SLAVE DR: 01101100 (108) <-> ACC: 00100000 | 00001101 (32 | 13) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 622 | SLAVE DR: 01101100 (108) <-> ACC: 00100000 | 00001101 (32 | 13) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 643 | SLAVE DR: 01101100 (108) <-> ACC: 00100000 | 00001101 (32 | 13) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 644 | SLAVE DR: 01101100 (108) <-> ACC: 00100000 | 00001101 (32 | 13) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 644 | SLAVE DR: 11011000 (216) <-> ACC: 01000000 | 00011010 (64 | 26) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 645 | SLAVE DR: 11011000 (216) <-> ACC: 01000000 | 00011010 (64 | 26) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 666 | SLAVE DR: 11011000 (216) <-> ACC: 01000000 | 00011010 (64 | 26) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 667 | SLAVE DR: 11011000 (216) <-> ACC: 01000000 | 00011010 (64 | 26) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 668 | SLAVE DR: 11011000 (216) <-> ACC: 01000000 | 00011010 (64 | 26) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 689 | SLAVE DR: 11011000 (216) <-> ACC: 01000000 | 00011010 (64 | 26) | PORTS: {0: 0, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 690 | SLAVE DR: 11011000 (216) <-> ACC: 01000000 | 00011010 (64 | 26) | PORTS: {0: 1, 1: 0, 2: 0, 3: 0}
  DEBUG: TICK: 690 | SLAVE DR: 10110000 (176) <-> ACC: 10000000 | 00110100 (128 | 52) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 691 | SLAVE DR: 10110000 (176) <-> ACC: 10000000 | 00110101 (128 | 53) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 712 | SLAVE DR: 10110000 (176) <-> ACC: 10000000 | 00110101 (128 | 53) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 713 | SLAVE DR: 10110000 (176) <-> ACC: 10000000 | 00110101 (128 | 53) | PORTS: {0: 0, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 714 | SLAVE DR: 10110000 (176) <-> ACC: 10000000 | 00110101 (128 | 53) | PORTS: {0: 0, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 735 | SLAVE DR: 10110000 (176) <-> ACC: 10000000 | 00110101 (128 | 53) | PORTS: {0: 0, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 736 | SLAVE DR: 10110000 (176) <-> ACC: 10000000 | 00110101 (128 | 53) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 736 | SLAVE DR: 01100001 (97) <-> ACC: 00000000 | 01101010 (0 | 106) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 737 | SLAVE DR: 01100001 (97) <-> ACC: 00000000 | 01101011 (0 | 107) | PORTS: {0: 1, 1: 1, 2: 1, 3: 0}
  DEBUG: TICK: 758 | SLAVE DR: 01100001 (97) <-> ACC: 00000000 | 01101011 (0 | 107) | PORTS: {0: 1, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 759 | SLAVE DR: 01100001 (97) <-> ACC: 00000000 | 01101011 (0 | 107) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 760 | SLAVE DR: 01100001 (97) <-> ACC: 00000000 | 01101011 (0 | 107) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  DEBUG: TICK: 774 | SLAVE DR: 01100001 (97) <-> ACC: 00000000 | 00000000 (0 | 0) | PORTS: {0: 0, 1: 1, 2: 0, 3: 1}
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'a' to output_buffer
  DEBUG: TICK: 792 | SLAVE DR: 00100000 (32) <-> ACC: 00000000 | 00010000 (0 | 16) | PORTS: {0: 0, 1: 1, 2: 0, 3: 0}
  WARNING: 
  ... Continue! ...
  
  INFO: Start of character transmission
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'k' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol ' ' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'l' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'a' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol 'b' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol '-' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol '3' to output_buffer
  INFO: The transfer of the symbol is completed
  INFO: Added symbol ' ' to output_buffer


