Analysis & Synthesis report for tetris_test
Wed Mar 30 15:56:45 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |tetris_test|game_process:U22|game_current_process
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for tetris_rom_module:U8|altsyncram:altsyncram_component|altsyncram_g691:auto_generated
 17. Source assignments for over_rom_module:U11|altsyncram:altsyncram_component|altsyncram_7v81:auto_generated
 18. Source assignments for next_rom_module:U14|altsyncram:altsyncram_component|altsyncram_s091:auto_generated
 19. Parameter Settings for User Entity Instance: pll_module:U1|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: tetris_rom_module:U8|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: over_rom_module:U11|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: next_rom_module:U14|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: loading_happen:U15
 24. Parameter Settings for User Entity Instance: display_border:U16
 25. Parameter Settings for User Entity Instance: display_little_square:U18
 26. Parameter Settings for User Entity Instance: game_process:U22
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 30 15:56:45 2016     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; tetris_test                               ;
; Top-level Entity Name              ; tetris_test                               ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 7,375                                     ;
;     Total combinational functions  ; 7,357                                     ;
;     Dedicated logic registers      ; 1,026                                     ;
; Total registers                    ; 1026                                      ;
; Total pins                         ; 26                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 64,192                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; tetris_test        ; tetris_test        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; ready_sync_module.v                  ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/ready_sync_module.v                  ;         ;
; ready_vga_control_module.v           ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/ready_vga_control_module.v           ;         ;
; square_gen.v                         ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/square_gen.v                         ;         ;
; tetris_test.v                        ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/tetris_test.v                        ;         ;
; vga_select_module.v                  ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/vga_select_module.v                  ;         ;
; debouncer.v                          ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/debouncer.v                          ;         ;
; display_border.v                     ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/display_border.v                     ;         ;
; display_little_square.v              ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/display_little_square.v              ;         ;
; display_moving_square.v              ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/display_moving_square.v              ;         ;
; display_next_square.v                ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/display_next_square.v                ;         ;
; game_display.v                       ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/game_display.v                       ;         ;
; game_process.v                       ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/game_process.v                       ;         ;
; game_sync_module.v                   ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/game_sync_module.v                   ;         ;
; loading_happen.v                     ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/loading_happen.v                     ;         ;
; over_sync_module.v                   ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/over_sync_module.v                   ;         ;
; over_vga_control_module.v            ; yes             ; User Verilog HDL File                  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/over_vga_control_module.v            ;         ;
; ready_rom_module/tetris_rom_module.v ; yes             ; User Wizard-Generated File             ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/ready_rom_module/tetris_rom_module.v ;         ;
; pll_module/pll_module.v              ; yes             ; User Wizard-Generated File             ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/pll_module/pll_module.v              ;         ;
; over_rom_module/over_rom_module.v    ; yes             ; User Wizard-Generated File             ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/over_rom_module/over_rom_module.v    ;         ;
; next_rom_module/next_rom_module.v    ; yes             ; User Wizard-Generated File             ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/next_rom_module/next_rom_module.v    ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; aglobal121.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                            ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_g691.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/db/altsyncram_g691.tdf               ;         ;
; ready_rom_module/TETRIS.mif          ; yes             ; Auto-Found Memory Initialization File  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/ready_rom_module/TETRIS.mif          ;         ;
; db/altsyncram_7v81.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/db/altsyncram_7v81.tdf               ;         ;
; over_rom_module/OVER.mif             ; yes             ; Auto-Found Memory Initialization File  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/over_rom_module/OVER.mif             ;         ;
; db/altsyncram_s091.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/db/altsyncram_s091.tdf               ;         ;
; next_rom_module/NEXT.mif             ; yes             ; Auto-Found Memory Initialization File  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/next_rom_module/NEXT.mif             ;         ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 7,375 ;
;                                             ;       ;
; Total combinational functions               ; 7357  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 4663  ;
;     -- 3 input functions                    ; 2069  ;
;     -- <=2 input functions                  ; 625   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 7037  ;
;     -- arithmetic mode                      ; 320   ;
;                                             ;       ;
; Total registers                             ; 1026  ;
;     -- Dedicated logic registers            ; 1026  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 26    ;
; Total memory bits                           ; 64192 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 1260  ;
; Total fan-out                               ; 32096 ;
; Average fan-out                             ; 3.70  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |tetris_test                              ; 7357 (1)          ; 1026 (0)     ; 64192       ; 0            ; 0       ; 0         ; 26   ; 0            ; |tetris_test                                                                                     ;              ;
;    |debouncer:U2|                         ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|debouncer:U2                                                                        ;              ;
;    |debouncer:U3|                         ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|debouncer:U3                                                                        ;              ;
;    |debouncer:U4|                         ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|debouncer:U4                                                                        ;              ;
;    |debouncer:U5|                         ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|debouncer:U5                                                                        ;              ;
;    |debouncer:U6|                         ; 28 (28)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|debouncer:U6                                                                        ;              ;
;    |display_border:U16|                   ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|display_border:U16                                                                  ;              ;
;    |display_little_square:U18|            ; 452 (452)         ; 281 (281)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|display_little_square:U18                                                           ;              ;
;    |display_moving_square:U17|            ; 236 (236)         ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|display_moving_square:U17                                                           ;              ;
;    |display_next_square:U20|              ; 65 (65)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|display_next_square:U20                                                             ;              ;
;    |game_display:U21|                     ; 83 (83)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|game_display:U21                                                                    ;              ;
;    |game_process:U22|                     ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|game_process:U22                                                                    ;              ;
;    |game_sync_module:U13|                 ; 95 (95)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|game_sync_module:U13                                                                ;              ;
;    |loading_happen:U15|                   ; 6049 (6049)       ; 446 (446)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|loading_happen:U15                                                                  ;              ;
;    |next_rom_module:U14|                  ; 0 (0)             ; 0 (0)        ; 19136       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|next_rom_module:U14                                                                 ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 19136       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|next_rom_module:U14|altsyncram:altsyncram_component                                 ;              ;
;          |altsyncram_s091:auto_generated| ; 0 (0)             ; 0 (0)        ; 19136       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|next_rom_module:U14|altsyncram:altsyncram_component|altsyncram_s091:auto_generated  ;              ;
;    |over_rom_module:U11|                  ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|over_rom_module:U11                                                                 ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|over_rom_module:U11|altsyncram:altsyncram_component                                 ;              ;
;          |altsyncram_7v81:auto_generated| ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|over_rom_module:U11|altsyncram:altsyncram_component|altsyncram_7v81:auto_generated  ;              ;
;    |over_sync_module:U10|                 ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|over_sync_module:U10                                                                ;              ;
;    |over_vga_control_module:U12|          ; 45 (45)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|over_vga_control_module:U12                                                         ;              ;
;    |pll_module:U1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|pll_module:U1                                                                       ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|pll_module:U1|altpll:altpll_component                                               ;              ;
;    |ready_sync_module:U7|                 ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|ready_sync_module:U7                                                                ;              ;
;    |ready_vga_control_module:U9|          ; 44 (44)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|ready_vga_control_module:U9                                                         ;              ;
;    |square_gen:U19|                       ; 74 (74)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|square_gen:U19                                                                      ;              ;
;    |tetris_rom_module:U8|                 ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|tetris_rom_module:U8                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|tetris_rom_module:U8|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_g691:auto_generated| ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|tetris_rom_module:U8|altsyncram:altsyncram_component|altsyncram_g691:auto_generated ;              ;
;    |vga_select_module:U23|                ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris_test|vga_select_module:U23                                                               ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                           ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------+
; next_rom_module:U14|altsyncram:altsyncram_component|altsyncram_s091:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 184          ; 104          ; --           ; --           ; 19136 ; NEXT.mif   ;
; over_rom_module:U11|altsyncram:altsyncram_component|altsyncram_7v81:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 320          ; 64           ; --           ; --           ; 20480 ; OVER.mif   ;
; tetris_rom_module:U8|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 384          ; 64           ; --           ; --           ; 24576 ; TETRIS.mif ;
+------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File                                                                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |tetris_test|pll_module:U1        ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/pll_module/pll_module.v              ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |tetris_test|tetris_rom_module:U8 ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/ready_rom_module/tetris_rom_module.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |tetris_test|over_rom_module:U11  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/over_rom_module/over_rom_module.v    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |tetris_test|next_rom_module:U14  ; E:/Project/AX530/CD/AX530/09_VERILOG/31_tetris_test/next_rom_module/next_rom_module.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris_test|game_process:U22|game_current_process                                                       ;
+--------------------------------+--------------------------------+---------------------------+----------------------------+
; Name                           ; game_current_process.game_over ; game_current_process.game ; game_current_process.ready ;
+--------------------------------+--------------------------------+---------------------------+----------------------------+
; game_current_process.ready     ; 0                              ; 0                         ; 0                          ;
; game_current_process.game      ; 0                              ; 1                         ; 1                          ;
; game_current_process.game_over ; 1                              ; 0                         ; 1                          ;
+--------------------------------+--------------------------------+---------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+-----------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                           ;
+-----------------------------------------------------------------+--------------------------------------------------------------+
; display_next_square:U20|enable_display_r[3,7,10,11,13..15]      ; Stuck at GND due to stuck port data_in                       ;
; display_next_square:U20|enable_next_display_h[3,7,10,11,13..15] ; Stuck at GND due to stuck port clock_enable                  ;
; display_next_square:U20|enable_next_display_v[3,7,10,11,13..15] ; Stuck at GND due to stuck port clock_enable                  ;
; display_next_square:U20|enable_next_display_r[3,7,10,11,13..15] ; Stuck at GND due to stuck port data_in                       ;
; loading_happen:U15|ish[0]                                       ; Stuck at VCC due to stuck port data_in                       ;
; loading_happen:U15|isv[0]                                       ; Stuck at VCC due to stuck port data_in                       ;
; display_next_square:U20|enable_display_r[1]                     ; Merged with display_next_square:U20|enable_display_r[5]      ;
; display_next_square:U20|enable_next_display_h[5]                ; Merged with display_next_square:U20|enable_next_display_h[1] ;
; square_gen:U19|square_type[2]                                   ; Merged with display_next_square:U20|square_type[2]           ;
; square_gen:U19|square_type[1]                                   ; Merged with display_next_square:U20|square_type[1]           ;
; square_gen:U19|square_type[0]                                   ; Merged with display_next_square:U20|square_type[0]           ;
; square_gen:U19|enable_moving_rotate[3,12,15]                    ; Merged with square_gen:U19|enable_moving_rotate[0]           ;
; square_gen:U19|enable_moving_rotate[14]                         ; Merged with square_gen:U19|enable_moving_rotate[11]          ;
; square_gen:U19|enable_moving_rotate[8]                          ; Merged with square_gen:U19|enable_moving_rotate[13]          ;
; square_gen:U19|enable_moving_rotate[7]                          ; Merged with square_gen:U19|enable_moving_rotate[2]           ;
; square_gen:U19|enable_moving_rotate[4]                          ; Merged with square_gen:U19|enable_moving_rotate[1]           ;
; over_sync_module:U10|cnt_h[10]                                  ; Merged with game_sync_module:U13|cnt_h[10]                   ;
; ready_sync_module:U7|cnt_h[10]                                  ; Merged with game_sync_module:U13|cnt_h[10]                   ;
; over_sync_module:U10|cnt_h[9]                                   ; Merged with game_sync_module:U13|cnt_h[9]                    ;
; ready_sync_module:U7|cnt_h[9]                                   ; Merged with game_sync_module:U13|cnt_h[9]                    ;
; over_sync_module:U10|cnt_h[8]                                   ; Merged with game_sync_module:U13|cnt_h[8]                    ;
; ready_sync_module:U7|cnt_h[8]                                   ; Merged with game_sync_module:U13|cnt_h[8]                    ;
; over_sync_module:U10|cnt_h[7]                                   ; Merged with game_sync_module:U13|cnt_h[7]                    ;
; ready_sync_module:U7|cnt_h[7]                                   ; Merged with game_sync_module:U13|cnt_h[7]                    ;
; over_sync_module:U10|cnt_h[6]                                   ; Merged with game_sync_module:U13|cnt_h[6]                    ;
; ready_sync_module:U7|cnt_h[6]                                   ; Merged with game_sync_module:U13|cnt_h[6]                    ;
; over_sync_module:U10|cnt_h[5]                                   ; Merged with game_sync_module:U13|cnt_h[5]                    ;
; ready_sync_module:U7|cnt_h[5]                                   ; Merged with game_sync_module:U13|cnt_h[5]                    ;
; over_sync_module:U10|cnt_h[4]                                   ; Merged with game_sync_module:U13|cnt_h[4]                    ;
; ready_sync_module:U7|cnt_h[4]                                   ; Merged with game_sync_module:U13|cnt_h[4]                    ;
; over_sync_module:U10|cnt_h[3]                                   ; Merged with game_sync_module:U13|cnt_h[3]                    ;
; ready_sync_module:U7|cnt_h[3]                                   ; Merged with game_sync_module:U13|cnt_h[3]                    ;
; over_sync_module:U10|cnt_h[2]                                   ; Merged with game_sync_module:U13|cnt_h[2]                    ;
; ready_sync_module:U7|cnt_h[2]                                   ; Merged with game_sync_module:U13|cnt_h[2]                    ;
; over_sync_module:U10|cnt_h[1]                                   ; Merged with game_sync_module:U13|cnt_h[1]                    ;
; ready_sync_module:U7|cnt_h[1]                                   ; Merged with game_sync_module:U13|cnt_h[1]                    ;
; over_sync_module:U10|isready                                    ; Merged with game_sync_module:U13|isready                     ;
; ready_sync_module:U7|isready                                    ; Merged with game_sync_module:U13|isready                     ;
; over_sync_module:U10|cnt_h[0]                                   ; Merged with game_sync_module:U13|cnt_h[0]                    ;
; ready_sync_module:U7|cnt_h[0]                                   ; Merged with game_sync_module:U13|cnt_h[0]                    ;
; over_sync_module:U10|cnt_v[10]                                  ; Merged with game_sync_module:U13|cnt_v[10]                   ;
; ready_sync_module:U7|cnt_v[10]                                  ; Merged with game_sync_module:U13|cnt_v[10]                   ;
; over_sync_module:U10|cnt_v[9]                                   ; Merged with game_sync_module:U13|cnt_v[9]                    ;
; ready_sync_module:U7|cnt_v[9]                                   ; Merged with game_sync_module:U13|cnt_v[9]                    ;
; over_sync_module:U10|cnt_v[8]                                   ; Merged with game_sync_module:U13|cnt_v[8]                    ;
; ready_sync_module:U7|cnt_v[8]                                   ; Merged with game_sync_module:U13|cnt_v[8]                    ;
; over_sync_module:U10|cnt_v[7]                                   ; Merged with game_sync_module:U13|cnt_v[7]                    ;
; ready_sync_module:U7|cnt_v[7]                                   ; Merged with game_sync_module:U13|cnt_v[7]                    ;
; over_sync_module:U10|cnt_v[6]                                   ; Merged with game_sync_module:U13|cnt_v[6]                    ;
; ready_sync_module:U7|cnt_v[6]                                   ; Merged with game_sync_module:U13|cnt_v[6]                    ;
; over_sync_module:U10|cnt_v[5]                                   ; Merged with game_sync_module:U13|cnt_v[5]                    ;
; ready_sync_module:U7|cnt_v[5]                                   ; Merged with game_sync_module:U13|cnt_v[5]                    ;
; over_sync_module:U10|cnt_v[4]                                   ; Merged with game_sync_module:U13|cnt_v[4]                    ;
; ready_sync_module:U7|cnt_v[4]                                   ; Merged with game_sync_module:U13|cnt_v[4]                    ;
; over_sync_module:U10|cnt_v[3]                                   ; Merged with game_sync_module:U13|cnt_v[3]                    ;
; ready_sync_module:U7|cnt_v[3]                                   ; Merged with game_sync_module:U13|cnt_v[3]                    ;
; over_sync_module:U10|cnt_v[2]                                   ; Merged with game_sync_module:U13|cnt_v[2]                    ;
; ready_sync_module:U7|cnt_v[2]                                   ; Merged with game_sync_module:U13|cnt_v[2]                    ;
; over_sync_module:U10|cnt_v[1]                                   ; Merged with game_sync_module:U13|cnt_v[1]                    ;
; ready_sync_module:U7|cnt_v[1]                                   ; Merged with game_sync_module:U13|cnt_v[1]                    ;
; over_sync_module:U10|cnt_v[0]                                   ; Merged with game_sync_module:U13|cnt_v[0]                    ;
; ready_sync_module:U7|cnt_v[0]                                   ; Merged with game_sync_module:U13|cnt_v[0]                    ;
; ready_vga_control_module:U9|n[0]                                ; Merged with over_vga_control_module:U12|n[0]                 ;
; ready_vga_control_module:U9|n[5]                                ; Merged with over_vga_control_module:U12|n[5]                 ;
; ready_vga_control_module:U9|n[4]                                ; Merged with over_vga_control_module:U12|n[4]                 ;
; ready_vga_control_module:U9|n[3]                                ; Merged with over_vga_control_module:U12|n[3]                 ;
; ready_vga_control_module:U9|n[2]                                ; Merged with over_vga_control_module:U12|n[2]                 ;
; ready_vga_control_module:U9|n[1]                                ; Merged with over_vga_control_module:U12|n[1]                 ;
; square_gen:U19|enable_moving_rotate[0]                          ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 95                          ;                                                              ;
+-----------------------------------------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+----------------------------------------------+---------------------------+----------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register             ;
+----------------------------------------------+---------------------------+----------------------------------------------------+
; display_next_square:U20|enable_display_r[15] ; Stuck at GND              ; display_next_square:U20|enable_next_display_h[15], ;
;                                              ; due to stuck port data_in ; display_next_square:U20|enable_next_display_v[15], ;
;                                              ;                           ; display_next_square:U20|enable_next_display_r[15]  ;
; display_next_square:U20|enable_display_r[14] ; Stuck at GND              ; display_next_square:U20|enable_next_display_h[14], ;
;                                              ; due to stuck port data_in ; display_next_square:U20|enable_next_display_v[14], ;
;                                              ;                           ; display_next_square:U20|enable_next_display_r[14]  ;
; display_next_square:U20|enable_display_r[13] ; Stuck at GND              ; display_next_square:U20|enable_next_display_h[13], ;
;                                              ; due to stuck port data_in ; display_next_square:U20|enable_next_display_v[13], ;
;                                              ;                           ; display_next_square:U20|enable_next_display_r[13]  ;
; display_next_square:U20|enable_display_r[11] ; Stuck at GND              ; display_next_square:U20|enable_next_display_h[11], ;
;                                              ; due to stuck port data_in ; display_next_square:U20|enable_next_display_v[11], ;
;                                              ;                           ; display_next_square:U20|enable_next_display_r[11]  ;
; display_next_square:U20|enable_display_r[10] ; Stuck at GND              ; display_next_square:U20|enable_next_display_h[10], ;
;                                              ; due to stuck port data_in ; display_next_square:U20|enable_next_display_v[10], ;
;                                              ;                           ; display_next_square:U20|enable_next_display_r[10]  ;
; display_next_square:U20|enable_display_r[7]  ; Stuck at GND              ; display_next_square:U20|enable_next_display_h[7],  ;
;                                              ; due to stuck port data_in ; display_next_square:U20|enable_next_display_v[7],  ;
;                                              ;                           ; display_next_square:U20|enable_next_display_r[7]   ;
; display_next_square:U20|enable_display_r[3]  ; Stuck at GND              ; display_next_square:U20|enable_next_display_h[3],  ;
;                                              ; due to stuck port data_in ; display_next_square:U20|enable_next_display_v[3],  ;
;                                              ;                           ; display_next_square:U20|enable_next_display_r[3]   ;
+----------------------------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1026  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 199   ;
; Number of registers using Asynchronous Clear ; 1026  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 323   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; debouncer:U6|count_debouncer[10]          ; 3       ;
; debouncer:U6|count_debouncer[13]          ; 3       ;
; debouncer:U6|count_debouncer[7]           ; 2       ;
; debouncer:U6|count_debouncer[12]          ; 2       ;
; debouncer:U6|count_debouncer[14]          ; 2       ;
; debouncer:U6|count_debouncer[15]          ; 2       ;
; debouncer:U6|count_debouncer[16]          ; 2       ;
; debouncer:U6|count_debouncer[17]          ; 2       ;
; debouncer:U6|count_debouncer[5]           ; 3       ;
; debouncer:U6|count_debouncer[8]           ; 3       ;
; debouncer:U6|count_debouncer[9]           ; 3       ;
; loading_happen:U15|ish[5]                 ; 7       ;
; loading_happen:U15|ish[6]                 ; 7       ;
; loading_happen:U15|ish[8]                 ; 7       ;
; loading_happen:U15|isv[2]                 ; 7       ;
; loading_happen:U15|isv[1]                 ; 6       ;
; loading_happen:U15|isv[6]                 ; 7       ;
; loading_happen:U15|isv[5]                 ; 7       ;
; loading_happen:U15|isv[7]                 ; 7       ;
; debouncer:U3|count_debouncer[10]          ; 3       ;
; debouncer:U3|count_debouncer[13]          ; 3       ;
; debouncer:U3|count_debouncer[7]           ; 2       ;
; debouncer:U3|count_debouncer[12]          ; 2       ;
; debouncer:U3|count_debouncer[14]          ; 2       ;
; debouncer:U3|count_debouncer[15]          ; 2       ;
; debouncer:U3|count_debouncer[16]          ; 2       ;
; debouncer:U3|count_debouncer[17]          ; 2       ;
; debouncer:U3|count_debouncer[5]           ; 3       ;
; debouncer:U3|count_debouncer[8]           ; 3       ;
; debouncer:U3|count_debouncer[9]           ; 3       ;
; debouncer:U2|count_debouncer[10]          ; 3       ;
; debouncer:U2|count_debouncer[13]          ; 3       ;
; debouncer:U2|count_debouncer[7]           ; 2       ;
; debouncer:U2|count_debouncer[12]          ; 2       ;
; debouncer:U2|count_debouncer[14]          ; 2       ;
; debouncer:U2|count_debouncer[15]          ; 2       ;
; debouncer:U2|count_debouncer[16]          ; 2       ;
; debouncer:U2|count_debouncer[17]          ; 2       ;
; debouncer:U2|count_debouncer[5]           ; 3       ;
; debouncer:U2|count_debouncer[8]           ; 3       ;
; debouncer:U2|count_debouncer[9]           ; 3       ;
; debouncer:U5|count_debouncer[10]          ; 3       ;
; debouncer:U5|count_debouncer[13]          ; 3       ;
; debouncer:U5|count_debouncer[7]           ; 2       ;
; debouncer:U5|count_debouncer[12]          ; 2       ;
; debouncer:U5|count_debouncer[14]          ; 2       ;
; debouncer:U5|count_debouncer[15]          ; 2       ;
; debouncer:U5|count_debouncer[16]          ; 2       ;
; debouncer:U5|count_debouncer[17]          ; 2       ;
; debouncer:U5|count_debouncer[5]           ; 3       ;
; debouncer:U5|count_debouncer[8]           ; 3       ;
; debouncer:U5|count_debouncer[9]           ; 3       ;
; debouncer:U4|count_debouncer[10]          ; 3       ;
; debouncer:U4|count_debouncer[13]          ; 3       ;
; debouncer:U4|count_debouncer[7]           ; 2       ;
; debouncer:U4|count_debouncer[12]          ; 2       ;
; debouncer:U4|count_debouncer[14]          ; 2       ;
; debouncer:U4|count_debouncer[15]          ; 2       ;
; debouncer:U4|count_debouncer[16]          ; 2       ;
; debouncer:U4|count_debouncer[17]          ; 2       ;
; debouncer:U4|count_debouncer[5]           ; 3       ;
; debouncer:U4|count_debouncer[8]           ; 3       ;
; debouncer:U4|count_debouncer[9]           ; 3       ;
; loading_happen:U15|enable_little_r[35]    ; 6       ;
; loading_happen:U15|enable_little_r[37]    ; 7       ;
; loading_happen:U15|enable_little_r[36]    ; 7       ;
; loading_happen:U15|enable_little_r[38]    ; 7       ;
; loading_happen:U15|little_square_num_r[0] ; 549     ;
; loading_happen:U15|enable_little_r[39]    ; 6       ;
; loading_happen:U15|enable_little_r[41]    ; 7       ;
; loading_happen:U15|enable_little_r[40]    ; 10      ;
; loading_happen:U15|enable_little_r[42]    ; 9       ;
; loading_happen:U15|little_square_num_r[2] ; 750     ;
; loading_happen:U15|enable_little_r[356]   ; 8       ;
; loading_happen:U15|enable_little_r[355]   ; 7       ;
; loading_happen:U15|enable_little_r[358]   ; 8       ;
; loading_happen:U15|enable_little_r[357]   ; 9       ;
; loading_happen:U15|enable_little_r[347]   ; 6       ;
; loading_happen:U15|enable_little_r[349]   ; 8       ;
; loading_happen:U15|enable_little_r[348]   ; 10      ;
; loading_happen:U15|enable_little_r[350]   ; 11      ;
; loading_happen:U15|enable_little_r[351]   ; 4       ;
; loading_happen:U15|enable_little_r[353]   ; 8       ;
; loading_happen:U15|enable_little_r[352]   ; 11      ;
; loading_happen:U15|enable_little_r[354]   ; 10      ;
; loading_happen:U15|enable_little_r[359]   ; 12      ;
; loading_happen:U15|enable_little_r[2]     ; 8       ;
; loading_happen:U15|enable_little_r[1]     ; 8       ;
; loading_happen:U15|enable_little_r[323]   ; 6       ;
; loading_happen:U15|enable_little_r[325]   ; 7       ;
; loading_happen:U15|enable_little_r[324]   ; 7       ;
; loading_happen:U15|enable_little_r[326]   ; 7       ;
; loading_happen:U15|enable_little_r[327]   ; 6       ;
; loading_happen:U15|enable_little_r[329]   ; 7       ;
; loading_happen:U15|enable_little_r[328]   ; 7       ;
; loading_happen:U15|enable_little_r[330]   ; 7       ;
; loading_happen:U15|enable_little_r[315]   ; 6       ;
; loading_happen:U15|enable_little_r[317]   ; 7       ;
; loading_happen:U15|enable_little_r[316]   ; 7       ;
; loading_happen:U15|enable_little_r[318]   ; 7       ;
; Total number of inverted registers = 297* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |tetris_test|loading_happen:U15|count_down[22]                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |tetris_test|loading_happen:U15|cnt[13]                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |tetris_test|game_sync_module:U13|cnt_v[0]                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tetris_test|loading_happen:U15|isv[10]                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tetris_test|square_gen:U19|enable_moving_rotate[10]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris_test|display_next_square:U20|enable_next_display_h[4]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tetris_test|display_next_square:U20|enable_next_display_v[1]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris_test|display_next_square:U20|enable_next_display_h[1]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris_test|display_next_square:U20|enable_next_display_v[8]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris_test|display_next_square:U20|enable_next_display_h[2]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tetris_test|display_next_square:U20|enable_next_display_v[5]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris_test|display_moving_square:U17|enable_blue_moving_h[4]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris_test|display_moving_square:U17|enable_blue_moving_v[2]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris_test|display_moving_square:U17|enable_blue_moving_h[7]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris_test|display_moving_square:U17|enable_blue_moving_v[13]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris_test|display_moving_square:U17|enable_blue_moving_h[2]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris_test|display_moving_square:U17|enable_blue_moving_h[1]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris_test|display_moving_square:U17|enable_blue_moving_v[9]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris_test|display_moving_square:U17|enable_blue_moving_v[4]   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_h[105] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[6]   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_h[46]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_h[247] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_h[128] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_h[69]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_h[30]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_h[11]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_h[272] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_h[273] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_h[34]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[33]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[45]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[72]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[89]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[111] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[125] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[145] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[167] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[193] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[212] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[227] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[246] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris_test|display_little_square:U18|enable_blue_little_v[270] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tetris_test|debouncer:U6|count_debouncer[11]                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |tetris_test|square_gen:U19|enable_moving_r[7]                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |tetris_test|square_gen:U19|enable_moving_r[8]                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tetris_test|debouncer:U3|count_debouncer[4]                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tetris_test|debouncer:U2|count_debouncer[3]                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tetris_test|debouncer:U5|count_debouncer[1]                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tetris_test|debouncer:U4|count_debouncer[0]                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |tetris_test|loading_happen:U15|ish[10]                          ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |tetris_test|loading_happen:U15|little_square_num_r[8]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tetris_test|loading_happen:U15|isv[1]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tetris_test|square_gen:U19|enable_moving_rotate[5]              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |tetris_test|debouncer:U6|count_debouncer[5]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tetris_test|square_gen:U19|enable_moving_r[6]                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |tetris_test|debouncer:U3|count_debouncer[7]                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |tetris_test|debouncer:U2|count_debouncer[12]                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |tetris_test|debouncer:U5|count_debouncer[17]                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |tetris_test|debouncer:U4|count_debouncer[16]                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |tetris_test|loading_happen:U15|ish[8]                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux22                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux23                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux10                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux15                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux23                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux19                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux10                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux10                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux2                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux19                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux26                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux2                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux11                            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux9                             ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux18                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux13                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tetris_test|square_gen:U19|Mux8                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux26                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux25                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |tetris_test|square_gen:U19|Mux4                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tetris_test|square_gen:U19|Mux10                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tetris_test|square_gen:U19|Mux6                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux18                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux11                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux13                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux9                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tetris_test|square_gen:U19|Mux13                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tetris_test|loading_happen:U15|Mux15                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_rom_module:U8|altsyncram:altsyncram_component|altsyncram_g691:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for over_rom_module:U11|altsyncram:altsyncram_component|altsyncram_7v81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for next_rom_module:U14|altsyncram:altsyncram_component|altsyncram_s091:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_module:U1|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------+
; Parameter Name                ; Value                        ; Type                ;
+-------------------------------+------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped             ;
; PLL_TYPE                      ; AUTO                         ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_module ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped             ;
; SCAN_CHAIN                    ; LONG                         ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped             ;
; LOCK_HIGH                     ; 1                            ; Untyped             ;
; LOCK_LOW                      ; 1                            ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped             ;
; SKIP_VCO                      ; OFF                          ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped             ;
; BANDWIDTH                     ; 0                            ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped             ;
; DOWN_SPREAD                   ; 0                            ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 4                            ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK0_DIVIDE_BY                ; 5                            ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped             ;
; DPA_DIVIDER                   ; 0                            ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped             ;
; VCO_MIN                       ; 0                            ; Untyped             ;
; VCO_MAX                       ; 0                            ; Untyped             ;
; VCO_CENTER                    ; 0                            ; Untyped             ;
; PFD_MIN                       ; 0                            ; Untyped             ;
; PFD_MAX                       ; 0                            ; Untyped             ;
; M_INITIAL                     ; 0                            ; Untyped             ;
; M                             ; 0                            ; Untyped             ;
; N                             ; 1                            ; Untyped             ;
; M2                            ; 1                            ; Untyped             ;
; N2                            ; 1                            ; Untyped             ;
; SS                            ; 1                            ; Untyped             ;
; C0_HIGH                       ; 0                            ; Untyped             ;
; C1_HIGH                       ; 0                            ; Untyped             ;
; C2_HIGH                       ; 0                            ; Untyped             ;
; C3_HIGH                       ; 0                            ; Untyped             ;
; C4_HIGH                       ; 0                            ; Untyped             ;
; C5_HIGH                       ; 0                            ; Untyped             ;
; C6_HIGH                       ; 0                            ; Untyped             ;
; C7_HIGH                       ; 0                            ; Untyped             ;
; C8_HIGH                       ; 0                            ; Untyped             ;
; C9_HIGH                       ; 0                            ; Untyped             ;
; C0_LOW                        ; 0                            ; Untyped             ;
; C1_LOW                        ; 0                            ; Untyped             ;
; C2_LOW                        ; 0                            ; Untyped             ;
; C3_LOW                        ; 0                            ; Untyped             ;
; C4_LOW                        ; 0                            ; Untyped             ;
; C5_LOW                        ; 0                            ; Untyped             ;
; C6_LOW                        ; 0                            ; Untyped             ;
; C7_LOW                        ; 0                            ; Untyped             ;
; C8_LOW                        ; 0                            ; Untyped             ;
; C9_LOW                        ; 0                            ; Untyped             ;
; C0_INITIAL                    ; 0                            ; Untyped             ;
; C1_INITIAL                    ; 0                            ; Untyped             ;
; C2_INITIAL                    ; 0                            ; Untyped             ;
; C3_INITIAL                    ; 0                            ; Untyped             ;
; C4_INITIAL                    ; 0                            ; Untyped             ;
; C5_INITIAL                    ; 0                            ; Untyped             ;
; C6_INITIAL                    ; 0                            ; Untyped             ;
; C7_INITIAL                    ; 0                            ; Untyped             ;
; C8_INITIAL                    ; 0                            ; Untyped             ;
; C9_INITIAL                    ; 0                            ; Untyped             ;
; C0_MODE                       ; BYPASS                       ; Untyped             ;
; C1_MODE                       ; BYPASS                       ; Untyped             ;
; C2_MODE                       ; BYPASS                       ; Untyped             ;
; C3_MODE                       ; BYPASS                       ; Untyped             ;
; C4_MODE                       ; BYPASS                       ; Untyped             ;
; C5_MODE                       ; BYPASS                       ; Untyped             ;
; C6_MODE                       ; BYPASS                       ; Untyped             ;
; C7_MODE                       ; BYPASS                       ; Untyped             ;
; C8_MODE                       ; BYPASS                       ; Untyped             ;
; C9_MODE                       ; BYPASS                       ; Untyped             ;
; C0_PH                         ; 0                            ; Untyped             ;
; C1_PH                         ; 0                            ; Untyped             ;
; C2_PH                         ; 0                            ; Untyped             ;
; C3_PH                         ; 0                            ; Untyped             ;
; C4_PH                         ; 0                            ; Untyped             ;
; C5_PH                         ; 0                            ; Untyped             ;
; C6_PH                         ; 0                            ; Untyped             ;
; C7_PH                         ; 0                            ; Untyped             ;
; C8_PH                         ; 0                            ; Untyped             ;
; C9_PH                         ; 0                            ; Untyped             ;
; L0_HIGH                       ; 1                            ; Untyped             ;
; L1_HIGH                       ; 1                            ; Untyped             ;
; G0_HIGH                       ; 1                            ; Untyped             ;
; G1_HIGH                       ; 1                            ; Untyped             ;
; G2_HIGH                       ; 1                            ; Untyped             ;
; G3_HIGH                       ; 1                            ; Untyped             ;
; E0_HIGH                       ; 1                            ; Untyped             ;
; E1_HIGH                       ; 1                            ; Untyped             ;
; E2_HIGH                       ; 1                            ; Untyped             ;
; E3_HIGH                       ; 1                            ; Untyped             ;
; L0_LOW                        ; 1                            ; Untyped             ;
; L1_LOW                        ; 1                            ; Untyped             ;
; G0_LOW                        ; 1                            ; Untyped             ;
; G1_LOW                        ; 1                            ; Untyped             ;
; G2_LOW                        ; 1                            ; Untyped             ;
; G3_LOW                        ; 1                            ; Untyped             ;
; E0_LOW                        ; 1                            ; Untyped             ;
; E1_LOW                        ; 1                            ; Untyped             ;
; E2_LOW                        ; 1                            ; Untyped             ;
; E3_LOW                        ; 1                            ; Untyped             ;
; L0_INITIAL                    ; 1                            ; Untyped             ;
; L1_INITIAL                    ; 1                            ; Untyped             ;
; G0_INITIAL                    ; 1                            ; Untyped             ;
; G1_INITIAL                    ; 1                            ; Untyped             ;
; G2_INITIAL                    ; 1                            ; Untyped             ;
; G3_INITIAL                    ; 1                            ; Untyped             ;
; E0_INITIAL                    ; 1                            ; Untyped             ;
; E1_INITIAL                    ; 1                            ; Untyped             ;
; E2_INITIAL                    ; 1                            ; Untyped             ;
; E3_INITIAL                    ; 1                            ; Untyped             ;
; L0_MODE                       ; BYPASS                       ; Untyped             ;
; L1_MODE                       ; BYPASS                       ; Untyped             ;
; G0_MODE                       ; BYPASS                       ; Untyped             ;
; G1_MODE                       ; BYPASS                       ; Untyped             ;
; G2_MODE                       ; BYPASS                       ; Untyped             ;
; G3_MODE                       ; BYPASS                       ; Untyped             ;
; E0_MODE                       ; BYPASS                       ; Untyped             ;
; E1_MODE                       ; BYPASS                       ; Untyped             ;
; E2_MODE                       ; BYPASS                       ; Untyped             ;
; E3_MODE                       ; BYPASS                       ; Untyped             ;
; L0_PH                         ; 0                            ; Untyped             ;
; L1_PH                         ; 0                            ; Untyped             ;
; G0_PH                         ; 0                            ; Untyped             ;
; G1_PH                         ; 0                            ; Untyped             ;
; G2_PH                         ; 0                            ; Untyped             ;
; G3_PH                         ; 0                            ; Untyped             ;
; E0_PH                         ; 0                            ; Untyped             ;
; E1_PH                         ; 0                            ; Untyped             ;
; E2_PH                         ; 0                            ; Untyped             ;
; E3_PH                         ; 0                            ; Untyped             ;
; M_PH                          ; 0                            ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped             ;
; CLK0_COUNTER                  ; G0                           ; Untyped             ;
; CLK1_COUNTER                  ; G0                           ; Untyped             ;
; CLK2_COUNTER                  ; G0                           ; Untyped             ;
; CLK3_COUNTER                  ; G0                           ; Untyped             ;
; CLK4_COUNTER                  ; G0                           ; Untyped             ;
; CLK5_COUNTER                  ; G0                           ; Untyped             ;
; CLK6_COUNTER                  ; E0                           ; Untyped             ;
; CLK7_COUNTER                  ; E1                           ; Untyped             ;
; CLK8_COUNTER                  ; E2                           ; Untyped             ;
; CLK9_COUNTER                  ; E3                           ; Untyped             ;
; L0_TIME_DELAY                 ; 0                            ; Untyped             ;
; L1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G0_TIME_DELAY                 ; 0                            ; Untyped             ;
; G1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G2_TIME_DELAY                 ; 0                            ; Untyped             ;
; G3_TIME_DELAY                 ; 0                            ; Untyped             ;
; E0_TIME_DELAY                 ; 0                            ; Untyped             ;
; E1_TIME_DELAY                 ; 0                            ; Untyped             ;
; E2_TIME_DELAY                 ; 0                            ; Untyped             ;
; E3_TIME_DELAY                 ; 0                            ; Untyped             ;
; M_TIME_DELAY                  ; 0                            ; Untyped             ;
; N_TIME_DELAY                  ; 0                            ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped             ;
; ENABLE0_COUNTER               ; L0                           ; Untyped             ;
; ENABLE1_COUNTER               ; L0                           ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped             ;
; LOOP_FILTER_C                 ; 5                            ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped             ;
; VCO_POST_SCALE                ; 0                            ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                   ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped             ;
; M_TEST_SOURCE                 ; 5                            ; Untyped             ;
; C0_TEST_SOURCE                ; 5                            ; Untyped             ;
; C1_TEST_SOURCE                ; 5                            ; Untyped             ;
; C2_TEST_SOURCE                ; 5                            ; Untyped             ;
; C3_TEST_SOURCE                ; 5                            ; Untyped             ;
; C4_TEST_SOURCE                ; 5                            ; Untyped             ;
; C5_TEST_SOURCE                ; 5                            ; Untyped             ;
; C6_TEST_SOURCE                ; 5                            ; Untyped             ;
; C7_TEST_SOURCE                ; 5                            ; Untyped             ;
; C8_TEST_SOURCE                ; 5                            ; Untyped             ;
; C9_TEST_SOURCE                ; 5                            ; Untyped             ;
; CBXI_PARAMETER                ; NOTHING                      ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped             ;
; WIDTH_CLOCK                   ; 6                            ; Untyped             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE      ;
+-------------------------------+------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_rom_module:U8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 64                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 384                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; TETRIS.mif           ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_g691      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: over_rom_module:U11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 64                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 320                  ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; OVER.mif             ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_7v81      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: next_rom_module:U14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 104                  ; Signed Integer                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 184                  ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; NEXT.mif             ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_s091      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loading_happen:U15 ;
+----------------+----------------------------+-------------------+
; Parameter Name ; Value                      ; Type              ;
+----------------+----------------------------+-------------------+
; T1S            ; 10011000100101100111111111 ; Unsigned Binary   ;
; T1_frame       ; 10100001111010000000       ; Unsigned Binary   ;
+----------------+----------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_border:U16 ;
+----------------+-------------+----------------------------------+
; Parameter Name ; Value       ; Type                             ;
+----------------+-------------+----------------------------------+
; h_start        ; 00101010101 ; Unsigned Binary                  ;
; v_start        ; 00011011101 ; Unsigned Binary                  ;
; border_width   ; 00000001010 ; Unsigned Binary                  ;
+----------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_little_square:U18 ;
+----------------+-----------+-------------------------------------------+
; Parameter Name ; Value     ; Type                                      ;
+----------------+-----------+-------------------------------------------+
; start0         ; 0101      ; Unsigned Binary                           ;
; start1         ; 011001    ; Unsigned Binary                           ;
; start2         ; 101101    ; Unsigned Binary                           ;
; start3         ; 1000001   ; Unsigned Binary                           ;
; start4         ; 1010101   ; Unsigned Binary                           ;
; start5         ; 1101001   ; Unsigned Binary                           ;
; start6         ; 01111101  ; Unsigned Binary                           ;
; start7         ; 10010001  ; Unsigned Binary                           ;
; start8         ; 10100101  ; Unsigned Binary                           ;
; start9         ; 10111001  ; Unsigned Binary                           ;
; start10        ; 11001101  ; Unsigned Binary                           ;
; start11        ; 11100001  ; Unsigned Binary                           ;
; start12        ; 11110101  ; Unsigned Binary                           ;
; start13        ; 100001001 ; Unsigned Binary                           ;
+----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_process:U22 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; ready          ; 001   ; Unsigned Binary                      ;
; game           ; 010   ; Unsigned Binary                      ;
; game_over      ; 100   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll_module:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 3                                                    ;
; Entity Instance                           ; tetris_rom_module:U8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 64                                                   ;
;     -- NUMWORDS_A                         ; 384                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; over_rom_module:U11|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 64                                                   ;
;     -- NUMWORDS_A                         ; 320                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; next_rom_module:U14|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 104                                                  ;
;     -- NUMWORDS_A                         ; 184                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Mar 30 15:55:33 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tetris_test -c tetris_test
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ready_sync_module.v
    Info (12023): Found entity 1: ready_sync_module
Info (12021): Found 1 design units, including 1 entities, in source file ready_vga_control_module.v
    Info (12023): Found entity 1: ready_vga_control_module
Info (12021): Found 1 design units, including 1 entities, in source file square_gen.v
    Info (12023): Found entity 1: square_gen
Info (12021): Found 1 design units, including 1 entities, in source file tetris_test.v
    Info (12023): Found entity 1: tetris_test
Info (12021): Found 1 design units, including 1 entities, in source file vga_select_module.v
    Info (12023): Found entity 1: vga_select_module
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: debouncer
Info (12021): Found 1 design units, including 1 entities, in source file display_border.v
    Info (12023): Found entity 1: display_border
Info (12021): Found 1 design units, including 1 entities, in source file display_little_square.v
    Info (12023): Found entity 1: display_little_square
Info (12021): Found 1 design units, including 1 entities, in source file display_moving_square.v
    Info (12023): Found entity 1: display_moving_square
Info (12021): Found 1 design units, including 1 entities, in source file display_next_square.v
    Info (12023): Found entity 1: display_next_square
Info (12021): Found 1 design units, including 1 entities, in source file game_display.v
    Info (12023): Found entity 1: game_display
Info (12021): Found 1 design units, including 1 entities, in source file game_process.v
    Info (12023): Found entity 1: game_process
Info (12021): Found 1 design units, including 1 entities, in source file game_sync_module.v
    Info (12023): Found entity 1: game_sync_module
Info (12021): Found 1 design units, including 1 entities, in source file loading_happen.v
    Info (12023): Found entity 1: loading_happen
Info (12021): Found 1 design units, including 1 entities, in source file over_sync_module.v
    Info (12023): Found entity 1: over_sync_module
Info (12021): Found 1 design units, including 1 entities, in source file over_vga_control_module.v
    Info (12023): Found entity 1: over_vga_control_module
Info (12021): Found 1 design units, including 1 entities, in source file ready_rom_module/tetris_rom_module.v
    Info (12023): Found entity 1: tetris_rom_module
Info (12021): Found 1 design units, including 1 entities, in source file pll_module/pll_module.v
    Info (12023): Found entity 1: pll_module
Info (12021): Found 1 design units, including 1 entities, in source file over_rom_module/over_rom_module.v
    Info (12023): Found entity 1: over_rom_module
Info (12021): Found 1 design units, including 1 entities, in source file next_rom_module/next_rom_module.v
    Info (12023): Found entity 1: next_rom_module
Info (12127): Elaborating entity "tetris_test" for the top level hierarchy
Info (12128): Elaborating entity "pll_module" for hierarchy "pll_module:U1"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_module:U1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_module:U1|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_module:U1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_module"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:U2"
Info (12128): Elaborating entity "ready_sync_module" for hierarchy "ready_sync_module:U7"
Info (12128): Elaborating entity "tetris_rom_module" for hierarchy "tetris_rom_module:U8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "tetris_rom_module:U8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "tetris_rom_module:U8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "tetris_rom_module:U8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "TETRIS.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g691.tdf
    Info (12023): Found entity 1: altsyncram_g691
Info (12128): Elaborating entity "altsyncram_g691" for hierarchy "tetris_rom_module:U8|altsyncram:altsyncram_component|altsyncram_g691:auto_generated"
Info (12128): Elaborating entity "ready_vga_control_module" for hierarchy "ready_vga_control_module:U9"
Info (12128): Elaborating entity "over_sync_module" for hierarchy "over_sync_module:U10"
Info (12128): Elaborating entity "over_rom_module" for hierarchy "over_rom_module:U11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "over_rom_module:U11|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "over_rom_module:U11|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "over_rom_module:U11|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "OVER.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "320"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7v81.tdf
    Info (12023): Found entity 1: altsyncram_7v81
Info (12128): Elaborating entity "altsyncram_7v81" for hierarchy "over_rom_module:U11|altsyncram:altsyncram_component|altsyncram_7v81:auto_generated"
Info (12128): Elaborating entity "over_vga_control_module" for hierarchy "over_vga_control_module:U12"
Info (12128): Elaborating entity "game_sync_module" for hierarchy "game_sync_module:U13"
Info (12128): Elaborating entity "next_rom_module" for hierarchy "next_rom_module:U14"
Info (12128): Elaborating entity "altsyncram" for hierarchy "next_rom_module:U14|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "next_rom_module:U14|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "next_rom_module:U14|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "NEXT.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "184"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "104"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s091.tdf
    Info (12023): Found entity 1: altsyncram_s091
Info (12128): Elaborating entity "altsyncram_s091" for hierarchy "next_rom_module:U14|altsyncram:altsyncram_component|altsyncram_s091:auto_generated"
Info (12128): Elaborating entity "loading_happen" for hierarchy "loading_happen:U15"
Info (12128): Elaborating entity "display_border" for hierarchy "display_border:U16"
Info (12128): Elaborating entity "display_moving_square" for hierarchy "display_moving_square:U17"
Info (12128): Elaborating entity "display_little_square" for hierarchy "display_little_square:U18"
Info (12128): Elaborating entity "square_gen" for hierarchy "square_gen:U19"
Info (12128): Elaborating entity "display_next_square" for hierarchy "display_next_square:U20"
Info (12128): Elaborating entity "game_display" for hierarchy "game_display:U21"
Info (12128): Elaborating entity "game_process" for hierarchy "game_process:U22"
Info (12128): Elaborating entity "vga_select_module" for hierarchy "vga_select_module:U23"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "vga_select_module:U23|hsync_out_r" is converted into an equivalent circuit using register "vga_select_module:U23|hsync_out_r~_emulated" and latch "vga_select_module:U23|hsync_out_r~latch"
    Warning (13310): Register "vga_select_module:U23|vsync_out_r" is converted into an equivalent circuit using register "vga_select_module:U23|vsync_out_r~_emulated" and latch "vga_select_module:U23|vsync_out_r~latch"
    Warning (13310): Register "vga_select_module:U23|green_out_r" is converted into an equivalent circuit using register "vga_select_module:U23|green_out_r~_emulated" and latch "vga_select_module:U23|green_out_r~latch"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7658 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 7399 logic cells
    Info (21064): Implemented 232 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 541 megabytes
    Info: Processing ended: Wed Mar 30 15:56:45 2016
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:01:12


