{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717431450322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2023  Intel Corporation. All rights reserved. " "Copyright (C) 2023  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  3 18:17:30 2024 " "Processing started: Mon Jun  3 18:17:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717431450323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431450323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --family=\"Cyclone IV E\" or1420SingleCore " "Command: quartus_map --family=\"Cyclone IV E\" or1420SingleCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431450323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717431450578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717431450578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bios/verilog/bios1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bios/verilog/bios1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 biosRom " "Found entity 1: biosRom" {  } { { "../../../modules/bios/verilog/bios1_rom.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bios/verilog/bios1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bios/verilog/bios.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bios/verilog/bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 bios " "Found entity 1: bios" {  } { { "../../../modules/bios/verilog/bios.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bios/verilog/bios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 busArbiter " "Found entity 1: busArbiter" {  } { { "../../../modules/bus_arbiter/verilog/busArbiter.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 queueMemory " "Found entity 1: queueMemory" {  } { { "../../../modules/bus_arbiter/verilog/queueMemory.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 charRom " "Found entity 1: charRom" {  } { { "../../../modules/hdmi_720p/font/ami386__8x8.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphicsController " "Found entity 1: graphicsController" {  } { { "../../../modules/hdmi_720p/verilog/graphicsController.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "activePixel ACTIVEPIXEL hdmi_720p.v(17) " "Verilog HDL Declaration information at hdmi_720p.v(17): object \"activePixel\" differs only in case from object \"ACTIVEPIXEL\" in the same scope" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717431456875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_720p " "Found entity 1: hdmi_720p" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualPortRam2k " "Found entity 1: dualPortRam2k" {  } { { "../../../modules/hdmi_720p/verilog/ram2kdp.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualPortRam4k " "Found entity 1: dualPortRam4k" {  } { { "../../../modules/hdmi_720p/verilog/ram4kdp.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/textController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/textController.v" { { "Info" "ISGN_ENTITY_NAME" "1 textController " "Found entity 1: textController" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmdsEncoder " "Found entity 1: tmdsEncoder" {  } { { "../../../modules/hdmi_720p/verilog/tmds_encoder.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/screens.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/screens.v" { { "Info" "ISGN_ENTITY_NAME" "1 screens " "Found entity 1: screens" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/spi/verilog/spiShiftSingle.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" { { "Info" "ISGN_ENTITY_NAME" "1 spiShiftSingle " "Found entity 1: spiShiftSingle" {  } { { "../../../modules/spi/verilog/spiShiftSingle.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/spi/verilog/spiShiftQuad.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/spi/verilog/spiShiftQuad.v" { { "Info" "ISGN_ENTITY_NAME" "1 spiShiftQuad " "Found entity 1: spiShiftQuad" {  } { { "../../../modules/spi/verilog/spiShiftQuad.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/spi/verilog/spiShiftQuad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/spi/verilog/spiBus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/spi/verilog/spiBus.v" { { "Info" "ISGN_ENTITY_NAME" "1 spiBus " "Found entity 1: spiBus" {  } { { "../../../modules/spi/verilog/spiBus.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/spi/verilog/spiBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/i2c/verilog/i2cMaster.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/i2c/verilog/i2cMaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cMaster " "Found entity 1: i2cMaster" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cCustomInstr " "Found entity 1: i2cCustomInstr" {  } { { "../../../modules/i2c/verilog/i2cCustomInstr.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/profileCi/verilog/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/profileCi/verilog/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../../modules/profileCi/verilog/counter.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/profileCi/verilog/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/profileCi/verilog/profileCi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/profileCi/verilog/profileCi.v" { { "Info" "ISGN_ENTITY_NAME" "1 profileCi " "Found entity 1: profileCi" {  } { { "../../../modules/profileCi/verilog/profileCi.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/profileCi/verilog/profileCi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/grayscaleCi/verilog/rgb565Grayscale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/grayscaleCi/verilog/rgb565Grayscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb565Grayscale " "Found entity 1: rgb565Grayscale" {  } { { "../../../modules/grayscaleCi/verilog/rgb565Grayscale.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/grayscaleCi/verilog/rgb565Grayscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/grayscaleCi/verilog/rgb565ISE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/grayscaleCi/verilog/rgb565ISE.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb565GrayscaleIse " "Found entity 1: rgb565GrayscaleIse" {  } { { "../../../modules/grayscaleCi/verilog/rgb565ISE.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/grayscaleCi/verilog/rgb565ISE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sobelCi/verilog/sobelCi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sobelCi/verilog/sobelCi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobelCi " "Found entity 1: sobelCi" {  } { { "../../../modules/sobelCi/verilog/sobelCi.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sobelCi/verilog/sobelCi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/pixelDifferenceCi/verilog/pixelDifferenceCi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/pixelDifferenceCi/verilog/pixelDifferenceCi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelDifferenceCi " "Found entity 1: pixelDifferenceCi" {  } { { "../../../modules/pixelDifferenceCi/verilog/pixelDifferenceCi.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/pixelDifferenceCi/verilog/pixelDifferenceCi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/gpio/verilog/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/gpio/verilog/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../../../modules/gpio/verilog/gpio.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/gpio/verilog/gpio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualPortSSRAM " "Found entity 1: dualPortSSRAM" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramDmaCi " "Found entity 1: ramDmaCi" {  } { { "../../../modules/ramDmaCi/verilog/ramDmaCi.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/camera/verilog/camera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/camera/verilog/camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "../../../modules/camera/verilog/camera.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/camera/verilog/camera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/delay/verilog/delayIse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/delay/verilog/delayIse.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayIse " "Found entity 1: delayIse" {  } { { "../../../modules/delay/verilog/delayIse.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/delay/verilog/delayIse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v" { { "Info" "ISGN_ENTITY_NAME" "1 swapByte " "Found entity 1: swapByte" {  } { { "../../../modules/swapbyteIse/verilog/swapByteIse.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/baudGenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/baudGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudGenerator " "Found entity 1: baudGenerator" {  } { { "../../../modules/uart/verilog/baudGenerator.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/baudGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartFifoMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartFifoMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartFifoMemory " "Found entity 1: uartFifoMemory" {  } { { "../../../modules/uart/verilog/uartFifoMemory.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartFifoMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartRx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartRx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartRx " "Found entity 1: uartRx" {  } { { "../../../modules/uart/verilog/uartRx.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartRx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartTx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartTx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartTx " "Found entity 1: uartTx" {  } { { "../../../modules/uart/verilog/uartTx.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartTx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartRxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartRxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartRxFifo " "Found entity 1: uartRxFifo" {  } { { "../../../modules/uart/verilog/uartRxFifo.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartRxFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartTxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartTxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartTxFifo " "Found entity 1: uartTxFifo" {  } { { "../../../modules/uart/verilog/uartTxFifo.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartTxFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartBus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartBus.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartBus " "Found entity 1: uartBus" {  } { { "../../../modules/uart/verilog/uartBus.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../../modules/or1420/verilog/adder.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCacheSpm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCacheSpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCacheSpm " "Found entity 1: dCacheSpm" {  } { { "../../../modules/or1420/verilog/dCacheSpm.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCacheSpm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCache " "Found entity 1: dCache" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/decodeStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/decodeStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeStage " "Found entity 1: decodeStage" {  } { { "../../../modules/or1420/verilog/decodeStage.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/decodeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/executeStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/executeStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 executeStage " "Found entity 1: executeStage" {  } { { "../../../modules/or1420/verilog/executeStage.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/executeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetchStage.v(110) " "Verilog HDL information at fetchStage.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/fetchStage.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717431456914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/fetchStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/fetchStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchStage " "Found entity 1: fetchStage" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/fetchStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/logicUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/logicUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 logicUnit " "Found entity 1: logicUnit" {  } { { "../../../modules/or1420/verilog/logicUnit.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/logicUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lutRam32x1 " "Found entity 1: lutRam32x1" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/memoryStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/memoryStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryStage " "Found entity 1: memoryStage" {  } { { "../../../modules/or1420/verilog/memoryStage.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/memoryStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/or1420Top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/or1420Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1420Top " "Found entity 1: or1420Top" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/or1420Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/regiserFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/regiserFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../../../modules/or1420/verilog/regiserFile.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/regiserFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../../modules/or1420/verilog/shifter.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/sprUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/sprUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprUnit " "Found entity 1: sprUnit" {  } { { "../../../modules/or1420/verilog/sprUnit.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/sprUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdramFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdramFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramFifo " "Found entity 1: sdramFifo" {  } { { "../../../modules/sdram/verilog/sdramFifo.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdramFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456930 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram.v(145) " "Verilog HDL information at sdram.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdram.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717431456933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramController " "Found entity 1: sdramController" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/decimalCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/decimalCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimalCounter " "Found entity 1: decimalCounter" {  } { { "../../../modules/support/verilog/decimalCounter.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/decimalCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/processorId.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/processorId.v" { { "Info" "ISGN_ENTITY_NAME" "1 processorId " "Found entity 1: processorId" {  } { { "../../../modules/support/verilog/processorId.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/processorId.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/synchroFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/synchroFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchroFlop " "Found entity 1: synchroFlop" {  } { { "../../../modules/support/verilog/synchroFlop.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/synchroFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram16x32DpAr " "Found entity 1: sram16x32DpAr" {  } { { "../../../modules/support/verilog/sram_16x32_dp_ar.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram32x32DpAr " "Found entity 1: sram32x32DpAr" {  } { { "../../../modules/support/verilog/sram_32x32_dp_ar.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_512x32_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_512x32_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram512X32Dp " "Found entity 1: sram512X32Dp" {  } { { "../../../modules/support/verilog/sram_512x32_dp.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_512x32_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_512x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_512x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram512X32 " "Found entity 1: sram512X32" {  } { { "../../../modules/support/verilog/sram_512x32.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_512x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram1024X16Dp " "Found entity 1: sram1024X16Dp" {  } { { "../../../modules/support/verilog/sram_1024x16_dp.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram2048x8Dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram2048x8Dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram2048X8Dp " "Found entity 1: sram2048X8Dp" {  } { { "../../../modules/support/verilog/sram2048x8Dp.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/sram2048x8Dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1420SingleCore " "Found entity 1: or1420SingleCore" {  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431456950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431456950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "or1420SingleCore " "Elaborating entity \"or1420SingleCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717431457086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll:altpll_component\"" {  } { { "../verilog/or1420SingleCore.v" "altpll_component" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:altpll_component " "Elaborated megafunction instantiation \"altpll:altpll_component\"" {  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 176 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:altpll_component " "Instantiated megafunction \"altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 16 " "Parameter \"clk0_divide_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 99 " "Parameter \"clk0_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 8 " "Parameter \"clk1_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 99 " "Parameter \"clk1_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 16 " "Parameter \"clk2_divide_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 99 " "Parameter \"clk2_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 8 " "Parameter \"clk3_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 99 " "Parameter \"clk3_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717431457143 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 176 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717431457143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_altpll " "Found entity 1: test_altpll" {  } { { "db/test_altpll.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717431457192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431457192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_altpll altpll:altpll_component\|test_altpll:auto_generated " "Elaborating entity \"test_altpll\" for hierarchy \"altpll:altpll_component\|test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/ismael/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartBus uartBus:uart1 " "Elaborating entity \"uartBus\" for hierarchy \"uartBus:uart1\"" {  } { { "../verilog/or1420SingleCore.v" "uart1" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457194 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uartBus.v(61) " "Verilog HDL Case Statement information at uartBus.v(61): all case item expressions in this case statement are onehot" {  } { { "../../../modules/uart/verilog/uartBus.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartBus.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457199 "|or1420SingleCore|uartBus:uart1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudGenerator uartBus:uart1\|baudGenerator:bdg " "Elaborating entity \"baudGenerator\" for hierarchy \"uartBus:uart1\|baudGenerator:bdg\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "bdg" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartBus.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartTxFifo uartBus:uart1\|uartTxFifo:TXF " "Elaborating entity \"uartTxFifo\" for hierarchy \"uartBus:uart1\|uartTxFifo:TXF\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "TXF" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartBus.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartFifoMemory uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem " "Elaborating entity \"uartFifoMemory\" for hierarchy \"uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem\"" {  } { { "../../../modules/uart/verilog/uartTxFifo.v" "fifoMem" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartTxFifo.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartTx uartBus:uart1\|uartTx:TXC " "Elaborating entity \"uartTx\" for hierarchy \"uartBus:uart1\|uartTx:TXC\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "TXC" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartBus.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRxFifo uartBus:uart1\|uartRxFifo:RXF " "Elaborating entity \"uartRxFifo\" for hierarchy \"uartBus:uart1\|uartRxFifo:RXF\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "RXF" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartBus.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRx uartBus:uart1\|uartRx:RXC " "Elaborating entity \"uartRx\" for hierarchy \"uartBus:uart1\|uartRx:RXC\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "RXC" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartBus.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457208 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uartRx.v(94) " "Verilog HDL Case Statement information at uartRx.v(94): all case item expressions in this case statement are onehot" {  } { { "../../../modules/uart/verilog/uartRx.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/uart/verilog/uartRx.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457209 "|or1420SingleCore|uartBus:uart1|uartRx:RXC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramController sdramController:sdram " "Elaborating entity \"sdramController\" for hierarchy \"sdramController:sdram\"" {  } { { "../verilog/or1420SingleCore.v" "sdram" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram.v(44) " "Verilog HDL assignment warning at sdram.v(44): truncated value with size 32 to match size of target (14)" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdram.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717431457214 "|or1420SingleCore|sdramController:sdram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram.v(46) " "Verilog HDL assignment warning at sdram.v(46): truncated value with size 32 to match size of target (14)" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdram.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717431457214 "|or1420SingleCore|sdramController:sdram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram.v(47) " "Verilog HDL assignment warning at sdram.v(47): truncated value with size 32 to match size of target (14)" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdram.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717431457214 "|or1420SingleCore|sdramController:sdram"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram.v(195) " "Verilog HDL Case Statement information at sdram.v(195): all case item expressions in this case statement are onehot" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdram.v" 195 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457214 "|or1420SingleCore|sdramController:sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramFifo sdramController:sdram\|sdramFifo:buffer " "Elaborating entity \"sdramFifo\" for hierarchy \"sdramController:sdram\|sdramFifo:buffer\"" {  } { { "../../../modules/sdram/verilog/sdram.v" "buffer" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdram.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram512X32Dp sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem " "Elaborating entity \"sram512X32Dp\" for hierarchy \"sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\"" {  } { { "../../../modules/sdram/verilog/sdramFifo.v" "readMem" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sdram/verilog/sdramFifo.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1420Top or1420Top:cpu1 " "Elaborating entity \"or1420Top\" for hierarchy \"or1420Top:cpu1\"" {  } { { "../verilog/or1420SingleCore.v" "cpu1" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchStage or1420Top:cpu1\|fetchStage:fetch " "Elaborating entity \"fetchStage\" for hierarchy \"or1420Top:cpu1\|fetchStage:fetch\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "fetch" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/or1420Top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457226 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fetchStage.v(164) " "Verilog HDL Case Statement information at fetchStage.v(164): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/fetchStage.v" 164 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457229 "|or1420SingleCore|or1420Top:cpu1|fetchStage:fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fetchStage.v(191) " "Verilog HDL Case Statement information at fetchStage.v(191): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/fetchStage.v" 191 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457229 "|or1420SingleCore|or1420Top:cpu1|fetchStage:fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeStage or1420Top:cpu1\|decodeStage:decode " "Elaborating entity \"decodeStage\" for hierarchy \"or1420Top:cpu1\|decodeStage:decode\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "decode" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/or1420Top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executeStage or1420Top:cpu1\|executeStage:exe " "Elaborating entity \"executeStage\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "exe" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/or1420Top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457235 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "executeStage.v(132) " "Verilog HDL Case Statement information at executeStage.v(132): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/executeStage.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/executeStage.v" 132 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457240 "|or1420SingleCore|or1420Top:cpu1|executeStage:exe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder or1420Top:cpu1\|executeStage:exe\|adder:addSub " "Elaborating entity \"adder\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|adder:addSub\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "addSub" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/executeStage.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicUnit or1420Top:cpu1\|executeStage:exe\|logicUnit:logicU " "Elaborating entity \"logicUnit\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|logicUnit:logicU\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "logicU" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/executeStage.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier or1420Top:cpu1\|executeStage:exe\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "mul" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/executeStage.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter or1420Top:cpu1\|executeStage:exe\|shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|shifter:shift\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "shift" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/executeStage.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprUnit or1420Top:cpu1\|sprUnit:sprs " "Elaborating entity \"sprUnit\" for hierarchy \"or1420Top:cpu1\|sprUnit:sprs\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "sprs" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/or1420Top.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryStage or1420Top:cpu1\|memoryStage:mem " "Elaborating entity \"memoryStage\" for hierarchy \"or1420Top:cpu1\|memoryStage:mem\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "mem" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/or1420Top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile or1420Top:cpu1\|registerFile:regs " "Elaborating entity \"registerFile\" for hierarchy \"or1420Top:cpu1\|registerFile:regs\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "regs" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/or1420Top.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lutRam32x1 or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram1 " "Elaborating entity \"lutRam32x1\" for hierarchy \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram1\"" {  } { { "../../../modules/or1420/verilog/regiserFile.v" "makeregs\[0\].ram1" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/regiserFile.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCache or1420Top:cpu1\|dCache:loadStore " "Elaborating entity \"dCache\" for hierarchy \"or1420Top:cpu1\|dCache:loadStore\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "loadStore" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/or1420Top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457286 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(100) " "Verilog HDL Case Statement information at dCache.v(100): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCache.v" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457289 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(130) " "Verilog HDL Case Statement information at dCache.v(130): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCache.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457289 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(162) " "Verilog HDL Case Statement information at dCache.v(162): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCache.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457289 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(182) " "Verilog HDL Case Statement information at dCache.v(182): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCache.v" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457289 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(209) " "Verilog HDL Case Statement information at dCache.v(209): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCache.v" 209 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457289 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCacheSpm or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm " "Elaborating entity \"dCacheSpm\" for hierarchy \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\"" {  } { { "../../../modules/or1420/verilog/dCache.v" "spm" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/or1420/verilog/dCache.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorId processorId:cpuFreq " "Elaborating entity \"processorId\" for hierarchy \"processorId:cpuFreq\"" {  } { { "../verilog/or1420SingleCore.v" "cpuFreq" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 processorId.v(28) " "Verilog HDL assignment warning at processorId.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../../../modules/support/verilog/processorId.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/processorId.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717431457293 "|or1420SingleCore|processorId:cpuFreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchroFlop processorId:cpuFreq\|synchroFlop:msync " "Elaborating entity \"synchroFlop\" for hierarchy \"processorId:cpuFreq\|synchroFlop:msync\"" {  } { { "../../../modules/support/verilog/processorId.v" "msync" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/processorId.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimalCounter processorId:cpuFreq\|decimalCounter:cnt\[0\].dcount " "Elaborating entity \"decimalCounter\" for hierarchy \"processorId:cpuFreq\|decimalCounter:cnt\[0\].dcount\"" {  } { { "../../../modules/support/verilog/processorId.v" "cnt\[0\].dcount" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/support/verilog/processorId.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swapByte swapByte:ise1 " "Elaborating entity \"swapByte\" for hierarchy \"swapByte:ise1\"" {  } { { "../verilog/or1420SingleCore.v" "ise1" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2cCustomInstr i2cCustomInstr:i2cm " "Elaborating entity \"i2cCustomInstr\" for hierarchy \"i2cCustomInstr:i2cm\"" {  } { { "../verilog/or1420SingleCore.v" "i2cm" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2cMaster i2cCustomInstr:i2cm\|i2cMaster:master " "Elaborating entity \"i2cMaster\" for hierarchy \"i2cCustomInstr:i2cm\|i2cMaster:master\"" {  } { { "../../../modules/i2c/verilog/i2cCustomInstr.v" "master" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2cMaster.v(92) " "Verilog HDL assignment warning at i2cMaster.v(92): truncated value with size 32 to match size of target (6)" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717431457302 "|or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2cMaster.v(113) " "Verilog HDL Case Statement information at i2cMaster.v(113): all case item expressions in this case statement are onehot" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457302 "|or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2cMaster.v(170) " "Verilog HDL Case Statement information at i2cMaster.v(170): all case item expressions in this case statement are onehot" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457302 "|or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayIse delayIse:delayMicro " "Elaborating entity \"delayIse\" for hierarchy \"delayIse:delayMicro\"" {  } { { "../verilog/or1420SingleCore.v" "delayMicro" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 delayIse.v(49) " "Verilog HDL assignment warning at delayIse.v(49): truncated value with size 32 to match size of target (4)" {  } { { "../../../modules/delay/verilog/delayIse.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/delay/verilog/delayIse.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717431457304 "|or1420SingleCore|delayIse:delayMicro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "profileCi profileCi:profiler " "Elaborating entity \"profileCi\" for hierarchy \"profileCi:profiler\"" {  } { { "../verilog/or1420SingleCore.v" "profiler" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter profileCi:profiler\|counter:counter0 " "Elaborating entity \"counter\" for hierarchy \"profileCi:profiler\|counter:counter0\"" {  } { { "../../../modules/profileCi/verilog/profileCi.v" "counter0" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/profileCi/verilog/profileCi.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb565GrayscaleIse rgb565GrayscaleIse:converter " "Elaborating entity \"rgb565GrayscaleIse\" for hierarchy \"rgb565GrayscaleIse:converter\"" {  } { { "../verilog/or1420SingleCore.v" "converter" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb565Grayscale rgb565GrayscaleIse:converter\|rgb565Grayscale:pixel1 " "Elaborating entity \"rgb565Grayscale\" for hierarchy \"rgb565GrayscaleIse:converter\|rgb565Grayscale:pixel1\"" {  } { { "../../../modules/grayscaleCi/verilog/rgb565ISE.v" "pixel1" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/grayscaleCi/verilog/rgb565ISE.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 rgb565Grayscale.v(20) " "Verilog HDL assignment warning at rgb565Grayscale.v(20): truncated value with size 14 to match size of target (13)" {  } { { "../../../modules/grayscaleCi/verilog/rgb565Grayscale.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/grayscaleCi/verilog/rgb565Grayscale.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717431457313 "|or1420SingleCore|rgb565GrayscaleIse:converter|rgb565Grayscale:pixel1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobelCi sobelCi:sobel " "Elaborating entity \"sobelCi\" for hierarchy \"sobelCi:sobel\"" {  } { { "../verilog/or1420SingleCore.v" "sobel" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 sobelCi.v(45) " "Verilog HDL assignment warning at sobelCi.v(45): truncated value with size 33 to match size of target (32)" {  } { { "../../../modules/sobelCi/verilog/sobelCi.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/sobelCi/verilog/sobelCi.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717431457316 "|or1420SingleCore|sobelCi:sobel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelDifferenceCi pixelDifferenceCi:pixelDiff " "Elaborating entity \"pixelDifferenceCi\" for hierarchy \"pixelDifferenceCi:pixelDiff\"" {  } { { "../verilog/or1420SingleCore.v" "pixelDiff" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramDmaCi ramDmaCi:ramDma " "Elaborating entity \"ramDmaCi\" for hierarchy \"ramDmaCi:ramDma\"" {  } { { "../verilog/or1420SingleCore.v" "ramDma" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457320 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ramDmaCi.v(132) " "Verilog HDL Case Statement information at ramDmaCi.v(132): all case item expressions in this case statement are onehot" {  } { { "../../../modules/ramDmaCi/verilog/ramDmaCi.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v" 132 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717431457324 "|or1420SingleCore|ramDmaCi:ramDma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualPortSSRAM ramDmaCi:ramDma\|dualPortSSRAM:memory " "Elaborating entity \"dualPortSSRAM\" for hierarchy \"ramDmaCi:ramDma\|dualPortSSRAM:memory\"" {  } { { "../../../modules/ramDmaCi/verilog/ramDmaCi.v" "memory" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431457360 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[31\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[31\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549733 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "dualPortSSram.v(12) " "Constant driver at dualPortSSram.v(12)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 12 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[30\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[30\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[29\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[29\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[28\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[28\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[27\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[27\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[26\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[26\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[25\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[25\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[24\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[24\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[23\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[23\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[22\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[22\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[21\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[21\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[20\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[20\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[19\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[19\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[18\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[18\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[17\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[17\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[16\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[16\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[15\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[15\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memoryContent\[639\]\[14\] dualPortSSram.v(43) " "Can't resolve multiple constant drivers for net \"memoryContent\[639\]\[14\]\" at dualPortSSram.v(43)" {  } { { "../../../modules/ramDmaCi/verilog/dualPortSSram.v" "" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431549736 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ramDmaCi:ramDma\|dualPortSSRAM:memory " "Can't elaborate user hierarchy \"ramDmaCi:ramDma\|dualPortSSRAM:memory\"" {  } { { "../../../modules/ramDmaCi/verilog/ramDmaCi.v" "memory" { Text "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v" 101 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717431550662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.map.smsg " "Generated suppressed messages file /home/ismael/Desktop/EmbeddedSystemsDesign/Project/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431550866 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "7103 " "Peak virtual memory: 7103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717431550951 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  3 18:19:10 2024 " "Processing ended: Mon Jun  3 18:19:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717431550951 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717431550951 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717431550951 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717431550951 ""}
