// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_FM_DDR_BUFF1_AWVALID,
        m_axi_FM_DDR_BUFF1_AWREADY,
        m_axi_FM_DDR_BUFF1_AWADDR,
        m_axi_FM_DDR_BUFF1_AWID,
        m_axi_FM_DDR_BUFF1_AWLEN,
        m_axi_FM_DDR_BUFF1_AWSIZE,
        m_axi_FM_DDR_BUFF1_AWBURST,
        m_axi_FM_DDR_BUFF1_AWLOCK,
        m_axi_FM_DDR_BUFF1_AWCACHE,
        m_axi_FM_DDR_BUFF1_AWPROT,
        m_axi_FM_DDR_BUFF1_AWQOS,
        m_axi_FM_DDR_BUFF1_AWREGION,
        m_axi_FM_DDR_BUFF1_AWUSER,
        m_axi_FM_DDR_BUFF1_WVALID,
        m_axi_FM_DDR_BUFF1_WREADY,
        m_axi_FM_DDR_BUFF1_WDATA,
        m_axi_FM_DDR_BUFF1_WSTRB,
        m_axi_FM_DDR_BUFF1_WLAST,
        m_axi_FM_DDR_BUFF1_WID,
        m_axi_FM_DDR_BUFF1_WUSER,
        m_axi_FM_DDR_BUFF1_ARVALID,
        m_axi_FM_DDR_BUFF1_ARREADY,
        m_axi_FM_DDR_BUFF1_ARADDR,
        m_axi_FM_DDR_BUFF1_ARID,
        m_axi_FM_DDR_BUFF1_ARLEN,
        m_axi_FM_DDR_BUFF1_ARSIZE,
        m_axi_FM_DDR_BUFF1_ARBURST,
        m_axi_FM_DDR_BUFF1_ARLOCK,
        m_axi_FM_DDR_BUFF1_ARCACHE,
        m_axi_FM_DDR_BUFF1_ARPROT,
        m_axi_FM_DDR_BUFF1_ARQOS,
        m_axi_FM_DDR_BUFF1_ARREGION,
        m_axi_FM_DDR_BUFF1_ARUSER,
        m_axi_FM_DDR_BUFF1_RVALID,
        m_axi_FM_DDR_BUFF1_RREADY,
        m_axi_FM_DDR_BUFF1_RDATA,
        m_axi_FM_DDR_BUFF1_RLAST,
        m_axi_FM_DDR_BUFF1_RID,
        m_axi_FM_DDR_BUFF1_RUSER,
        m_axi_FM_DDR_BUFF1_RRESP,
        m_axi_FM_DDR_BUFF1_BVALID,
        m_axi_FM_DDR_BUFF1_BREADY,
        m_axi_FM_DDR_BUFF1_BRESP,
        m_axi_FM_DDR_BUFF1_BID,
        m_axi_FM_DDR_BUFF1_BUSER,
        m_axi_FM_DDR_BUFF2_AWVALID,
        m_axi_FM_DDR_BUFF2_AWREADY,
        m_axi_FM_DDR_BUFF2_AWADDR,
        m_axi_FM_DDR_BUFF2_AWID,
        m_axi_FM_DDR_BUFF2_AWLEN,
        m_axi_FM_DDR_BUFF2_AWSIZE,
        m_axi_FM_DDR_BUFF2_AWBURST,
        m_axi_FM_DDR_BUFF2_AWLOCK,
        m_axi_FM_DDR_BUFF2_AWCACHE,
        m_axi_FM_DDR_BUFF2_AWPROT,
        m_axi_FM_DDR_BUFF2_AWQOS,
        m_axi_FM_DDR_BUFF2_AWREGION,
        m_axi_FM_DDR_BUFF2_AWUSER,
        m_axi_FM_DDR_BUFF2_WVALID,
        m_axi_FM_DDR_BUFF2_WREADY,
        m_axi_FM_DDR_BUFF2_WDATA,
        m_axi_FM_DDR_BUFF2_WSTRB,
        m_axi_FM_DDR_BUFF2_WLAST,
        m_axi_FM_DDR_BUFF2_WID,
        m_axi_FM_DDR_BUFF2_WUSER,
        m_axi_FM_DDR_BUFF2_ARVALID,
        m_axi_FM_DDR_BUFF2_ARREADY,
        m_axi_FM_DDR_BUFF2_ARADDR,
        m_axi_FM_DDR_BUFF2_ARID,
        m_axi_FM_DDR_BUFF2_ARLEN,
        m_axi_FM_DDR_BUFF2_ARSIZE,
        m_axi_FM_DDR_BUFF2_ARBURST,
        m_axi_FM_DDR_BUFF2_ARLOCK,
        m_axi_FM_DDR_BUFF2_ARCACHE,
        m_axi_FM_DDR_BUFF2_ARPROT,
        m_axi_FM_DDR_BUFF2_ARQOS,
        m_axi_FM_DDR_BUFF2_ARREGION,
        m_axi_FM_DDR_BUFF2_ARUSER,
        m_axi_FM_DDR_BUFF2_RVALID,
        m_axi_FM_DDR_BUFF2_RREADY,
        m_axi_FM_DDR_BUFF2_RDATA,
        m_axi_FM_DDR_BUFF2_RLAST,
        m_axi_FM_DDR_BUFF2_RID,
        m_axi_FM_DDR_BUFF2_RUSER,
        m_axi_FM_DDR_BUFF2_RRESP,
        m_axi_FM_DDR_BUFF2_BVALID,
        m_axi_FM_DDR_BUFF2_BREADY,
        m_axi_FM_DDR_BUFF2_BRESP,
        m_axi_FM_DDR_BUFF2_BID,
        m_axi_FM_DDR_BUFF2_BUSER,
        m_axi_WEIGHT_AWVALID,
        m_axi_WEIGHT_AWREADY,
        m_axi_WEIGHT_AWADDR,
        m_axi_WEIGHT_AWID,
        m_axi_WEIGHT_AWLEN,
        m_axi_WEIGHT_AWSIZE,
        m_axi_WEIGHT_AWBURST,
        m_axi_WEIGHT_AWLOCK,
        m_axi_WEIGHT_AWCACHE,
        m_axi_WEIGHT_AWPROT,
        m_axi_WEIGHT_AWQOS,
        m_axi_WEIGHT_AWREGION,
        m_axi_WEIGHT_AWUSER,
        m_axi_WEIGHT_WVALID,
        m_axi_WEIGHT_WREADY,
        m_axi_WEIGHT_WDATA,
        m_axi_WEIGHT_WSTRB,
        m_axi_WEIGHT_WLAST,
        m_axi_WEIGHT_WID,
        m_axi_WEIGHT_WUSER,
        m_axi_WEIGHT_ARVALID,
        m_axi_WEIGHT_ARREADY,
        m_axi_WEIGHT_ARADDR,
        m_axi_WEIGHT_ARID,
        m_axi_WEIGHT_ARLEN,
        m_axi_WEIGHT_ARSIZE,
        m_axi_WEIGHT_ARBURST,
        m_axi_WEIGHT_ARLOCK,
        m_axi_WEIGHT_ARCACHE,
        m_axi_WEIGHT_ARPROT,
        m_axi_WEIGHT_ARQOS,
        m_axi_WEIGHT_ARREGION,
        m_axi_WEIGHT_ARUSER,
        m_axi_WEIGHT_RVALID,
        m_axi_WEIGHT_RREADY,
        m_axi_WEIGHT_RDATA,
        m_axi_WEIGHT_RLAST,
        m_axi_WEIGHT_RID,
        m_axi_WEIGHT_RUSER,
        m_axi_WEIGHT_RRESP,
        m_axi_WEIGHT_BVALID,
        m_axi_WEIGHT_BREADY,
        m_axi_WEIGHT_BRESP,
        m_axi_WEIGHT_BID,
        m_axi_WEIGHT_BUSER,
        m_axi_BIAS_AWVALID,
        m_axi_BIAS_AWREADY,
        m_axi_BIAS_AWADDR,
        m_axi_BIAS_AWID,
        m_axi_BIAS_AWLEN,
        m_axi_BIAS_AWSIZE,
        m_axi_BIAS_AWBURST,
        m_axi_BIAS_AWLOCK,
        m_axi_BIAS_AWCACHE,
        m_axi_BIAS_AWPROT,
        m_axi_BIAS_AWQOS,
        m_axi_BIAS_AWREGION,
        m_axi_BIAS_AWUSER,
        m_axi_BIAS_WVALID,
        m_axi_BIAS_WREADY,
        m_axi_BIAS_WDATA,
        m_axi_BIAS_WSTRB,
        m_axi_BIAS_WLAST,
        m_axi_BIAS_WID,
        m_axi_BIAS_WUSER,
        m_axi_BIAS_ARVALID,
        m_axi_BIAS_ARREADY,
        m_axi_BIAS_ARADDR,
        m_axi_BIAS_ARID,
        m_axi_BIAS_ARLEN,
        m_axi_BIAS_ARSIZE,
        m_axi_BIAS_ARBURST,
        m_axi_BIAS_ARLOCK,
        m_axi_BIAS_ARCACHE,
        m_axi_BIAS_ARPROT,
        m_axi_BIAS_ARQOS,
        m_axi_BIAS_ARREGION,
        m_axi_BIAS_ARUSER,
        m_axi_BIAS_RVALID,
        m_axi_BIAS_RREADY,
        m_axi_BIAS_RDATA,
        m_axi_BIAS_RLAST,
        m_axi_BIAS_RID,
        m_axi_BIAS_RUSER,
        m_axi_BIAS_RRESP,
        m_axi_BIAS_BVALID,
        m_axi_BIAS_BREADY,
        m_axi_BIAS_BRESP,
        m_axi_BIAS_BID,
        m_axi_BIAS_BUSER,
        conv_out1_0_address0,
        conv_out1_0_ce0,
        conv_out1_0_we0,
        conv_out1_0_d0,
        conv_out1_0_q0,
        conv_out1_1_address0,
        conv_out1_1_ce0,
        conv_out1_1_we0,
        conv_out1_1_d0,
        conv_out1_1_q0,
        conv_out1_2_address0,
        conv_out1_2_ce0,
        conv_out1_2_we0,
        conv_out1_2_d0,
        conv_out1_2_q0,
        conv_out1_3_address0,
        conv_out1_3_ce0,
        conv_out1_3_we0,
        conv_out1_3_d0,
        conv_out1_3_q0,
        conv_out1_4_address0,
        conv_out1_4_ce0,
        conv_out1_4_we0,
        conv_out1_4_d0,
        conv_out1_4_q0,
        conv_out1_5_address0,
        conv_out1_5_ce0,
        conv_out1_5_we0,
        conv_out1_5_d0,
        conv_out1_5_q0
);

parameter    ap_ST_fsm_state1 = 53'd1;
parameter    ap_ST_fsm_state2 = 53'd2;
parameter    ap_ST_fsm_state3 = 53'd4;
parameter    ap_ST_fsm_state4 = 53'd8;
parameter    ap_ST_fsm_state5 = 53'd16;
parameter    ap_ST_fsm_state6 = 53'd32;
parameter    ap_ST_fsm_state7 = 53'd64;
parameter    ap_ST_fsm_pp0_stage0 = 53'd128;
parameter    ap_ST_fsm_state10 = 53'd256;
parameter    ap_ST_fsm_state11 = 53'd512;
parameter    ap_ST_fsm_state12 = 53'd1024;
parameter    ap_ST_fsm_state13 = 53'd2048;
parameter    ap_ST_fsm_state14 = 53'd4096;
parameter    ap_ST_fsm_state15 = 53'd8192;
parameter    ap_ST_fsm_state16 = 53'd16384;
parameter    ap_ST_fsm_pp1_stage0 = 53'd32768;
parameter    ap_ST_fsm_state20 = 53'd65536;
parameter    ap_ST_fsm_state21 = 53'd131072;
parameter    ap_ST_fsm_state22 = 53'd262144;
parameter    ap_ST_fsm_state23 = 53'd524288;
parameter    ap_ST_fsm_state24 = 53'd1048576;
parameter    ap_ST_fsm_state25 = 53'd2097152;
parameter    ap_ST_fsm_state26 = 53'd4194304;
parameter    ap_ST_fsm_pp2_stage0 = 53'd8388608;
parameter    ap_ST_fsm_state39 = 53'd16777216;
parameter    ap_ST_fsm_pp3_stage0 = 53'd33554432;
parameter    ap_ST_fsm_pp3_stage1 = 53'd67108864;
parameter    ap_ST_fsm_pp3_stage2 = 53'd134217728;
parameter    ap_ST_fsm_pp3_stage3 = 53'd268435456;
parameter    ap_ST_fsm_pp3_stage4 = 53'd536870912;
parameter    ap_ST_fsm_pp3_stage5 = 53'd1073741824;
parameter    ap_ST_fsm_pp3_stage6 = 53'd2147483648;
parameter    ap_ST_fsm_pp3_stage7 = 53'd4294967296;
parameter    ap_ST_fsm_state53 = 53'd8589934592;
parameter    ap_ST_fsm_pp4_stage0 = 53'd17179869184;
parameter    ap_ST_fsm_pp4_stage1 = 53'd34359738368;
parameter    ap_ST_fsm_pp4_stage2 = 53'd68719476736;
parameter    ap_ST_fsm_pp4_stage3 = 53'd137438953472;
parameter    ap_ST_fsm_pp4_stage4 = 53'd274877906944;
parameter    ap_ST_fsm_pp4_stage5 = 53'd549755813888;
parameter    ap_ST_fsm_pp4_stage6 = 53'd1099511627776;
parameter    ap_ST_fsm_pp4_stage7 = 53'd2199023255552;
parameter    ap_ST_fsm_pp4_stage8 = 53'd4398046511104;
parameter    ap_ST_fsm_state64 = 53'd8796093022208;
parameter    ap_ST_fsm_pp5_stage0 = 53'd17592186044416;
parameter    ap_ST_fsm_pp5_stage1 = 53'd35184372088832;
parameter    ap_ST_fsm_state87 = 53'd70368744177664;
parameter    ap_ST_fsm_pp6_stage0 = 53'd140737488355328;
parameter    ap_ST_fsm_state91 = 53'd281474976710656;
parameter    ap_ST_fsm_state92 = 53'd562949953421312;
parameter    ap_ST_fsm_state93 = 53'd1125899906842624;
parameter    ap_ST_fsm_state94 = 53'd2251799813685248;
parameter    ap_ST_fsm_state95 = 53'd4503599627370496;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_FM_DDR_BUFF1_AWVALID;
input   m_axi_FM_DDR_BUFF1_AWREADY;
output  [31:0] m_axi_FM_DDR_BUFF1_AWADDR;
output  [0:0] m_axi_FM_DDR_BUFF1_AWID;
output  [31:0] m_axi_FM_DDR_BUFF1_AWLEN;
output  [2:0] m_axi_FM_DDR_BUFF1_AWSIZE;
output  [1:0] m_axi_FM_DDR_BUFF1_AWBURST;
output  [1:0] m_axi_FM_DDR_BUFF1_AWLOCK;
output  [3:0] m_axi_FM_DDR_BUFF1_AWCACHE;
output  [2:0] m_axi_FM_DDR_BUFF1_AWPROT;
output  [3:0] m_axi_FM_DDR_BUFF1_AWQOS;
output  [3:0] m_axi_FM_DDR_BUFF1_AWREGION;
output  [0:0] m_axi_FM_DDR_BUFF1_AWUSER;
output   m_axi_FM_DDR_BUFF1_WVALID;
input   m_axi_FM_DDR_BUFF1_WREADY;
output  [31:0] m_axi_FM_DDR_BUFF1_WDATA;
output  [3:0] m_axi_FM_DDR_BUFF1_WSTRB;
output   m_axi_FM_DDR_BUFF1_WLAST;
output  [0:0] m_axi_FM_DDR_BUFF1_WID;
output  [0:0] m_axi_FM_DDR_BUFF1_WUSER;
output   m_axi_FM_DDR_BUFF1_ARVALID;
input   m_axi_FM_DDR_BUFF1_ARREADY;
output  [31:0] m_axi_FM_DDR_BUFF1_ARADDR;
output  [0:0] m_axi_FM_DDR_BUFF1_ARID;
output  [31:0] m_axi_FM_DDR_BUFF1_ARLEN;
output  [2:0] m_axi_FM_DDR_BUFF1_ARSIZE;
output  [1:0] m_axi_FM_DDR_BUFF1_ARBURST;
output  [1:0] m_axi_FM_DDR_BUFF1_ARLOCK;
output  [3:0] m_axi_FM_DDR_BUFF1_ARCACHE;
output  [2:0] m_axi_FM_DDR_BUFF1_ARPROT;
output  [3:0] m_axi_FM_DDR_BUFF1_ARQOS;
output  [3:0] m_axi_FM_DDR_BUFF1_ARREGION;
output  [0:0] m_axi_FM_DDR_BUFF1_ARUSER;
input   m_axi_FM_DDR_BUFF1_RVALID;
output   m_axi_FM_DDR_BUFF1_RREADY;
input  [31:0] m_axi_FM_DDR_BUFF1_RDATA;
input   m_axi_FM_DDR_BUFF1_RLAST;
input  [0:0] m_axi_FM_DDR_BUFF1_RID;
input  [0:0] m_axi_FM_DDR_BUFF1_RUSER;
input  [1:0] m_axi_FM_DDR_BUFF1_RRESP;
input   m_axi_FM_DDR_BUFF1_BVALID;
output   m_axi_FM_DDR_BUFF1_BREADY;
input  [1:0] m_axi_FM_DDR_BUFF1_BRESP;
input  [0:0] m_axi_FM_DDR_BUFF1_BID;
input  [0:0] m_axi_FM_DDR_BUFF1_BUSER;
output   m_axi_FM_DDR_BUFF2_AWVALID;
input   m_axi_FM_DDR_BUFF2_AWREADY;
output  [31:0] m_axi_FM_DDR_BUFF2_AWADDR;
output  [0:0] m_axi_FM_DDR_BUFF2_AWID;
output  [31:0] m_axi_FM_DDR_BUFF2_AWLEN;
output  [2:0] m_axi_FM_DDR_BUFF2_AWSIZE;
output  [1:0] m_axi_FM_DDR_BUFF2_AWBURST;
output  [1:0] m_axi_FM_DDR_BUFF2_AWLOCK;
output  [3:0] m_axi_FM_DDR_BUFF2_AWCACHE;
output  [2:0] m_axi_FM_DDR_BUFF2_AWPROT;
output  [3:0] m_axi_FM_DDR_BUFF2_AWQOS;
output  [3:0] m_axi_FM_DDR_BUFF2_AWREGION;
output  [0:0] m_axi_FM_DDR_BUFF2_AWUSER;
output   m_axi_FM_DDR_BUFF2_WVALID;
input   m_axi_FM_DDR_BUFF2_WREADY;
output  [31:0] m_axi_FM_DDR_BUFF2_WDATA;
output  [3:0] m_axi_FM_DDR_BUFF2_WSTRB;
output   m_axi_FM_DDR_BUFF2_WLAST;
output  [0:0] m_axi_FM_DDR_BUFF2_WID;
output  [0:0] m_axi_FM_DDR_BUFF2_WUSER;
output   m_axi_FM_DDR_BUFF2_ARVALID;
input   m_axi_FM_DDR_BUFF2_ARREADY;
output  [31:0] m_axi_FM_DDR_BUFF2_ARADDR;
output  [0:0] m_axi_FM_DDR_BUFF2_ARID;
output  [31:0] m_axi_FM_DDR_BUFF2_ARLEN;
output  [2:0] m_axi_FM_DDR_BUFF2_ARSIZE;
output  [1:0] m_axi_FM_DDR_BUFF2_ARBURST;
output  [1:0] m_axi_FM_DDR_BUFF2_ARLOCK;
output  [3:0] m_axi_FM_DDR_BUFF2_ARCACHE;
output  [2:0] m_axi_FM_DDR_BUFF2_ARPROT;
output  [3:0] m_axi_FM_DDR_BUFF2_ARQOS;
output  [3:0] m_axi_FM_DDR_BUFF2_ARREGION;
output  [0:0] m_axi_FM_DDR_BUFF2_ARUSER;
input   m_axi_FM_DDR_BUFF2_RVALID;
output   m_axi_FM_DDR_BUFF2_RREADY;
input  [31:0] m_axi_FM_DDR_BUFF2_RDATA;
input   m_axi_FM_DDR_BUFF2_RLAST;
input  [0:0] m_axi_FM_DDR_BUFF2_RID;
input  [0:0] m_axi_FM_DDR_BUFF2_RUSER;
input  [1:0] m_axi_FM_DDR_BUFF2_RRESP;
input   m_axi_FM_DDR_BUFF2_BVALID;
output   m_axi_FM_DDR_BUFF2_BREADY;
input  [1:0] m_axi_FM_DDR_BUFF2_BRESP;
input  [0:0] m_axi_FM_DDR_BUFF2_BID;
input  [0:0] m_axi_FM_DDR_BUFF2_BUSER;
output   m_axi_WEIGHT_AWVALID;
input   m_axi_WEIGHT_AWREADY;
output  [31:0] m_axi_WEIGHT_AWADDR;
output  [0:0] m_axi_WEIGHT_AWID;
output  [31:0] m_axi_WEIGHT_AWLEN;
output  [2:0] m_axi_WEIGHT_AWSIZE;
output  [1:0] m_axi_WEIGHT_AWBURST;
output  [1:0] m_axi_WEIGHT_AWLOCK;
output  [3:0] m_axi_WEIGHT_AWCACHE;
output  [2:0] m_axi_WEIGHT_AWPROT;
output  [3:0] m_axi_WEIGHT_AWQOS;
output  [3:0] m_axi_WEIGHT_AWREGION;
output  [0:0] m_axi_WEIGHT_AWUSER;
output   m_axi_WEIGHT_WVALID;
input   m_axi_WEIGHT_WREADY;
output  [31:0] m_axi_WEIGHT_WDATA;
output  [3:0] m_axi_WEIGHT_WSTRB;
output   m_axi_WEIGHT_WLAST;
output  [0:0] m_axi_WEIGHT_WID;
output  [0:0] m_axi_WEIGHT_WUSER;
output   m_axi_WEIGHT_ARVALID;
input   m_axi_WEIGHT_ARREADY;
output  [31:0] m_axi_WEIGHT_ARADDR;
output  [0:0] m_axi_WEIGHT_ARID;
output  [31:0] m_axi_WEIGHT_ARLEN;
output  [2:0] m_axi_WEIGHT_ARSIZE;
output  [1:0] m_axi_WEIGHT_ARBURST;
output  [1:0] m_axi_WEIGHT_ARLOCK;
output  [3:0] m_axi_WEIGHT_ARCACHE;
output  [2:0] m_axi_WEIGHT_ARPROT;
output  [3:0] m_axi_WEIGHT_ARQOS;
output  [3:0] m_axi_WEIGHT_ARREGION;
output  [0:0] m_axi_WEIGHT_ARUSER;
input   m_axi_WEIGHT_RVALID;
output   m_axi_WEIGHT_RREADY;
input  [31:0] m_axi_WEIGHT_RDATA;
input   m_axi_WEIGHT_RLAST;
input  [0:0] m_axi_WEIGHT_RID;
input  [0:0] m_axi_WEIGHT_RUSER;
input  [1:0] m_axi_WEIGHT_RRESP;
input   m_axi_WEIGHT_BVALID;
output   m_axi_WEIGHT_BREADY;
input  [1:0] m_axi_WEIGHT_BRESP;
input  [0:0] m_axi_WEIGHT_BID;
input  [0:0] m_axi_WEIGHT_BUSER;
output   m_axi_BIAS_AWVALID;
input   m_axi_BIAS_AWREADY;
output  [31:0] m_axi_BIAS_AWADDR;
output  [0:0] m_axi_BIAS_AWID;
output  [31:0] m_axi_BIAS_AWLEN;
output  [2:0] m_axi_BIAS_AWSIZE;
output  [1:0] m_axi_BIAS_AWBURST;
output  [1:0] m_axi_BIAS_AWLOCK;
output  [3:0] m_axi_BIAS_AWCACHE;
output  [2:0] m_axi_BIAS_AWPROT;
output  [3:0] m_axi_BIAS_AWQOS;
output  [3:0] m_axi_BIAS_AWREGION;
output  [0:0] m_axi_BIAS_AWUSER;
output   m_axi_BIAS_WVALID;
input   m_axi_BIAS_WREADY;
output  [31:0] m_axi_BIAS_WDATA;
output  [3:0] m_axi_BIAS_WSTRB;
output   m_axi_BIAS_WLAST;
output  [0:0] m_axi_BIAS_WID;
output  [0:0] m_axi_BIAS_WUSER;
output   m_axi_BIAS_ARVALID;
input   m_axi_BIAS_ARREADY;
output  [31:0] m_axi_BIAS_ARADDR;
output  [0:0] m_axi_BIAS_ARID;
output  [31:0] m_axi_BIAS_ARLEN;
output  [2:0] m_axi_BIAS_ARSIZE;
output  [1:0] m_axi_BIAS_ARBURST;
output  [1:0] m_axi_BIAS_ARLOCK;
output  [3:0] m_axi_BIAS_ARCACHE;
output  [2:0] m_axi_BIAS_ARPROT;
output  [3:0] m_axi_BIAS_ARQOS;
output  [3:0] m_axi_BIAS_ARREGION;
output  [0:0] m_axi_BIAS_ARUSER;
input   m_axi_BIAS_RVALID;
output   m_axi_BIAS_RREADY;
input  [31:0] m_axi_BIAS_RDATA;
input   m_axi_BIAS_RLAST;
input  [0:0] m_axi_BIAS_RID;
input  [0:0] m_axi_BIAS_RUSER;
input  [1:0] m_axi_BIAS_RRESP;
input   m_axi_BIAS_BVALID;
output   m_axi_BIAS_BREADY;
input  [1:0] m_axi_BIAS_BRESP;
input  [0:0] m_axi_BIAS_BID;
input  [0:0] m_axi_BIAS_BUSER;
output  [7:0] conv_out1_0_address0;
output   conv_out1_0_ce0;
output   conv_out1_0_we0;
output  [31:0] conv_out1_0_d0;
input  [31:0] conv_out1_0_q0;
output  [7:0] conv_out1_1_address0;
output   conv_out1_1_ce0;
output   conv_out1_1_we0;
output  [31:0] conv_out1_1_d0;
input  [31:0] conv_out1_1_q0;
output  [7:0] conv_out1_2_address0;
output   conv_out1_2_ce0;
output   conv_out1_2_we0;
output  [31:0] conv_out1_2_d0;
input  [31:0] conv_out1_2_q0;
output  [7:0] conv_out1_3_address0;
output   conv_out1_3_ce0;
output   conv_out1_3_we0;
output  [31:0] conv_out1_3_d0;
input  [31:0] conv_out1_3_q0;
output  [7:0] conv_out1_4_address0;
output   conv_out1_4_ce0;
output   conv_out1_4_we0;
output  [31:0] conv_out1_4_d0;
input  [31:0] conv_out1_4_q0;
output  [7:0] conv_out1_5_address0;
output   conv_out1_5_ce0;
output   conv_out1_5_we0;
output  [31:0] conv_out1_5_d0;
input  [31:0] conv_out1_5_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_FM_DDR_BUFF1_AWVALID;
reg m_axi_FM_DDR_BUFF1_WVALID;
reg m_axi_FM_DDR_BUFF1_BREADY;
reg m_axi_FM_DDR_BUFF2_ARVALID;
reg m_axi_FM_DDR_BUFF2_RREADY;
reg m_axi_WEIGHT_ARVALID;
reg m_axi_WEIGHT_RREADY;
reg m_axi_BIAS_ARVALID;
reg m_axi_BIAS_RREADY;
reg[7:0] conv_out1_0_address0;
reg conv_out1_0_ce0;
reg conv_out1_0_we0;
reg[7:0] conv_out1_1_address0;
reg conv_out1_1_ce0;
reg conv_out1_1_we0;
reg[7:0] conv_out1_2_address0;
reg conv_out1_2_ce0;
reg conv_out1_2_we0;
reg[7:0] conv_out1_3_address0;
reg conv_out1_3_ce0;
reg conv_out1_3_we0;
reg[7:0] conv_out1_4_address0;
reg conv_out1_4_ce0;
reg conv_out1_4_we0;
reg[7:0] conv_out1_5_address0;
reg conv_out1_5_ce0;
reg conv_out1_5_we0;

(* fsm_encoding = "none" *) reg   [52:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] W_CONV2_0_0_address0;
reg    W_CONV2_0_0_ce0;
reg    W_CONV2_0_0_we0;
wire   [31:0] W_CONV2_0_0_q0;
reg   [4:0] W_CONV2_0_1_address0;
reg    W_CONV2_0_1_ce0;
reg    W_CONV2_0_1_we0;
wire   [31:0] W_CONV2_0_1_q0;
reg   [4:0] W_CONV2_0_2_address0;
reg    W_CONV2_0_2_ce0;
reg    W_CONV2_0_2_we0;
wire   [31:0] W_CONV2_0_2_q0;
reg   [4:0] W_CONV2_0_3_address0;
reg    W_CONV2_0_3_ce0;
reg    W_CONV2_0_3_we0;
wire   [31:0] W_CONV2_0_3_q0;
reg   [4:0] W_CONV2_0_4_address0;
reg    W_CONV2_0_4_ce0;
reg    W_CONV2_0_4_we0;
wire   [31:0] W_CONV2_0_4_q0;
reg   [4:0] W_CONV2_0_5_address0;
reg    W_CONV2_0_5_ce0;
reg    W_CONV2_0_5_we0;
wire   [31:0] W_CONV2_0_5_q0;
reg   [4:0] W_CONV2_1_0_address0;
reg    W_CONV2_1_0_ce0;
reg    W_CONV2_1_0_we0;
wire   [31:0] W_CONV2_1_0_q0;
reg   [4:0] W_CONV2_1_1_address0;
reg    W_CONV2_1_1_ce0;
reg    W_CONV2_1_1_we0;
wire   [31:0] W_CONV2_1_1_q0;
reg   [4:0] W_CONV2_1_2_address0;
reg    W_CONV2_1_2_ce0;
reg    W_CONV2_1_2_we0;
wire   [31:0] W_CONV2_1_2_q0;
reg   [4:0] W_CONV2_1_3_address0;
reg    W_CONV2_1_3_ce0;
reg    W_CONV2_1_3_we0;
wire   [31:0] W_CONV2_1_3_q0;
reg   [4:0] W_CONV2_1_4_address0;
reg    W_CONV2_1_4_ce0;
reg    W_CONV2_1_4_we0;
wire   [31:0] W_CONV2_1_4_q0;
reg   [4:0] W_CONV2_1_5_address0;
reg    W_CONV2_1_5_ce0;
reg    W_CONV2_1_5_we0;
wire   [31:0] W_CONV2_1_5_q0;
reg   [4:0] W_CONV2_2_0_address0;
reg    W_CONV2_2_0_ce0;
reg    W_CONV2_2_0_we0;
wire   [31:0] W_CONV2_2_0_q0;
reg   [4:0] W_CONV2_2_1_address0;
reg    W_CONV2_2_1_ce0;
reg    W_CONV2_2_1_we0;
wire   [31:0] W_CONV2_2_1_q0;
reg   [4:0] W_CONV2_2_2_address0;
reg    W_CONV2_2_2_ce0;
reg    W_CONV2_2_2_we0;
wire   [31:0] W_CONV2_2_2_q0;
reg   [4:0] W_CONV2_2_3_address0;
reg    W_CONV2_2_3_ce0;
reg    W_CONV2_2_3_we0;
wire   [31:0] W_CONV2_2_3_q0;
reg   [4:0] W_CONV2_2_4_address0;
reg    W_CONV2_2_4_ce0;
reg    W_CONV2_2_4_we0;
wire   [31:0] W_CONV2_2_4_q0;
reg   [4:0] W_CONV2_2_5_address0;
reg    W_CONV2_2_5_ce0;
reg    W_CONV2_2_5_we0;
wire   [31:0] W_CONV2_2_5_q0;
reg   [4:0] W_CONV2_3_0_address0;
reg    W_CONV2_3_0_ce0;
reg    W_CONV2_3_0_we0;
wire   [31:0] W_CONV2_3_0_q0;
reg   [4:0] W_CONV2_3_1_address0;
reg    W_CONV2_3_1_ce0;
reg    W_CONV2_3_1_we0;
wire   [31:0] W_CONV2_3_1_q0;
reg   [4:0] W_CONV2_3_2_address0;
reg    W_CONV2_3_2_ce0;
reg    W_CONV2_3_2_we0;
wire   [31:0] W_CONV2_3_2_q0;
reg   [4:0] W_CONV2_3_3_address0;
reg    W_CONV2_3_3_ce0;
reg    W_CONV2_3_3_we0;
wire   [31:0] W_CONV2_3_3_q0;
reg   [4:0] W_CONV2_3_4_address0;
reg    W_CONV2_3_4_ce0;
reg    W_CONV2_3_4_we0;
wire   [31:0] W_CONV2_3_4_q0;
reg   [4:0] W_CONV2_3_5_address0;
reg    W_CONV2_3_5_ce0;
reg    W_CONV2_3_5_we0;
wire   [31:0] W_CONV2_3_5_q0;
reg   [4:0] W_CONV2_4_0_address0;
reg    W_CONV2_4_0_ce0;
reg    W_CONV2_4_0_we0;
wire   [31:0] W_CONV2_4_0_q0;
reg   [4:0] W_CONV2_4_1_address0;
reg    W_CONV2_4_1_ce0;
reg    W_CONV2_4_1_we0;
wire   [31:0] W_CONV2_4_1_q0;
reg   [4:0] W_CONV2_4_2_address0;
reg    W_CONV2_4_2_ce0;
reg    W_CONV2_4_2_we0;
wire   [31:0] W_CONV2_4_2_q0;
reg   [4:0] W_CONV2_4_3_address0;
reg    W_CONV2_4_3_ce0;
reg    W_CONV2_4_3_we0;
wire   [31:0] W_CONV2_4_3_q0;
reg   [4:0] W_CONV2_4_4_address0;
reg    W_CONV2_4_4_ce0;
reg    W_CONV2_4_4_we0;
wire   [31:0] W_CONV2_4_4_q0;
reg   [4:0] W_CONV2_4_5_address0;
reg    W_CONV2_4_5_ce0;
reg    W_CONV2_4_5_we0;
wire   [31:0] W_CONV2_4_5_q0;
reg   [4:0] W_CONV2_5_0_address0;
reg    W_CONV2_5_0_ce0;
reg    W_CONV2_5_0_we0;
wire   [31:0] W_CONV2_5_0_q0;
reg   [4:0] W_CONV2_5_1_address0;
reg    W_CONV2_5_1_ce0;
reg    W_CONV2_5_1_we0;
wire   [31:0] W_CONV2_5_1_q0;
reg   [4:0] W_CONV2_5_2_address0;
reg    W_CONV2_5_2_ce0;
reg    W_CONV2_5_2_we0;
wire   [31:0] W_CONV2_5_2_q0;
reg   [4:0] W_CONV2_5_3_address0;
reg    W_CONV2_5_3_ce0;
reg    W_CONV2_5_3_we0;
wire   [31:0] W_CONV2_5_3_q0;
reg   [4:0] W_CONV2_5_4_address0;
reg    W_CONV2_5_4_ce0;
reg    W_CONV2_5_4_we0;
wire   [31:0] W_CONV2_5_4_q0;
reg   [4:0] W_CONV2_5_5_address0;
reg    W_CONV2_5_5_ce0;
reg    W_CONV2_5_5_we0;
wire   [31:0] W_CONV2_5_5_q0;
reg   [4:0] W_CONV2_6_0_address0;
reg    W_CONV2_6_0_ce0;
reg    W_CONV2_6_0_we0;
wire   [31:0] W_CONV2_6_0_q0;
reg   [4:0] W_CONV2_6_1_address0;
reg    W_CONV2_6_1_ce0;
reg    W_CONV2_6_1_we0;
wire   [31:0] W_CONV2_6_1_q0;
reg   [4:0] W_CONV2_6_2_address0;
reg    W_CONV2_6_2_ce0;
reg    W_CONV2_6_2_we0;
wire   [31:0] W_CONV2_6_2_q0;
reg   [4:0] W_CONV2_6_3_address0;
reg    W_CONV2_6_3_ce0;
reg    W_CONV2_6_3_we0;
wire   [31:0] W_CONV2_6_3_q0;
reg   [4:0] W_CONV2_6_4_address0;
reg    W_CONV2_6_4_ce0;
reg    W_CONV2_6_4_we0;
wire   [31:0] W_CONV2_6_4_q0;
reg   [4:0] W_CONV2_6_5_address0;
reg    W_CONV2_6_5_ce0;
reg    W_CONV2_6_5_we0;
wire   [31:0] W_CONV2_6_5_q0;
reg   [4:0] W_CONV2_7_0_address0;
reg    W_CONV2_7_0_ce0;
reg    W_CONV2_7_0_we0;
wire   [31:0] W_CONV2_7_0_q0;
reg   [4:0] W_CONV2_7_1_address0;
reg    W_CONV2_7_1_ce0;
reg    W_CONV2_7_1_we0;
wire   [31:0] W_CONV2_7_1_q0;
reg   [4:0] W_CONV2_7_2_address0;
reg    W_CONV2_7_2_ce0;
reg    W_CONV2_7_2_we0;
wire   [31:0] W_CONV2_7_2_q0;
reg   [4:0] W_CONV2_7_3_address0;
reg    W_CONV2_7_3_ce0;
reg    W_CONV2_7_3_we0;
wire   [31:0] W_CONV2_7_3_q0;
reg   [4:0] W_CONV2_7_4_address0;
reg    W_CONV2_7_4_ce0;
reg    W_CONV2_7_4_we0;
wire   [31:0] W_CONV2_7_4_q0;
reg   [4:0] W_CONV2_7_5_address0;
reg    W_CONV2_7_5_ce0;
reg    W_CONV2_7_5_we0;
wire   [31:0] W_CONV2_7_5_q0;
reg   [4:0] W_CONV2_8_0_address0;
reg    W_CONV2_8_0_ce0;
reg    W_CONV2_8_0_we0;
wire   [31:0] W_CONV2_8_0_q0;
reg   [4:0] W_CONV2_8_1_address0;
reg    W_CONV2_8_1_ce0;
reg    W_CONV2_8_1_we0;
wire   [31:0] W_CONV2_8_1_q0;
reg   [4:0] W_CONV2_8_2_address0;
reg    W_CONV2_8_2_ce0;
reg    W_CONV2_8_2_we0;
wire   [31:0] W_CONV2_8_2_q0;
reg   [4:0] W_CONV2_8_3_address0;
reg    W_CONV2_8_3_ce0;
reg    W_CONV2_8_3_we0;
wire   [31:0] W_CONV2_8_3_q0;
reg   [4:0] W_CONV2_8_4_address0;
reg    W_CONV2_8_4_ce0;
reg    W_CONV2_8_4_we0;
wire   [31:0] W_CONV2_8_4_q0;
reg   [4:0] W_CONV2_8_5_address0;
reg    W_CONV2_8_5_ce0;
reg    W_CONV2_8_5_we0;
wire   [31:0] W_CONV2_8_5_q0;
reg   [4:0] W_CONV2_9_0_address0;
reg    W_CONV2_9_0_ce0;
reg    W_CONV2_9_0_we0;
wire   [31:0] W_CONV2_9_0_q0;
reg   [4:0] W_CONV2_9_1_address0;
reg    W_CONV2_9_1_ce0;
reg    W_CONV2_9_1_we0;
wire   [31:0] W_CONV2_9_1_q0;
reg   [4:0] W_CONV2_9_2_address0;
reg    W_CONV2_9_2_ce0;
reg    W_CONV2_9_2_we0;
wire   [31:0] W_CONV2_9_2_q0;
reg   [4:0] W_CONV2_9_3_address0;
reg    W_CONV2_9_3_ce0;
reg    W_CONV2_9_3_we0;
wire   [31:0] W_CONV2_9_3_q0;
reg   [4:0] W_CONV2_9_4_address0;
reg    W_CONV2_9_4_ce0;
reg    W_CONV2_9_4_we0;
wire   [31:0] W_CONV2_9_4_q0;
reg   [4:0] W_CONV2_9_5_address0;
reg    W_CONV2_9_5_ce0;
reg    W_CONV2_9_5_we0;
wire   [31:0] W_CONV2_9_5_q0;
reg   [4:0] W_CONV2_10_0_address0;
reg    W_CONV2_10_0_ce0;
reg    W_CONV2_10_0_we0;
wire   [31:0] W_CONV2_10_0_q0;
reg   [4:0] W_CONV2_10_1_address0;
reg    W_CONV2_10_1_ce0;
reg    W_CONV2_10_1_we0;
wire   [31:0] W_CONV2_10_1_q0;
reg   [4:0] W_CONV2_10_2_address0;
reg    W_CONV2_10_2_ce0;
reg    W_CONV2_10_2_we0;
wire   [31:0] W_CONV2_10_2_q0;
reg   [4:0] W_CONV2_10_3_address0;
reg    W_CONV2_10_3_ce0;
reg    W_CONV2_10_3_we0;
wire   [31:0] W_CONV2_10_3_q0;
reg   [4:0] W_CONV2_10_4_address0;
reg    W_CONV2_10_4_ce0;
reg    W_CONV2_10_4_we0;
wire   [31:0] W_CONV2_10_4_q0;
reg   [4:0] W_CONV2_10_5_address0;
reg    W_CONV2_10_5_ce0;
reg    W_CONV2_10_5_we0;
wire   [31:0] W_CONV2_10_5_q0;
reg   [4:0] W_CONV2_11_0_address0;
reg    W_CONV2_11_0_ce0;
reg    W_CONV2_11_0_we0;
wire   [31:0] W_CONV2_11_0_q0;
reg   [4:0] W_CONV2_11_1_address0;
reg    W_CONV2_11_1_ce0;
reg    W_CONV2_11_1_we0;
wire   [31:0] W_CONV2_11_1_q0;
reg   [4:0] W_CONV2_11_2_address0;
reg    W_CONV2_11_2_ce0;
reg    W_CONV2_11_2_we0;
wire   [31:0] W_CONV2_11_2_q0;
reg   [4:0] W_CONV2_11_3_address0;
reg    W_CONV2_11_3_ce0;
reg    W_CONV2_11_3_we0;
wire   [31:0] W_CONV2_11_3_q0;
reg   [4:0] W_CONV2_11_4_address0;
reg    W_CONV2_11_4_ce0;
reg    W_CONV2_11_4_we0;
wire   [31:0] W_CONV2_11_4_q0;
reg   [4:0] W_CONV2_11_5_address0;
reg    W_CONV2_11_5_ce0;
reg    W_CONV2_11_5_we0;
wire   [31:0] W_CONV2_11_5_q0;
reg   [4:0] W_CONV2_12_0_address0;
reg    W_CONV2_12_0_ce0;
reg    W_CONV2_12_0_we0;
wire   [31:0] W_CONV2_12_0_q0;
reg   [4:0] W_CONV2_12_1_address0;
reg    W_CONV2_12_1_ce0;
reg    W_CONV2_12_1_we0;
wire   [31:0] W_CONV2_12_1_q0;
reg   [4:0] W_CONV2_12_2_address0;
reg    W_CONV2_12_2_ce0;
reg    W_CONV2_12_2_we0;
wire   [31:0] W_CONV2_12_2_q0;
reg   [4:0] W_CONV2_12_3_address0;
reg    W_CONV2_12_3_ce0;
reg    W_CONV2_12_3_we0;
wire   [31:0] W_CONV2_12_3_q0;
reg   [4:0] W_CONV2_12_4_address0;
reg    W_CONV2_12_4_ce0;
reg    W_CONV2_12_4_we0;
wire   [31:0] W_CONV2_12_4_q0;
reg   [4:0] W_CONV2_12_5_address0;
reg    W_CONV2_12_5_ce0;
reg    W_CONV2_12_5_we0;
wire   [31:0] W_CONV2_12_5_q0;
reg   [4:0] W_CONV2_13_0_address0;
reg    W_CONV2_13_0_ce0;
reg    W_CONV2_13_0_we0;
wire   [31:0] W_CONV2_13_0_q0;
reg   [4:0] W_CONV2_13_1_address0;
reg    W_CONV2_13_1_ce0;
reg    W_CONV2_13_1_we0;
wire   [31:0] W_CONV2_13_1_q0;
reg   [4:0] W_CONV2_13_2_address0;
reg    W_CONV2_13_2_ce0;
reg    W_CONV2_13_2_we0;
wire   [31:0] W_CONV2_13_2_q0;
reg   [4:0] W_CONV2_13_3_address0;
reg    W_CONV2_13_3_ce0;
reg    W_CONV2_13_3_we0;
wire   [31:0] W_CONV2_13_3_q0;
reg   [4:0] W_CONV2_13_4_address0;
reg    W_CONV2_13_4_ce0;
reg    W_CONV2_13_4_we0;
wire   [31:0] W_CONV2_13_4_q0;
reg   [4:0] W_CONV2_13_5_address0;
reg    W_CONV2_13_5_ce0;
reg    W_CONV2_13_5_we0;
wire   [31:0] W_CONV2_13_5_q0;
reg   [4:0] W_CONV2_14_0_address0;
reg    W_CONV2_14_0_ce0;
reg    W_CONV2_14_0_we0;
wire   [31:0] W_CONV2_14_0_q0;
reg   [4:0] W_CONV2_14_1_address0;
reg    W_CONV2_14_1_ce0;
reg    W_CONV2_14_1_we0;
wire   [31:0] W_CONV2_14_1_q0;
reg   [4:0] W_CONV2_14_2_address0;
reg    W_CONV2_14_2_ce0;
reg    W_CONV2_14_2_we0;
wire   [31:0] W_CONV2_14_2_q0;
reg   [4:0] W_CONV2_14_3_address0;
reg    W_CONV2_14_3_ce0;
reg    W_CONV2_14_3_we0;
wire   [31:0] W_CONV2_14_3_q0;
reg   [4:0] W_CONV2_14_4_address0;
reg    W_CONV2_14_4_ce0;
reg    W_CONV2_14_4_we0;
wire   [31:0] W_CONV2_14_4_q0;
reg   [4:0] W_CONV2_14_5_address0;
reg    W_CONV2_14_5_ce0;
reg    W_CONV2_14_5_we0;
wire   [31:0] W_CONV2_14_5_q0;
reg   [4:0] W_CONV2_15_0_address0;
reg    W_CONV2_15_0_ce0;
reg    W_CONV2_15_0_we0;
wire   [31:0] W_CONV2_15_0_q0;
reg   [4:0] W_CONV2_15_1_address0;
reg    W_CONV2_15_1_ce0;
reg    W_CONV2_15_1_we0;
wire   [31:0] W_CONV2_15_1_q0;
reg   [4:0] W_CONV2_15_2_address0;
reg    W_CONV2_15_2_ce0;
reg    W_CONV2_15_2_we0;
wire   [31:0] W_CONV2_15_2_q0;
reg   [4:0] W_CONV2_15_3_address0;
reg    W_CONV2_15_3_ce0;
reg    W_CONV2_15_3_we0;
wire   [31:0] W_CONV2_15_3_q0;
reg   [4:0] W_CONV2_15_4_address0;
reg    W_CONV2_15_4_ce0;
reg    W_CONV2_15_4_we0;
wire   [31:0] W_CONV2_15_4_q0;
reg   [4:0] W_CONV2_15_5_address0;
reg    W_CONV2_15_5_ce0;
reg    W_CONV2_15_5_we0;
wire   [31:0] W_CONV2_15_5_q0;
reg   [6:0] conv2_buff_0_address0;
reg    conv2_buff_0_ce0;
reg    conv2_buff_0_we0;
reg   [31:0] conv2_buff_0_d0;
wire   [31:0] conv2_buff_0_q0;
reg   [6:0] conv2_buff_0_address1;
reg    conv2_buff_0_ce1;
wire   [31:0] conv2_buff_0_q1;
reg   [6:0] conv2_buff_1_address0;
reg    conv2_buff_1_ce0;
reg    conv2_buff_1_we0;
reg   [31:0] conv2_buff_1_d0;
wire   [31:0] conv2_buff_1_q0;
reg   [6:0] conv2_buff_1_address1;
reg    conv2_buff_1_ce1;
wire   [31:0] conv2_buff_1_q1;
reg   [6:0] conv2_buff_2_address0;
reg    conv2_buff_2_ce0;
reg    conv2_buff_2_we0;
reg   [31:0] conv2_buff_2_d0;
wire   [31:0] conv2_buff_2_q0;
reg   [6:0] conv2_buff_2_address1;
reg    conv2_buff_2_ce1;
wire   [31:0] conv2_buff_2_q1;
reg   [6:0] conv2_buff_3_address0;
reg    conv2_buff_3_ce0;
reg    conv2_buff_3_we0;
reg   [31:0] conv2_buff_3_d0;
wire   [31:0] conv2_buff_3_q0;
reg   [6:0] conv2_buff_3_address1;
reg    conv2_buff_3_ce1;
wire   [31:0] conv2_buff_3_q1;
reg   [6:0] conv2_buff_4_address0;
reg    conv2_buff_4_ce0;
reg    conv2_buff_4_we0;
reg   [31:0] conv2_buff_4_d0;
wire   [31:0] conv2_buff_4_q0;
reg   [6:0] conv2_buff_4_address1;
reg    conv2_buff_4_ce1;
wire   [31:0] conv2_buff_4_q1;
reg   [6:0] conv2_buff_5_address0;
reg    conv2_buff_5_ce0;
reg    conv2_buff_5_we0;
reg   [31:0] conv2_buff_5_d0;
wire   [31:0] conv2_buff_5_q0;
reg   [6:0] conv2_buff_5_address1;
reg    conv2_buff_5_ce1;
wire   [31:0] conv2_buff_5_q1;
reg   [6:0] conv2_buff_6_address0;
reg    conv2_buff_6_ce0;
reg    conv2_buff_6_we0;
reg   [31:0] conv2_buff_6_d0;
wire   [31:0] conv2_buff_6_q0;
reg   [6:0] conv2_buff_6_address1;
reg    conv2_buff_6_ce1;
wire   [31:0] conv2_buff_6_q1;
reg   [6:0] conv2_buff_7_address0;
reg    conv2_buff_7_ce0;
reg    conv2_buff_7_we0;
reg   [31:0] conv2_buff_7_d0;
wire   [31:0] conv2_buff_7_q0;
reg   [6:0] conv2_buff_7_address1;
reg    conv2_buff_7_ce1;
wire   [31:0] conv2_buff_7_q1;
reg   [6:0] conv2_buff_8_address0;
reg    conv2_buff_8_ce0;
reg    conv2_buff_8_we0;
reg   [31:0] conv2_buff_8_d0;
wire   [31:0] conv2_buff_8_q0;
reg   [6:0] conv2_buff_8_address1;
reg    conv2_buff_8_ce1;
wire   [31:0] conv2_buff_8_q1;
reg   [6:0] conv2_buff_9_address0;
reg    conv2_buff_9_ce0;
reg    conv2_buff_9_we0;
reg   [31:0] conv2_buff_9_d0;
wire   [31:0] conv2_buff_9_q0;
reg   [6:0] conv2_buff_9_address1;
reg    conv2_buff_9_ce1;
wire   [31:0] conv2_buff_9_q1;
reg   [6:0] conv2_buff_10_address0;
reg    conv2_buff_10_ce0;
reg    conv2_buff_10_we0;
reg   [31:0] conv2_buff_10_d0;
wire   [31:0] conv2_buff_10_q0;
reg   [6:0] conv2_buff_10_address1;
reg    conv2_buff_10_ce1;
wire   [31:0] conv2_buff_10_q1;
reg   [6:0] conv2_buff_11_address0;
reg    conv2_buff_11_ce0;
reg    conv2_buff_11_we0;
reg   [31:0] conv2_buff_11_d0;
wire   [31:0] conv2_buff_11_q0;
reg   [6:0] conv2_buff_11_address1;
reg    conv2_buff_11_ce1;
wire   [31:0] conv2_buff_11_q1;
reg   [6:0] conv2_buff_12_address0;
reg    conv2_buff_12_ce0;
reg    conv2_buff_12_we0;
reg   [31:0] conv2_buff_12_d0;
wire   [31:0] conv2_buff_12_q0;
reg   [6:0] conv2_buff_12_address1;
reg    conv2_buff_12_ce1;
wire   [31:0] conv2_buff_12_q1;
reg   [6:0] conv2_buff_13_address0;
reg    conv2_buff_13_ce0;
reg    conv2_buff_13_we0;
reg   [31:0] conv2_buff_13_d0;
wire   [31:0] conv2_buff_13_q0;
reg   [6:0] conv2_buff_13_address1;
reg    conv2_buff_13_ce1;
wire   [31:0] conv2_buff_13_q1;
reg   [6:0] conv2_buff_14_address0;
reg    conv2_buff_14_ce0;
reg    conv2_buff_14_we0;
reg   [31:0] conv2_buff_14_d0;
wire   [31:0] conv2_buff_14_q0;
reg   [6:0] conv2_buff_14_address1;
reg    conv2_buff_14_ce1;
wire   [31:0] conv2_buff_14_q1;
reg   [6:0] conv2_buff_15_address0;
reg    conv2_buff_15_ce0;
reg    conv2_buff_15_we0;
reg   [31:0] conv2_buff_15_d0;
wire   [31:0] conv2_buff_15_q0;
reg   [6:0] conv2_buff_15_address1;
reg    conv2_buff_15_ce1;
wire   [31:0] conv2_buff_15_q1;
reg   [31:0] B_CONV2_0;
reg   [31:0] B_CONV2_1;
reg   [31:0] B_CONV2_2;
reg   [31:0] B_CONV2_3;
reg   [31:0] B_CONV2_4;
reg   [31:0] B_CONV2_5;
reg   [31:0] B_CONV2_6;
reg   [31:0] B_CONV2_7;
reg   [31:0] B_CONV2_8;
reg   [31:0] B_CONV2_9;
reg   [31:0] B_CONV2_10;
reg   [31:0] B_CONV2_11;
reg   [31:0] B_CONV2_12;
reg   [31:0] B_CONV2_13;
reg   [31:0] B_CONV2_14;
reg   [31:0] B_CONV2_15;
reg   [4:0] conv_out2_0_address0;
reg    conv_out2_0_ce0;
reg    conv_out2_0_we0;
wire   [31:0] conv_out2_0_q0;
reg   [4:0] conv_out2_1_address0;
reg    conv_out2_1_ce0;
reg    conv_out2_1_we0;
wire   [31:0] conv_out2_1_q0;
reg   [4:0] conv_out2_2_address0;
reg    conv_out2_2_ce0;
reg    conv_out2_2_we0;
wire   [31:0] conv_out2_2_q0;
reg   [4:0] conv_out2_3_address0;
reg    conv_out2_3_ce0;
reg    conv_out2_3_we0;
wire   [31:0] conv_out2_3_q0;
reg   [4:0] conv_out2_4_address0;
reg    conv_out2_4_ce0;
reg    conv_out2_4_we0;
wire   [31:0] conv_out2_4_q0;
reg   [4:0] conv_out2_5_address0;
reg    conv_out2_5_ce0;
reg    conv_out2_5_we0;
wire   [31:0] conv_out2_5_q0;
reg   [4:0] conv_out2_6_address0;
reg    conv_out2_6_ce0;
reg    conv_out2_6_we0;
wire   [31:0] conv_out2_6_q0;
reg   [4:0] conv_out2_7_address0;
reg    conv_out2_7_ce0;
reg    conv_out2_7_we0;
wire   [31:0] conv_out2_7_q0;
reg   [4:0] conv_out2_8_address0;
reg    conv_out2_8_ce0;
reg    conv_out2_8_we0;
wire   [31:0] conv_out2_8_q0;
reg   [4:0] conv_out2_9_address0;
reg    conv_out2_9_ce0;
reg    conv_out2_9_we0;
wire   [31:0] conv_out2_9_q0;
reg   [4:0] conv_out2_10_address0;
reg    conv_out2_10_ce0;
reg    conv_out2_10_we0;
wire   [31:0] conv_out2_10_q0;
reg   [4:0] conv_out2_11_address0;
reg    conv_out2_11_ce0;
reg    conv_out2_11_we0;
wire   [31:0] conv_out2_11_q0;
reg   [4:0] conv_out2_12_address0;
reg    conv_out2_12_ce0;
reg    conv_out2_12_we0;
wire   [31:0] conv_out2_12_q0;
reg   [4:0] conv_out2_13_address0;
reg    conv_out2_13_ce0;
reg    conv_out2_13_we0;
wire   [31:0] conv_out2_13_q0;
reg   [4:0] conv_out2_14_address0;
reg    conv_out2_14_ce0;
reg    conv_out2_14_we0;
wire   [31:0] conv_out2_14_q0;
reg   [4:0] conv_out2_15_address0;
reg    conv_out2_15_ce0;
reg    conv_out2_15_we0;
wire   [31:0] conv_out2_15_q0;
reg    FM_DDR_BUFF1_blk_n_AW;
wire    ap_CS_fsm_state87;
reg    FM_DDR_BUFF1_blk_n_W;
reg    ap_enable_reg_pp6_iter2;
wire    ap_block_pp6_stage0;
reg   [0:0] exitcond6_reg_8311;
reg   [0:0] exitcond6_reg_8311_pp6_iter1_reg;
reg    FM_DDR_BUFF1_blk_n_B;
wire    ap_CS_fsm_state95;
reg    FM_DDR_BUFF2_blk_n_AR;
wire    ap_CS_fsm_state10;
reg    FM_DDR_BUFF2_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond3_reg_6712;
reg    WEIGHT_blk_n_AR;
wire    ap_CS_fsm_state20;
reg    WEIGHT_blk_n_R;
reg    ap_enable_reg_pp2_iter10;
wire    ap_block_pp2_stage0;
reg   [0:0] exitcond5_reg_6756;
reg   [0:0] exitcond5_reg_6756_pp2_iter9_reg;
reg    BIAS_blk_n_AR;
reg    BIAS_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [4:0] indvar_reg_4040;
reg   [10:0] indvar1_reg_4051;
reg   [21:0] phi_mul_reg_4062;
reg   [10:0] phi_urem_reg_4073;
reg   [11:0] indvar4_reg_4084;
reg   [24:0] phi_mul1_reg_4095;
reg   [11:0] phi_urem1_reg_4106;
reg   [0:0] exitcond_flatten9_reg_4117;
reg   [0:0] exitcond_flatten10_reg_4128;
reg   [0:0] exitcond_flatten11_reg_4139;
reg   [0:0] exitcond_flatten12_reg_4150;
reg   [0:0] exitcond7_reg_4161;
reg   [2:0] kc_cast_reg_4172;
reg   [2:0] chl_in_reg_4183;
reg   [7:0] indvar_flatten_reg_4194;
reg   [3:0] c_reg_4205;
reg   [10:0] indvar_flatten1_reg_4216;
reg   [3:0] r_reg_4227;
reg   [13:0] indvar_flatten2_reg_4238;
reg   [16:0] indvar_flatten3_reg_4249;
reg   [2:0] kr_reg_4260;
reg   [17:0] indvar_flatten4_reg_4271;
reg   [4:0] chl_out_reg_4283;
reg   [0:0] exitcond_flatten13_reg_4294;
reg   [0:0] exitcond8_reg_4305;
reg   [4:0] chl_reg_4316;
reg   [3:0] c4_reg_4327;
reg   [8:0] indvar_flatten5_reg_4338;
reg   [3:0] r4_reg_4349;
reg   [10:0] indvar_flatten6_reg_4360;
reg   [0:0] exitcond_flatten14_reg_4410;
reg   [0:0] exitcond9_reg_4422;
reg   [4:0] chl2_reg_4433;
reg   [3:0] c5_reg_4444;
reg   [3:0] r5_reg_4455;
reg   [7:0] indvar_flatten7_reg_4466;
reg   [8:0] indvar_flatten8_reg_4477;
reg   [8:0] indvar6_reg_4489;
reg   [18:0] phi_mul2_reg_4500;
reg   [8:0] phi_urem2_reg_4511;
wire   [31:0] grp_fu_4522_p2;
reg   [31:0] reg_4631;
wire    ap_CS_fsm_pp3_stage3;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_state43_pp3_stage3_iter0;
wire    ap_block_state51_pp3_stage3_iter1;
wire    ap_block_pp3_stage3_11001;
wire    ap_CS_fsm_pp5_stage1;
wire    ap_block_state66_pp5_stage1_iter0;
wire    ap_block_state68_pp5_stage1_iter1;
wire    ap_block_state70_pp5_stage1_iter2;
wire    ap_block_state72_pp5_stage1_iter3;
wire    ap_block_state74_pp5_stage1_iter4;
wire    ap_block_state76_pp5_stage1_iter5;
wire    ap_block_state78_pp5_stage1_iter6;
wire    ap_block_state80_pp5_stage1_iter7;
wire    ap_block_state82_pp5_stage1_iter8;
wire    ap_block_state84_pp5_stage1_iter9;
wire    ap_block_state86_pp5_stage1_iter10;
wire    ap_block_pp5_stage1_11001;
wire    ap_CS_fsm_pp4_stage7;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state61_pp4_stage7_iter0;
wire    ap_block_pp4_stage7_11001;
reg    ap_enable_reg_pp5_iter3;
reg    ap_sig_ioackin_m_axi_BIAS_ARREADY;
wire   [0:0] exitcond2_fu_4660_p2;
wire    ap_block_state8_pp0_stage0_iter0;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] indvar_next_fu_4666_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] tmp_fu_4672_p1;
reg   [3:0] tmp_reg_6708;
wire   [0:0] exitcond3_fu_4772_p2;
wire    ap_block_state17_pp1_stage0_iter0;
reg    ap_block_state18_pp1_stage0_iter1;
wire    ap_block_state19_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
wire   [10:0] indvar_next1_fu_4778_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [21:0] next_mul_fu_4784_p2;
wire   [7:0] tmp_4_fu_4790_p1;
reg   [7:0] tmp_4_reg_6726;
reg   [7:0] tmp_4_reg_6726_pp1_iter1_reg;
reg   [2:0] div_t_reg_6731;
reg   [2:0] div_t_reg_6731_pp1_iter1_reg;
wire   [10:0] idx_urem_fu_4816_p3;
reg   [31:0] FM_DDR_BUFF2_read_reg_6740;
reg    ap_sig_ioackin_m_axi_WEIGHT_ARREADY;
wire   [0:0] exitcond5_fu_4840_p2;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state27_pp2_stage0_iter0;
wire    ap_block_state28_pp2_stage0_iter1;
wire    ap_block_state29_pp2_stage0_iter2;
wire    ap_block_state30_pp2_stage0_iter3;
wire    ap_block_state31_pp2_stage0_iter4;
wire    ap_block_state32_pp2_stage0_iter5;
wire    ap_block_state33_pp2_stage0_iter6;
wire    ap_block_state34_pp2_stage0_iter7;
wire    ap_block_state35_pp2_stage0_iter8;
wire    ap_block_state36_pp2_stage0_iter9;
reg    ap_block_state37_pp2_stage0_iter10;
wire    ap_block_state38_pp2_stage0_iter11;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond5_reg_6756_pp2_iter1_reg;
reg   [0:0] exitcond5_reg_6756_pp2_iter2_reg;
reg   [0:0] exitcond5_reg_6756_pp2_iter3_reg;
reg   [0:0] exitcond5_reg_6756_pp2_iter4_reg;
reg   [0:0] exitcond5_reg_6756_pp2_iter5_reg;
reg   [0:0] exitcond5_reg_6756_pp2_iter6_reg;
reg   [0:0] exitcond5_reg_6756_pp2_iter7_reg;
reg   [0:0] exitcond5_reg_6756_pp2_iter8_reg;
wire   [11:0] indvar_next2_fu_4846_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [24:0] next_mul1_fu_4852_p2;
wire   [7:0] tmp_6_fu_4858_p1;
reg   [3:0] div57_t_reg_6775;
reg   [3:0] div57_t_reg_6775_pp2_iter1_reg;
reg   [3:0] div57_t_reg_6775_pp2_iter2_reg;
reg   [3:0] div57_t_reg_6775_pp2_iter3_reg;
reg   [3:0] div57_t_reg_6775_pp2_iter4_reg;
reg   [3:0] div57_t_reg_6775_pp2_iter5_reg;
reg   [3:0] div57_t_reg_6775_pp2_iter6_reg;
reg   [3:0] div57_t_reg_6775_pp2_iter7_reg;
reg   [3:0] div57_t_reg_6775_pp2_iter8_reg;
reg   [3:0] div57_t_reg_6775_pp2_iter9_reg;
reg   [3:0] div57_t_reg_6775_pp2_iter10_reg;
reg   [2:0] div58_t_reg_6779;
reg   [2:0] div58_t_reg_6779_pp2_iter1_reg;
reg   [2:0] div58_t_reg_6779_pp2_iter2_reg;
reg   [2:0] div58_t_reg_6779_pp2_iter3_reg;
reg   [2:0] div58_t_reg_6779_pp2_iter4_reg;
reg   [2:0] div58_t_reg_6779_pp2_iter5_reg;
reg   [2:0] div58_t_reg_6779_pp2_iter6_reg;
reg   [2:0] div58_t_reg_6779_pp2_iter7_reg;
reg   [2:0] div58_t_reg_6779_pp2_iter8_reg;
reg   [2:0] div58_t_reg_6779_pp2_iter9_reg;
reg   [2:0] div58_t_reg_6779_pp2_iter10_reg;
wire   [11:0] idx_urem1_fu_4910_p3;
reg   [31:0] WEIGHT_addr_read_reg_6788;
wire   [2:0] kr_cast_mid2_v_fu_5036_p3;
reg   [2:0] kr_cast_mid2_v_reg_6888;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state40_pp3_stage0_iter0;
wire    ap_block_state48_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [2:0] kc_cast_mid2_fu_5094_p3;
reg   [2:0] kc_cast_mid2_reg_6896;
wire   [3:0] r_mid2_fu_5176_p3;
reg   [3:0] r_mid2_reg_6903;
wire   [0:0] tmp_23_fu_5196_p2;
reg   [0:0] tmp_23_reg_6911;
wire   [0:0] exitcond4_mid3_fu_5214_p2;
reg   [0:0] exitcond4_mid3_reg_6916;
wire   [3:0] c_mid2_fu_5220_p3;
reg   [3:0] c_mid2_reg_6921;
wire   [2:0] chl_in_mid2_fu_5246_p3;
reg   [2:0] chl_in_mid2_reg_6928;
wire   [2:0] chl_in_1_fu_5254_p2;
reg   [2:0] chl_in_1_reg_6934;
wire   [7:0] indvar_flatten_next_fu_5266_p3;
reg   [7:0] indvar_flatten_next_reg_6939;
wire   [10:0] indvar_flatten_next1_fu_5280_p3;
reg   [10:0] indvar_flatten_next1_reg_6944;
wire   [13:0] indvar_flatten_next2_fu_5294_p3;
reg   [13:0] indvar_flatten_next2_reg_6949;
wire   [16:0] indvar_flatten_next3_fu_5308_p3;
reg   [16:0] indvar_flatten_next3_reg_6954;
wire   [0:0] exitcond4_fu_5316_p2;
reg   [0:0] exitcond4_reg_6959;
wire   [0:0] exitcond_flatten_fu_5322_p2;
reg   [0:0] exitcond_flatten_reg_6964;
wire   [0:0] exitcond_flatten1_fu_5328_p2;
reg   [0:0] exitcond_flatten1_reg_6969;
wire   [0:0] exitcond_flatten2_fu_5334_p2;
reg   [0:0] exitcond_flatten2_reg_6974;
wire   [0:0] exitcond_flatten3_fu_5340_p2;
reg   [0:0] exitcond_flatten3_reg_6979;
wire   [0:0] exitcond_flatten4_fu_5346_p2;
reg   [0:0] exitcond_flatten4_reg_6984;
reg   [0:0] exitcond_flatten4_reg_6984_pp3_iter1_reg;
wire   [4:0] chl_out_mid2_fu_5371_p3;
reg   [4:0] chl_out_mid2_reg_6988;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_state41_pp3_stage1_iter0;
wire    ap_block_state49_pp3_stage1_iter1;
wire    ap_block_pp3_stage1_11001;
wire   [3:0] tmp_35_fu_5567_p1;
reg   [3:0] tmp_35_reg_7504;
reg   [3:0] tmp_35_reg_7504_pp3_iter1_reg;
wire   [7:0] tmp_58_fu_5602_p2;
reg   [7:0] tmp_58_reg_7510;
wire   [31:0] tmp_30_fu_5608_p8;
reg   [31:0] tmp_30_reg_7515;
wire    ap_CS_fsm_pp3_stage2;
wire    ap_block_state42_pp3_stage2_iter0;
wire    ap_block_state50_pp3_stage2_iter1;
wire    ap_block_pp3_stage2_11001;
wire   [31:0] tmp_51_fu_5656_p98;
reg   [31:0] tmp_51_reg_7520;
reg   [6:0] conv2_buff_0_addr_1_reg_7525;
wire    ap_CS_fsm_pp3_stage5;
wire    ap_block_state45_pp3_stage5_iter0;
wire    ap_block_pp3_stage5_11001;
reg   [6:0] conv2_buff_1_addr_1_reg_7530;
reg   [6:0] conv2_buff_10_addr_1_reg_7535;
reg   [6:0] conv2_buff_11_addr_1_reg_7540;
reg   [6:0] conv2_buff_12_addr_1_reg_7545;
reg   [6:0] conv2_buff_13_addr_1_reg_7550;
reg   [6:0] conv2_buff_14_addr_1_reg_7555;
reg   [6:0] conv2_buff_15_addr_1_reg_7560;
reg   [6:0] conv2_buff_2_addr_1_reg_7565;
reg   [6:0] conv2_buff_3_addr_1_reg_7570;
reg   [6:0] conv2_buff_4_addr_1_reg_7575;
reg   [6:0] conv2_buff_5_addr_1_reg_7580;
reg   [6:0] conv2_buff_6_addr_1_reg_7585;
reg   [6:0] conv2_buff_7_addr_1_reg_7590;
reg   [6:0] conv2_buff_8_addr_1_reg_7595;
reg   [6:0] conv2_buff_9_addr_1_reg_7600;
wire   [31:0] grp_fu_4531_p2;
reg   [31:0] tmp_34_reg_7605;
wire    ap_CS_fsm_pp3_stage6;
wire    ap_block_state46_pp3_stage6_iter0;
wire    ap_block_pp3_stage6_11001;
wire   [31:0] tmp_59_fu_5873_p18;
reg   [31:0] tmp_59_reg_7610;
wire   [17:0] indvar_flatten_next4_fu_5910_p2;
reg   [17:0] indvar_flatten_next4_reg_7615;
wire    ap_CS_fsm_pp3_stage7;
wire    ap_block_state47_pp3_stage7_iter0;
wire    ap_block_pp3_stage7_11001;
wire   [3:0] c2_mid_fu_5922_p3;
reg   [3:0] c2_mid_reg_7620;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state54_pp4_stage0_iter0;
wire    ap_block_state63_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [0:0] exitcond1_mid_fu_5936_p2;
reg   [0:0] exitcond1_mid_reg_7625;
wire   [3:0] r1_mid2_fu_5942_p3;
reg   [3:0] r1_mid2_reg_7630;
wire   [3:0] c_1_fu_5950_p2;
reg   [3:0] c_1_reg_7637;
wire   [3:0] tmp_66_fu_5970_p1;
reg   [3:0] tmp_66_reg_7642;
wire   [4:0] chl_1_fu_5974_p2;
reg   [4:0] chl_1_reg_7647;
wire   [8:0] indvar_flatten_next7_fu_5986_p3;
reg   [8:0] indvar_flatten_next7_reg_7652;
wire   [0:0] exitcond1_fu_5994_p2;
reg   [0:0] exitcond1_reg_7657;
wire   [0:0] exitcond_flatten5_fu_6000_p2;
reg   [0:0] exitcond_flatten5_reg_7662;
wire   [0:0] exitcond_flatten6_fu_6006_p2;
reg   [0:0] exitcond_flatten6_reg_7667;
wire   [3:0] c2_mid2_fu_6012_p3;
reg   [3:0] c2_mid2_reg_7671;
wire    ap_CS_fsm_pp4_stage1;
wire    ap_block_state55_pp4_stage1_iter0;
wire    ap_block_pp4_stage1_11001;
reg   [6:0] conv2_buff_0_addr_reg_7676;
reg   [6:0] conv2_buff_1_addr_reg_7681;
reg   [6:0] conv2_buff_10_addr_reg_7686;
reg   [6:0] conv2_buff_11_addr_reg_7691;
reg   [6:0] conv2_buff_12_addr_reg_7696;
reg   [6:0] conv2_buff_13_addr_reg_7701;
reg   [6:0] conv2_buff_14_addr_reg_7706;
reg   [6:0] conv2_buff_15_addr_reg_7711;
reg   [6:0] conv2_buff_2_addr_reg_7716;
reg   [6:0] conv2_buff_3_addr_reg_7721;
reg   [6:0] conv2_buff_4_addr_reg_7726;
reg   [6:0] conv2_buff_5_addr_reg_7731;
reg   [6:0] conv2_buff_6_addr_reg_7736;
reg   [6:0] conv2_buff_7_addr_reg_7741;
reg   [6:0] conv2_buff_8_addr_reg_7746;
reg   [6:0] conv2_buff_9_addr_reg_7751;
wire   [31:0] tmp_42_fu_6075_p18;
reg   [31:0] tmp_42_reg_7756;
wire    ap_CS_fsm_pp4_stage2;
wire    ap_block_state56_pp4_stage2_iter0;
wire    ap_block_pp4_stage2_11001;
wire   [10:0] indvar_flatten_next8_fu_6112_p2;
reg   [10:0] indvar_flatten_next8_reg_7761;
wire   [31:0] tmp_10_fu_6224_p3;
reg   [31:0] tmp_10_reg_7846;
wire    ap_CS_fsm_pp4_stage8;
wire    ap_block_state62_pp4_stage8_iter0;
wire    ap_block_pp4_stage8_11001;
wire   [3:0] c4_mid_fu_6238_p3;
reg   [3:0] c4_mid_reg_7866;
wire    ap_CS_fsm_pp5_stage0;
wire    ap_block_state65_pp5_stage0_iter0;
wire    ap_block_state67_pp5_stage0_iter1;
wire    ap_block_state69_pp5_stage0_iter2;
wire    ap_block_state71_pp5_stage0_iter3;
wire    ap_block_state73_pp5_stage0_iter4;
wire    ap_block_state75_pp5_stage0_iter5;
wire    ap_block_state77_pp5_stage0_iter6;
wire    ap_block_state79_pp5_stage0_iter7;
wire    ap_block_state81_pp5_stage0_iter8;
wire    ap_block_state83_pp5_stage0_iter9;
wire    ap_block_state85_pp5_stage0_iter10;
wire    ap_block_pp5_stage0_11001;
wire   [0:0] exitcond_mid_fu_6252_p2;
reg   [0:0] exitcond_mid_reg_7872;
wire   [3:0] r3_mid2_fu_6258_p3;
reg   [3:0] r3_mid2_reg_7877;
reg    ap_enable_reg_pp5_iter0;
wire   [4:0] chl5_mid2_fu_6272_p3;
reg   [4:0] chl5_mid2_reg_7885;
wire   [3:0] tmp_73_fu_6280_p1;
reg   [3:0] tmp_73_reg_7890;
reg   [3:0] tmp_73_reg_7890_pp5_iter1_reg;
reg   [3:0] tmp_73_reg_7890_pp5_iter2_reg;
reg   [3:0] tmp_73_reg_7890_pp5_iter3_reg;
reg   [3:0] tmp_73_reg_7890_pp5_iter4_reg;
reg   [3:0] tmp_73_reg_7890_pp5_iter5_reg;
reg   [3:0] tmp_73_reg_7890_pp5_iter6_reg;
reg   [3:0] tmp_73_reg_7890_pp5_iter7_reg;
reg   [3:0] tmp_73_reg_7890_pp5_iter8_reg;
reg   [3:0] tmp_73_reg_7890_pp5_iter9_reg;
reg   [3:0] tmp_73_reg_7890_pp5_iter10_reg;
reg   [2:0] tmp_49_reg_7896;
reg   [2:0] tmp_49_reg_7896_pp5_iter1_reg;
reg   [2:0] tmp_49_reg_7896_pp5_iter2_reg;
reg   [2:0] tmp_49_reg_7896_pp5_iter3_reg;
reg   [2:0] tmp_49_reg_7896_pp5_iter4_reg;
reg   [2:0] tmp_49_reg_7896_pp5_iter5_reg;
reg   [2:0] tmp_49_reg_7896_pp5_iter6_reg;
reg   [2:0] tmp_49_reg_7896_pp5_iter7_reg;
reg   [2:0] tmp_49_reg_7896_pp5_iter8_reg;
reg   [2:0] tmp_49_reg_7896_pp5_iter9_reg;
reg   [2:0] tmp_49_reg_7896_pp5_iter10_reg;
wire   [3:0] c4_mid2_fu_6299_p3;
reg   [3:0] c4_mid2_reg_7902;
wire   [7:0] tmp_11_cast_fu_6305_p1;
reg   [7:0] tmp_11_cast_reg_7907;
wire   [7:0] tmp_15_cast_fu_6369_p1;
reg   [7:0] tmp_15_cast_reg_7992;
reg   [2:0] tmp_80_reg_8077;
reg   [2:0] tmp_80_reg_8077_pp5_iter1_reg;
reg   [2:0] tmp_80_reg_8077_pp5_iter2_reg;
reg   [2:0] tmp_80_reg_8077_pp5_iter3_reg;
reg   [2:0] tmp_80_reg_8077_pp5_iter4_reg;
reg   [2:0] tmp_80_reg_8077_pp5_iter5_reg;
reg   [2:0] tmp_80_reg_8077_pp5_iter6_reg;
reg   [2:0] tmp_80_reg_8077_pp5_iter7_reg;
reg   [2:0] tmp_80_reg_8077_pp5_iter8_reg;
reg   [2:0] tmp_80_reg_8077_pp5_iter9_reg;
wire   [4:0] chl_2_fu_6409_p2;
reg   [4:0] chl_2_reg_8082;
wire   [7:0] indvar_flatten_next5_fu_6420_p3;
reg   [7:0] indvar_flatten_next5_reg_8087;
wire   [0:0] exitcond_fu_6428_p2;
reg   [0:0] exitcond_reg_8092;
wire   [0:0] exitcond_flatten7_fu_6434_p2;
reg   [0:0] exitcond_flatten7_reg_8097;
wire   [0:0] exitcond_flatten8_fu_6440_p2;
reg   [0:0] exitcond_flatten8_reg_8102;
wire   [31:0] grp_fu_4557_p18;
reg   [31:0] tmp_44_reg_8106;
reg    ap_enable_reg_pp5_iter1;
wire   [31:0] grp_fu_4594_p18;
reg   [31:0] tmp_45_reg_8111;
wire   [7:0] tmp_78_fu_6481_p2;
reg   [7:0] tmp_78_reg_8116;
reg   [7:0] tmp_78_reg_8116_pp5_iter2_reg;
wire   [7:0] tmp_79_fu_6486_p2;
reg   [7:0] tmp_79_reg_8121;
reg   [7:0] tmp_79_reg_8121_pp5_iter2_reg;
reg   [7:0] tmp_79_reg_8121_pp5_iter3_reg;
reg   [7:0] tmp_79_reg_8121_pp5_iter4_reg;
wire   [8:0] indvar_flatten_next6_fu_6491_p2;
reg   [8:0] indvar_flatten_next6_reg_8126;
reg   [31:0] tmp_46_reg_8211;
reg   [31:0] tmp_47_reg_8296;
reg    ap_enable_reg_pp5_iter5;
reg   [31:0] tmp_19_reg_8301;
reg    ap_enable_reg_pp5_iter6;
wire   [31:0] grp_fu_4527_p2;
reg   [31:0] tmp_20_reg_8306;
wire   [0:0] exitcond6_fu_6584_p2;
wire    ap_CS_fsm_pp6_stage0;
wire    ap_block_state88_pp6_stage0_iter0;
wire    ap_block_state89_pp6_stage0_iter1;
wire    ap_block_state90_pp6_stage0_iter2;
reg    ap_sig_ioackin_m_axi_FM_DDR_BUFF1_WREADY;
reg    ap_block_state90_io;
reg    ap_block_pp6_stage0_11001;
wire   [8:0] indvar_next3_fu_6590_p2;
reg    ap_enable_reg_pp6_iter0;
wire   [8:0] idx_urem2_fu_6608_p3;
wire   [18:0] next_mul2_fu_6616_p2;
reg   [3:0] div60_t_reg_8410;
wire   [31:0] tmp_40_fu_6656_p18;
reg   [31:0] tmp_40_reg_8415;
wire    ap_CS_fsm_state7;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state8;
wire    ap_CS_fsm_state16;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state17;
reg    ap_enable_reg_pp1_iter2;
wire    ap_CS_fsm_state26;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state27;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter11;
wire    ap_CS_fsm_state39;
wire    ap_block_pp3_stage7_subdone;
wire    ap_block_state44_pp3_stage4_iter0;
wire    ap_block_state52_pp3_stage4_iter1;
wire    ap_block_pp3_stage4_subdone;
wire    ap_CS_fsm_pp3_stage4;
wire    ap_CS_fsm_state53;
wire    ap_block_pp4_stage8_subdone;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp4_stage0_subdone;
wire    ap_CS_fsm_state64;
wire    ap_block_pp5_stage1_subdone;
reg    ap_enable_reg_pp5_iter2;
reg    ap_enable_reg_pp5_iter4;
reg    ap_enable_reg_pp5_iter7;
reg    ap_enable_reg_pp5_iter8;
reg    ap_enable_reg_pp5_iter9;
reg    ap_enable_reg_pp5_iter10;
reg    ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY;
reg    ap_block_pp6_stage0_subdone;
reg    ap_condition_pp6_exit_iter0_state88;
reg    ap_enable_reg_pp6_iter1;
reg   [0:0] ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4;
wire    ap_block_pp3_stage0;
reg   [0:0] ap_phi_mux_exitcond_flatten10_phi_fu_4132_p4;
reg   [0:0] ap_phi_mux_exitcond_flatten11_phi_fu_4143_p4;
reg   [0:0] ap_phi_mux_exitcond_flatten12_phi_fu_4154_p4;
reg   [0:0] ap_phi_mux_exitcond7_phi_fu_4165_p4;
reg   [2:0] ap_phi_mux_kc_cast_phi_fu_4176_p4;
reg   [2:0] ap_phi_mux_chl_in_phi_fu_4187_p4;
reg   [7:0] ap_phi_mux_indvar_flatten_phi_fu_4198_p4;
reg   [3:0] ap_phi_mux_c_phi_fu_4209_p4;
reg   [10:0] ap_phi_mux_indvar_flatten1_phi_fu_4220_p4;
reg   [3:0] ap_phi_mux_r_phi_fu_4231_p4;
reg   [13:0] ap_phi_mux_indvar_flatten2_phi_fu_4242_p4;
reg   [16:0] ap_phi_mux_indvar_flatten3_phi_fu_4253_p4;
reg   [2:0] ap_phi_mux_kr_phi_fu_4264_p4;
reg   [17:0] ap_phi_mux_indvar_flatten4_phi_fu_4275_p4;
reg   [4:0] ap_phi_mux_chl_out_phi_fu_4287_p4;
wire    ap_block_pp3_stage1;
reg   [0:0] ap_phi_mux_exitcond_flatten13_phi_fu_4298_p4;
wire    ap_block_pp4_stage0;
reg   [0:0] ap_phi_mux_exitcond8_phi_fu_4309_p4;
reg   [4:0] ap_phi_mux_chl_phi_fu_4320_p4;
reg   [3:0] ap_phi_mux_c4_phi_fu_4331_p4;
reg   [8:0] ap_phi_mux_indvar_flatten5_phi_fu_4342_p4;
reg   [3:0] ap_phi_mux_r4_phi_fu_4353_p4;
reg   [10:0] ap_phi_mux_indvar_flatten6_phi_fu_4364_p4;
reg   [31:0] ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372;
wire    ap_CS_fsm_pp4_stage3;
wire    ap_block_state57_pp4_stage3_iter0;
wire    ap_block_pp4_stage3_11001;
reg   [0:0] ap_phi_mux_exitcond_flatten14_phi_fu_4414_p4;
wire    ap_block_pp5_stage0;
reg   [0:0] ap_phi_mux_exitcond9_phi_fu_4426_p4;
reg   [4:0] ap_phi_mux_chl2_phi_fu_4437_p4;
reg   [3:0] ap_phi_mux_c5_phi_fu_4448_p4;
reg   [3:0] ap_phi_mux_r5_phi_fu_4459_p4;
reg   [7:0] ap_phi_mux_indvar_flatten7_phi_fu_4470_p4;
wire    ap_block_pp5_stage1;
reg   [8:0] ap_phi_mux_indvar_flatten8_phi_fu_4481_p4;
wire   [63:0] tmp_1_fu_4824_p1;
wire   [63:0] tmp_2_fu_4922_p1;
wire  signed [63:0] tmp_33_cast_fu_5428_p1;
wire   [63:0] tmp_54_cast_fu_5467_p1;
wire   [63:0] tmp_66_cast_fu_5854_p1;
wire    ap_block_pp3_stage5;
wire   [63:0] tmp_71_cast_fu_6055_p1;
wire    ap_block_pp4_stage1;
wire   [63:0] tmp_80_cast_fu_6343_p1;
wire   [63:0] tmp_81_cast_fu_6379_p1;
wire   [63:0] tmp_85_cast_fu_6497_p1;
wire   [63:0] tmp_86_cast_fu_6516_p1;
wire   [63:0] tmp_89_cast_fu_6564_p1;
wire   [63:0] tmp_86_fu_6626_p1;
reg    ap_reg_ioackin_m_axi_BIAS_ARREADY;
reg    ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY;
reg    ap_sig_ioackin_m_axi_FM_DDR_BUFF2_ARREADY;
reg    ap_reg_ioackin_m_axi_WEIGHT_ARREADY;
reg    ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY;
reg    ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY;
wire    ap_block_pp6_stage0_01001;
wire    ap_block_pp4_stage2;
wire    ap_block_pp3_stage4_11001;
wire    ap_block_pp3_stage4;
reg   [31:0] grp_fu_4522_p0;
reg   [31:0] grp_fu_4522_p1;
wire    ap_block_pp3_stage7;
wire    ap_block_pp4_stage3;
reg   [31:0] grp_fu_4531_p0;
reg   [31:0] grp_fu_4531_p1;
wire    ap_block_pp3_stage3;
wire    ap_block_pp4_stage8;
reg   [3:0] grp_fu_4557_p17;
reg   [3:0] grp_fu_4594_p17;
wire   [10:0] next_urem_fu_4804_p2;
wire   [0:0] tmp_11_fu_4810_p2;
wire   [7:0] mul2_fu_4866_p1;
wire   [5:0] grp_fu_4872_p1;
wire   [17:0] mul2_fu_4866_p2;
wire   [11:0] next_urem1_fu_4898_p2;
wire   [0:0] tmp_60_fu_4904_p2;
wire   [4:0] grp_fu_4872_p2;
wire   [4:0] tmp_8_fu_4918_p1;
wire   [2:0] kr_1_fu_5022_p2;
wire   [0:0] not_exitcond_flatten_fu_5044_p2;
wire   [2:0] kc_mid_fu_5028_p3;
wire   [0:0] exitcond_flatten33_m_fu_5068_p2;
wire   [0:0] tmp_3_fu_5080_p2;
wire   [2:0] kc_fu_5074_p2;
wire   [0:0] exitcond_flatten33_n_fu_5102_p2;
wire   [0:0] exitcond4_mid_fu_5050_p2;
wire   [0:0] not_exitcond_flatten_3_fu_5108_p2;
wire   [0:0] exitcond_flatten_mid_fu_5056_p2;
wire   [0:0] exitcond_flatten13_m_fu_5062_p2;
wire   [3:0] r_mid_fu_5086_p3;
wire   [0:0] exitcond_flatten13_m_1_fu_5126_p2;
wire   [0:0] tmp_5_fu_5138_p2;
wire   [0:0] tmp_15_fu_5144_p2;
wire   [0:0] exitcond4_mid1_fu_5114_p2;
wire   [0:0] not_exitcond_flatten_4_fu_5158_p2;
wire   [0:0] exitcond_flatten_mid_3_fu_5120_p2;
wire   [3:0] r_3_fu_5132_p2;
wire   [3:0] c_mid1_fu_5150_p3;
wire   [0:0] exitcond_flatten_mid_4_fu_5170_p2;
wire   [0:0] tmp_s_fu_5190_p2;
wire   [0:0] exitcond_flatten_mid_5_fu_5202_p2;
wire   [0:0] exitcond4_mid2_fu_5164_p2;
wire   [0:0] not_exitcond_flatten_5_fu_5208_p2;
wire   [3:0] c_3_fu_5184_p2;
wire   [0:0] tmp_12_fu_5228_p2;
wire   [0:0] tmp_24_fu_5234_p2;
wire   [0:0] tmp_25_fu_5240_p2;
wire   [7:0] indvar_flatten_op_fu_5260_p2;
wire   [10:0] indvar_flatten11_op_fu_5274_p2;
wire   [13:0] indvar_flatten31_op_fu_5288_p2;
wire   [16:0] indvar_flatten59_op_fu_5302_p2;
wire   [4:0] chl_out_mid1_fu_5358_p3;
wire   [4:0] chl_out_1_fu_5365_p2;
wire   [3:0] kc_cast_mid2_cast_fu_5355_p1;
wire   [3:0] tmp_18_fu_5378_p2;
wire   [3:0] kr_cast_mid2_fu_5352_p1;
wire   [3:0] tmp_22_fu_5387_p2;
wire   [7:0] tmp_26_fu_5392_p3;
wire   [4:0] tmp_27_fu_5404_p3;
wire   [8:0] p_shl2_cast_fu_5400_p1;
wire   [8:0] p_shl3_cast_fu_5412_p1;
wire   [8:0] tmp_28_fu_5416_p2;
wire   [8:0] tmp_24_cast_fu_5383_p1;
wire   [8:0] tmp_29_fu_5422_p2;
wire   [4:0] tmp_31_fu_5444_p3;
wire   [5:0] tmp_32_cast_fu_5441_p1;
wire   [5:0] p_shl4_cast_fu_5451_p1;
wire   [5:0] tmp_32_fu_5455_p2;
wire   [5:0] tmp_31_cast_fu_5438_p1;
wire   [5:0] tmp_33_fu_5461_p2;
wire   [6:0] tmp_54_fu_5574_p3;
wire   [4:0] tmp_56_fu_5585_p3;
wire   [7:0] p_shl6_cast_fu_5592_p1;
wire   [7:0] p_shl5_cast_fu_5581_p1;
wire   [7:0] tmp_57_fu_5596_p2;
wire   [7:0] tmp_35_cast_fu_5571_p1;
wire    ap_block_pp3_stage2;
wire   [4:0] tmp_36_fu_5632_p2;
wire   [6:0] p_shl_fu_5625_p3;
wire   [6:0] p_shl1_cast_fu_5637_p1;
wire   [6:0] tmp_39_fu_5647_p1;
wire   [6:0] tmp_38_fu_5641_p2;
wire   [6:0] tmp_51_fu_5656_p97;
wire    ap_block_pp3_stage6;
wire   [0:0] not_exitcond_flatten_6_fu_5930_p2;
wire   [3:0] r_1_fu_5916_p2;
wire   [0:0] tmp_61_fu_5956_p2;
wire   [4:0] chl_mid2_fu_5962_p3;
wire   [8:0] indvar_flatten104_op_fu_5980_p2;
wire   [6:0] tmp_62_fu_6021_p3;
wire   [4:0] tmp_63_fu_6032_p3;
wire   [7:0] p_shl7_cast_fu_6028_p1;
wire   [7:0] p_shl8_cast_fu_6039_p1;
wire   [7:0] tmp_cast_fu_6017_p1;
wire   [7:0] tmp_64_fu_6043_p2;
wire   [7:0] tmp_65_fu_6049_p2;
wire   [31:0] tmp_7_to_int_fu_6182_p1;
wire   [7:0] tmp_50_fu_6186_p4;
wire   [22:0] tmp_67_fu_6196_p1;
wire   [0:0] notrhs_fu_6206_p2;
wire   [0:0] notlhs_fu_6200_p2;
wire   [0:0] tmp_52_fu_6212_p2;
wire   [0:0] tmp_53_fu_4552_p2;
wire   [0:0] tmp_55_fu_6218_p2;
wire   [0:0] not_exitcond_flatten_7_fu_6246_p2;
wire   [3:0] r_2_fu_6232_p2;
wire   [0:0] tmp_68_fu_6266_p2;
wire   [3:0] c_2_fu_6294_p2;
wire   [6:0] tmp_69_fu_6309_p3;
wire   [4:0] tmp_70_fu_6320_p3;
wire   [7:0] p_shl9_cast_fu_6316_p1;
wire   [7:0] p_shl10_cast_fu_6327_p1;
wire   [7:0] tmp_71_fu_6331_p2;
wire   [7:0] tmp_72_fu_6337_p2;
wire   [3:0] tmp_14_fu_6363_p2;
wire   [7:0] tmp_74_fu_6373_p2;
wire   [7:0] indvar_flatten123_op_fu_6414_p2;
wire   [3:0] tmp_17_fu_6446_p2;
wire   [6:0] tmp_75_fu_6451_p3;
wire   [4:0] tmp_76_fu_6463_p3;
wire   [7:0] p_shl11_cast_fu_6459_p1;
wire   [7:0] p_shl12_cast_fu_6471_p1;
wire   [7:0] tmp_77_fu_6475_p2;
wire   [4:0] tmp_81_fu_6541_p3;
wire   [5:0] p_shl13_cast_fu_6548_p1;
wire   [5:0] tmp_25_cast_fu_6538_p1;
wire   [5:0] tmp_23_cast_fu_6535_p1;
wire   [5:0] tmp_82_fu_6552_p2;
wire   [5:0] tmp_83_fu_6558_p2;
wire   [8:0] next_urem2_fu_6596_p2;
wire   [0:0] tmp_84_fu_6602_p2;
wire   [4:0] tmp_85_fu_6622_p1;
wire    ap_block_pp4_stage8_00001;
reg    grp_fu_4872_ce;
reg   [52:0] ap_NS_fsm;
wire    ap_block_pp3_stage0_subdone;
wire    ap_block_pp3_stage1_subdone;
wire    ap_block_pp3_stage2_subdone;
wire    ap_block_pp3_stage3_subdone;
wire    ap_block_pp3_stage5_subdone;
wire    ap_block_pp3_stage6_subdone;
wire    ap_block_pp4_stage1_subdone;
wire    ap_block_pp4_stage2_subdone;
wire    ap_block_pp4_stage3_subdone;
wire    ap_block_state58_pp4_stage4_iter0;
wire    ap_block_pp4_stage4_subdone;
wire    ap_block_state59_pp4_stage5_iter0;
wire    ap_block_pp4_stage5_subdone;
wire    ap_block_state60_pp4_stage6_iter0;
wire    ap_block_pp4_stage6_subdone;
wire    ap_block_pp4_stage7_subdone;
wire    ap_block_pp5_stage0_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
reg    ap_idle_pp6;
wire    ap_enable_pp6;
wire   [17:0] mul2_fu_4866_p10;
reg    ap_condition_2384;

// power-on initialization
initial begin
#0 ap_CS_fsm = 53'd1;
#0 B_CONV2_0 = 32'd0;
#0 B_CONV2_1 = 32'd0;
#0 B_CONV2_2 = 32'd0;
#0 B_CONV2_3 = 32'd0;
#0 B_CONV2_4 = 32'd0;
#0 B_CONV2_5 = 32'd0;
#0 B_CONV2_6 = 32'd0;
#0 B_CONV2_7 = 32'd0;
#0 B_CONV2_8 = 32'd0;
#0 B_CONV2_9 = 32'd0;
#0 B_CONV2_10 = 32'd0;
#0 B_CONV2_11 = 32'd0;
#0 B_CONV2_12 = 32'd0;
#0 B_CONV2_13 = 32'd0;
#0 B_CONV2_14 = 32'd0;
#0 B_CONV2_15 = 32'd0;
#0 ap_enable_reg_pp6_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter5 = 1'b0;
#0 ap_enable_reg_pp5_iter6 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter4 = 1'b0;
#0 ap_enable_reg_pp5_iter7 = 1'b0;
#0 ap_enable_reg_pp5_iter8 = 1'b0;
#0 ap_enable_reg_pp5_iter9 = 1'b0;
#0 ap_enable_reg_pp5_iter10 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_reg_ioackin_m_axi_BIAS_ARREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_WEIGHT_ARREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY = 1'b0;
end

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_0_address0),
    .ce0(W_CONV2_0_0_ce0),
    .we0(W_CONV2_0_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_0_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_1_address0),
    .ce0(W_CONV2_0_1_ce0),
    .we0(W_CONV2_0_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_0_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_2_address0),
    .ce0(W_CONV2_0_2_ce0),
    .we0(W_CONV2_0_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_0_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_3_address0),
    .ce0(W_CONV2_0_3_ce0),
    .we0(W_CONV2_0_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_0_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_4_address0),
    .ce0(W_CONV2_0_4_ce0),
    .we0(W_CONV2_0_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_0_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_0_5_address0),
    .ce0(W_CONV2_0_5_ce0),
    .we0(W_CONV2_0_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_0_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_0_address0),
    .ce0(W_CONV2_1_0_ce0),
    .we0(W_CONV2_1_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_1_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_1_address0),
    .ce0(W_CONV2_1_1_ce0),
    .we0(W_CONV2_1_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_1_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_2_address0),
    .ce0(W_CONV2_1_2_ce0),
    .we0(W_CONV2_1_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_1_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_3_address0),
    .ce0(W_CONV2_1_3_ce0),
    .we0(W_CONV2_1_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_1_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_4_address0),
    .ce0(W_CONV2_1_4_ce0),
    .we0(W_CONV2_1_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_1_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_1_5_address0),
    .ce0(W_CONV2_1_5_ce0),
    .we0(W_CONV2_1_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_1_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_0_address0),
    .ce0(W_CONV2_2_0_ce0),
    .we0(W_CONV2_2_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_2_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_1_address0),
    .ce0(W_CONV2_2_1_ce0),
    .we0(W_CONV2_2_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_2_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_2_address0),
    .ce0(W_CONV2_2_2_ce0),
    .we0(W_CONV2_2_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_2_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_3_address0),
    .ce0(W_CONV2_2_3_ce0),
    .we0(W_CONV2_2_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_2_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_4_address0),
    .ce0(W_CONV2_2_4_ce0),
    .we0(W_CONV2_2_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_2_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_2_5_address0),
    .ce0(W_CONV2_2_5_ce0),
    .we0(W_CONV2_2_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_2_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_0_address0),
    .ce0(W_CONV2_3_0_ce0),
    .we0(W_CONV2_3_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_3_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_1_address0),
    .ce0(W_CONV2_3_1_ce0),
    .we0(W_CONV2_3_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_3_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_2_address0),
    .ce0(W_CONV2_3_2_ce0),
    .we0(W_CONV2_3_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_3_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_3_address0),
    .ce0(W_CONV2_3_3_ce0),
    .we0(W_CONV2_3_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_3_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_4_address0),
    .ce0(W_CONV2_3_4_ce0),
    .we0(W_CONV2_3_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_3_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_3_5_address0),
    .ce0(W_CONV2_3_5_ce0),
    .we0(W_CONV2_3_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_3_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_0_address0),
    .ce0(W_CONV2_4_0_ce0),
    .we0(W_CONV2_4_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_4_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_1_address0),
    .ce0(W_CONV2_4_1_ce0),
    .we0(W_CONV2_4_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_4_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_2_address0),
    .ce0(W_CONV2_4_2_ce0),
    .we0(W_CONV2_4_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_4_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_3_address0),
    .ce0(W_CONV2_4_3_ce0),
    .we0(W_CONV2_4_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_4_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_4_address0),
    .ce0(W_CONV2_4_4_ce0),
    .we0(W_CONV2_4_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_4_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_4_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_4_5_address0),
    .ce0(W_CONV2_4_5_ce0),
    .we0(W_CONV2_4_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_4_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_0_address0),
    .ce0(W_CONV2_5_0_ce0),
    .we0(W_CONV2_5_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_5_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_1_address0),
    .ce0(W_CONV2_5_1_ce0),
    .we0(W_CONV2_5_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_5_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_2_address0),
    .ce0(W_CONV2_5_2_ce0),
    .we0(W_CONV2_5_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_5_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_3_address0),
    .ce0(W_CONV2_5_3_ce0),
    .we0(W_CONV2_5_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_5_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_4_address0),
    .ce0(W_CONV2_5_4_ce0),
    .we0(W_CONV2_5_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_5_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_5_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_5_5_address0),
    .ce0(W_CONV2_5_5_ce0),
    .we0(W_CONV2_5_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_5_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_0_address0),
    .ce0(W_CONV2_6_0_ce0),
    .we0(W_CONV2_6_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_6_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_1_address0),
    .ce0(W_CONV2_6_1_ce0),
    .we0(W_CONV2_6_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_6_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_2_address0),
    .ce0(W_CONV2_6_2_ce0),
    .we0(W_CONV2_6_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_6_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_3_address0),
    .ce0(W_CONV2_6_3_ce0),
    .we0(W_CONV2_6_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_6_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_4_address0),
    .ce0(W_CONV2_6_4_ce0),
    .we0(W_CONV2_6_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_6_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_6_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_6_5_address0),
    .ce0(W_CONV2_6_5_ce0),
    .we0(W_CONV2_6_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_6_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_0_address0),
    .ce0(W_CONV2_7_0_ce0),
    .we0(W_CONV2_7_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_7_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_1_address0),
    .ce0(W_CONV2_7_1_ce0),
    .we0(W_CONV2_7_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_7_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_2_address0),
    .ce0(W_CONV2_7_2_ce0),
    .we0(W_CONV2_7_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_7_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_3_address0),
    .ce0(W_CONV2_7_3_ce0),
    .we0(W_CONV2_7_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_7_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_4_address0),
    .ce0(W_CONV2_7_4_ce0),
    .we0(W_CONV2_7_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_7_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_7_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_7_5_address0),
    .ce0(W_CONV2_7_5_ce0),
    .we0(W_CONV2_7_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_7_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_0_address0),
    .ce0(W_CONV2_8_0_ce0),
    .we0(W_CONV2_8_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_8_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_1_address0),
    .ce0(W_CONV2_8_1_ce0),
    .we0(W_CONV2_8_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_8_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_2_address0),
    .ce0(W_CONV2_8_2_ce0),
    .we0(W_CONV2_8_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_8_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_3_address0),
    .ce0(W_CONV2_8_3_ce0),
    .we0(W_CONV2_8_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_8_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_4_address0),
    .ce0(W_CONV2_8_4_ce0),
    .we0(W_CONV2_8_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_8_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_8_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_8_5_address0),
    .ce0(W_CONV2_8_5_ce0),
    .we0(W_CONV2_8_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_8_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_0_address0),
    .ce0(W_CONV2_9_0_ce0),
    .we0(W_CONV2_9_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_9_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_1_address0),
    .ce0(W_CONV2_9_1_ce0),
    .we0(W_CONV2_9_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_9_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_2_address0),
    .ce0(W_CONV2_9_2_ce0),
    .we0(W_CONV2_9_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_9_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_3_address0),
    .ce0(W_CONV2_9_3_ce0),
    .we0(W_CONV2_9_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_9_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_4_address0),
    .ce0(W_CONV2_9_4_ce0),
    .we0(W_CONV2_9_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_9_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_9_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_9_5_address0),
    .ce0(W_CONV2_9_5_ce0),
    .we0(W_CONV2_9_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_9_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_0_address0),
    .ce0(W_CONV2_10_0_ce0),
    .we0(W_CONV2_10_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_10_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_1_address0),
    .ce0(W_CONV2_10_1_ce0),
    .we0(W_CONV2_10_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_10_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_2_address0),
    .ce0(W_CONV2_10_2_ce0),
    .we0(W_CONV2_10_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_10_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_3_address0),
    .ce0(W_CONV2_10_3_ce0),
    .we0(W_CONV2_10_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_10_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_4_address0),
    .ce0(W_CONV2_10_4_ce0),
    .we0(W_CONV2_10_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_10_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_10_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_10_5_address0),
    .ce0(W_CONV2_10_5_ce0),
    .we0(W_CONV2_10_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_10_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_0_address0),
    .ce0(W_CONV2_11_0_ce0),
    .we0(W_CONV2_11_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_11_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_1_address0),
    .ce0(W_CONV2_11_1_ce0),
    .we0(W_CONV2_11_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_11_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_2_address0),
    .ce0(W_CONV2_11_2_ce0),
    .we0(W_CONV2_11_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_11_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_3_address0),
    .ce0(W_CONV2_11_3_ce0),
    .we0(W_CONV2_11_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_11_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_4_address0),
    .ce0(W_CONV2_11_4_ce0),
    .we0(W_CONV2_11_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_11_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_11_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_11_5_address0),
    .ce0(W_CONV2_11_5_ce0),
    .we0(W_CONV2_11_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_11_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_0_address0),
    .ce0(W_CONV2_12_0_ce0),
    .we0(W_CONV2_12_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_12_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_1_address0),
    .ce0(W_CONV2_12_1_ce0),
    .we0(W_CONV2_12_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_12_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_2_address0),
    .ce0(W_CONV2_12_2_ce0),
    .we0(W_CONV2_12_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_12_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_3_address0),
    .ce0(W_CONV2_12_3_ce0),
    .we0(W_CONV2_12_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_12_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_4_address0),
    .ce0(W_CONV2_12_4_ce0),
    .we0(W_CONV2_12_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_12_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_12_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_12_5_address0),
    .ce0(W_CONV2_12_5_ce0),
    .we0(W_CONV2_12_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_12_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_0_address0),
    .ce0(W_CONV2_13_0_ce0),
    .we0(W_CONV2_13_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_13_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_1_address0),
    .ce0(W_CONV2_13_1_ce0),
    .we0(W_CONV2_13_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_13_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_2_address0),
    .ce0(W_CONV2_13_2_ce0),
    .we0(W_CONV2_13_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_13_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_3_address0),
    .ce0(W_CONV2_13_3_ce0),
    .we0(W_CONV2_13_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_13_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_4_address0),
    .ce0(W_CONV2_13_4_ce0),
    .we0(W_CONV2_13_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_13_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_13_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_13_5_address0),
    .ce0(W_CONV2_13_5_ce0),
    .we0(W_CONV2_13_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_13_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_0_address0),
    .ce0(W_CONV2_14_0_ce0),
    .we0(W_CONV2_14_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_14_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_1_address0),
    .ce0(W_CONV2_14_1_ce0),
    .we0(W_CONV2_14_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_14_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_2_address0),
    .ce0(W_CONV2_14_2_ce0),
    .we0(W_CONV2_14_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_14_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_3_address0),
    .ce0(W_CONV2_14_3_ce0),
    .we0(W_CONV2_14_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_14_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_4_address0),
    .ce0(W_CONV2_14_4_ce0),
    .we0(W_CONV2_14_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_14_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_14_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_14_5_address0),
    .ce0(W_CONV2_14_5_ce0),
    .we0(W_CONV2_14_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_14_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_0_address0),
    .ce0(W_CONV2_15_0_ce0),
    .we0(W_CONV2_15_0_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_15_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_1_address0),
    .ce0(W_CONV2_15_1_ce0),
    .we0(W_CONV2_15_1_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_15_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_2_address0),
    .ce0(W_CONV2_15_2_ce0),
    .we0(W_CONV2_15_2_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_15_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_3_address0),
    .ce0(W_CONV2_15_3_ce0),
    .we0(W_CONV2_15_3_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_15_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_4_address0),
    .ce0(W_CONV2_15_4_ce0),
    .we0(W_CONV2_15_4_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_15_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
W_CONV2_15_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_CONV2_15_5_address0),
    .ce0(W_CONV2_15_5_ce0),
    .we0(W_CONV2_15_5_we0),
    .d0(WEIGHT_addr_read_reg_6788),
    .q0(W_CONV2_15_5_q0)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_0_address0),
    .ce0(conv2_buff_0_ce0),
    .we0(conv2_buff_0_we0),
    .d0(conv2_buff_0_d0),
    .q0(conv2_buff_0_q0),
    .address1(conv2_buff_0_address1),
    .ce1(conv2_buff_0_ce1),
    .q1(conv2_buff_0_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_1_address0),
    .ce0(conv2_buff_1_ce0),
    .we0(conv2_buff_1_we0),
    .d0(conv2_buff_1_d0),
    .q0(conv2_buff_1_q0),
    .address1(conv2_buff_1_address1),
    .ce1(conv2_buff_1_ce1),
    .q1(conv2_buff_1_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_2_address0),
    .ce0(conv2_buff_2_ce0),
    .we0(conv2_buff_2_we0),
    .d0(conv2_buff_2_d0),
    .q0(conv2_buff_2_q0),
    .address1(conv2_buff_2_address1),
    .ce1(conv2_buff_2_ce1),
    .q1(conv2_buff_2_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_3_address0),
    .ce0(conv2_buff_3_ce0),
    .we0(conv2_buff_3_we0),
    .d0(conv2_buff_3_d0),
    .q0(conv2_buff_3_q0),
    .address1(conv2_buff_3_address1),
    .ce1(conv2_buff_3_ce1),
    .q1(conv2_buff_3_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_4_address0),
    .ce0(conv2_buff_4_ce0),
    .we0(conv2_buff_4_we0),
    .d0(conv2_buff_4_d0),
    .q0(conv2_buff_4_q0),
    .address1(conv2_buff_4_address1),
    .ce1(conv2_buff_4_ce1),
    .q1(conv2_buff_4_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_5_address0),
    .ce0(conv2_buff_5_ce0),
    .we0(conv2_buff_5_we0),
    .d0(conv2_buff_5_d0),
    .q0(conv2_buff_5_q0),
    .address1(conv2_buff_5_address1),
    .ce1(conv2_buff_5_ce1),
    .q1(conv2_buff_5_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_6_address0),
    .ce0(conv2_buff_6_ce0),
    .we0(conv2_buff_6_we0),
    .d0(conv2_buff_6_d0),
    .q0(conv2_buff_6_q0),
    .address1(conv2_buff_6_address1),
    .ce1(conv2_buff_6_ce1),
    .q1(conv2_buff_6_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_7_address0),
    .ce0(conv2_buff_7_ce0),
    .we0(conv2_buff_7_we0),
    .d0(conv2_buff_7_d0),
    .q0(conv2_buff_7_q0),
    .address1(conv2_buff_7_address1),
    .ce1(conv2_buff_7_ce1),
    .q1(conv2_buff_7_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_8_address0),
    .ce0(conv2_buff_8_ce0),
    .we0(conv2_buff_8_we0),
    .d0(conv2_buff_8_d0),
    .q0(conv2_buff_8_q0),
    .address1(conv2_buff_8_address1),
    .ce1(conv2_buff_8_ce1),
    .q1(conv2_buff_8_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_9_address0),
    .ce0(conv2_buff_9_ce0),
    .we0(conv2_buff_9_we0),
    .d0(conv2_buff_9_d0),
    .q0(conv2_buff_9_q0),
    .address1(conv2_buff_9_address1),
    .ce1(conv2_buff_9_ce1),
    .q1(conv2_buff_9_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_10_address0),
    .ce0(conv2_buff_10_ce0),
    .we0(conv2_buff_10_we0),
    .d0(conv2_buff_10_d0),
    .q0(conv2_buff_10_q0),
    .address1(conv2_buff_10_address1),
    .ce1(conv2_buff_10_ce1),
    .q1(conv2_buff_10_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_11_address0),
    .ce0(conv2_buff_11_ce0),
    .we0(conv2_buff_11_we0),
    .d0(conv2_buff_11_d0),
    .q0(conv2_buff_11_q0),
    .address1(conv2_buff_11_address1),
    .ce1(conv2_buff_11_ce1),
    .q1(conv2_buff_11_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_12_address0),
    .ce0(conv2_buff_12_ce0),
    .we0(conv2_buff_12_we0),
    .d0(conv2_buff_12_d0),
    .q0(conv2_buff_12_q0),
    .address1(conv2_buff_12_address1),
    .ce1(conv2_buff_12_ce1),
    .q1(conv2_buff_12_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_13_address0),
    .ce0(conv2_buff_13_ce0),
    .we0(conv2_buff_13_we0),
    .d0(conv2_buff_13_d0),
    .q0(conv2_buff_13_q0),
    .address1(conv2_buff_13_address1),
    .ce1(conv2_buff_13_ce1),
    .q1(conv2_buff_13_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_14_address0),
    .ce0(conv2_buff_14_ce0),
    .we0(conv2_buff_14_we0),
    .d0(conv2_buff_14_d0),
    .q0(conv2_buff_14_q0),
    .address1(conv2_buff_14_address1),
    .ce1(conv2_buff_14_ce1),
    .q1(conv2_buff_14_q1)
);

conv2_conv2_buff_0 #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv2_buff_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_buff_15_address0),
    .ce0(conv2_buff_15_ce0),
    .we0(conv2_buff_15_we0),
    .d0(conv2_buff_15_d0),
    .q0(conv2_buff_15_q0),
    .address1(conv2_buff_15_address1),
    .ce1(conv2_buff_15_ce1),
    .q1(conv2_buff_15_q1)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_0_address0),
    .ce0(conv_out2_0_ce0),
    .we0(conv_out2_0_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_0_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_1_address0),
    .ce0(conv_out2_1_ce0),
    .we0(conv_out2_1_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_1_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_2_address0),
    .ce0(conv_out2_2_ce0),
    .we0(conv_out2_2_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_2_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_3_address0),
    .ce0(conv_out2_3_ce0),
    .we0(conv_out2_3_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_3_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_4_address0),
    .ce0(conv_out2_4_ce0),
    .we0(conv_out2_4_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_4_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_5_address0),
    .ce0(conv_out2_5_ce0),
    .we0(conv_out2_5_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_5_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_6_address0),
    .ce0(conv_out2_6_ce0),
    .we0(conv_out2_6_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_6_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_7_address0),
    .ce0(conv_out2_7_ce0),
    .we0(conv_out2_7_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_7_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_8_address0),
    .ce0(conv_out2_8_ce0),
    .we0(conv_out2_8_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_8_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_9_address0),
    .ce0(conv_out2_9_ce0),
    .we0(conv_out2_9_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_9_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_10_address0),
    .ce0(conv_out2_10_ce0),
    .we0(conv_out2_10_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_10_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_11_address0),
    .ce0(conv_out2_11_ce0),
    .we0(conv_out2_11_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_11_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_12_address0),
    .ce0(conv_out2_12_ce0),
    .we0(conv_out2_12_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_12_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_13_address0),
    .ce0(conv_out2_13_ce0),
    .we0(conv_out2_13_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_13_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_14_address0),
    .ce0(conv_out2_14_ce0),
    .we0(conv_out2_14_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_14_q0)
);

conv1_W_CONV1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_out2_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out2_15_address0),
    .ce0(conv_out2_15_ce0),
    .we0(conv_out2_15_we0),
    .d0(grp_fu_4531_p2),
    .q0(conv_out2_15_q0)
);

conv_top_fadd_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_top_fadd_32nbkb_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4522_p0),
    .din1(grp_fu_4522_p1),
    .ce(1'b1),
    .dout(grp_fu_4522_p2)
);

conv_top_fadd_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_top_fadd_32nbkb_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_19_reg_8301),
    .din1(tmp_47_reg_8296),
    .ce(1'b1),
    .dout(grp_fu_4527_p2)
);

conv_top_fmul_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_top_fmul_32ncud_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4531_p0),
    .din1(grp_fu_4531_p1),
    .ce(1'b1),
    .dout(grp_fu_4531_p2)
);

conv_top_fcmp_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
conv_top_fcmp_32ndEe_U31(
    .din0(reg_4631),
    .din1(32'd0),
    .opcode(5'd2),
    .dout(tmp_53_fu_4552_p2)
);

conv_top_mux_164_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
conv_top_mux_164_fYi_U32(
    .din0(conv2_buff_0_q1),
    .din1(conv2_buff_1_q1),
    .din2(conv2_buff_2_q1),
    .din3(conv2_buff_3_q1),
    .din4(conv2_buff_4_q1),
    .din5(conv2_buff_5_q1),
    .din6(conv2_buff_6_q1),
    .din7(conv2_buff_7_q1),
    .din8(conv2_buff_8_q1),
    .din9(conv2_buff_9_q1),
    .din10(conv2_buff_10_q1),
    .din11(conv2_buff_11_q1),
    .din12(conv2_buff_12_q1),
    .din13(conv2_buff_13_q1),
    .din14(conv2_buff_14_q1),
    .din15(conv2_buff_15_q1),
    .din16(grp_fu_4557_p17),
    .dout(grp_fu_4557_p18)
);

conv_top_mux_164_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
conv_top_mux_164_fYi_U33(
    .din0(conv2_buff_0_q0),
    .din1(conv2_buff_1_q0),
    .din2(conv2_buff_2_q0),
    .din3(conv2_buff_3_q0),
    .din4(conv2_buff_4_q0),
    .din5(conv2_buff_5_q0),
    .din6(conv2_buff_6_q0),
    .din7(conv2_buff_7_q0),
    .din8(conv2_buff_8_q0),
    .din9(conv2_buff_9_q0),
    .din10(conv2_buff_10_q0),
    .din11(conv2_buff_11_q0),
    .din12(conv2_buff_12_q0),
    .din13(conv2_buff_13_q0),
    .din14(conv2_buff_14_q0),
    .din15(conv2_buff_15_q0),
    .din16(grp_fu_4594_p17),
    .dout(grp_fu_4594_p18)
);

conv_top_urem_8nsg8j #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
conv_top_urem_8nsg8j_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_6_fu_4858_p1),
    .din1(grp_fu_4872_p1),
    .ce(grp_fu_4872_ce),
    .dout(grp_fu_4872_p2)
);

conv_top_mux_63_3eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
conv_top_mux_63_3eOg_U35(
    .din0(conv_out1_0_q0),
    .din1(conv_out1_1_q0),
    .din2(conv_out1_2_q0),
    .din3(conv_out1_3_q0),
    .din4(conv_out1_4_q0),
    .din5(conv_out1_5_q0),
    .din6(chl_in_mid2_reg_6928),
    .dout(tmp_30_fu_5608_p8)
);

conv_top_mux_967_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
conv_top_mux_967_hbi_U36(
    .din0(W_CONV2_0_0_q0),
    .din1(W_CONV2_0_1_q0),
    .din2(W_CONV2_0_2_q0),
    .din3(W_CONV2_0_3_q0),
    .din4(W_CONV2_0_4_q0),
    .din5(W_CONV2_0_5_q0),
    .din6(W_CONV2_1_0_q0),
    .din7(W_CONV2_1_1_q0),
    .din8(W_CONV2_1_2_q0),
    .din9(W_CONV2_1_3_q0),
    .din10(W_CONV2_1_4_q0),
    .din11(W_CONV2_1_5_q0),
    .din12(W_CONV2_2_0_q0),
    .din13(W_CONV2_2_1_q0),
    .din14(W_CONV2_2_2_q0),
    .din15(W_CONV2_2_3_q0),
    .din16(W_CONV2_2_4_q0),
    .din17(W_CONV2_2_5_q0),
    .din18(W_CONV2_3_0_q0),
    .din19(W_CONV2_3_1_q0),
    .din20(W_CONV2_3_2_q0),
    .din21(W_CONV2_3_3_q0),
    .din22(W_CONV2_3_4_q0),
    .din23(W_CONV2_3_5_q0),
    .din24(W_CONV2_4_0_q0),
    .din25(W_CONV2_4_1_q0),
    .din26(W_CONV2_4_2_q0),
    .din27(W_CONV2_4_3_q0),
    .din28(W_CONV2_4_4_q0),
    .din29(W_CONV2_4_5_q0),
    .din30(W_CONV2_5_0_q0),
    .din31(W_CONV2_5_1_q0),
    .din32(W_CONV2_5_2_q0),
    .din33(W_CONV2_5_3_q0),
    .din34(W_CONV2_5_4_q0),
    .din35(W_CONV2_5_5_q0),
    .din36(W_CONV2_6_0_q0),
    .din37(W_CONV2_6_1_q0),
    .din38(W_CONV2_6_2_q0),
    .din39(W_CONV2_6_3_q0),
    .din40(W_CONV2_6_4_q0),
    .din41(W_CONV2_6_5_q0),
    .din42(W_CONV2_7_0_q0),
    .din43(W_CONV2_7_1_q0),
    .din44(W_CONV2_7_2_q0),
    .din45(W_CONV2_7_3_q0),
    .din46(W_CONV2_7_4_q0),
    .din47(W_CONV2_7_5_q0),
    .din48(W_CONV2_8_0_q0),
    .din49(W_CONV2_8_1_q0),
    .din50(W_CONV2_8_2_q0),
    .din51(W_CONV2_8_3_q0),
    .din52(W_CONV2_8_4_q0),
    .din53(W_CONV2_8_5_q0),
    .din54(W_CONV2_9_0_q0),
    .din55(W_CONV2_9_1_q0),
    .din56(W_CONV2_9_2_q0),
    .din57(W_CONV2_9_3_q0),
    .din58(W_CONV2_9_4_q0),
    .din59(W_CONV2_9_5_q0),
    .din60(W_CONV2_10_0_q0),
    .din61(W_CONV2_10_1_q0),
    .din62(W_CONV2_10_2_q0),
    .din63(W_CONV2_10_3_q0),
    .din64(W_CONV2_10_4_q0),
    .din65(W_CONV2_10_5_q0),
    .din66(W_CONV2_11_0_q0),
    .din67(W_CONV2_11_1_q0),
    .din68(W_CONV2_11_2_q0),
    .din69(W_CONV2_11_3_q0),
    .din70(W_CONV2_11_4_q0),
    .din71(W_CONV2_11_5_q0),
    .din72(W_CONV2_12_0_q0),
    .din73(W_CONV2_12_1_q0),
    .din74(W_CONV2_12_2_q0),
    .din75(W_CONV2_12_3_q0),
    .din76(W_CONV2_12_4_q0),
    .din77(W_CONV2_12_5_q0),
    .din78(W_CONV2_13_0_q0),
    .din79(W_CONV2_13_1_q0),
    .din80(W_CONV2_13_2_q0),
    .din81(W_CONV2_13_3_q0),
    .din82(W_CONV2_13_4_q0),
    .din83(W_CONV2_13_5_q0),
    .din84(W_CONV2_14_0_q0),
    .din85(W_CONV2_14_1_q0),
    .din86(W_CONV2_14_2_q0),
    .din87(W_CONV2_14_3_q0),
    .din88(W_CONV2_14_4_q0),
    .din89(W_CONV2_14_5_q0),
    .din90(W_CONV2_15_0_q0),
    .din91(W_CONV2_15_1_q0),
    .din92(W_CONV2_15_2_q0),
    .din93(W_CONV2_15_3_q0),
    .din94(W_CONV2_15_4_q0),
    .din95(W_CONV2_15_5_q0),
    .din96(tmp_51_fu_5656_p97),
    .dout(tmp_51_fu_5656_p98)
);

conv_top_mux_164_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
conv_top_mux_164_fYi_U37(
    .din0(conv2_buff_0_q0),
    .din1(conv2_buff_1_q0),
    .din2(conv2_buff_2_q0),
    .din3(conv2_buff_3_q0),
    .din4(conv2_buff_4_q0),
    .din5(conv2_buff_5_q0),
    .din6(conv2_buff_6_q0),
    .din7(conv2_buff_7_q0),
    .din8(conv2_buff_8_q0),
    .din9(conv2_buff_9_q0),
    .din10(conv2_buff_10_q0),
    .din11(conv2_buff_11_q0),
    .din12(conv2_buff_12_q0),
    .din13(conv2_buff_13_q0),
    .din14(conv2_buff_14_q0),
    .din15(conv2_buff_15_q0),
    .din16(tmp_35_reg_7504),
    .dout(tmp_59_fu_5873_p18)
);

conv_top_mux_164_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
conv_top_mux_164_fYi_U38(
    .din0(conv2_buff_0_q0),
    .din1(conv2_buff_1_q0),
    .din2(conv2_buff_2_q0),
    .din3(conv2_buff_3_q0),
    .din4(conv2_buff_4_q0),
    .din5(conv2_buff_5_q0),
    .din6(conv2_buff_6_q0),
    .din7(conv2_buff_7_q0),
    .din8(conv2_buff_8_q0),
    .din9(conv2_buff_9_q0),
    .din10(conv2_buff_10_q0),
    .din11(conv2_buff_11_q0),
    .din12(conv2_buff_12_q0),
    .din13(conv2_buff_13_q0),
    .din14(conv2_buff_14_q0),
    .din15(conv2_buff_15_q0),
    .din16(tmp_66_reg_7642),
    .dout(tmp_42_fu_6075_p18)
);

conv_top_mux_164_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
conv_top_mux_164_fYi_U39(
    .din0(conv_out2_0_q0),
    .din1(conv_out2_1_q0),
    .din2(conv_out2_2_q0),
    .din3(conv_out2_3_q0),
    .din4(conv_out2_4_q0),
    .din5(conv_out2_5_q0),
    .din6(conv_out2_6_q0),
    .din7(conv_out2_7_q0),
    .din8(conv_out2_8_q0),
    .din9(conv_out2_9_q0),
    .din10(conv_out2_10_q0),
    .din11(conv_out2_11_q0),
    .din12(conv_out2_12_q0),
    .din13(conv_out2_13_q0),
    .din14(conv_out2_14_q0),
    .din15(conv_out2_15_q0),
    .din16(div60_t_reg_8410),
    .dout(tmp_40_fu_6656_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state8))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state8);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state17) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state17)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state17);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state27) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state27)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state27);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp2_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage7_subdone) & (1'b1 == ap_CS_fsm_pp3_stage7) & (exitcond_flatten4_reg_6984 == 1'd1))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp3_stage4_subdone) & (1'b1 == ap_CS_fsm_pp3_stage4)) | ((1'b0 == ap_block_pp3_stage7_subdone) & (1'b1 == ap_CS_fsm_pp3_stage7)))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage8_subdone) & (exitcond_flatten6_reg_7667 == 1'd1) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state53)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp4_stage8_subdone) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if ((1'b1 == ap_CS_fsm_state53)) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (exitcond_flatten8_fu_6440_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state64)) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter10 <= ap_enable_reg_pp5_iter9;
        end else if ((1'b1 == ap_CS_fsm_state64)) begin
            ap_enable_reg_pp5_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter3 <= ap_enable_reg_pp5_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter4 <= ap_enable_reg_pp5_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter5 <= ap_enable_reg_pp5_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter6 <= ap_enable_reg_pp5_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter7 <= ap_enable_reg_pp5_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter8 <= ap_enable_reg_pp5_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage1_subdone) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
            ap_enable_reg_pp5_iter9 <= ap_enable_reg_pp5_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage0_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state88) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp6_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp6_exit_iter0_state88)) begin
                ap_enable_reg_pp6_iter1 <= (1'b1 ^ ap_condition_pp6_exit_iter0_state88);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp6_stage0_subdone)) begin
            ap_enable_reg_pp6_iter2 <= ap_enable_reg_pp6_iter1;
        end else if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
            ap_enable_reg_pp6_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_BIAS_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            if (~((ap_start == 1'b0) | (ap_sig_ioackin_m_axi_BIAS_ARREADY == 1'b0))) begin
                ap_reg_ioackin_m_axi_BIAS_ARREADY <= 1'b0;
            end else if (((ap_start == 1'b1) & (m_axi_BIAS_ARREADY == 1'b1))) begin
                ap_reg_ioackin_m_axi_BIAS_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state87)) begin
            if ((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY <= 1'b0;
            end else if ((m_axi_FM_DDR_BUFF1_AWREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp6_iter2 == 1'b1) & (exitcond6_reg_8311_pp6_iter1_reg == 1'd0))) begin
            if ((1'b0 == ap_block_pp6_stage0_11001)) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY <= 1'b0;
            end else if (((1'b0 == ap_block_pp6_stage0_01001) & (m_axi_FM_DDR_BUFF1_WREADY == 1'b1))) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            if ((ap_sig_ioackin_m_axi_FM_DDR_BUFF2_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY <= 1'b0;
            end else if ((m_axi_FM_DDR_BUFF2_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_WEIGHT_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            if ((ap_sig_ioackin_m_axi_WEIGHT_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_WEIGHT_ARREADY <= 1'b0;
            end else if ((m_axi_WEIGHT_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_WEIGHT_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2384)) begin
        if ((tmp_66_reg_7642 == 4'd15)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_15;
        end else if ((tmp_66_reg_7642 == 4'd14)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_14;
        end else if ((tmp_66_reg_7642 == 4'd13)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_13;
        end else if ((tmp_66_reg_7642 == 4'd12)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_12;
        end else if ((tmp_66_reg_7642 == 4'd11)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_11;
        end else if ((tmp_66_reg_7642 == 4'd10)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_10;
        end else if ((tmp_66_reg_7642 == 4'd9)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_9;
        end else if ((tmp_66_reg_7642 == 4'd8)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_8;
        end else if ((tmp_66_reg_7642 == 4'd7)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_7;
        end else if ((tmp_66_reg_7642 == 4'd6)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_6;
        end else if ((tmp_66_reg_7642 == 4'd5)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_5;
        end else if ((tmp_66_reg_7642 == 4'd4)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_4;
        end else if ((tmp_66_reg_7642 == 4'd3)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_3;
        end else if ((tmp_66_reg_7642 == 4'd2)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_2;
        end else if ((tmp_66_reg_7642 == 4'd1)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_1;
        end else if ((tmp_66_reg_7642 == 4'd0)) begin
            ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372 <= B_CONV2_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        c4_reg_4327 <= 4'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        c4_reg_4327 <= c2_mid2_reg_7671;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        c5_reg_4444 <= 4'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        c5_reg_4444 <= c4_mid2_reg_7902;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        c_reg_4205 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        c_reg_4205 <= c_mid2_reg_6921;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        chl2_reg_4433 <= 5'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        chl2_reg_4433 <= chl_2_reg_8082;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        chl_in_reg_4183 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        chl_in_reg_4183 <= chl_in_1_reg_6934;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        chl_out_reg_4283 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001) & (exitcond_flatten4_reg_6984_pp3_iter1_reg == 1'd0))) begin
        chl_out_reg_4283 <= chl_out_mid2_reg_6988;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        chl_reg_4316 <= 5'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        chl_reg_4316 <= chl_1_reg_7647;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        exitcond7_reg_4161 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        exitcond7_reg_4161 <= exitcond4_reg_6959;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        exitcond8_reg_4305 <= 1'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        exitcond8_reg_4305 <= exitcond1_reg_7657;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        exitcond9_reg_4422 <= 1'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        exitcond9_reg_4422 <= exitcond_reg_8092;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        exitcond_flatten10_reg_4128 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        exitcond_flatten10_reg_4128 <= exitcond_flatten2_reg_6974;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        exitcond_flatten11_reg_4139 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        exitcond_flatten11_reg_4139 <= exitcond_flatten1_reg_6969;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        exitcond_flatten12_reg_4150 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        exitcond_flatten12_reg_4150 <= exitcond_flatten_reg_6964;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        exitcond_flatten13_reg_4294 <= 1'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        exitcond_flatten13_reg_4294 <= exitcond_flatten5_reg_7662;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        exitcond_flatten14_reg_4410 <= 1'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        exitcond_flatten14_reg_4410 <= exitcond_flatten7_reg_8097;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        exitcond_flatten9_reg_4117 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        exitcond_flatten9_reg_4117 <= exitcond_flatten3_reg_6979;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        indvar1_reg_4051 <= 11'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_fu_4772_p2 == 1'd0))) begin
        indvar1_reg_4051 <= indvar_next1_fu_4778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_fu_4840_p2 == 1'd0))) begin
        indvar4_reg_4084 <= indvar_next2_fu_4846_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        indvar4_reg_4084 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        indvar6_reg_4489 <= 9'd0;
    end else if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (exitcond6_fu_6584_p2 == 1'd0))) begin
        indvar6_reg_4489 <= indvar_next3_fu_6590_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten1_reg_4216 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        indvar_flatten1_reg_4216 <= indvar_flatten_next1_reg_6944;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten2_reg_4238 <= 14'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        indvar_flatten2_reg_4238 <= indvar_flatten_next2_reg_6949;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten3_reg_4249 <= 17'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        indvar_flatten3_reg_4249 <= indvar_flatten_next3_reg_6954;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten4_reg_4271 <= 18'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        indvar_flatten4_reg_4271 <= indvar_flatten_next4_reg_7615;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        indvar_flatten5_reg_4338 <= 9'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        indvar_flatten5_reg_4338 <= indvar_flatten_next7_reg_7652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        indvar_flatten6_reg_4360 <= 11'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        indvar_flatten6_reg_4360 <= indvar_flatten_next8_reg_7761;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        indvar_flatten7_reg_4466 <= 8'd0;
    end else if (((ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        indvar_flatten7_reg_4466 <= indvar_flatten_next5_reg_8087;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        indvar_flatten8_reg_4477 <= 9'd0;
    end else if (((ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        indvar_flatten8_reg_4477 <= indvar_flatten_next6_reg_8126;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten_reg_4194 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        indvar_flatten_reg_4194 <= indvar_flatten_next_reg_6939;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4660_p2 == 1'd0))) begin
        indvar_reg_4040 <= indvar_next_fu_4666_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_reg_4040 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        kc_cast_reg_4172 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        kc_cast_reg_4172 <= kc_cast_mid2_reg_6896;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        kr_reg_4260 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        kr_reg_4260 <= kr_cast_mid2_v_reg_6888;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_fu_4840_p2 == 1'd0))) begin
        phi_mul1_reg_4095 <= next_mul1_fu_4852_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        phi_mul1_reg_4095 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        phi_mul2_reg_4500 <= 19'd0;
    end else if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (exitcond6_fu_6584_p2 == 1'd0))) begin
        phi_mul2_reg_4500 <= next_mul2_fu_6616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        phi_mul_reg_4062 <= 22'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_fu_4772_p2 == 1'd0))) begin
        phi_mul_reg_4062 <= next_mul_fu_4784_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_fu_4840_p2 == 1'd0))) begin
        phi_urem1_reg_4106 <= idx_urem1_fu_4910_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        phi_urem1_reg_4106 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        phi_urem2_reg_4511 <= 9'd0;
    end else if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (exitcond6_fu_6584_p2 == 1'd0))) begin
        phi_urem2_reg_4511 <= idx_urem2_fu_6608_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        phi_urem_reg_4073 <= 11'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_fu_4772_p2 == 1'd0))) begin
        phi_urem_reg_4073 <= idx_urem_fu_4816_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        r4_reg_4349 <= 4'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        r4_reg_4349 <= r1_mid2_reg_7630;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        r5_reg_4455 <= 4'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        r5_reg_4455 <= r3_mid2_reg_7877;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        r_reg_4227 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        r_reg_4227 <= r_mid2_reg_6903;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_6708 == 4'd0))) begin
        B_CONV2_0 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_1 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_10 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_11 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_12 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_13 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_14 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_15 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_2 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_3 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_4 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_5 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_6 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_7 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_8 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_6708 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_CONV2_9 <= m_axi_BIAS_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_reg_6712 == 1'd0))) begin
        FM_DDR_BUFF2_read_reg_6740 <= m_axi_FM_DDR_BUFF2_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_reg_6756_pp2_iter9_reg == 1'd0))) begin
        WEIGHT_addr_read_reg_6788 <= m_axi_WEIGHT_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        c2_mid2_reg_7671 <= c2_mid2_fu_6012_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        c2_mid_reg_7620 <= c2_mid_fu_5922_p3;
        c_1_reg_7637 <= c_1_fu_5950_p2;
        exitcond1_mid_reg_7625 <= exitcond1_mid_fu_5936_p2;
        exitcond_flatten6_reg_7667 <= exitcond_flatten6_fu_6006_p2;
        tmp_66_reg_7642 <= tmp_66_fu_5970_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        c4_mid2_reg_7902 <= c4_mid2_fu_6299_p3;
        chl_2_reg_8082 <= chl_2_fu_6409_p2;
        exitcond_flatten7_reg_8097 <= exitcond_flatten7_fu_6434_p2;
        exitcond_reg_8092 <= exitcond_fu_6428_p2;
        indvar_flatten_next5_reg_8087 <= indvar_flatten_next5_fu_6420_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        c4_mid_reg_7866 <= c4_mid_fu_6238_p3;
        chl5_mid2_reg_7885 <= chl5_mid2_fu_6272_p3;
        exitcond_mid_reg_7872 <= exitcond_mid_fu_6252_p2;
        tmp_49_reg_7896 <= {{r3_mid2_fu_6258_p3[3:1]}};
        tmp_49_reg_7896_pp5_iter10_reg <= tmp_49_reg_7896_pp5_iter9_reg;
        tmp_49_reg_7896_pp5_iter1_reg <= tmp_49_reg_7896;
        tmp_49_reg_7896_pp5_iter2_reg <= tmp_49_reg_7896_pp5_iter1_reg;
        tmp_49_reg_7896_pp5_iter3_reg <= tmp_49_reg_7896_pp5_iter2_reg;
        tmp_49_reg_7896_pp5_iter4_reg <= tmp_49_reg_7896_pp5_iter3_reg;
        tmp_49_reg_7896_pp5_iter5_reg <= tmp_49_reg_7896_pp5_iter4_reg;
        tmp_49_reg_7896_pp5_iter6_reg <= tmp_49_reg_7896_pp5_iter5_reg;
        tmp_49_reg_7896_pp5_iter7_reg <= tmp_49_reg_7896_pp5_iter6_reg;
        tmp_49_reg_7896_pp5_iter8_reg <= tmp_49_reg_7896_pp5_iter7_reg;
        tmp_49_reg_7896_pp5_iter9_reg <= tmp_49_reg_7896_pp5_iter8_reg;
        tmp_73_reg_7890 <= tmp_73_fu_6280_p1;
        tmp_73_reg_7890_pp5_iter10_reg <= tmp_73_reg_7890_pp5_iter9_reg;
        tmp_73_reg_7890_pp5_iter1_reg <= tmp_73_reg_7890;
        tmp_73_reg_7890_pp5_iter2_reg <= tmp_73_reg_7890_pp5_iter1_reg;
        tmp_73_reg_7890_pp5_iter3_reg <= tmp_73_reg_7890_pp5_iter2_reg;
        tmp_73_reg_7890_pp5_iter4_reg <= tmp_73_reg_7890_pp5_iter3_reg;
        tmp_73_reg_7890_pp5_iter5_reg <= tmp_73_reg_7890_pp5_iter4_reg;
        tmp_73_reg_7890_pp5_iter6_reg <= tmp_73_reg_7890_pp5_iter5_reg;
        tmp_73_reg_7890_pp5_iter7_reg <= tmp_73_reg_7890_pp5_iter6_reg;
        tmp_73_reg_7890_pp5_iter8_reg <= tmp_73_reg_7890_pp5_iter7_reg;
        tmp_73_reg_7890_pp5_iter9_reg <= tmp_73_reg_7890_pp5_iter8_reg;
        tmp_78_reg_8116 <= tmp_78_fu_6481_p2;
        tmp_78_reg_8116_pp5_iter2_reg <= tmp_78_reg_8116;
        tmp_79_reg_8121[7 : 1] <= tmp_79_fu_6486_p2[7 : 1];
        tmp_79_reg_8121_pp5_iter2_reg[7 : 1] <= tmp_79_reg_8121[7 : 1];
        tmp_79_reg_8121_pp5_iter3_reg[7 : 1] <= tmp_79_reg_8121_pp5_iter2_reg[7 : 1];
        tmp_79_reg_8121_pp5_iter4_reg[7 : 1] <= tmp_79_reg_8121_pp5_iter3_reg[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        c_mid2_reg_6921 <= c_mid2_fu_5220_p3;
        chl_in_1_reg_6934 <= chl_in_1_fu_5254_p2;
        exitcond4_reg_6959 <= exitcond4_fu_5316_p2;
        exitcond_flatten1_reg_6969 <= exitcond_flatten1_fu_5328_p2;
        exitcond_flatten2_reg_6974 <= exitcond_flatten2_fu_5334_p2;
        exitcond_flatten3_reg_6979 <= exitcond_flatten3_fu_5340_p2;
        exitcond_flatten_reg_6964 <= exitcond_flatten_fu_5322_p2;
        indvar_flatten_next1_reg_6944 <= indvar_flatten_next1_fu_5280_p3;
        indvar_flatten_next2_reg_6949 <= indvar_flatten_next2_fu_5294_p3;
        indvar_flatten_next3_reg_6954 <= indvar_flatten_next3_fu_5308_p3;
        indvar_flatten_next_reg_6939 <= indvar_flatten_next_fu_5266_p3;
        kc_cast_mid2_reg_6896 <= kc_cast_mid2_fu_5094_p3;
        kr_cast_mid2_v_reg_6888 <= kr_cast_mid2_v_fu_5036_p3;
        r_mid2_reg_6903 <= r_mid2_fu_5176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        chl_1_reg_7647 <= chl_1_fu_5974_p2;
        exitcond1_reg_7657 <= exitcond1_fu_5994_p2;
        exitcond_flatten5_reg_7662 <= exitcond_flatten5_fu_6000_p2;
        indvar_flatten_next7_reg_7652 <= indvar_flatten_next7_fu_5986_p3;
        r1_mid2_reg_7630 <= r1_mid2_fu_5942_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        chl_in_mid2_reg_6928 <= chl_in_mid2_fu_5246_p3;
        exitcond4_mid3_reg_6916 <= exitcond4_mid3_fu_5214_p2;
        exitcond_flatten4_reg_6984 <= exitcond_flatten4_fu_5346_p2;
        exitcond_flatten4_reg_6984_pp3_iter1_reg <= exitcond_flatten4_reg_6984;
        tmp_23_reg_6911 <= tmp_23_fu_5196_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001))) begin
        chl_out_mid2_reg_6988 <= chl_out_mid2_fu_5371_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5))) begin
        conv2_buff_0_addr_1_reg_7525 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_10_addr_1_reg_7535 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_11_addr_1_reg_7540 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_12_addr_1_reg_7545 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_13_addr_1_reg_7550 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_14_addr_1_reg_7555 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_15_addr_1_reg_7560 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_1_addr_1_reg_7530 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_2_addr_1_reg_7565 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_3_addr_1_reg_7570 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_4_addr_1_reg_7575 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_5_addr_1_reg_7580 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_6_addr_1_reg_7585 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_7_addr_1_reg_7590 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_8_addr_1_reg_7595 <= tmp_66_cast_fu_5854_p1;
        conv2_buff_9_addr_1_reg_7600 <= tmp_66_cast_fu_5854_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        conv2_buff_0_addr_reg_7676 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_10_addr_reg_7686 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_11_addr_reg_7691 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_12_addr_reg_7696 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_13_addr_reg_7701 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_14_addr_reg_7706 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_15_addr_reg_7711 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_1_addr_reg_7681 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_2_addr_reg_7716 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_3_addr_reg_7721 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_4_addr_reg_7726 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_5_addr_reg_7731 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_6_addr_reg_7736 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_7_addr_reg_7741 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_8_addr_reg_7746 <= tmp_71_cast_fu_6055_p1;
        conv2_buff_9_addr_reg_7751 <= tmp_71_cast_fu_6055_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_fu_4840_p2 == 1'd0))) begin
        div57_t_reg_6775 <= {{phi_mul1_reg_4095[23:20]}};
        div58_t_reg_6779 <= {{mul2_fu_4866_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        div57_t_reg_6775_pp2_iter10_reg <= div57_t_reg_6775_pp2_iter9_reg;
        div57_t_reg_6775_pp2_iter2_reg <= div57_t_reg_6775_pp2_iter1_reg;
        div57_t_reg_6775_pp2_iter3_reg <= div57_t_reg_6775_pp2_iter2_reg;
        div57_t_reg_6775_pp2_iter4_reg <= div57_t_reg_6775_pp2_iter3_reg;
        div57_t_reg_6775_pp2_iter5_reg <= div57_t_reg_6775_pp2_iter4_reg;
        div57_t_reg_6775_pp2_iter6_reg <= div57_t_reg_6775_pp2_iter5_reg;
        div57_t_reg_6775_pp2_iter7_reg <= div57_t_reg_6775_pp2_iter6_reg;
        div57_t_reg_6775_pp2_iter8_reg <= div57_t_reg_6775_pp2_iter7_reg;
        div57_t_reg_6775_pp2_iter9_reg <= div57_t_reg_6775_pp2_iter8_reg;
        div58_t_reg_6779_pp2_iter10_reg <= div58_t_reg_6779_pp2_iter9_reg;
        div58_t_reg_6779_pp2_iter2_reg <= div58_t_reg_6779_pp2_iter1_reg;
        div58_t_reg_6779_pp2_iter3_reg <= div58_t_reg_6779_pp2_iter2_reg;
        div58_t_reg_6779_pp2_iter4_reg <= div58_t_reg_6779_pp2_iter3_reg;
        div58_t_reg_6779_pp2_iter5_reg <= div58_t_reg_6779_pp2_iter4_reg;
        div58_t_reg_6779_pp2_iter6_reg <= div58_t_reg_6779_pp2_iter5_reg;
        div58_t_reg_6779_pp2_iter7_reg <= div58_t_reg_6779_pp2_iter6_reg;
        div58_t_reg_6779_pp2_iter8_reg <= div58_t_reg_6779_pp2_iter7_reg;
        div58_t_reg_6779_pp2_iter9_reg <= div58_t_reg_6779_pp2_iter8_reg;
        exitcond5_reg_6756_pp2_iter2_reg <= exitcond5_reg_6756_pp2_iter1_reg;
        exitcond5_reg_6756_pp2_iter3_reg <= exitcond5_reg_6756_pp2_iter2_reg;
        exitcond5_reg_6756_pp2_iter4_reg <= exitcond5_reg_6756_pp2_iter3_reg;
        exitcond5_reg_6756_pp2_iter5_reg <= exitcond5_reg_6756_pp2_iter4_reg;
        exitcond5_reg_6756_pp2_iter6_reg <= exitcond5_reg_6756_pp2_iter5_reg;
        exitcond5_reg_6756_pp2_iter7_reg <= exitcond5_reg_6756_pp2_iter6_reg;
        exitcond5_reg_6756_pp2_iter8_reg <= exitcond5_reg_6756_pp2_iter7_reg;
        exitcond5_reg_6756_pp2_iter9_reg <= exitcond5_reg_6756_pp2_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        div57_t_reg_6775_pp2_iter1_reg <= div57_t_reg_6775;
        div58_t_reg_6779_pp2_iter1_reg <= div58_t_reg_6779;
        exitcond5_reg_6756 <= exitcond5_fu_4840_p2;
        exitcond5_reg_6756_pp2_iter1_reg <= exitcond5_reg_6756;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0) & (exitcond6_fu_6584_p2 == 1'd0))) begin
        div60_t_reg_8410 <= {{phi_mul2_reg_4500[17:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_fu_4772_p2 == 1'd0))) begin
        div_t_reg_6731 <= {{phi_mul_reg_4062[21:19]}};
        tmp_4_reg_6726 <= tmp_4_fu_4790_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        div_t_reg_6731_pp1_iter1_reg <= div_t_reg_6731;
        exitcond3_reg_6712 <= exitcond3_fu_4772_p2;
        tmp_4_reg_6726_pp1_iter1_reg <= tmp_4_reg_6726;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        exitcond6_reg_8311 <= exitcond6_fu_6584_p2;
        exitcond6_reg_8311_pp6_iter1_reg <= exitcond6_reg_8311;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        exitcond_flatten8_reg_8102 <= exitcond_flatten8_fu_6440_p2;
        tmp_11_cast_reg_7907[3 : 0] <= tmp_11_cast_fu_6305_p1[3 : 0];
        tmp_15_cast_reg_7992[3 : 1] <= tmp_15_cast_fu_6369_p1[3 : 1];
        tmp_20_reg_8306 <= grp_fu_4527_p2;
        tmp_80_reg_8077 <= {{c4_mid2_fu_6299_p3[3:1]}};
        tmp_80_reg_8077_pp5_iter1_reg <= tmp_80_reg_8077;
        tmp_80_reg_8077_pp5_iter2_reg <= tmp_80_reg_8077_pp5_iter1_reg;
        tmp_80_reg_8077_pp5_iter3_reg <= tmp_80_reg_8077_pp5_iter2_reg;
        tmp_80_reg_8077_pp5_iter4_reg <= tmp_80_reg_8077_pp5_iter3_reg;
        tmp_80_reg_8077_pp5_iter5_reg <= tmp_80_reg_8077_pp5_iter4_reg;
        tmp_80_reg_8077_pp5_iter6_reg <= tmp_80_reg_8077_pp5_iter5_reg;
        tmp_80_reg_8077_pp5_iter7_reg <= tmp_80_reg_8077_pp5_iter6_reg;
        tmp_80_reg_8077_pp5_iter8_reg <= tmp_80_reg_8077_pp5_iter7_reg;
        tmp_80_reg_8077_pp5_iter9_reg <= tmp_80_reg_8077_pp5_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        indvar_flatten_next4_reg_7615 <= indvar_flatten_next4_fu_5910_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        indvar_flatten_next6_reg_8126 <= indvar_flatten_next6_fu_6491_p2;
        tmp_44_reg_8106 <= grp_fu_4557_p18;
        tmp_45_reg_8111 <= grp_fu_4594_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage2_11001) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        indvar_flatten_next8_reg_7761 <= indvar_flatten_next8_fu_6112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        r3_mid2_reg_7877 <= r3_mid2_fu_6258_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((ap_enable_reg_pp5_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3_11001)))) begin
        reg_4631 <= grp_fu_4522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage8_11001) & (1'b1 == ap_CS_fsm_pp4_stage8))) begin
        tmp_10_reg_7846 <= tmp_10_fu_6224_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        tmp_19_reg_8301 <= grp_fu_4522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2))) begin
        tmp_30_reg_7515 <= tmp_30_fu_5608_p8;
        tmp_51_reg_7520 <= tmp_51_fu_5656_p98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        tmp_34_reg_7605 <= grp_fu_4531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_11001))) begin
        tmp_35_reg_7504 <= tmp_35_fu_5567_p1;
        tmp_35_reg_7504_pp3_iter1_reg <= tmp_35_reg_7504;
        tmp_58_reg_7510 <= tmp_58_fu_5602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0) & (exitcond6_reg_8311 == 1'd0))) begin
        tmp_40_reg_8415 <= tmp_40_fu_6656_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage2_11001) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        tmp_42_reg_7756 <= tmp_42_fu_6075_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp5_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        tmp_46_reg_8211 <= grp_fu_4594_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        tmp_47_reg_8296 <= grp_fu_4557_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6))) begin
        tmp_59_reg_7610 <= tmp_59_fu_5873_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4660_p2 == 1'd0))) begin
        tmp_reg_6708 <= tmp_fu_4672_p1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        BIAS_blk_n_AR = m_axi_BIAS_ARREADY;
    end else begin
        BIAS_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        BIAS_blk_n_R = m_axi_BIAS_RVALID;
    end else begin
        BIAS_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        FM_DDR_BUFF1_blk_n_AW = m_axi_FM_DDR_BUFF1_AWREADY;
    end else begin
        FM_DDR_BUFF1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        FM_DDR_BUFF1_blk_n_B = m_axi_FM_DDR_BUFF1_BVALID;
    end else begin
        FM_DDR_BUFF1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter2 == 1'b1) & (1'b0 == ap_block_pp6_stage0) & (exitcond6_reg_8311_pp6_iter1_reg == 1'd0))) begin
        FM_DDR_BUFF1_blk_n_W = m_axi_FM_DDR_BUFF1_WREADY;
    end else begin
        FM_DDR_BUFF1_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        FM_DDR_BUFF2_blk_n_AR = m_axi_FM_DDR_BUFF2_ARREADY;
    end else begin
        FM_DDR_BUFF2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (exitcond3_reg_6712 == 1'd0))) begin
        FM_DDR_BUFF2_blk_n_R = m_axi_FM_DDR_BUFF2_RVALID;
    end else begin
        FM_DDR_BUFF2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        WEIGHT_blk_n_AR = m_axi_WEIGHT_ARREADY;
    end else begin
        WEIGHT_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (exitcond5_reg_6756_pp2_iter9_reg == 1'd0))) begin
        WEIGHT_blk_n_R = m_axi_WEIGHT_RVALID;
    end else begin
        WEIGHT_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_0_ce0 = 1'b1;
    end else begin
        W_CONV2_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6775_pp2_iter10_reg == 4'd0) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_0_0_we0 = 1'b1;
    end else begin
        W_CONV2_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_1_ce0 = 1'b1;
    end else begin
        W_CONV2_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6775_pp2_iter10_reg == 4'd0))) begin
        W_CONV2_0_1_we0 = 1'b1;
    end else begin
        W_CONV2_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_2_ce0 = 1'b1;
    end else begin
        W_CONV2_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6775_pp2_iter10_reg == 4'd0))) begin
        W_CONV2_0_2_we0 = 1'b1;
    end else begin
        W_CONV2_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_3_ce0 = 1'b1;
    end else begin
        W_CONV2_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6775_pp2_iter10_reg == 4'd0))) begin
        W_CONV2_0_3_we0 = 1'b1;
    end else begin
        W_CONV2_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_4_ce0 = 1'b1;
    end else begin
        W_CONV2_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6775_pp2_iter10_reg == 4'd0))) begin
        W_CONV2_0_4_we0 = 1'b1;
    end else begin
        W_CONV2_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_0_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_0_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_0_5_ce0 = 1'b1;
    end else begin
        W_CONV2_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (div57_t_reg_6775_pp2_iter10_reg == 4'd0))) begin
        W_CONV2_0_5_we0 = 1'b1;
    end else begin
        W_CONV2_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_10_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_0_ce0 = 1'b1;
    end else begin
        W_CONV2_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_10_0_we0 = 1'b1;
    end else begin
        W_CONV2_10_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_10_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_1_ce0 = 1'b1;
    end else begin
        W_CONV2_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_10_1_we0 = 1'b1;
    end else begin
        W_CONV2_10_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_10_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_2_ce0 = 1'b1;
    end else begin
        W_CONV2_10_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_10_2_we0 = 1'b1;
    end else begin
        W_CONV2_10_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_10_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_3_ce0 = 1'b1;
    end else begin
        W_CONV2_10_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_10_3_we0 = 1'b1;
    end else begin
        W_CONV2_10_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_10_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_4_ce0 = 1'b1;
    end else begin
        W_CONV2_10_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_10_4_we0 = 1'b1;
    end else begin
        W_CONV2_10_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_10_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_10_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_10_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_10_5_ce0 = 1'b1;
    end else begin
        W_CONV2_10_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_10_5_we0 = 1'b1;
    end else begin
        W_CONV2_10_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_11_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_0_ce0 = 1'b1;
    end else begin
        W_CONV2_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_11_0_we0 = 1'b1;
    end else begin
        W_CONV2_11_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_11_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_1_ce0 = 1'b1;
    end else begin
        W_CONV2_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_11_1_we0 = 1'b1;
    end else begin
        W_CONV2_11_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_11_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_2_ce0 = 1'b1;
    end else begin
        W_CONV2_11_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_11_2_we0 = 1'b1;
    end else begin
        W_CONV2_11_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_11_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_3_ce0 = 1'b1;
    end else begin
        W_CONV2_11_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_11_3_we0 = 1'b1;
    end else begin
        W_CONV2_11_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_11_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_4_ce0 = 1'b1;
    end else begin
        W_CONV2_11_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_11_4_we0 = 1'b1;
    end else begin
        W_CONV2_11_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_11_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_11_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_11_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_11_5_ce0 = 1'b1;
    end else begin
        W_CONV2_11_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_11_5_we0 = 1'b1;
    end else begin
        W_CONV2_11_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_12_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_0_ce0 = 1'b1;
    end else begin
        W_CONV2_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_12_0_we0 = 1'b1;
    end else begin
        W_CONV2_12_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_12_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_1_ce0 = 1'b1;
    end else begin
        W_CONV2_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_12_1_we0 = 1'b1;
    end else begin
        W_CONV2_12_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_12_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_2_ce0 = 1'b1;
    end else begin
        W_CONV2_12_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_12_2_we0 = 1'b1;
    end else begin
        W_CONV2_12_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_12_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_3_ce0 = 1'b1;
    end else begin
        W_CONV2_12_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_12_3_we0 = 1'b1;
    end else begin
        W_CONV2_12_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_12_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_4_ce0 = 1'b1;
    end else begin
        W_CONV2_12_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_12_4_we0 = 1'b1;
    end else begin
        W_CONV2_12_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_12_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_12_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_12_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_12_5_ce0 = 1'b1;
    end else begin
        W_CONV2_12_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_12_5_we0 = 1'b1;
    end else begin
        W_CONV2_12_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_13_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_0_ce0 = 1'b1;
    end else begin
        W_CONV2_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_13_0_we0 = 1'b1;
    end else begin
        W_CONV2_13_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_13_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_1_ce0 = 1'b1;
    end else begin
        W_CONV2_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_13_1_we0 = 1'b1;
    end else begin
        W_CONV2_13_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_13_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_2_ce0 = 1'b1;
    end else begin
        W_CONV2_13_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_13_2_we0 = 1'b1;
    end else begin
        W_CONV2_13_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_13_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_3_ce0 = 1'b1;
    end else begin
        W_CONV2_13_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_13_3_we0 = 1'b1;
    end else begin
        W_CONV2_13_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_13_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_4_ce0 = 1'b1;
    end else begin
        W_CONV2_13_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_13_4_we0 = 1'b1;
    end else begin
        W_CONV2_13_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_13_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_13_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_13_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_13_5_ce0 = 1'b1;
    end else begin
        W_CONV2_13_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_13_5_we0 = 1'b1;
    end else begin
        W_CONV2_13_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_14_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_0_ce0 = 1'b1;
    end else begin
        W_CONV2_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_14_0_we0 = 1'b1;
    end else begin
        W_CONV2_14_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_14_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_1_ce0 = 1'b1;
    end else begin
        W_CONV2_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_14_1_we0 = 1'b1;
    end else begin
        W_CONV2_14_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_14_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_2_ce0 = 1'b1;
    end else begin
        W_CONV2_14_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_14_2_we0 = 1'b1;
    end else begin
        W_CONV2_14_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_14_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_3_ce0 = 1'b1;
    end else begin
        W_CONV2_14_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_14_3_we0 = 1'b1;
    end else begin
        W_CONV2_14_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_14_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_4_ce0 = 1'b1;
    end else begin
        W_CONV2_14_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_14_4_we0 = 1'b1;
    end else begin
        W_CONV2_14_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_14_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_14_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_14_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_14_5_ce0 = 1'b1;
    end else begin
        W_CONV2_14_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_14_5_we0 = 1'b1;
    end else begin
        W_CONV2_14_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_15_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_0_ce0 = 1'b1;
    end else begin
        W_CONV2_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_15_0_we0 = 1'b1;
    end else begin
        W_CONV2_15_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_15_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_1_ce0 = 1'b1;
    end else begin
        W_CONV2_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_15_1_we0 = 1'b1;
    end else begin
        W_CONV2_15_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_15_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_2_ce0 = 1'b1;
    end else begin
        W_CONV2_15_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_15_2_we0 = 1'b1;
    end else begin
        W_CONV2_15_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_15_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_3_ce0 = 1'b1;
    end else begin
        W_CONV2_15_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_15_3_we0 = 1'b1;
    end else begin
        W_CONV2_15_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_15_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_4_ce0 = 1'b1;
    end else begin
        W_CONV2_15_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_15_4_we0 = 1'b1;
    end else begin
        W_CONV2_15_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_15_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_15_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_15_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_15_5_ce0 = 1'b1;
    end else begin
        W_CONV2_15_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_15_5_we0 = 1'b1;
    end else begin
        W_CONV2_15_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_0_ce0 = 1'b1;
    end else begin
        W_CONV2_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_1_0_we0 = 1'b1;
    end else begin
        W_CONV2_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_1_ce0 = 1'b1;
    end else begin
        W_CONV2_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_1_1_we0 = 1'b1;
    end else begin
        W_CONV2_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_2_ce0 = 1'b1;
    end else begin
        W_CONV2_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_1_2_we0 = 1'b1;
    end else begin
        W_CONV2_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_3_ce0 = 1'b1;
    end else begin
        W_CONV2_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_1_3_we0 = 1'b1;
    end else begin
        W_CONV2_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_4_ce0 = 1'b1;
    end else begin
        W_CONV2_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_1_4_we0 = 1'b1;
    end else begin
        W_CONV2_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_1_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_1_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_1_5_ce0 = 1'b1;
    end else begin
        W_CONV2_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_1_5_we0 = 1'b1;
    end else begin
        W_CONV2_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_0_ce0 = 1'b1;
    end else begin
        W_CONV2_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_2_0_we0 = 1'b1;
    end else begin
        W_CONV2_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_1_ce0 = 1'b1;
    end else begin
        W_CONV2_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_2_1_we0 = 1'b1;
    end else begin
        W_CONV2_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_2_ce0 = 1'b1;
    end else begin
        W_CONV2_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_2_2_we0 = 1'b1;
    end else begin
        W_CONV2_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_3_ce0 = 1'b1;
    end else begin
        W_CONV2_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_2_3_we0 = 1'b1;
    end else begin
        W_CONV2_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_4_ce0 = 1'b1;
    end else begin
        W_CONV2_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_2_4_we0 = 1'b1;
    end else begin
        W_CONV2_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_2_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_2_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_2_5_ce0 = 1'b1;
    end else begin
        W_CONV2_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_2_5_we0 = 1'b1;
    end else begin
        W_CONV2_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_0_ce0 = 1'b1;
    end else begin
        W_CONV2_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_3_0_we0 = 1'b1;
    end else begin
        W_CONV2_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_1_ce0 = 1'b1;
    end else begin
        W_CONV2_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_3_1_we0 = 1'b1;
    end else begin
        W_CONV2_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_2_ce0 = 1'b1;
    end else begin
        W_CONV2_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_3_2_we0 = 1'b1;
    end else begin
        W_CONV2_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_3_ce0 = 1'b1;
    end else begin
        W_CONV2_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_3_3_we0 = 1'b1;
    end else begin
        W_CONV2_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_4_ce0 = 1'b1;
    end else begin
        W_CONV2_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_3_4_we0 = 1'b1;
    end else begin
        W_CONV2_3_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_3_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_3_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_3_5_ce0 = 1'b1;
    end else begin
        W_CONV2_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_3_5_we0 = 1'b1;
    end else begin
        W_CONV2_3_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_0_ce0 = 1'b1;
    end else begin
        W_CONV2_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_4_0_we0 = 1'b1;
    end else begin
        W_CONV2_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_1_ce0 = 1'b1;
    end else begin
        W_CONV2_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_4_1_we0 = 1'b1;
    end else begin
        W_CONV2_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_4_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_2_ce0 = 1'b1;
    end else begin
        W_CONV2_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_4_2_we0 = 1'b1;
    end else begin
        W_CONV2_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_4_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_3_ce0 = 1'b1;
    end else begin
        W_CONV2_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_4_3_we0 = 1'b1;
    end else begin
        W_CONV2_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_4_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_4_ce0 = 1'b1;
    end else begin
        W_CONV2_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_4_4_we0 = 1'b1;
    end else begin
        W_CONV2_4_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_4_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_4_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_4_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_4_5_ce0 = 1'b1;
    end else begin
        W_CONV2_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_4_5_we0 = 1'b1;
    end else begin
        W_CONV2_4_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_0_ce0 = 1'b1;
    end else begin
        W_CONV2_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_5_0_we0 = 1'b1;
    end else begin
        W_CONV2_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_1_ce0 = 1'b1;
    end else begin
        W_CONV2_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_5_1_we0 = 1'b1;
    end else begin
        W_CONV2_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_5_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_2_ce0 = 1'b1;
    end else begin
        W_CONV2_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_5_2_we0 = 1'b1;
    end else begin
        W_CONV2_5_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_5_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_3_ce0 = 1'b1;
    end else begin
        W_CONV2_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_5_3_we0 = 1'b1;
    end else begin
        W_CONV2_5_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_5_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_4_ce0 = 1'b1;
    end else begin
        W_CONV2_5_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_5_4_we0 = 1'b1;
    end else begin
        W_CONV2_5_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_5_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_5_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_5_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_5_5_ce0 = 1'b1;
    end else begin
        W_CONV2_5_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_5_5_we0 = 1'b1;
    end else begin
        W_CONV2_5_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_6_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_0_ce0 = 1'b1;
    end else begin
        W_CONV2_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_6_0_we0 = 1'b1;
    end else begin
        W_CONV2_6_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_6_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_1_ce0 = 1'b1;
    end else begin
        W_CONV2_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_6_1_we0 = 1'b1;
    end else begin
        W_CONV2_6_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_6_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_2_ce0 = 1'b1;
    end else begin
        W_CONV2_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_6_2_we0 = 1'b1;
    end else begin
        W_CONV2_6_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_6_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_3_ce0 = 1'b1;
    end else begin
        W_CONV2_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_6_3_we0 = 1'b1;
    end else begin
        W_CONV2_6_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_6_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_4_ce0 = 1'b1;
    end else begin
        W_CONV2_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_6_4_we0 = 1'b1;
    end else begin
        W_CONV2_6_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_6_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_6_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_6_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_6_5_ce0 = 1'b1;
    end else begin
        W_CONV2_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_6_5_we0 = 1'b1;
    end else begin
        W_CONV2_6_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_7_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_0_ce0 = 1'b1;
    end else begin
        W_CONV2_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_7_0_we0 = 1'b1;
    end else begin
        W_CONV2_7_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_7_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_1_ce0 = 1'b1;
    end else begin
        W_CONV2_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_7_1_we0 = 1'b1;
    end else begin
        W_CONV2_7_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_7_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_2_ce0 = 1'b1;
    end else begin
        W_CONV2_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_7_2_we0 = 1'b1;
    end else begin
        W_CONV2_7_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_7_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_3_ce0 = 1'b1;
    end else begin
        W_CONV2_7_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_7_3_we0 = 1'b1;
    end else begin
        W_CONV2_7_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_7_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_4_ce0 = 1'b1;
    end else begin
        W_CONV2_7_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_7_4_we0 = 1'b1;
    end else begin
        W_CONV2_7_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_7_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_7_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_7_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_7_5_ce0 = 1'b1;
    end else begin
        W_CONV2_7_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_7_5_we0 = 1'b1;
    end else begin
        W_CONV2_7_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_8_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_0_ce0 = 1'b1;
    end else begin
        W_CONV2_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_8_0_we0 = 1'b1;
    end else begin
        W_CONV2_8_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_8_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_1_ce0 = 1'b1;
    end else begin
        W_CONV2_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_8_1_we0 = 1'b1;
    end else begin
        W_CONV2_8_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_8_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_2_ce0 = 1'b1;
    end else begin
        W_CONV2_8_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_8_2_we0 = 1'b1;
    end else begin
        W_CONV2_8_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_8_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_3_ce0 = 1'b1;
    end else begin
        W_CONV2_8_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_8_3_we0 = 1'b1;
    end else begin
        W_CONV2_8_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_8_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_4_ce0 = 1'b1;
    end else begin
        W_CONV2_8_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_8_4_we0 = 1'b1;
    end else begin
        W_CONV2_8_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_8_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_8_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_8_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_8_5_ce0 = 1'b1;
    end else begin
        W_CONV2_8_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_8_5_we0 = 1'b1;
    end else begin
        W_CONV2_8_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_0_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_0_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_9_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_0_ce0 = 1'b1;
    end else begin
        W_CONV2_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (div58_t_reg_6779_pp2_iter10_reg == 3'd0))) begin
        W_CONV2_9_0_we0 = 1'b1;
    end else begin
        W_CONV2_9_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_1_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_1_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_9_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_1_ce0 = 1'b1;
    end else begin
        W_CONV2_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_9_1_we0 = 1'b1;
    end else begin
        W_CONV2_9_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_2_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_2_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_9_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_2_ce0 = 1'b1;
    end else begin
        W_CONV2_9_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd2) & (div57_t_reg_6775_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_9_2_we0 = 1'b1;
    end else begin
        W_CONV2_9_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_3_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_3_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_9_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_3_ce0 = 1'b1;
    end else begin
        W_CONV2_9_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd3) & (div57_t_reg_6775_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_9_3_we0 = 1'b1;
    end else begin
        W_CONV2_9_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_4_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_4_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_9_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_4_ce0 = 1'b1;
    end else begin
        W_CONV2_9_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (div57_t_reg_6775_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_9_4_we0 = 1'b1;
    end else begin
        W_CONV2_9_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        W_CONV2_9_5_address0 = tmp_54_cast_fu_5467_p1;
    end else if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        W_CONV2_9_5_address0 = tmp_2_fu_4922_p1;
    end else begin
        W_CONV2_9_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        W_CONV2_9_5_ce0 = 1'b1;
    end else begin
        W_CONV2_9_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(div58_t_reg_6779_pp2_iter10_reg == 3'd0) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd1) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd2) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd3) & ~(div58_t_reg_6779_pp2_iter10_reg == 3'd4) & (ap_enable_reg_pp2_iter11 == 1'b1) & (div57_t_reg_6775_pp2_iter10_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        W_CONV2_9_5_we0 = 1'b1;
    end else begin
        W_CONV2_9_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_4660_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond3_fu_4772_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond5_fu_4840_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state27 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state27 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond6_fu_6584_p2 == 1'd1)) begin
        ap_condition_pp6_exit_iter0_state88 = 1'b1;
    end else begin
        ap_condition_pp6_exit_iter0_state88 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state95) & (m_axi_FM_DDR_BUFF1_BVALID == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter10 == 1'b0) & (ap_enable_reg_pp5_iter9 == 1'b0) & (ap_enable_reg_pp5_iter8 == 1'b0) & (ap_enable_reg_pp5_iter7 == 1'b0) & (ap_enable_reg_pp5_iter4 == 1'b0) & (ap_enable_reg_pp5_iter2 == 1'b0) & (ap_enable_reg_pp5_iter6 == 1'b0) & (ap_enable_reg_pp5_iter5 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0) & (ap_enable_reg_pp5_iter3 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b0) & (ap_enable_reg_pp6_iter2 == 1'b0))) begin
        ap_idle_pp6 = 1'b1;
    end else begin
        ap_idle_pp6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        ap_phi_mux_c4_phi_fu_4331_p4 = c2_mid2_reg_7671;
    end else begin
        ap_phi_mux_c4_phi_fu_4331_p4 = c4_reg_4327;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        ap_phi_mux_c5_phi_fu_4448_p4 = c4_mid2_reg_7902;
    end else begin
        ap_phi_mux_c5_phi_fu_4448_p4 = c5_reg_4444;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_c_phi_fu_4209_p4 = c_mid2_reg_6921;
    end else begin
        ap_phi_mux_c_phi_fu_4209_p4 = c_reg_4205;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        ap_phi_mux_chl2_phi_fu_4437_p4 = chl_2_reg_8082;
    end else begin
        ap_phi_mux_chl2_phi_fu_4437_p4 = chl2_reg_4433;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_chl_in_phi_fu_4187_p4 = chl_in_1_reg_6934;
    end else begin
        ap_phi_mux_chl_in_phi_fu_4187_p4 = chl_in_reg_4183;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984_pp3_iter1_reg == 1'd0))) begin
        ap_phi_mux_chl_out_phi_fu_4287_p4 = chl_out_mid2_reg_6988;
    end else begin
        ap_phi_mux_chl_out_phi_fu_4287_p4 = chl_out_reg_4283;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        ap_phi_mux_chl_phi_fu_4320_p4 = chl_1_reg_7647;
    end else begin
        ap_phi_mux_chl_phi_fu_4320_p4 = chl_reg_4316;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_exitcond7_phi_fu_4165_p4 = exitcond4_reg_6959;
    end else begin
        ap_phi_mux_exitcond7_phi_fu_4165_p4 = exitcond7_reg_4161;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        ap_phi_mux_exitcond8_phi_fu_4309_p4 = exitcond1_reg_7657;
    end else begin
        ap_phi_mux_exitcond8_phi_fu_4309_p4 = exitcond8_reg_4305;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        ap_phi_mux_exitcond9_phi_fu_4426_p4 = exitcond_reg_8092;
    end else begin
        ap_phi_mux_exitcond9_phi_fu_4426_p4 = exitcond9_reg_4422;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_exitcond_flatten10_phi_fu_4132_p4 = exitcond_flatten2_reg_6974;
    end else begin
        ap_phi_mux_exitcond_flatten10_phi_fu_4132_p4 = exitcond_flatten10_reg_4128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_exitcond_flatten11_phi_fu_4143_p4 = exitcond_flatten1_reg_6969;
    end else begin
        ap_phi_mux_exitcond_flatten11_phi_fu_4143_p4 = exitcond_flatten11_reg_4139;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_exitcond_flatten12_phi_fu_4154_p4 = exitcond_flatten_reg_6964;
    end else begin
        ap_phi_mux_exitcond_flatten12_phi_fu_4154_p4 = exitcond_flatten12_reg_4150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        ap_phi_mux_exitcond_flatten13_phi_fu_4298_p4 = exitcond_flatten5_reg_7662;
    end else begin
        ap_phi_mux_exitcond_flatten13_phi_fu_4298_p4 = exitcond_flatten13_reg_4294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        ap_phi_mux_exitcond_flatten14_phi_fu_4414_p4 = exitcond_flatten7_reg_8097;
    end else begin
        ap_phi_mux_exitcond_flatten14_phi_fu_4414_p4 = exitcond_flatten14_reg_4410;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4 = exitcond_flatten3_reg_6979;
    end else begin
        ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4 = exitcond_flatten9_reg_4117;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_indvar_flatten1_phi_fu_4220_p4 = indvar_flatten_next1_reg_6944;
    end else begin
        ap_phi_mux_indvar_flatten1_phi_fu_4220_p4 = indvar_flatten1_reg_4216;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_indvar_flatten2_phi_fu_4242_p4 = indvar_flatten_next2_reg_6949;
    end else begin
        ap_phi_mux_indvar_flatten2_phi_fu_4242_p4 = indvar_flatten2_reg_4238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_indvar_flatten3_phi_fu_4253_p4 = indvar_flatten_next3_reg_6954;
    end else begin
        ap_phi_mux_indvar_flatten3_phi_fu_4253_p4 = indvar_flatten3_reg_4249;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_indvar_flatten4_phi_fu_4275_p4 = indvar_flatten_next4_reg_7615;
    end else begin
        ap_phi_mux_indvar_flatten4_phi_fu_4275_p4 = indvar_flatten4_reg_4271;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        ap_phi_mux_indvar_flatten5_phi_fu_4342_p4 = indvar_flatten_next7_reg_7652;
    end else begin
        ap_phi_mux_indvar_flatten5_phi_fu_4342_p4 = indvar_flatten5_reg_4338;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        ap_phi_mux_indvar_flatten6_phi_fu_4364_p4 = indvar_flatten_next8_reg_7761;
    end else begin
        ap_phi_mux_indvar_flatten6_phi_fu_4364_p4 = indvar_flatten6_reg_4360;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        ap_phi_mux_indvar_flatten7_phi_fu_4470_p4 = indvar_flatten_next5_reg_8087;
    end else begin
        ap_phi_mux_indvar_flatten7_phi_fu_4470_p4 = indvar_flatten7_reg_4466;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        ap_phi_mux_indvar_flatten8_phi_fu_4481_p4 = indvar_flatten_next6_reg_8126;
    end else begin
        ap_phi_mux_indvar_flatten8_phi_fu_4481_p4 = indvar_flatten8_reg_4477;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_4198_p4 = indvar_flatten_next_reg_6939;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_4198_p4 = indvar_flatten_reg_4194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_kc_cast_phi_fu_4176_p4 = kc_cast_mid2_reg_6896;
    end else begin
        ap_phi_mux_kc_cast_phi_fu_4176_p4 = kc_cast_reg_4172;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_kr_phi_fu_4264_p4 = kr_cast_mid2_v_reg_6888;
    end else begin
        ap_phi_mux_kr_phi_fu_4264_p4 = kr_reg_4260;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond_flatten6_reg_7667 == 1'd0))) begin
        ap_phi_mux_r4_phi_fu_4353_p4 = r1_mid2_reg_7630;
    end else begin
        ap_phi_mux_r4_phi_fu_4353_p4 = r4_reg_4349;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (exitcond_flatten8_reg_8102 == 1'd0))) begin
        ap_phi_mux_r5_phi_fu_4459_p4 = r3_mid2_reg_7877;
    end else begin
        ap_phi_mux_r5_phi_fu_4459_p4 = r5_reg_4455;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond_flatten4_reg_6984 == 1'd0))) begin
        ap_phi_mux_r_phi_fu_4231_p4 = r_mid2_reg_6903;
    end else begin
        ap_phi_mux_r_phi_fu_4231_p4 = r_reg_4227;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state95) & (m_axi_FM_DDR_BUFF1_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_BIAS_ARREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_BIAS_ARREADY = m_axi_BIAS_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_BIAS_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY = m_axi_FM_DDR_BUFF1_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF1_WREADY = m_axi_FM_DDR_BUFF1_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF1_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF2_ARREADY = m_axi_FM_DDR_BUFF2_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_FM_DDR_BUFF2_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_WEIGHT_ARREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_WEIGHT_ARREADY = m_axi_WEIGHT_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_WEIGHT_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_0_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_0_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_0_address0 = conv2_buff_0_addr_reg_7676;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_0_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_0_address0 = conv2_buff_0_addr_1_reg_7525;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_0_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_0_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_0_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_0_ce0 = 1'b1;
    end else begin
        conv2_buff_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_0_ce1 = 1'b1;
    end else begin
        conv2_buff_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_0_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_0_d0 = reg_4631;
    end else begin
        conv2_buff_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (tmp_66_reg_7642 == 4'd0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd0)))) begin
        conv2_buff_0_we0 = 1'b1;
    end else begin
        conv2_buff_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_10_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_10_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_10_address0 = conv2_buff_10_addr_reg_7686;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_10_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_10_address0 = conv2_buff_10_addr_1_reg_7535;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_10_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_10_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_10_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_10_ce0 = 1'b1;
    end else begin
        conv2_buff_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_10_ce1 = 1'b1;
    end else begin
        conv2_buff_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_10_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_10_d0 = reg_4631;
    end else begin
        conv2_buff_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd10) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_10_we0 = 1'b1;
    end else begin
        conv2_buff_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_11_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_11_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_11_address0 = conv2_buff_11_addr_reg_7691;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_11_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_11_address0 = conv2_buff_11_addr_1_reg_7540;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_11_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_11_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_11_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_11_ce0 = 1'b1;
    end else begin
        conv2_buff_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_11_ce1 = 1'b1;
    end else begin
        conv2_buff_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_11_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_11_d0 = reg_4631;
    end else begin
        conv2_buff_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd11) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_11_we0 = 1'b1;
    end else begin
        conv2_buff_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_12_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_12_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_12_address0 = conv2_buff_12_addr_reg_7696;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_12_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_12_address0 = conv2_buff_12_addr_1_reg_7545;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_12_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_12_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_12_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_12_ce0 = 1'b1;
    end else begin
        conv2_buff_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_12_ce1 = 1'b1;
    end else begin
        conv2_buff_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_12_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_12_d0 = reg_4631;
    end else begin
        conv2_buff_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd12) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_12_we0 = 1'b1;
    end else begin
        conv2_buff_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_13_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_13_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_13_address0 = conv2_buff_13_addr_reg_7701;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_13_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_13_address0 = conv2_buff_13_addr_1_reg_7550;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_13_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_13_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_13_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_13_ce0 = 1'b1;
    end else begin
        conv2_buff_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_13_ce1 = 1'b1;
    end else begin
        conv2_buff_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_13_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_13_d0 = reg_4631;
    end else begin
        conv2_buff_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd13) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_13_we0 = 1'b1;
    end else begin
        conv2_buff_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_14_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_14_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_14_address0 = conv2_buff_14_addr_reg_7706;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_14_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_14_address0 = conv2_buff_14_addr_1_reg_7555;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_14_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_14_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_14_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_14_ce0 = 1'b1;
    end else begin
        conv2_buff_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_14_ce1 = 1'b1;
    end else begin
        conv2_buff_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_14_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_14_d0 = reg_4631;
    end else begin
        conv2_buff_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd14) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_14_we0 = 1'b1;
    end else begin
        conv2_buff_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_15_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_15_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_15_address0 = conv2_buff_15_addr_reg_7711;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_15_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_15_address0 = conv2_buff_15_addr_1_reg_7560;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_15_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_15_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_15_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_15_ce0 = 1'b1;
    end else begin
        conv2_buff_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_15_ce1 = 1'b1;
    end else begin
        conv2_buff_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_15_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_15_d0 = reg_4631;
    end else begin
        conv2_buff_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd15) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_15_we0 = 1'b1;
    end else begin
        conv2_buff_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_1_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_1_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_1_address0 = conv2_buff_1_addr_reg_7681;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_1_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_1_address0 = conv2_buff_1_addr_1_reg_7530;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_1_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_1_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_1_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_1_ce0 = 1'b1;
    end else begin
        conv2_buff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_1_ce1 = 1'b1;
    end else begin
        conv2_buff_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_1_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_1_d0 = reg_4631;
    end else begin
        conv2_buff_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_1_we0 = 1'b1;
    end else begin
        conv2_buff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_2_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_2_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_2_address0 = conv2_buff_2_addr_reg_7716;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_2_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_2_address0 = conv2_buff_2_addr_1_reg_7565;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_2_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_2_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_2_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_2_ce0 = 1'b1;
    end else begin
        conv2_buff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_2_ce1 = 1'b1;
    end else begin
        conv2_buff_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_2_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_2_d0 = reg_4631;
    end else begin
        conv2_buff_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd2) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_2_we0 = 1'b1;
    end else begin
        conv2_buff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_3_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_3_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_3_address0 = conv2_buff_3_addr_reg_7721;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_3_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_3_address0 = conv2_buff_3_addr_1_reg_7570;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_3_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_3_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_3_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_3_ce0 = 1'b1;
    end else begin
        conv2_buff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_3_ce1 = 1'b1;
    end else begin
        conv2_buff_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_3_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_3_d0 = reg_4631;
    end else begin
        conv2_buff_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd3) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_3_we0 = 1'b1;
    end else begin
        conv2_buff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_4_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_4_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_4_address0 = conv2_buff_4_addr_reg_7726;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_4_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_4_address0 = conv2_buff_4_addr_1_reg_7575;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_4_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_4_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_4_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_4_ce0 = 1'b1;
    end else begin
        conv2_buff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_4_ce1 = 1'b1;
    end else begin
        conv2_buff_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_4_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_4_d0 = reg_4631;
    end else begin
        conv2_buff_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_4_we0 = 1'b1;
    end else begin
        conv2_buff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_5_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_5_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_5_address0 = conv2_buff_5_addr_reg_7731;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_5_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_5_address0 = conv2_buff_5_addr_1_reg_7580;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_5_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_5_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_5_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_5_ce0 = 1'b1;
    end else begin
        conv2_buff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_5_ce1 = 1'b1;
    end else begin
        conv2_buff_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_5_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_5_d0 = reg_4631;
    end else begin
        conv2_buff_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd5) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_5_we0 = 1'b1;
    end else begin
        conv2_buff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_6_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_6_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_6_address0 = conv2_buff_6_addr_reg_7736;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_6_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_6_address0 = conv2_buff_6_addr_1_reg_7585;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_6_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_6_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_6_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_6_ce0 = 1'b1;
    end else begin
        conv2_buff_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_6_ce1 = 1'b1;
    end else begin
        conv2_buff_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_6_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_6_d0 = reg_4631;
    end else begin
        conv2_buff_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd6) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_6_we0 = 1'b1;
    end else begin
        conv2_buff_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_7_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_7_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_7_address0 = conv2_buff_7_addr_reg_7741;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_7_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_7_address0 = conv2_buff_7_addr_1_reg_7590;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_7_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_7_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_7_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_7_ce0 = 1'b1;
    end else begin
        conv2_buff_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_7_ce1 = 1'b1;
    end else begin
        conv2_buff_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_7_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_7_d0 = reg_4631;
    end else begin
        conv2_buff_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd7) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_7_we0 = 1'b1;
    end else begin
        conv2_buff_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_8_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_8_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_8_address0 = conv2_buff_8_addr_reg_7746;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_8_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_8_address0 = conv2_buff_8_addr_1_reg_7595;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_8_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_8_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_8_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_8_ce0 = 1'b1;
    end else begin
        conv2_buff_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_8_ce1 = 1'b1;
    end else begin
        conv2_buff_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_8_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_8_d0 = reg_4631;
    end else begin
        conv2_buff_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd8) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_8_we0 = 1'b1;
    end else begin
        conv2_buff_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1))) begin
        conv2_buff_9_address0 = tmp_85_cast_fu_6497_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_9_address0 = tmp_81_cast_fu_6379_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_9_address0 = conv2_buff_9_addr_reg_7751;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        conv2_buff_9_address0 = tmp_71_cast_fu_6055_p1;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_9_address0 = conv2_buff_9_addr_1_reg_7600;
    end else if (((1'b0 == ap_block_pp3_stage5) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv2_buff_9_address0 = tmp_66_cast_fu_5854_p1;
    end else begin
        conv2_buff_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        conv2_buff_9_address1 = tmp_86_cast_fu_6516_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv2_buff_9_address1 = tmp_80_cast_fu_6343_p1;
    end else begin
        conv2_buff_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_9_ce0 = 1'b1;
    end else begin
        conv2_buff_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv2_buff_9_ce1 = 1'b1;
    end else begin
        conv2_buff_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        conv2_buff_9_d0 = tmp_10_reg_7846;
    end else if (((1'b0 == ap_block_pp3_stage4) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        conv2_buff_9_d0 = reg_4631;
    end else begin
        conv2_buff_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_66_reg_7642 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (tmp_35_reg_7504_pp3_iter1_reg == 4'd9) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        conv2_buff_9_we0 = 1'b1;
    end else begin
        conv2_buff_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_0_address0 = tmp_33_cast_fu_5428_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_0_address0 = tmp_1_fu_4824_p1;
    end else begin
        conv_out1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_0_ce0 = 1'b1;
    end else begin
        conv_out1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (div_t_reg_6731_pp1_iter1_reg == 3'd0))) begin
        conv_out1_0_we0 = 1'b1;
    end else begin
        conv_out1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_1_address0 = tmp_33_cast_fu_5428_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_1_address0 = tmp_1_fu_4824_p1;
    end else begin
        conv_out1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_1_ce0 = 1'b1;
    end else begin
        conv_out1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (div_t_reg_6731_pp1_iter1_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        conv_out1_1_we0 = 1'b1;
    end else begin
        conv_out1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_2_address0 = tmp_33_cast_fu_5428_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_2_address0 = tmp_1_fu_4824_p1;
    end else begin
        conv_out1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_2_ce0 = 1'b1;
    end else begin
        conv_out1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (div_t_reg_6731_pp1_iter1_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        conv_out1_2_we0 = 1'b1;
    end else begin
        conv_out1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_3_address0 = tmp_33_cast_fu_5428_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_3_address0 = tmp_1_fu_4824_p1;
    end else begin
        conv_out1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_3_ce0 = 1'b1;
    end else begin
        conv_out1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (div_t_reg_6731_pp1_iter1_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        conv_out1_3_we0 = 1'b1;
    end else begin
        conv_out1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_4_address0 = tmp_33_cast_fu_5428_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_4_address0 = tmp_1_fu_4824_p1;
    end else begin
        conv_out1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_4_ce0 = 1'b1;
    end else begin
        conv_out1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (div_t_reg_6731_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        conv_out1_4_we0 = 1'b1;
    end else begin
        conv_out1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        conv_out1_5_address0 = tmp_33_cast_fu_5428_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        conv_out1_5_address0 = tmp_1_fu_4824_p1;
    end else begin
        conv_out1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        conv_out1_5_ce0 = 1'b1;
    end else begin
        conv_out1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((div_t_reg_6731_pp1_iter1_reg == 3'd5) | ((div_t_reg_6731_pp1_iter1_reg == 3'd6) | (div_t_reg_6731_pp1_iter1_reg == 3'd7))))) begin
        conv_out1_5_we0 = 1'b1;
    end else begin
        conv_out1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_0_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_0_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_0_ce0 = 1'b1;
    end else begin
        conv_out2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001) & (tmp_73_reg_7890_pp5_iter10_reg == 4'd0))) begin
        conv_out2_0_we0 = 1'b1;
    end else begin
        conv_out2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_10_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_10_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_10_ce0 = 1'b1;
    end else begin
        conv_out2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd10) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_10_we0 = 1'b1;
    end else begin
        conv_out2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_11_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_11_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_11_ce0 = 1'b1;
    end else begin
        conv_out2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd11) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_11_we0 = 1'b1;
    end else begin
        conv_out2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_12_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_12_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_12_ce0 = 1'b1;
    end else begin
        conv_out2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd12) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_12_we0 = 1'b1;
    end else begin
        conv_out2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_13_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_13_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_13_ce0 = 1'b1;
    end else begin
        conv_out2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd13) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_13_we0 = 1'b1;
    end else begin
        conv_out2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_14_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_14_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_14_ce0 = 1'b1;
    end else begin
        conv_out2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd14) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_14_we0 = 1'b1;
    end else begin
        conv_out2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_15_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_15_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_15_ce0 = 1'b1;
    end else begin
        conv_out2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd15) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_15_we0 = 1'b1;
    end else begin
        conv_out2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_1_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_1_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_1_ce0 = 1'b1;
    end else begin
        conv_out2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_1_we0 = 1'b1;
    end else begin
        conv_out2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_2_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_2_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_2_ce0 = 1'b1;
    end else begin
        conv_out2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd2) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_2_we0 = 1'b1;
    end else begin
        conv_out2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_3_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_3_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_3_ce0 = 1'b1;
    end else begin
        conv_out2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd3) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_3_we0 = 1'b1;
    end else begin
        conv_out2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_4_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_4_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_4_ce0 = 1'b1;
    end else begin
        conv_out2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd4) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_4_we0 = 1'b1;
    end else begin
        conv_out2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_5_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_5_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_5_ce0 = 1'b1;
    end else begin
        conv_out2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd5) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_5_we0 = 1'b1;
    end else begin
        conv_out2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_6_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_6_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_6_ce0 = 1'b1;
    end else begin
        conv_out2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd6) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_6_we0 = 1'b1;
    end else begin
        conv_out2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_7_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_7_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_7_ce0 = 1'b1;
    end else begin
        conv_out2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd7) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_7_we0 = 1'b1;
    end else begin
        conv_out2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_8_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_8_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_8_ce0 = 1'b1;
    end else begin
        conv_out2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd8) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_8_we0 = 1'b1;
    end else begin
        conv_out2_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0))) begin
        conv_out2_9_address0 = tmp_86_fu_6626_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        conv_out2_9_address0 = tmp_89_cast_fu_6564_p1;
    end else begin
        conv_out2_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)))) begin
        conv_out2_9_ce0 = 1'b1;
    end else begin
        conv_out2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_73_reg_7890_pp5_iter10_reg == 4'd9) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        conv_out2_9_we0 = 1'b1;
    end else begin
        conv_out2_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4522_p0 = reg_4631;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        grp_fu_4522_p0 = tmp_44_reg_8106;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_4522_p0 = tmp_42_reg_7756;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        grp_fu_4522_p0 = tmp_59_reg_7610;
    end else begin
        grp_fu_4522_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4522_p1 = tmp_46_reg_8211;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        grp_fu_4522_p1 = tmp_45_reg_8111;
    end else if (((1'b0 == ap_block_pp4_stage3) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_4522_p1 = ap_phi_reg_pp4_iter0_UnifiedRetVal_i_reg_4372;
    end else if (((1'b0 == ap_block_pp3_stage7) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        grp_fu_4522_p1 = tmp_34_reg_7605;
    end else begin
        grp_fu_4522_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4531_p0 = tmp_20_reg_8306;
    end else if (((1'b0 == ap_block_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3))) begin
        grp_fu_4531_p0 = tmp_30_reg_7515;
    end else begin
        grp_fu_4531_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4531_p1 = 32'd1048576000;
    end else if (((1'b0 == ap_block_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3))) begin
        grp_fu_4531_p1 = tmp_51_reg_7520;
    end else begin
        grp_fu_4531_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        grp_fu_4557_p17 = tmp_73_reg_7890_pp5_iter5_reg;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4557_p17 = tmp_73_reg_7890;
    end else begin
        grp_fu_4557_p17 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        grp_fu_4594_p17 = tmp_73_reg_7890_pp5_iter3_reg;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_4594_p17 = tmp_73_reg_7890;
    end else begin
        grp_fu_4594_p17 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        grp_fu_4872_ce = 1'b1;
    end else begin
        grp_fu_4872_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_reg_ioackin_m_axi_BIAS_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_BIAS_ARVALID = 1'b1;
    end else begin
        m_axi_BIAS_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_BIAS_RREADY = 1'b1;
    end else begin
        m_axi_BIAS_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state87))) begin
        m_axi_FM_DDR_BUFF1_AWVALID = 1'b1;
    end else begin
        m_axi_FM_DDR_BUFF1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state95) & (m_axi_FM_DDR_BUFF1_BVALID == 1'b1))) begin
        m_axi_FM_DDR_BUFF1_BREADY = 1'b1;
    end else begin
        m_axi_FM_DDR_BUFF1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0_01001) & (ap_reg_ioackin_m_axi_FM_DDR_BUFF1_WREADY == 1'b0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (exitcond6_reg_8311_pp6_iter1_reg == 1'd0))) begin
        m_axi_FM_DDR_BUFF1_WVALID = 1'b1;
    end else begin
        m_axi_FM_DDR_BUFF1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_FM_DDR_BUFF2_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_FM_DDR_BUFF2_ARVALID = 1'b1;
    end else begin
        m_axi_FM_DDR_BUFF2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (exitcond3_reg_6712 == 1'd0))) begin
        m_axi_FM_DDR_BUFF2_RREADY = 1'b1;
    end else begin
        m_axi_FM_DDR_BUFF2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_WEIGHT_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_WEIGHT_ARVALID = 1'b1;
    end else begin
        m_axi_WEIGHT_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond5_reg_6756_pp2_iter9_reg == 1'd0))) begin
        m_axi_WEIGHT_RREADY = 1'b1;
    end else begin
        m_axi_WEIGHT_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_sig_ioackin_m_axi_BIAS_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond2_fu_4660_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond2_fu_4660_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF2_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond3_fu_4772_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond3_fu_4772_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (ap_sig_ioackin_m_axi_WEIGHT_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond5_fu_4840_p2 == 1'd1)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter11 == 1'b1) & (ap_enable_reg_pp2_iter10 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter11 == 1'b1) & (ap_enable_reg_pp2_iter10 == 1'b0)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond5_fu_4840_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((1'b0 == ap_block_pp3_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((~((1'b0 == ap_block_pp3_stage4_subdone) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b0)) & (1'b0 == ap_block_pp3_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end else if (((1'b0 == ap_block_pp3_stage4_subdone) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter1 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_pp3_stage5 : begin
            if ((1'b0 == ap_block_pp3_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end
        end
        ap_ST_fsm_pp3_stage6 : begin
            if ((1'b0 == ap_block_pp3_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end
        end
        ap_ST_fsm_pp3_stage7 : begin
            if ((1'b0 == ap_block_pp3_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b0)) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_pp4_stage1 : begin
            if ((1'b0 == ap_block_pp4_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end
        end
        ap_ST_fsm_pp4_stage2 : begin
            if ((1'b0 == ap_block_pp4_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end
        end
        ap_ST_fsm_pp4_stage3 : begin
            if ((1'b0 == ap_block_pp4_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage3;
            end
        end
        ap_ST_fsm_pp4_stage4 : begin
            if ((1'b0 == ap_block_pp4_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage4;
            end
        end
        ap_ST_fsm_pp4_stage5 : begin
            if ((1'b0 == ap_block_pp4_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage5;
            end
        end
        ap_ST_fsm_pp4_stage6 : begin
            if ((1'b0 == ap_block_pp4_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage6;
            end
        end
        ap_ST_fsm_pp4_stage7 : begin
            if ((1'b0 == ap_block_pp4_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage7;
            end
        end
        ap_ST_fsm_pp4_stage8 : begin
            if ((1'b0 == ap_block_pp4_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage8;
            end
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_pp5_stage1 : begin
            if ((~((ap_enable_reg_pp5_iter9 == 1'b0) & (1'b0 == ap_block_pp5_stage1_subdone) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1)) & (1'b0 == ap_block_pp5_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if (((ap_enable_reg_pp5_iter9 == 1'b0) & (1'b0 == ap_block_pp5_stage1_subdone) & (ap_enable_reg_pp5_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage1;
            end
        end
        ap_ST_fsm_state87 : begin
            if (((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_pp6_stage0 : begin
            if ((~((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (exitcond6_fu_6584_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1)) & ~((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (ap_enable_reg_pp6_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else if ((((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (exitcond6_fu_6584_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1)) | ((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (ap_enable_reg_pp6_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            if (((1'b1 == ap_CS_fsm_state95) & (m_axi_FM_DDR_BUFF1_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp3_stage5 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp3_stage6 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp3_stage7 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp4_stage1 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp4_stage2 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp4_stage3 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp4_stage7 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp4_stage8 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp5_stage1 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd52];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_BIAS_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_BIAS_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((m_axi_FM_DDR_BUFF2_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond3_reg_6712 == 1'd0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((m_axi_FM_DDR_BUFF2_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond3_reg_6712 == 1'd0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((m_axi_WEIGHT_RVALID == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b1) & (exitcond5_reg_6756_pp2_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((m_axi_WEIGHT_RVALID == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b1) & (exitcond5_reg_6756_pp2_iter9_reg == 1'd0));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp6_stage0_11001 = ((1'b1 == ap_block_state90_io) & (ap_enable_reg_pp6_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp6_stage0_subdone = ((1'b1 == ap_block_state90_io) & (ap_enable_reg_pp6_iter2 == 1'b1));
end

assign ap_block_state17_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp1_stage0_iter1 = ((m_axi_FM_DDR_BUFF2_RVALID == 1'b0) & (exitcond3_reg_6712 == 1'd0));
end

assign ap_block_state19_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state37_pp2_stage0_iter10 = ((m_axi_WEIGHT_RVALID == 1'b0) & (exitcond5_reg_6756_pp2_iter9_reg == 1'd0));
end

assign ap_block_state38_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp3_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp3_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp3_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp3_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp3_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp3_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp3_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp3_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp3_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp3_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp3_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp4_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp4_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp4_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp4_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp4_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp4_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp4_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp4_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp5_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp5_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp5_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp5_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp5_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp5_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp5_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp5_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp5_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp5_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp5_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp5_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp5_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp5_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp5_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp5_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp5_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp5_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp5_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp5_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp6_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp6_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state90_io = ((ap_sig_ioackin_m_axi_FM_DDR_BUFF1_WREADY == 1'b0) & (exitcond6_reg_8311_pp6_iter1_reg == 1'd0));
end

assign ap_block_state90_pp6_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = (m_axi_BIAS_RVALID == 1'b0);
end

always @ (*) begin
    ap_condition_2384 = ((1'b0 == ap_block_pp4_stage2_11001) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign ap_enable_pp6 = (ap_idle_pp6 ^ 1'b1);

assign c2_mid2_fu_6012_p3 = ((exitcond1_mid_reg_7625[0:0] === 1'b1) ? c_1_reg_7637 : c2_mid_reg_7620);

assign c2_mid_fu_5922_p3 = ((ap_phi_mux_exitcond_flatten13_phi_fu_4298_p4[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_c4_phi_fu_4331_p4);

assign c4_mid2_fu_6299_p3 = ((exitcond_mid_reg_7872[0:0] === 1'b1) ? c_2_fu_6294_p2 : c4_mid_reg_7866);

assign c4_mid_fu_6238_p3 = ((ap_phi_mux_exitcond_flatten14_phi_fu_4414_p4[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_c5_phi_fu_4448_p4);

assign c_1_fu_5950_p2 = (4'd1 + c2_mid_fu_5922_p3);

assign c_2_fu_6294_p2 = (4'd2 + c4_mid_reg_7866);

assign c_3_fu_5184_p2 = (4'd1 + c_mid1_fu_5150_p3);

assign c_mid1_fu_5150_p3 = ((tmp_15_fu_5144_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_c_phi_fu_4209_p4);

assign c_mid2_fu_5220_p3 = ((exitcond_flatten_mid_4_fu_5170_p2[0:0] === 1'b1) ? c_3_fu_5184_p2 : c_mid1_fu_5150_p3);

assign chl5_mid2_fu_6272_p3 = ((tmp_68_fu_6266_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_chl2_phi_fu_4437_p4);

assign chl_1_fu_5974_p2 = (chl_mid2_fu_5962_p3 + 5'd1);

assign chl_2_fu_6409_p2 = (chl5_mid2_reg_7885 + 5'd1);

assign chl_in_1_fu_5254_p2 = (chl_in_mid2_fu_5246_p3 + 3'd1);

assign chl_in_mid2_fu_5246_p3 = ((tmp_25_fu_5240_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_chl_in_phi_fu_4187_p4);

assign chl_mid2_fu_5962_p3 = ((tmp_61_fu_5956_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_chl_phi_fu_4320_p4);

assign chl_out_1_fu_5365_p2 = (5'd1 + chl_out_mid1_fu_5358_p3);

assign chl_out_mid1_fu_5358_p3 = ((tmp_23_reg_6911[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_chl_out_phi_fu_4287_p4);

assign chl_out_mid2_fu_5371_p3 = ((exitcond4_mid3_reg_6916[0:0] === 1'b1) ? chl_out_1_fu_5365_p2 : chl_out_mid1_fu_5358_p3);

assign conv_out1_0_d0 = FM_DDR_BUFF2_read_reg_6740;

assign conv_out1_1_d0 = FM_DDR_BUFF2_read_reg_6740;

assign conv_out1_2_d0 = FM_DDR_BUFF2_read_reg_6740;

assign conv_out1_3_d0 = FM_DDR_BUFF2_read_reg_6740;

assign conv_out1_4_d0 = FM_DDR_BUFF2_read_reg_6740;

assign conv_out1_5_d0 = FM_DDR_BUFF2_read_reg_6740;

assign exitcond1_fu_5994_p2 = ((chl_1_fu_5974_p2 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond1_mid_fu_5936_p2 = (not_exitcond_flatten_6_fu_5930_p2 & ap_phi_mux_exitcond8_phi_fu_4309_p4);

assign exitcond2_fu_4660_p2 = ((indvar_reg_4040 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond3_fu_4772_p2 = ((indvar1_reg_4051 == 11'd1176) ? 1'b1 : 1'b0);

assign exitcond4_fu_5316_p2 = ((chl_in_1_fu_5254_p2 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond4_mid1_fu_5114_p2 = (not_exitcond_flatten_3_fu_5108_p2 & exitcond4_mid_fu_5050_p2);

assign exitcond4_mid2_fu_5164_p2 = (not_exitcond_flatten_4_fu_5158_p2 & exitcond4_mid1_fu_5114_p2);

assign exitcond4_mid3_fu_5214_p2 = (not_exitcond_flatten_5_fu_5208_p2 & exitcond4_mid2_fu_5164_p2);

assign exitcond4_mid_fu_5050_p2 = (not_exitcond_flatten_fu_5044_p2 & ap_phi_mux_exitcond7_phi_fu_4165_p4);

assign exitcond5_fu_4840_p2 = ((indvar4_reg_4084 == 12'd2400) ? 1'b1 : 1'b0);

assign exitcond6_fu_6584_p2 = ((indvar6_reg_4489 == 9'd400) ? 1'b1 : 1'b0);

assign exitcond_flatten13_m_1_fu_5126_p2 = (not_exitcond_flatten_3_fu_5108_p2 & exitcond_flatten13_m_fu_5062_p2);

assign exitcond_flatten13_m_fu_5062_p2 = (not_exitcond_flatten_fu_5044_p2 & ap_phi_mux_exitcond_flatten11_phi_fu_4143_p4);

assign exitcond_flatten1_fu_5328_p2 = ((indvar_flatten_next1_fu_5280_p3 == 11'd960) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_5334_p2 = ((indvar_flatten_next2_fu_5294_p3 == 14'd9600) ? 1'b1 : 1'b0);

assign exitcond_flatten33_m_fu_5068_p2 = (not_exitcond_flatten_fu_5044_p2 & ap_phi_mux_exitcond_flatten10_phi_fu_4132_p4);

assign exitcond_flatten33_n_fu_5102_p2 = (ap_phi_mux_exitcond_flatten10_phi_fu_4132_p4 ^ 1'd1);

assign exitcond_flatten3_fu_5340_p2 = ((indvar_flatten_next3_fu_5308_p3 == 17'd48000) ? 1'b1 : 1'b0);

assign exitcond_flatten4_fu_5346_p2 = ((ap_phi_mux_indvar_flatten4_phi_fu_4275_p4 == 18'd239999) ? 1'b1 : 1'b0);

assign exitcond_flatten5_fu_6000_p2 = ((indvar_flatten_next7_fu_5986_p3 == 9'd160) ? 1'b1 : 1'b0);

assign exitcond_flatten6_fu_6006_p2 = ((ap_phi_mux_indvar_flatten6_phi_fu_4364_p4 == 11'd1599) ? 1'b1 : 1'b0);

assign exitcond_flatten7_fu_6434_p2 = ((indvar_flatten_next5_fu_6420_p3 == 8'd80) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_6440_p2 = ((ap_phi_mux_indvar_flatten8_phi_fu_4481_p4 == 9'd399) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_5322_p2 = ((indvar_flatten_next_fu_5266_p3 == 8'd96) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_3_fu_5120_p2 = (not_exitcond_flatten_3_fu_5108_p2 & exitcond_flatten_mid_fu_5056_p2);

assign exitcond_flatten_mid_4_fu_5170_p2 = (not_exitcond_flatten_4_fu_5158_p2 & exitcond_flatten_mid_3_fu_5120_p2);

assign exitcond_flatten_mid_5_fu_5202_p2 = (exitcond_flatten_mid_3_fu_5120_p2 ^ 1'd1);

assign exitcond_flatten_mid_fu_5056_p2 = (not_exitcond_flatten_fu_5044_p2 & ap_phi_mux_exitcond_flatten12_phi_fu_4154_p4);

assign exitcond_fu_6428_p2 = ((chl_2_fu_6409_p2 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond_mid_fu_6252_p2 = (not_exitcond_flatten_7_fu_6246_p2 & ap_phi_mux_exitcond9_phi_fu_4426_p4);

assign grp_fu_4872_p1 = 8'd25;

assign idx_urem1_fu_4910_p3 = ((tmp_60_fu_4904_p2[0:0] === 1'b1) ? next_urem1_fu_4898_p2 : 12'd0);

assign idx_urem2_fu_6608_p3 = ((tmp_84_fu_6602_p2[0:0] === 1'b1) ? next_urem2_fu_6596_p2 : 9'd0);

assign idx_urem_fu_4816_p3 = ((tmp_11_fu_4810_p2[0:0] === 1'b1) ? next_urem_fu_4804_p2 : 11'd0);

assign indvar_flatten104_op_fu_5980_p2 = (ap_phi_mux_indvar_flatten5_phi_fu_4342_p4 + 9'd1);

assign indvar_flatten11_op_fu_5274_p2 = (ap_phi_mux_indvar_flatten1_phi_fu_4220_p4 + 11'd1);

assign indvar_flatten123_op_fu_6414_p2 = (ap_phi_mux_indvar_flatten7_phi_fu_4470_p4 + 8'd1);

assign indvar_flatten31_op_fu_5288_p2 = (ap_phi_mux_indvar_flatten2_phi_fu_4242_p4 + 14'd1);

assign indvar_flatten59_op_fu_5302_p2 = (ap_phi_mux_indvar_flatten3_phi_fu_4253_p4 + 17'd1);

assign indvar_flatten_next1_fu_5280_p3 = ((tmp_15_fu_5144_p2[0:0] === 1'b1) ? 11'd1 : indvar_flatten11_op_fu_5274_p2);

assign indvar_flatten_next2_fu_5294_p3 = ((tmp_3_fu_5080_p2[0:0] === 1'b1) ? 14'd1 : indvar_flatten31_op_fu_5288_p2);

assign indvar_flatten_next3_fu_5308_p3 = ((ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4[0:0] === 1'b1) ? 17'd1 : indvar_flatten59_op_fu_5302_p2);

assign indvar_flatten_next4_fu_5910_p2 = (18'd1 + indvar_flatten4_reg_4271);

assign indvar_flatten_next5_fu_6420_p3 = ((exitcond_flatten14_reg_4410[0:0] === 1'b1) ? 8'd1 : indvar_flatten123_op_fu_6414_p2);

assign indvar_flatten_next6_fu_6491_p2 = (9'd1 + indvar_flatten8_reg_4477);

assign indvar_flatten_next7_fu_5986_p3 = ((ap_phi_mux_exitcond_flatten13_phi_fu_4298_p4[0:0] === 1'b1) ? 9'd1 : indvar_flatten104_op_fu_5980_p2);

assign indvar_flatten_next8_fu_6112_p2 = (11'd1 + indvar_flatten6_reg_4360);

assign indvar_flatten_next_fu_5266_p3 = ((tmp_23_fu_5196_p2[0:0] === 1'b1) ? 8'd1 : indvar_flatten_op_fu_5260_p2);

assign indvar_flatten_op_fu_5260_p2 = (ap_phi_mux_indvar_flatten_phi_fu_4198_p4 + 8'd1);

assign indvar_next1_fu_4778_p2 = (indvar1_reg_4051 + 11'd1);

assign indvar_next2_fu_4846_p2 = (indvar4_reg_4084 + 12'd1);

assign indvar_next3_fu_6590_p2 = (indvar6_reg_4489 + 9'd1);

assign indvar_next_fu_4666_p2 = (indvar_reg_4040 + 5'd1);

assign kc_cast_mid2_cast_fu_5355_p1 = kc_cast_mid2_reg_6896;

assign kc_cast_mid2_fu_5094_p3 = ((exitcond_flatten33_m_fu_5068_p2[0:0] === 1'b1) ? kc_fu_5074_p2 : kc_mid_fu_5028_p3);

assign kc_fu_5074_p2 = (3'd1 + kc_mid_fu_5028_p3);

assign kc_mid_fu_5028_p3 = ((ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_kc_cast_phi_fu_4176_p4);

assign kr_1_fu_5022_p2 = (3'd1 + ap_phi_mux_kr_phi_fu_4264_p4);

assign kr_cast_mid2_fu_5352_p1 = kr_cast_mid2_v_reg_6888;

assign kr_cast_mid2_v_fu_5036_p3 = ((ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4[0:0] === 1'b1) ? kr_1_fu_5022_p2 : ap_phi_mux_kr_phi_fu_4264_p4);

assign m_axi_BIAS_ARADDR = 64'd6;

assign m_axi_BIAS_ARBURST = 2'd0;

assign m_axi_BIAS_ARCACHE = 4'd0;

assign m_axi_BIAS_ARID = 1'd0;

assign m_axi_BIAS_ARLEN = 32'd16;

assign m_axi_BIAS_ARLOCK = 2'd0;

assign m_axi_BIAS_ARPROT = 3'd0;

assign m_axi_BIAS_ARQOS = 4'd0;

assign m_axi_BIAS_ARREGION = 4'd0;

assign m_axi_BIAS_ARSIZE = 3'd0;

assign m_axi_BIAS_ARUSER = 1'd0;

assign m_axi_BIAS_AWADDR = 32'd0;

assign m_axi_BIAS_AWBURST = 2'd0;

assign m_axi_BIAS_AWCACHE = 4'd0;

assign m_axi_BIAS_AWID = 1'd0;

assign m_axi_BIAS_AWLEN = 32'd0;

assign m_axi_BIAS_AWLOCK = 2'd0;

assign m_axi_BIAS_AWPROT = 3'd0;

assign m_axi_BIAS_AWQOS = 4'd0;

assign m_axi_BIAS_AWREGION = 4'd0;

assign m_axi_BIAS_AWSIZE = 3'd0;

assign m_axi_BIAS_AWUSER = 1'd0;

assign m_axi_BIAS_AWVALID = 1'b0;

assign m_axi_BIAS_BREADY = 1'b0;

assign m_axi_BIAS_WDATA = 32'd0;

assign m_axi_BIAS_WID = 1'd0;

assign m_axi_BIAS_WLAST = 1'b0;

assign m_axi_BIAS_WSTRB = 4'd0;

assign m_axi_BIAS_WUSER = 1'd0;

assign m_axi_BIAS_WVALID = 1'b0;

assign m_axi_FM_DDR_BUFF1_ARADDR = 32'd0;

assign m_axi_FM_DDR_BUFF1_ARBURST = 2'd0;

assign m_axi_FM_DDR_BUFF1_ARCACHE = 4'd0;

assign m_axi_FM_DDR_BUFF1_ARID = 1'd0;

assign m_axi_FM_DDR_BUFF1_ARLEN = 32'd0;

assign m_axi_FM_DDR_BUFF1_ARLOCK = 2'd0;

assign m_axi_FM_DDR_BUFF1_ARPROT = 3'd0;

assign m_axi_FM_DDR_BUFF1_ARQOS = 4'd0;

assign m_axi_FM_DDR_BUFF1_ARREGION = 4'd0;

assign m_axi_FM_DDR_BUFF1_ARSIZE = 3'd0;

assign m_axi_FM_DDR_BUFF1_ARUSER = 1'd0;

assign m_axi_FM_DDR_BUFF1_ARVALID = 1'b0;

assign m_axi_FM_DDR_BUFF1_AWADDR = 32'd0;

assign m_axi_FM_DDR_BUFF1_AWBURST = 2'd0;

assign m_axi_FM_DDR_BUFF1_AWCACHE = 4'd0;

assign m_axi_FM_DDR_BUFF1_AWID = 1'd0;

assign m_axi_FM_DDR_BUFF1_AWLEN = 32'd400;

assign m_axi_FM_DDR_BUFF1_AWLOCK = 2'd0;

assign m_axi_FM_DDR_BUFF1_AWPROT = 3'd0;

assign m_axi_FM_DDR_BUFF1_AWQOS = 4'd0;

assign m_axi_FM_DDR_BUFF1_AWREGION = 4'd0;

assign m_axi_FM_DDR_BUFF1_AWSIZE = 3'd0;

assign m_axi_FM_DDR_BUFF1_AWUSER = 1'd0;

assign m_axi_FM_DDR_BUFF1_RREADY = 1'b0;

assign m_axi_FM_DDR_BUFF1_WDATA = tmp_40_reg_8415;

assign m_axi_FM_DDR_BUFF1_WID = 1'd0;

assign m_axi_FM_DDR_BUFF1_WLAST = 1'b0;

assign m_axi_FM_DDR_BUFF1_WSTRB = 4'd15;

assign m_axi_FM_DDR_BUFF1_WUSER = 1'd0;

assign m_axi_FM_DDR_BUFF2_ARADDR = 32'd0;

assign m_axi_FM_DDR_BUFF2_ARBURST = 2'd0;

assign m_axi_FM_DDR_BUFF2_ARCACHE = 4'd0;

assign m_axi_FM_DDR_BUFF2_ARID = 1'd0;

assign m_axi_FM_DDR_BUFF2_ARLEN = 32'd1176;

assign m_axi_FM_DDR_BUFF2_ARLOCK = 2'd0;

assign m_axi_FM_DDR_BUFF2_ARPROT = 3'd0;

assign m_axi_FM_DDR_BUFF2_ARQOS = 4'd0;

assign m_axi_FM_DDR_BUFF2_ARREGION = 4'd0;

assign m_axi_FM_DDR_BUFF2_ARSIZE = 3'd0;

assign m_axi_FM_DDR_BUFF2_ARUSER = 1'd0;

assign m_axi_FM_DDR_BUFF2_AWADDR = 32'd0;

assign m_axi_FM_DDR_BUFF2_AWBURST = 2'd0;

assign m_axi_FM_DDR_BUFF2_AWCACHE = 4'd0;

assign m_axi_FM_DDR_BUFF2_AWID = 1'd0;

assign m_axi_FM_DDR_BUFF2_AWLEN = 32'd0;

assign m_axi_FM_DDR_BUFF2_AWLOCK = 2'd0;

assign m_axi_FM_DDR_BUFF2_AWPROT = 3'd0;

assign m_axi_FM_DDR_BUFF2_AWQOS = 4'd0;

assign m_axi_FM_DDR_BUFF2_AWREGION = 4'd0;

assign m_axi_FM_DDR_BUFF2_AWSIZE = 3'd0;

assign m_axi_FM_DDR_BUFF2_AWUSER = 1'd0;

assign m_axi_FM_DDR_BUFF2_AWVALID = 1'b0;

assign m_axi_FM_DDR_BUFF2_BREADY = 1'b0;

assign m_axi_FM_DDR_BUFF2_WDATA = 32'd0;

assign m_axi_FM_DDR_BUFF2_WID = 1'd0;

assign m_axi_FM_DDR_BUFF2_WLAST = 1'b0;

assign m_axi_FM_DDR_BUFF2_WSTRB = 4'd0;

assign m_axi_FM_DDR_BUFF2_WUSER = 1'd0;

assign m_axi_FM_DDR_BUFF2_WVALID = 1'b0;

assign m_axi_WEIGHT_ARADDR = 64'd150;

assign m_axi_WEIGHT_ARBURST = 2'd0;

assign m_axi_WEIGHT_ARCACHE = 4'd0;

assign m_axi_WEIGHT_ARID = 1'd0;

assign m_axi_WEIGHT_ARLEN = 32'd2400;

assign m_axi_WEIGHT_ARLOCK = 2'd0;

assign m_axi_WEIGHT_ARPROT = 3'd0;

assign m_axi_WEIGHT_ARQOS = 4'd0;

assign m_axi_WEIGHT_ARREGION = 4'd0;

assign m_axi_WEIGHT_ARSIZE = 3'd0;

assign m_axi_WEIGHT_ARUSER = 1'd0;

assign m_axi_WEIGHT_AWADDR = 32'd0;

assign m_axi_WEIGHT_AWBURST = 2'd0;

assign m_axi_WEIGHT_AWCACHE = 4'd0;

assign m_axi_WEIGHT_AWID = 1'd0;

assign m_axi_WEIGHT_AWLEN = 32'd0;

assign m_axi_WEIGHT_AWLOCK = 2'd0;

assign m_axi_WEIGHT_AWPROT = 3'd0;

assign m_axi_WEIGHT_AWQOS = 4'd0;

assign m_axi_WEIGHT_AWREGION = 4'd0;

assign m_axi_WEIGHT_AWSIZE = 3'd0;

assign m_axi_WEIGHT_AWUSER = 1'd0;

assign m_axi_WEIGHT_AWVALID = 1'b0;

assign m_axi_WEIGHT_BREADY = 1'b0;

assign m_axi_WEIGHT_WDATA = 32'd0;

assign m_axi_WEIGHT_WID = 1'd0;

assign m_axi_WEIGHT_WLAST = 1'b0;

assign m_axi_WEIGHT_WSTRB = 4'd0;

assign m_axi_WEIGHT_WUSER = 1'd0;

assign m_axi_WEIGHT_WVALID = 1'b0;

assign mul2_fu_4866_p1 = mul2_fu_4866_p10;

assign mul2_fu_4866_p10 = tmp_6_fu_4858_p1;

assign mul2_fu_4866_p2 = (18'd328 * mul2_fu_4866_p1);

assign next_mul1_fu_4852_p2 = (25'd6991 + phi_mul1_reg_4095);

assign next_mul2_fu_6616_p2 = (19'd656 + phi_mul2_reg_4500);

assign next_mul_fu_4784_p2 = (22'd2675 + phi_mul_reg_4062);

assign next_urem1_fu_4898_p2 = (phi_urem1_reg_4106 + 12'd1);

assign next_urem2_fu_6596_p2 = (9'd1 + phi_urem2_reg_4511);

assign next_urem_fu_4804_p2 = (phi_urem_reg_4073 + 11'd1);

assign not_exitcond_flatten_3_fu_5108_p2 = (exitcond_flatten33_n_fu_5102_p2 | ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4);

assign not_exitcond_flatten_4_fu_5158_p2 = (exitcond_flatten13_m_1_fu_5126_p2 ^ 1'd1);

assign not_exitcond_flatten_5_fu_5208_p2 = (exitcond_flatten_mid_5_fu_5202_p2 | exitcond_flatten13_m_1_fu_5126_p2);

assign not_exitcond_flatten_6_fu_5930_p2 = (ap_phi_mux_exitcond_flatten13_phi_fu_4298_p4 ^ 1'd1);

assign not_exitcond_flatten_7_fu_6246_p2 = (ap_phi_mux_exitcond_flatten14_phi_fu_4414_p4 ^ 1'd1);

assign not_exitcond_flatten_fu_5044_p2 = (ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4 ^ 1'd1);

assign notlhs_fu_6200_p2 = ((tmp_50_fu_6186_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs_fu_6206_p2 = ((tmp_67_fu_6196_p1 == 23'd0) ? 1'b1 : 1'b0);

assign p_shl10_cast_fu_6327_p1 = tmp_70_fu_6320_p3;

assign p_shl11_cast_fu_6459_p1 = tmp_75_fu_6451_p3;

assign p_shl12_cast_fu_6471_p1 = tmp_76_fu_6463_p3;

assign p_shl13_cast_fu_6548_p1 = tmp_81_fu_6541_p3;

assign p_shl1_cast_fu_5637_p1 = tmp_36_fu_5632_p2;

assign p_shl2_cast_fu_5400_p1 = tmp_26_fu_5392_p3;

assign p_shl3_cast_fu_5412_p1 = tmp_27_fu_5404_p3;

assign p_shl4_cast_fu_5451_p1 = tmp_31_fu_5444_p3;

assign p_shl5_cast_fu_5581_p1 = tmp_54_fu_5574_p3;

assign p_shl6_cast_fu_5592_p1 = tmp_56_fu_5585_p3;

assign p_shl7_cast_fu_6028_p1 = tmp_62_fu_6021_p3;

assign p_shl8_cast_fu_6039_p1 = tmp_63_fu_6032_p3;

assign p_shl9_cast_fu_6316_p1 = tmp_69_fu_6309_p3;

assign p_shl_fu_5625_p3 = {{tmp_35_reg_7504}, {3'd0}};

assign r1_mid2_fu_5942_p3 = ((ap_phi_mux_exitcond_flatten13_phi_fu_4298_p4[0:0] === 1'b1) ? r_1_fu_5916_p2 : ap_phi_mux_r4_phi_fu_4353_p4);

assign r3_mid2_fu_6258_p3 = ((ap_phi_mux_exitcond_flatten14_phi_fu_4414_p4[0:0] === 1'b1) ? r_2_fu_6232_p2 : ap_phi_mux_r5_phi_fu_4459_p4);

assign r_1_fu_5916_p2 = (4'd1 + ap_phi_mux_r4_phi_fu_4353_p4);

assign r_2_fu_6232_p2 = (4'd2 + ap_phi_mux_r5_phi_fu_4459_p4);

assign r_3_fu_5132_p2 = (4'd1 + r_mid_fu_5086_p3);

assign r_mid2_fu_5176_p3 = ((exitcond_flatten13_m_1_fu_5126_p2[0:0] === 1'b1) ? r_3_fu_5132_p2 : r_mid_fu_5086_p3);

assign r_mid_fu_5086_p3 = ((tmp_3_fu_5080_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_r_phi_fu_4231_p4);

assign tmp_10_fu_6224_p3 = ((tmp_55_fu_6218_p2[0:0] === 1'b1) ? reg_4631 : 32'd0);

assign tmp_11_cast_fu_6305_p1 = c4_mid2_fu_6299_p3;

assign tmp_11_fu_4810_p2 = ((next_urem_fu_4804_p2 < 11'd196) ? 1'b1 : 1'b0);

assign tmp_12_fu_5228_p2 = (exitcond_flatten_mid_4_fu_5170_p2 | exitcond4_mid3_fu_5214_p2);

assign tmp_14_fu_6363_p2 = (c4_mid2_fu_6299_p3 | 4'd1);

assign tmp_15_cast_fu_6369_p1 = tmp_14_fu_6363_p2;

assign tmp_15_fu_5144_p2 = (tmp_5_fu_5138_p2 | ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4);

assign tmp_17_fu_6446_p2 = (r3_mid2_reg_7877 | 4'd1);

assign tmp_18_fu_5378_p2 = (kc_cast_mid2_cast_fu_5355_p1 + c_mid2_reg_6921);

assign tmp_1_fu_4824_p1 = tmp_4_reg_6726_pp1_iter1_reg;

assign tmp_22_fu_5387_p2 = (kr_cast_mid2_fu_5352_p1 + r_mid2_reg_6903);

assign tmp_23_cast_fu_6535_p1 = tmp_80_reg_8077_pp5_iter9_reg;

assign tmp_23_fu_5196_p2 = (tmp_s_fu_5190_p2 | tmp_3_fu_5080_p2);

assign tmp_24_cast_fu_5383_p1 = tmp_18_fu_5378_p2;

assign tmp_24_fu_5234_p2 = (tmp_5_fu_5138_p2 | tmp_12_fu_5228_p2);

assign tmp_25_cast_fu_6538_p1 = tmp_49_reg_7896_pp5_iter10_reg;

assign tmp_25_fu_5240_p2 = (tmp_24_fu_5234_p2 | ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4);

assign tmp_26_fu_5392_p3 = {{tmp_22_fu_5387_p2}, {4'd0}};

assign tmp_27_fu_5404_p3 = {{tmp_22_fu_5387_p2}, {1'd0}};

assign tmp_28_fu_5416_p2 = (p_shl2_cast_fu_5400_p1 - p_shl3_cast_fu_5412_p1);

assign tmp_29_fu_5422_p2 = (tmp_28_fu_5416_p2 + tmp_24_cast_fu_5383_p1);

assign tmp_2_fu_4922_p1 = tmp_8_fu_4918_p1;

assign tmp_31_cast_fu_5438_p1 = kc_cast_mid2_reg_6896;

assign tmp_31_fu_5444_p3 = {{kr_cast_mid2_v_reg_6888}, {2'd0}};

assign tmp_32_cast_fu_5441_p1 = kr_cast_mid2_v_reg_6888;

assign tmp_32_fu_5455_p2 = (tmp_32_cast_fu_5441_p1 + p_shl4_cast_fu_5451_p1);

assign tmp_33_cast_fu_5428_p1 = $signed(tmp_29_fu_5422_p2);

assign tmp_33_fu_5461_p2 = (tmp_32_fu_5455_p2 + tmp_31_cast_fu_5438_p1);

assign tmp_35_cast_fu_5571_p1 = c_mid2_reg_6921;

assign tmp_35_fu_5567_p1 = chl_out_mid2_fu_5371_p3[3:0];

assign tmp_36_fu_5632_p2 = chl_out_mid2_reg_6988 << 5'd1;

assign tmp_38_fu_5641_p2 = (p_shl_fu_5625_p3 - p_shl1_cast_fu_5637_p1);

assign tmp_39_fu_5647_p1 = chl_in_mid2_reg_6928;

assign tmp_3_fu_5080_p2 = (exitcond_flatten33_m_fu_5068_p2 | ap_phi_mux_exitcond_flatten9_phi_fu_4121_p4);

assign tmp_4_fu_4790_p1 = phi_urem_reg_4073[7:0];

assign tmp_50_fu_6186_p4 = {{tmp_7_to_int_fu_6182_p1[30:23]}};

assign tmp_51_fu_5656_p97 = (tmp_39_fu_5647_p1 + tmp_38_fu_5641_p2);

assign tmp_52_fu_6212_p2 = (notrhs_fu_6206_p2 | notlhs_fu_6200_p2);

assign tmp_54_cast_fu_5467_p1 = tmp_33_fu_5461_p2;

assign tmp_54_fu_5574_p3 = {{r_mid2_reg_6903}, {3'd0}};

assign tmp_55_fu_6218_p2 = (tmp_53_fu_4552_p2 & tmp_52_fu_6212_p2);

assign tmp_56_fu_5585_p3 = {{r_mid2_reg_6903}, {1'd0}};

assign tmp_57_fu_5596_p2 = (p_shl6_cast_fu_5592_p1 + p_shl5_cast_fu_5581_p1);

assign tmp_58_fu_5602_p2 = (tmp_57_fu_5596_p2 + tmp_35_cast_fu_5571_p1);

assign tmp_5_fu_5138_p2 = (exitcond_flatten33_m_fu_5068_p2 | exitcond_flatten13_m_1_fu_5126_p2);

assign tmp_60_fu_4904_p2 = ((next_urem1_fu_4898_p2 < 12'd150) ? 1'b1 : 1'b0);

assign tmp_61_fu_5956_p2 = (exitcond1_mid_fu_5936_p2 | ap_phi_mux_exitcond_flatten13_phi_fu_4298_p4);

assign tmp_62_fu_6021_p3 = {{r1_mid2_reg_7630}, {3'd0}};

assign tmp_63_fu_6032_p3 = {{r1_mid2_reg_7630}, {1'd0}};

assign tmp_64_fu_6043_p2 = (p_shl7_cast_fu_6028_p1 + p_shl8_cast_fu_6039_p1);

assign tmp_65_fu_6049_p2 = (tmp_cast_fu_6017_p1 + tmp_64_fu_6043_p2);

assign tmp_66_cast_fu_5854_p1 = tmp_58_reg_7510;

assign tmp_66_fu_5970_p1 = chl_mid2_fu_5962_p3[3:0];

assign tmp_67_fu_6196_p1 = tmp_7_to_int_fu_6182_p1[22:0];

assign tmp_68_fu_6266_p2 = (exitcond_mid_fu_6252_p2 | ap_phi_mux_exitcond_flatten14_phi_fu_4414_p4);

assign tmp_69_fu_6309_p3 = {{r3_mid2_reg_7877}, {3'd0}};

assign tmp_6_fu_4858_p1 = phi_urem1_reg_4106[7:0];

assign tmp_70_fu_6320_p3 = {{r3_mid2_reg_7877}, {1'd0}};

assign tmp_71_cast_fu_6055_p1 = tmp_65_fu_6049_p2;

assign tmp_71_fu_6331_p2 = (p_shl9_cast_fu_6316_p1 + p_shl10_cast_fu_6327_p1);

assign tmp_72_fu_6337_p2 = (tmp_11_cast_fu_6305_p1 + tmp_71_fu_6331_p2);

assign tmp_73_fu_6280_p1 = chl5_mid2_fu_6272_p3[3:0];

assign tmp_74_fu_6373_p2 = (tmp_15_cast_fu_6369_p1 + tmp_71_fu_6331_p2);

assign tmp_75_fu_6451_p3 = {{tmp_17_fu_6446_p2}, {3'd0}};

assign tmp_76_fu_6463_p3 = {{tmp_17_fu_6446_p2}, {1'd0}};

assign tmp_77_fu_6475_p2 = (p_shl11_cast_fu_6459_p1 + p_shl12_cast_fu_6471_p1);

assign tmp_78_fu_6481_p2 = (tmp_11_cast_reg_7907 + tmp_77_fu_6475_p2);

assign tmp_79_fu_6486_p2 = (tmp_15_cast_reg_7992 + tmp_77_fu_6475_p2);

assign tmp_7_to_int_fu_6182_p1 = reg_4631;

assign tmp_80_cast_fu_6343_p1 = tmp_72_fu_6337_p2;

assign tmp_81_cast_fu_6379_p1 = tmp_74_fu_6373_p2;

assign tmp_81_fu_6541_p3 = {{tmp_49_reg_7896_pp5_iter10_reg}, {2'd0}};

assign tmp_82_fu_6552_p2 = (p_shl13_cast_fu_6548_p1 + tmp_25_cast_fu_6538_p1);

assign tmp_83_fu_6558_p2 = (tmp_23_cast_fu_6535_p1 + tmp_82_fu_6552_p2);

assign tmp_84_fu_6602_p2 = ((next_urem2_fu_6596_p2 < 9'd25) ? 1'b1 : 1'b0);

assign tmp_85_cast_fu_6497_p1 = tmp_78_reg_8116_pp5_iter2_reg;

assign tmp_85_fu_6622_p1 = phi_urem2_reg_4511[4:0];

assign tmp_86_cast_fu_6516_p1 = tmp_79_reg_8121_pp5_iter4_reg;

assign tmp_86_fu_6626_p1 = tmp_85_fu_6622_p1;

assign tmp_89_cast_fu_6564_p1 = tmp_83_fu_6558_p2;

assign tmp_8_fu_4918_p1 = grp_fu_4872_p2[4:0];

assign tmp_cast_fu_6017_p1 = c2_mid2_fu_6012_p3;

assign tmp_fu_4672_p1 = indvar_reg_4040[3:0];

assign tmp_s_fu_5190_p2 = (exitcond_flatten_mid_4_fu_5170_p2 | exitcond_flatten13_m_1_fu_5126_p2);

always @ (posedge ap_clk) begin
    tmp_11_cast_reg_7907[7:4] <= 4'b0000;
    tmp_15_cast_reg_7992[0] <= 1'b1;
    tmp_15_cast_reg_7992[7:4] <= 4'b0000;
    tmp_79_reg_8121[0] <= 1'b1;
    tmp_79_reg_8121_pp5_iter2_reg[0] <= 1'b1;
    tmp_79_reg_8121_pp5_iter3_reg[0] <= 1'b1;
    tmp_79_reg_8121_pp5_iter4_reg[0] <= 1'b1;
end

endmodule //conv2
