
*** Running vivado
    with args -log module.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source module.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source module.tcl -notrace
Command: link_design -top module -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/constrs_1/imports/simplebsp_src/Arty_ArtyA735_ArtyA7100_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED0'. [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/constrs_1/imports/simplebsp_src/Arty_ArtyA735_ArtyA7100_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/constrs_1/imports/simplebsp_src/Arty_ArtyA735_ArtyA7100_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED1'. [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/constrs_1/imports/simplebsp_src/Arty_ArtyA735_ArtyA7100_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/constrs_1/imports/simplebsp_src/Arty_ArtyA735_ArtyA7100_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN0'. [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/constrs_1/imports/simplebsp_src/Arty_ArtyA735_ArtyA7100_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/constrs_1/imports/simplebsp_src/Arty_ArtyA735_ArtyA7100_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN1'. [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/constrs_1/imports/simplebsp_src/Arty_ArtyA735_ArtyA7100_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/constrs_1/imports/simplebsp_src/Arty_ArtyA735_ArtyA7100_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/constrs_1/imports/simplebsp_src/Arty_ArtyA735_ArtyA7100_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1604.406 ; gain = 0.000 ; free physical = 256 ; free virtual = 5838
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1632.414 ; gain = 24.008 ; free physical = 249 ; free virtual = 5831

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8d4839d6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.914 ; gain = 457.500 ; free physical = 104 ; free virtual = 5433

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8d4839d6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 129 ; free virtual = 5370
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8d4839d6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 129 ; free virtual = 5370
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8d4839d6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 129 ; free virtual = 5370
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8d4839d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 129 ; free virtual = 5370
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 8d4839d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 129 ; free virtual = 5370
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8d4839d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 129 ; free virtual = 5370
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 129 ; free virtual = 5370
Ending Logic Optimization Task | Checksum: 8d4839d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 129 ; free virtual = 5370

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8d4839d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 127 ; free virtual = 5369

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8d4839d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 127 ; free virtual = 5369

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 127 ; free virtual = 5369
Ending Netlist Obfuscation Task | Checksum: 8d4839d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 127 ; free virtual = 5369
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.914 ; gain = 558.508 ; free physical = 127 ; free virtual = 5369
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.914 ; gain = 0.000 ; free physical = 127 ; free virtual = 5369
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.930 ; gain = 0.000 ; free physical = 125 ; free virtual = 5367
INFO: [Common 17-1381] The checkpoint '/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.runs/impl_1/module_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file module_drc_opted.rpt -pb module_drc_opted.pb -rpx module_drc_opted.rpx
Command: report_drc -file module_drc_opted.rpt -pb module_drc_opted.pb -rpx module_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.runs/impl_1/module_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.930 ; gain = 0.000 ; free physical = 137 ; free virtual = 5356
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 38c810fd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2198.930 ; gain = 0.000 ; free physical = 137 ; free virtual = 5356
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.930 ; gain = 0.000 ; free physical = 137 ; free virtual = 5356

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a174437e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2207.930 ; gain = 9.000 ; free physical = 114 ; free virtual = 5336

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1063c546d

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2207.930 ; gain = 9.000 ; free physical = 110 ; free virtual = 5333

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1063c546d

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2207.930 ; gain = 9.000 ; free physical = 110 ; free virtual = 5333
Phase 1 Placer Initialization | Checksum: 1063c546d

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2207.930 ; gain = 9.000 ; free physical = 110 ; free virtual = 5333

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1063c546d

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2209.930 ; gain = 11.000 ; free physical = 108 ; free virtual = 5332
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: d3401eda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2215.930 ; gain = 17.000 ; free physical = 101 ; free virtual = 5326

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d3401eda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2215.930 ; gain = 17.000 ; free physical = 101 ; free virtual = 5326

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10c01f2a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2215.930 ; gain = 17.000 ; free physical = 100 ; free virtual = 5325

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1276fd2b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2215.930 ; gain = 17.000 ; free physical = 100 ; free virtual = 5325

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1276fd2b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2215.930 ; gain = 17.000 ; free physical = 100 ; free virtual = 5325

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 210daa7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.309 ; gain = 23.379 ; free physical = 103 ; free virtual = 5326

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 210daa7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.309 ; gain = 23.379 ; free physical = 103 ; free virtual = 5326

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 210daa7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.309 ; gain = 23.379 ; free physical = 103 ; free virtual = 5326
Phase 3 Detail Placement | Checksum: 210daa7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.309 ; gain = 23.379 ; free physical = 103 ; free virtual = 5326

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 210daa7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.309 ; gain = 23.379 ; free physical = 103 ; free virtual = 5326

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 210daa7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.309 ; gain = 23.379 ; free physical = 104 ; free virtual = 5327

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 210daa7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.309 ; gain = 23.379 ; free physical = 104 ; free virtual = 5327

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.309 ; gain = 0.000 ; free physical = 104 ; free virtual = 5327
Phase 4.4 Final Placement Cleanup | Checksum: 210daa7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.309 ; gain = 23.379 ; free physical = 104 ; free virtual = 5327
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 210daa7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.309 ; gain = 23.379 ; free physical = 104 ; free virtual = 5327
Ending Placer Task | Checksum: 1201cb9b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.309 ; gain = 23.379 ; free physical = 111 ; free virtual = 5334
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.309 ; gain = 0.000 ; free physical = 111 ; free virtual = 5334
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2230.312 ; gain = 0.000 ; free physical = 110 ; free virtual = 5335
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.312 ; gain = 0.000 ; free physical = 110 ; free virtual = 5335
INFO: [Common 17-1381] The checkpoint '/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.runs/impl_1/module_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file module_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2230.312 ; gain = 0.000 ; free physical = 129 ; free virtual = 5316
INFO: [runtcl-4] Executing : report_utilization -file module_utilization_placed.rpt -pb module_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file module_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2230.312 ; gain = 0.000 ; free physical = 136 ; free virtual = 5323
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e754a8ba ConstDB: 0 ShapeSum: 38c810fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b4b914f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2377.988 ; gain = 147.676 ; free physical = 102 ; free virtual = 5188
Post Restoration Checksum: NetGraph: f3d07af5 NumContArr: c0e899fc Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b4b914f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2377.988 ; gain = 147.676 ; free physical = 103 ; free virtual = 5181

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b4b914f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2377.988 ; gain = 147.676 ; free physical = 103 ; free virtual = 5181
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 179e42e82

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2383.250 ; gain = 152.938 ; free physical = 125 ; free virtual = 5177

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14b09bcc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 123 ; free virtual = 5175

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 142aacbf3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 122 ; free virtual = 5175
Phase 4 Rip-up And Reroute | Checksum: 142aacbf3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 122 ; free virtual = 5175

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 142aacbf3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 122 ; free virtual = 5175

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 142aacbf3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 122 ; free virtual = 5175
Phase 6 Post Hold Fix | Checksum: 142aacbf3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 122 ; free virtual = 5175

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00252426 %
  Global Horizontal Routing Utilization  = 0.000710429 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 142aacbf3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 122 ; free virtual = 5175

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 142aacbf3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 122 ; free virtual = 5174

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 142aacbf3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 122 ; free virtual = 5174
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 130 ; free virtual = 5182

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2385.676 ; gain = 155.363 ; free physical = 130 ; free virtual = 5182
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.676 ; gain = 0.000 ; free physical = 131 ; free virtual = 5183
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.676 ; gain = 0.000 ; free physical = 130 ; free virtual = 5183
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.676 ; gain = 0.000 ; free physical = 129 ; free virtual = 5183
INFO: [Common 17-1381] The checkpoint '/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.runs/impl_1/module_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file module_drc_routed.rpt -pb module_drc_routed.pb -rpx module_drc_routed.rpx
Command: report_drc -file module_drc_routed.rpt -pb module_drc_routed.pb -rpx module_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.runs/impl_1/module_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file module_methodology_drc_routed.rpt -pb module_methodology_drc_routed.pb -rpx module_methodology_drc_routed.rpx
Command: report_methodology -file module_methodology_drc_routed.rpt -pb module_methodology_drc_routed.pb -rpx module_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.runs/impl_1/module_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file module_power_routed.rpt -pb module_power_summary_routed.pb -rpx module_power_routed.rpx
Command: report_power -file module_power_routed.rpt -pb module_power_summary_routed.pb -rpx module_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file module_route_status.rpt -pb module_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file module_timing_summary_routed.rpt -pb module_timing_summary_routed.pb -rpx module_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file module_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file module_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file module_bus_skew_routed.rpt -pb module_bus_skew_routed.pb -rpx module_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 14:16:03 2023...
