;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD #77, 206
	SLT 121, 0
	SLT 121, 0
	ADD #77, 206
	DJN -1, @-60
	SUB @121, 106
	MOV 121, 0
	SUB 12, @10
	SUB 12, @10
	SUB 1, <-1
	MOV -1, <-20
	ADD 210, 30
	SUB @-121, 103
	ADD 210, 30
	SLT 300, 90
	SUB #12, @200
	MOV 7, @12
	SLT 121, 0
	SUB @121, 106
	JMP 7, <82
	SUB 12, @10
	MOV -1, <-20
	CMP 121, 0
	MOV -1, <-20
	SUB #12, @0
	JMP 12, #10
	JMP 12, #10
	CMP -207, <-120
	SUB #12, @0
	SUB @121, 106
	SUB #0, -3
	MOV -1, <-20
	CMP @121, @106
	SUB @121, 106
	CMP 210, 0
	MOV -11, <-20
	SLT 512, @-10
	SPL -100, -300
	JMP 12, #10
	SUB @121, @106
	JMP @12, #200
	CMP 770, 60
	CMP -207, <-120
	ADD 37, 206
	CMP 770, 60
	MOV -11, <-20
	DJN -1, @-20
	ADD #77, 206
	SLT 121, 0
