{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592286607913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592286607922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 12:50:07 2020 " "Processing started: Tue Jun 16 12:50:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592286607922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286607922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286607922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592286608607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592286608607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_devider " "Found entity 1: clock_devider" {  } { { "clock_devider.v" "" { Text "C:/intelFPGA_lite/lab3/clock_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286622178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286622178 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "clock_divider_testbench.v(28) " "Verilog HDL syntax warning at clock_divider_testbench.v(28): extra block comment delimiter characters /* within block comment" {  } { { "clock_divider_testbench.v" "" { Text "C:/intelFPGA_lite/lab3/clock_divider_testbench.v" 28 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1592286622178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_testbench " "Found entity 1: clock_divider_testbench" {  } { { "clock_divider_testbench.v" "" { Text "C:/intelFPGA_lite/lab3/clock_divider_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286622191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286622191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keep_high1.v(63) " "Verilog HDL information at keep_high1.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592286622192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keep_high1.v 1 1 " "Found 1 design units, including 1 entities, in source file keep_high1.v" { { "Info" "ISGN_ENTITY_NAME" "1 keep_high1 " "Found entity 1: keep_high1" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286622193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286622193 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(1) " "Verilog HDL Declaration warning at interface.v(1): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1592286622194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286622195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286622195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_devider2 " "Found entity 1: clock_devider2" {  } { { "clock_devider2.v" "" { Text "C:/intelFPGA_lite/lab3/clock_devider2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286622196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286622196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/interface2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/interface2.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface2 " "Found entity 1: interface2" {  } { { "output_files/interface2.v" "" { Text "C:/intelFPGA_lite/lab3/output_files/interface2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286622198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286622198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_to_bcd2.v(6) " "Verilog HDL information at bin_to_bcd2.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592286622199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd2 " "Found entity 1: bin_to_bcd2" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286622200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286622200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led7_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7_decoder " "Found entity 1: led7_decoder" {  } { { "led7_decoder.v" "" { Text "C:/intelFPGA_lite/lab3/led7_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286622201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286622201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_out keep_high1.v(1) " "Verilog HDL error at keep_high1.v(1): object \"i_out\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1592286622202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286622234 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592286622499 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 16 12:50:22 2020 " "Processing ended: Tue Jun 16 12:50:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592286622499 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592286622499 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592286622499 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286622499 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286623261 ""}
