// Seed: 959832961
module module_0 (
    output tri id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wand id_5
);
  assign id_4 = {id_2{1}};
  wire id_7;
  assign id_0 = 1;
  assign id_5 = 1;
  assign id_0 = 1 | id_3 | id_2;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri   id_3,
    input  wand  id_4
);
  wire id_6;
  module_0(
      id_3, id_4, id_2, id_1, id_0, id_3
  );
endmodule
