<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab5uta.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab5uta.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab5uta.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab5uta.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab5uta.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab5uta.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab5uta.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab5uta.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab5uta.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab5uta.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab5uta.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab5uta.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab5uta.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab5uta.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab5uta.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab5uta.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab5uta.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab5uta.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab5uta.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab5uta.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab5uta_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab5uta_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab5uta_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab5uta_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab5uta_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab5uta_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab5uta_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab5uta_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab5uta_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab5uta_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab5uta_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab5uta_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab5uta_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab5uta_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab5uta_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench5uta_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench5uta_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench5uta_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1608583600" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1608583600">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1608584522" xil_pn:in_ck="1463452053395104117" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1608584522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab5uta.v"/>
      <outfile xil_pn:name="testbench5uta.v"/>
    </transform>
    <transform xil_pn:end_ts="1608583600" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7000742764681461290" xil_pn:start_ts="1608583600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608583600" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="514691821957030808" xil_pn:start_ts="1608583600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608583600" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5691874702406000560" xil_pn:start_ts="1608583600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608584522" xil_pn:in_ck="1463452053395104117" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1608584522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab5uta.v"/>
      <outfile xil_pn:name="testbench5uta.v"/>
    </transform>
    <transform xil_pn:end_ts="1608584525" xil_pn:in_ck="1463452053395104117" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6200901132279279763" xil_pn:start_ts="1608584522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench5uta_beh.prj"/>
      <outfile xil_pn:name="testbench5uta_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1608584540" xil_pn:in_ck="6556428487610646830" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6610194868812523984" xil_pn:start_ts="1608584539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench5uta_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1608583454" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1608583454">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1608583454" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2090434017527260665" xil_pn:start_ts="1608583454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608583454" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5691874702406000560" xil_pn:start_ts="1608583454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608583454" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1608583454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608583454" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4823068032403561723" xil_pn:start_ts="1608583454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608583454" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1608583454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608583454" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3310886609546413082" xil_pn:start_ts="1608583454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608583556" xil_pn:in_ck="156154900804306" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3688512595885982839" xil_pn:start_ts="1608583546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab5uta.lso"/>
      <outfile xil_pn:name="lab5uta.ngc"/>
      <outfile xil_pn:name="lab5uta.ngr"/>
      <outfile xil_pn:name="lab5uta.prj"/>
      <outfile xil_pn:name="lab5uta.stx"/>
      <outfile xil_pn:name="lab5uta.syr"/>
      <outfile xil_pn:name="lab5uta.xst"/>
      <outfile xil_pn:name="lab5uta_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1608583459" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981273338063408" xil_pn:start_ts="1608583459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608583563" xil_pn:in_ck="170052686975884020" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2878036643823433421" xil_pn:start_ts="1608583556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab5uta.bld"/>
      <outfile xil_pn:name="lab5uta.ngd"/>
      <outfile xil_pn:name="lab5uta_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1608583569" xil_pn:in_ck="170052686975884021" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1608583563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab5uta.pcf"/>
      <outfile xil_pn:name="lab5uta_map.map"/>
      <outfile xil_pn:name="lab5uta_map.mrp"/>
      <outfile xil_pn:name="lab5uta_map.ncd"/>
      <outfile xil_pn:name="lab5uta_map.ngm"/>
      <outfile xil_pn:name="lab5uta_map.xrpt"/>
      <outfile xil_pn:name="lab5uta_summary.xml"/>
      <outfile xil_pn:name="lab5uta_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1608583581" xil_pn:in_ck="-9200364652380316530" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1608583569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab5uta.ncd"/>
      <outfile xil_pn:name="lab5uta.pad"/>
      <outfile xil_pn:name="lab5uta.par"/>
      <outfile xil_pn:name="lab5uta.ptwx"/>
      <outfile xil_pn:name="lab5uta.unroutes"/>
      <outfile xil_pn:name="lab5uta.xpi"/>
      <outfile xil_pn:name="lab5uta_pad.csv"/>
      <outfile xil_pn:name="lab5uta_pad.txt"/>
      <outfile xil_pn:name="lab5uta_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1608583581" xil_pn:in_ck="170052686975883889" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1608583577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab5uta.twr"/>
      <outfile xil_pn:name="lab5uta.twx"/>
    </transform>
  </transforms>

</generated_project>
