#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0124e8b0 .scope module, "memoryInterface" "memoryInterface" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "nMemOut"
    .port_info 1 /INPUT 1 "nMemWrite"
    .port_info 2 /INOUT 16 "memData"
    .port_info 3 /INPUT 11 "memAdd"
    .port_info 4 /INPUT 1 "clk"
o029aefac .functor BUFZ 1, C4<z>; HiZ drive
v029a0748_0 .net "clk", 0 0, o029aefac;  0 drivers
RS_029af0cc .resolv tri, L_029de600, L_029de1e0;
v029a0590_0 .net8 "mdrSRAM", 15 0, RS_029af0cc;  2 drivers
o029aefc4 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v029a0380_0 .net "memAdd", 10 0, o029aefc4;  0 drivers
v029a07a0_0 .net "memData", 15 0, L_029de340;  1 drivers
o029af0e4 .functor BUFZ 1, C4<z>; HiZ drive
v029a0958_0 .net "nMemOut", 0 0, o029af0e4;  0 drivers
o029af0fc .functor BUFZ 1, C4<z>; HiZ drive
v0299ff60_0 .net "nMemWrite", 0 0, o029af0fc;  0 drivers
v029a0220_0 .net "sramAddr", 10 0, v02993eb0_0;  1 drivers
S_0124db30 .scope module, "aMAR" "MAR" 2 15, 3 90 0, S_0124e8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 11 "outAdd"
    .port_info 1 /INPUT 11 "inAdd"
    .port_info 2 /INPUT 1 "clock"
v02993e00_0 .net "clock", 0 0, o029aefac;  alias, 0 drivers
v02994170_0 .net "inAdd", 10 0, o029aefc4;  alias, 0 drivers
v02993eb0_0 .var "outAdd", 10 0;
E_0299b7b0 .event posedge, v02993e00_0;
S_0124dc00 .scope module, "aMDR" "MDR" 2 14, 3 59 0, S_0124e8b0;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "data"
    .port_info 1 /INOUT 16 "memory"
    .port_info 2 /INPUT 1 "nOutput"
    .port_info 3 /INPUT 1 "nWrite"
    .port_info 4 /INPUT 1 "clock"
L_029ac420 .functor NOT 1, o029af0e4, C4<0>, C4<0>, C4<0>;
L_029ac8e8 .functor AND 1, L_029ac420, o029af0fc, C4<1>, C4<1>;
v029940c0_0 .net *"_s0", 0 0, L_029ac420;  1 drivers
v02993f08_0 .net *"_s2", 0 0, L_029ac8e8;  1 drivers
o029af06c .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v02994220_0 name=_s4
o029af084 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v02993d50_0 name=_s8
v02994328_0 .var "aRegister", 15 0;
v02994278_0 .net "clock", 0 0, o029aefac;  alias, 0 drivers
v02993cf8_0 .net "data", 15 0, L_029de340;  alias, 1 drivers
v029a04e0_0 .net8 "memory", 15 0, RS_029af0cc;  alias, 2 drivers
v029a0118_0 .net "nOutput", 0 0, o029af0e4;  alias, 0 drivers
v029a09b0_0 .net "nWrite", 0 0, o029af0fc;  alias, 0 drivers
L_029de340 .functor MUXZ 16, o029af06c, v02994328_0, L_029ac8e8, C4<>;
L_029de1e0 .functor MUXZ 16, v02994328_0, o029af084, o029af0fc, C4<>;
S_0124c270 .scope module, "aSRAM" "memory" 2 13, 3 21 0, S_0124e8b0;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "data"
    .port_info 1 /INPUT 11 "addr"
    .port_info 2 /INPUT 1 "nWrite"
    .port_info 3 /INPUT 1 "clock"
v029a0068_0 .net *"_s0", 15 0, L_029de970;  1 drivers
v029a00c0_0 .net *"_s2", 12 0, L_029de188;  1 drivers
L_029df008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v029a0698_0 .net *"_s5", 1 0, L_029df008;  1 drivers
o029af1d4 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v029a01c8_0 name=_s6
v029a0900_0 .net "addr", 10 0, v02993eb0_0;  alias, 1 drivers
v029a0850_0 .net "clock", 0 0, o029aefac;  alias, 0 drivers
v029a03d8_0 .net8 "data", 15 0, RS_029af0cc;  alias, 2 drivers
v029a02d0 .array "memReg", 0 2047, 15 0;
v029a06f0_0 .net "nWrite", 0 0, o029af0fc;  alias, 0 drivers
L_029de970 .array/port v029a02d0, L_029de188;
L_029de188 .concat [ 11 2 0 0], v02993eb0_0, L_029df008;
L_029de600 .functor MUXZ 16, o029af1d4, L_029de970, o029af0fc, C4<>;
S_0124e980 .scope module, "sramTop" "sramTop" 2 19;
 .timescale 0 0;
v029dea78_0 .net "addr", 10 0, v029a0d20_0;  1 drivers
v029de3f0_0 .net "clock", 0 0, v029a0d78_0;  1 drivers
RS_029af3cc .resolv tri, L_029de868, L_029dea20;
v029de238_0 .net8 "data", 15 0, RS_029af3cc;  2 drivers
RS_029af3e4 .resolv tri, L_029de028, L_029de4f8;
v029de760_0 .net8 "mdrSRAM", 15 0, RS_029af3e4;  2 drivers
v029de7b8_0 .net "nOutput", 0 0, v029de080_0;  1 drivers
v029de130_0 .net "nWrite", 0 0, v029de810_0;  1 drivers
v029de4a0_0 .net "sramAddr", 10 0, v0299ff08_0;  1 drivers
S_0124c340 .scope module, "tMAR" "MAR" 2 27, 3 90 0, S_0124e980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 11 "outAdd"
    .port_info 1 /INPUT 11 "inAdd"
    .port_info 2 /INPUT 1 "clock"
v029a0430_0 .net "clock", 0 0, v029a0d78_0;  alias, 1 drivers
v029a07f8_0 .net "inAdd", 10 0, v029a0d20_0;  alias, 1 drivers
v0299ff08_0 .var "outAdd", 10 0;
E_0299b378 .event posedge, v029a0430_0;
S_01243a08 .scope module, "tMDR" "MDR" 2 26, 3 59 0, S_0124e980;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "data"
    .port_info 1 /INOUT 16 "memory"
    .port_info 2 /INPUT 1 "nOutput"
    .port_info 3 /INPUT 1 "nWrite"
    .port_info 4 /INPUT 1 "clock"
L_029ac270 .functor NOT 1, v029de080_0, C4<0>, C4<0>, C4<0>;
L_029ac030 .functor AND 1, L_029ac270, v029de810_0, C4<1>, C4<1>;
v029a08a8_0 .net *"_s0", 0 0, L_029ac270;  1 drivers
v0299ffb8_0 .net *"_s2", 0 0, L_029ac030;  1 drivers
o029af384 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v029a0010_0 name=_s4
o029af39c .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v029a0170_0 name=_s8
v029a0278_0 .var "aRegister", 15 0;
v029a05e8_0 .net "clock", 0 0, v029a0d78_0;  alias, 1 drivers
v029a0488_0 .net8 "data", 15 0, RS_029af3cc;  alias, 2 drivers
v029a0538_0 .net8 "memory", 15 0, RS_029af3e4;  alias, 2 drivers
v029a0328_0 .net "nOutput", 0 0, v029de080_0;  alias, 1 drivers
v029a0640_0 .net "nWrite", 0 0, v029de810_0;  alias, 1 drivers
L_029de868 .functor MUXZ 16, o029af384, v029a0278_0, L_029ac030, C4<>;
L_029de4f8 .functor MUXZ 16, v029a0278_0, o029af39c, v029de810_0, C4<>;
S_01243ad8 .scope module, "tSRAM" "memory" 2 25, 3 21 0, S_0124e980;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "data"
    .port_info 1 /INPUT 11 "addr"
    .port_info 2 /INPUT 1 "nWrite"
    .port_info 3 /INPUT 1 "clock"
v029a0dd0_0 .net *"_s0", 15 0, L_029de550;  1 drivers
v029a0a60_0 .net *"_s2", 12 0, L_029de8c0;  1 drivers
L_029df030 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v029a0b10_0 .net *"_s5", 1 0, L_029df030;  1 drivers
o029af4ec .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v029a0e28_0 name=_s6
v029a0bc0_0 .net "addr", 10 0, v0299ff08_0;  alias, 1 drivers
v029a0cc8_0 .net "clock", 0 0, v029a0d78_0;  alias, 1 drivers
v029a0e80_0 .net8 "data", 15 0, RS_029af3e4;  alias, 2 drivers
v029a0c18 .array "memReg", 0 2047, 15 0;
v029a0c70_0 .net "nWrite", 0 0, v029de810_0;  alias, 1 drivers
L_029de550 .array/port v029a0c18, L_029de8c0;
L_029de8c0 .concat [ 11 2 0 0], v0299ff08_0, L_029df030;
L_029de028 .functor MUXZ 16, o029af4ec, L_029de550, v029de810_0, C4<>;
S_01245580 .scope module, "test" "tester" 2 28, 2 39 0, S_0124e980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock"
    .port_info 1 /INOUT 16 "data"
    .port_info 2 /OUTPUT 11 "addr"
    .port_info 3 /OUTPUT 1 "nOutput"
    .port_info 4 /OUTPUT 1 "nWrite"
    .port_info 5 /INPUT 16 "mdrSRAM"
    .port_info 6 /INPUT 11 "sramAddr"
P_0299b7d8 .param/l "delay" 0 2 51, +C4<00000000000000000000000011001000>;
o029af564 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v029a0ab8_0 name=_s0
v029a0d20_0 .var "addr", 10 0;
v029a0d78_0 .var "clock", 0 0;
v029a0a08_0 .net8 "data", 15 0, RS_029af3cc;  alias, 2 drivers
v029a0b68_0 .var/i "i", 31 0;
v029de918_0 .net8 "mdrSRAM", 15 0, RS_029af3e4;  alias, 2 drivers
v029de080_0 .var "nOutput", 0 0;
v029de810_0 .var "nWrite", 0 0;
v029de0d8_0 .net "sramAddr", 10 0, v0299ff08_0;  alias, 1 drivers
v029de9c8_0 .var "writeData", 15 0;
L_029dea20 .functor MUXZ 16, o029af564, v029de9c8_0, v029de080_0, C4<>;
    .scope S_0124c270;
T_0 ;
    %wait E_0299b7b0;
    %load/vec4 v029a06f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v029a03d8_0;
    %load/vec4 v029a0900_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v029a02d0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0124dc00;
T_1 ;
    %wait E_0299b7b0;
    %load/vec4 v029a09b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v029a04e0_0;
    %assign/vec4 v02994328_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v02993cf8_0;
    %assign/vec4 v02994328_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0124db30;
T_2 ;
    %wait E_0299b7b0;
    %load/vec4 v02994170_0;
    %assign/vec4 v02993eb0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_01243ad8;
T_3 ;
    %wait E_0299b378;
    %load/vec4 v029a0c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v029a0e80_0;
    %load/vec4 v029a0bc0_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v029a0c18, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_01243a08;
T_4 ;
    %wait E_0299b378;
    %load/vec4 v029a0640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v029a0538_0;
    %assign/vec4 v029a0278_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v029a0488_0;
    %assign/vec4 v029a0278_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0124c340;
T_5 ;
    %wait E_0299b378;
    %load/vec4 v029a07f8_0;
    %assign/vec4 v0299ff08_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_01245580;
T_6 ;
    %vpi_call 2 55 "$display", "\011\011 clock \011 nOutput \011 nWrite \011 data \011 mdrSRAM \011 addr \011 sramAddr \011 time" {0 0 0};
    %vpi_call 2 56 "$monitor", "\011\011 %b \011 %b \011 %b \011 %b \011 %b \011 %b \011 %b \011 %g", v029a0d78_0, v029de080_0, v029de810_0, v029a0a08_0, v029de918_0, v029a0d20_0, v029de0d8_0, $time {0 0 0};
    %end;
    .thread T_6;
    .scope S_01245580;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v029a0d78_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
T_7.0 ;
    %load/vec4 v029a0b68_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.1, 5;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %load/vec4 v029a0b68_0;
    %addi 1, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v029de080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v029de810_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v029a0d20_0, 0, 11;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v029de9c8_0, 0, 16;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
T_7.2 ;
    %load/vec4 v029a0b68_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v029a0b68_0;
    %pad/s 16;
    %store/vec4 v029de9c8_0, 0, 16;
    %delay 1, 0;
    %load/vec4 v029a0b68_0;
    %pad/s 11;
    %store/vec4 v029a0d20_0, 0, 11;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %load/vec4 v029a0b68_0;
    %addi 1, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
T_7.4 ;
    %load/vec4 v029a0b68_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.5, 5;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %load/vec4 v029a0b68_0;
    %addi 1, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v029de080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v029de810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
T_7.6 ;
    %load/vec4 v029a0b68_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.7, 5;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v029a0b68_0;
    %pad/s 11;
    %store/vec4 v029a0d20_0, 0, 11;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %load/vec4 v029a0b68_0;
    %addi 1, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
T_7.8 ;
    %load/vec4 v029a0b68_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.9, 5;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %load/vec4 v029a0b68_0;
    %addi 1, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v029de080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
T_7.10 ;
    %load/vec4 v029a0b68_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.11, 5;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %load/vec4 v029a0b68_0;
    %addi 1, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
    %jmp T_7.10;
T_7.11 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v029a0d20_0, 4, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
T_7.12 ;
    %load/vec4 v029a0b68_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.13, 5;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %load/vec4 v029a0b68_0;
    %addi 1, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
    %jmp T_7.12;
T_7.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v029de080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
T_7.14 ;
    %load/vec4 v029a0b68_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.15, 5;
    %delay 200, 0;
    %load/vec4 v029a0d78_0;
    %inv;
    %store/vec4 v029a0d78_0, 0, 1;
    %load/vec4 v029a0b68_0;
    %addi 1, 0, 32;
    %store/vec4 v029a0b68_0, 0, 32;
    %jmp T_7.14;
T_7.15 ;
    %end;
    .thread T_7;
    .scope S_0124e980;
T_8 ;
    %vpi_call 2 32 "$dumpfile", "memory.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001, S_01245580 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sramTop.v";
    "./SRAM.v";
