// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlatorPre (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        phaseClass_V,
        cor_phaseClass15i_V_15,
        cor_phaseClass15q_V_15,
        cor_phaseClass15i_V_14,
        cor_phaseClass15q_V_14,
        cor_phaseClass15i_V_13,
        cor_phaseClass15q_V_13,
        cor_phaseClass15i_V_12,
        cor_phaseClass15q_V_12,
        cor_phaseClass15i_V_11,
        cor_phaseClass15q_V_11,
        cor_phaseClass15i_V_10,
        cor_phaseClass15q_V_10,
        cor_phaseClass15i_V_9,
        cor_phaseClass15q_V_9,
        cor_phaseClass15i_V_8,
        cor_phaseClass15q_V_8,
        cor_phaseClass15i_V_7,
        cor_phaseClass15q_V_7,
        cor_phaseClass15i_V_6,
        cor_phaseClass15q_V_6,
        cor_phaseClass15i_V_5,
        cor_phaseClass15q_V_5,
        cor_phaseClass15i_V_4,
        cor_phaseClass15q_V_4,
        cor_phaseClass15i_V_3,
        cor_phaseClass15q_V_3,
        cor_phaseClass15i_V_2,
        cor_phaseClass15q_V_2,
        cor_phaseClass15i_V_1,
        cor_phaseClass15q_V_1,
        cor_phaseClass15i_V_s,
        cor_phaseClass15q_V_s,
        cor_phaseClass14i_V_15,
        cor_phaseClass14q_V_15,
        cor_phaseClass14i_V_14,
        cor_phaseClass14q_V_14,
        cor_phaseClass14i_V_13,
        cor_phaseClass14q_V_13,
        cor_phaseClass14i_V_12,
        cor_phaseClass14q_V_12,
        cor_phaseClass14i_V_11,
        cor_phaseClass14q_V_11,
        cor_phaseClass14i_V_10,
        cor_phaseClass14q_V_10,
        cor_phaseClass14i_V_9,
        cor_phaseClass14q_V_9,
        cor_phaseClass14i_V_8,
        cor_phaseClass14q_V_8,
        cor_phaseClass14i_V_7,
        cor_phaseClass14q_V_7,
        cor_phaseClass14i_V_6,
        cor_phaseClass14q_V_6,
        cor_phaseClass14i_V_5,
        cor_phaseClass14q_V_5,
        cor_phaseClass14i_V_4,
        cor_phaseClass14q_V_4,
        cor_phaseClass14i_V_3,
        cor_phaseClass14q_V_3,
        cor_phaseClass14i_V_2,
        cor_phaseClass14q_V_2,
        cor_phaseClass14i_V_1,
        cor_phaseClass14q_V_1,
        cor_phaseClass14i_V_s,
        cor_phaseClass14q_V_s,
        cor_phaseClass13i_V_15,
        cor_phaseClass13q_V_15,
        cor_phaseClass13i_V_14,
        cor_phaseClass13q_V_14,
        cor_phaseClass13i_V_13,
        cor_phaseClass13q_V_13,
        cor_phaseClass13i_V_12,
        cor_phaseClass13q_V_12,
        cor_phaseClass13i_V_11,
        cor_phaseClass13q_V_11,
        cor_phaseClass13i_V_10,
        cor_phaseClass13q_V_10,
        cor_phaseClass13i_V_9,
        cor_phaseClass13q_V_9,
        cor_phaseClass13i_V_8,
        cor_phaseClass13q_V_8,
        cor_phaseClass13i_V_7,
        cor_phaseClass13q_V_7,
        cor_phaseClass13i_V_6,
        cor_phaseClass13q_V_6,
        cor_phaseClass13i_V_5,
        cor_phaseClass13q_V_5,
        cor_phaseClass13i_V_4,
        cor_phaseClass13q_V_4,
        cor_phaseClass13i_V_3,
        cor_phaseClass13q_V_3,
        cor_phaseClass13i_V_2,
        cor_phaseClass13q_V_2,
        cor_phaseClass13i_V_1,
        cor_phaseClass13q_V_1,
        cor_phaseClass13i_V_s,
        cor_phaseClass13q_V_s,
        cor_phaseClass12i_V_15,
        cor_phaseClass12q_V_15,
        cor_phaseClass12i_V_14,
        cor_phaseClass12q_V_14,
        cor_phaseClass12i_V_13,
        cor_phaseClass12q_V_13,
        cor_phaseClass12i_V_12,
        cor_phaseClass12q_V_12,
        cor_phaseClass12i_V_11,
        cor_phaseClass12q_V_11,
        cor_phaseClass12i_V_10,
        cor_phaseClass12q_V_10,
        cor_phaseClass12i_V_9,
        cor_phaseClass12q_V_9,
        cor_phaseClass12i_V_8,
        cor_phaseClass12q_V_8,
        cor_phaseClass12i_V_7,
        cor_phaseClass12q_V_7,
        cor_phaseClass12i_V_6,
        cor_phaseClass12q_V_6,
        cor_phaseClass12i_V_5,
        cor_phaseClass12q_V_5,
        cor_phaseClass12i_V_4,
        cor_phaseClass12q_V_4,
        cor_phaseClass12i_V_3,
        cor_phaseClass12q_V_3,
        cor_phaseClass12i_V_2,
        cor_phaseClass12q_V_2,
        cor_phaseClass12i_V_1,
        cor_phaseClass12q_V_1,
        cor_phaseClass12i_V_s,
        cor_phaseClass12q_V_s,
        cor_phaseClass11i_V_15,
        cor_phaseClass11q_V_15,
        cor_phaseClass11i_V_14,
        cor_phaseClass11q_V_14,
        cor_phaseClass11i_V_13,
        cor_phaseClass11q_V_13,
        cor_phaseClass11i_V_12,
        cor_phaseClass11q_V_12,
        cor_phaseClass11i_V_11,
        cor_phaseClass11q_V_11,
        cor_phaseClass11i_V_10,
        cor_phaseClass11q_V_10,
        cor_phaseClass11i_V_9,
        cor_phaseClass11q_V_9,
        cor_phaseClass11i_V_8,
        cor_phaseClass11q_V_8,
        cor_phaseClass11i_V_7,
        cor_phaseClass11q_V_7,
        cor_phaseClass11i_V_6,
        cor_phaseClass11q_V_6,
        cor_phaseClass11i_V_5,
        cor_phaseClass11q_V_5,
        cor_phaseClass11i_V_4,
        cor_phaseClass11q_V_4,
        cor_phaseClass11i_V_3,
        cor_phaseClass11q_V_3,
        cor_phaseClass11i_V_2,
        cor_phaseClass11q_V_2,
        cor_phaseClass11i_V_1,
        cor_phaseClass11q_V_1,
        cor_phaseClass11i_V_s,
        cor_phaseClass11q_V_s,
        cor_phaseClass10i_V_15,
        cor_phaseClass10q_V_15,
        cor_phaseClass10i_V_14,
        cor_phaseClass10q_V_14,
        cor_phaseClass10i_V_13,
        cor_phaseClass10q_V_13,
        cor_phaseClass10i_V_12,
        cor_phaseClass10q_V_12,
        cor_phaseClass10i_V_11,
        cor_phaseClass10q_V_11,
        cor_phaseClass10i_V_10,
        cor_phaseClass10q_V_10,
        cor_phaseClass10i_V_9,
        cor_phaseClass10q_V_9,
        cor_phaseClass10i_V_8,
        cor_phaseClass10q_V_8,
        cor_phaseClass10i_V_7,
        cor_phaseClass10q_V_7,
        cor_phaseClass10i_V_6,
        cor_phaseClass10q_V_6,
        cor_phaseClass10i_V_5,
        cor_phaseClass10q_V_5,
        cor_phaseClass10i_V_4,
        cor_phaseClass10q_V_4,
        cor_phaseClass10i_V_3,
        cor_phaseClass10q_V_3,
        cor_phaseClass10i_V_2,
        cor_phaseClass10q_V_2,
        cor_phaseClass10i_V_1,
        cor_phaseClass10q_V_1,
        cor_phaseClass10i_V_s,
        cor_phaseClass10q_V_s,
        cor_phaseClass9i_V_15,
        cor_phaseClass9q_V_15,
        cor_phaseClass9i_V_14,
        cor_phaseClass9q_V_14,
        cor_phaseClass9i_V_13,
        cor_phaseClass9q_V_13,
        cor_phaseClass9i_V_12,
        cor_phaseClass9q_V_12,
        cor_phaseClass9i_V_11,
        cor_phaseClass9q_V_11,
        cor_phaseClass9i_V_10,
        cor_phaseClass9q_V_10,
        cor_phaseClass9i_V_9,
        cor_phaseClass9q_V_9,
        cor_phaseClass9i_V_8,
        cor_phaseClass9q_V_8,
        cor_phaseClass9i_V_7,
        cor_phaseClass9q_V_7,
        cor_phaseClass9i_V_6,
        cor_phaseClass9q_V_6,
        cor_phaseClass9i_V_5,
        cor_phaseClass9q_V_5,
        cor_phaseClass9i_V_4,
        cor_phaseClass9q_V_4,
        cor_phaseClass9i_V_3,
        cor_phaseClass9q_V_3,
        cor_phaseClass9i_V_2,
        cor_phaseClass9q_V_2,
        cor_phaseClass9i_V_1,
        cor_phaseClass9q_V_1,
        cor_phaseClass9i_V_0,
        cor_phaseClass9q_V_0,
        cor_phaseClass8i_V_15,
        cor_phaseClass8q_V_15,
        cor_phaseClass8i_V_14,
        cor_phaseClass8q_V_14,
        cor_phaseClass8i_V_13,
        cor_phaseClass8q_V_13,
        cor_phaseClass8i_V_12,
        cor_phaseClass8q_V_12,
        cor_phaseClass8i_V_11,
        cor_phaseClass8q_V_11,
        cor_phaseClass8i_V_10,
        cor_phaseClass8q_V_10,
        cor_phaseClass8i_V_9,
        cor_phaseClass8q_V_9,
        cor_phaseClass8i_V_8,
        cor_phaseClass8q_V_8,
        cor_phaseClass8i_V_7,
        cor_phaseClass8q_V_7,
        cor_phaseClass8i_V_6,
        cor_phaseClass8q_V_6,
        cor_phaseClass8i_V_5,
        cor_phaseClass8q_V_5,
        cor_phaseClass8i_V_4,
        cor_phaseClass8q_V_4,
        cor_phaseClass8i_V_3,
        cor_phaseClass8q_V_3,
        cor_phaseClass8i_V_2,
        cor_phaseClass8q_V_2,
        cor_phaseClass8i_V_1,
        cor_phaseClass8q_V_1,
        cor_phaseClass8i_V_0,
        cor_phaseClass8q_V_0,
        cor_phaseClass7i_V_15,
        cor_phaseClass7q_V_15,
        cor_phaseClass7i_V_14,
        cor_phaseClass7q_V_14,
        cor_phaseClass7i_V_13,
        cor_phaseClass7q_V_13,
        cor_phaseClass7i_V_12,
        cor_phaseClass7q_V_12,
        cor_phaseClass7i_V_11,
        cor_phaseClass7q_V_11,
        cor_phaseClass7i_V_10,
        cor_phaseClass7q_V_10,
        cor_phaseClass7i_V_9,
        cor_phaseClass7q_V_9,
        cor_phaseClass7i_V_8,
        cor_phaseClass7q_V_8,
        cor_phaseClass7i_V_7,
        cor_phaseClass7q_V_7,
        cor_phaseClass7i_V_6,
        cor_phaseClass7q_V_6,
        cor_phaseClass7i_V_5,
        cor_phaseClass7q_V_5,
        cor_phaseClass7i_V_4,
        cor_phaseClass7q_V_4,
        cor_phaseClass7i_V_3,
        cor_phaseClass7q_V_3,
        cor_phaseClass7i_V_2,
        cor_phaseClass7q_V_2,
        cor_phaseClass7i_V_1,
        cor_phaseClass7q_V_1,
        cor_phaseClass7i_V_0,
        cor_phaseClass7q_V_0,
        cor_phaseClass6i_V_15,
        cor_phaseClass6q_V_15,
        cor_phaseClass6i_V_14,
        cor_phaseClass6q_V_14,
        cor_phaseClass6i_V_13,
        cor_phaseClass6q_V_13,
        cor_phaseClass6i_V_12,
        cor_phaseClass6q_V_12,
        cor_phaseClass6i_V_11,
        cor_phaseClass6q_V_11,
        cor_phaseClass6i_V_10,
        cor_phaseClass6q_V_10,
        cor_phaseClass6i_V_9,
        cor_phaseClass6q_V_9,
        cor_phaseClass6i_V_8,
        cor_phaseClass6q_V_8,
        cor_phaseClass6i_V_7,
        cor_phaseClass6q_V_7,
        cor_phaseClass6i_V_6,
        cor_phaseClass6q_V_6,
        cor_phaseClass6i_V_5,
        cor_phaseClass6q_V_5,
        cor_phaseClass6i_V_4,
        cor_phaseClass6q_V_4,
        cor_phaseClass6i_V_3,
        cor_phaseClass6q_V_3,
        cor_phaseClass6i_V_2,
        cor_phaseClass6q_V_2,
        cor_phaseClass6i_V_1,
        cor_phaseClass6q_V_1,
        cor_phaseClass6i_V_0,
        cor_phaseClass6q_V_0,
        cor_phaseClass5i_V_15,
        cor_phaseClass5q_V_15,
        cor_phaseClass5i_V_14,
        cor_phaseClass5q_V_14,
        cor_phaseClass5i_V_13,
        cor_phaseClass5q_V_13,
        cor_phaseClass5i_V_12,
        cor_phaseClass5q_V_12,
        cor_phaseClass5i_V_11,
        cor_phaseClass5q_V_11,
        cor_phaseClass5i_V_10,
        cor_phaseClass5q_V_10,
        cor_phaseClass5i_V_9,
        cor_phaseClass5q_V_9,
        cor_phaseClass5i_V_8,
        cor_phaseClass5q_V_8,
        cor_phaseClass5i_V_7,
        cor_phaseClass5q_V_7,
        cor_phaseClass5i_V_6,
        cor_phaseClass5q_V_6,
        cor_phaseClass5i_V_5,
        cor_phaseClass5q_V_5,
        cor_phaseClass5i_V_4,
        cor_phaseClass5q_V_4,
        cor_phaseClass5i_V_3,
        cor_phaseClass5q_V_3,
        cor_phaseClass5i_V_2,
        cor_phaseClass5q_V_2,
        cor_phaseClass5i_V_1,
        cor_phaseClass5q_V_1,
        cor_phaseClass5i_V_0,
        cor_phaseClass5q_V_0,
        cor_phaseClass4i_V_15,
        cor_phaseClass4q_V_15,
        cor_phaseClass4i_V_14,
        cor_phaseClass4q_V_14,
        cor_phaseClass4i_V_13,
        cor_phaseClass4q_V_13,
        cor_phaseClass4i_V_12,
        cor_phaseClass4q_V_12,
        cor_phaseClass4i_V_11,
        cor_phaseClass4q_V_11,
        cor_phaseClass4i_V_10,
        cor_phaseClass4q_V_10,
        cor_phaseClass4i_V_9,
        cor_phaseClass4q_V_9,
        cor_phaseClass4i_V_8,
        cor_phaseClass4q_V_8,
        cor_phaseClass4i_V_7,
        cor_phaseClass4q_V_7,
        cor_phaseClass4i_V_6,
        cor_phaseClass4q_V_6,
        cor_phaseClass4i_V_5,
        cor_phaseClass4q_V_5,
        cor_phaseClass4i_V_4,
        cor_phaseClass4q_V_4,
        cor_phaseClass4i_V_3,
        cor_phaseClass4q_V_3,
        cor_phaseClass4i_V_2,
        cor_phaseClass4q_V_2,
        cor_phaseClass4i_V_1,
        cor_phaseClass4q_V_1,
        cor_phaseClass4i_V_0,
        cor_phaseClass4q_V_0,
        cor_phaseClass3i_V_15,
        cor_phaseClass3q_V_15,
        cor_phaseClass3i_V_14,
        cor_phaseClass3q_V_14,
        cor_phaseClass3i_V_13,
        cor_phaseClass3q_V_13,
        cor_phaseClass3i_V_12,
        cor_phaseClass3q_V_12,
        cor_phaseClass3i_V_11,
        cor_phaseClass3q_V_11,
        cor_phaseClass3i_V_10,
        cor_phaseClass3q_V_10,
        cor_phaseClass3i_V_9,
        cor_phaseClass3q_V_9,
        cor_phaseClass3i_V_8,
        cor_phaseClass3q_V_8,
        cor_phaseClass3i_V_7,
        cor_phaseClass3q_V_7,
        cor_phaseClass3i_V_6,
        cor_phaseClass3q_V_6,
        cor_phaseClass3i_V_5,
        cor_phaseClass3q_V_5,
        cor_phaseClass3i_V_4,
        cor_phaseClass3q_V_4,
        cor_phaseClass3i_V_3,
        cor_phaseClass3q_V_3,
        cor_phaseClass3i_V_2,
        cor_phaseClass3q_V_2,
        cor_phaseClass3i_V_1,
        cor_phaseClass3q_V_1,
        cor_phaseClass3i_V_0,
        cor_phaseClass3q_V_0,
        cor_phaseClass2i_V_15,
        cor_phaseClass2q_V_15,
        cor_phaseClass2i_V_14,
        cor_phaseClass2q_V_14,
        cor_phaseClass2i_V_13,
        cor_phaseClass2q_V_13,
        cor_phaseClass2i_V_12,
        cor_phaseClass2q_V_12,
        cor_phaseClass2i_V_11,
        cor_phaseClass2q_V_11,
        cor_phaseClass2i_V_10,
        cor_phaseClass2q_V_10,
        cor_phaseClass2i_V_9,
        cor_phaseClass2q_V_9,
        cor_phaseClass2i_V_8,
        cor_phaseClass2q_V_8,
        cor_phaseClass2i_V_7,
        cor_phaseClass2q_V_7,
        cor_phaseClass2i_V_6,
        cor_phaseClass2q_V_6,
        cor_phaseClass2i_V_5,
        cor_phaseClass2q_V_5,
        cor_phaseClass2i_V_4,
        cor_phaseClass2q_V_4,
        cor_phaseClass2i_V_3,
        cor_phaseClass2q_V_3,
        cor_phaseClass2i_V_2,
        cor_phaseClass2q_V_2,
        cor_phaseClass2i_V_1,
        cor_phaseClass2q_V_1,
        cor_phaseClass2i_V_0,
        cor_phaseClass2q_V_0,
        cor_phaseClass1i_V_15,
        cor_phaseClass1q_V_15,
        cor_phaseClass1i_V_14,
        cor_phaseClass1q_V_14,
        cor_phaseClass1i_V_13,
        cor_phaseClass1q_V_13,
        cor_phaseClass1i_V_12,
        cor_phaseClass1q_V_12,
        cor_phaseClass1i_V_11,
        cor_phaseClass1q_V_11,
        cor_phaseClass1i_V_10,
        cor_phaseClass1q_V_10,
        cor_phaseClass1i_V_9,
        cor_phaseClass1q_V_9,
        cor_phaseClass1i_V_8,
        cor_phaseClass1q_V_8,
        cor_phaseClass1i_V_7,
        cor_phaseClass1q_V_7,
        cor_phaseClass1i_V_6,
        cor_phaseClass1q_V_6,
        cor_phaseClass1i_V_5,
        cor_phaseClass1q_V_5,
        cor_phaseClass1i_V_4,
        cor_phaseClass1q_V_4,
        cor_phaseClass1i_V_3,
        cor_phaseClass1q_V_3,
        cor_phaseClass1i_V_2,
        cor_phaseClass1q_V_2,
        cor_phaseClass1i_V_1,
        cor_phaseClass1q_V_1,
        cor_phaseClass1i_V_0,
        cor_phaseClass1q_V_0,
        cor_phaseClass0i_V_15,
        cor_phaseClass0q_V_15,
        cor_phaseClass0i_V_14,
        cor_phaseClass0q_V_14,
        cor_phaseClass0i_V_13,
        cor_phaseClass0q_V_13,
        cor_phaseClass0i_V_12,
        cor_phaseClass0q_V_12,
        cor_phaseClass0i_V_11,
        cor_phaseClass0q_V_11,
        cor_phaseClass0i_V_10,
        cor_phaseClass0q_V_10,
        cor_phaseClass0i_V_9,
        cor_phaseClass0q_V_9,
        cor_phaseClass0i_V_8,
        cor_phaseClass0q_V_8,
        cor_phaseClass0i_V_7,
        cor_phaseClass0q_V_7,
        cor_phaseClass0i_V_6,
        cor_phaseClass0q_V_6,
        cor_phaseClass0i_V_5,
        cor_phaseClass0q_V_5,
        cor_phaseClass0i_V_4,
        cor_phaseClass0q_V_4,
        cor_phaseClass0i_V_3,
        cor_phaseClass0q_V_3,
        cor_phaseClass0i_V_2,
        cor_phaseClass0q_V_2,
        cor_phaseClass0i_V_1,
        cor_phaseClass0q_V_1,
        cor_phaseClass0i_V_0,
        cor_phaseClass0q_V_0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] phaseClass_V;
input  [15:0] cor_phaseClass15i_V_15;
input  [15:0] cor_phaseClass15q_V_15;
input  [15:0] cor_phaseClass15i_V_14;
input  [15:0] cor_phaseClass15q_V_14;
input  [15:0] cor_phaseClass15i_V_13;
input  [15:0] cor_phaseClass15q_V_13;
input  [15:0] cor_phaseClass15i_V_12;
input  [15:0] cor_phaseClass15q_V_12;
input  [15:0] cor_phaseClass15i_V_11;
input  [15:0] cor_phaseClass15q_V_11;
input  [15:0] cor_phaseClass15i_V_10;
input  [15:0] cor_phaseClass15q_V_10;
input  [15:0] cor_phaseClass15i_V_9;
input  [15:0] cor_phaseClass15q_V_9;
input  [15:0] cor_phaseClass15i_V_8;
input  [15:0] cor_phaseClass15q_V_8;
input  [15:0] cor_phaseClass15i_V_7;
input  [15:0] cor_phaseClass15q_V_7;
input  [15:0] cor_phaseClass15i_V_6;
input  [15:0] cor_phaseClass15q_V_6;
input  [15:0] cor_phaseClass15i_V_5;
input  [15:0] cor_phaseClass15q_V_5;
input  [15:0] cor_phaseClass15i_V_4;
input  [15:0] cor_phaseClass15q_V_4;
input  [15:0] cor_phaseClass15i_V_3;
input  [15:0] cor_phaseClass15q_V_3;
input  [15:0] cor_phaseClass15i_V_2;
input  [15:0] cor_phaseClass15q_V_2;
input  [15:0] cor_phaseClass15i_V_1;
input  [15:0] cor_phaseClass15q_V_1;
input  [15:0] cor_phaseClass15i_V_s;
input  [15:0] cor_phaseClass15q_V_s;
input  [15:0] cor_phaseClass14i_V_15;
input  [15:0] cor_phaseClass14q_V_15;
input  [15:0] cor_phaseClass14i_V_14;
input  [15:0] cor_phaseClass14q_V_14;
input  [15:0] cor_phaseClass14i_V_13;
input  [15:0] cor_phaseClass14q_V_13;
input  [15:0] cor_phaseClass14i_V_12;
input  [15:0] cor_phaseClass14q_V_12;
input  [15:0] cor_phaseClass14i_V_11;
input  [15:0] cor_phaseClass14q_V_11;
input  [15:0] cor_phaseClass14i_V_10;
input  [15:0] cor_phaseClass14q_V_10;
input  [15:0] cor_phaseClass14i_V_9;
input  [15:0] cor_phaseClass14q_V_9;
input  [15:0] cor_phaseClass14i_V_8;
input  [15:0] cor_phaseClass14q_V_8;
input  [15:0] cor_phaseClass14i_V_7;
input  [15:0] cor_phaseClass14q_V_7;
input  [15:0] cor_phaseClass14i_V_6;
input  [15:0] cor_phaseClass14q_V_6;
input  [15:0] cor_phaseClass14i_V_5;
input  [15:0] cor_phaseClass14q_V_5;
input  [15:0] cor_phaseClass14i_V_4;
input  [15:0] cor_phaseClass14q_V_4;
input  [15:0] cor_phaseClass14i_V_3;
input  [15:0] cor_phaseClass14q_V_3;
input  [15:0] cor_phaseClass14i_V_2;
input  [15:0] cor_phaseClass14q_V_2;
input  [15:0] cor_phaseClass14i_V_1;
input  [15:0] cor_phaseClass14q_V_1;
input  [15:0] cor_phaseClass14i_V_s;
input  [15:0] cor_phaseClass14q_V_s;
input  [15:0] cor_phaseClass13i_V_15;
input  [15:0] cor_phaseClass13q_V_15;
input  [15:0] cor_phaseClass13i_V_14;
input  [15:0] cor_phaseClass13q_V_14;
input  [15:0] cor_phaseClass13i_V_13;
input  [15:0] cor_phaseClass13q_V_13;
input  [15:0] cor_phaseClass13i_V_12;
input  [15:0] cor_phaseClass13q_V_12;
input  [15:0] cor_phaseClass13i_V_11;
input  [15:0] cor_phaseClass13q_V_11;
input  [15:0] cor_phaseClass13i_V_10;
input  [15:0] cor_phaseClass13q_V_10;
input  [15:0] cor_phaseClass13i_V_9;
input  [15:0] cor_phaseClass13q_V_9;
input  [15:0] cor_phaseClass13i_V_8;
input  [15:0] cor_phaseClass13q_V_8;
input  [15:0] cor_phaseClass13i_V_7;
input  [15:0] cor_phaseClass13q_V_7;
input  [15:0] cor_phaseClass13i_V_6;
input  [15:0] cor_phaseClass13q_V_6;
input  [15:0] cor_phaseClass13i_V_5;
input  [15:0] cor_phaseClass13q_V_5;
input  [15:0] cor_phaseClass13i_V_4;
input  [15:0] cor_phaseClass13q_V_4;
input  [15:0] cor_phaseClass13i_V_3;
input  [15:0] cor_phaseClass13q_V_3;
input  [15:0] cor_phaseClass13i_V_2;
input  [15:0] cor_phaseClass13q_V_2;
input  [15:0] cor_phaseClass13i_V_1;
input  [15:0] cor_phaseClass13q_V_1;
input  [15:0] cor_phaseClass13i_V_s;
input  [15:0] cor_phaseClass13q_V_s;
input  [15:0] cor_phaseClass12i_V_15;
input  [15:0] cor_phaseClass12q_V_15;
input  [15:0] cor_phaseClass12i_V_14;
input  [15:0] cor_phaseClass12q_V_14;
input  [15:0] cor_phaseClass12i_V_13;
input  [15:0] cor_phaseClass12q_V_13;
input  [15:0] cor_phaseClass12i_V_12;
input  [15:0] cor_phaseClass12q_V_12;
input  [15:0] cor_phaseClass12i_V_11;
input  [15:0] cor_phaseClass12q_V_11;
input  [15:0] cor_phaseClass12i_V_10;
input  [15:0] cor_phaseClass12q_V_10;
input  [15:0] cor_phaseClass12i_V_9;
input  [15:0] cor_phaseClass12q_V_9;
input  [15:0] cor_phaseClass12i_V_8;
input  [15:0] cor_phaseClass12q_V_8;
input  [15:0] cor_phaseClass12i_V_7;
input  [15:0] cor_phaseClass12q_V_7;
input  [15:0] cor_phaseClass12i_V_6;
input  [15:0] cor_phaseClass12q_V_6;
input  [15:0] cor_phaseClass12i_V_5;
input  [15:0] cor_phaseClass12q_V_5;
input  [15:0] cor_phaseClass12i_V_4;
input  [15:0] cor_phaseClass12q_V_4;
input  [15:0] cor_phaseClass12i_V_3;
input  [15:0] cor_phaseClass12q_V_3;
input  [15:0] cor_phaseClass12i_V_2;
input  [15:0] cor_phaseClass12q_V_2;
input  [15:0] cor_phaseClass12i_V_1;
input  [15:0] cor_phaseClass12q_V_1;
input  [15:0] cor_phaseClass12i_V_s;
input  [15:0] cor_phaseClass12q_V_s;
input  [15:0] cor_phaseClass11i_V_15;
input  [15:0] cor_phaseClass11q_V_15;
input  [15:0] cor_phaseClass11i_V_14;
input  [15:0] cor_phaseClass11q_V_14;
input  [15:0] cor_phaseClass11i_V_13;
input  [15:0] cor_phaseClass11q_V_13;
input  [15:0] cor_phaseClass11i_V_12;
input  [15:0] cor_phaseClass11q_V_12;
input  [15:0] cor_phaseClass11i_V_11;
input  [15:0] cor_phaseClass11q_V_11;
input  [15:0] cor_phaseClass11i_V_10;
input  [15:0] cor_phaseClass11q_V_10;
input  [15:0] cor_phaseClass11i_V_9;
input  [15:0] cor_phaseClass11q_V_9;
input  [15:0] cor_phaseClass11i_V_8;
input  [15:0] cor_phaseClass11q_V_8;
input  [15:0] cor_phaseClass11i_V_7;
input  [15:0] cor_phaseClass11q_V_7;
input  [15:0] cor_phaseClass11i_V_6;
input  [15:0] cor_phaseClass11q_V_6;
input  [15:0] cor_phaseClass11i_V_5;
input  [15:0] cor_phaseClass11q_V_5;
input  [15:0] cor_phaseClass11i_V_4;
input  [15:0] cor_phaseClass11q_V_4;
input  [15:0] cor_phaseClass11i_V_3;
input  [15:0] cor_phaseClass11q_V_3;
input  [15:0] cor_phaseClass11i_V_2;
input  [15:0] cor_phaseClass11q_V_2;
input  [15:0] cor_phaseClass11i_V_1;
input  [15:0] cor_phaseClass11q_V_1;
input  [15:0] cor_phaseClass11i_V_s;
input  [15:0] cor_phaseClass11q_V_s;
input  [15:0] cor_phaseClass10i_V_15;
input  [15:0] cor_phaseClass10q_V_15;
input  [15:0] cor_phaseClass10i_V_14;
input  [15:0] cor_phaseClass10q_V_14;
input  [15:0] cor_phaseClass10i_V_13;
input  [15:0] cor_phaseClass10q_V_13;
input  [15:0] cor_phaseClass10i_V_12;
input  [15:0] cor_phaseClass10q_V_12;
input  [15:0] cor_phaseClass10i_V_11;
input  [15:0] cor_phaseClass10q_V_11;
input  [15:0] cor_phaseClass10i_V_10;
input  [15:0] cor_phaseClass10q_V_10;
input  [15:0] cor_phaseClass10i_V_9;
input  [15:0] cor_phaseClass10q_V_9;
input  [15:0] cor_phaseClass10i_V_8;
input  [15:0] cor_phaseClass10q_V_8;
input  [15:0] cor_phaseClass10i_V_7;
input  [15:0] cor_phaseClass10q_V_7;
input  [15:0] cor_phaseClass10i_V_6;
input  [15:0] cor_phaseClass10q_V_6;
input  [15:0] cor_phaseClass10i_V_5;
input  [15:0] cor_phaseClass10q_V_5;
input  [15:0] cor_phaseClass10i_V_4;
input  [15:0] cor_phaseClass10q_V_4;
input  [15:0] cor_phaseClass10i_V_3;
input  [15:0] cor_phaseClass10q_V_3;
input  [15:0] cor_phaseClass10i_V_2;
input  [15:0] cor_phaseClass10q_V_2;
input  [15:0] cor_phaseClass10i_V_1;
input  [15:0] cor_phaseClass10q_V_1;
input  [15:0] cor_phaseClass10i_V_s;
input  [15:0] cor_phaseClass10q_V_s;
input  [15:0] cor_phaseClass9i_V_15;
input  [15:0] cor_phaseClass9q_V_15;
input  [15:0] cor_phaseClass9i_V_14;
input  [15:0] cor_phaseClass9q_V_14;
input  [15:0] cor_phaseClass9i_V_13;
input  [15:0] cor_phaseClass9q_V_13;
input  [15:0] cor_phaseClass9i_V_12;
input  [15:0] cor_phaseClass9q_V_12;
input  [15:0] cor_phaseClass9i_V_11;
input  [15:0] cor_phaseClass9q_V_11;
input  [15:0] cor_phaseClass9i_V_10;
input  [15:0] cor_phaseClass9q_V_10;
input  [15:0] cor_phaseClass9i_V_9;
input  [15:0] cor_phaseClass9q_V_9;
input  [15:0] cor_phaseClass9i_V_8;
input  [15:0] cor_phaseClass9q_V_8;
input  [15:0] cor_phaseClass9i_V_7;
input  [15:0] cor_phaseClass9q_V_7;
input  [15:0] cor_phaseClass9i_V_6;
input  [15:0] cor_phaseClass9q_V_6;
input  [15:0] cor_phaseClass9i_V_5;
input  [15:0] cor_phaseClass9q_V_5;
input  [15:0] cor_phaseClass9i_V_4;
input  [15:0] cor_phaseClass9q_V_4;
input  [15:0] cor_phaseClass9i_V_3;
input  [15:0] cor_phaseClass9q_V_3;
input  [15:0] cor_phaseClass9i_V_2;
input  [15:0] cor_phaseClass9q_V_2;
input  [15:0] cor_phaseClass9i_V_1;
input  [15:0] cor_phaseClass9q_V_1;
input  [15:0] cor_phaseClass9i_V_0;
input  [15:0] cor_phaseClass9q_V_0;
input  [15:0] cor_phaseClass8i_V_15;
input  [15:0] cor_phaseClass8q_V_15;
input  [15:0] cor_phaseClass8i_V_14;
input  [15:0] cor_phaseClass8q_V_14;
input  [15:0] cor_phaseClass8i_V_13;
input  [15:0] cor_phaseClass8q_V_13;
input  [15:0] cor_phaseClass8i_V_12;
input  [15:0] cor_phaseClass8q_V_12;
input  [15:0] cor_phaseClass8i_V_11;
input  [15:0] cor_phaseClass8q_V_11;
input  [15:0] cor_phaseClass8i_V_10;
input  [15:0] cor_phaseClass8q_V_10;
input  [15:0] cor_phaseClass8i_V_9;
input  [15:0] cor_phaseClass8q_V_9;
input  [15:0] cor_phaseClass8i_V_8;
input  [15:0] cor_phaseClass8q_V_8;
input  [15:0] cor_phaseClass8i_V_7;
input  [15:0] cor_phaseClass8q_V_7;
input  [15:0] cor_phaseClass8i_V_6;
input  [15:0] cor_phaseClass8q_V_6;
input  [15:0] cor_phaseClass8i_V_5;
input  [15:0] cor_phaseClass8q_V_5;
input  [15:0] cor_phaseClass8i_V_4;
input  [15:0] cor_phaseClass8q_V_4;
input  [15:0] cor_phaseClass8i_V_3;
input  [15:0] cor_phaseClass8q_V_3;
input  [15:0] cor_phaseClass8i_V_2;
input  [15:0] cor_phaseClass8q_V_2;
input  [15:0] cor_phaseClass8i_V_1;
input  [15:0] cor_phaseClass8q_V_1;
input  [15:0] cor_phaseClass8i_V_0;
input  [15:0] cor_phaseClass8q_V_0;
input  [15:0] cor_phaseClass7i_V_15;
input  [15:0] cor_phaseClass7q_V_15;
input  [15:0] cor_phaseClass7i_V_14;
input  [15:0] cor_phaseClass7q_V_14;
input  [15:0] cor_phaseClass7i_V_13;
input  [15:0] cor_phaseClass7q_V_13;
input  [15:0] cor_phaseClass7i_V_12;
input  [15:0] cor_phaseClass7q_V_12;
input  [15:0] cor_phaseClass7i_V_11;
input  [15:0] cor_phaseClass7q_V_11;
input  [15:0] cor_phaseClass7i_V_10;
input  [15:0] cor_phaseClass7q_V_10;
input  [15:0] cor_phaseClass7i_V_9;
input  [15:0] cor_phaseClass7q_V_9;
input  [15:0] cor_phaseClass7i_V_8;
input  [15:0] cor_phaseClass7q_V_8;
input  [15:0] cor_phaseClass7i_V_7;
input  [15:0] cor_phaseClass7q_V_7;
input  [15:0] cor_phaseClass7i_V_6;
input  [15:0] cor_phaseClass7q_V_6;
input  [15:0] cor_phaseClass7i_V_5;
input  [15:0] cor_phaseClass7q_V_5;
input  [15:0] cor_phaseClass7i_V_4;
input  [15:0] cor_phaseClass7q_V_4;
input  [15:0] cor_phaseClass7i_V_3;
input  [15:0] cor_phaseClass7q_V_3;
input  [15:0] cor_phaseClass7i_V_2;
input  [15:0] cor_phaseClass7q_V_2;
input  [15:0] cor_phaseClass7i_V_1;
input  [15:0] cor_phaseClass7q_V_1;
input  [15:0] cor_phaseClass7i_V_0;
input  [15:0] cor_phaseClass7q_V_0;
input  [15:0] cor_phaseClass6i_V_15;
input  [15:0] cor_phaseClass6q_V_15;
input  [15:0] cor_phaseClass6i_V_14;
input  [15:0] cor_phaseClass6q_V_14;
input  [15:0] cor_phaseClass6i_V_13;
input  [15:0] cor_phaseClass6q_V_13;
input  [15:0] cor_phaseClass6i_V_12;
input  [15:0] cor_phaseClass6q_V_12;
input  [15:0] cor_phaseClass6i_V_11;
input  [15:0] cor_phaseClass6q_V_11;
input  [15:0] cor_phaseClass6i_V_10;
input  [15:0] cor_phaseClass6q_V_10;
input  [15:0] cor_phaseClass6i_V_9;
input  [15:0] cor_phaseClass6q_V_9;
input  [15:0] cor_phaseClass6i_V_8;
input  [15:0] cor_phaseClass6q_V_8;
input  [15:0] cor_phaseClass6i_V_7;
input  [15:0] cor_phaseClass6q_V_7;
input  [15:0] cor_phaseClass6i_V_6;
input  [15:0] cor_phaseClass6q_V_6;
input  [15:0] cor_phaseClass6i_V_5;
input  [15:0] cor_phaseClass6q_V_5;
input  [15:0] cor_phaseClass6i_V_4;
input  [15:0] cor_phaseClass6q_V_4;
input  [15:0] cor_phaseClass6i_V_3;
input  [15:0] cor_phaseClass6q_V_3;
input  [15:0] cor_phaseClass6i_V_2;
input  [15:0] cor_phaseClass6q_V_2;
input  [15:0] cor_phaseClass6i_V_1;
input  [15:0] cor_phaseClass6q_V_1;
input  [15:0] cor_phaseClass6i_V_0;
input  [15:0] cor_phaseClass6q_V_0;
input  [15:0] cor_phaseClass5i_V_15;
input  [15:0] cor_phaseClass5q_V_15;
input  [15:0] cor_phaseClass5i_V_14;
input  [15:0] cor_phaseClass5q_V_14;
input  [15:0] cor_phaseClass5i_V_13;
input  [15:0] cor_phaseClass5q_V_13;
input  [15:0] cor_phaseClass5i_V_12;
input  [15:0] cor_phaseClass5q_V_12;
input  [15:0] cor_phaseClass5i_V_11;
input  [15:0] cor_phaseClass5q_V_11;
input  [15:0] cor_phaseClass5i_V_10;
input  [15:0] cor_phaseClass5q_V_10;
input  [15:0] cor_phaseClass5i_V_9;
input  [15:0] cor_phaseClass5q_V_9;
input  [15:0] cor_phaseClass5i_V_8;
input  [15:0] cor_phaseClass5q_V_8;
input  [15:0] cor_phaseClass5i_V_7;
input  [15:0] cor_phaseClass5q_V_7;
input  [15:0] cor_phaseClass5i_V_6;
input  [15:0] cor_phaseClass5q_V_6;
input  [15:0] cor_phaseClass5i_V_5;
input  [15:0] cor_phaseClass5q_V_5;
input  [15:0] cor_phaseClass5i_V_4;
input  [15:0] cor_phaseClass5q_V_4;
input  [15:0] cor_phaseClass5i_V_3;
input  [15:0] cor_phaseClass5q_V_3;
input  [15:0] cor_phaseClass5i_V_2;
input  [15:0] cor_phaseClass5q_V_2;
input  [15:0] cor_phaseClass5i_V_1;
input  [15:0] cor_phaseClass5q_V_1;
input  [15:0] cor_phaseClass5i_V_0;
input  [15:0] cor_phaseClass5q_V_0;
input  [15:0] cor_phaseClass4i_V_15;
input  [15:0] cor_phaseClass4q_V_15;
input  [15:0] cor_phaseClass4i_V_14;
input  [15:0] cor_phaseClass4q_V_14;
input  [15:0] cor_phaseClass4i_V_13;
input  [15:0] cor_phaseClass4q_V_13;
input  [15:0] cor_phaseClass4i_V_12;
input  [15:0] cor_phaseClass4q_V_12;
input  [15:0] cor_phaseClass4i_V_11;
input  [15:0] cor_phaseClass4q_V_11;
input  [15:0] cor_phaseClass4i_V_10;
input  [15:0] cor_phaseClass4q_V_10;
input  [15:0] cor_phaseClass4i_V_9;
input  [15:0] cor_phaseClass4q_V_9;
input  [15:0] cor_phaseClass4i_V_8;
input  [15:0] cor_phaseClass4q_V_8;
input  [15:0] cor_phaseClass4i_V_7;
input  [15:0] cor_phaseClass4q_V_7;
input  [15:0] cor_phaseClass4i_V_6;
input  [15:0] cor_phaseClass4q_V_6;
input  [15:0] cor_phaseClass4i_V_5;
input  [15:0] cor_phaseClass4q_V_5;
input  [15:0] cor_phaseClass4i_V_4;
input  [15:0] cor_phaseClass4q_V_4;
input  [15:0] cor_phaseClass4i_V_3;
input  [15:0] cor_phaseClass4q_V_3;
input  [15:0] cor_phaseClass4i_V_2;
input  [15:0] cor_phaseClass4q_V_2;
input  [15:0] cor_phaseClass4i_V_1;
input  [15:0] cor_phaseClass4q_V_1;
input  [15:0] cor_phaseClass4i_V_0;
input  [15:0] cor_phaseClass4q_V_0;
input  [15:0] cor_phaseClass3i_V_15;
input  [15:0] cor_phaseClass3q_V_15;
input  [15:0] cor_phaseClass3i_V_14;
input  [15:0] cor_phaseClass3q_V_14;
input  [15:0] cor_phaseClass3i_V_13;
input  [15:0] cor_phaseClass3q_V_13;
input  [15:0] cor_phaseClass3i_V_12;
input  [15:0] cor_phaseClass3q_V_12;
input  [15:0] cor_phaseClass3i_V_11;
input  [15:0] cor_phaseClass3q_V_11;
input  [15:0] cor_phaseClass3i_V_10;
input  [15:0] cor_phaseClass3q_V_10;
input  [15:0] cor_phaseClass3i_V_9;
input  [15:0] cor_phaseClass3q_V_9;
input  [15:0] cor_phaseClass3i_V_8;
input  [15:0] cor_phaseClass3q_V_8;
input  [15:0] cor_phaseClass3i_V_7;
input  [15:0] cor_phaseClass3q_V_7;
input  [15:0] cor_phaseClass3i_V_6;
input  [15:0] cor_phaseClass3q_V_6;
input  [15:0] cor_phaseClass3i_V_5;
input  [15:0] cor_phaseClass3q_V_5;
input  [15:0] cor_phaseClass3i_V_4;
input  [15:0] cor_phaseClass3q_V_4;
input  [15:0] cor_phaseClass3i_V_3;
input  [15:0] cor_phaseClass3q_V_3;
input  [15:0] cor_phaseClass3i_V_2;
input  [15:0] cor_phaseClass3q_V_2;
input  [15:0] cor_phaseClass3i_V_1;
input  [15:0] cor_phaseClass3q_V_1;
input  [15:0] cor_phaseClass3i_V_0;
input  [15:0] cor_phaseClass3q_V_0;
input  [15:0] cor_phaseClass2i_V_15;
input  [15:0] cor_phaseClass2q_V_15;
input  [15:0] cor_phaseClass2i_V_14;
input  [15:0] cor_phaseClass2q_V_14;
input  [15:0] cor_phaseClass2i_V_13;
input  [15:0] cor_phaseClass2q_V_13;
input  [15:0] cor_phaseClass2i_V_12;
input  [15:0] cor_phaseClass2q_V_12;
input  [15:0] cor_phaseClass2i_V_11;
input  [15:0] cor_phaseClass2q_V_11;
input  [15:0] cor_phaseClass2i_V_10;
input  [15:0] cor_phaseClass2q_V_10;
input  [15:0] cor_phaseClass2i_V_9;
input  [15:0] cor_phaseClass2q_V_9;
input  [15:0] cor_phaseClass2i_V_8;
input  [15:0] cor_phaseClass2q_V_8;
input  [15:0] cor_phaseClass2i_V_7;
input  [15:0] cor_phaseClass2q_V_7;
input  [15:0] cor_phaseClass2i_V_6;
input  [15:0] cor_phaseClass2q_V_6;
input  [15:0] cor_phaseClass2i_V_5;
input  [15:0] cor_phaseClass2q_V_5;
input  [15:0] cor_phaseClass2i_V_4;
input  [15:0] cor_phaseClass2q_V_4;
input  [15:0] cor_phaseClass2i_V_3;
input  [15:0] cor_phaseClass2q_V_3;
input  [15:0] cor_phaseClass2i_V_2;
input  [15:0] cor_phaseClass2q_V_2;
input  [15:0] cor_phaseClass2i_V_1;
input  [15:0] cor_phaseClass2q_V_1;
input  [15:0] cor_phaseClass2i_V_0;
input  [15:0] cor_phaseClass2q_V_0;
input  [15:0] cor_phaseClass1i_V_15;
input  [15:0] cor_phaseClass1q_V_15;
input  [15:0] cor_phaseClass1i_V_14;
input  [15:0] cor_phaseClass1q_V_14;
input  [15:0] cor_phaseClass1i_V_13;
input  [15:0] cor_phaseClass1q_V_13;
input  [15:0] cor_phaseClass1i_V_12;
input  [15:0] cor_phaseClass1q_V_12;
input  [15:0] cor_phaseClass1i_V_11;
input  [15:0] cor_phaseClass1q_V_11;
input  [15:0] cor_phaseClass1i_V_10;
input  [15:0] cor_phaseClass1q_V_10;
input  [15:0] cor_phaseClass1i_V_9;
input  [15:0] cor_phaseClass1q_V_9;
input  [15:0] cor_phaseClass1i_V_8;
input  [15:0] cor_phaseClass1q_V_8;
input  [15:0] cor_phaseClass1i_V_7;
input  [15:0] cor_phaseClass1q_V_7;
input  [15:0] cor_phaseClass1i_V_6;
input  [15:0] cor_phaseClass1q_V_6;
input  [15:0] cor_phaseClass1i_V_5;
input  [15:0] cor_phaseClass1q_V_5;
input  [15:0] cor_phaseClass1i_V_4;
input  [15:0] cor_phaseClass1q_V_4;
input  [15:0] cor_phaseClass1i_V_3;
input  [15:0] cor_phaseClass1q_V_3;
input  [15:0] cor_phaseClass1i_V_2;
input  [15:0] cor_phaseClass1q_V_2;
input  [15:0] cor_phaseClass1i_V_1;
input  [15:0] cor_phaseClass1q_V_1;
input  [15:0] cor_phaseClass1i_V_0;
input  [15:0] cor_phaseClass1q_V_0;
input  [15:0] cor_phaseClass0i_V_15;
input  [15:0] cor_phaseClass0q_V_15;
input  [15:0] cor_phaseClass0i_V_14;
input  [15:0] cor_phaseClass0q_V_14;
input  [15:0] cor_phaseClass0i_V_13;
input  [15:0] cor_phaseClass0q_V_13;
input  [15:0] cor_phaseClass0i_V_12;
input  [15:0] cor_phaseClass0q_V_12;
input  [15:0] cor_phaseClass0i_V_11;
input  [15:0] cor_phaseClass0q_V_11;
input  [15:0] cor_phaseClass0i_V_10;
input  [15:0] cor_phaseClass0q_V_10;
input  [15:0] cor_phaseClass0i_V_9;
input  [15:0] cor_phaseClass0q_V_9;
input  [15:0] cor_phaseClass0i_V_8;
input  [15:0] cor_phaseClass0q_V_8;
input  [15:0] cor_phaseClass0i_V_7;
input  [15:0] cor_phaseClass0q_V_7;
input  [15:0] cor_phaseClass0i_V_6;
input  [15:0] cor_phaseClass0q_V_6;
input  [15:0] cor_phaseClass0i_V_5;
input  [15:0] cor_phaseClass0q_V_5;
input  [15:0] cor_phaseClass0i_V_4;
input  [15:0] cor_phaseClass0q_V_4;
input  [15:0] cor_phaseClass0i_V_3;
input  [15:0] cor_phaseClass0q_V_3;
input  [15:0] cor_phaseClass0i_V_2;
input  [15:0] cor_phaseClass0q_V_2;
input  [15:0] cor_phaseClass0i_V_1;
input  [15:0] cor_phaseClass0q_V_1;
input  [15:0] cor_phaseClass0i_V_0;
input  [15:0] cor_phaseClass0q_V_0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] phaseClass_V_read_read_fu_1070_p2;
wire   [15:0] corHelperIPos_V_15_2_fu_1392_p2;
reg   [15:0] corHelperIPos_V_15_2_reg_6042;
wire   [15:0] corHelperQPos_V_15_2_fu_1438_p2;
reg   [15:0] corHelperQPos_V_15_2_reg_6047;
wire   [15:0] corHelperINeg_V_15_5_fu_1484_p2;
reg   [15:0] corHelperINeg_V_15_5_reg_6052;
wire   [15:0] corHelperQNeg_V_15_5_fu_1530_p2;
reg   [15:0] corHelperQNeg_V_15_5_reg_6057;
wire   [15:0] corHelperIPos_V_14_2_fu_1688_p2;
reg   [15:0] corHelperIPos_V_14_2_reg_6062;
wire   [15:0] corHelperQPos_V_14_2_fu_1734_p2;
reg   [15:0] corHelperQPos_V_14_2_reg_6067;
wire   [15:0] corHelperINeg_V_14_5_fu_1780_p2;
reg   [15:0] corHelperINeg_V_14_5_reg_6072;
wire   [15:0] corHelperQNeg_V_14_5_fu_1826_p2;
reg   [15:0] corHelperQNeg_V_14_5_reg_6077;
wire   [15:0] corHelperIPos_V_13_2_fu_1984_p2;
reg   [15:0] corHelperIPos_V_13_2_reg_6082;
wire   [15:0] corHelperQPos_V_13_2_fu_2030_p2;
reg   [15:0] corHelperQPos_V_13_2_reg_6087;
wire   [15:0] corHelperINeg_V_13_5_fu_2076_p2;
reg   [15:0] corHelperINeg_V_13_5_reg_6092;
wire   [15:0] corHelperQNeg_V_13_5_fu_2122_p2;
reg   [15:0] corHelperQNeg_V_13_5_reg_6097;
wire   [15:0] corHelperIPos_V_12_2_fu_2280_p2;
reg   [15:0] corHelperIPos_V_12_2_reg_6102;
wire   [15:0] corHelperQPos_V_12_2_fu_2326_p2;
reg   [15:0] corHelperQPos_V_12_2_reg_6107;
wire   [15:0] corHelperINeg_V_12_5_fu_2372_p2;
reg   [15:0] corHelperINeg_V_12_5_reg_6112;
wire   [15:0] corHelperQNeg_V_12_5_fu_2418_p2;
reg   [15:0] corHelperQNeg_V_12_5_reg_6117;
wire   [15:0] corHelperIPos_V_11_2_fu_2576_p2;
reg   [15:0] corHelperIPos_V_11_2_reg_6122;
wire   [15:0] corHelperQPos_V_11_2_fu_2622_p2;
reg   [15:0] corHelperQPos_V_11_2_reg_6127;
wire   [15:0] corHelperINeg_V_11_5_fu_2668_p2;
reg   [15:0] corHelperINeg_V_11_5_reg_6132;
wire   [15:0] corHelperQNeg_V_11_5_fu_2714_p2;
reg   [15:0] corHelperQNeg_V_11_5_reg_6137;
wire   [15:0] corHelperIPos_V_10_2_fu_2872_p2;
reg   [15:0] corHelperIPos_V_10_2_reg_6142;
wire   [15:0] corHelperQPos_V_10_2_fu_2918_p2;
reg   [15:0] corHelperQPos_V_10_2_reg_6147;
wire   [15:0] corHelperINeg_V_10_5_fu_2964_p2;
reg   [15:0] corHelperINeg_V_10_5_reg_6152;
wire   [15:0] corHelperQNeg_V_10_5_fu_3010_p2;
reg   [15:0] corHelperQNeg_V_10_5_reg_6157;
wire   [15:0] corHelperIPos_V_9_2_fu_3168_p2;
reg   [15:0] corHelperIPos_V_9_2_reg_6162;
wire   [15:0] corHelperQPos_V_9_2_fu_3214_p2;
reg   [15:0] corHelperQPos_V_9_2_reg_6167;
wire   [15:0] corHelperINeg_V_9_5_fu_3260_p2;
reg   [15:0] corHelperINeg_V_9_5_reg_6172;
wire   [15:0] corHelperQNeg_V_9_5_fu_3306_p2;
reg   [15:0] corHelperQNeg_V_9_5_reg_6177;
wire   [15:0] corHelperIPos_V_8_2_fu_3464_p2;
reg   [15:0] corHelperIPos_V_8_2_reg_6182;
wire   [15:0] corHelperQPos_V_8_2_fu_3510_p2;
reg   [15:0] corHelperQPos_V_8_2_reg_6187;
wire   [15:0] corHelperINeg_V_8_5_fu_3556_p2;
reg   [15:0] corHelperINeg_V_8_5_reg_6192;
wire   [15:0] corHelperQNeg_V_8_5_fu_3602_p2;
reg   [15:0] corHelperQNeg_V_8_5_reg_6197;
wire   [15:0] corHelperIPos_V_7_2_fu_3760_p2;
reg   [15:0] corHelperIPos_V_7_2_reg_6202;
wire   [15:0] corHelperQPos_V_7_2_fu_3806_p2;
reg   [15:0] corHelperQPos_V_7_2_reg_6207;
wire   [15:0] corHelperINeg_V_7_5_fu_3852_p2;
reg   [15:0] corHelperINeg_V_7_5_reg_6212;
wire   [15:0] corHelperQNeg_V_7_5_fu_3898_p2;
reg   [15:0] corHelperQNeg_V_7_5_reg_6217;
wire   [15:0] corHelperIPos_V_6_2_fu_4056_p2;
reg   [15:0] corHelperIPos_V_6_2_reg_6222;
wire   [15:0] corHelperQPos_V_6_2_fu_4102_p2;
reg   [15:0] corHelperQPos_V_6_2_reg_6227;
wire   [15:0] corHelperINeg_V_6_5_fu_4148_p2;
reg   [15:0] corHelperINeg_V_6_5_reg_6232;
wire   [15:0] corHelperQNeg_V_6_5_fu_4194_p2;
reg   [15:0] corHelperQNeg_V_6_5_reg_6237;
wire   [15:0] corHelperIPos_V_5_2_fu_4352_p2;
reg   [15:0] corHelperIPos_V_5_2_reg_6242;
wire   [15:0] corHelperQPos_V_5_2_fu_4398_p2;
reg   [15:0] corHelperQPos_V_5_2_reg_6247;
wire   [15:0] corHelperINeg_V_5_5_fu_4444_p2;
reg   [15:0] corHelperINeg_V_5_5_reg_6252;
wire   [15:0] corHelperQNeg_V_5_5_fu_4490_p2;
reg   [15:0] corHelperQNeg_V_5_5_reg_6257;
wire   [15:0] corHelperIPos_V_4_2_fu_4648_p2;
reg   [15:0] corHelperIPos_V_4_2_reg_6262;
wire   [15:0] corHelperQPos_V_4_2_fu_4694_p2;
reg   [15:0] corHelperQPos_V_4_2_reg_6267;
wire   [15:0] corHelperINeg_V_4_5_fu_4740_p2;
reg   [15:0] corHelperINeg_V_4_5_reg_6272;
wire   [15:0] corHelperQNeg_V_4_5_fu_4786_p2;
reg   [15:0] corHelperQNeg_V_4_5_reg_6277;
wire   [15:0] corHelperIPos_V_3_2_fu_4944_p2;
reg   [15:0] corHelperIPos_V_3_2_reg_6282;
wire   [15:0] corHelperQPos_V_3_2_fu_4990_p2;
reg   [15:0] corHelperQPos_V_3_2_reg_6287;
wire   [15:0] corHelperINeg_V_3_5_fu_5036_p2;
reg   [15:0] corHelperINeg_V_3_5_reg_6292;
wire   [15:0] corHelperQNeg_V_3_5_fu_5082_p2;
reg   [15:0] corHelperQNeg_V_3_5_reg_6297;
wire   [15:0] corHelperIPos_V_2_2_fu_5240_p2;
reg   [15:0] corHelperIPos_V_2_2_reg_6302;
wire   [15:0] corHelperQPos_V_2_2_fu_5286_p2;
reg   [15:0] corHelperQPos_V_2_2_reg_6307;
wire   [15:0] corHelperINeg_V_2_5_fu_5332_p2;
reg   [15:0] corHelperINeg_V_2_5_reg_6312;
wire   [15:0] corHelperQNeg_V_2_5_fu_5378_p2;
reg   [15:0] corHelperQNeg_V_2_5_reg_6317;
wire   [15:0] corHelperIPos_V_1_2_fu_5536_p2;
reg   [15:0] corHelperIPos_V_1_2_reg_6322;
wire   [15:0] corHelperQPos_V_1_2_fu_5582_p2;
reg   [15:0] corHelperQPos_V_1_2_reg_6327;
wire   [15:0] corHelperINeg_V_1_5_fu_5628_p2;
reg   [15:0] corHelperINeg_V_1_5_reg_6332;
wire   [15:0] corHelperQNeg_V_1_5_fu_5674_p2;
reg   [15:0] corHelperQNeg_V_1_5_reg_6337;
wire   [15:0] corHelperIPos_V_6_fu_5832_p2;
reg   [15:0] corHelperIPos_V_6_reg_6342;
wire   [15:0] corHelperQPos_V_6_fu_5878_p2;
reg   [15:0] corHelperQPos_V_6_reg_6347;
wire   [15:0] corHelperINeg_V_6_fu_5924_p2;
reg   [15:0] corHelperINeg_V_6_reg_6352;
wire   [15:0] corHelperQNeg_V_6_fu_5970_p2;
reg   [15:0] corHelperQNeg_V_6_reg_6357;
wire  signed [15:0] resi_V_2_fu_5994_p3;
reg  signed [15:0] resi_V_2_reg_6362;
wire    ap_CS_fsm_state3;
wire  signed [15:0] resq_V_2_fu_6014_p3;
reg  signed [15:0] resq_V_2_reg_6368;
reg   [15:0] p_01915_s_reg_1076;
wire    ap_CS_fsm_state2;
reg   [15:0] p_01909_s_reg_1117;
reg   [15:0] p_01903_s_reg_1158;
reg   [15:0] p_01925_s_reg_1199;
wire   [15:0] tmp2_fu_1362_p2;
wire   [15:0] tmp1_fu_1356_p2;
wire   [15:0] tmp5_fu_1380_p2;
wire   [15:0] tmp4_fu_1374_p2;
wire   [15:0] tmp3_fu_1386_p2;
wire   [15:0] tmp_fu_1368_p2;
wire   [15:0] tmp8_fu_1408_p2;
wire   [15:0] tmp7_fu_1402_p2;
wire   [15:0] tmp11_fu_1426_p2;
wire   [15:0] tmp10_fu_1420_p2;
wire   [15:0] tmp9_fu_1432_p2;
wire   [15:0] tmp6_fu_1414_p2;
wire   [15:0] tmp14_fu_1454_p2;
wire   [15:0] tmp13_fu_1448_p2;
wire   [15:0] tmp17_fu_1472_p2;
wire   [15:0] tmp16_fu_1466_p2;
wire   [15:0] tmp15_fu_1478_p2;
wire   [15:0] tmp12_fu_1460_p2;
wire   [15:0] tmp20_fu_1500_p2;
wire   [15:0] tmp19_fu_1494_p2;
wire   [15:0] tmp23_fu_1518_p2;
wire   [15:0] tmp22_fu_1512_p2;
wire   [15:0] tmp21_fu_1524_p2;
wire   [15:0] tmp18_fu_1506_p2;
wire   [15:0] tmp26_fu_1658_p2;
wire   [15:0] tmp25_fu_1652_p2;
wire   [15:0] tmp29_fu_1676_p2;
wire   [15:0] tmp28_fu_1670_p2;
wire   [15:0] tmp27_fu_1682_p2;
wire   [15:0] tmp24_fu_1664_p2;
wire   [15:0] tmp32_fu_1704_p2;
wire   [15:0] tmp31_fu_1698_p2;
wire   [15:0] tmp35_fu_1722_p2;
wire   [15:0] tmp34_fu_1716_p2;
wire   [15:0] tmp33_fu_1728_p2;
wire   [15:0] tmp30_fu_1710_p2;
wire   [15:0] tmp38_fu_1750_p2;
wire   [15:0] tmp37_fu_1744_p2;
wire   [15:0] tmp41_fu_1768_p2;
wire   [15:0] tmp40_fu_1762_p2;
wire   [15:0] tmp39_fu_1774_p2;
wire   [15:0] tmp36_fu_1756_p2;
wire   [15:0] tmp44_fu_1796_p2;
wire   [15:0] tmp43_fu_1790_p2;
wire   [15:0] tmp47_fu_1814_p2;
wire   [15:0] tmp46_fu_1808_p2;
wire   [15:0] tmp45_fu_1820_p2;
wire   [15:0] tmp42_fu_1802_p2;
wire   [15:0] tmp50_fu_1954_p2;
wire   [15:0] tmp49_fu_1948_p2;
wire   [15:0] tmp53_fu_1972_p2;
wire   [15:0] tmp52_fu_1966_p2;
wire   [15:0] tmp51_fu_1978_p2;
wire   [15:0] tmp48_fu_1960_p2;
wire   [15:0] tmp56_fu_2000_p2;
wire   [15:0] tmp55_fu_1994_p2;
wire   [15:0] tmp59_fu_2018_p2;
wire   [15:0] tmp58_fu_2012_p2;
wire   [15:0] tmp57_fu_2024_p2;
wire   [15:0] tmp54_fu_2006_p2;
wire   [15:0] tmp62_fu_2046_p2;
wire   [15:0] tmp61_fu_2040_p2;
wire   [15:0] tmp65_fu_2064_p2;
wire   [15:0] tmp64_fu_2058_p2;
wire   [15:0] tmp63_fu_2070_p2;
wire   [15:0] tmp60_fu_2052_p2;
wire   [15:0] tmp68_fu_2092_p2;
wire   [15:0] tmp67_fu_2086_p2;
wire   [15:0] tmp71_fu_2110_p2;
wire   [15:0] tmp70_fu_2104_p2;
wire   [15:0] tmp69_fu_2116_p2;
wire   [15:0] tmp66_fu_2098_p2;
wire   [15:0] tmp74_fu_2250_p2;
wire   [15:0] tmp73_fu_2244_p2;
wire   [15:0] tmp77_fu_2268_p2;
wire   [15:0] tmp76_fu_2262_p2;
wire   [15:0] tmp75_fu_2274_p2;
wire   [15:0] tmp72_fu_2256_p2;
wire   [15:0] tmp80_fu_2296_p2;
wire   [15:0] tmp79_fu_2290_p2;
wire   [15:0] tmp83_fu_2314_p2;
wire   [15:0] tmp82_fu_2308_p2;
wire   [15:0] tmp81_fu_2320_p2;
wire   [15:0] tmp78_fu_2302_p2;
wire   [15:0] tmp86_fu_2342_p2;
wire   [15:0] tmp85_fu_2336_p2;
wire   [15:0] tmp89_fu_2360_p2;
wire   [15:0] tmp88_fu_2354_p2;
wire   [15:0] tmp87_fu_2366_p2;
wire   [15:0] tmp84_fu_2348_p2;
wire   [15:0] tmp92_fu_2388_p2;
wire   [15:0] tmp91_fu_2382_p2;
wire   [15:0] tmp95_fu_2406_p2;
wire   [15:0] tmp94_fu_2400_p2;
wire   [15:0] tmp93_fu_2412_p2;
wire   [15:0] tmp90_fu_2394_p2;
wire   [15:0] tmp98_fu_2546_p2;
wire   [15:0] tmp97_fu_2540_p2;
wire   [15:0] tmp101_fu_2564_p2;
wire   [15:0] tmp100_fu_2558_p2;
wire   [15:0] tmp99_fu_2570_p2;
wire   [15:0] tmp96_fu_2552_p2;
wire   [15:0] tmp104_fu_2592_p2;
wire   [15:0] tmp103_fu_2586_p2;
wire   [15:0] tmp107_fu_2610_p2;
wire   [15:0] tmp106_fu_2604_p2;
wire   [15:0] tmp105_fu_2616_p2;
wire   [15:0] tmp102_fu_2598_p2;
wire   [15:0] tmp110_fu_2638_p2;
wire   [15:0] tmp109_fu_2632_p2;
wire   [15:0] tmp113_fu_2656_p2;
wire   [15:0] tmp112_fu_2650_p2;
wire   [15:0] tmp111_fu_2662_p2;
wire   [15:0] tmp108_fu_2644_p2;
wire   [15:0] tmp116_fu_2684_p2;
wire   [15:0] tmp115_fu_2678_p2;
wire   [15:0] tmp119_fu_2702_p2;
wire   [15:0] tmp118_fu_2696_p2;
wire   [15:0] tmp117_fu_2708_p2;
wire   [15:0] tmp114_fu_2690_p2;
wire   [15:0] tmp122_fu_2842_p2;
wire   [15:0] tmp121_fu_2836_p2;
wire   [15:0] tmp125_fu_2860_p2;
wire   [15:0] tmp124_fu_2854_p2;
wire   [15:0] tmp123_fu_2866_p2;
wire   [15:0] tmp120_fu_2848_p2;
wire   [15:0] tmp128_fu_2888_p2;
wire   [15:0] tmp127_fu_2882_p2;
wire   [15:0] tmp131_fu_2906_p2;
wire   [15:0] tmp130_fu_2900_p2;
wire   [15:0] tmp129_fu_2912_p2;
wire   [15:0] tmp126_fu_2894_p2;
wire   [15:0] tmp134_fu_2934_p2;
wire   [15:0] tmp133_fu_2928_p2;
wire   [15:0] tmp137_fu_2952_p2;
wire   [15:0] tmp136_fu_2946_p2;
wire   [15:0] tmp135_fu_2958_p2;
wire   [15:0] tmp132_fu_2940_p2;
wire   [15:0] tmp140_fu_2980_p2;
wire   [15:0] tmp139_fu_2974_p2;
wire   [15:0] tmp143_fu_2998_p2;
wire   [15:0] tmp142_fu_2992_p2;
wire   [15:0] tmp141_fu_3004_p2;
wire   [15:0] tmp138_fu_2986_p2;
wire   [15:0] tmp146_fu_3138_p2;
wire   [15:0] tmp145_fu_3132_p2;
wire   [15:0] tmp149_fu_3156_p2;
wire   [15:0] tmp148_fu_3150_p2;
wire   [15:0] tmp147_fu_3162_p2;
wire   [15:0] tmp144_fu_3144_p2;
wire   [15:0] tmp152_fu_3184_p2;
wire   [15:0] tmp151_fu_3178_p2;
wire   [15:0] tmp155_fu_3202_p2;
wire   [15:0] tmp154_fu_3196_p2;
wire   [15:0] tmp153_fu_3208_p2;
wire   [15:0] tmp150_fu_3190_p2;
wire   [15:0] tmp158_fu_3230_p2;
wire   [15:0] tmp157_fu_3224_p2;
wire   [15:0] tmp161_fu_3248_p2;
wire   [15:0] tmp160_fu_3242_p2;
wire   [15:0] tmp159_fu_3254_p2;
wire   [15:0] tmp156_fu_3236_p2;
wire   [15:0] tmp164_fu_3276_p2;
wire   [15:0] tmp163_fu_3270_p2;
wire   [15:0] tmp167_fu_3294_p2;
wire   [15:0] tmp166_fu_3288_p2;
wire   [15:0] tmp165_fu_3300_p2;
wire   [15:0] tmp162_fu_3282_p2;
wire   [15:0] tmp170_fu_3434_p2;
wire   [15:0] tmp169_fu_3428_p2;
wire   [15:0] tmp173_fu_3452_p2;
wire   [15:0] tmp172_fu_3446_p2;
wire   [15:0] tmp171_fu_3458_p2;
wire   [15:0] tmp168_fu_3440_p2;
wire   [15:0] tmp176_fu_3480_p2;
wire   [15:0] tmp175_fu_3474_p2;
wire   [15:0] tmp179_fu_3498_p2;
wire   [15:0] tmp178_fu_3492_p2;
wire   [15:0] tmp177_fu_3504_p2;
wire   [15:0] tmp174_fu_3486_p2;
wire   [15:0] tmp182_fu_3526_p2;
wire   [15:0] tmp181_fu_3520_p2;
wire   [15:0] tmp185_fu_3544_p2;
wire   [15:0] tmp184_fu_3538_p2;
wire   [15:0] tmp183_fu_3550_p2;
wire   [15:0] tmp180_fu_3532_p2;
wire   [15:0] tmp188_fu_3572_p2;
wire   [15:0] tmp187_fu_3566_p2;
wire   [15:0] tmp191_fu_3590_p2;
wire   [15:0] tmp190_fu_3584_p2;
wire   [15:0] tmp189_fu_3596_p2;
wire   [15:0] tmp186_fu_3578_p2;
wire   [15:0] tmp194_fu_3730_p2;
wire   [15:0] tmp193_fu_3724_p2;
wire   [15:0] tmp197_fu_3748_p2;
wire   [15:0] tmp196_fu_3742_p2;
wire   [15:0] tmp195_fu_3754_p2;
wire   [15:0] tmp192_fu_3736_p2;
wire   [15:0] tmp200_fu_3776_p2;
wire   [15:0] tmp199_fu_3770_p2;
wire   [15:0] tmp203_fu_3794_p2;
wire   [15:0] tmp202_fu_3788_p2;
wire   [15:0] tmp201_fu_3800_p2;
wire   [15:0] tmp198_fu_3782_p2;
wire   [15:0] tmp206_fu_3822_p2;
wire   [15:0] tmp205_fu_3816_p2;
wire   [15:0] tmp209_fu_3840_p2;
wire   [15:0] tmp208_fu_3834_p2;
wire   [15:0] tmp207_fu_3846_p2;
wire   [15:0] tmp204_fu_3828_p2;
wire   [15:0] tmp212_fu_3868_p2;
wire   [15:0] tmp211_fu_3862_p2;
wire   [15:0] tmp215_fu_3886_p2;
wire   [15:0] tmp214_fu_3880_p2;
wire   [15:0] tmp213_fu_3892_p2;
wire   [15:0] tmp210_fu_3874_p2;
wire   [15:0] tmp218_fu_4026_p2;
wire   [15:0] tmp217_fu_4020_p2;
wire   [15:0] tmp221_fu_4044_p2;
wire   [15:0] tmp220_fu_4038_p2;
wire   [15:0] tmp219_fu_4050_p2;
wire   [15:0] tmp216_fu_4032_p2;
wire   [15:0] tmp224_fu_4072_p2;
wire   [15:0] tmp223_fu_4066_p2;
wire   [15:0] tmp227_fu_4090_p2;
wire   [15:0] tmp226_fu_4084_p2;
wire   [15:0] tmp225_fu_4096_p2;
wire   [15:0] tmp222_fu_4078_p2;
wire   [15:0] tmp230_fu_4118_p2;
wire   [15:0] tmp229_fu_4112_p2;
wire   [15:0] tmp233_fu_4136_p2;
wire   [15:0] tmp232_fu_4130_p2;
wire   [15:0] tmp231_fu_4142_p2;
wire   [15:0] tmp228_fu_4124_p2;
wire   [15:0] tmp236_fu_4164_p2;
wire   [15:0] tmp235_fu_4158_p2;
wire   [15:0] tmp239_fu_4182_p2;
wire   [15:0] tmp238_fu_4176_p2;
wire   [15:0] tmp237_fu_4188_p2;
wire   [15:0] tmp234_fu_4170_p2;
wire   [15:0] tmp242_fu_4322_p2;
wire   [15:0] tmp241_fu_4316_p2;
wire   [15:0] tmp245_fu_4340_p2;
wire   [15:0] tmp244_fu_4334_p2;
wire   [15:0] tmp243_fu_4346_p2;
wire   [15:0] tmp240_fu_4328_p2;
wire   [15:0] tmp248_fu_4368_p2;
wire   [15:0] tmp247_fu_4362_p2;
wire   [15:0] tmp251_fu_4386_p2;
wire   [15:0] tmp250_fu_4380_p2;
wire   [15:0] tmp249_fu_4392_p2;
wire   [15:0] tmp246_fu_4374_p2;
wire   [15:0] tmp254_fu_4414_p2;
wire   [15:0] tmp253_fu_4408_p2;
wire   [15:0] tmp257_fu_4432_p2;
wire   [15:0] tmp256_fu_4426_p2;
wire   [15:0] tmp255_fu_4438_p2;
wire   [15:0] tmp252_fu_4420_p2;
wire   [15:0] tmp260_fu_4460_p2;
wire   [15:0] tmp259_fu_4454_p2;
wire   [15:0] tmp263_fu_4478_p2;
wire   [15:0] tmp262_fu_4472_p2;
wire   [15:0] tmp261_fu_4484_p2;
wire   [15:0] tmp258_fu_4466_p2;
wire   [15:0] tmp266_fu_4618_p2;
wire   [15:0] tmp265_fu_4612_p2;
wire   [15:0] tmp269_fu_4636_p2;
wire   [15:0] tmp268_fu_4630_p2;
wire   [15:0] tmp267_fu_4642_p2;
wire   [15:0] tmp264_fu_4624_p2;
wire   [15:0] tmp272_fu_4664_p2;
wire   [15:0] tmp271_fu_4658_p2;
wire   [15:0] tmp275_fu_4682_p2;
wire   [15:0] tmp274_fu_4676_p2;
wire   [15:0] tmp273_fu_4688_p2;
wire   [15:0] tmp270_fu_4670_p2;
wire   [15:0] tmp278_fu_4710_p2;
wire   [15:0] tmp277_fu_4704_p2;
wire   [15:0] tmp281_fu_4728_p2;
wire   [15:0] tmp280_fu_4722_p2;
wire   [15:0] tmp279_fu_4734_p2;
wire   [15:0] tmp276_fu_4716_p2;
wire   [15:0] tmp284_fu_4756_p2;
wire   [15:0] tmp283_fu_4750_p2;
wire   [15:0] tmp287_fu_4774_p2;
wire   [15:0] tmp286_fu_4768_p2;
wire   [15:0] tmp285_fu_4780_p2;
wire   [15:0] tmp282_fu_4762_p2;
wire   [15:0] tmp290_fu_4914_p2;
wire   [15:0] tmp289_fu_4908_p2;
wire   [15:0] tmp293_fu_4932_p2;
wire   [15:0] tmp292_fu_4926_p2;
wire   [15:0] tmp291_fu_4938_p2;
wire   [15:0] tmp288_fu_4920_p2;
wire   [15:0] tmp296_fu_4960_p2;
wire   [15:0] tmp295_fu_4954_p2;
wire   [15:0] tmp299_fu_4978_p2;
wire   [15:0] tmp298_fu_4972_p2;
wire   [15:0] tmp297_fu_4984_p2;
wire   [15:0] tmp294_fu_4966_p2;
wire   [15:0] tmp302_fu_5006_p2;
wire   [15:0] tmp301_fu_5000_p2;
wire   [15:0] tmp305_fu_5024_p2;
wire   [15:0] tmp304_fu_5018_p2;
wire   [15:0] tmp303_fu_5030_p2;
wire   [15:0] tmp300_fu_5012_p2;
wire   [15:0] tmp308_fu_5052_p2;
wire   [15:0] tmp307_fu_5046_p2;
wire   [15:0] tmp311_fu_5070_p2;
wire   [15:0] tmp310_fu_5064_p2;
wire   [15:0] tmp309_fu_5076_p2;
wire   [15:0] tmp306_fu_5058_p2;
wire   [15:0] tmp314_fu_5210_p2;
wire   [15:0] tmp313_fu_5204_p2;
wire   [15:0] tmp317_fu_5228_p2;
wire   [15:0] tmp316_fu_5222_p2;
wire   [15:0] tmp315_fu_5234_p2;
wire   [15:0] tmp312_fu_5216_p2;
wire   [15:0] tmp320_fu_5256_p2;
wire   [15:0] tmp319_fu_5250_p2;
wire   [15:0] tmp323_fu_5274_p2;
wire   [15:0] tmp322_fu_5268_p2;
wire   [15:0] tmp321_fu_5280_p2;
wire   [15:0] tmp318_fu_5262_p2;
wire   [15:0] tmp326_fu_5302_p2;
wire   [15:0] tmp325_fu_5296_p2;
wire   [15:0] tmp329_fu_5320_p2;
wire   [15:0] tmp328_fu_5314_p2;
wire   [15:0] tmp327_fu_5326_p2;
wire   [15:0] tmp324_fu_5308_p2;
wire   [15:0] tmp332_fu_5348_p2;
wire   [15:0] tmp331_fu_5342_p2;
wire   [15:0] tmp335_fu_5366_p2;
wire   [15:0] tmp334_fu_5360_p2;
wire   [15:0] tmp333_fu_5372_p2;
wire   [15:0] tmp330_fu_5354_p2;
wire   [15:0] tmp338_fu_5506_p2;
wire   [15:0] tmp337_fu_5500_p2;
wire   [15:0] tmp341_fu_5524_p2;
wire   [15:0] tmp340_fu_5518_p2;
wire   [15:0] tmp339_fu_5530_p2;
wire   [15:0] tmp336_fu_5512_p2;
wire   [15:0] tmp344_fu_5552_p2;
wire   [15:0] tmp343_fu_5546_p2;
wire   [15:0] tmp347_fu_5570_p2;
wire   [15:0] tmp346_fu_5564_p2;
wire   [15:0] tmp345_fu_5576_p2;
wire   [15:0] tmp342_fu_5558_p2;
wire   [15:0] tmp350_fu_5598_p2;
wire   [15:0] tmp349_fu_5592_p2;
wire   [15:0] tmp353_fu_5616_p2;
wire   [15:0] tmp352_fu_5610_p2;
wire   [15:0] tmp351_fu_5622_p2;
wire   [15:0] tmp348_fu_5604_p2;
wire   [15:0] tmp356_fu_5644_p2;
wire   [15:0] tmp355_fu_5638_p2;
wire   [15:0] tmp359_fu_5662_p2;
wire   [15:0] tmp358_fu_5656_p2;
wire   [15:0] tmp357_fu_5668_p2;
wire   [15:0] tmp354_fu_5650_p2;
wire   [15:0] tmp362_fu_5802_p2;
wire   [15:0] tmp361_fu_5796_p2;
wire   [15:0] tmp365_fu_5820_p2;
wire   [15:0] tmp364_fu_5814_p2;
wire   [15:0] tmp363_fu_5826_p2;
wire   [15:0] tmp360_fu_5808_p2;
wire   [15:0] tmp368_fu_5848_p2;
wire   [15:0] tmp367_fu_5842_p2;
wire   [15:0] tmp371_fu_5866_p2;
wire   [15:0] tmp370_fu_5860_p2;
wire   [15:0] tmp369_fu_5872_p2;
wire   [15:0] tmp366_fu_5854_p2;
wire   [15:0] tmp374_fu_5894_p2;
wire   [15:0] tmp373_fu_5888_p2;
wire   [15:0] tmp377_fu_5912_p2;
wire   [15:0] tmp376_fu_5906_p2;
wire   [15:0] tmp375_fu_5918_p2;
wire   [15:0] tmp372_fu_5900_p2;
wire   [15:0] tmp380_fu_5940_p2;
wire   [15:0] tmp379_fu_5934_p2;
wire   [15:0] tmp383_fu_5958_p2;
wire   [15:0] tmp382_fu_5952_p2;
wire   [15:0] tmp381_fu_5964_p2;
wire   [15:0] tmp378_fu_5946_p2;
wire   [0:0] tmp_s_fu_5976_p2;
wire   [15:0] resi_V_fu_5982_p2;
wire   [15:0] resi_V_1_fu_5988_p2;
wire   [15:0] resq_V_fu_6002_p2;
wire   [15:0] resq_V_1_fu_6008_p2;
wire  signed [15:0] grp_fu_6033_p2;
wire  signed [15:0] grp_fu_6028_p2;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state4;
wire   [31:0] p_Result_s_fu_6022_p3;
reg   [31:0] ap_return_preg;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_return_preg = 32'd0;
end

correlateTopPreambkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
correlateTopPreambkb_U516(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(resi_V_2_reg_6362),
    .din1(resi_V_2_reg_6362),
    .ce(1'b1),
    .dout(grp_fu_6028_p2)
);

correlateTopPreambkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
correlateTopPreambkb_U517(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(resq_V_2_reg_6368),
    .din1(resq_V_2_reg_6368),
    .ce(1'b1),
    .dout(grp_fu_6033_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_return_preg <= p_Result_s_fu_6022_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_6_reg_6357;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_1_5_reg_6337;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_2_5_reg_6317;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_3_5_reg_6297;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_4_5_reg_6277;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_5_5_reg_6257;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_6_5_reg_6237;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_7_5_reg_6217;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_8_5_reg_6197;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_9_5_reg_6177;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_10_5_reg_6157;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_11_5_reg_6137;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_12_5_reg_6117;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_13_5_reg_6097;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_14_5_reg_6077;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_15_5_reg_6057;
    end else if (~(1'b1 == 1'b1)) begin
        p_01903_s_reg_1158 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_6_reg_6342;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_1_2_reg_6322;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_2_2_reg_6302;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_3_2_reg_6282;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_4_2_reg_6262;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_5_2_reg_6242;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_6_2_reg_6222;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_7_2_reg_6202;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_8_2_reg_6182;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_9_2_reg_6162;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_10_2_reg_6142;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_11_2_reg_6122;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_12_2_reg_6102;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_13_2_reg_6082;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_14_2_reg_6062;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_15_2_reg_6042;
    end else if (~(1'b1 == 1'b1)) begin
        p_01909_s_reg_1117 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_6_reg_6352;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_1_5_reg_6332;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_2_5_reg_6312;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_3_5_reg_6292;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_4_5_reg_6272;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_5_5_reg_6252;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_6_5_reg_6232;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_7_5_reg_6212;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_8_5_reg_6192;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_9_5_reg_6172;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_10_5_reg_6152;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_11_5_reg_6132;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_12_5_reg_6112;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_13_5_reg_6092;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_14_5_reg_6072;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_15_5_reg_6052;
    end else if (~(1'b1 == 1'b1)) begin
        p_01915_s_reg_1076 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_6_reg_6347;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_1_2_reg_6327;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_2_2_reg_6307;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_3_2_reg_6287;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_4_2_reg_6267;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_5_2_reg_6247;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_6_2_reg_6227;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_7_2_reg_6207;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_8_2_reg_6187;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_9_2_reg_6167;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_10_2_reg_6147;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_11_2_reg_6127;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_12_2_reg_6107;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_13_2_reg_6087;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_14_2_reg_6067;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_15_2_reg_6047;
    end else if (~(1'b1 == 1'b1)) begin
        p_01925_s_reg_1199 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd10))) begin
        corHelperINeg_V_10_5_reg_6152 <= corHelperINeg_V_10_5_fu_2964_p2;
        corHelperIPos_V_10_2_reg_6142 <= corHelperIPos_V_10_2_fu_2872_p2;
        corHelperQNeg_V_10_5_reg_6157 <= corHelperQNeg_V_10_5_fu_3010_p2;
        corHelperQPos_V_10_2_reg_6147 <= corHelperQPos_V_10_2_fu_2918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd11))) begin
        corHelperINeg_V_11_5_reg_6132 <= corHelperINeg_V_11_5_fu_2668_p2;
        corHelperIPos_V_11_2_reg_6122 <= corHelperIPos_V_11_2_fu_2576_p2;
        corHelperQNeg_V_11_5_reg_6137 <= corHelperQNeg_V_11_5_fu_2714_p2;
        corHelperQPos_V_11_2_reg_6127 <= corHelperQPos_V_11_2_fu_2622_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd12))) begin
        corHelperINeg_V_12_5_reg_6112 <= corHelperINeg_V_12_5_fu_2372_p2;
        corHelperIPos_V_12_2_reg_6102 <= corHelperIPos_V_12_2_fu_2280_p2;
        corHelperQNeg_V_12_5_reg_6117 <= corHelperQNeg_V_12_5_fu_2418_p2;
        corHelperQPos_V_12_2_reg_6107 <= corHelperQPos_V_12_2_fu_2326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd13))) begin
        corHelperINeg_V_13_5_reg_6092 <= corHelperINeg_V_13_5_fu_2076_p2;
        corHelperIPos_V_13_2_reg_6082 <= corHelperIPos_V_13_2_fu_1984_p2;
        corHelperQNeg_V_13_5_reg_6097 <= corHelperQNeg_V_13_5_fu_2122_p2;
        corHelperQPos_V_13_2_reg_6087 <= corHelperQPos_V_13_2_fu_2030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd14))) begin
        corHelperINeg_V_14_5_reg_6072 <= corHelperINeg_V_14_5_fu_1780_p2;
        corHelperIPos_V_14_2_reg_6062 <= corHelperIPos_V_14_2_fu_1688_p2;
        corHelperQNeg_V_14_5_reg_6077 <= corHelperQNeg_V_14_5_fu_1826_p2;
        corHelperQPos_V_14_2_reg_6067 <= corHelperQPos_V_14_2_fu_1734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd15))) begin
        corHelperINeg_V_15_5_reg_6052 <= corHelperINeg_V_15_5_fu_1484_p2;
        corHelperIPos_V_15_2_reg_6042 <= corHelperIPos_V_15_2_fu_1392_p2;
        corHelperQNeg_V_15_5_reg_6057 <= corHelperQNeg_V_15_5_fu_1530_p2;
        corHelperQPos_V_15_2_reg_6047 <= corHelperQPos_V_15_2_fu_1438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd1))) begin
        corHelperINeg_V_1_5_reg_6332 <= corHelperINeg_V_1_5_fu_5628_p2;
        corHelperIPos_V_1_2_reg_6322 <= corHelperIPos_V_1_2_fu_5536_p2;
        corHelperQNeg_V_1_5_reg_6337 <= corHelperQNeg_V_1_5_fu_5674_p2;
        corHelperQPos_V_1_2_reg_6327 <= corHelperQPos_V_1_2_fu_5582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd2))) begin
        corHelperINeg_V_2_5_reg_6312 <= corHelperINeg_V_2_5_fu_5332_p2;
        corHelperIPos_V_2_2_reg_6302 <= corHelperIPos_V_2_2_fu_5240_p2;
        corHelperQNeg_V_2_5_reg_6317 <= corHelperQNeg_V_2_5_fu_5378_p2;
        corHelperQPos_V_2_2_reg_6307 <= corHelperQPos_V_2_2_fu_5286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd3))) begin
        corHelperINeg_V_3_5_reg_6292 <= corHelperINeg_V_3_5_fu_5036_p2;
        corHelperIPos_V_3_2_reg_6282 <= corHelperIPos_V_3_2_fu_4944_p2;
        corHelperQNeg_V_3_5_reg_6297 <= corHelperQNeg_V_3_5_fu_5082_p2;
        corHelperQPos_V_3_2_reg_6287 <= corHelperQPos_V_3_2_fu_4990_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd4))) begin
        corHelperINeg_V_4_5_reg_6272 <= corHelperINeg_V_4_5_fu_4740_p2;
        corHelperIPos_V_4_2_reg_6262 <= corHelperIPos_V_4_2_fu_4648_p2;
        corHelperQNeg_V_4_5_reg_6277 <= corHelperQNeg_V_4_5_fu_4786_p2;
        corHelperQPos_V_4_2_reg_6267 <= corHelperQPos_V_4_2_fu_4694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd5))) begin
        corHelperINeg_V_5_5_reg_6252 <= corHelperINeg_V_5_5_fu_4444_p2;
        corHelperIPos_V_5_2_reg_6242 <= corHelperIPos_V_5_2_fu_4352_p2;
        corHelperQNeg_V_5_5_reg_6257 <= corHelperQNeg_V_5_5_fu_4490_p2;
        corHelperQPos_V_5_2_reg_6247 <= corHelperQPos_V_5_2_fu_4398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd6))) begin
        corHelperINeg_V_6_5_reg_6232 <= corHelperINeg_V_6_5_fu_4148_p2;
        corHelperIPos_V_6_2_reg_6222 <= corHelperIPos_V_6_2_fu_4056_p2;
        corHelperQNeg_V_6_5_reg_6237 <= corHelperQNeg_V_6_5_fu_4194_p2;
        corHelperQPos_V_6_2_reg_6227 <= corHelperQPos_V_6_2_fu_4102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd0))) begin
        corHelperINeg_V_6_reg_6352 <= corHelperINeg_V_6_fu_5924_p2;
        corHelperIPos_V_6_reg_6342 <= corHelperIPos_V_6_fu_5832_p2;
        corHelperQNeg_V_6_reg_6357 <= corHelperQNeg_V_6_fu_5970_p2;
        corHelperQPos_V_6_reg_6347 <= corHelperQPos_V_6_fu_5878_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd7))) begin
        corHelperINeg_V_7_5_reg_6212 <= corHelperINeg_V_7_5_fu_3852_p2;
        corHelperIPos_V_7_2_reg_6202 <= corHelperIPos_V_7_2_fu_3760_p2;
        corHelperQNeg_V_7_5_reg_6217 <= corHelperQNeg_V_7_5_fu_3898_p2;
        corHelperQPos_V_7_2_reg_6207 <= corHelperQPos_V_7_2_fu_3806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd8))) begin
        corHelperINeg_V_8_5_reg_6192 <= corHelperINeg_V_8_5_fu_3556_p2;
        corHelperIPos_V_8_2_reg_6182 <= corHelperIPos_V_8_2_fu_3464_p2;
        corHelperQNeg_V_8_5_reg_6197 <= corHelperQNeg_V_8_5_fu_3602_p2;
        corHelperQPos_V_8_2_reg_6187 <= corHelperQPos_V_8_2_fu_3510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd9))) begin
        corHelperINeg_V_9_5_reg_6172 <= corHelperINeg_V_9_5_fu_3260_p2;
        corHelperIPos_V_9_2_reg_6162 <= corHelperIPos_V_9_2_fu_3168_p2;
        corHelperQNeg_V_9_5_reg_6177 <= corHelperQNeg_V_9_5_fu_3306_p2;
        corHelperQPos_V_9_2_reg_6167 <= corHelperQPos_V_9_2_fu_3214_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        resi_V_2_reg_6362 <= resi_V_2_fu_5994_p3;
        resq_V_2_reg_6368 <= resq_V_2_fu_6014_p3;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_return = p_Result_s_fu_6022_p3;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(1'b1 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign corHelperINeg_V_10_5_fu_2964_p2 = (tmp135_fu_2958_p2 + tmp132_fu_2940_p2);

assign corHelperINeg_V_11_5_fu_2668_p2 = (tmp111_fu_2662_p2 + tmp108_fu_2644_p2);

assign corHelperINeg_V_12_5_fu_2372_p2 = (tmp87_fu_2366_p2 + tmp84_fu_2348_p2);

assign corHelperINeg_V_13_5_fu_2076_p2 = (tmp63_fu_2070_p2 + tmp60_fu_2052_p2);

assign corHelperINeg_V_14_5_fu_1780_p2 = (tmp39_fu_1774_p2 + tmp36_fu_1756_p2);

assign corHelperINeg_V_15_5_fu_1484_p2 = (tmp15_fu_1478_p2 + tmp12_fu_1460_p2);

assign corHelperINeg_V_1_5_fu_5628_p2 = (tmp351_fu_5622_p2 + tmp348_fu_5604_p2);

assign corHelperINeg_V_2_5_fu_5332_p2 = (tmp327_fu_5326_p2 + tmp324_fu_5308_p2);

assign corHelperINeg_V_3_5_fu_5036_p2 = (tmp303_fu_5030_p2 + tmp300_fu_5012_p2);

assign corHelperINeg_V_4_5_fu_4740_p2 = (tmp279_fu_4734_p2 + tmp276_fu_4716_p2);

assign corHelperINeg_V_5_5_fu_4444_p2 = (tmp255_fu_4438_p2 + tmp252_fu_4420_p2);

assign corHelperINeg_V_6_5_fu_4148_p2 = (tmp231_fu_4142_p2 + tmp228_fu_4124_p2);

assign corHelperINeg_V_6_fu_5924_p2 = (tmp375_fu_5918_p2 + tmp372_fu_5900_p2);

assign corHelperINeg_V_7_5_fu_3852_p2 = (tmp207_fu_3846_p2 + tmp204_fu_3828_p2);

assign corHelperINeg_V_8_5_fu_3556_p2 = (tmp183_fu_3550_p2 + tmp180_fu_3532_p2);

assign corHelperINeg_V_9_5_fu_3260_p2 = (tmp159_fu_3254_p2 + tmp156_fu_3236_p2);

assign corHelperIPos_V_10_2_fu_2872_p2 = (tmp123_fu_2866_p2 + tmp120_fu_2848_p2);

assign corHelperIPos_V_11_2_fu_2576_p2 = (tmp99_fu_2570_p2 + tmp96_fu_2552_p2);

assign corHelperIPos_V_12_2_fu_2280_p2 = (tmp75_fu_2274_p2 + tmp72_fu_2256_p2);

assign corHelperIPos_V_13_2_fu_1984_p2 = (tmp51_fu_1978_p2 + tmp48_fu_1960_p2);

assign corHelperIPos_V_14_2_fu_1688_p2 = (tmp27_fu_1682_p2 + tmp24_fu_1664_p2);

assign corHelperIPos_V_15_2_fu_1392_p2 = (tmp3_fu_1386_p2 + tmp_fu_1368_p2);

assign corHelperIPos_V_1_2_fu_5536_p2 = (tmp339_fu_5530_p2 + tmp336_fu_5512_p2);

assign corHelperIPos_V_2_2_fu_5240_p2 = (tmp315_fu_5234_p2 + tmp312_fu_5216_p2);

assign corHelperIPos_V_3_2_fu_4944_p2 = (tmp291_fu_4938_p2 + tmp288_fu_4920_p2);

assign corHelperIPos_V_4_2_fu_4648_p2 = (tmp267_fu_4642_p2 + tmp264_fu_4624_p2);

assign corHelperIPos_V_5_2_fu_4352_p2 = (tmp243_fu_4346_p2 + tmp240_fu_4328_p2);

assign corHelperIPos_V_6_2_fu_4056_p2 = (tmp219_fu_4050_p2 + tmp216_fu_4032_p2);

assign corHelperIPos_V_6_fu_5832_p2 = (tmp363_fu_5826_p2 + tmp360_fu_5808_p2);

assign corHelperIPos_V_7_2_fu_3760_p2 = (tmp195_fu_3754_p2 + tmp192_fu_3736_p2);

assign corHelperIPos_V_8_2_fu_3464_p2 = (tmp171_fu_3458_p2 + tmp168_fu_3440_p2);

assign corHelperIPos_V_9_2_fu_3168_p2 = (tmp147_fu_3162_p2 + tmp144_fu_3144_p2);

assign corHelperQNeg_V_10_5_fu_3010_p2 = (tmp141_fu_3004_p2 + tmp138_fu_2986_p2);

assign corHelperQNeg_V_11_5_fu_2714_p2 = (tmp117_fu_2708_p2 + tmp114_fu_2690_p2);

assign corHelperQNeg_V_12_5_fu_2418_p2 = (tmp93_fu_2412_p2 + tmp90_fu_2394_p2);

assign corHelperQNeg_V_13_5_fu_2122_p2 = (tmp69_fu_2116_p2 + tmp66_fu_2098_p2);

assign corHelperQNeg_V_14_5_fu_1826_p2 = (tmp45_fu_1820_p2 + tmp42_fu_1802_p2);

assign corHelperQNeg_V_15_5_fu_1530_p2 = (tmp21_fu_1524_p2 + tmp18_fu_1506_p2);

assign corHelperQNeg_V_1_5_fu_5674_p2 = (tmp357_fu_5668_p2 + tmp354_fu_5650_p2);

assign corHelperQNeg_V_2_5_fu_5378_p2 = (tmp333_fu_5372_p2 + tmp330_fu_5354_p2);

assign corHelperQNeg_V_3_5_fu_5082_p2 = (tmp309_fu_5076_p2 + tmp306_fu_5058_p2);

assign corHelperQNeg_V_4_5_fu_4786_p2 = (tmp285_fu_4780_p2 + tmp282_fu_4762_p2);

assign corHelperQNeg_V_5_5_fu_4490_p2 = (tmp261_fu_4484_p2 + tmp258_fu_4466_p2);

assign corHelperQNeg_V_6_5_fu_4194_p2 = (tmp237_fu_4188_p2 + tmp234_fu_4170_p2);

assign corHelperQNeg_V_6_fu_5970_p2 = (tmp381_fu_5964_p2 + tmp378_fu_5946_p2);

assign corHelperQNeg_V_7_5_fu_3898_p2 = (tmp213_fu_3892_p2 + tmp210_fu_3874_p2);

assign corHelperQNeg_V_8_5_fu_3602_p2 = (tmp189_fu_3596_p2 + tmp186_fu_3578_p2);

assign corHelperQNeg_V_9_5_fu_3306_p2 = (tmp165_fu_3300_p2 + tmp162_fu_3282_p2);

assign corHelperQPos_V_10_2_fu_2918_p2 = (tmp129_fu_2912_p2 + tmp126_fu_2894_p2);

assign corHelperQPos_V_11_2_fu_2622_p2 = (tmp105_fu_2616_p2 + tmp102_fu_2598_p2);

assign corHelperQPos_V_12_2_fu_2326_p2 = (tmp81_fu_2320_p2 + tmp78_fu_2302_p2);

assign corHelperQPos_V_13_2_fu_2030_p2 = (tmp57_fu_2024_p2 + tmp54_fu_2006_p2);

assign corHelperQPos_V_14_2_fu_1734_p2 = (tmp33_fu_1728_p2 + tmp30_fu_1710_p2);

assign corHelperQPos_V_15_2_fu_1438_p2 = (tmp9_fu_1432_p2 + tmp6_fu_1414_p2);

assign corHelperQPos_V_1_2_fu_5582_p2 = (tmp345_fu_5576_p2 + tmp342_fu_5558_p2);

assign corHelperQPos_V_2_2_fu_5286_p2 = (tmp321_fu_5280_p2 + tmp318_fu_5262_p2);

assign corHelperQPos_V_3_2_fu_4990_p2 = (tmp297_fu_4984_p2 + tmp294_fu_4966_p2);

assign corHelperQPos_V_4_2_fu_4694_p2 = (tmp273_fu_4688_p2 + tmp270_fu_4670_p2);

assign corHelperQPos_V_5_2_fu_4398_p2 = (tmp249_fu_4392_p2 + tmp246_fu_4374_p2);

assign corHelperQPos_V_6_2_fu_4102_p2 = (tmp225_fu_4096_p2 + tmp222_fu_4078_p2);

assign corHelperQPos_V_6_fu_5878_p2 = (tmp369_fu_5872_p2 + tmp366_fu_5854_p2);

assign corHelperQPos_V_7_2_fu_3806_p2 = (tmp201_fu_3800_p2 + tmp198_fu_3782_p2);

assign corHelperQPos_V_8_2_fu_3510_p2 = (tmp177_fu_3504_p2 + tmp174_fu_3486_p2);

assign corHelperQPos_V_9_2_fu_3214_p2 = (tmp153_fu_3208_p2 + tmp150_fu_3190_p2);

assign p_Result_s_fu_6022_p3 = {{grp_fu_6033_p2}, {grp_fu_6028_p2}};

assign phaseClass_V_read_read_fu_1070_p2 = phaseClass_V;

assign resi_V_1_fu_5988_p2 = (p_01915_s_reg_1076 - p_01909_s_reg_1117);

assign resi_V_2_fu_5994_p3 = ((tmp_s_fu_5976_p2[0:0] === 1'b1) ? resi_V_fu_5982_p2 : resi_V_1_fu_5988_p2);

assign resi_V_fu_5982_p2 = (p_01909_s_reg_1117 - p_01915_s_reg_1076);

assign resq_V_1_fu_6008_p2 = (p_01903_s_reg_1158 - p_01925_s_reg_1199);

assign resq_V_2_fu_6014_p3 = ((tmp_s_fu_5976_p2[0:0] === 1'b1) ? resq_V_fu_6002_p2 : resq_V_1_fu_6008_p2);

assign resq_V_fu_6002_p2 = (p_01925_s_reg_1199 - p_01903_s_reg_1158);

assign tmp100_fu_2558_p2 = (cor_phaseClass11i_V_6 + cor_phaseClass11i_V_4);

assign tmp101_fu_2564_p2 = (cor_phaseClass11i_V_3 + cor_phaseClass11i_V_1);

assign tmp102_fu_2598_p2 = (tmp104_fu_2592_p2 + tmp103_fu_2586_p2);

assign tmp103_fu_2586_p2 = (cor_phaseClass11q_V_10 + cor_phaseClass11q_V_11);

assign tmp104_fu_2592_p2 = (cor_phaseClass11q_V_9 + cor_phaseClass11q_V_8);

assign tmp105_fu_2616_p2 = (tmp107_fu_2610_p2 + tmp106_fu_2604_p2);

assign tmp106_fu_2604_p2 = (cor_phaseClass11q_V_6 + cor_phaseClass11q_V_4);

assign tmp107_fu_2610_p2 = (cor_phaseClass11q_V_3 + cor_phaseClass11q_V_1);

assign tmp108_fu_2644_p2 = (tmp110_fu_2638_p2 + tmp109_fu_2632_p2);

assign tmp109_fu_2632_p2 = (cor_phaseClass11i_V_14 + cor_phaseClass11i_V_15);

assign tmp10_fu_1420_p2 = (cor_phaseClass15q_V_6 + cor_phaseClass15q_V_4);

assign tmp110_fu_2638_p2 = (cor_phaseClass11i_V_13 + cor_phaseClass11i_V_12);

assign tmp111_fu_2662_p2 = (tmp113_fu_2656_p2 + tmp112_fu_2650_p2);

assign tmp112_fu_2650_p2 = (cor_phaseClass11i_V_7 + cor_phaseClass11i_V_5);

assign tmp113_fu_2656_p2 = (cor_phaseClass11i_V_2 + cor_phaseClass11i_V_s);

assign tmp114_fu_2690_p2 = (tmp116_fu_2684_p2 + tmp115_fu_2678_p2);

assign tmp115_fu_2678_p2 = (cor_phaseClass11q_V_14 + cor_phaseClass11q_V_15);

assign tmp116_fu_2684_p2 = (cor_phaseClass11q_V_13 + cor_phaseClass11q_V_12);

assign tmp117_fu_2708_p2 = (tmp119_fu_2702_p2 + tmp118_fu_2696_p2);

assign tmp118_fu_2696_p2 = (cor_phaseClass11q_V_7 + cor_phaseClass11q_V_5);

assign tmp119_fu_2702_p2 = (cor_phaseClass11q_V_2 + cor_phaseClass11q_V_s);

assign tmp11_fu_1426_p2 = (cor_phaseClass15q_V_3 + cor_phaseClass15q_V_1);

assign tmp120_fu_2848_p2 = (tmp122_fu_2842_p2 + tmp121_fu_2836_p2);

assign tmp121_fu_2836_p2 = (cor_phaseClass10i_V_10 + cor_phaseClass10i_V_11);

assign tmp122_fu_2842_p2 = (cor_phaseClass10i_V_9 + cor_phaseClass10i_V_8);

assign tmp123_fu_2866_p2 = (tmp125_fu_2860_p2 + tmp124_fu_2854_p2);

assign tmp124_fu_2854_p2 = (cor_phaseClass10i_V_6 + cor_phaseClass10i_V_4);

assign tmp125_fu_2860_p2 = (cor_phaseClass10i_V_3 + cor_phaseClass10i_V_1);

assign tmp126_fu_2894_p2 = (tmp128_fu_2888_p2 + tmp127_fu_2882_p2);

assign tmp127_fu_2882_p2 = (cor_phaseClass10q_V_10 + cor_phaseClass10q_V_11);

assign tmp128_fu_2888_p2 = (cor_phaseClass10q_V_9 + cor_phaseClass10q_V_8);

assign tmp129_fu_2912_p2 = (tmp131_fu_2906_p2 + tmp130_fu_2900_p2);

assign tmp12_fu_1460_p2 = (tmp14_fu_1454_p2 + tmp13_fu_1448_p2);

assign tmp130_fu_2900_p2 = (cor_phaseClass10q_V_6 + cor_phaseClass10q_V_4);

assign tmp131_fu_2906_p2 = (cor_phaseClass10q_V_3 + cor_phaseClass10q_V_1);

assign tmp132_fu_2940_p2 = (tmp134_fu_2934_p2 + tmp133_fu_2928_p2);

assign tmp133_fu_2928_p2 = (cor_phaseClass10i_V_14 + cor_phaseClass10i_V_15);

assign tmp134_fu_2934_p2 = (cor_phaseClass10i_V_13 + cor_phaseClass10i_V_12);

assign tmp135_fu_2958_p2 = (tmp137_fu_2952_p2 + tmp136_fu_2946_p2);

assign tmp136_fu_2946_p2 = (cor_phaseClass10i_V_7 + cor_phaseClass10i_V_5);

assign tmp137_fu_2952_p2 = (cor_phaseClass10i_V_2 + cor_phaseClass10i_V_s);

assign tmp138_fu_2986_p2 = (tmp140_fu_2980_p2 + tmp139_fu_2974_p2);

assign tmp139_fu_2974_p2 = (cor_phaseClass10q_V_14 + cor_phaseClass10q_V_15);

assign tmp13_fu_1448_p2 = (cor_phaseClass15i_V_14 + cor_phaseClass15i_V_15);

assign tmp140_fu_2980_p2 = (cor_phaseClass10q_V_13 + cor_phaseClass10q_V_12);

assign tmp141_fu_3004_p2 = (tmp143_fu_2998_p2 + tmp142_fu_2992_p2);

assign tmp142_fu_2992_p2 = (cor_phaseClass10q_V_7 + cor_phaseClass10q_V_5);

assign tmp143_fu_2998_p2 = (cor_phaseClass10q_V_2 + cor_phaseClass10q_V_s);

assign tmp144_fu_3144_p2 = (tmp146_fu_3138_p2 + tmp145_fu_3132_p2);

assign tmp145_fu_3132_p2 = (cor_phaseClass9i_V_10 + cor_phaseClass9i_V_11);

assign tmp146_fu_3138_p2 = (cor_phaseClass9i_V_9 + cor_phaseClass9i_V_8);

assign tmp147_fu_3162_p2 = (tmp149_fu_3156_p2 + tmp148_fu_3150_p2);

assign tmp148_fu_3150_p2 = (cor_phaseClass9i_V_6 + cor_phaseClass9i_V_4);

assign tmp149_fu_3156_p2 = (cor_phaseClass9i_V_3 + cor_phaseClass9i_V_1);

assign tmp14_fu_1454_p2 = (cor_phaseClass15i_V_13 + cor_phaseClass15i_V_12);

assign tmp150_fu_3190_p2 = (tmp152_fu_3184_p2 + tmp151_fu_3178_p2);

assign tmp151_fu_3178_p2 = (cor_phaseClass9q_V_10 + cor_phaseClass9q_V_11);

assign tmp152_fu_3184_p2 = (cor_phaseClass9q_V_9 + cor_phaseClass9q_V_8);

assign tmp153_fu_3208_p2 = (tmp155_fu_3202_p2 + tmp154_fu_3196_p2);

assign tmp154_fu_3196_p2 = (cor_phaseClass9q_V_6 + cor_phaseClass9q_V_4);

assign tmp155_fu_3202_p2 = (cor_phaseClass9q_V_3 + cor_phaseClass9q_V_1);

assign tmp156_fu_3236_p2 = (tmp158_fu_3230_p2 + tmp157_fu_3224_p2);

assign tmp157_fu_3224_p2 = (cor_phaseClass9i_V_14 + cor_phaseClass9i_V_15);

assign tmp158_fu_3230_p2 = (cor_phaseClass9i_V_13 + cor_phaseClass9i_V_12);

assign tmp159_fu_3254_p2 = (tmp161_fu_3248_p2 + tmp160_fu_3242_p2);

assign tmp15_fu_1478_p2 = (tmp17_fu_1472_p2 + tmp16_fu_1466_p2);

assign tmp160_fu_3242_p2 = (cor_phaseClass9i_V_7 + cor_phaseClass9i_V_5);

assign tmp161_fu_3248_p2 = (cor_phaseClass9i_V_2 + cor_phaseClass9i_V_0);

assign tmp162_fu_3282_p2 = (tmp164_fu_3276_p2 + tmp163_fu_3270_p2);

assign tmp163_fu_3270_p2 = (cor_phaseClass9q_V_14 + cor_phaseClass9q_V_15);

assign tmp164_fu_3276_p2 = (cor_phaseClass9q_V_13 + cor_phaseClass9q_V_12);

assign tmp165_fu_3300_p2 = (tmp167_fu_3294_p2 + tmp166_fu_3288_p2);

assign tmp166_fu_3288_p2 = (cor_phaseClass9q_V_7 + cor_phaseClass9q_V_5);

assign tmp167_fu_3294_p2 = (cor_phaseClass9q_V_2 + cor_phaseClass9q_V_0);

assign tmp168_fu_3440_p2 = (tmp170_fu_3434_p2 + tmp169_fu_3428_p2);

assign tmp169_fu_3428_p2 = (cor_phaseClass8i_V_10 + cor_phaseClass8i_V_11);

assign tmp16_fu_1466_p2 = (cor_phaseClass15i_V_7 + cor_phaseClass15i_V_5);

assign tmp170_fu_3434_p2 = (cor_phaseClass8i_V_9 + cor_phaseClass8i_V_8);

assign tmp171_fu_3458_p2 = (tmp173_fu_3452_p2 + tmp172_fu_3446_p2);

assign tmp172_fu_3446_p2 = (cor_phaseClass8i_V_6 + cor_phaseClass8i_V_4);

assign tmp173_fu_3452_p2 = (cor_phaseClass8i_V_3 + cor_phaseClass8i_V_1);

assign tmp174_fu_3486_p2 = (tmp176_fu_3480_p2 + tmp175_fu_3474_p2);

assign tmp175_fu_3474_p2 = (cor_phaseClass8q_V_10 + cor_phaseClass8q_V_11);

assign tmp176_fu_3480_p2 = (cor_phaseClass8q_V_9 + cor_phaseClass8q_V_8);

assign tmp177_fu_3504_p2 = (tmp179_fu_3498_p2 + tmp178_fu_3492_p2);

assign tmp178_fu_3492_p2 = (cor_phaseClass8q_V_6 + cor_phaseClass8q_V_4);

assign tmp179_fu_3498_p2 = (cor_phaseClass8q_V_3 + cor_phaseClass8q_V_1);

assign tmp17_fu_1472_p2 = (cor_phaseClass15i_V_2 + cor_phaseClass15i_V_s);

assign tmp180_fu_3532_p2 = (tmp182_fu_3526_p2 + tmp181_fu_3520_p2);

assign tmp181_fu_3520_p2 = (cor_phaseClass8i_V_14 + cor_phaseClass8i_V_15);

assign tmp182_fu_3526_p2 = (cor_phaseClass8i_V_13 + cor_phaseClass8i_V_12);

assign tmp183_fu_3550_p2 = (tmp185_fu_3544_p2 + tmp184_fu_3538_p2);

assign tmp184_fu_3538_p2 = (cor_phaseClass8i_V_7 + cor_phaseClass8i_V_5);

assign tmp185_fu_3544_p2 = (cor_phaseClass8i_V_2 + cor_phaseClass8i_V_0);

assign tmp186_fu_3578_p2 = (tmp188_fu_3572_p2 + tmp187_fu_3566_p2);

assign tmp187_fu_3566_p2 = (cor_phaseClass8q_V_14 + cor_phaseClass8q_V_15);

assign tmp188_fu_3572_p2 = (cor_phaseClass8q_V_13 + cor_phaseClass8q_V_12);

assign tmp189_fu_3596_p2 = (tmp191_fu_3590_p2 + tmp190_fu_3584_p2);

assign tmp18_fu_1506_p2 = (tmp20_fu_1500_p2 + tmp19_fu_1494_p2);

assign tmp190_fu_3584_p2 = (cor_phaseClass8q_V_7 + cor_phaseClass8q_V_5);

assign tmp191_fu_3590_p2 = (cor_phaseClass8q_V_2 + cor_phaseClass8q_V_0);

assign tmp192_fu_3736_p2 = (tmp194_fu_3730_p2 + tmp193_fu_3724_p2);

assign tmp193_fu_3724_p2 = (cor_phaseClass7i_V_10 + cor_phaseClass7i_V_11);

assign tmp194_fu_3730_p2 = (cor_phaseClass7i_V_9 + cor_phaseClass7i_V_8);

assign tmp195_fu_3754_p2 = (tmp197_fu_3748_p2 + tmp196_fu_3742_p2);

assign tmp196_fu_3742_p2 = (cor_phaseClass7i_V_6 + cor_phaseClass7i_V_4);

assign tmp197_fu_3748_p2 = (cor_phaseClass7i_V_3 + cor_phaseClass7i_V_1);

assign tmp198_fu_3782_p2 = (tmp200_fu_3776_p2 + tmp199_fu_3770_p2);

assign tmp199_fu_3770_p2 = (cor_phaseClass7q_V_10 + cor_phaseClass7q_V_11);

assign tmp19_fu_1494_p2 = (cor_phaseClass15q_V_14 + cor_phaseClass15q_V_15);

assign tmp1_fu_1356_p2 = (cor_phaseClass15i_V_10 + cor_phaseClass15i_V_11);

assign tmp200_fu_3776_p2 = (cor_phaseClass7q_V_9 + cor_phaseClass7q_V_8);

assign tmp201_fu_3800_p2 = (tmp203_fu_3794_p2 + tmp202_fu_3788_p2);

assign tmp202_fu_3788_p2 = (cor_phaseClass7q_V_6 + cor_phaseClass7q_V_4);

assign tmp203_fu_3794_p2 = (cor_phaseClass7q_V_3 + cor_phaseClass7q_V_1);

assign tmp204_fu_3828_p2 = (tmp206_fu_3822_p2 + tmp205_fu_3816_p2);

assign tmp205_fu_3816_p2 = (cor_phaseClass7i_V_14 + cor_phaseClass7i_V_15);

assign tmp206_fu_3822_p2 = (cor_phaseClass7i_V_13 + cor_phaseClass7i_V_12);

assign tmp207_fu_3846_p2 = (tmp209_fu_3840_p2 + tmp208_fu_3834_p2);

assign tmp208_fu_3834_p2 = (cor_phaseClass7i_V_7 + cor_phaseClass7i_V_5);

assign tmp209_fu_3840_p2 = (cor_phaseClass7i_V_2 + cor_phaseClass7i_V_0);

assign tmp20_fu_1500_p2 = (cor_phaseClass15q_V_13 + cor_phaseClass15q_V_12);

assign tmp210_fu_3874_p2 = (tmp212_fu_3868_p2 + tmp211_fu_3862_p2);

assign tmp211_fu_3862_p2 = (cor_phaseClass7q_V_14 + cor_phaseClass7q_V_15);

assign tmp212_fu_3868_p2 = (cor_phaseClass7q_V_13 + cor_phaseClass7q_V_12);

assign tmp213_fu_3892_p2 = (tmp215_fu_3886_p2 + tmp214_fu_3880_p2);

assign tmp214_fu_3880_p2 = (cor_phaseClass7q_V_7 + cor_phaseClass7q_V_5);

assign tmp215_fu_3886_p2 = (cor_phaseClass7q_V_2 + cor_phaseClass7q_V_0);

assign tmp216_fu_4032_p2 = (tmp218_fu_4026_p2 + tmp217_fu_4020_p2);

assign tmp217_fu_4020_p2 = (cor_phaseClass6i_V_10 + cor_phaseClass6i_V_11);

assign tmp218_fu_4026_p2 = (cor_phaseClass6i_V_9 + cor_phaseClass6i_V_8);

assign tmp219_fu_4050_p2 = (tmp221_fu_4044_p2 + tmp220_fu_4038_p2);

assign tmp21_fu_1524_p2 = (tmp23_fu_1518_p2 + tmp22_fu_1512_p2);

assign tmp220_fu_4038_p2 = (cor_phaseClass6i_V_6 + cor_phaseClass6i_V_4);

assign tmp221_fu_4044_p2 = (cor_phaseClass6i_V_3 + cor_phaseClass6i_V_1);

assign tmp222_fu_4078_p2 = (tmp224_fu_4072_p2 + tmp223_fu_4066_p2);

assign tmp223_fu_4066_p2 = (cor_phaseClass6q_V_10 + cor_phaseClass6q_V_11);

assign tmp224_fu_4072_p2 = (cor_phaseClass6q_V_9 + cor_phaseClass6q_V_8);

assign tmp225_fu_4096_p2 = (tmp227_fu_4090_p2 + tmp226_fu_4084_p2);

assign tmp226_fu_4084_p2 = (cor_phaseClass6q_V_6 + cor_phaseClass6q_V_4);

assign tmp227_fu_4090_p2 = (cor_phaseClass6q_V_3 + cor_phaseClass6q_V_1);

assign tmp228_fu_4124_p2 = (tmp230_fu_4118_p2 + tmp229_fu_4112_p2);

assign tmp229_fu_4112_p2 = (cor_phaseClass6i_V_14 + cor_phaseClass6i_V_15);

assign tmp22_fu_1512_p2 = (cor_phaseClass15q_V_7 + cor_phaseClass15q_V_5);

assign tmp230_fu_4118_p2 = (cor_phaseClass6i_V_13 + cor_phaseClass6i_V_12);

assign tmp231_fu_4142_p2 = (tmp233_fu_4136_p2 + tmp232_fu_4130_p2);

assign tmp232_fu_4130_p2 = (cor_phaseClass6i_V_7 + cor_phaseClass6i_V_5);

assign tmp233_fu_4136_p2 = (cor_phaseClass6i_V_2 + cor_phaseClass6i_V_0);

assign tmp234_fu_4170_p2 = (tmp236_fu_4164_p2 + tmp235_fu_4158_p2);

assign tmp235_fu_4158_p2 = (cor_phaseClass6q_V_14 + cor_phaseClass6q_V_15);

assign tmp236_fu_4164_p2 = (cor_phaseClass6q_V_13 + cor_phaseClass6q_V_12);

assign tmp237_fu_4188_p2 = (tmp239_fu_4182_p2 + tmp238_fu_4176_p2);

assign tmp238_fu_4176_p2 = (cor_phaseClass6q_V_7 + cor_phaseClass6q_V_5);

assign tmp239_fu_4182_p2 = (cor_phaseClass6q_V_2 + cor_phaseClass6q_V_0);

assign tmp23_fu_1518_p2 = (cor_phaseClass15q_V_2 + cor_phaseClass15q_V_s);

assign tmp240_fu_4328_p2 = (tmp242_fu_4322_p2 + tmp241_fu_4316_p2);

assign tmp241_fu_4316_p2 = (cor_phaseClass5i_V_10 + cor_phaseClass5i_V_11);

assign tmp242_fu_4322_p2 = (cor_phaseClass5i_V_9 + cor_phaseClass5i_V_8);

assign tmp243_fu_4346_p2 = (tmp245_fu_4340_p2 + tmp244_fu_4334_p2);

assign tmp244_fu_4334_p2 = (cor_phaseClass5i_V_6 + cor_phaseClass5i_V_4);

assign tmp245_fu_4340_p2 = (cor_phaseClass5i_V_3 + cor_phaseClass5i_V_1);

assign tmp246_fu_4374_p2 = (tmp248_fu_4368_p2 + tmp247_fu_4362_p2);

assign tmp247_fu_4362_p2 = (cor_phaseClass5q_V_10 + cor_phaseClass5q_V_11);

assign tmp248_fu_4368_p2 = (cor_phaseClass5q_V_9 + cor_phaseClass5q_V_8);

assign tmp249_fu_4392_p2 = (tmp251_fu_4386_p2 + tmp250_fu_4380_p2);

assign tmp24_fu_1664_p2 = (tmp26_fu_1658_p2 + tmp25_fu_1652_p2);

assign tmp250_fu_4380_p2 = (cor_phaseClass5q_V_6 + cor_phaseClass5q_V_4);

assign tmp251_fu_4386_p2 = (cor_phaseClass5q_V_3 + cor_phaseClass5q_V_1);

assign tmp252_fu_4420_p2 = (tmp254_fu_4414_p2 + tmp253_fu_4408_p2);

assign tmp253_fu_4408_p2 = (cor_phaseClass5i_V_14 + cor_phaseClass5i_V_15);

assign tmp254_fu_4414_p2 = (cor_phaseClass5i_V_13 + cor_phaseClass5i_V_12);

assign tmp255_fu_4438_p2 = (tmp257_fu_4432_p2 + tmp256_fu_4426_p2);

assign tmp256_fu_4426_p2 = (cor_phaseClass5i_V_7 + cor_phaseClass5i_V_5);

assign tmp257_fu_4432_p2 = (cor_phaseClass5i_V_2 + cor_phaseClass5i_V_0);

assign tmp258_fu_4466_p2 = (tmp260_fu_4460_p2 + tmp259_fu_4454_p2);

assign tmp259_fu_4454_p2 = (cor_phaseClass5q_V_14 + cor_phaseClass5q_V_15);

assign tmp25_fu_1652_p2 = (cor_phaseClass14i_V_10 + cor_phaseClass14i_V_11);

assign tmp260_fu_4460_p2 = (cor_phaseClass5q_V_13 + cor_phaseClass5q_V_12);

assign tmp261_fu_4484_p2 = (tmp263_fu_4478_p2 + tmp262_fu_4472_p2);

assign tmp262_fu_4472_p2 = (cor_phaseClass5q_V_7 + cor_phaseClass5q_V_5);

assign tmp263_fu_4478_p2 = (cor_phaseClass5q_V_2 + cor_phaseClass5q_V_0);

assign tmp264_fu_4624_p2 = (tmp266_fu_4618_p2 + tmp265_fu_4612_p2);

assign tmp265_fu_4612_p2 = (cor_phaseClass4i_V_10 + cor_phaseClass4i_V_11);

assign tmp266_fu_4618_p2 = (cor_phaseClass4i_V_9 + cor_phaseClass4i_V_8);

assign tmp267_fu_4642_p2 = (tmp269_fu_4636_p2 + tmp268_fu_4630_p2);

assign tmp268_fu_4630_p2 = (cor_phaseClass4i_V_6 + cor_phaseClass4i_V_4);

assign tmp269_fu_4636_p2 = (cor_phaseClass4i_V_3 + cor_phaseClass4i_V_1);

assign tmp26_fu_1658_p2 = (cor_phaseClass14i_V_9 + cor_phaseClass14i_V_8);

assign tmp270_fu_4670_p2 = (tmp272_fu_4664_p2 + tmp271_fu_4658_p2);

assign tmp271_fu_4658_p2 = (cor_phaseClass4q_V_10 + cor_phaseClass4q_V_11);

assign tmp272_fu_4664_p2 = (cor_phaseClass4q_V_9 + cor_phaseClass4q_V_8);

assign tmp273_fu_4688_p2 = (tmp275_fu_4682_p2 + tmp274_fu_4676_p2);

assign tmp274_fu_4676_p2 = (cor_phaseClass4q_V_6 + cor_phaseClass4q_V_4);

assign tmp275_fu_4682_p2 = (cor_phaseClass4q_V_3 + cor_phaseClass4q_V_1);

assign tmp276_fu_4716_p2 = (tmp278_fu_4710_p2 + tmp277_fu_4704_p2);

assign tmp277_fu_4704_p2 = (cor_phaseClass4i_V_14 + cor_phaseClass4i_V_15);

assign tmp278_fu_4710_p2 = (cor_phaseClass4i_V_13 + cor_phaseClass4i_V_12);

assign tmp279_fu_4734_p2 = (tmp281_fu_4728_p2 + tmp280_fu_4722_p2);

assign tmp27_fu_1682_p2 = (tmp29_fu_1676_p2 + tmp28_fu_1670_p2);

assign tmp280_fu_4722_p2 = (cor_phaseClass4i_V_7 + cor_phaseClass4i_V_5);

assign tmp281_fu_4728_p2 = (cor_phaseClass4i_V_2 + cor_phaseClass4i_V_0);

assign tmp282_fu_4762_p2 = (tmp284_fu_4756_p2 + tmp283_fu_4750_p2);

assign tmp283_fu_4750_p2 = (cor_phaseClass4q_V_14 + cor_phaseClass4q_V_15);

assign tmp284_fu_4756_p2 = (cor_phaseClass4q_V_13 + cor_phaseClass4q_V_12);

assign tmp285_fu_4780_p2 = (tmp287_fu_4774_p2 + tmp286_fu_4768_p2);

assign tmp286_fu_4768_p2 = (cor_phaseClass4q_V_7 + cor_phaseClass4q_V_5);

assign tmp287_fu_4774_p2 = (cor_phaseClass4q_V_2 + cor_phaseClass4q_V_0);

assign tmp288_fu_4920_p2 = (tmp290_fu_4914_p2 + tmp289_fu_4908_p2);

assign tmp289_fu_4908_p2 = (cor_phaseClass3i_V_10 + cor_phaseClass3i_V_11);

assign tmp28_fu_1670_p2 = (cor_phaseClass14i_V_6 + cor_phaseClass14i_V_4);

assign tmp290_fu_4914_p2 = (cor_phaseClass3i_V_9 + cor_phaseClass3i_V_8);

assign tmp291_fu_4938_p2 = (tmp293_fu_4932_p2 + tmp292_fu_4926_p2);

assign tmp292_fu_4926_p2 = (cor_phaseClass3i_V_6 + cor_phaseClass3i_V_4);

assign tmp293_fu_4932_p2 = (cor_phaseClass3i_V_3 + cor_phaseClass3i_V_1);

assign tmp294_fu_4966_p2 = (tmp296_fu_4960_p2 + tmp295_fu_4954_p2);

assign tmp295_fu_4954_p2 = (cor_phaseClass3q_V_10 + cor_phaseClass3q_V_11);

assign tmp296_fu_4960_p2 = (cor_phaseClass3q_V_9 + cor_phaseClass3q_V_8);

assign tmp297_fu_4984_p2 = (tmp299_fu_4978_p2 + tmp298_fu_4972_p2);

assign tmp298_fu_4972_p2 = (cor_phaseClass3q_V_6 + cor_phaseClass3q_V_4);

assign tmp299_fu_4978_p2 = (cor_phaseClass3q_V_3 + cor_phaseClass3q_V_1);

assign tmp29_fu_1676_p2 = (cor_phaseClass14i_V_3 + cor_phaseClass14i_V_1);

assign tmp2_fu_1362_p2 = (cor_phaseClass15i_V_9 + cor_phaseClass15i_V_8);

assign tmp300_fu_5012_p2 = (tmp302_fu_5006_p2 + tmp301_fu_5000_p2);

assign tmp301_fu_5000_p2 = (cor_phaseClass3i_V_14 + cor_phaseClass3i_V_15);

assign tmp302_fu_5006_p2 = (cor_phaseClass3i_V_13 + cor_phaseClass3i_V_12);

assign tmp303_fu_5030_p2 = (tmp305_fu_5024_p2 + tmp304_fu_5018_p2);

assign tmp304_fu_5018_p2 = (cor_phaseClass3i_V_7 + cor_phaseClass3i_V_5);

assign tmp305_fu_5024_p2 = (cor_phaseClass3i_V_2 + cor_phaseClass3i_V_0);

assign tmp306_fu_5058_p2 = (tmp308_fu_5052_p2 + tmp307_fu_5046_p2);

assign tmp307_fu_5046_p2 = (cor_phaseClass3q_V_14 + cor_phaseClass3q_V_15);

assign tmp308_fu_5052_p2 = (cor_phaseClass3q_V_13 + cor_phaseClass3q_V_12);

assign tmp309_fu_5076_p2 = (tmp311_fu_5070_p2 + tmp310_fu_5064_p2);

assign tmp30_fu_1710_p2 = (tmp32_fu_1704_p2 + tmp31_fu_1698_p2);

assign tmp310_fu_5064_p2 = (cor_phaseClass3q_V_7 + cor_phaseClass3q_V_5);

assign tmp311_fu_5070_p2 = (cor_phaseClass3q_V_2 + cor_phaseClass3q_V_0);

assign tmp312_fu_5216_p2 = (tmp314_fu_5210_p2 + tmp313_fu_5204_p2);

assign tmp313_fu_5204_p2 = (cor_phaseClass2i_V_10 + cor_phaseClass2i_V_11);

assign tmp314_fu_5210_p2 = (cor_phaseClass2i_V_9 + cor_phaseClass2i_V_8);

assign tmp315_fu_5234_p2 = (tmp317_fu_5228_p2 + tmp316_fu_5222_p2);

assign tmp316_fu_5222_p2 = (cor_phaseClass2i_V_6 + cor_phaseClass2i_V_4);

assign tmp317_fu_5228_p2 = (cor_phaseClass2i_V_3 + cor_phaseClass2i_V_1);

assign tmp318_fu_5262_p2 = (tmp320_fu_5256_p2 + tmp319_fu_5250_p2);

assign tmp319_fu_5250_p2 = (cor_phaseClass2q_V_10 + cor_phaseClass2q_V_11);

assign tmp31_fu_1698_p2 = (cor_phaseClass14q_V_10 + cor_phaseClass14q_V_11);

assign tmp320_fu_5256_p2 = (cor_phaseClass2q_V_9 + cor_phaseClass2q_V_8);

assign tmp321_fu_5280_p2 = (tmp323_fu_5274_p2 + tmp322_fu_5268_p2);

assign tmp322_fu_5268_p2 = (cor_phaseClass2q_V_6 + cor_phaseClass2q_V_4);

assign tmp323_fu_5274_p2 = (cor_phaseClass2q_V_3 + cor_phaseClass2q_V_1);

assign tmp324_fu_5308_p2 = (tmp326_fu_5302_p2 + tmp325_fu_5296_p2);

assign tmp325_fu_5296_p2 = (cor_phaseClass2i_V_14 + cor_phaseClass2i_V_15);

assign tmp326_fu_5302_p2 = (cor_phaseClass2i_V_13 + cor_phaseClass2i_V_12);

assign tmp327_fu_5326_p2 = (tmp329_fu_5320_p2 + tmp328_fu_5314_p2);

assign tmp328_fu_5314_p2 = (cor_phaseClass2i_V_7 + cor_phaseClass2i_V_5);

assign tmp329_fu_5320_p2 = (cor_phaseClass2i_V_2 + cor_phaseClass2i_V_0);

assign tmp32_fu_1704_p2 = (cor_phaseClass14q_V_9 + cor_phaseClass14q_V_8);

assign tmp330_fu_5354_p2 = (tmp332_fu_5348_p2 + tmp331_fu_5342_p2);

assign tmp331_fu_5342_p2 = (cor_phaseClass2q_V_14 + cor_phaseClass2q_V_15);

assign tmp332_fu_5348_p2 = (cor_phaseClass2q_V_13 + cor_phaseClass2q_V_12);

assign tmp333_fu_5372_p2 = (tmp335_fu_5366_p2 + tmp334_fu_5360_p2);

assign tmp334_fu_5360_p2 = (cor_phaseClass2q_V_7 + cor_phaseClass2q_V_5);

assign tmp335_fu_5366_p2 = (cor_phaseClass2q_V_2 + cor_phaseClass2q_V_0);

assign tmp336_fu_5512_p2 = (tmp338_fu_5506_p2 + tmp337_fu_5500_p2);

assign tmp337_fu_5500_p2 = (cor_phaseClass1i_V_10 + cor_phaseClass1i_V_11);

assign tmp338_fu_5506_p2 = (cor_phaseClass1i_V_9 + cor_phaseClass1i_V_8);

assign tmp339_fu_5530_p2 = (tmp341_fu_5524_p2 + tmp340_fu_5518_p2);

assign tmp33_fu_1728_p2 = (tmp35_fu_1722_p2 + tmp34_fu_1716_p2);

assign tmp340_fu_5518_p2 = (cor_phaseClass1i_V_6 + cor_phaseClass1i_V_4);

assign tmp341_fu_5524_p2 = (cor_phaseClass1i_V_3 + cor_phaseClass1i_V_1);

assign tmp342_fu_5558_p2 = (tmp344_fu_5552_p2 + tmp343_fu_5546_p2);

assign tmp343_fu_5546_p2 = (cor_phaseClass1q_V_10 + cor_phaseClass1q_V_11);

assign tmp344_fu_5552_p2 = (cor_phaseClass1q_V_9 + cor_phaseClass1q_V_8);

assign tmp345_fu_5576_p2 = (tmp347_fu_5570_p2 + tmp346_fu_5564_p2);

assign tmp346_fu_5564_p2 = (cor_phaseClass1q_V_6 + cor_phaseClass1q_V_4);

assign tmp347_fu_5570_p2 = (cor_phaseClass1q_V_3 + cor_phaseClass1q_V_1);

assign tmp348_fu_5604_p2 = (tmp350_fu_5598_p2 + tmp349_fu_5592_p2);

assign tmp349_fu_5592_p2 = (cor_phaseClass1i_V_14 + cor_phaseClass1i_V_15);

assign tmp34_fu_1716_p2 = (cor_phaseClass14q_V_6 + cor_phaseClass14q_V_4);

assign tmp350_fu_5598_p2 = (cor_phaseClass1i_V_13 + cor_phaseClass1i_V_12);

assign tmp351_fu_5622_p2 = (tmp353_fu_5616_p2 + tmp352_fu_5610_p2);

assign tmp352_fu_5610_p2 = (cor_phaseClass1i_V_7 + cor_phaseClass1i_V_5);

assign tmp353_fu_5616_p2 = (cor_phaseClass1i_V_2 + cor_phaseClass1i_V_0);

assign tmp354_fu_5650_p2 = (tmp356_fu_5644_p2 + tmp355_fu_5638_p2);

assign tmp355_fu_5638_p2 = (cor_phaseClass1q_V_14 + cor_phaseClass1q_V_15);

assign tmp356_fu_5644_p2 = (cor_phaseClass1q_V_13 + cor_phaseClass1q_V_12);

assign tmp357_fu_5668_p2 = (tmp359_fu_5662_p2 + tmp358_fu_5656_p2);

assign tmp358_fu_5656_p2 = (cor_phaseClass1q_V_7 + cor_phaseClass1q_V_5);

assign tmp359_fu_5662_p2 = (cor_phaseClass1q_V_2 + cor_phaseClass1q_V_0);

assign tmp35_fu_1722_p2 = (cor_phaseClass14q_V_3 + cor_phaseClass14q_V_1);

assign tmp360_fu_5808_p2 = (tmp362_fu_5802_p2 + tmp361_fu_5796_p2);

assign tmp361_fu_5796_p2 = (cor_phaseClass0i_V_10 + cor_phaseClass0i_V_11);

assign tmp362_fu_5802_p2 = (cor_phaseClass0i_V_9 + cor_phaseClass0i_V_8);

assign tmp363_fu_5826_p2 = (tmp365_fu_5820_p2 + tmp364_fu_5814_p2);

assign tmp364_fu_5814_p2 = (cor_phaseClass0i_V_6 + cor_phaseClass0i_V_4);

assign tmp365_fu_5820_p2 = (cor_phaseClass0i_V_3 + cor_phaseClass0i_V_1);

assign tmp366_fu_5854_p2 = (tmp368_fu_5848_p2 + tmp367_fu_5842_p2);

assign tmp367_fu_5842_p2 = (cor_phaseClass0q_V_10 + cor_phaseClass0q_V_11);

assign tmp368_fu_5848_p2 = (cor_phaseClass0q_V_9 + cor_phaseClass0q_V_8);

assign tmp369_fu_5872_p2 = (tmp371_fu_5866_p2 + tmp370_fu_5860_p2);

assign tmp36_fu_1756_p2 = (tmp38_fu_1750_p2 + tmp37_fu_1744_p2);

assign tmp370_fu_5860_p2 = (cor_phaseClass0q_V_6 + cor_phaseClass0q_V_4);

assign tmp371_fu_5866_p2 = (cor_phaseClass0q_V_3 + cor_phaseClass0q_V_1);

assign tmp372_fu_5900_p2 = (tmp374_fu_5894_p2 + tmp373_fu_5888_p2);

assign tmp373_fu_5888_p2 = (cor_phaseClass0i_V_14 + cor_phaseClass0i_V_15);

assign tmp374_fu_5894_p2 = (cor_phaseClass0i_V_13 + cor_phaseClass0i_V_12);

assign tmp375_fu_5918_p2 = (tmp377_fu_5912_p2 + tmp376_fu_5906_p2);

assign tmp376_fu_5906_p2 = (cor_phaseClass0i_V_7 + cor_phaseClass0i_V_5);

assign tmp377_fu_5912_p2 = (cor_phaseClass0i_V_2 + cor_phaseClass0i_V_0);

assign tmp378_fu_5946_p2 = (tmp380_fu_5940_p2 + tmp379_fu_5934_p2);

assign tmp379_fu_5934_p2 = (cor_phaseClass0q_V_14 + cor_phaseClass0q_V_15);

assign tmp37_fu_1744_p2 = (cor_phaseClass14i_V_14 + cor_phaseClass14i_V_15);

assign tmp380_fu_5940_p2 = (cor_phaseClass0q_V_13 + cor_phaseClass0q_V_12);

assign tmp381_fu_5964_p2 = (tmp383_fu_5958_p2 + tmp382_fu_5952_p2);

assign tmp382_fu_5952_p2 = (cor_phaseClass0q_V_7 + cor_phaseClass0q_V_5);

assign tmp383_fu_5958_p2 = (cor_phaseClass0q_V_2 + cor_phaseClass0q_V_0);

assign tmp38_fu_1750_p2 = (cor_phaseClass14i_V_13 + cor_phaseClass14i_V_12);

assign tmp39_fu_1774_p2 = (tmp41_fu_1768_p2 + tmp40_fu_1762_p2);

assign tmp3_fu_1386_p2 = (tmp5_fu_1380_p2 + tmp4_fu_1374_p2);

assign tmp40_fu_1762_p2 = (cor_phaseClass14i_V_7 + cor_phaseClass14i_V_5);

assign tmp41_fu_1768_p2 = (cor_phaseClass14i_V_2 + cor_phaseClass14i_V_s);

assign tmp42_fu_1802_p2 = (tmp44_fu_1796_p2 + tmp43_fu_1790_p2);

assign tmp43_fu_1790_p2 = (cor_phaseClass14q_V_14 + cor_phaseClass14q_V_15);

assign tmp44_fu_1796_p2 = (cor_phaseClass14q_V_13 + cor_phaseClass14q_V_12);

assign tmp45_fu_1820_p2 = (tmp47_fu_1814_p2 + tmp46_fu_1808_p2);

assign tmp46_fu_1808_p2 = (cor_phaseClass14q_V_7 + cor_phaseClass14q_V_5);

assign tmp47_fu_1814_p2 = (cor_phaseClass14q_V_2 + cor_phaseClass14q_V_s);

assign tmp48_fu_1960_p2 = (tmp50_fu_1954_p2 + tmp49_fu_1948_p2);

assign tmp49_fu_1948_p2 = (cor_phaseClass13i_V_10 + cor_phaseClass13i_V_11);

assign tmp4_fu_1374_p2 = (cor_phaseClass15i_V_6 + cor_phaseClass15i_V_4);

assign tmp50_fu_1954_p2 = (cor_phaseClass13i_V_9 + cor_phaseClass13i_V_8);

assign tmp51_fu_1978_p2 = (tmp53_fu_1972_p2 + tmp52_fu_1966_p2);

assign tmp52_fu_1966_p2 = (cor_phaseClass13i_V_6 + cor_phaseClass13i_V_4);

assign tmp53_fu_1972_p2 = (cor_phaseClass13i_V_3 + cor_phaseClass13i_V_1);

assign tmp54_fu_2006_p2 = (tmp56_fu_2000_p2 + tmp55_fu_1994_p2);

assign tmp55_fu_1994_p2 = (cor_phaseClass13q_V_10 + cor_phaseClass13q_V_11);

assign tmp56_fu_2000_p2 = (cor_phaseClass13q_V_9 + cor_phaseClass13q_V_8);

assign tmp57_fu_2024_p2 = (tmp59_fu_2018_p2 + tmp58_fu_2012_p2);

assign tmp58_fu_2012_p2 = (cor_phaseClass13q_V_6 + cor_phaseClass13q_V_4);

assign tmp59_fu_2018_p2 = (cor_phaseClass13q_V_3 + cor_phaseClass13q_V_1);

assign tmp5_fu_1380_p2 = (cor_phaseClass15i_V_3 + cor_phaseClass15i_V_1);

assign tmp60_fu_2052_p2 = (tmp62_fu_2046_p2 + tmp61_fu_2040_p2);

assign tmp61_fu_2040_p2 = (cor_phaseClass13i_V_14 + cor_phaseClass13i_V_15);

assign tmp62_fu_2046_p2 = (cor_phaseClass13i_V_13 + cor_phaseClass13i_V_12);

assign tmp63_fu_2070_p2 = (tmp65_fu_2064_p2 + tmp64_fu_2058_p2);

assign tmp64_fu_2058_p2 = (cor_phaseClass13i_V_7 + cor_phaseClass13i_V_5);

assign tmp65_fu_2064_p2 = (cor_phaseClass13i_V_2 + cor_phaseClass13i_V_s);

assign tmp66_fu_2098_p2 = (tmp68_fu_2092_p2 + tmp67_fu_2086_p2);

assign tmp67_fu_2086_p2 = (cor_phaseClass13q_V_14 + cor_phaseClass13q_V_15);

assign tmp68_fu_2092_p2 = (cor_phaseClass13q_V_13 + cor_phaseClass13q_V_12);

assign tmp69_fu_2116_p2 = (tmp71_fu_2110_p2 + tmp70_fu_2104_p2);

assign tmp6_fu_1414_p2 = (tmp8_fu_1408_p2 + tmp7_fu_1402_p2);

assign tmp70_fu_2104_p2 = (cor_phaseClass13q_V_7 + cor_phaseClass13q_V_5);

assign tmp71_fu_2110_p2 = (cor_phaseClass13q_V_2 + cor_phaseClass13q_V_s);

assign tmp72_fu_2256_p2 = (tmp74_fu_2250_p2 + tmp73_fu_2244_p2);

assign tmp73_fu_2244_p2 = (cor_phaseClass12i_V_10 + cor_phaseClass12i_V_11);

assign tmp74_fu_2250_p2 = (cor_phaseClass12i_V_9 + cor_phaseClass12i_V_8);

assign tmp75_fu_2274_p2 = (tmp77_fu_2268_p2 + tmp76_fu_2262_p2);

assign tmp76_fu_2262_p2 = (cor_phaseClass12i_V_6 + cor_phaseClass12i_V_4);

assign tmp77_fu_2268_p2 = (cor_phaseClass12i_V_3 + cor_phaseClass12i_V_1);

assign tmp78_fu_2302_p2 = (tmp80_fu_2296_p2 + tmp79_fu_2290_p2);

assign tmp79_fu_2290_p2 = (cor_phaseClass12q_V_10 + cor_phaseClass12q_V_11);

assign tmp7_fu_1402_p2 = (cor_phaseClass15q_V_10 + cor_phaseClass15q_V_11);

assign tmp80_fu_2296_p2 = (cor_phaseClass12q_V_9 + cor_phaseClass12q_V_8);

assign tmp81_fu_2320_p2 = (tmp83_fu_2314_p2 + tmp82_fu_2308_p2);

assign tmp82_fu_2308_p2 = (cor_phaseClass12q_V_6 + cor_phaseClass12q_V_4);

assign tmp83_fu_2314_p2 = (cor_phaseClass12q_V_3 + cor_phaseClass12q_V_1);

assign tmp84_fu_2348_p2 = (tmp86_fu_2342_p2 + tmp85_fu_2336_p2);

assign tmp85_fu_2336_p2 = (cor_phaseClass12i_V_14 + cor_phaseClass12i_V_15);

assign tmp86_fu_2342_p2 = (cor_phaseClass12i_V_13 + cor_phaseClass12i_V_12);

assign tmp87_fu_2366_p2 = (tmp89_fu_2360_p2 + tmp88_fu_2354_p2);

assign tmp88_fu_2354_p2 = (cor_phaseClass12i_V_7 + cor_phaseClass12i_V_5);

assign tmp89_fu_2360_p2 = (cor_phaseClass12i_V_2 + cor_phaseClass12i_V_s);

assign tmp8_fu_1408_p2 = (cor_phaseClass15q_V_9 + cor_phaseClass15q_V_8);

assign tmp90_fu_2394_p2 = (tmp92_fu_2388_p2 + tmp91_fu_2382_p2);

assign tmp91_fu_2382_p2 = (cor_phaseClass12q_V_14 + cor_phaseClass12q_V_15);

assign tmp92_fu_2388_p2 = (cor_phaseClass12q_V_13 + cor_phaseClass12q_V_12);

assign tmp93_fu_2412_p2 = (tmp95_fu_2406_p2 + tmp94_fu_2400_p2);

assign tmp94_fu_2400_p2 = (cor_phaseClass12q_V_7 + cor_phaseClass12q_V_5);

assign tmp95_fu_2406_p2 = (cor_phaseClass12q_V_2 + cor_phaseClass12q_V_s);

assign tmp96_fu_2552_p2 = (tmp98_fu_2546_p2 + tmp97_fu_2540_p2);

assign tmp97_fu_2540_p2 = (cor_phaseClass11i_V_10 + cor_phaseClass11i_V_11);

assign tmp98_fu_2546_p2 = (cor_phaseClass11i_V_9 + cor_phaseClass11i_V_8);

assign tmp99_fu_2570_p2 = (tmp101_fu_2564_p2 + tmp100_fu_2558_p2);

assign tmp9_fu_1432_p2 = (tmp11_fu_1426_p2 + tmp10_fu_1420_p2);

assign tmp_fu_1368_p2 = (tmp2_fu_1362_p2 + tmp1_fu_1356_p2);

assign tmp_s_fu_5976_p2 = (($signed(p_01909_s_reg_1117) > $signed(p_01915_s_reg_1076)) ? 1'b1 : 1'b0);

endmodule //correlatorPre
