/*
 * (C) Copyright 2006
 * Texas Instruments, <www.ti.com>
 * Syed Mohammed Khasim <x0khasim@ti.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */
#ifndef _TI816X_MUX_H_
#define _TI816X_MUX_H_

/*
 * PTD  - Pull type Down
 * PTU  - Pull type Up
 * DIS  - Pull type selection is inactive
 * EN   - Pull type selection is active
 * M0   - Mode 0
 */

#define  PTU	(1 << 4)
#define  PTD	(0 << 4)
#define  EN	(1 << 3)
#define  DIS	(0 << 3)

#define  M0	0
#define  M1	1
#define  M2	2
#define  M3	3
#define  M4	4
#define  M5	5
#define  M6	6
#define  M7	7                                                                                                                                         
/* 
 * To get the actual address the offset has to added 
 * with TI816X_CTRL_BASE to get the actual address 
 */

/* TODO: VB__These register names will change.
 * The default mux config is not used right now.
 * Retaining for future when U-Boot will need to do some mux setup
 */ 

#define CONTROL_PADCONF_TSI0_DCLK       0x0800
#define CONTROL_PADCONF_TSI0_DATA       0x0804
#define CONTROL_PADCONF_TSI0_BYTSTRT    0x0808
#define CONTROL_PADCONF_TSI0_PACVAL     0x080C
#define CONTROL_PADCONF_TSI0_PACERR     0x0810
#define CONTROL_PADCONF_TSI1_DCLK       0x0814
#define CONTROL_PADCONF_TSI1_DATA       0x0818
#define CONTROL_PADCONF_TSI1_BYTSTRT    0x081C
#define CONTROL_PADCONF_TSI1_PACVAL     0x0820
#define CONTROL_PADCONF_TSI1_PACERR     0x0824
#define CONTROL_PADCONF_TSI2_DCLK       0x0828
#define CONTROL_PADCONF_TSI2_DATA       0x082C
#define CONTROL_PADCONF_TSI2_BYTSTRT    0x0830
#define CONTROL_PADCONF_TSI2_PACVAL     0x0834
#define CONTROL_PADCONF_TSI2_PACERR     0x0838
#define CONTROL_PADCONF_TSI3_DCLK       0x083C
#define CONTROL_PADCONF_TSI3_DATA       0x0840
#define CONTROL_PADCONF_TSI3_BYTSTRT    0x0844
#define CONTROL_PADCONF_TSI3_PACVAL     0x0848
#define CONTROL_PADCONF_TSI3_PACERR     0x084C
#define CONTROL_PADCONF_TSI4_DCLK       0x0850
#define CONTROL_PADCONF_TSI4_DATA       0x0854
#define CONTROL_PADCONF_TSI4_BYTSTRT    0x0858
#define CONTROL_PADCONF_TSI4_PACVAL     0x085C
#define CONTROL_PADCONF_TSI4_PACERR     0x0860
#define CONTROL_PADCONF_TSI5_DCLK       0x0864
#define CONTROL_PADCONF_TSI5_DATA       0x0868
#define CONTROL_PADCONF_TSI5_BYTSTRT    0x086C
#define CONTROL_PADCONF_TSI5_PACVAL     0x0870
#define CONTROL_PADCONF_TSI5_PACERR     0x0874
#define CONTROL_PADCONF_TSI6_DCLK       0x0878
#define CONTROL_PADCONF_TSI6_DATA       0x087C
#define CONTROL_PADCONF_TSI6_BYTSTRT    0x0880
#define CONTROL_PADCONF_TSI6_PACVAL     0x0884
#define CONTROL_PADCONF_TSI6_PACERR     0x0888
#define CONTROL_PADCONF_TSI7_DCLK       0x088C
#define CONTROL_PADCONF_TSI7_DATA       0x0890
#define CONTROL_PADCONF_TSI7_BYTSTRT    0x0894
#define CONTROL_PADCONF_TSI7_PACVAL     0x0898
#define CONTROL_PADCONF_TSI7_PACERR     0x089C
#define CONTROL_PADCONF_TSO0_DCLK       0x08A0
#define CONTROL_PADCONF_TSO0_DATA       0x08A4
#define CONTROL_PADCONF_TSO0_BYTSTRT    0x08A8
#define CONTROL_PADCONF_TSO0_PACVAL     0x08AC
#define CONTROL_PADCONF_TSO0_PACERR     0x08B0
#define CONTROL_PADCONF_TSO1_DCLK       0x08B4
#define CONTROL_PADCONF_TSO1_DATA       0x08B8
#define CONTROL_PADCONF_TSO1_BYTSTRT    0x08BC
#define CONTROL_PADCONF_TSO1_PACVAL     0x08C0
#define CONTROL_PADCONF_TSO1_PACERR     0x08C4
#define CONTROL_PADCONF_MTSI_DCLK       0x08C8
#define CONTROL_PADCONF_MTSI_DATA0 0x08CC
#define CONTROL_PADCONF_MTSI_DATA1 0x08D0
#define CONTROL_PADCONF_MTSI_DATA2 0x08D4
#define CONTROL_PADCONF_MTSI_DATA3 0x08D8
#define CONTROL_PADCONF_MTSI_DATA4 0x08DC
#define CONTROL_PADCONF_MTSI_DATA5 0x08E0
#define CONTROL_PADCONF_MTSI_DATA6 0x08E4
#define CONTROL_PADCONF_MTSI_DATA7 0x08E8
#define CONTROL_PADCONF_MTSI_BYTSTRT       0x08EC
#define CONTROL_PADCONF_MTSO_DCLK  0x08F0
#define CONTROL_PADCONF_MTSO_DATA0 0x08F4
#define CONTROL_PADCONF_MTSO_DATA1 0x08F8
#define CONTROL_PADCONF_MTSO_DATA2 0x08FC
#define CONTROL_PADCONF_MTSO_DATA3 0x0900
#define CONTROL_PADCONF_MTSO_DATA4 0x0904
#define CONTROL_PADCONF_MTSO_DATA5 0x0908
#define CONTROL_PADCONF_MTSO_DATA6 0x090C
#define CONTROL_PADCONF_MTSO_DATA7 0x0910
#define CONTROL_PADCONF_MTSO_BYTSTRT       0x0914
#define CONTROL_PADCONF_MCTL_SCLK  0x0918
#define CONTROL_PADCONF_MCTL_SCTL  0x091C
#define CONTROL_PADCONF_MCTL_SDI   0x0920
#define CONTROL_PADCONF_MCTL_SDO   0x0924
#define CONTROL_PADCONF_MCARD_MDET 0x0928
#define CONTROL_PADCONF_MCARD_CD1  0x092C
#define CONTROL_PADCONF_MCARD_CD2  0x0930
#define CONTROL_PADCONF_MCARD_VS1  0x0934
#define CONTROL_PADCONF_MCARD_VS2  0x0938
#define CONTROL_PADCONF_MCARD_VCCEN        0x093C
#define CONTROL_PADCONF_MCARD_VPPEN        0x0940
#define CONTROL_PADCONF_MCARD_RESET        0x0944
#define CONTROL_PADCONF_VIN0_CLK0  0x0948
#define CONTROL_PADCONF_VIN0_CLK1  0x094C
#define CONTROL_PADCONF_VIN0_D0    0x0950
#define CONTROL_PADCONF_VIN0_D1    0x0954
#define CONTROL_PADCONF_VIN0_D2    0x0958
#define CONTROL_PADCONF_VIN0_D3    0x095C
#define CONTROL_PADCONF_VIN0_D4    0x0960
#define CONTROL_PADCONF_VIN0_D5    0x0964
#define CONTROL_PADCONF_VIN0_D6    0x0968
#define CONTROL_PADCONF_VIN0_D7    0x096C
#define CONTROL_PADCONF_VIN0_D8    0x0970
#define CONTROL_PADCONF_VIN0_D9    0x0974
#define CONTROL_PADCONF_VIN0_D10   0x0978
#define CONTROL_PADCONF_VIN0_D11   0x097C
#define CONTROL_PADCONF_VIN0_D12   0x0980
#define CONTROL_PADCONF_VIN0_D13   0x0984
#define CONTROL_PADCONF_VIN0_D14   0x0988
#define CONTROL_PADCONF_VIN0_D15   0x098C
#define CONTROL_PADCONF_VOUT0_CLK  0x0990
#define CONTROL_PADCONF_VOUT0_G_Y_YC2      0x0994
#define CONTROL_PADCONF_VOUT0_G_Y_YC3      0x0998
#define CONTROL_PADCONF_VOUT0_G_Y_YC4      0x099C
#define CONTROL_PADCONF_VOUT0_G_Y_YC5      0x09A0
#define CONTROL_PADCONF_VOUT0_G_Y_YC6      0x09A4
#define CONTROL_PADCONF_VOUT0_G_Y_YC7      0x09A8
#define CONTROL_PADCONF_VOUT0_G_Y_YC8      0x09AC
#define CONTROL_PADCONF_VOUT0_G_Y_YC9      0x09B0
#define CONTROL_PADCONF_VOUT0_B_CB_C2      0x09B4
#define CONTROL_PADCONF_VOUT0_B_CB_C3      0x09B8
#define CONTROL_PADCONF_VOUT0_B_CB_C4      0x09BC
#define CONTROL_PADCONF_VOUT0_B_CB_C5      0x09C0
#define CONTROL_PADCONF_VOUT0_B_CB_C6      0x09C4
#define CONTROL_PADCONF_VOUT0_B_CB_C7      0x09C8
#define CONTROL_PADCONF_VOUT0_B_CB_C8      0x09CC
#define CONTROL_PADCONF_VOUT0_B_CB_C9      0x09D0
#define CONTROL_PADCONF_VOUT0_R_CR2        0x09D4
#define CONTROL_PADCONF_VOUT0_R_CR3        0x09D8
#define CONTROL_PADCONF_VOUT0_R_CR4        0x09DC
#define CONTROL_PADCONF_VOUT0_R_CR5        0x09E0
#define CONTROL_PADCONF_VOUT0_R_CR6        0x09E4
#define CONTROL_PADCONF_VOUT0_R_CR7        0x09E8
#define CONTROL_PADCONF_VOUT0_R_CR8        0x09EC
#define CONTROL_PADCONF_VOUT0_R_CR9        0x09F0
#define CONTROL_PADCONF_MCA0_ACLKR 0x09F4
#define CONTROL_PADCONF_MCA0_AHCLKR        0x09F8
#define CONTROL_PADCONF_MCA0_AFSR  0x09FC
#define CONTROL_PADCONF_MCA0_ACLKX 0x0A00
#define CONTROL_PADCONF_MCA0_AHCLKX        0x0A04
#define CONTROL_PADCONF_MCA0_AFSX  0x0A08
#define CONTROL_PADCONF_MCA0_AMUTE 0x0A0C
#define CONTROL_PADCONF_MCA0_AXR0  0x0A10
#define CONTROL_PADCONF_MCA0_AXR1  0x0A14
#define CONTROL_PADCONF_MCA0_AXR2  0x0A18
#define CONTROL_PADCONF_MCA0_AXR3  0x0A1C
#define CONTROL_PADCONF_MCA0_AXR4  0x0A20
#define CONTROL_PADCONF_MCA0_AXR5  0x0A24
#define CONTROL_PADCONF_MCA1_ACLKR 0x0A28
#define CONTROL_PADCONF_MCA1_AHCLKR        0x0A2C
#define CONTROL_PADCONF_MCA1_AFSR  0x0A30
#define CONTROL_PADCONF_MCA1_ACLKX 0x0A34
#define CONTROL_PADCONF_MCA1_AHCLKX        0x0A38
#define CONTROL_PADCONF_MCA1_AFSX  0x0A3C
#define CONTROL_PADCONF_MCA1_AMUTE 0x0A40
#define CONTROL_PADCONF_MCA1_AXR0  0x0A44
#define CONTROL_PADCONF_MCA1_AXR1  0x0A48
#define CONTROL_PADCONF_MCA2_ACLKR 0x0A4C
#define CONTROL_PADCONF_MCA2_AHCLKR        0x0A50
#define CONTROL_PADCONF_MCA2_AFSR  0x0A54
#define CONTROL_PADCONF_MCA2_ACLKX 0x0A58
#define CONTROL_PADCONF_MCA2_AHCLKX        0x0A5C
#define CONTROL_PADCONF_MCA2_AFSX  0x0A60
#define CONTROL_PADCONF_MCA2_AMUTE 0x0A64
#define CONTROL_PADCONF_MCA2_AXR0  0x0A68
#define CONTROL_PADCONF_MCA2_AXR1  0x0A6C
#define CONTROL_PADCONF_MMC_POW    0x0A70
#define CONTROL_PADCONF_MMC_CLK    0x0A74
#define CONTROL_PADCONF_MMC_CMD    0x0A78
#define CONTROL_PADCONF_MMC_DAT0   0x0A7C
#define CONTROL_PADCONF_MMC_DAT1_SDIRQ     0x0A80
#define CONTROL_PADCONF_MMC_DAT2_SDRW      0x0A84
#define CONTROL_PADCONF_MMC_DAT3   0x0A88
#define CONTROL_PADCONF_MMC_SDCD   0x0A8C
#define CONTROL_PADCONF_MMC_SDWP   0x0A90
#define CONTROL_PADCONF_SPI_SCLK   0x0A94
#define CONTROL_PADCONF_SPI_SCS0   0x0A98
#define CONTROL_PADCONF_SPI_SCS1   0x0A9C
#define CONTROL_PADCONF_SPI_SCS2   0x0AA0
#define CONTROL_PADCONF_SPI_SCS3   0x0AA4
#define CONTROL_PADCONF_SPI_D0     0x0AA8
#define CONTROL_PADCONF_SPI_D1     0x0AAC
#define CONTROL_PADCONF_UART0_RXD  0x0AB0
#define CONTROL_PADCONF_UART0_TXD  0x0AB4
#define CONTROL_PADCONF_UART0_RTSN 0x0AB8
#define CONTROL_PADCONF_UART0_CTSN 0x0ABC
#define CONTROL_PADCONF_UART0_DTRN 0x0AC0
#define CONTROL_PADCONF_UART0_DSRN 0x0AC4
#define CONTROL_PADCONF_UART0_DCDN 0x0AC8
#define CONTROL_PADCONF_UART0_RIN  0x0ACC
#define CONTROL_PADCONF_UART1_RXD  0x0AD0
#define CONTROL_PADCONF_UART1_TXD  0x0AD4
#define CONTROL_PADCONF_UART1_RTSN 0x0AD8
#define CONTROL_PADCONF_UART1_CTSN 0x0ADC
#define CONTROL_PADCONF_UART2_RXD  0x0AE0
#define CONTROL_PADCONF_UART2_TXD  0x0AE4
#define CONTROL_PADCONF_UART2_RTSN 0x0AE8
#define CONTROL_PADCONF_UART2_CTSN 0x0AEC
#define CONTROL_PADCONF_SC0_DET    0x0AF0
#define CONTROL_PADCONF_SC0_RST    0x0AF4
#define CONTROL_PADCONF_SC0_CLK    0x0AF8
#define CONTROL_PADCONF_SC0_DATA   0x0AFC
#define CONTROL_PADCONF_SC0_C4     0x0B00
#define CONTROL_PADCONF_SC0_VCCEN  0x0B04
#define CONTROL_PADCONF_SC0_VPPEN  0x0B08
#define CONTROL_PADCONF_SC1_DET    0x0B0C
#define CONTROL_PADCONF_SC1_RST    0x0B10
#define CONTROL_PADCONF_SC1_CLK    0x0B14
#define CONTROL_PADCONF_SC1_DATA   0x0B18
#define CONTROL_PADCONF_SC1_C4     0x0B1C
#define CONTROL_PADCONF_SC1_VCCEN  0x0B20
#define CONTROL_PADCONF_SC1_VPPEN  0x0B24
#define CONTROL_PADCONF_TIM4_OUT   0x0B28
#define CONTROL_PADCONF_TIM5_OUT   0x0B2C
#define CONTROL_PADCONF_TIM6_OUT   0x0B30
#define CONTROL_PADCONF_TIM7_OUT   0x0B34
#define CONTROL_PADCONF_GPMC_CS0   0x0B38
#define CONTROL_PADCONF_GPMC_CS1   0x0B3C
#define CONTROL_PADCONF_GPMC_CS2   0x0B40
#define CONTROL_PADCONF_GPMC_CS3   0x0B44
#define CONTROL_PADCONF_GPMC_CS4   0x0B48
#define CONTROL_PADCONF_GPMC_CS5   0x0B4C
#define CONTROL_PADCONF_GPMC_WEN   0x0B50
#define CONTROL_PADCONF_GPMC_OEN_REN       0x0B54
#define CONTROL_PADCONF_GPMC_BE0N_CLE      0x0B58
#define CONTROL_PADCONF_GPMC_BE1N  0x0B5C
#define CONTROL_PADCONF_GPMC_ADVN_ALE      0x0B60
#define CONTROL_PADCONF_GPMC_DIR   0x0B64
#define CONTROL_PADCONF_GPMC_WPN   0x0B68
#define CONTROL_PADCONF_GPMC_WAIT  0x0B6C
#define CONTROL_PADCONF_GPMC_A0    0x0B70
#define CONTROL_PADCONF_GPMC_A1    0x0B74
#define CONTROL_PADCONF_GPMC_A2    0x0B78
#define CONTROL_PADCONF_GPMC_A3    0x0B7C
#define CONTROL_PADCONF_GPMC_A4    0x0B80
#define CONTROL_PADCONF_GPMC_A5    0x0B84
#define CONTROL_PADCONF_GPMC_A6    0x0B88
#define CONTROL_PADCONF_GPMC_A7    0x0B8C
#define CONTROL_PADCONF_GPMC_A8    0x0B90
#define CONTROL_PADCONF_GPMC_A9    0x0B94
#define CONTROL_PADCONF_GPMC_A10   0x0B98
#define CONTROL_PADCONF_GPMC_A11   0x0B9C
#define CONTROL_PADCONF_GPMC_A27   0x0BA0
#define CONTROL_PADCONF_GPMC_D0    0x0BA4
#define CONTROL_PADCONF_GPMC_D1    0x0BA8
#define CONTROL_PADCONF_GPMC_D2    0x0BAC
#define CONTROL_PADCONF_GPMC_D3    0x0BB0
#define CONTROL_PADCONF_GPMC_D4    0x0BB4
#define CONTROL_PADCONF_GPMC_D5    0x0BB8
#define CONTROL_PADCONF_GPMC_D6    0x0BBC
#define CONTROL_PADCONF_GPMC_D7    0x0BC0
#define CONTROL_PADCONF_GPMC_D8    0x0BC4
#define CONTROL_PADCONF_GPMC_D9    0x0BC8
#define CONTROL_PADCONF_GPMC_D10   0x0BCC
#define CONTROL_PADCONF_GPMC_D11   0x0BD0
#define CONTROL_PADCONF_GPMC_D12   0x0BD4
#define CONTROL_PADCONF_GPMC_D13   0x0BD8
#define CONTROL_PADCONF_GPMC_D14   0x0BDC
#define CONTROL_PADCONF_GPMC_D15   0x0BE0
#define CONTROL_PADCONF_GPMC_CLK   0x0BE4
#define CONTROL_PADCONF_GMII0_COL  0x0BE8
#define CONTROL_PADCONF_GMII0_CRS  0x0BEC
#define CONTROL_PADCONF_GMII0_GTXCLK       0x0BF0
#define CONTROL_PADCONF_GMII0_RXCLK        0x0BF4
#define CONTROL_PADCONF_GMII0_RXD0 0x0BF8
#define CONTROL_PADCONF_GMII0_RXD1 0x0BFC
#define CONTROL_PADCONF_GMII0_RXD2 0x0C00
#define CONTROL_PADCONF_GMII0_RXD3 0x0C04
#define CONTROL_PADCONF_GMII0_RXD4 0x0C08
#define CONTROL_PADCONF_GMII0_RXD5 0x0C0C
#define CONTROL_PADCONF_GMII0_RXD6 0x0C10
#define CONTROL_PADCONF_GMII0_RXD7 0x0C14
#define CONTROL_PADCONF_GMII0_RXDV 0x0C18
#define CONTROL_PADCONF_GMII0_RXER 0x0C1C
#define CONTROL_PADCONF_GMII0_TXCLK        0x0C20
#define CONTROL_PADCONF_GMII0_TXD0 0x0C24
#define CONTROL_PADCONF_GMII0_TXD1 0x0C28
#define CONTROL_PADCONF_GMII0_TXD2 0x0C2C
#define CONTROL_PADCONF_GMII0_TXD3 0x0C30
#define CONTROL_PADCONF_GMII0_TXD4 0x0C34
#define CONTROL_PADCONF_GMII0_TXD5 0x0C38
#define CONTROL_PADCONF_GMII0_TXD6 0x0C3C
#define CONTROL_PADCONF_GMII0_TXD7 0x0C40
#define CONTROL_PADCONF_GMII0_TXEN 0x0C44
#define CONTROL_PADCONF_MDIO_MCLK  0x0C48
#define CONTROL_PADCONF_MDIO_MDIO  0x0C4C
#define CONTROL_PADCONF_PCIE_TXP0  0x0C50
#define CONTROL_PADCONF_PCIE_TXN0  0x0C54
#define CONTROL_PADCONF_PCIE_RXP0  0x0C58
#define CONTROL_PADCONF_PCIE_RXN0  0x0C5C
#define CONTROL_PADCONF_PCIE_TXP1  0x0C60
#define CONTROL_PADCONF_PCIE_TXN1  0x0C64
#define CONTROL_PADCONF_PCIE_RXP1  0x0C68
#define CONTROL_PADCONF_PCIE_RXN1  0x0C6C
#define CONTROL_PADCONF_SERDES_CLKP        0x0C70
#define CONTROL_PADCONF_SERDES_CLKN        0x0C74
#define CONTROL_PADCONF_SATA_TXP0  0x0C78
#define CONTROL_PADCONF_SATA_TXN0  0x0C7C
#define CONTROL_PADCONF_SATA_RXP0  0x0C80
#define CONTROL_PADCONF_SATA_RXN0  0x0C84
#define CONTROL_PADCONF_SATA_TXP1  0x0C88
#define CONTROL_PADCONF_SATA_TXN1  0x0C8C
#define CONTROL_PADCONF_SATA_RXP1  0x0C90
#define CONTROL_PADCONF_SATA_RXN1  0x0C94
#define CONTROL_PADCONF_VLYNQ_CLOCK        0x0C98
#define CONTROL_PADCONF_VLYNQ_SCRUN        0x0C9C
#define CONTROL_PADCONF_VLYNQ_TXD0 0x0CA0
#define CONTROL_PADCONF_VLYNQ_TXD1 0x0CA4
#define CONTROL_PADCONF_VLYNQ_TXD2 0x0CA8
#define CONTROL_PADCONF_VLYNQ_TXD3 0x0CAC
#define CONTROL_PADCONF_VLYNQ_RXD0 0x0CB0
#define CONTROL_PADCONF_VLYNQ_RXD1 0x0CB4
#define CONTROL_PADCONF_VLYNQ_RXD2 0x0CB8
#define CONTROL_PADCONF_VLYNQ_RXD3 0x0CBC
#define CONTROL_PADCONF_USB0_DP    0x0CC0
#define CONTROL_PADCONF_USB0_DN    0x0CC4
#define CONTROL_PADCONF_USB0_DRVVBUS       0x0CC8
#define CONTROL_PADCONF_USB1_DP    0x0CCC
#define CONTROL_PADCONF_USB1_DN    0x0CD0
#define CONTROL_PADCONF_USB1_DRVVBUS       0x0CD4
#define CONTROL_PADCONF_IIC0_SCL   0x0CD8
#define CONTROL_PADCONF_IIC0_SDA   0x0CDC
#define CONTROL_PADCONF_IIC1_SCL   0x0CE0
#define CONTROL_PADCONF_IIC1_SDA   0x0CE4
#define CONTROL_PADCONF_GP0_IO0    0x0CE8
#define CONTROL_PADCONF_GP0_IO1    0x0CEC
#define CONTROL_PADCONF_GP0_IO2    0x0CF0
#define CONTROL_PADCONF_GP0_IO3    0x0CF4
#define CONTROL_PADCONF_GP0_IO4    0x0CF8
#define CONTROL_PADCONF_GP0_IO5    0x0CFC
#define CONTROL_PADCONF_GP0_IO6    0x0D00
#define CONTROL_PADCONF_GP0_IO7    0x0D04
#define CONTROL_PADCONF_DDR0_CLK0  0x0D08
#define CONTROL_PADCONF_DDR0_CLK0N 0x0D0C
#define CONTROL_PADCONF_DDR0_CLK1  0x0D10
#define CONTROL_PADCONF_DDR0_CLK1N 0x0D14
#define CONTROL_PADCONF_DDR0_CKE   0x0D18
#define CONTROL_PADCONF_DDR0_CSN0  0x0D1C
#define CONTROL_PADCONF_DDR0_CSN1  0x0D20
#define CONTROL_PADCONF_DDR0_RASN  0x0D24
#define CONTROL_PADCONF_DDR0_CASN  0x0D28
#define CONTROL_PADCONF_DDR0_WEN   0x0D2C
#define CONTROL_PADCONF_DDR0_DQM0  0x0D30
#define CONTROL_PADCONF_DDR0_DQM1  0x0D34
#define CONTROL_PADCONF_DDR0_DQM2  0x0D38
#define CONTROL_PADCONF_DDR0_DQM3  0x0D3C
#define CONTROL_PADCONF_DDR0_DQS0  0x0D40
#define CONTROL_PADCONF_DDR0_DQS1  0x0D44
#define CONTROL_PADCONF_DDR0_DQS2  0x0D48
#define CONTROL_PADCONF_DDR0_DQS3  0x0D4C
#define CONTROL_PADCONF_DDR0_DQSN0 0x0D50
#define CONTROL_PADCONF_DDR0_DQSN1 0x0D54
#define CONTROL_PADCONF_DDR0_DQSN2 0x0D58
#define CONTROL_PADCONF_DDR0_DQSN3 0x0D5C
#define CONTROL_PADCONF_DDR0_BA0   0x0D60
#define CONTROL_PADCONF_DDR0_BA1   0x0D64
#define CONTROL_PADCONF_DDR0_BA2   0x0D68
#define CONTROL_PADCONF_DDR0_A0    0x0D6C
#define CONTROL_PADCONF_DDR0_A1    0x0D70
#define CONTROL_PADCONF_DDR0_A2    0x0D74
#define CONTROL_PADCONF_DDR0_A3    0x0D78
#define CONTROL_PADCONF_DDR0_A4    0x0D7C
#define CONTROL_PADCONF_DDR0_A5    0x0D80
#define CONTROL_PADCONF_DDR0_A6    0x0D84
#define CONTROL_PADCONF_DDR0_A7    0x0D88
#define CONTROL_PADCONF_DDR0_A8    0x0D8C
#define CONTROL_PADCONF_DDR0_A9    0x0D90
#define CONTROL_PADCONF_DDR0_A10   0x0D94
#define CONTROL_PADCONF_DDR0_A11   0x0D98
#define CONTROL_PADCONF_DDR0_A12   0x0D9C
#define CONTROL_PADCONF_DDR0_A13   0x0DA0
#define CONTROL_PADCONF_DDR0_A14   0x0DA4
#define CONTROL_PADCONF_DDR0_D0    0x0DA8
#define CONTROL_PADCONF_DDR0_D1    0x0DAC
#define CONTROL_PADCONF_DDR0_D2    0x0DB0
#define CONTROL_PADCONF_DDR0_D3    0x0DB4
#define CONTROL_PADCONF_DDR0_D4    0x0DB8
#define CONTROL_PADCONF_DDR0_D5    0x0DBC
#define CONTROL_PADCONF_DDR0_D6    0x0DC0
#define CONTROL_PADCONF_DDR0_D7    0x0DC4
#define CONTROL_PADCONF_DDR0_D8    0x0DC8
#define CONTROL_PADCONF_DDR0_D9    0x0DCC
#define CONTROL_PADCONF_DDR0_D10   0x0DD0
#define CONTROL_PADCONF_DDR0_D11   0x0DD4
#define CONTROL_PADCONF_DDR0_D12   0x0DD8
#define CONTROL_PADCONF_DDR0_D13   0x0DDC
#define CONTROL_PADCONF_DDR0_D14   0x0DE0
#define CONTROL_PADCONF_DDR0_D15   0x0DE4
#define CONTROL_PADCONF_DDR0_D16   0x0DE8
#define CONTROL_PADCONF_DDR0_D17   0x0DEC
#define CONTROL_PADCONF_DDR0_D18   0x0DF0
#define CONTROL_PADCONF_DDR0_D19   0x0DF4
#define CONTROL_PADCONF_DDR0_D20   0x0DF8
#define CONTROL_PADCONF_DDR0_D21   0x0DFC
#define CONTROL_PADCONF_DDR0_D22   0x0E00
#define CONTROL_PADCONF_DDR0_D23   0x0E04
#define CONTROL_PADCONF_DDR0_D24   0x0E08
#define CONTROL_PADCONF_DDR0_D25   0x0E0C
#define CONTROL_PADCONF_DDR0_D26   0x0E10
#define CONTROL_PADCONF_DDR0_D27   0x0E14
#define CONTROL_PADCONF_DDR0_D28   0x0E18
#define CONTROL_PADCONF_DDR0_D29   0x0E1C
#define CONTROL_PADCONF_DDR0_D30   0x0E20
#define CONTROL_PADCONF_DDR0_D31   0x0E24
#define CONTROL_PADCONF_DDR0_ODT   0x0E28
#define CONTROL_PADCONF_DDR0_RST   0x0E2C
#define CONTROL_PADCONF_DDR0_STRBEN0       0x0E30
#define CONTROL_PADCONF_DDR0_STRBEN1       0x0E34
#define CONTROL_PADCONF_DDR0_STRBEN_DEL0   0x0E38
#define CONTROL_PADCONF_DDR0_STRBEN_DEL1   0x0E3C
#define CONTROL_PADCONF_DDR1_CLK0  0x0E40
#define CONTROL_PADCONF_DDR1_CLK0N 0x0E44
#define CONTROL_PADCONF_DDR1_CLK1  0x0E48
#define CONTROL_PADCONF_DDR1_CLK1N 0x0E4C
#define CONTROL_PADCONF_DDR1_CKE   0x0E50
#define CONTROL_PADCONF_DDR1_CSN0  0x0E54
#define CONTROL_PADCONF_DDR1_CSN1  0x0E58
#define CONTROL_PADCONF_DDR1_RASN  0x0E5C
#define CONTROL_PADCONF_DDR1_CASN  0x0E60
#define CONTROL_PADCONF_DDR1_WEN   0x0E64
#define CONTROL_PADCONF_DDR1_DQM0  0x0E68
#define CONTROL_PADCONF_DDR1_DQM1  0x0E6C
#define CONTROL_PADCONF_DDR1_DQM2  0x0E70
#define CONTROL_PADCONF_DDR1_DQM3  0x0E74
#define CONTROL_PADCONF_DDR1_DQS0  0x0E78
#define CONTROL_PADCONF_DDR1_DQS1  0x0E7C
#define CONTROL_PADCONF_DDR1_DQS2  0x0E80
#define CONTROL_PADCONF_DDR1_DQS3  0x0E84
#define CONTROL_PADCONF_DDR1_DQSN0 0x0E88
#define CONTROL_PADCONF_DDR1_DQSN1 0x0E8C
#define CONTROL_PADCONF_DDR1_DQSN2 0x0E90
#define CONTROL_PADCONF_DDR1_DQSN3 0x0E94
#define CONTROL_PADCONF_DDR1_BA0   0x0E98
#define CONTROL_PADCONF_DDR1_BA1   0x0E9C
#define CONTROL_PADCONF_DDR1_BA2   0x0EA0
#define CONTROL_PADCONF_DDR1_A0    0x0EA4
#define CONTROL_PADCONF_DDR1_A1    0x0EA8
#define CONTROL_PADCONF_DDR1_A2    0x0EAC
#define CONTROL_PADCONF_DDR1_A3    0x0EB0
#define CONTROL_PADCONF_DDR1_A4    0x0EB4
#define CONTROL_PADCONF_DDR1_A5    0x0EB8
#define CONTROL_PADCONF_DDR1_A6    0x0EBC
#define CONTROL_PADCONF_DDR1_A7    0x0EC0
#define CONTROL_PADCONF_DDR1_A8    0x0EC4
#define CONTROL_PADCONF_DDR1_A9    0x0EC8
#define CONTROL_PADCONF_DDR1_A10   0x0ECC
#define CONTROL_PADCONF_DDR1_A11   0x0ED0
#define CONTROL_PADCONF_DDR1_A12   0x0ED4
#define CONTROL_PADCONF_DDR1_A13   0x0ED8
#define CONTROL_PADCONF_DDR1_A14   0x0EDC
#define CONTROL_PADCONF_DDR1_D0    0x0EE0
#define CONTROL_PADCONF_DDR1_D1    0x0EE4
#define CONTROL_PADCONF_DDR1_D2    0x0EE8
#define CONTROL_PADCONF_DDR1_D3    0x0EEC
#define CONTROL_PADCONF_DDR1_D4    0x0EF0
#define CONTROL_PADCONF_DDR1_D5    0x0EF4
#define CONTROL_PADCONF_DDR1_D6    0x0EF8
#define CONTROL_PADCONF_DDR1_D7    0x0EFC
#define CONTROL_PADCONF_DDR1_D8    0x0F00
#define CONTROL_PADCONF_DDR1_D9    0x0F04
#define CONTROL_PADCONF_DDR1_D10   0x0F08
#define CONTROL_PADCONF_DDR1_D11   0x0F0C
#define CONTROL_PADCONF_DDR1_D12   0x0F10
#define CONTROL_PADCONF_DDR1_D13   0x0F14
#define CONTROL_PADCONF_DDR1_D14   0x0F18
#define CONTROL_PADCONF_DDR1_D15   0x0F1C
#define CONTROL_PADCONF_DDR1_D16   0x0F20
#define CONTROL_PADCONF_DDR1_D17   0x0F24
#define CONTROL_PADCONF_DDR1_D18   0x0F28
#define CONTROL_PADCONF_DDR1_D19   0x0F2C
#define CONTROL_PADCONF_DDR1_D20   0x0F30
#define CONTROL_PADCONF_DDR1_D21   0x0F34
#define CONTROL_PADCONF_DDR1_D22   0x0F38
#define CONTROL_PADCONF_DDR1_D23   0x0F3C
#define CONTROL_PADCONF_DDR1_D24   0x0F40
#define CONTROL_PADCONF_DDR1_D25   0x0F44
#define CONTROL_PADCONF_DDR1_D26   0x0F48
#define CONTROL_PADCONF_DDR1_D27   0x0F4C
#define CONTROL_PADCONF_DDR1_D28   0x0F50
#define CONTROL_PADCONF_DDR1_D29   0x0F54
#define CONTROL_PADCONF_DDR1_D30   0x0F58
#define CONTROL_PADCONF_DDR1_D31   0x0F5C
#define CONTROL_PADCONF_DDR1_ODT   0x0F60
#define CONTROL_PADCONF_DDR1_RST   0x0F64
#define CONTROL_PADCONF_DDR1_STRBEN0       0x0F68
#define CONTROL_PADCONF_DDR1_STRBEN1       0x0F6C
#define CONTROL_PADCONF_DDR1_STRBEN_DEL0   0x0F70
#define CONTROL_PADCONF_DDR1_STRBEN_DEL1   0x0F74
#define CONTROL_PADCONF_HDMI_TMDSCLKP      0x0F78
#define CONTROL_PADCONF_HDMI_TMDSCLKN      0x0F7C
#define CONTROL_PADCONF_HDMI_TMDSDP0       0x0F80
#define CONTROL_PADCONF_HDMI_TMDSDN0       0x0F84
#define CONTROL_PADCONF_HDMI_TMDSDP1       0x0F88
#define CONTROL_PADCONF_HDMI_TMDSDN1       0x0F8C
#define CONTROL_PADCONF_HDMI_TMDSDP2       0x0F90
#define CONTROL_PADCONF_HDMI_TMDSDN2       0x0F94
#define CONTROL_PADCONF_HDMI_SCL   0x0F98
#define CONTROL_PADCONF_HDMI_SDA   0x0F9C
#define CONTROL_PADCONF_HDMI_CEC   0x0FA0
#define CONTROL_PADCONF_HDMI_HPDET 0x0FA4
#define CONTROL_PADCONF_TCLK       0x0FA8
#define CONTROL_PADCONF_RTCK       0x0FAC
#define CONTROL_PADCONF_TDI        0x0FB0
#define CONTROL_PADCONF_TDO        0x0FB4
#define CONTROL_PADCONF_TMS        0x0FB8
#define CONTROL_PADCONF_TRSTN      0x0FBC
#define CONTROL_PADCONF_EMU0       0x0FC0
#define CONTROL_PADCONF_EMU1       0x0FC4
#define CONTROL_PADCONF_EMU2       0x0FC8
#define CONTROL_PADCONF_EMU3       0x0FCC
#define CONTROL_PADCONF_EMU4       0x0FD0
#define CONTROL_PADCONF_RESETN     0x0FD4
#define CONTROL_PADCONF_PORN       0x0FD8
#define CONTROL_PADCONF_NMIN       0x0FDC
#define CONTROL_PADCONF_RSTOUTN    0x0FE0
#define CONTROL_PADCONF_CLKOUT     0x0FE4
#define CONTROL_PADCONF_X1DEV      0x0FE8
#define CONTROL_PADCONF_X2DEV      0x0FEC
#define CONTROL_PADCONF_X1USB      0x0FF0
#define CONTROL_PADCONF_X2USB      0x0FF4
#define CONTROL_PADCONF_CLKIN32    0x0FF8
#define CONTROL_PADCONF_PLLOUTP    0x0FFC
#define CONTROL_PADCONF_PLLOUTN    0x1000
#define CONTROL_PADCONF_THERMAL_P  0x1004
#define CONTROL_PADCONF_THERMAL_N  0x1008
#define CONTROL_PADCONF_IFORCE     0x100C
#define CONTROL_PADCONF_VSENSE     0x1010


#endif /* _TI816X_MUX_H */