/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  reg [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  reg [11:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [5:0] celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire [12:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [36:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire [7:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire [5:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [16:0] celloutsig_0_72z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = ~(celloutsig_0_41z[2] & celloutsig_0_35z[11]);
  assign celloutsig_0_12z = ~(celloutsig_0_0z[1] & celloutsig_0_0z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_8z & celloutsig_0_4z[1]);
  assign celloutsig_0_28z = ~(in_data[9] & celloutsig_0_3z[3]);
  assign celloutsig_0_36z = celloutsig_0_23z[3] | celloutsig_0_0z[0];
  assign celloutsig_0_38z = celloutsig_0_35z[10] | celloutsig_0_2z[9];
  assign celloutsig_0_44z = celloutsig_0_40z | celloutsig_0_11z;
  assign celloutsig_0_71z = celloutsig_0_59z[2] | celloutsig_0_47z;
  assign celloutsig_0_45z = { celloutsig_0_7z[6:1], celloutsig_0_41z } == { celloutsig_0_22z, celloutsig_0_31z };
  assign celloutsig_0_48z = { celloutsig_0_22z[2:1], celloutsig_0_44z, celloutsig_0_17z } == { celloutsig_0_14z[3:1], celloutsig_0_47z };
  assign celloutsig_0_55z = celloutsig_0_25z[7:1] == { celloutsig_0_29z, celloutsig_0_52z };
  assign celloutsig_0_5z = { in_data[19:18], celloutsig_0_1z } == celloutsig_0_3z[16:3];
  assign celloutsig_1_4z = in_data[169:135] == { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z[7:3], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_1z[7:5] == { celloutsig_1_3z[1], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_9z = celloutsig_0_3z[3:0] == { in_data[53], celloutsig_0_4z };
  assign celloutsig_1_13z = celloutsig_1_10z[4:1] >= in_data[187:184];
  assign celloutsig_0_17z = in_data[75:58] >= celloutsig_0_3z[20:3];
  assign celloutsig_0_27z = { celloutsig_0_20z[2], celloutsig_0_7z } >= { celloutsig_0_2z[9:0], celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_3z[34:7], celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_2z } >= { celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_30z };
  assign celloutsig_0_40z = { celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_17z } > { celloutsig_0_3z[25:23], celloutsig_0_39z };
  assign celloutsig_0_58z = { celloutsig_0_30z[12:10], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_55z, celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_52z, celloutsig_0_19z, celloutsig_0_12z } > { celloutsig_0_0z[1], celloutsig_0_7z, celloutsig_0_39z, celloutsig_0_46z, celloutsig_0_40z, celloutsig_0_50z };
  assign celloutsig_1_5z = celloutsig_1_3z > celloutsig_1_2z;
  assign celloutsig_0_24z = { celloutsig_0_4z[2:1], celloutsig_0_6z } > celloutsig_0_3z[21:15];
  assign celloutsig_0_34z = celloutsig_0_15z[10:8] % { 1'h1, celloutsig_0_31z[8:7] };
  assign celloutsig_0_7z = { celloutsig_0_1z[11:10], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, in_data[71:68], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_0z[3:2], celloutsig_0_4z } % { 1'h1, celloutsig_0_20z };
  assign celloutsig_0_2z = in_data[19:4] % { 1'h1, in_data[29:15] };
  assign celloutsig_0_0z = in_data[94:91] * in_data[18:15];
  assign celloutsig_0_35z = { in_data[8:4], celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_0z } * { celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_42z = { celloutsig_0_6z, celloutsig_0_26z } * { celloutsig_0_35z[9:4], celloutsig_0_8z, celloutsig_0_24z };
  assign celloutsig_0_4z = celloutsig_0_3z[27:25] * celloutsig_0_3z[24:22];
  assign celloutsig_0_14z = celloutsig_0_1z[9:6] * celloutsig_0_1z[6:3];
  assign celloutsig_0_26z = { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_5z } * celloutsig_0_0z[2:0];
  assign celloutsig_0_30z = { in_data[33:20], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_22z } * { celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_27z };
  assign celloutsig_0_31z = { celloutsig_0_1z[11], celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_20z } * { celloutsig_0_30z[18:15], celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_26z };
  assign celloutsig_0_72z = celloutsig_0_44z ? { celloutsig_0_45z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_41z } : celloutsig_0_30z[17:1];
  assign celloutsig_1_1z[7:3] = in_data[189] ? { celloutsig_1_0z[1:0], celloutsig_1_0z } : in_data[101:97];
  assign celloutsig_1_2z = in_data[120] ? in_data[155:150] : { celloutsig_1_1z[6:3], celloutsig_1_0z[2:1] };
  assign celloutsig_1_7z = celloutsig_1_2z[1] ? { celloutsig_1_1z[7:3], celloutsig_1_0z[2:1], celloutsig_1_4z, celloutsig_1_0z[2:1], 1'h1, celloutsig_1_6z } : { celloutsig_1_3z[2], celloutsig_1_1z[7:3], celloutsig_1_0z[2:1], 1'h1, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_8z = celloutsig_1_0z[0] ? celloutsig_1_7z[10:6] : celloutsig_1_3z[5:1];
  assign celloutsig_1_11z = celloutsig_1_6z ? { celloutsig_1_1z[4:3], celloutsig_1_0z, celloutsig_1_4z } : celloutsig_1_2z;
  assign celloutsig_0_20z = celloutsig_0_14z[2] ? celloutsig_0_0z : { celloutsig_0_2z[10:9], celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_39z = | { celloutsig_0_30z[17:7], celloutsig_0_34z };
  assign celloutsig_0_11z = | { in_data[47:44], celloutsig_0_8z };
  assign celloutsig_0_21z = | { celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_0_43z = ~^ { celloutsig_0_42z, celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_17z, celloutsig_0_32z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_2z[4:0], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_10z = ~^ celloutsig_0_2z[11:9];
  assign celloutsig_0_16z = ~^ celloutsig_0_1z[8:3];
  assign celloutsig_0_46z = ^ { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_45z, celloutsig_0_17z, celloutsig_0_43z };
  assign celloutsig_0_47z = ^ { celloutsig_0_45z, celloutsig_0_34z, celloutsig_0_26z };
  assign celloutsig_0_50z = ^ { celloutsig_0_41z[8:1], celloutsig_0_43z, celloutsig_0_44z, celloutsig_0_48z, celloutsig_0_13z };
  assign celloutsig_0_8z = ^ { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_16z = ^ { celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_1_18z = ^ { celloutsig_1_10z[6:2], celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_0_18z = ^ { celloutsig_0_6z[4:1], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_0_59z = celloutsig_0_25z[10:5] >> { celloutsig_0_35z[8:5], celloutsig_0_28z, celloutsig_0_58z };
  assign celloutsig_0_6z = celloutsig_0_2z[6:2] >> { celloutsig_0_2z[14:11], celloutsig_0_5z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_6z } >> { celloutsig_1_8z[4:1], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_17z = { in_data[142:129], celloutsig_1_6z, celloutsig_1_6z } >> { celloutsig_1_11z[2], celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_25z = { celloutsig_0_20z[3], celloutsig_0_5z, celloutsig_0_7z } >> { celloutsig_0_1z[8:6], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_18z };
  assign celloutsig_0_41z = { celloutsig_0_14z[3], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_23z } >> in_data[48:40];
  assign celloutsig_1_3z = { celloutsig_1_1z[5:3], celloutsig_1_0z } >> { celloutsig_1_2z[3:1], celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_2z[12:4], celloutsig_0_1z, celloutsig_0_2z } <<< { in_data[81:61], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_7z[4], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_12z } <<< celloutsig_0_7z[8:5];
  assign celloutsig_0_22z = { celloutsig_0_20z[1:0], celloutsig_0_18z } <<< { celloutsig_0_15z[9:8], celloutsig_0_13z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[170:168];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_1z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[21:10];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_15z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_15z = celloutsig_0_2z[14:4];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_29z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_29z = celloutsig_0_1z[7:2];
  assign celloutsig_1_1z[2:0] = celloutsig_1_0z;
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
