m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/software/alarm_clock/obj/default/runtime/sim/mentor
vsystem_CPU
!s110 1605044439
!i10b 1
!s100 T4HZz6XSLZkX9ACkzO_W]2
ID7:Ff5ahBSSX:NkfUz_Sg1
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1604985437
8D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU.v
FD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU.v
L0 9
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1605044439.000000
!s107 D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU.v|
!s90 -reportprogress|300|D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU.v|-work|CPU|
!i113 1
o-work CPU
Z3 tCvgOpt 0
nsystem_@c@p@u
vsystem_CPU_cpu
Z4 !s110 1605044435
!i10b 1
!s100 _FNhbL20h;6:Shj;5]h7[0
IgY<b29iDmCMY]NX?fZF?K3
R1
R0
Z5 w1604985461
Z6 8D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu.v
Z7 FD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu.v
L0 2834
R2
r1
!s85 0
31
Z8 !s108 1605044435.000000
Z9 !s107 D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu.v|
Z10 !s90 -reportprogress|300|D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu.v|-work|cpu|
!i113 1
Z11 o-work cpu
R3
nsystem_@c@p@u_cpu
vsystem_CPU_cpu_debug_slave_sysclk
Z12 !s110 1605044436
!i10b 1
!s100 EdG<;UN=`@6QB9T<5>1K21
IHTBjWRLga;h[>8JmCaChO3
R1
R0
R5
8D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_sysclk.v
FD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_sysclk.v
Z13 L0 21
R2
r1
!s85 0
31
Z14 !s108 1605044436.000000
!s107 D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_sysclk.v|-work|cpu|
!i113 1
R11
R3
nsystem_@c@p@u_cpu_debug_slave_sysclk
vsystem_CPU_cpu_debug_slave_tck
R12
!i10b 1
!s100 d@a8akIES@2RhfHQ06gQ@0
IfW^fQ^2nMk7GP>Sf2^OBG0
R1
R0
R5
8D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_tck.v
FD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_tck.v
R13
R2
r1
!s85 0
31
R14
!s107 D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_tck.v|-work|cpu|
!i113 1
R11
R3
nsystem_@c@p@u_cpu_debug_slave_tck
vsystem_CPU_cpu_debug_slave_wrapper
R12
!i10b 1
!s100 _ge7;VKXz?B^P35jG:e9k3
In5Vd;fl5J9jKE;33=d^2W3
R1
R0
R5
8D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_wrapper.v
FD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_wrapper.v
R13
R2
r1
!s85 0
31
R14
!s107 D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_debug_slave_wrapper.v|-work|cpu|
!i113 1
R11
R3
nsystem_@c@p@u_cpu_debug_slave_wrapper
vsystem_CPU_cpu_nios2_avalon_reg
R4
!i10b 1
!s100 4kLz7j2cQNVgO6kMGKc]S0
IR`^fH5N1mV`f3=I`^dTWH0
R1
R0
R5
R6
R7
L0 2023
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_avalon_reg
vsystem_CPU_cpu_nios2_oci
R4
!i10b 1
!s100 8YdZi4E]kcCRJgEhO0`De3
Il[;bfLFM7cm9c;OohbCho2
R1
R0
R5
R6
R7
L0 2362
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci
vsystem_CPU_cpu_nios2_oci_break
R4
!i10b 1
!s100 nCeJT1_f^k7?YQ`U:4c5O0
I3N_T<?mcUb7<NXhF@i_Ln3
R1
R0
R5
R6
R7
L0 295
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_break
vsystem_CPU_cpu_nios2_oci_compute_input_tm_cnt
R4
!i10b 1
!s100 Eo`37OzzTldCh;U]=7P`52
I2;doQ_MA<6if<?2Fe15PA3
R1
R0
R5
R6
R7
L0 1265
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_compute_input_tm_cnt
vsystem_CPU_cpu_nios2_oci_dbrk
R4
!i10b 1
!s100 H25gUXL3[M7iko2H[:OX72
Ia;j_;NeNV7<WX@XH:FE6l2
R1
R0
R5
R6
R7
L0 795
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_dbrk
vsystem_CPU_cpu_nios2_oci_debug
R4
!i10b 1
!s100 decdV4al:WHcIDS6>VMIh3
I;Hbf_AYB9_72BHm@[1ON23
R1
R0
R5
R6
R7
L0 153
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_debug
vsystem_CPU_cpu_nios2_oci_dtrace
R4
!i10b 1
!s100 W<[IaMK2`9`LhC<@X9RCk3
IDVi14JSj6cd3KbN4_6<Dd1
R1
R0
R5
R6
R7
L0 1183
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_dtrace
vsystem_CPU_cpu_nios2_oci_fifo
R4
!i10b 1
!s100 cfLlhXPcU:cQQc7T]ZLh80
I4>[<MKT8Dh@88`_;>]3HS1
R1
R0
R5
R6
R7
L0 1427
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_fifo
vsystem_CPU_cpu_nios2_oci_fifo_cnt_inc
R4
!i10b 1
!s100 zLmK6W6c>cbozDSH4`Sfl3
I0ckT_;Z_dg_:9L:C;e82@2
R1
R0
R5
R6
R7
L0 1380
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_fifo_cnt_inc
vsystem_CPU_cpu_nios2_oci_fifo_wrptr_inc
R4
!i10b 1
!s100 9^@SEkFY6mZem]]3=ibOU0
IL5P]ei@UWfNPmbWHhWZJS1
R1
R0
R5
R6
R7
L0 1337
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_fifo_wrptr_inc
vsystem_CPU_cpu_nios2_oci_im
R4
!i10b 1
!s100 MJG_n]OhPKW:4J2H9[T?C1
IZTk<2[<NXAjh>cZQ@QN3k1
R1
R0
R5
R6
R7
L0 1936
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_im
vsystem_CPU_cpu_nios2_oci_itrace
R4
!i10b 1
!s100 ^g_fJ]>zoXKeFoh@<E]0>3
IKO=J]M^j=hC]k_2`IJPQ<3
R1
R0
R5
R6
R7
L0 982
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_itrace
vsystem_CPU_cpu_nios2_oci_pib
R4
!i10b 1
!s100 iXJEJ2I6oKd9P74bXRIj51
IfMe:FD2IdG9gY58ng:alD0
R1
R0
R5
R6
R7
L0 1913
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_pib
vsystem_CPU_cpu_nios2_oci_td_mode
R4
!i10b 1
!s100 5lckE]RD=7]Sh_k<Sz9Ed1
I3RmGfzjhXHhgk[8jPHjEQ0
R1
R0
R5
R6
R7
L0 1115
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_td_mode
vsystem_CPU_cpu_nios2_oci_xbrk
R4
!i10b 1
!s100 77E0AB]_od`3cGXlWdfJ`0
I:_Y_]hR4];E7AZCKQbLha2
R1
R0
R5
R6
R7
L0 588
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_oci_xbrk
vsystem_CPU_cpu_nios2_ocimem
R4
!i10b 1
!s100 G=Ycjg]S51jNHAEnkTCAm3
IeI9dFCZmf:cIA7W797g<71
R1
R0
R5
R6
R7
L0 2181
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_ocimem
vsystem_CPU_cpu_nios2_performance_monitors
R4
!i10b 1
!s100 j=;JX3B8lC_QmOPKT56QQ3
IZ3B>cHnOOlie4f]9ioHU<0
R1
R0
R5
R6
R7
L0 2006
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_nios2_performance_monitors
vsystem_CPU_cpu_ociram_sp_ram_module
R4
!i10b 1
!s100 ee4_9>SMOI`afjA2boP6<1
I`SbLZQ1k]QN<989cjjCce1
R1
R0
R5
R6
R7
L0 2116
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_ociram_sp_ram_module
vsystem_CPU_cpu_register_bank_a_module
R4
!i10b 1
!s100 K0RGVmCDl1J8mKJ`0U?QP1
ID;i:3z0oKH3MB@gTPibb[1
R1
R0
R5
R6
R7
R13
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_register_bank_a_module
vsystem_CPU_cpu_register_bank_b_module
R4
!i10b 1
!s100 jBdHTbA3IfHF6PVh6i;?D2
I@V5C63e;;D<R=omCX1FO02
R1
R0
R5
R6
R7
L0 87
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
nsystem_@c@p@u_cpu_register_bank_b_module
vsystem_CPU_cpu_test_bench
!s110 1605044437
!i10b 1
!s100 PlNCLdjgh8HRJDV_BicFO3
Iln[@c?T2E;zd3T;DVd`YF2
R1
R0
R5
8D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_test_bench.v
FD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_test_bench.v
R13
R2
r1
!s85 0
31
!s108 1605044437.000000
!s107 D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_test_bench.v|
!s90 -reportprogress|300|D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_CPU_cpu_test_bench.v|-work|cpu|
!i113 1
R11
R3
nsystem_@c@p@u_cpu_test_bench
