// Seed: 1514205106
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  assign module_1.id_21 = 0;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = module_0;
  logic id_19;
endmodule
module module_1 #(
    parameter id_21 = 32'd26,
    parameter id_4  = 32'd40
) (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire _id_4,
    input wor id_5,
    input wor id_6,
    output tri id_7,
    output supply1 id_8,
    output wire id_9,
    input wire id_10,
    output tri1 id_11,
    output supply1 id_12,
    output tri1 id_13,
    input tri id_14,
    input wand id_15,
    input supply0 id_16,
    output uwire id_17,
    output uwire id_18,
    input tri id_19,
    input wand id_20,
    input wire _id_21
);
  wire [id_4 : id_21] id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
