
STM32F401CCU6_COTS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001be0  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00014000  08001d74  08001d74  00011d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015d74  08015d74  00030068  2**0
                  CONTENTS
  4 .ARM          00000000  08015d74  08015d74  00030068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08015d74  08015d74  00030068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015d74  08015d74  00025d74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015d78  08015d78  00025d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08015d7c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  20000068  08015de4  00030068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08015de4  00030110  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030098  2**0
                  CONTENTS, READONLY
 13 .debug_info   000033a5  00000000  00000000  000300db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000f0d  00000000  00000000  00033480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004c0  00000000  00000000  00034390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000e65  00000000  00000000  00034850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002e1a  00000000  00000000  000356b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000b2a5  00000000  00000000  000384cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000361  00000000  00000000  00043774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001118  00000000  00000000  00043ad8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00044bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000068 	.word	0x20000068
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001d5c 	.word	0x08001d5c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	2000006c 	.word	0x2000006c
 80001d0:	08001d5c 	.word	0x08001d5c

080001d4 <__aeabi_dmul>:
 80001d4:	b570      	push	{r4, r5, r6, lr}
 80001d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e2:	bf1d      	ittte	ne
 80001e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001e8:	ea94 0f0c 	teqne	r4, ip
 80001ec:	ea95 0f0c 	teqne	r5, ip
 80001f0:	f000 f8de 	bleq	80003b0 <__aeabi_dmul+0x1dc>
 80001f4:	442c      	add	r4, r5
 80001f6:	ea81 0603 	eor.w	r6, r1, r3
 80001fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000202:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000206:	bf18      	it	ne
 8000208:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800020c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000210:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000214:	d038      	beq.n	8000288 <__aeabi_dmul+0xb4>
 8000216:	fba0 ce02 	umull	ip, lr, r0, r2
 800021a:	f04f 0500 	mov.w	r5, #0
 800021e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000222:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000226:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022a:	f04f 0600 	mov.w	r6, #0
 800022e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000232:	f09c 0f00 	teq	ip, #0
 8000236:	bf18      	it	ne
 8000238:	f04e 0e01 	orrne.w	lr, lr, #1
 800023c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000240:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000244:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000248:	d204      	bcs.n	8000254 <__aeabi_dmul+0x80>
 800024a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800024e:	416d      	adcs	r5, r5
 8000250:	eb46 0606 	adc.w	r6, r6, r6
 8000254:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000258:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800025c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000260:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000264:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000268:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800026c:	bf88      	it	hi
 800026e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000272:	d81e      	bhi.n	80002b2 <__aeabi_dmul+0xde>
 8000274:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	bd70      	pop	{r4, r5, r6, pc}
 8000288:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800028c:	ea46 0101 	orr.w	r1, r6, r1
 8000290:	ea40 0002 	orr.w	r0, r0, r2
 8000294:	ea81 0103 	eor.w	r1, r1, r3
 8000298:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800029c:	bfc2      	ittt	gt
 800029e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002a6:	bd70      	popgt	{r4, r5, r6, pc}
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ac:	f04f 0e00 	mov.w	lr, #0
 80002b0:	3c01      	subs	r4, #1
 80002b2:	f300 80ab 	bgt.w	800040c <__aeabi_dmul+0x238>
 80002b6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ba:	bfde      	ittt	le
 80002bc:	2000      	movle	r0, #0
 80002be:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c2:	bd70      	pople	{r4, r5, r6, pc}
 80002c4:	f1c4 0400 	rsb	r4, r4, #0
 80002c8:	3c20      	subs	r4, #32
 80002ca:	da35      	bge.n	8000338 <__aeabi_dmul+0x164>
 80002cc:	340c      	adds	r4, #12
 80002ce:	dc1b      	bgt.n	8000308 <__aeabi_dmul+0x134>
 80002d0:	f104 0414 	add.w	r4, r4, #20
 80002d4:	f1c4 0520 	rsb	r5, r4, #32
 80002d8:	fa00 f305 	lsl.w	r3, r0, r5
 80002dc:	fa20 f004 	lsr.w	r0, r0, r4
 80002e0:	fa01 f205 	lsl.w	r2, r1, r5
 80002e4:	ea40 0002 	orr.w	r0, r0, r2
 80002e8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f4:	fa21 f604 	lsr.w	r6, r1, r4
 80002f8:	eb42 0106 	adc.w	r1, r2, r6
 80002fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000300:	bf08      	it	eq
 8000302:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000306:	bd70      	pop	{r4, r5, r6, pc}
 8000308:	f1c4 040c 	rsb	r4, r4, #12
 800030c:	f1c4 0520 	rsb	r5, r4, #32
 8000310:	fa00 f304 	lsl.w	r3, r0, r4
 8000314:	fa20 f005 	lsr.w	r0, r0, r5
 8000318:	fa01 f204 	lsl.w	r2, r1, r4
 800031c:	ea40 0002 	orr.w	r0, r0, r2
 8000320:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000324:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000328:	f141 0100 	adc.w	r1, r1, #0
 800032c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000330:	bf08      	it	eq
 8000332:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000336:	bd70      	pop	{r4, r5, r6, pc}
 8000338:	f1c4 0520 	rsb	r5, r4, #32
 800033c:	fa00 f205 	lsl.w	r2, r0, r5
 8000340:	ea4e 0e02 	orr.w	lr, lr, r2
 8000344:	fa20 f304 	lsr.w	r3, r0, r4
 8000348:	fa01 f205 	lsl.w	r2, r1, r5
 800034c:	ea43 0302 	orr.w	r3, r3, r2
 8000350:	fa21 f004 	lsr.w	r0, r1, r4
 8000354:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000358:	fa21 f204 	lsr.w	r2, r1, r4
 800035c:	ea20 0002 	bic.w	r0, r0, r2
 8000360:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000364:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000368:	bf08      	it	eq
 800036a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036e:	bd70      	pop	{r4, r5, r6, pc}
 8000370:	f094 0f00 	teq	r4, #0
 8000374:	d10f      	bne.n	8000396 <__aeabi_dmul+0x1c2>
 8000376:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037a:	0040      	lsls	r0, r0, #1
 800037c:	eb41 0101 	adc.w	r1, r1, r1
 8000380:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000384:	bf08      	it	eq
 8000386:	3c01      	subeq	r4, #1
 8000388:	d0f7      	beq.n	800037a <__aeabi_dmul+0x1a6>
 800038a:	ea41 0106 	orr.w	r1, r1, r6
 800038e:	f095 0f00 	teq	r5, #0
 8000392:	bf18      	it	ne
 8000394:	4770      	bxne	lr
 8000396:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039a:	0052      	lsls	r2, r2, #1
 800039c:	eb43 0303 	adc.w	r3, r3, r3
 80003a0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a4:	bf08      	it	eq
 80003a6:	3d01      	subeq	r5, #1
 80003a8:	d0f7      	beq.n	800039a <__aeabi_dmul+0x1c6>
 80003aa:	ea43 0306 	orr.w	r3, r3, r6
 80003ae:	4770      	bx	lr
 80003b0:	ea94 0f0c 	teq	r4, ip
 80003b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003b8:	bf18      	it	ne
 80003ba:	ea95 0f0c 	teqne	r5, ip
 80003be:	d00c      	beq.n	80003da <__aeabi_dmul+0x206>
 80003c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c4:	bf18      	it	ne
 80003c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ca:	d1d1      	bne.n	8000370 <__aeabi_dmul+0x19c>
 80003cc:	ea81 0103 	eor.w	r1, r1, r3
 80003d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd70      	pop	{r4, r5, r6, pc}
 80003da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003de:	bf06      	itte	eq
 80003e0:	4610      	moveq	r0, r2
 80003e2:	4619      	moveq	r1, r3
 80003e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e8:	d019      	beq.n	800041e <__aeabi_dmul+0x24a>
 80003ea:	ea94 0f0c 	teq	r4, ip
 80003ee:	d102      	bne.n	80003f6 <__aeabi_dmul+0x222>
 80003f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f4:	d113      	bne.n	800041e <__aeabi_dmul+0x24a>
 80003f6:	ea95 0f0c 	teq	r5, ip
 80003fa:	d105      	bne.n	8000408 <__aeabi_dmul+0x234>
 80003fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000400:	bf1c      	itt	ne
 8000402:	4610      	movne	r0, r2
 8000404:	4619      	movne	r1, r3
 8000406:	d10a      	bne.n	800041e <__aeabi_dmul+0x24a>
 8000408:	ea81 0103 	eor.w	r1, r1, r3
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000410:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000414:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000422:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000426:	bd70      	pop	{r4, r5, r6, pc}

08000428 <__aeabi_drsub>:
 8000428:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800042c:	e002      	b.n	8000434 <__adddf3>
 800042e:	bf00      	nop

08000430 <__aeabi_dsub>:
 8000430:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000434 <__adddf3>:
 8000434:	b530      	push	{r4, r5, lr}
 8000436:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	bf1f      	itttt	ne
 800044a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800044e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000452:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000456:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045a:	f000 80e2 	beq.w	8000622 <__adddf3+0x1ee>
 800045e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000462:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000466:	bfb8      	it	lt
 8000468:	426d      	neglt	r5, r5
 800046a:	dd0c      	ble.n	8000486 <__adddf3+0x52>
 800046c:	442c      	add	r4, r5
 800046e:	ea80 0202 	eor.w	r2, r0, r2
 8000472:	ea81 0303 	eor.w	r3, r1, r3
 8000476:	ea82 0000 	eor.w	r0, r2, r0
 800047a:	ea83 0101 	eor.w	r1, r3, r1
 800047e:	ea80 0202 	eor.w	r2, r0, r2
 8000482:	ea81 0303 	eor.w	r3, r1, r3
 8000486:	2d36      	cmp	r5, #54	; 0x36
 8000488:	bf88      	it	hi
 800048a:	bd30      	pophi	{r4, r5, pc}
 800048c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000490:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000494:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000498:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800049c:	d002      	beq.n	80004a4 <__adddf3+0x70>
 800049e:	4240      	negs	r0, r0
 80004a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b0:	d002      	beq.n	80004b8 <__adddf3+0x84>
 80004b2:	4252      	negs	r2, r2
 80004b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004b8:	ea94 0f05 	teq	r4, r5
 80004bc:	f000 80a7 	beq.w	800060e <__adddf3+0x1da>
 80004c0:	f1a4 0401 	sub.w	r4, r4, #1
 80004c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80004c8:	db0d      	blt.n	80004e6 <__adddf3+0xb2>
 80004ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004ce:	fa22 f205 	lsr.w	r2, r2, r5
 80004d2:	1880      	adds	r0, r0, r2
 80004d4:	f141 0100 	adc.w	r1, r1, #0
 80004d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80004dc:	1880      	adds	r0, r0, r2
 80004de:	fa43 f305 	asr.w	r3, r3, r5
 80004e2:	4159      	adcs	r1, r3
 80004e4:	e00e      	b.n	8000504 <__adddf3+0xd0>
 80004e6:	f1a5 0520 	sub.w	r5, r5, #32
 80004ea:	f10e 0e20 	add.w	lr, lr, #32
 80004ee:	2a01      	cmp	r2, #1
 80004f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f4:	bf28      	it	cs
 80004f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fa:	fa43 f305 	asr.w	r3, r3, r5
 80004fe:	18c0      	adds	r0, r0, r3
 8000500:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000504:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000508:	d507      	bpl.n	800051a <__adddf3+0xe6>
 800050a:	f04f 0e00 	mov.w	lr, #0
 800050e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000512:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000516:	eb6e 0101 	sbc.w	r1, lr, r1
 800051a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800051e:	d31b      	bcc.n	8000558 <__adddf3+0x124>
 8000520:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000524:	d30c      	bcc.n	8000540 <__adddf3+0x10c>
 8000526:	0849      	lsrs	r1, r1, #1
 8000528:	ea5f 0030 	movs.w	r0, r0, rrx
 800052c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000530:	f104 0401 	add.w	r4, r4, #1
 8000534:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000538:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800053c:	f080 809a 	bcs.w	8000674 <__adddf3+0x240>
 8000540:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000544:	bf08      	it	eq
 8000546:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054a:	f150 0000 	adcs.w	r0, r0, #0
 800054e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000552:	ea41 0105 	orr.w	r1, r1, r5
 8000556:	bd30      	pop	{r4, r5, pc}
 8000558:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800055c:	4140      	adcs	r0, r0
 800055e:	eb41 0101 	adc.w	r1, r1, r1
 8000562:	3c01      	subs	r4, #1
 8000564:	bf28      	it	cs
 8000566:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056a:	d2e9      	bcs.n	8000540 <__adddf3+0x10c>
 800056c:	f091 0f00 	teq	r1, #0
 8000570:	bf04      	itt	eq
 8000572:	4601      	moveq	r1, r0
 8000574:	2000      	moveq	r0, #0
 8000576:	fab1 f381 	clz	r3, r1
 800057a:	bf08      	it	eq
 800057c:	3320      	addeq	r3, #32
 800057e:	f1a3 030b 	sub.w	r3, r3, #11
 8000582:	f1b3 0220 	subs.w	r2, r3, #32
 8000586:	da0c      	bge.n	80005a2 <__adddf3+0x16e>
 8000588:	320c      	adds	r2, #12
 800058a:	dd08      	ble.n	800059e <__adddf3+0x16a>
 800058c:	f102 0c14 	add.w	ip, r2, #20
 8000590:	f1c2 020c 	rsb	r2, r2, #12
 8000594:	fa01 f00c 	lsl.w	r0, r1, ip
 8000598:	fa21 f102 	lsr.w	r1, r1, r2
 800059c:	e00c      	b.n	80005b8 <__adddf3+0x184>
 800059e:	f102 0214 	add.w	r2, r2, #20
 80005a2:	bfd8      	it	le
 80005a4:	f1c2 0c20 	rsble	ip, r2, #32
 80005a8:	fa01 f102 	lsl.w	r1, r1, r2
 80005ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b0:	bfdc      	itt	le
 80005b2:	ea41 010c 	orrle.w	r1, r1, ip
 80005b6:	4090      	lslle	r0, r2
 80005b8:	1ae4      	subs	r4, r4, r3
 80005ba:	bfa2      	ittt	ge
 80005bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c0:	4329      	orrge	r1, r5
 80005c2:	bd30      	popge	{r4, r5, pc}
 80005c4:	ea6f 0404 	mvn.w	r4, r4
 80005c8:	3c1f      	subs	r4, #31
 80005ca:	da1c      	bge.n	8000606 <__adddf3+0x1d2>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc0e      	bgt.n	80005ee <__adddf3+0x1ba>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0220 	rsb	r2, r4, #32
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f302 	lsl.w	r3, r1, r2
 80005e0:	ea40 0003 	orr.w	r0, r0, r3
 80005e4:	fa21 f304 	lsr.w	r3, r1, r4
 80005e8:	ea45 0103 	orr.w	r1, r5, r3
 80005ec:	bd30      	pop	{r4, r5, pc}
 80005ee:	f1c4 040c 	rsb	r4, r4, #12
 80005f2:	f1c4 0220 	rsb	r2, r4, #32
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 f304 	lsl.w	r3, r1, r4
 80005fe:	ea40 0003 	orr.w	r0, r0, r3
 8000602:	4629      	mov	r1, r5
 8000604:	bd30      	pop	{r4, r5, pc}
 8000606:	fa21 f004 	lsr.w	r0, r1, r4
 800060a:	4629      	mov	r1, r5
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	f094 0f00 	teq	r4, #0
 8000612:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000616:	bf06      	itte	eq
 8000618:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800061c:	3401      	addeq	r4, #1
 800061e:	3d01      	subne	r5, #1
 8000620:	e74e      	b.n	80004c0 <__adddf3+0x8c>
 8000622:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000626:	bf18      	it	ne
 8000628:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800062c:	d029      	beq.n	8000682 <__adddf3+0x24e>
 800062e:	ea94 0f05 	teq	r4, r5
 8000632:	bf08      	it	eq
 8000634:	ea90 0f02 	teqeq	r0, r2
 8000638:	d005      	beq.n	8000646 <__adddf3+0x212>
 800063a:	ea54 0c00 	orrs.w	ip, r4, r0
 800063e:	bf04      	itt	eq
 8000640:	4619      	moveq	r1, r3
 8000642:	4610      	moveq	r0, r2
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	ea91 0f03 	teq	r1, r3
 800064a:	bf1e      	ittt	ne
 800064c:	2100      	movne	r1, #0
 800064e:	2000      	movne	r0, #0
 8000650:	bd30      	popne	{r4, r5, pc}
 8000652:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000656:	d105      	bne.n	8000664 <__adddf3+0x230>
 8000658:	0040      	lsls	r0, r0, #1
 800065a:	4149      	adcs	r1, r1
 800065c:	bf28      	it	cs
 800065e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000668:	bf3c      	itt	cc
 800066a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800066e:	bd30      	popcc	{r4, r5, pc}
 8000670:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000674:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000678:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800067c:	f04f 0000 	mov.w	r0, #0
 8000680:	bd30      	pop	{r4, r5, pc}
 8000682:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000686:	bf1a      	itte	ne
 8000688:	4619      	movne	r1, r3
 800068a:	4610      	movne	r0, r2
 800068c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000690:	bf1c      	itt	ne
 8000692:	460b      	movne	r3, r1
 8000694:	4602      	movne	r2, r0
 8000696:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069a:	bf06      	itte	eq
 800069c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a0:	ea91 0f03 	teqeq	r1, r3
 80006a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	bf00      	nop

080006ac <__aeabi_ui2d>:
 80006ac:	f090 0f00 	teq	r0, #0
 80006b0:	bf04      	itt	eq
 80006b2:	2100      	moveq	r1, #0
 80006b4:	4770      	bxeq	lr
 80006b6:	b530      	push	{r4, r5, lr}
 80006b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c0:	f04f 0500 	mov.w	r5, #0
 80006c4:	f04f 0100 	mov.w	r1, #0
 80006c8:	e750      	b.n	800056c <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_i2d>:
 80006cc:	f090 0f00 	teq	r0, #0
 80006d0:	bf04      	itt	eq
 80006d2:	2100      	moveq	r1, #0
 80006d4:	4770      	bxeq	lr
 80006d6:	b530      	push	{r4, r5, lr}
 80006d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e4:	bf48      	it	mi
 80006e6:	4240      	negmi	r0, r0
 80006e8:	f04f 0100 	mov.w	r1, #0
 80006ec:	e73e      	b.n	800056c <__adddf3+0x138>
 80006ee:	bf00      	nop

080006f0 <__aeabi_f2d>:
 80006f0:	0042      	lsls	r2, r0, #1
 80006f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006fe:	bf1f      	itttt	ne
 8000700:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000704:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000708:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800070c:	4770      	bxne	lr
 800070e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000712:	bf08      	it	eq
 8000714:	4770      	bxeq	lr
 8000716:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071a:	bf04      	itt	eq
 800071c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000720:	4770      	bxeq	lr
 8000722:	b530      	push	{r4, r5, lr}
 8000724:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000728:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800072c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000730:	e71c      	b.n	800056c <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_ul2d>:
 8000734:	ea50 0201 	orrs.w	r2, r0, r1
 8000738:	bf08      	it	eq
 800073a:	4770      	bxeq	lr
 800073c:	b530      	push	{r4, r5, lr}
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	e00a      	b.n	800075a <__aeabi_l2d+0x16>

08000744 <__aeabi_l2d>:
 8000744:	ea50 0201 	orrs.w	r2, r0, r1
 8000748:	bf08      	it	eq
 800074a:	4770      	bxeq	lr
 800074c:	b530      	push	{r4, r5, lr}
 800074e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000752:	d502      	bpl.n	800075a <__aeabi_l2d+0x16>
 8000754:	4240      	negs	r0, r0
 8000756:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800075e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000762:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000766:	f43f aed8 	beq.w	800051a <__adddf3+0xe6>
 800076a:	f04f 0203 	mov.w	r2, #3
 800076e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000772:	bf18      	it	ne
 8000774:	3203      	addne	r2, #3
 8000776:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077a:	bf18      	it	ne
 800077c:	3203      	addne	r2, #3
 800077e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000782:	f1c2 0320 	rsb	r3, r2, #32
 8000786:	fa00 fc03 	lsl.w	ip, r0, r3
 800078a:	fa20 f002 	lsr.w	r0, r0, r2
 800078e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000792:	ea40 000e 	orr.w	r0, r0, lr
 8000796:	fa21 f102 	lsr.w	r1, r1, r2
 800079a:	4414      	add	r4, r2
 800079c:	e6bd      	b.n	800051a <__adddf3+0xe6>
 800079e:	bf00      	nop

080007a0 <__aeabi_d2uiz>:
 80007a0:	004a      	lsls	r2, r1, #1
 80007a2:	d211      	bcs.n	80007c8 <__aeabi_d2uiz+0x28>
 80007a4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007a8:	d211      	bcs.n	80007ce <__aeabi_d2uiz+0x2e>
 80007aa:	d50d      	bpl.n	80007c8 <__aeabi_d2uiz+0x28>
 80007ac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007b0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007b4:	d40e      	bmi.n	80007d4 <__aeabi_d2uiz+0x34>
 80007b6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007be:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007c2:	fa23 f002 	lsr.w	r0, r3, r2
 80007c6:	4770      	bx	lr
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	4770      	bx	lr
 80007ce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007d2:	d102      	bne.n	80007da <__aeabi_d2uiz+0x3a>
 80007d4:	f04f 30ff 	mov.w	r0, #4294967295
 80007d8:	4770      	bx	lr
 80007da:	f04f 0000 	mov.w	r0, #0
 80007de:	4770      	bx	lr

080007e0 <TFT_GPIO_PinsInit>:

/**********************************************************************************************************************
 *  LOCAL FUNCTIONS
 *********************************************************************************************************************/
static void TFT_GPIO_PinsInit(port_index_t port, pin_index_t pin)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	460a      	mov	r2, r1
 80007ea:	71fb      	strb	r3, [r7, #7]
 80007ec:	4613      	mov	r3, r2
 80007ee:	71bb      	strb	r3, [r7, #6]
	switch (port)
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	2b02      	cmp	r3, #2
 80007f4:	d010      	beq.n	8000818 <TFT_GPIO_PinsInit+0x38>
 80007f6:	2b02      	cmp	r3, #2
 80007f8:	dc13      	bgt.n	8000822 <TFT_GPIO_PinsInit+0x42>
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d002      	beq.n	8000804 <TFT_GPIO_PinsInit+0x24>
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d005      	beq.n	800080e <TFT_GPIO_PinsInit+0x2e>
			      break;
			    case GPIO_PORTC:
			      RCC_voidEnablePeripheralClock(RCC_AHB,RCC_AHB_GPIOCEN);
			      break;
			    default:
			      break;
 8000802:	e00e      	b.n	8000822 <TFT_GPIO_PinsInit+0x42>
			      RCC_voidEnablePeripheralClock(RCC_AHB,RCC_AHB_GPIOAEN);
 8000804:	2100      	movs	r1, #0
 8000806:	2000      	movs	r0, #0
 8000808:	f000 ff9c 	bl	8001744 <RCC_voidEnablePeripheralClock>
			      break;
 800080c:	e00a      	b.n	8000824 <TFT_GPIO_PinsInit+0x44>
			      RCC_voidEnablePeripheralClock(RCC_AHB,RCC_AHB_GPIOBEN);
 800080e:	2101      	movs	r1, #1
 8000810:	2000      	movs	r0, #0
 8000812:	f000 ff97 	bl	8001744 <RCC_voidEnablePeripheralClock>
			      break;
 8000816:	e005      	b.n	8000824 <TFT_GPIO_PinsInit+0x44>
			      RCC_voidEnablePeripheralClock(RCC_AHB,RCC_AHB_GPIOCEN);
 8000818:	2102      	movs	r1, #2
 800081a:	2000      	movs	r0, #0
 800081c:	f000 ff92 	bl	8001744 <RCC_voidEnablePeripheralClock>
			      break;
 8000820:	e000      	b.n	8000824 <TFT_GPIO_PinsInit+0x44>
			      break;
 8000822:	bf00      	nop
			  }
	GPIO_voidSetPinMode(port,pin,GPIO_OUTPUT_PIN_MODE);
 8000824:	79b9      	ldrb	r1, [r7, #6]
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	2201      	movs	r2, #1
 800082a:	4618      	mov	r0, r3
 800082c:	f000 fd8a 	bl	8001344 <GPIO_voidSetPinMode>
}
 8000830:	bf00      	nop
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}

08000838 <TFT_ResetSequence>:

static void TFT_ResetSequence(TFT_t* TFT_Config)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b088      	sub	sp, #32
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	GPIO_voidSetPinValue(TFT_Config->TFT_RESET_Port,TFT_Config->TFT_RESET_Pin, GPIO_HIGH);
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800084c:	2201      	movs	r2, #1
 800084e:	4619      	mov	r1, r3
 8000850:	f000 fe7a 	bl	8001548 <GPIO_voidSetPinValue>
	Delay_us(100);
 8000854:	2350      	movs	r3, #80	; 0x50
 8000856:	61fb      	str	r3, [r7, #28]
 8000858:	e002      	b.n	8000860 <TFT_ResetSequence+0x28>
 800085a:	69fb      	ldr	r3, [r7, #28]
 800085c:	3b01      	subs	r3, #1
 800085e:	61fb      	str	r3, [r7, #28]
 8000860:	69fb      	ldr	r3, [r7, #28]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d1f9      	bne.n	800085a <TFT_ResetSequence+0x22>
	GPIO_voidSetPinValue(TFT_Config->TFT_RESET_Port,TFT_Config->TFT_RESET_Pin, GPIO_LOW);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8000872:	2200      	movs	r2, #0
 8000874:	4619      	mov	r1, r3
 8000876:	f000 fe67 	bl	8001548 <GPIO_voidSetPinValue>
	Delay_us(1);
 800087a:	2300      	movs	r3, #0
 800087c:	61bb      	str	r3, [r7, #24]
 800087e:	e002      	b.n	8000886 <TFT_ResetSequence+0x4e>
 8000880:	69bb      	ldr	r3, [r7, #24]
 8000882:	3b01      	subs	r3, #1
 8000884:	61bb      	str	r3, [r7, #24]
 8000886:	69bb      	ldr	r3, [r7, #24]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d1f9      	bne.n	8000880 <TFT_ResetSequence+0x48>
	GPIO_voidSetPinValue(TFT_Config->TFT_RESET_Port,TFT_Config->TFT_RESET_Pin, GPIO_HIGH);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8000898:	2201      	movs	r2, #1
 800089a:	4619      	mov	r1, r3
 800089c:	f000 fe54 	bl	8001548 <GPIO_voidSetPinValue>
	Delay_us(100);
 80008a0:	2350      	movs	r3, #80	; 0x50
 80008a2:	617b      	str	r3, [r7, #20]
 80008a4:	e002      	b.n	80008ac <TFT_ResetSequence+0x74>
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	3b01      	subs	r3, #1
 80008aa:	617b      	str	r3, [r7, #20]
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d1f9      	bne.n	80008a6 <TFT_ResetSequence+0x6e>
	GPIO_voidSetPinValue(TFT_Config->TFT_RESET_Port,TFT_Config->TFT_RESET_Pin, GPIO_LOW);
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80008be:	2200      	movs	r2, #0
 80008c0:	4619      	mov	r1, r3
 80008c2:	f000 fe41 	bl	8001548 <GPIO_voidSetPinValue>
	Delay_us(100);
 80008c6:	2350      	movs	r3, #80	; 0x50
 80008c8:	613b      	str	r3, [r7, #16]
 80008ca:	e002      	b.n	80008d2 <TFT_ResetSequence+0x9a>
 80008cc:	693b      	ldr	r3, [r7, #16]
 80008ce:	3b01      	subs	r3, #1
 80008d0:	613b      	str	r3, [r7, #16]
 80008d2:	693b      	ldr	r3, [r7, #16]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d1f9      	bne.n	80008cc <TFT_ResetSequence+0x94>
	GPIO_voidSetPinValue(TFT_Config->TFT_RESET_Port,TFT_Config->TFT_RESET_Pin, GPIO_HIGH);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80008e4:	2201      	movs	r2, #1
 80008e6:	4619      	mov	r1, r3
 80008e8:	f000 fe2e 	bl	8001548 <GPIO_voidSetPinValue>
	Delay_ms(120);
 80008ec:	4b06      	ldr	r3, [pc, #24]	; (8000908 <TFT_ResetSequence+0xd0>)
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	e002      	b.n	80008f8 <TFT_ResetSequence+0xc0>
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	3b01      	subs	r3, #1
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d1f9      	bne.n	80008f2 <TFT_ResetSequence+0xba>
}
 80008fe:	bf00      	nop
 8000900:	bf00      	nop
 8000902:	3720      	adds	r7, #32
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	00017700 	.word	0x00017700

0800090c <TFT_voidSendCommand>:
static void TFT_voidSendCommand(TFT_t* TFT_Config, u8 Command)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	460b      	mov	r3, r1
 8000916:	70fb      	strb	r3, [r7, #3]
	GPIO_voidSetPinValue(TFT_Config->TFT_DC_Port,TFT_Config->TFT_DC_Pin, GPIO_LOW);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	f893 005a 	ldrb.w	r0, [r3, #90]	; 0x5a
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8000924:	2200      	movs	r2, #0
 8000926:	4619      	mov	r1, r3
 8000928:	f000 fe0e 	bl	8001548 <GPIO_voidSetPinValue>
	MSPI_TransmitByte(&TFT_Config->TFT_SPI_Config, Command , 1000);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	78f9      	ldrb	r1, [r7, #3]
 8000930:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000934:	4618      	mov	r0, r3
 8000936:	f001 f84d 	bl	80019d4 <MSPI_TransmitByte>
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <TFT_voidSendData>:
static void TFT_voidSendData(TFT_t* TFT_Config, u8 Data){
 8000942:	b580      	push	{r7, lr}
 8000944:	b082      	sub	sp, #8
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
 800094a:	460b      	mov	r3, r1
 800094c:	70fb      	strb	r3, [r7, #3]
	GPIO_voidSetPinValue(TFT_Config->TFT_DC_Port,TFT_Config->TFT_DC_Pin, GPIO_HIGH);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	f893 005a 	ldrb.w	r0, [r3, #90]	; 0x5a
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800095a:	2201      	movs	r2, #1
 800095c:	4619      	mov	r1, r3
 800095e:	f000 fdf3 	bl	8001548 <GPIO_voidSetPinValue>
	MSPI_TransmitByte(&TFT_Config->TFT_SPI_Config, Data , 1000);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	78f9      	ldrb	r1, [r7, #3]
 8000966:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800096a:	4618      	mov	r0, r3
 800096c:	f001 f832 	bl	80019d4 <MSPI_TransmitByte>
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <TFT_voidInit>:
/**********************************************************************************************************************
 *  GLOBAL FUNCTIONS
 *********************************************************************************************************************/

void TFT_voidInit(TFT_t* TFT_Config)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
	TFT_GPIO_PinsInit(TFT_Config->TFT_RESET_Port, TFT_Config->TFT_RESET_Pin);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800098c:	4619      	mov	r1, r3
 800098e:	4610      	mov	r0, r2
 8000990:	f7ff ff26 	bl	80007e0 <TFT_GPIO_PinsInit>
	TFT_GPIO_PinsInit(TFT_Config->TFT_DC_Port, TFT_Config->TFT_DC_Pin);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f893 205a 	ldrb.w	r2, [r3, #90]	; 0x5a
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 80009a0:	4619      	mov	r1, r3
 80009a2:	4610      	mov	r0, r2
 80009a4:	f7ff ff1c 	bl	80007e0 <TFT_GPIO_PinsInit>
	MSPI_voidInit(&TFT_Config->TFT_SPI_Config);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 ffc8 	bl	8001940 <MSPI_voidInit>
	TFT_ResetSequence(TFT_Config);
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f7ff ff41 	bl	8000838 <TFT_ResetSequence>
	TFT_voidSendCommand(TFT_Config,SLPOUT_CMD);
 80009b6:	2111      	movs	r1, #17
 80009b8:	6878      	ldr	r0, [r7, #4]
 80009ba:	f7ff ffa7 	bl	800090c <TFT_voidSendCommand>
	Delay_ms(150);
 80009be:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <TFT_voidInit+0x80>)
 80009c0:	60fb      	str	r3, [r7, #12]
 80009c2:	e002      	b.n	80009ca <TFT_voidInit+0x52>
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	3b01      	subs	r3, #1
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d1f9      	bne.n	80009c4 <TFT_voidInit+0x4c>
	TFT_voidSendCommand(TFT_Config,COLMOD_CMD);
 80009d0:	213a      	movs	r1, #58	; 0x3a
 80009d2:	6878      	ldr	r0, [r7, #4]
 80009d4:	f7ff ff9a 	bl	800090c <TFT_voidSendCommand>
	TFT_voidSendData(TFT_Config,RGB565_COLOR_MODE);
 80009d8:	2105      	movs	r1, #5
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff ffb1 	bl	8000942 <TFT_voidSendData>
	TFT_voidSendCommand(TFT_Config,INVON_CMD);
 80009e0:	2121      	movs	r1, #33	; 0x21
 80009e2:	6878      	ldr	r0, [r7, #4]
 80009e4:	f7ff ff92 	bl	800090c <TFT_voidSendCommand>
	TFT_voidSendCommand(TFT_Config,DISPON_CMD);
 80009e8:	2129      	movs	r1, #41	; 0x29
 80009ea:	6878      	ldr	r0, [r7, #4]
 80009ec:	f7ff ff8e 	bl	800090c <TFT_voidSendCommand>
}
 80009f0:	bf00      	nop
 80009f2:	3710      	adds	r7, #16
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	0001d4c0 	.word	0x0001d4c0

080009fc <TFT_voidSetWindow>:

void TFT_voidSetWindow(TFT_t* TFT_Config ,u8 Copy_u8X0, u8 Copy_u8X1, u8 Copy_u8Y0, u8 Copy_u8Y1)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	4608      	mov	r0, r1
 8000a06:	4611      	mov	r1, r2
 8000a08:	461a      	mov	r2, r3
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	70fb      	strb	r3, [r7, #3]
 8000a0e:	460b      	mov	r3, r1
 8000a10:	70bb      	strb	r3, [r7, #2]
 8000a12:	4613      	mov	r3, r2
 8000a14:	707b      	strb	r3, [r7, #1]
    // Send Set X Addresses Command
    TFT_voidSendCommand(TFT_Config,CASET_CMD);
 8000a16:	212a      	movs	r1, #42	; 0x2a
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	f7ff ff77 	bl	800090c <TFT_voidSendCommand>
    TFT_voidSendData(TFT_Config,0);
 8000a1e:	2100      	movs	r1, #0
 8000a20:	6878      	ldr	r0, [r7, #4]
 8000a22:	f7ff ff8e 	bl	8000942 <TFT_voidSendData>
    TFT_voidSendData(TFT_Config , Copy_u8X0);
 8000a26:	78fb      	ldrb	r3, [r7, #3]
 8000a28:	4619      	mov	r1, r3
 8000a2a:	6878      	ldr	r0, [r7, #4]
 8000a2c:	f7ff ff89 	bl	8000942 <TFT_voidSendData>
    TFT_voidSendData(TFT_Config , 0);
 8000a30:	2100      	movs	r1, #0
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	f7ff ff85 	bl	8000942 <TFT_voidSendData>
    TFT_voidSendData(TFT_Config,Copy_u8X1);
 8000a38:	78bb      	ldrb	r3, [r7, #2]
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	6878      	ldr	r0, [r7, #4]
 8000a3e:	f7ff ff80 	bl	8000942 <TFT_voidSendData>
    // Send Set Y Addresses Command
    TFT_voidSendCommand(TFT_Config,RASET_CMD);
 8000a42:	212b      	movs	r1, #43	; 0x2b
 8000a44:	6878      	ldr	r0, [r7, #4]
 8000a46:	f7ff ff61 	bl	800090c <TFT_voidSendCommand>
    TFT_voidSendData(TFT_Config,0);
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f7ff ff78 	bl	8000942 <TFT_voidSendData>
    TFT_voidSendData(TFT_Config,Copy_u8Y0);
 8000a52:	787b      	ldrb	r3, [r7, #1]
 8000a54:	4619      	mov	r1, r3
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff ff73 	bl	8000942 <TFT_voidSendData>
    TFT_voidSendData(TFT_Config,0);
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	6878      	ldr	r0, [r7, #4]
 8000a60:	f7ff ff6f 	bl	8000942 <TFT_voidSendData>
    TFT_voidSendData(TFT_Config,Copy_u8Y1);
 8000a64:	7c3b      	ldrb	r3, [r7, #16]
 8000a66:	4619      	mov	r1, r3
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f7ff ff6a 	bl	8000942 <TFT_voidSendData>
    TFT_voidSendCommand(TFT_Config,RAM_WR_CMD);
 8000a6e:	212c      	movs	r1, #44	; 0x2c
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f7ff ff4b 	bl	800090c <TFT_voidSendCommand>
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <TFT_voidDisplayImage>:

void TFT_voidDisplayImage(TFT_t* TFT_Config, const u16 * Copy_pu8Image)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b084      	sub	sp, #16
 8000a82:	af02      	add	r7, sp, #8
 8000a84:	6078      	str	r0, [r7, #4]
 8000a86:	6039      	str	r1, [r7, #0]
    TFT_voidSetWindow(TFT_Config,0, 127, 0, 159);
 8000a88:	239f      	movs	r3, #159	; 0x9f
 8000a8a:	9300      	str	r3, [sp, #0]
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	227f      	movs	r2, #127	; 0x7f
 8000a90:	2100      	movs	r1, #0
 8000a92:	6878      	ldr	r0, [r7, #4]
 8000a94:	f7ff ffb2 	bl	80009fc <TFT_voidSetWindow>
    GPIO_voidSetPinValue(TFT_Config->TFT_DC_Port,TFT_Config->TFT_DC_Pin, GPIO_HIGH);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	f893 005a 	ldrb.w	r0, [r3, #90]	; 0x5a
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	f000 fd4e 	bl	8001548 <GPIO_voidSetPinValue>
    MSPI_DMA_Transmit(&TFT_Config->TFT_SPI_Config, Copy_pu8Image, 40960);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8000ab2:	6839      	ldr	r1, [r7, #0]
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f000 fff3 	bl	8001aa0 <MSPI_DMA_Transmit>
}
 8000aba:	bf00      	nop
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <DMA_ClearTCInterruptFlag>:
/**********************************************************************************************************************
 *  LOCAL FUNCTIONS
 *********************************************************************************************************************
*********************************************************************************************************************/
static void DMA_ClearTCInterruptFlag(DMA_Config_t* DMA_Config)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b083      	sub	sp, #12
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	6078      	str	r0, [r7, #4]
	if(DMA_Config->Stream == DMA_STREAM_0)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d108      	bne.n	8000ae4 <DMA_ClearTCInterruptFlag+0x22>
	{
		SET_BIT(DMA_Config->Instance->LIFCR ,DMA_CTCIF0_BIT_POS);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	689a      	ldr	r2, [r3, #8]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f042 0220 	orr.w	r2, r2, #32
 8000ae0:	609a      	str	r2, [r3, #8]
	}
	else if (DMA_Config->Stream == DMA_STREAM_7)
	{
		SET_BIT(DMA_Config->Instance->HIFCR ,DMA_CTCIF7_BIT_POS);
	}
}
 8000ae2:	e059      	b.n	8000b98 <DMA_ClearTCInterruptFlag+0xd6>
	else if (DMA_Config->Stream == DMA_STREAM_1)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d108      	bne.n	8000afe <DMA_ClearTCInterruptFlag+0x3c>
		SET_BIT(DMA_Config->Instance->LIFCR ,DMA_CTCIF1_BIT_POS);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	689a      	ldr	r2, [r3, #8]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000afa:	609a      	str	r2, [r3, #8]
}
 8000afc:	e04c      	b.n	8000b98 <DMA_ClearTCInterruptFlag+0xd6>
	else if (DMA_Config->Stream == DMA_STREAM_2)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	2b02      	cmp	r3, #2
 8000b04:	d108      	bne.n	8000b18 <DMA_ClearTCInterruptFlag+0x56>
		SET_BIT(DMA_Config->Instance->LIFCR ,DMA_CTCIF2_BIT_POS);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	689a      	ldr	r2, [r3, #8]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000b14:	609a      	str	r2, [r3, #8]
}
 8000b16:	e03f      	b.n	8000b98 <DMA_ClearTCInterruptFlag+0xd6>
	else if (DMA_Config->Stream == DMA_STREAM_3)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	2b03      	cmp	r3, #3
 8000b1e:	d108      	bne.n	8000b32 <DMA_ClearTCInterruptFlag+0x70>
		SET_BIT(DMA_Config->Instance->LIFCR ,DMA_CTCIF3_BIT_POS);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	689a      	ldr	r2, [r3, #8]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8000b2e:	609a      	str	r2, [r3, #8]
}
 8000b30:	e032      	b.n	8000b98 <DMA_ClearTCInterruptFlag+0xd6>
	else if (DMA_Config->Stream == DMA_STREAM_4)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	2b04      	cmp	r3, #4
 8000b38:	d108      	bne.n	8000b4c <DMA_ClearTCInterruptFlag+0x8a>
		SET_BIT(DMA_Config->Instance->HIFCR ,DMA_CTCIF4_BIT_POS);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	68da      	ldr	r2, [r3, #12]
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f042 0220 	orr.w	r2, r2, #32
 8000b48:	60da      	str	r2, [r3, #12]
}
 8000b4a:	e025      	b.n	8000b98 <DMA_ClearTCInterruptFlag+0xd6>
	else if (DMA_Config->Stream == DMA_STREAM_5)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	2b05      	cmp	r3, #5
 8000b52:	d108      	bne.n	8000b66 <DMA_ClearTCInterruptFlag+0xa4>
		SET_BIT(DMA_Config->Instance->HIFCR ,DMA_CTCIF5_BIT_POS);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	68da      	ldr	r2, [r3, #12]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000b62:	60da      	str	r2, [r3, #12]
}
 8000b64:	e018      	b.n	8000b98 <DMA_ClearTCInterruptFlag+0xd6>
	else if (DMA_Config->Stream == DMA_STREAM_6)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	2b06      	cmp	r3, #6
 8000b6c:	d108      	bne.n	8000b80 <DMA_ClearTCInterruptFlag+0xbe>
		SET_BIT(DMA_Config->Instance->HIFCR ,DMA_CTCIF6_BIT_POS);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	68da      	ldr	r2, [r3, #12]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000b7c:	60da      	str	r2, [r3, #12]
}
 8000b7e:	e00b      	b.n	8000b98 <DMA_ClearTCInterruptFlag+0xd6>
	else if (DMA_Config->Stream == DMA_STREAM_7)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	2b07      	cmp	r3, #7
 8000b86:	d107      	bne.n	8000b98 <DMA_ClearTCInterruptFlag+0xd6>
		SET_BIT(DMA_Config->Instance->HIFCR ,DMA_CTCIF7_BIT_POS);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	68da      	ldr	r2, [r3, #12]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8000b96:	60da      	str	r2, [r3, #12]
}
 8000b98:	bf00      	nop
 8000b9a:	370c      	adds	r7, #12
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr

08000ba4 <DMA_Interrupt_Init>:
static void DMA_Interrupt_Init(DMA_Config_t* DMA_Config)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	if(DMA_Config->Instance ==  DMA1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a33      	ldr	r2, [pc, #204]	; (8000c80 <DMA_Interrupt_Init+0xdc>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d11c      	bne.n	8000bf0 <DMA_Interrupt_Init+0x4c>
	{
		if(DMA_Config->Stream <=6)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	2b06      	cmp	r3, #6
 8000bbc:	d809      	bhi.n	8000bd2 <DMA_Interrupt_Init+0x2e>
		{
			MNVIC_voidEnableIRQ(DMA_Config->Stream + 11);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	330b      	adds	r3, #11
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	b25b      	sxtb	r3, r3
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f000 fd22 	bl	8001614 <MNVIC_voidEnableIRQ>
 8000bd0:	e006      	b.n	8000be0 <DMA_Interrupt_Init+0x3c>
		}
		else if (DMA_Config->Stream == 7 )
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	2b07      	cmp	r3, #7
 8000bd8:	d102      	bne.n	8000be0 <DMA_Interrupt_Init+0x3c>
		{
			MNVIC_voidEnableIRQ(DMA1_Stream7_IRQn);
 8000bda:	202f      	movs	r0, #47	; 0x2f
 8000bdc:	f000 fd1a 	bl	8001614 <MNVIC_voidEnableIRQ>
		}
		DMA1_TCx_Callback[DMA_Config->Stream] = DMA_Config->DMA_TC_Callback;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	687a      	ldr	r2, [r7, #4]
 8000be6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000be8:	4926      	ldr	r1, [pc, #152]	; (8000c84 <DMA_Interrupt_Init+0xe0>)
 8000bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000bee:	e02a      	b.n	8000c46 <DMA_Interrupt_Init+0xa2>
	}
	else if (DMA_Config->Instance == DMA2)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a24      	ldr	r2, [pc, #144]	; (8000c88 <DMA_Interrupt_Init+0xe4>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d125      	bne.n	8000c46 <DMA_Interrupt_Init+0xa2>
	{
		if(DMA_Config->Stream <=4)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	2b04      	cmp	r3, #4
 8000c00:	d809      	bhi.n	8000c16 <DMA_Interrupt_Init+0x72>
		{
			MNVIC_voidEnableIRQ(DMA_Config->Stream + 56);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	3338      	adds	r3, #56	; 0x38
 8000c0a:	b2db      	uxtb	r3, r3
 8000c0c:	b25b      	sxtb	r3, r3
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f000 fd00 	bl	8001614 <MNVIC_voidEnableIRQ>
 8000c14:	e010      	b.n	8000c38 <DMA_Interrupt_Init+0x94>
		}
		else if ((DMA_Config->Stream > 4) && (DMA_Config->Stream <= 7 ))
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	2b04      	cmp	r3, #4
 8000c1c:	d90c      	bls.n	8000c38 <DMA_Interrupt_Init+0x94>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	2b07      	cmp	r3, #7
 8000c24:	d808      	bhi.n	8000c38 <DMA_Interrupt_Init+0x94>
		{
			MNVIC_voidEnableIRQ(DMA_Config->Stream + 68);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	3344      	adds	r3, #68	; 0x44
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	b25b      	sxtb	r3, r3
 8000c32:	4618      	mov	r0, r3
 8000c34:	f000 fcee 	bl	8001614 <MNVIC_voidEnableIRQ>
		}
		DMA2_TCx_Callback[DMA_Config->Stream] = DMA_Config->DMA_TC_Callback;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c40:	4912      	ldr	r1, [pc, #72]	; (8000c8c <DMA_Interrupt_Init+0xe8>)
 8000c42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
	else
	{
		/* Nothing */
	}
	SET_BIT(DMA_Config->Instance->DMA_Sx[DMA_Config->Stream].CR,DMA_TCIE_BIT_POS);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6819      	ldr	r1, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	685a      	ldr	r2, [r3, #4]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	005b      	lsls	r3, r3, #1
 8000c52:	4413      	add	r3, r2
 8000c54:	00db      	lsls	r3, r3, #3
 8000c56:	440b      	add	r3, r1
 8000c58:	3310      	adds	r3, #16
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	687a      	ldr	r2, [r7, #4]
 8000c5e:	6810      	ldr	r0, [r2, #0]
 8000c60:	687a      	ldr	r2, [r7, #4]
 8000c62:	6852      	ldr	r2, [r2, #4]
 8000c64:	f043 0110 	orr.w	r1, r3, #16
 8000c68:	4613      	mov	r3, r2
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	4413      	add	r3, r2
 8000c6e:	00db      	lsls	r3, r3, #3
 8000c70:	4403      	add	r3, r0
 8000c72:	3310      	adds	r3, #16
 8000c74:	6019      	str	r1, [r3, #0]
}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40026000 	.word	0x40026000
 8000c84:	20000084 	.word	0x20000084
 8000c88:	40026400 	.word	0x40026400
 8000c8c:	200000a4 	.word	0x200000a4

08000c90 <MDMA_voidInit>:
/**********************************************************************************************************************
 *  GLOBAL FUNCTIONS
 *********************************************************************************************************************/

void MDMA_voidInit(DMA_Config_t* DMA_Config)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	/* Enable DMA Clock */
	if(DMA_Config->Instance ==  DMA1)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a24      	ldr	r2, [pc, #144]	; (8000d30 <MDMA_voidInit+0xa0>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d104      	bne.n	8000cac <MDMA_voidInit+0x1c>
	{
		RCC_voidEnablePeripheralClock(RCC_AHB, RCC_AHB_DMA1EN);
 8000ca2:	2115      	movs	r1, #21
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f000 fd4d 	bl	8001744 <RCC_voidEnablePeripheralClock>
 8000caa:	e008      	b.n	8000cbe <MDMA_voidInit+0x2e>
	}
	else if (DMA_Config->Instance == DMA2)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a20      	ldr	r2, [pc, #128]	; (8000d34 <MDMA_voidInit+0xa4>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d103      	bne.n	8000cbe <MDMA_voidInit+0x2e>
	{
		RCC_voidEnablePeripheralClock(RCC_AHB, RCC_AHB_DMA2EN);
 8000cb6:	2116      	movs	r1, #22
 8000cb8:	2000      	movs	r0, #0
 8000cba:	f000 fd43 	bl	8001744 <RCC_voidEnablePeripheralClock>
	else
	{
		/* Nothing */
	}
	/* Clear DMA stream pervious configuration */
	DMA_Config->Instance->DMA_Sx[DMA_Config->Stream].CR =0;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6819      	ldr	r1, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	685a      	ldr	r2, [r3, #4]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	4413      	add	r3, r2
 8000ccc:	00db      	lsls	r3, r3, #3
 8000cce:	440b      	add	r3, r1
 8000cd0:	3310      	adds	r3, #16
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
	/* Clear DMA TC interrupt Flag */
	DMA_ClearTCInterruptFlag(DMA_Config);
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f7ff fef3 	bl	8000ac2 <DMA_ClearTCInterruptFlag>
	/* Configure DMA Stream */
	DMA_Config->Instance->DMA_Sx[DMA_Config->Stream].CR =
			((DMA_Config->Channel) |
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	689a      	ldr	r2, [r3, #8]
			(DMA_Config->Direction) |
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	68db      	ldr	r3, [r3, #12]
			((DMA_Config->Channel) |
 8000ce4:	431a      	orrs	r2, r3
			(DMA_Config->PeriphInc) |
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	691b      	ldr	r3, [r3, #16]
			(DMA_Config->Direction) |
 8000cea:	431a      	orrs	r2, r3
			(DMA_Config->MemInc) |
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	695b      	ldr	r3, [r3, #20]
			(DMA_Config->PeriphInc) |
 8000cf0:	431a      	orrs	r2, r3
			(DMA_Config->PeriphDataSize) |
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	699b      	ldr	r3, [r3, #24]
			(DMA_Config->MemInc) |
 8000cf6:	ea42 0103 	orr.w	r1, r2, r3
			(DMA_Config->MemDataSize) );
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	69db      	ldr	r3, [r3, #28]
	DMA_Config->Instance->DMA_Sx[DMA_Config->Stream].CR =
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	6810      	ldr	r0, [r2, #0]
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	6852      	ldr	r2, [r2, #4]
			(DMA_Config->PeriphDataSize) |
 8000d06:	4319      	orrs	r1, r3
	DMA_Config->Instance->DMA_Sx[DMA_Config->Stream].CR =
 8000d08:	4613      	mov	r3, r2
 8000d0a:	005b      	lsls	r3, r3, #1
 8000d0c:	4413      	add	r3, r2
 8000d0e:	00db      	lsls	r3, r3, #3
 8000d10:	4403      	add	r3, r0
 8000d12:	3310      	adds	r3, #16
 8000d14:	6019      	str	r1, [r3, #0]
	if(DMA_Config->DMA_TC_InterruptEnable == INTERRUPT_ENABLED)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d102      	bne.n	8000d26 <MDMA_voidInit+0x96>
	{
		DMA_Interrupt_Init(DMA_Config);
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f7ff ff3f 	bl	8000ba4 <DMA_Interrupt_Init>
	}
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40026000 	.word	0x40026000
 8000d34:	40026400 	.word	0x40026400

08000d38 <MDMA_voidStart>:
void MDMA_voidStart(DMA_Config_t* DMA_Config , u32* PeriphAddr , u32* MemAddr , u32 DataLength)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
 8000d44:	603b      	str	r3, [r7, #0]
	CLR_BIT(DMA_Config->Instance->DMA_Sx[DMA_Config->Stream].CR ,DMA_STREAM_ENABLE_BIT_POS);
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	6819      	ldr	r1, [r3, #0]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	685a      	ldr	r2, [r3, #4]
 8000d4e:	4613      	mov	r3, r2
 8000d50:	005b      	lsls	r3, r3, #1
 8000d52:	4413      	add	r3, r2
 8000d54:	00db      	lsls	r3, r3, #3
 8000d56:	440b      	add	r3, r1
 8000d58:	3310      	adds	r3, #16
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	68fa      	ldr	r2, [r7, #12]
 8000d5e:	6810      	ldr	r0, [r2, #0]
 8000d60:	68fa      	ldr	r2, [r7, #12]
 8000d62:	6852      	ldr	r2, [r2, #4]
 8000d64:	f023 0101 	bic.w	r1, r3, #1
 8000d68:	4613      	mov	r3, r2
 8000d6a:	005b      	lsls	r3, r3, #1
 8000d6c:	4413      	add	r3, r2
 8000d6e:	00db      	lsls	r3, r3, #3
 8000d70:	4403      	add	r3, r0
 8000d72:	3310      	adds	r3, #16
 8000d74:	6019      	str	r1, [r3, #0]
	DMA_Config->Instance->DMA_Sx[DMA_Config->Stream].NDTR = DataLength;
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	6819      	ldr	r1, [r3, #0]
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	685a      	ldr	r2, [r3, #4]
 8000d7e:	4613      	mov	r3, r2
 8000d80:	005b      	lsls	r3, r3, #1
 8000d82:	4413      	add	r3, r2
 8000d84:	00db      	lsls	r3, r3, #3
 8000d86:	440b      	add	r3, r1
 8000d88:	3314      	adds	r3, #20
 8000d8a:	683a      	ldr	r2, [r7, #0]
 8000d8c:	601a      	str	r2, [r3, #0]
	DMA_Config->Instance->DMA_Sx[DMA_Config->Stream].PAR = (u32)PeriphAddr;
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	6818      	ldr	r0, [r3, #0]
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	68b9      	ldr	r1, [r7, #8]
 8000d98:	1c5a      	adds	r2, r3, #1
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	005b      	lsls	r3, r3, #1
 8000d9e:	4413      	add	r3, r2
 8000da0:	00db      	lsls	r3, r3, #3
 8000da2:	4403      	add	r3, r0
 8000da4:	6019      	str	r1, [r3, #0]
	DMA_Config->Instance->DMA_Sx[DMA_Config->Stream].M0AR = (u32)MemAddr;
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	6818      	ldr	r0, [r3, #0]
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	6879      	ldr	r1, [r7, #4]
 8000db0:	1c5a      	adds	r2, r3, #1
 8000db2:	4613      	mov	r3, r2
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	4413      	add	r3, r2
 8000db8:	00db      	lsls	r3, r3, #3
 8000dba:	4403      	add	r3, r0
 8000dbc:	3304      	adds	r3, #4
 8000dbe:	6019      	str	r1, [r3, #0]
	SET_BIT(DMA_Config->Instance->DMA_Sx[DMA_Config->Stream].CR ,DMA_STREAM_ENABLE_BIT_POS);
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	6819      	ldr	r1, [r3, #0]
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	685a      	ldr	r2, [r3, #4]
 8000dc8:	4613      	mov	r3, r2
 8000dca:	005b      	lsls	r3, r3, #1
 8000dcc:	4413      	add	r3, r2
 8000dce:	00db      	lsls	r3, r3, #3
 8000dd0:	440b      	add	r3, r1
 8000dd2:	3310      	adds	r3, #16
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	68fa      	ldr	r2, [r7, #12]
 8000dd8:	6810      	ldr	r0, [r2, #0]
 8000dda:	68fa      	ldr	r2, [r7, #12]
 8000ddc:	6852      	ldr	r2, [r2, #4]
 8000dde:	f043 0101 	orr.w	r1, r3, #1
 8000de2:	4613      	mov	r3, r2
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	4413      	add	r3, r2
 8000de8:	00db      	lsls	r3, r3, #3
 8000dea:	4403      	add	r3, r0
 8000dec:	3310      	adds	r3, #16
 8000dee:	6019      	str	r1, [r3, #0]
}
 8000df0:	bf00      	nop
 8000df2:	3714      	adds	r7, #20
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <DMA1_Stream0_IRQHandler>:

/************************************* DMA1 ISRs************************************************/
void DMA1_Stream0_IRQHandler(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	SET_BIT(DMA1->LIFCR ,DMA_CTCIF0_BIT_POS);
 8000e00:	4b07      	ldr	r3, [pc, #28]	; (8000e20 <DMA1_Stream0_IRQHandler+0x24>)
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	4a06      	ldr	r2, [pc, #24]	; (8000e20 <DMA1_Stream0_IRQHandler+0x24>)
 8000e06:	f043 0320 	orr.w	r3, r3, #32
 8000e0a:	6093      	str	r3, [r2, #8]
	if(DMA1_TCx_Callback[0] != NULL)
 8000e0c:	4b05      	ldr	r3, [pc, #20]	; (8000e24 <DMA1_Stream0_IRQHandler+0x28>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d002      	beq.n	8000e1a <DMA1_Stream0_IRQHandler+0x1e>
	{
		DMA1_TCx_Callback[0]();
 8000e14:	4b03      	ldr	r3, [pc, #12]	; (8000e24 <DMA1_Stream0_IRQHandler+0x28>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4798      	blx	r3
	}
}
 8000e1a:	bf00      	nop
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40026000 	.word	0x40026000
 8000e24:	20000084 	.word	0x20000084

08000e28 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
	SET_BIT(DMA1->LIFCR ,DMA_CTCIF1_BIT_POS);
 8000e2c:	4b07      	ldr	r3, [pc, #28]	; (8000e4c <DMA1_Stream1_IRQHandler+0x24>)
 8000e2e:	689b      	ldr	r3, [r3, #8]
 8000e30:	4a06      	ldr	r2, [pc, #24]	; (8000e4c <DMA1_Stream1_IRQHandler+0x24>)
 8000e32:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e36:	6093      	str	r3, [r2, #8]
	if(DMA1_TCx_Callback[1] != NULL)
 8000e38:	4b05      	ldr	r3, [pc, #20]	; (8000e50 <DMA1_Stream1_IRQHandler+0x28>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d002      	beq.n	8000e46 <DMA1_Stream1_IRQHandler+0x1e>
	{
		DMA1_TCx_Callback[1]();
 8000e40:	4b03      	ldr	r3, [pc, #12]	; (8000e50 <DMA1_Stream1_IRQHandler+0x28>)
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	4798      	blx	r3
	}
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40026000 	.word	0x40026000
 8000e50:	20000084 	.word	0x20000084

08000e54 <DMA1_Stream2_IRQHandler>:
void DMA1_Stream2_IRQHandler(void){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	SET_BIT(DMA1->LIFCR ,DMA_CTCIF2_BIT_POS);
 8000e58:	4b07      	ldr	r3, [pc, #28]	; (8000e78 <DMA1_Stream2_IRQHandler+0x24>)
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	4a06      	ldr	r2, [pc, #24]	; (8000e78 <DMA1_Stream2_IRQHandler+0x24>)
 8000e5e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e62:	6093      	str	r3, [r2, #8]
	if(DMA1_TCx_Callback[2] != NULL)
 8000e64:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <DMA1_Stream2_IRQHandler+0x28>)
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d002      	beq.n	8000e72 <DMA1_Stream2_IRQHandler+0x1e>
	{
		DMA1_TCx_Callback[2]();
 8000e6c:	4b03      	ldr	r3, [pc, #12]	; (8000e7c <DMA1_Stream2_IRQHandler+0x28>)
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	4798      	blx	r3
	}
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40026000 	.word	0x40026000
 8000e7c:	20000084 	.word	0x20000084

08000e80 <DMA1_Stream3_IRQHandler>:
void DMA1_Stream3_IRQHandler(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
	SET_BIT(DMA1->LIFCR ,DMA_CTCIF3_BIT_POS);
 8000e84:	4b07      	ldr	r3, [pc, #28]	; (8000ea4 <DMA1_Stream3_IRQHandler+0x24>)
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	4a06      	ldr	r2, [pc, #24]	; (8000ea4 <DMA1_Stream3_IRQHandler+0x24>)
 8000e8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000e8e:	6093      	str	r3, [r2, #8]
	if(DMA1_TCx_Callback[3] != NULL)
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <DMA1_Stream3_IRQHandler+0x28>)
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d002      	beq.n	8000e9e <DMA1_Stream3_IRQHandler+0x1e>
	{
		DMA1_TCx_Callback[3]();
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <DMA1_Stream3_IRQHandler+0x28>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	4798      	blx	r3
	}
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40026000 	.word	0x40026000
 8000ea8:	20000084 	.word	0x20000084

08000eac <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler(void){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
	SET_BIT(DMA1->HIFCR ,DMA_CTCIF4_BIT_POS);
 8000eb0:	4b07      	ldr	r3, [pc, #28]	; (8000ed0 <DMA1_Stream4_IRQHandler+0x24>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	4a06      	ldr	r2, [pc, #24]	; (8000ed0 <DMA1_Stream4_IRQHandler+0x24>)
 8000eb6:	f043 0320 	orr.w	r3, r3, #32
 8000eba:	60d3      	str	r3, [r2, #12]
	if(DMA1_TCx_Callback[4] != NULL)
 8000ebc:	4b05      	ldr	r3, [pc, #20]	; (8000ed4 <DMA1_Stream4_IRQHandler+0x28>)
 8000ebe:	691b      	ldr	r3, [r3, #16]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d002      	beq.n	8000eca <DMA1_Stream4_IRQHandler+0x1e>
	{
		DMA1_TCx_Callback[4]();
 8000ec4:	4b03      	ldr	r3, [pc, #12]	; (8000ed4 <DMA1_Stream4_IRQHandler+0x28>)
 8000ec6:	691b      	ldr	r3, [r3, #16]
 8000ec8:	4798      	blx	r3
	}
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40026000 	.word	0x40026000
 8000ed4:	20000084 	.word	0x20000084

08000ed8 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	SET_BIT(DMA1->HIFCR ,DMA_CTCIF5_BIT_POS);
 8000edc:	4b07      	ldr	r3, [pc, #28]	; (8000efc <DMA1_Stream5_IRQHandler+0x24>)
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	4a06      	ldr	r2, [pc, #24]	; (8000efc <DMA1_Stream5_IRQHandler+0x24>)
 8000ee2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ee6:	60d3      	str	r3, [r2, #12]
	if(DMA1_TCx_Callback[5] != NULL)
 8000ee8:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <DMA1_Stream5_IRQHandler+0x28>)
 8000eea:	695b      	ldr	r3, [r3, #20]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d002      	beq.n	8000ef6 <DMA1_Stream5_IRQHandler+0x1e>
	{
		DMA1_TCx_Callback[5]();
 8000ef0:	4b03      	ldr	r3, [pc, #12]	; (8000f00 <DMA1_Stream5_IRQHandler+0x28>)
 8000ef2:	695b      	ldr	r3, [r3, #20]
 8000ef4:	4798      	blx	r3
	}
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40026000 	.word	0x40026000
 8000f00:	20000084 	.word	0x20000084

08000f04 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	SET_BIT(DMA1->HIFCR ,DMA_CTCIF6_BIT_POS);
 8000f08:	4b07      	ldr	r3, [pc, #28]	; (8000f28 <DMA1_Stream6_IRQHandler+0x24>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	4a06      	ldr	r2, [pc, #24]	; (8000f28 <DMA1_Stream6_IRQHandler+0x24>)
 8000f0e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f12:	60d3      	str	r3, [r2, #12]
	if(DMA1_TCx_Callback[6] != NULL)
 8000f14:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <DMA1_Stream6_IRQHandler+0x28>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d002      	beq.n	8000f22 <DMA1_Stream6_IRQHandler+0x1e>
	{
		DMA1_TCx_Callback[6]();
 8000f1c:	4b03      	ldr	r3, [pc, #12]	; (8000f2c <DMA1_Stream6_IRQHandler+0x28>)
 8000f1e:	699b      	ldr	r3, [r3, #24]
 8000f20:	4798      	blx	r3
	}
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40026000 	.word	0x40026000
 8000f2c:	20000084 	.word	0x20000084

08000f30 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void){
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
	SET_BIT(DMA1->HIFCR ,DMA_CTCIF7_BIT_POS);
 8000f34:	4b07      	ldr	r3, [pc, #28]	; (8000f54 <DMA1_Stream7_IRQHandler+0x24>)
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	4a06      	ldr	r2, [pc, #24]	; (8000f54 <DMA1_Stream7_IRQHandler+0x24>)
 8000f3a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000f3e:	60d3      	str	r3, [r2, #12]
	if(DMA1_TCx_Callback[7] != NULL)
 8000f40:	4b05      	ldr	r3, [pc, #20]	; (8000f58 <DMA1_Stream7_IRQHandler+0x28>)
 8000f42:	69db      	ldr	r3, [r3, #28]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d002      	beq.n	8000f4e <DMA1_Stream7_IRQHandler+0x1e>
	{
		DMA1_TCx_Callback[7]();
 8000f48:	4b03      	ldr	r3, [pc, #12]	; (8000f58 <DMA1_Stream7_IRQHandler+0x28>)
 8000f4a:	69db      	ldr	r3, [r3, #28]
 8000f4c:	4798      	blx	r3
	}
}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40026000 	.word	0x40026000
 8000f58:	20000084 	.word	0x20000084

08000f5c <DMA2_Stream0_IRQHandler>:

/************************************* DMA2 ISRs************************************************/
void DMA2_Stream0_IRQHandler(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	SET_BIT(DMA2->LIFCR ,DMA_CTCIF0_BIT_POS);
 8000f60:	4b07      	ldr	r3, [pc, #28]	; (8000f80 <DMA2_Stream0_IRQHandler+0x24>)
 8000f62:	689b      	ldr	r3, [r3, #8]
 8000f64:	4a06      	ldr	r2, [pc, #24]	; (8000f80 <DMA2_Stream0_IRQHandler+0x24>)
 8000f66:	f043 0320 	orr.w	r3, r3, #32
 8000f6a:	6093      	str	r3, [r2, #8]
	if(DMA2_TCx_Callback[0] != NULL)
 8000f6c:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <DMA2_Stream0_IRQHandler+0x28>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d002      	beq.n	8000f7a <DMA2_Stream0_IRQHandler+0x1e>
	{
		DMA2_TCx_Callback[0]();
 8000f74:	4b03      	ldr	r3, [pc, #12]	; (8000f84 <DMA2_Stream0_IRQHandler+0x28>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4798      	blx	r3
	}
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40026400 	.word	0x40026400
 8000f84:	200000a4 	.word	0x200000a4

08000f88 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	SET_BIT(DMA2->LIFCR ,DMA_CTCIF1_BIT_POS);
 8000f8c:	4b07      	ldr	r3, [pc, #28]	; (8000fac <DMA2_Stream1_IRQHandler+0x24>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	4a06      	ldr	r2, [pc, #24]	; (8000fac <DMA2_Stream1_IRQHandler+0x24>)
 8000f92:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f96:	6093      	str	r3, [r2, #8]
	if(DMA2_TCx_Callback[1] != NULL)
 8000f98:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <DMA2_Stream1_IRQHandler+0x28>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d002      	beq.n	8000fa6 <DMA2_Stream1_IRQHandler+0x1e>
	{
		DMA2_TCx_Callback[1]();
 8000fa0:	4b03      	ldr	r3, [pc, #12]	; (8000fb0 <DMA2_Stream1_IRQHandler+0x28>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	4798      	blx	r3
	}
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40026400 	.word	0x40026400
 8000fb0:	200000a4 	.word	0x200000a4

08000fb4 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void){
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	SET_BIT(DMA2->LIFCR ,DMA_CTCIF2_BIT_POS);
 8000fb8:	4b07      	ldr	r3, [pc, #28]	; (8000fd8 <DMA2_Stream2_IRQHandler+0x24>)
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	4a06      	ldr	r2, [pc, #24]	; (8000fd8 <DMA2_Stream2_IRQHandler+0x24>)
 8000fbe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fc2:	6093      	str	r3, [r2, #8]
	if(DMA2_TCx_Callback[2] != NULL)
 8000fc4:	4b05      	ldr	r3, [pc, #20]	; (8000fdc <DMA2_Stream2_IRQHandler+0x28>)
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d002      	beq.n	8000fd2 <DMA2_Stream2_IRQHandler+0x1e>
	{
		DMA2_TCx_Callback[2]();
 8000fcc:	4b03      	ldr	r3, [pc, #12]	; (8000fdc <DMA2_Stream2_IRQHandler+0x28>)
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	4798      	blx	r3
	}
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40026400 	.word	0x40026400
 8000fdc:	200000a4 	.word	0x200000a4

08000fe0 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	SET_BIT(DMA2->LIFCR ,DMA_CTCIF3_BIT_POS);
 8000fe4:	4b07      	ldr	r3, [pc, #28]	; (8001004 <DMA2_Stream3_IRQHandler+0x24>)
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	4a06      	ldr	r2, [pc, #24]	; (8001004 <DMA2_Stream3_IRQHandler+0x24>)
 8000fea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000fee:	6093      	str	r3, [r2, #8]
	if(DMA2_TCx_Callback[3] != NULL)
 8000ff0:	4b05      	ldr	r3, [pc, #20]	; (8001008 <DMA2_Stream3_IRQHandler+0x28>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d002      	beq.n	8000ffe <DMA2_Stream3_IRQHandler+0x1e>
	{
		DMA2_TCx_Callback[3]();
 8000ff8:	4b03      	ldr	r3, [pc, #12]	; (8001008 <DMA2_Stream3_IRQHandler+0x28>)
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	4798      	blx	r3
	}
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40026400 	.word	0x40026400
 8001008:	200000a4 	.word	0x200000a4

0800100c <DMA2_Stream4_IRQHandler>:
void DMA2_Stream4_IRQHandler(void){
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
	SET_BIT(DMA2->HIFCR ,DMA_CTCIF4_BIT_POS);
 8001010:	4b07      	ldr	r3, [pc, #28]	; (8001030 <DMA2_Stream4_IRQHandler+0x24>)
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	4a06      	ldr	r2, [pc, #24]	; (8001030 <DMA2_Stream4_IRQHandler+0x24>)
 8001016:	f043 0320 	orr.w	r3, r3, #32
 800101a:	60d3      	str	r3, [r2, #12]
	if(DMA2_TCx_Callback[4] != NULL)
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <DMA2_Stream4_IRQHandler+0x28>)
 800101e:	691b      	ldr	r3, [r3, #16]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d002      	beq.n	800102a <DMA2_Stream4_IRQHandler+0x1e>
	{
		DMA2_TCx_Callback[4]();
 8001024:	4b03      	ldr	r3, [pc, #12]	; (8001034 <DMA2_Stream4_IRQHandler+0x28>)
 8001026:	691b      	ldr	r3, [r3, #16]
 8001028:	4798      	blx	r3
	}
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40026400 	.word	0x40026400
 8001034:	200000a4 	.word	0x200000a4

08001038 <DMA2_Stream5_IRQHandler>:
void DMA2_Stream5_IRQHandler(void){
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	SET_BIT(DMA2->HIFCR ,DMA_CTCIF5_BIT_POS);
 800103c:	4b07      	ldr	r3, [pc, #28]	; (800105c <DMA2_Stream5_IRQHandler+0x24>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	4a06      	ldr	r2, [pc, #24]	; (800105c <DMA2_Stream5_IRQHandler+0x24>)
 8001042:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001046:	60d3      	str	r3, [r2, #12]
	if(DMA2_TCx_Callback[5] != NULL)
 8001048:	4b05      	ldr	r3, [pc, #20]	; (8001060 <DMA2_Stream5_IRQHandler+0x28>)
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d002      	beq.n	8001056 <DMA2_Stream5_IRQHandler+0x1e>
	{
		DMA2_TCx_Callback[5]();
 8001050:	4b03      	ldr	r3, [pc, #12]	; (8001060 <DMA2_Stream5_IRQHandler+0x28>)
 8001052:	695b      	ldr	r3, [r3, #20]
 8001054:	4798      	blx	r3
	}
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40026400 	.word	0x40026400
 8001060:	200000a4 	.word	0x200000a4

08001064 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void){
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	SET_BIT(DMA2->HIFCR ,DMA_CTCIF6_BIT_POS);
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <DMA2_Stream6_IRQHandler+0x24>)
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	4a06      	ldr	r2, [pc, #24]	; (8001088 <DMA2_Stream6_IRQHandler+0x24>)
 800106e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001072:	60d3      	str	r3, [r2, #12]
	if(DMA2_TCx_Callback[6] != NULL)
 8001074:	4b05      	ldr	r3, [pc, #20]	; (800108c <DMA2_Stream6_IRQHandler+0x28>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d002      	beq.n	8001082 <DMA2_Stream6_IRQHandler+0x1e>
	{
		DMA2_TCx_Callback[6]();
 800107c:	4b03      	ldr	r3, [pc, #12]	; (800108c <DMA2_Stream6_IRQHandler+0x28>)
 800107e:	699b      	ldr	r3, [r3, #24]
 8001080:	4798      	blx	r3
	}
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40026400 	.word	0x40026400
 800108c:	200000a4 	.word	0x200000a4

08001090 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void){
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
	SET_BIT(DMA2->HIFCR ,DMA_CTCIF7_BIT_POS);
 8001094:	4b07      	ldr	r3, [pc, #28]	; (80010b4 <DMA2_Stream7_IRQHandler+0x24>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	4a06      	ldr	r2, [pc, #24]	; (80010b4 <DMA2_Stream7_IRQHandler+0x24>)
 800109a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800109e:	60d3      	str	r3, [r2, #12]
	if(DMA2_TCx_Callback[7] != NULL)
 80010a0:	4b05      	ldr	r3, [pc, #20]	; (80010b8 <DMA2_Stream7_IRQHandler+0x28>)
 80010a2:	69db      	ldr	r3, [r3, #28]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d002      	beq.n	80010ae <DMA2_Stream7_IRQHandler+0x1e>
	{
		DMA2_TCx_Callback[7]();
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <DMA2_Stream7_IRQHandler+0x28>)
 80010aa:	69db      	ldr	r3, [r3, #28]
 80010ac:	4798      	blx	r3
	}
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40026400 	.word	0x40026400
 80010b8:	200000a4 	.word	0x200000a4

080010bc <MEXTI_voidClearPendingFlag>:

void MEXTI_voidSetCallBack(MEXTI_INTERRUPT_LINE_t Copy_tInterruptLine, void (*pCallBackFunction)(void)){
    EXTI_pNotificationFunction[Copy_tInterruptLine] = pCallBackFunction;
}

void MEXTI_voidClearPendingFlag(MEXTI_INTERRUPT_LINE_t Copy_tInterruptLine){
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
	SET_BIT(EXTI->PR,Copy_tInterruptLine);
 80010c6:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <MEXTI_voidClearPendingFlag+0x2c>)
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	79fa      	ldrb	r2, [r7, #7]
 80010cc:	2101      	movs	r1, #1
 80010ce:	fa01 f202 	lsl.w	r2, r1, r2
 80010d2:	4611      	mov	r1, r2
 80010d4:	4a04      	ldr	r2, [pc, #16]	; (80010e8 <MEXTI_voidClearPendingFlag+0x2c>)
 80010d6:	430b      	orrs	r3, r1
 80010d8:	6153      	str	r3, [r2, #20]
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40013c00 	.word	0x40013c00

080010ec <MEXTI_u8GetPendingFlag>:

u8 MEXTI_u8GetPendingFlag(MEXTI_INTERRUPT_LINE_t Copy_tInterruptLine)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	71fb      	strb	r3, [r7, #7]
	return GET_BIT(EXTI->PR,Copy_tInterruptLine);
 80010f6:	4b07      	ldr	r3, [pc, #28]	; (8001114 <MEXTI_u8GetPendingFlag+0x28>)
 80010f8:	695a      	ldr	r2, [r3, #20]
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001100:	b2db      	uxtb	r3, r3
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	b2db      	uxtb	r3, r3
}
 8001108:	4618      	mov	r0, r3
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	40013c00 	.word	0x40013c00

08001118 <EXTI0_IRQHandler>:


/*********************************************EXTI0_15_IRQHandlers******************************/
void EXTI0_IRQHandler(void){
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
    if(EXTI_pNotificationFunction[0] != NULL){
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <EXTI0_IRQHandler+0x1c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d002      	beq.n	800112a <EXTI0_IRQHandler+0x12>
        EXTI_pNotificationFunction[0]();
 8001124:	4b03      	ldr	r3, [pc, #12]	; (8001134 <EXTI0_IRQHandler+0x1c>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4798      	blx	r3
    }
    MEXTI_voidClearPendingFlag(MEXTI_EXTI0);
 800112a:	2000      	movs	r0, #0
 800112c:	f7ff ffc6 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	200000c4 	.word	0x200000c4

08001138 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
    if(EXTI_pNotificationFunction[1] != NULL){
 800113c:	4b05      	ldr	r3, [pc, #20]	; (8001154 <EXTI1_IRQHandler+0x1c>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d002      	beq.n	800114a <EXTI1_IRQHandler+0x12>
        EXTI_pNotificationFunction[1]();
 8001144:	4b03      	ldr	r3, [pc, #12]	; (8001154 <EXTI1_IRQHandler+0x1c>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	4798      	blx	r3
    }
    MEXTI_voidClearPendingFlag(MEXTI_EXTI1);
 800114a:	2001      	movs	r0, #1
 800114c:	f7ff ffb6 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}
 8001154:	200000c4 	.word	0x200000c4

08001158 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
    if(EXTI_pNotificationFunction[2] != NULL){
 800115c:	4b05      	ldr	r3, [pc, #20]	; (8001174 <EXTI2_IRQHandler+0x1c>)
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d002      	beq.n	800116a <EXTI2_IRQHandler+0x12>
        EXTI_pNotificationFunction[2]();
 8001164:	4b03      	ldr	r3, [pc, #12]	; (8001174 <EXTI2_IRQHandler+0x1c>)
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	4798      	blx	r3
    }
    MEXTI_voidClearPendingFlag(MEXTI_EXTI2);
 800116a:	2002      	movs	r0, #2
 800116c:	f7ff ffa6 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 8001170:	bf00      	nop
 8001172:	bd80      	pop	{r7, pc}
 8001174:	200000c4 	.word	0x200000c4

08001178 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
    if(EXTI_pNotificationFunction[3] != NULL){
 800117c:	4b05      	ldr	r3, [pc, #20]	; (8001194 <EXTI3_IRQHandler+0x1c>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d002      	beq.n	800118a <EXTI3_IRQHandler+0x12>
        EXTI_pNotificationFunction[3]();
 8001184:	4b03      	ldr	r3, [pc, #12]	; (8001194 <EXTI3_IRQHandler+0x1c>)
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	4798      	blx	r3
    }
    MEXTI_voidClearPendingFlag(MEXTI_EXTI3);
 800118a:	2003      	movs	r0, #3
 800118c:	f7ff ff96 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	200000c4 	.word	0x200000c4

08001198 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
    if(EXTI_pNotificationFunction[4] != NULL){
 800119c:	4b05      	ldr	r3, [pc, #20]	; (80011b4 <EXTI4_IRQHandler+0x1c>)
 800119e:	691b      	ldr	r3, [r3, #16]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <EXTI4_IRQHandler+0x12>
        EXTI_pNotificationFunction[4]();
 80011a4:	4b03      	ldr	r3, [pc, #12]	; (80011b4 <EXTI4_IRQHandler+0x1c>)
 80011a6:	691b      	ldr	r3, [r3, #16]
 80011a8:	4798      	blx	r3
    }
    MEXTI_voidClearPendingFlag(MEXTI_EXTI4);
 80011aa:	2004      	movs	r0, #4
 80011ac:	f7ff ff86 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	200000c4 	.word	0x200000c4

080011b8 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
	if(MEXTI_u8GetPendingFlag(MEXTI_EXTI5))
 80011bc:	2005      	movs	r0, #5
 80011be:	f7ff ff95 	bl	80010ec <MEXTI_u8GetPendingFlag>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d00a      	beq.n	80011de <EXTI9_5_IRQHandler+0x26>
	{
		if(EXTI_pNotificationFunction[5] != NULL){
 80011c8:	4b27      	ldr	r3, [pc, #156]	; (8001268 <EXTI9_5_IRQHandler+0xb0>)
 80011ca:	695b      	ldr	r3, [r3, #20]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d002      	beq.n	80011d6 <EXTI9_5_IRQHandler+0x1e>
			EXTI_pNotificationFunction[5]();
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <EXTI9_5_IRQHandler+0xb0>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	4798      	blx	r3
		}
		MEXTI_voidClearPendingFlag(MEXTI_EXTI5);
 80011d6:	2005      	movs	r0, #5
 80011d8:	f7ff ff70 	bl	80010bc <MEXTI_voidClearPendingFlag>
		if(EXTI_pNotificationFunction[9] != NULL){
			EXTI_pNotificationFunction[9]();
		}
		MEXTI_voidClearPendingFlag(MEXTI_EXTI9);
	}
}
 80011dc:	e042      	b.n	8001264 <EXTI9_5_IRQHandler+0xac>
	else if(MEXTI_u8GetPendingFlag(MEXTI_EXTI6))
 80011de:	2006      	movs	r0, #6
 80011e0:	f7ff ff84 	bl	80010ec <MEXTI_u8GetPendingFlag>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d00a      	beq.n	8001200 <EXTI9_5_IRQHandler+0x48>
		if(EXTI_pNotificationFunction[6] != NULL){
 80011ea:	4b1f      	ldr	r3, [pc, #124]	; (8001268 <EXTI9_5_IRQHandler+0xb0>)
 80011ec:	699b      	ldr	r3, [r3, #24]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d002      	beq.n	80011f8 <EXTI9_5_IRQHandler+0x40>
			EXTI_pNotificationFunction[6]();
 80011f2:	4b1d      	ldr	r3, [pc, #116]	; (8001268 <EXTI9_5_IRQHandler+0xb0>)
 80011f4:	699b      	ldr	r3, [r3, #24]
 80011f6:	4798      	blx	r3
		MEXTI_voidClearPendingFlag(MEXTI_EXTI6);
 80011f8:	2006      	movs	r0, #6
 80011fa:	f7ff ff5f 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 80011fe:	e031      	b.n	8001264 <EXTI9_5_IRQHandler+0xac>
	else if(MEXTI_u8GetPendingFlag(MEXTI_EXTI7))
 8001200:	2007      	movs	r0, #7
 8001202:	f7ff ff73 	bl	80010ec <MEXTI_u8GetPendingFlag>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d00a      	beq.n	8001222 <EXTI9_5_IRQHandler+0x6a>
		if(EXTI_pNotificationFunction[7] != NULL){
 800120c:	4b16      	ldr	r3, [pc, #88]	; (8001268 <EXTI9_5_IRQHandler+0xb0>)
 800120e:	69db      	ldr	r3, [r3, #28]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d002      	beq.n	800121a <EXTI9_5_IRQHandler+0x62>
			EXTI_pNotificationFunction[7]();
 8001214:	4b14      	ldr	r3, [pc, #80]	; (8001268 <EXTI9_5_IRQHandler+0xb0>)
 8001216:	69db      	ldr	r3, [r3, #28]
 8001218:	4798      	blx	r3
		MEXTI_voidClearPendingFlag(MEXTI_EXTI7);
 800121a:	2007      	movs	r0, #7
 800121c:	f7ff ff4e 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 8001220:	e020      	b.n	8001264 <EXTI9_5_IRQHandler+0xac>
	else if (MEXTI_u8GetPendingFlag(MEXTI_EXTI8))
 8001222:	2008      	movs	r0, #8
 8001224:	f7ff ff62 	bl	80010ec <MEXTI_u8GetPendingFlag>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d00a      	beq.n	8001244 <EXTI9_5_IRQHandler+0x8c>
		if(EXTI_pNotificationFunction[8] != NULL){
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <EXTI9_5_IRQHandler+0xb0>)
 8001230:	6a1b      	ldr	r3, [r3, #32]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d002      	beq.n	800123c <EXTI9_5_IRQHandler+0x84>
			EXTI_pNotificationFunction[8]();
 8001236:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <EXTI9_5_IRQHandler+0xb0>)
 8001238:	6a1b      	ldr	r3, [r3, #32]
 800123a:	4798      	blx	r3
		MEXTI_voidClearPendingFlag(MEXTI_EXTI8);
 800123c:	2008      	movs	r0, #8
 800123e:	f7ff ff3d 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 8001242:	e00f      	b.n	8001264 <EXTI9_5_IRQHandler+0xac>
	else if (MEXTI_u8GetPendingFlag(MEXTI_EXTI9))
 8001244:	2009      	movs	r0, #9
 8001246:	f7ff ff51 	bl	80010ec <MEXTI_u8GetPendingFlag>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d009      	beq.n	8001264 <EXTI9_5_IRQHandler+0xac>
		if(EXTI_pNotificationFunction[9] != NULL){
 8001250:	4b05      	ldr	r3, [pc, #20]	; (8001268 <EXTI9_5_IRQHandler+0xb0>)
 8001252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001254:	2b00      	cmp	r3, #0
 8001256:	d002      	beq.n	800125e <EXTI9_5_IRQHandler+0xa6>
			EXTI_pNotificationFunction[9]();
 8001258:	4b03      	ldr	r3, [pc, #12]	; (8001268 <EXTI9_5_IRQHandler+0xb0>)
 800125a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125c:	4798      	blx	r3
		MEXTI_voidClearPendingFlag(MEXTI_EXTI9);
 800125e:	2009      	movs	r0, #9
 8001260:	f7ff ff2c 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}
 8001268:	200000c4 	.word	0x200000c4

0800126c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
	if(MEXTI_u8GetPendingFlag(MEXTI_EXTI10))
 8001270:	200a      	movs	r0, #10
 8001272:	f7ff ff3b 	bl	80010ec <MEXTI_u8GetPendingFlag>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d00a      	beq.n	8001292 <EXTI15_10_IRQHandler+0x26>
	{
		if(EXTI_pNotificationFunction[10] != NULL){
 800127c:	4b30      	ldr	r3, [pc, #192]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 800127e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001280:	2b00      	cmp	r3, #0
 8001282:	d002      	beq.n	800128a <EXTI15_10_IRQHandler+0x1e>
			EXTI_pNotificationFunction[10]();
 8001284:	4b2e      	ldr	r3, [pc, #184]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 8001286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001288:	4798      	blx	r3
		}
		MEXTI_voidClearPendingFlag(MEXTI_EXTI10);
 800128a:	200a      	movs	r0, #10
 800128c:	f7ff ff16 	bl	80010bc <MEXTI_voidClearPendingFlag>
		if(EXTI_pNotificationFunction[15] != NULL){
			EXTI_pNotificationFunction[15]();
		}
		MEXTI_voidClearPendingFlag(MEXTI_EXTI15);
	}
}
 8001290:	e053      	b.n	800133a <EXTI15_10_IRQHandler+0xce>
	else if(MEXTI_u8GetPendingFlag(MEXTI_EXTI11))
 8001292:	200b      	movs	r0, #11
 8001294:	f7ff ff2a 	bl	80010ec <MEXTI_u8GetPendingFlag>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d00a      	beq.n	80012b4 <EXTI15_10_IRQHandler+0x48>
		if(EXTI_pNotificationFunction[11] != NULL){
 800129e:	4b28      	ldr	r3, [pc, #160]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 80012a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d002      	beq.n	80012ac <EXTI15_10_IRQHandler+0x40>
			EXTI_pNotificationFunction[11]();
 80012a6:	4b26      	ldr	r3, [pc, #152]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 80012a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012aa:	4798      	blx	r3
		MEXTI_voidClearPendingFlag(MEXTI_EXTI11);
 80012ac:	200b      	movs	r0, #11
 80012ae:	f7ff ff05 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 80012b2:	e042      	b.n	800133a <EXTI15_10_IRQHandler+0xce>
	else if(MEXTI_u8GetPendingFlag(MEXTI_EXTI12))
 80012b4:	200c      	movs	r0, #12
 80012b6:	f7ff ff19 	bl	80010ec <MEXTI_u8GetPendingFlag>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d00a      	beq.n	80012d6 <EXTI15_10_IRQHandler+0x6a>
		if(EXTI_pNotificationFunction[12] != NULL){
 80012c0:	4b1f      	ldr	r3, [pc, #124]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 80012c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d002      	beq.n	80012ce <EXTI15_10_IRQHandler+0x62>
			EXTI_pNotificationFunction[12]();
 80012c8:	4b1d      	ldr	r3, [pc, #116]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 80012ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012cc:	4798      	blx	r3
		MEXTI_voidClearPendingFlag(MEXTI_EXTI12);
 80012ce:	200c      	movs	r0, #12
 80012d0:	f7ff fef4 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 80012d4:	e031      	b.n	800133a <EXTI15_10_IRQHandler+0xce>
	else if (MEXTI_u8GetPendingFlag(MEXTI_EXTI13))
 80012d6:	200d      	movs	r0, #13
 80012d8:	f7ff ff08 	bl	80010ec <MEXTI_u8GetPendingFlag>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d00a      	beq.n	80012f8 <EXTI15_10_IRQHandler+0x8c>
		if(EXTI_pNotificationFunction[13] != NULL){
 80012e2:	4b17      	ldr	r3, [pc, #92]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 80012e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d002      	beq.n	80012f0 <EXTI15_10_IRQHandler+0x84>
			EXTI_pNotificationFunction[13]();
 80012ea:	4b15      	ldr	r3, [pc, #84]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 80012ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ee:	4798      	blx	r3
		MEXTI_voidClearPendingFlag(MEXTI_EXTI13);
 80012f0:	200d      	movs	r0, #13
 80012f2:	f7ff fee3 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 80012f6:	e020      	b.n	800133a <EXTI15_10_IRQHandler+0xce>
	else if (MEXTI_u8GetPendingFlag(MEXTI_EXTI14))
 80012f8:	200e      	movs	r0, #14
 80012fa:	f7ff fef7 	bl	80010ec <MEXTI_u8GetPendingFlag>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d00a      	beq.n	800131a <EXTI15_10_IRQHandler+0xae>
		if(EXTI_pNotificationFunction[14] != NULL){
 8001304:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 8001306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001308:	2b00      	cmp	r3, #0
 800130a:	d002      	beq.n	8001312 <EXTI15_10_IRQHandler+0xa6>
			EXTI_pNotificationFunction[14]();
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 800130e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001310:	4798      	blx	r3
		MEXTI_voidClearPendingFlag(MEXTI_EXTI14);
 8001312:	200e      	movs	r0, #14
 8001314:	f7ff fed2 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 8001318:	e00f      	b.n	800133a <EXTI15_10_IRQHandler+0xce>
	else if (MEXTI_u8GetPendingFlag(MEXTI_EXTI15))
 800131a:	200f      	movs	r0, #15
 800131c:	f7ff fee6 	bl	80010ec <MEXTI_u8GetPendingFlag>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d009      	beq.n	800133a <EXTI15_10_IRQHandler+0xce>
		if(EXTI_pNotificationFunction[15] != NULL){
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 8001328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800132a:	2b00      	cmp	r3, #0
 800132c:	d002      	beq.n	8001334 <EXTI15_10_IRQHandler+0xc8>
			EXTI_pNotificationFunction[15]();
 800132e:	4b04      	ldr	r3, [pc, #16]	; (8001340 <EXTI15_10_IRQHandler+0xd4>)
 8001330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001332:	4798      	blx	r3
		MEXTI_voidClearPendingFlag(MEXTI_EXTI15);
 8001334:	200f      	movs	r0, #15
 8001336:	f7ff fec1 	bl	80010bc <MEXTI_voidClearPendingFlag>
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	200000c4 	.word	0x200000c4

08001344 <GPIO_voidSetPinMode>:
#include"../../../Inc/MCAL/GPIO/GPIO_config.h"
#include"../../../Inc/MCAL/GPIO/GPIO_interface.h"
#include"../../../Inc/MCAL/GPIO/GPIO_private.h"

void GPIO_voidSetPinMode(port_index_t Copy_PortIndex, pin_index_t Copy_PinIndex,
                         gpio_pin_mode_t Copy_GPIOPinMode) {
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	71fb      	strb	r3, [r7, #7]
 800134e:	460b      	mov	r3, r1
 8001350:	71bb      	strb	r3, [r7, #6]
 8001352:	4613      	mov	r3, r2
 8001354:	717b      	strb	r3, [r7, #5]
  switch (Copy_PortIndex) {
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	2b02      	cmp	r3, #2
 800135a:	d02c      	beq.n	80013b6 <GPIO_voidSetPinMode+0x72>
 800135c:	2b02      	cmp	r3, #2
 800135e:	dc3d      	bgt.n	80013dc <GPIO_voidSetPinMode+0x98>
 8001360:	2b00      	cmp	r3, #0
 8001362:	d002      	beq.n	800136a <GPIO_voidSetPinMode+0x26>
 8001364:	2b01      	cmp	r3, #1
 8001366:	d013      	beq.n	8001390 <GPIO_voidSetPinMode+0x4c>
      MODIFY_REG(GPIOC_MODER,
                 GPIO_MODER_CLEAR_MASK << GPIO_MODER_PIN_BITS * Copy_PinIndex,
                 Copy_GPIOPinMode << GPIO_MODER_PIN_BITS * Copy_PinIndex);
      break;
    default:
      break;
 8001368:	e038      	b.n	80013dc <GPIO_voidSetPinMode+0x98>
      MODIFY_REG(GPIOA_MODER,
 800136a:	4b20      	ldr	r3, [pc, #128]	; (80013ec <GPIO_voidSetPinMode+0xa8>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	79ba      	ldrb	r2, [r7, #6]
 8001370:	0052      	lsls	r2, r2, #1
 8001372:	2103      	movs	r1, #3
 8001374:	fa01 f202 	lsl.w	r2, r1, r2
 8001378:	43d2      	mvns	r2, r2
 800137a:	4013      	ands	r3, r2
 800137c:	7979      	ldrb	r1, [r7, #5]
 800137e:	79ba      	ldrb	r2, [r7, #6]
 8001380:	0052      	lsls	r2, r2, #1
 8001382:	fa01 f202 	lsl.w	r2, r1, r2
 8001386:	4611      	mov	r1, r2
 8001388:	4a18      	ldr	r2, [pc, #96]	; (80013ec <GPIO_voidSetPinMode+0xa8>)
 800138a:	430b      	orrs	r3, r1
 800138c:	6013      	str	r3, [r2, #0]
      break;
 800138e:	e026      	b.n	80013de <GPIO_voidSetPinMode+0x9a>
      MODIFY_REG(GPIOB_MODER,
 8001390:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <GPIO_voidSetPinMode+0xac>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	79ba      	ldrb	r2, [r7, #6]
 8001396:	0052      	lsls	r2, r2, #1
 8001398:	2103      	movs	r1, #3
 800139a:	fa01 f202 	lsl.w	r2, r1, r2
 800139e:	43d2      	mvns	r2, r2
 80013a0:	4013      	ands	r3, r2
 80013a2:	7979      	ldrb	r1, [r7, #5]
 80013a4:	79ba      	ldrb	r2, [r7, #6]
 80013a6:	0052      	lsls	r2, r2, #1
 80013a8:	fa01 f202 	lsl.w	r2, r1, r2
 80013ac:	4611      	mov	r1, r2
 80013ae:	4a10      	ldr	r2, [pc, #64]	; (80013f0 <GPIO_voidSetPinMode+0xac>)
 80013b0:	430b      	orrs	r3, r1
 80013b2:	6013      	str	r3, [r2, #0]
      break;
 80013b4:	e013      	b.n	80013de <GPIO_voidSetPinMode+0x9a>
      MODIFY_REG(GPIOC_MODER,
 80013b6:	4b0f      	ldr	r3, [pc, #60]	; (80013f4 <GPIO_voidSetPinMode+0xb0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	79ba      	ldrb	r2, [r7, #6]
 80013bc:	0052      	lsls	r2, r2, #1
 80013be:	2103      	movs	r1, #3
 80013c0:	fa01 f202 	lsl.w	r2, r1, r2
 80013c4:	43d2      	mvns	r2, r2
 80013c6:	4013      	ands	r3, r2
 80013c8:	7979      	ldrb	r1, [r7, #5]
 80013ca:	79ba      	ldrb	r2, [r7, #6]
 80013cc:	0052      	lsls	r2, r2, #1
 80013ce:	fa01 f202 	lsl.w	r2, r1, r2
 80013d2:	4611      	mov	r1, r2
 80013d4:	4a07      	ldr	r2, [pc, #28]	; (80013f4 <GPIO_voidSetPinMode+0xb0>)
 80013d6:	430b      	orrs	r3, r1
 80013d8:	6013      	str	r3, [r2, #0]
      break;
 80013da:	e000      	b.n	80013de <GPIO_voidSetPinMode+0x9a>
      break;
 80013dc:	bf00      	nop
  }
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	40020000 	.word	0x40020000
 80013f0:	40020400 	.word	0x40020400
 80013f4:	40020800 	.word	0x40020800

080013f8 <GPIO_voidSetPinAlternateFunction>:
    default:
      break;
  }
}
void GPIO_voidSetPinAlternateFunction(port_index_t Copy_PortIndex, pin_index_t Copy_PinIndex, u8 Copy_u8AlternateFunction)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
 8001402:	460b      	mov	r3, r1
 8001404:	71bb      	strb	r3, [r7, #6]
 8001406:	4613      	mov	r3, r2
 8001408:	717b      	strb	r3, [r7, #5]
	switch (Copy_PortIndex) {
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b02      	cmp	r3, #2
 800140e:	d05d      	beq.n	80014cc <GPIO_voidSetPinAlternateFunction+0xd4>
 8001410:	2b02      	cmp	r3, #2
 8001412:	f300 8086 	bgt.w	8001522 <GPIO_voidSetPinAlternateFunction+0x12a>
 8001416:	2b00      	cmp	r3, #0
 8001418:	d002      	beq.n	8001420 <GPIO_voidSetPinAlternateFunction+0x28>
 800141a:	2b01      	cmp	r3, #1
 800141c:	d02b      	beq.n	8001476 <GPIO_voidSetPinAlternateFunction+0x7e>
	    		MODIFY_REG(GPIOC_AFRH, GPIO_AF_CLEAR_MASK << (Copy_PinIndex-8) * GPIO_AF_PIN_BITS,
	    				Copy_u8AlternateFunction << (Copy_PinIndex-8) * GPIO_AF_PIN_BITS);
	    	}
	      break;
	    default:
	      break;
 800141e:	e080      	b.n	8001522 <GPIO_voidSetPinAlternateFunction+0x12a>
             if(Copy_PinIndex < 8)
 8001420:	79bb      	ldrb	r3, [r7, #6]
 8001422:	2b07      	cmp	r3, #7
 8001424:	d812      	bhi.n	800144c <GPIO_voidSetPinAlternateFunction+0x54>
            	 MODIFY_REG(GPIOA_AFRL, GPIO_AF_CLEAR_MASK << Copy_PinIndex * GPIO_AF_PIN_BITS,
 8001426:	4b42      	ldr	r3, [pc, #264]	; (8001530 <GPIO_voidSetPinAlternateFunction+0x138>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	79ba      	ldrb	r2, [r7, #6]
 800142c:	0092      	lsls	r2, r2, #2
 800142e:	210f      	movs	r1, #15
 8001430:	fa01 f202 	lsl.w	r2, r1, r2
 8001434:	43d2      	mvns	r2, r2
 8001436:	4013      	ands	r3, r2
 8001438:	7979      	ldrb	r1, [r7, #5]
 800143a:	79ba      	ldrb	r2, [r7, #6]
 800143c:	0092      	lsls	r2, r2, #2
 800143e:	fa01 f202 	lsl.w	r2, r1, r2
 8001442:	4611      	mov	r1, r2
 8001444:	4a3a      	ldr	r2, [pc, #232]	; (8001530 <GPIO_voidSetPinAlternateFunction+0x138>)
 8001446:	430b      	orrs	r3, r1
 8001448:	6013      	str	r3, [r2, #0]
	      break;
 800144a:	e06b      	b.n	8001524 <GPIO_voidSetPinAlternateFunction+0x12c>
            	 MODIFY_REG(GPIOA_AFRH, GPIO_AF_CLEAR_MASK << (Copy_PinIndex-8) * GPIO_AF_PIN_BITS,
 800144c:	4b39      	ldr	r3, [pc, #228]	; (8001534 <GPIO_voidSetPinAlternateFunction+0x13c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	79ba      	ldrb	r2, [r7, #6]
 8001452:	3a08      	subs	r2, #8
 8001454:	0092      	lsls	r2, r2, #2
 8001456:	210f      	movs	r1, #15
 8001458:	fa01 f202 	lsl.w	r2, r1, r2
 800145c:	43d2      	mvns	r2, r2
 800145e:	4013      	ands	r3, r2
 8001460:	7979      	ldrb	r1, [r7, #5]
 8001462:	79ba      	ldrb	r2, [r7, #6]
 8001464:	3a08      	subs	r2, #8
 8001466:	0092      	lsls	r2, r2, #2
 8001468:	fa01 f202 	lsl.w	r2, r1, r2
 800146c:	4611      	mov	r1, r2
 800146e:	4a31      	ldr	r2, [pc, #196]	; (8001534 <GPIO_voidSetPinAlternateFunction+0x13c>)
 8001470:	430b      	orrs	r3, r1
 8001472:	6013      	str	r3, [r2, #0]
	      break;
 8001474:	e056      	b.n	8001524 <GPIO_voidSetPinAlternateFunction+0x12c>
	    	if(Copy_PinIndex < 8)
 8001476:	79bb      	ldrb	r3, [r7, #6]
 8001478:	2b07      	cmp	r3, #7
 800147a:	d812      	bhi.n	80014a2 <GPIO_voidSetPinAlternateFunction+0xaa>
	    		MODIFY_REG(GPIOB_AFRL, GPIO_AF_CLEAR_MASK << Copy_PinIndex * GPIO_AF_PIN_BITS,
 800147c:	4b2e      	ldr	r3, [pc, #184]	; (8001538 <GPIO_voidSetPinAlternateFunction+0x140>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	79ba      	ldrb	r2, [r7, #6]
 8001482:	0092      	lsls	r2, r2, #2
 8001484:	210f      	movs	r1, #15
 8001486:	fa01 f202 	lsl.w	r2, r1, r2
 800148a:	43d2      	mvns	r2, r2
 800148c:	4013      	ands	r3, r2
 800148e:	7979      	ldrb	r1, [r7, #5]
 8001490:	79ba      	ldrb	r2, [r7, #6]
 8001492:	0092      	lsls	r2, r2, #2
 8001494:	fa01 f202 	lsl.w	r2, r1, r2
 8001498:	4611      	mov	r1, r2
 800149a:	4a27      	ldr	r2, [pc, #156]	; (8001538 <GPIO_voidSetPinAlternateFunction+0x140>)
 800149c:	430b      	orrs	r3, r1
 800149e:	6013      	str	r3, [r2, #0]
	      break;
 80014a0:	e040      	b.n	8001524 <GPIO_voidSetPinAlternateFunction+0x12c>
	    		MODIFY_REG(GPIOB_AFRH, GPIO_AF_CLEAR_MASK << (Copy_PinIndex-8) * GPIO_AF_PIN_BITS,
 80014a2:	4b26      	ldr	r3, [pc, #152]	; (800153c <GPIO_voidSetPinAlternateFunction+0x144>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	79ba      	ldrb	r2, [r7, #6]
 80014a8:	3a08      	subs	r2, #8
 80014aa:	0092      	lsls	r2, r2, #2
 80014ac:	210f      	movs	r1, #15
 80014ae:	fa01 f202 	lsl.w	r2, r1, r2
 80014b2:	43d2      	mvns	r2, r2
 80014b4:	4013      	ands	r3, r2
 80014b6:	7979      	ldrb	r1, [r7, #5]
 80014b8:	79ba      	ldrb	r2, [r7, #6]
 80014ba:	3a08      	subs	r2, #8
 80014bc:	0092      	lsls	r2, r2, #2
 80014be:	fa01 f202 	lsl.w	r2, r1, r2
 80014c2:	4611      	mov	r1, r2
 80014c4:	4a1d      	ldr	r2, [pc, #116]	; (800153c <GPIO_voidSetPinAlternateFunction+0x144>)
 80014c6:	430b      	orrs	r3, r1
 80014c8:	6013      	str	r3, [r2, #0]
	      break;
 80014ca:	e02b      	b.n	8001524 <GPIO_voidSetPinAlternateFunction+0x12c>
	    	if(Copy_PinIndex < 8)
 80014cc:	79bb      	ldrb	r3, [r7, #6]
 80014ce:	2b07      	cmp	r3, #7
 80014d0:	d812      	bhi.n	80014f8 <GPIO_voidSetPinAlternateFunction+0x100>
	    		MODIFY_REG(GPIOC_AFRL, GPIO_AF_CLEAR_MASK << Copy_PinIndex * GPIO_AF_PIN_BITS,
 80014d2:	4b1b      	ldr	r3, [pc, #108]	; (8001540 <GPIO_voidSetPinAlternateFunction+0x148>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	79ba      	ldrb	r2, [r7, #6]
 80014d8:	0092      	lsls	r2, r2, #2
 80014da:	210f      	movs	r1, #15
 80014dc:	fa01 f202 	lsl.w	r2, r1, r2
 80014e0:	43d2      	mvns	r2, r2
 80014e2:	4013      	ands	r3, r2
 80014e4:	7979      	ldrb	r1, [r7, #5]
 80014e6:	79ba      	ldrb	r2, [r7, #6]
 80014e8:	0092      	lsls	r2, r2, #2
 80014ea:	fa01 f202 	lsl.w	r2, r1, r2
 80014ee:	4611      	mov	r1, r2
 80014f0:	4a13      	ldr	r2, [pc, #76]	; (8001540 <GPIO_voidSetPinAlternateFunction+0x148>)
 80014f2:	430b      	orrs	r3, r1
 80014f4:	6013      	str	r3, [r2, #0]
	      break;
 80014f6:	e015      	b.n	8001524 <GPIO_voidSetPinAlternateFunction+0x12c>
	    		MODIFY_REG(GPIOC_AFRH, GPIO_AF_CLEAR_MASK << (Copy_PinIndex-8) * GPIO_AF_PIN_BITS,
 80014f8:	4b12      	ldr	r3, [pc, #72]	; (8001544 <GPIO_voidSetPinAlternateFunction+0x14c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	79ba      	ldrb	r2, [r7, #6]
 80014fe:	3a08      	subs	r2, #8
 8001500:	0092      	lsls	r2, r2, #2
 8001502:	210f      	movs	r1, #15
 8001504:	fa01 f202 	lsl.w	r2, r1, r2
 8001508:	43d2      	mvns	r2, r2
 800150a:	4013      	ands	r3, r2
 800150c:	7979      	ldrb	r1, [r7, #5]
 800150e:	79ba      	ldrb	r2, [r7, #6]
 8001510:	3a08      	subs	r2, #8
 8001512:	0092      	lsls	r2, r2, #2
 8001514:	fa01 f202 	lsl.w	r2, r1, r2
 8001518:	4611      	mov	r1, r2
 800151a:	4a0a      	ldr	r2, [pc, #40]	; (8001544 <GPIO_voidSetPinAlternateFunction+0x14c>)
 800151c:	430b      	orrs	r3, r1
 800151e:	6013      	str	r3, [r2, #0]
	      break;
 8001520:	e000      	b.n	8001524 <GPIO_voidSetPinAlternateFunction+0x12c>
	      break;
 8001522:	bf00      	nop
	  }
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	40020020 	.word	0x40020020
 8001534:	40020024 	.word	0x40020024
 8001538:	40020420 	.word	0x40020420
 800153c:	40020424 	.word	0x40020424
 8001540:	40020820 	.word	0x40020820
 8001544:	40020824 	.word	0x40020824

08001548 <GPIO_voidSetPinValue>:
      break;
  }
}
void GPIO_voidSetPinValue(port_index_t Copy_PortIndex,
                          pin_index_t Copy_PinIndex,
                          gpio_logic_t Copy_GPIOLogic) {
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
 8001552:	460b      	mov	r3, r1
 8001554:	71bb      	strb	r3, [r7, #6]
 8001556:	4613      	mov	r3, r2
 8001558:	717b      	strb	r3, [r7, #5]
  switch (Copy_PortIndex) {
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	2b02      	cmp	r3, #2
 800155e:	d02c      	beq.n	80015ba <GPIO_voidSetPinValue+0x72>
 8001560:	2b02      	cmp	r3, #2
 8001562:	dc3d      	bgt.n	80015e0 <GPIO_voidSetPinValue+0x98>
 8001564:	2b00      	cmp	r3, #0
 8001566:	d002      	beq.n	800156e <GPIO_voidSetPinValue+0x26>
 8001568:	2b01      	cmp	r3, #1
 800156a:	d013      	beq.n	8001594 <GPIO_voidSetPinValue+0x4c>
        WRITE_REG(GPIOC_BSRR, GPIO_RESET_BIT_POS << Copy_PinIndex);
      } else { /* Nothing */
      }
      break;
    default:
      break;
 800156c:	e038      	b.n	80015e0 <GPIO_voidSetPinValue+0x98>
      if (Copy_GPIOLogic == GPIO_HIGH) {
 800156e:	797b      	ldrb	r3, [r7, #5]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d105      	bne.n	8001580 <GPIO_voidSetPinValue+0x38>
        WRITE_REG(GPIOA_BSRR, GPIO_SET_BIT_POS << Copy_PinIndex);
 8001574:	79bb      	ldrb	r3, [r7, #6]
 8001576:	2201      	movs	r2, #1
 8001578:	409a      	lsls	r2, r3
 800157a:	4b20      	ldr	r3, [pc, #128]	; (80015fc <GPIO_voidSetPinValue+0xb4>)
 800157c:	601a      	str	r2, [r3, #0]
      break;
 800157e:	e031      	b.n	80015e4 <GPIO_voidSetPinValue+0x9c>
      } else if (Copy_GPIOLogic == GPIO_LOW) {
 8001580:	797b      	ldrb	r3, [r7, #5]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d12e      	bne.n	80015e4 <GPIO_voidSetPinValue+0x9c>
        WRITE_REG(GPIOA_BSRR, GPIO_RESET_BIT_POS << Copy_PinIndex);
 8001586:	79bb      	ldrb	r3, [r7, #6]
 8001588:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800158c:	409a      	lsls	r2, r3
 800158e:	4b1b      	ldr	r3, [pc, #108]	; (80015fc <GPIO_voidSetPinValue+0xb4>)
 8001590:	601a      	str	r2, [r3, #0]
      break;
 8001592:	e027      	b.n	80015e4 <GPIO_voidSetPinValue+0x9c>
      if (Copy_GPIOLogic == GPIO_HIGH) {
 8001594:	797b      	ldrb	r3, [r7, #5]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d105      	bne.n	80015a6 <GPIO_voidSetPinValue+0x5e>
        WRITE_REG(GPIOB_BSRR, GPIO_SET_BIT_POS << Copy_PinIndex);
 800159a:	79bb      	ldrb	r3, [r7, #6]
 800159c:	2201      	movs	r2, #1
 800159e:	409a      	lsls	r2, r3
 80015a0:	4b17      	ldr	r3, [pc, #92]	; (8001600 <GPIO_voidSetPinValue+0xb8>)
 80015a2:	601a      	str	r2, [r3, #0]
      break;
 80015a4:	e020      	b.n	80015e8 <GPIO_voidSetPinValue+0xa0>
      } else if (Copy_GPIOLogic == GPIO_LOW) {
 80015a6:	797b      	ldrb	r3, [r7, #5]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d11d      	bne.n	80015e8 <GPIO_voidSetPinValue+0xa0>
        WRITE_REG(GPIOB_BSRR, GPIO_RESET_BIT_POS << Copy_PinIndex);
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015b2:	409a      	lsls	r2, r3
 80015b4:	4b12      	ldr	r3, [pc, #72]	; (8001600 <GPIO_voidSetPinValue+0xb8>)
 80015b6:	601a      	str	r2, [r3, #0]
      break;
 80015b8:	e016      	b.n	80015e8 <GPIO_voidSetPinValue+0xa0>
      if (Copy_GPIOLogic == GPIO_HIGH) {
 80015ba:	797b      	ldrb	r3, [r7, #5]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d105      	bne.n	80015cc <GPIO_voidSetPinValue+0x84>
        WRITE_REG(GPIOC_BSRR, GPIO_SET_BIT_POS << Copy_PinIndex);
 80015c0:	79bb      	ldrb	r3, [r7, #6]
 80015c2:	2201      	movs	r2, #1
 80015c4:	409a      	lsls	r2, r3
 80015c6:	4b0f      	ldr	r3, [pc, #60]	; (8001604 <GPIO_voidSetPinValue+0xbc>)
 80015c8:	601a      	str	r2, [r3, #0]
      break;
 80015ca:	e00f      	b.n	80015ec <GPIO_voidSetPinValue+0xa4>
      } else if (Copy_GPIOLogic == GPIO_LOW) {
 80015cc:	797b      	ldrb	r3, [r7, #5]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d10c      	bne.n	80015ec <GPIO_voidSetPinValue+0xa4>
        WRITE_REG(GPIOC_BSRR, GPIO_RESET_BIT_POS << Copy_PinIndex);
 80015d2:	79bb      	ldrb	r3, [r7, #6]
 80015d4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015d8:	409a      	lsls	r2, r3
 80015da:	4b0a      	ldr	r3, [pc, #40]	; (8001604 <GPIO_voidSetPinValue+0xbc>)
 80015dc:	601a      	str	r2, [r3, #0]
      break;
 80015de:	e005      	b.n	80015ec <GPIO_voidSetPinValue+0xa4>
      break;
 80015e0:	bf00      	nop
 80015e2:	e004      	b.n	80015ee <GPIO_voidSetPinValue+0xa6>
      break;
 80015e4:	bf00      	nop
 80015e6:	e002      	b.n	80015ee <GPIO_voidSetPinValue+0xa6>
      break;
 80015e8:	bf00      	nop
 80015ea:	e000      	b.n	80015ee <GPIO_voidSetPinValue+0xa6>
      break;
 80015ec:	bf00      	nop
  }
}
 80015ee:	bf00      	nop
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	40020018 	.word	0x40020018
 8001600:	40020418 	.word	0x40020418
 8001604:	40020818 	.word	0x40020818

08001608 <MNVIC_voidInit>:

/**********************************************************************************************************************
 *  GLOBAL FUNCTIONS
 *********************************************************************************************************************/
void MNVIC_voidInit(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
	MSCB_voidSetPriorityGrouping();
 800160c:	f000 f8da 	bl	80017c4 <MSCB_voidSetPriorityGrouping>
}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}

08001614 <MNVIC_voidEnableIRQ>:

void MNVIC_voidEnableIRQ(IRQn_Type IRQn)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	71fb      	strb	r3, [r7, #7]
	if(IRQn >=0)
 800161e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001622:	2b00      	cmp	r3, #0
 8001624:	db0b      	blt.n	800163e <MNVIC_voidEnableIRQ+0x2a>
	{
		NVIC->ISER[((u32)IRQn >> 5)] = (1UL << ((u32)IRQn & 0x1F));
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	f003 021f 	and.w	r2, r3, #31
 800162c:	4907      	ldr	r1, [pc, #28]	; (800164c <MNVIC_voidEnableIRQ+0x38>)
 800162e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001632:	095b      	lsrs	r3, r3, #5
 8001634:	2001      	movs	r0, #1
 8001636:	fa00 f202 	lsl.w	r2, r0, r2
 800163a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
 800163e:	bf00      	nop
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000e100 	.word	0xe000e100

08001650 <RCC_void_HSI_Init>:
static void RCC_void_APB2Prescaler_Init(void);
/************************************************/

/******* Local Functions Implementation ********/
static void RCC_void_HSI_Init(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
    SET_BIT(RCC_CR,RCC_CR_HSION_Pos);  // Enable HSI
 8001654:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <RCC_void_HSI_Init+0x58>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a13      	ldr	r2, [pc, #76]	; (80016a8 <RCC_void_HSI_Init+0x58>)
 800165a:	f043 0301 	orr.w	r3, r3, #1
 800165e:	6013      	str	r3, [r2, #0]
    CLR_BIT(RCC_CR,RCC_CR_HSEON_Pos); // Disable HSE  
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <RCC_void_HSI_Init+0x58>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a10      	ldr	r2, [pc, #64]	; (80016a8 <RCC_void_HSI_Init+0x58>)
 8001666:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800166a:	6013      	str	r3, [r2, #0]
    CLR_BIT(RCC_CR,RCC_CR_PLLON_Pos); // Disable PLL
 800166c:	4b0e      	ldr	r3, [pc, #56]	; (80016a8 <RCC_void_HSI_Init+0x58>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a0d      	ldr	r2, [pc, #52]	; (80016a8 <RCC_void_HSI_Init+0x58>)
 8001672:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001676:	6013      	str	r3, [r2, #0]
    // Polling (Busy Wait)
    while (GET_BIT(RCC_CR,RCC_CR_HSIRDY_Pos) == 0);
 8001678:	bf00      	nop
 800167a:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <RCC_void_HSI_Init+0x58>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d0f9      	beq.n	800167a <RCC_void_HSI_Init+0x2a>
    CLR_BIT(RCC_CFGR,RCC_CFGR_SW0_Pos);
 8001686:	4b09      	ldr	r3, [pc, #36]	; (80016ac <RCC_void_HSI_Init+0x5c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a08      	ldr	r2, [pc, #32]	; (80016ac <RCC_void_HSI_Init+0x5c>)
 800168c:	f023 0301 	bic.w	r3, r3, #1
 8001690:	6013      	str	r3, [r2, #0]
    CLR_BIT(RCC_CFGR,RCC_CFGR_SW1_Pos);    
 8001692:	4b06      	ldr	r3, [pc, #24]	; (80016ac <RCC_void_HSI_Init+0x5c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a05      	ldr	r2, [pc, #20]	; (80016ac <RCC_void_HSI_Init+0x5c>)
 8001698:	f023 0302 	bic.w	r3, r3, #2
 800169c:	6013      	str	r3, [r2, #0]
}
 800169e:	bf00      	nop
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40023808 	.word	0x40023808

080016b0 <RCC_void_AHB1Prescaler_Init>:
    SET_BIT(RCC_CFGR,RCC_CFGR_SW0_Pos);
    SET_BIT(RCC_CFGR,RCC_CFGR_SW1_Pos); 

}
static void RCC_void_AHB1Prescaler_Init(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
    #if   RCC_AHB_PRESCALER == RCC_AHB_DIV_1
        RCC_CFGR &= ~(RCC_AHB_PRESCALER_MASK);
        RCC_CFGR |= RCC_AHB_DIV_1;
    #elif RCC_AHB_PRESCALER == RCC_AHB_DIV_2
        RCC_CFGR &= ~(RCC_AHB_PRESCALER_MASK);
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <RCC_void_AHB1Prescaler_Init+0x28>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a07      	ldr	r2, [pc, #28]	; (80016d8 <RCC_void_AHB1Prescaler_Init+0x28>)
 80016ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80016be:	6013      	str	r3, [r2, #0]
        RCC_CFGR |= RCC_AHB_DIV_2;
 80016c0:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <RCC_void_AHB1Prescaler_Init+0x28>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a04      	ldr	r2, [pc, #16]	; (80016d8 <RCC_void_AHB1Prescaler_Init+0x28>)
 80016c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016ca:	6013      	str	r3, [r2, #0]
        RCC_CFGR |= RCC_AHB_DIV_256;
    #elif RCC_AHB_PRESCALER == RCC_AHB_DIV_512
        RCC_CFGR &= ~(RCC_AHB_PRESCALER_MASK);
        RCC_CFGR |= RCC_AHB_DIV_512;
    #endif
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	40023808 	.word	0x40023808

080016dc <RCC_void_APB1Prescaler_Init>:
static void RCC_void_APB1Prescaler_Init(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
    #if RCC_APB1_PRESCALER == RCC_APB1_DIV_1
        RCC_CFGR &= ~(RCC_APB1_PRESCALER_MASK);
 80016e0:	4b07      	ldr	r3, [pc, #28]	; (8001700 <RCC_void_APB1Prescaler_Init+0x24>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a06      	ldr	r2, [pc, #24]	; (8001700 <RCC_void_APB1Prescaler_Init+0x24>)
 80016e6:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80016ea:	6013      	str	r3, [r2, #0]
        RCC_CFGR |= RCC_APB1_DIV_1;
 80016ec:	4b04      	ldr	r3, [pc, #16]	; (8001700 <RCC_void_APB1Prescaler_Init+0x24>)
 80016ee:	4a04      	ldr	r2, [pc, #16]	; (8001700 <RCC_void_APB1Prescaler_Init+0x24>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	6013      	str	r3, [r2, #0]
        RCC_CFGR |= RCC_APB1_DIV_8;
    #elif RCC_APB1_PRESCALER == RCC_APB1_DIV_16
        RCC_CFGR &= ~(RCC_APB1_PRESCALER_MASK);
        RCC_CFGR |= RCC_APB1_DIV_16;
    #endif
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40023808 	.word	0x40023808

08001704 <RCC_void_APB2Prescaler_Init>:
static void RCC_void_APB2Prescaler_Init(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
    #if (RCC_APB2_PRESCALER == RCC_APB2_DIV_1)
        RCC_CFGR &= ~(RCC_APB2_PRESCALER_MASK);
 8001708:	4b07      	ldr	r3, [pc, #28]	; (8001728 <RCC_void_APB2Prescaler_Init+0x24>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a06      	ldr	r2, [pc, #24]	; (8001728 <RCC_void_APB2Prescaler_Init+0x24>)
 800170e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001712:	6013      	str	r3, [r2, #0]
        RCC_CFGR |= RCC_APB2_DIV_1;
 8001714:	4b04      	ldr	r3, [pc, #16]	; (8001728 <RCC_void_APB2Prescaler_Init+0x24>)
 8001716:	4a04      	ldr	r2, [pc, #16]	; (8001728 <RCC_void_APB2Prescaler_Init+0x24>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6013      	str	r3, [r2, #0]
        RCC_CFGR |= RCC_APB2_DIV_8;
    #elif (RCC_APB2_PRESCALER == RCC_APB2_DIV_16)
        RCC_CFGR &= ~(RCC_APB2_PRESCALER_MASK);
        RCC_CFGR |= RCC_APB2_DIV_16;
    #endif
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	40023808 	.word	0x40023808

0800172c <RCC_voidInit>:
/**********************************************  */
void RCC_voidInit(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
    #if RCC_CLOCK_SOURCE == RCC_CLK_HSI
        RCC_void_HSI_Init();        
 8001730:	f7ff ff8e 	bl	8001650 <RCC_void_HSI_Init>
    #elif RCC_CLOCK_SOURCE == RCC_CLK_PLL
        RCC_void_PLL_Init();
    #else
        #error "RCC_ClOCK_SOURCE_Configuration_Error"
    #endif    
    RCC_void_AHB1Prescaler_Init();
 8001734:	f7ff ffbc 	bl	80016b0 <RCC_void_AHB1Prescaler_Init>
    RCC_void_APB1Prescaler_Init();
 8001738:	f7ff ffd0 	bl	80016dc <RCC_void_APB1Prescaler_Init>
    RCC_void_APB2Prescaler_Init();   
 800173c:	f7ff ffe2 	bl	8001704 <RCC_void_APB2Prescaler_Init>
}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}

08001744 <RCC_voidEnablePeripheralClock>:
    else
    {
        // Error
    }
}
void RCC_voidEnablePeripheralClock (u8 Copy_u8BusName, u8 Copy_u8PeripheralName){
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	460a      	mov	r2, r1
 800174e:	71fb      	strb	r3, [r7, #7]
 8001750:	4613      	mov	r3, r2
 8001752:	71bb      	strb	r3, [r7, #6]
    switch (Copy_u8BusName)
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	2b02      	cmp	r3, #2
 8001758:	d01c      	beq.n	8001794 <RCC_voidEnablePeripheralClock+0x50>
 800175a:	2b02      	cmp	r3, #2
 800175c:	dc25      	bgt.n	80017aa <RCC_voidEnablePeripheralClock+0x66>
 800175e:	2b00      	cmp	r3, #0
 8001760:	d002      	beq.n	8001768 <RCC_voidEnablePeripheralClock+0x24>
 8001762:	2b01      	cmp	r3, #1
 8001764:	d00b      	beq.n	800177e <RCC_voidEnablePeripheralClock+0x3a>
        SET_BIT(RCC_APB2ENR,Copy_u8PeripheralName);
        /* code */
        break;  
    default:
        // Error
        break;
 8001766:	e020      	b.n	80017aa <RCC_voidEnablePeripheralClock+0x66>
        SET_BIT(RCC_AHB1ENR,Copy_u8PeripheralName);
 8001768:	4b13      	ldr	r3, [pc, #76]	; (80017b8 <RCC_voidEnablePeripheralClock+0x74>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	79ba      	ldrb	r2, [r7, #6]
 800176e:	2101      	movs	r1, #1
 8001770:	fa01 f202 	lsl.w	r2, r1, r2
 8001774:	4611      	mov	r1, r2
 8001776:	4a10      	ldr	r2, [pc, #64]	; (80017b8 <RCC_voidEnablePeripheralClock+0x74>)
 8001778:	430b      	orrs	r3, r1
 800177a:	6013      	str	r3, [r2, #0]
        break;
 800177c:	e016      	b.n	80017ac <RCC_voidEnablePeripheralClock+0x68>
        SET_BIT(RCC_APB1ENR,Copy_u8PeripheralName);
 800177e:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <RCC_voidEnablePeripheralClock+0x78>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	79ba      	ldrb	r2, [r7, #6]
 8001784:	2101      	movs	r1, #1
 8001786:	fa01 f202 	lsl.w	r2, r1, r2
 800178a:	4611      	mov	r1, r2
 800178c:	4a0b      	ldr	r2, [pc, #44]	; (80017bc <RCC_voidEnablePeripheralClock+0x78>)
 800178e:	430b      	orrs	r3, r1
 8001790:	6013      	str	r3, [r2, #0]
        break;
 8001792:	e00b      	b.n	80017ac <RCC_voidEnablePeripheralClock+0x68>
        SET_BIT(RCC_APB2ENR,Copy_u8PeripheralName);
 8001794:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <RCC_voidEnablePeripheralClock+0x7c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	79ba      	ldrb	r2, [r7, #6]
 800179a:	2101      	movs	r1, #1
 800179c:	fa01 f202 	lsl.w	r2, r1, r2
 80017a0:	4611      	mov	r1, r2
 80017a2:	4a07      	ldr	r2, [pc, #28]	; (80017c0 <RCC_voidEnablePeripheralClock+0x7c>)
 80017a4:	430b      	orrs	r3, r1
 80017a6:	6013      	str	r3, [r2, #0]
        break;  
 80017a8:	e000      	b.n	80017ac <RCC_voidEnablePeripheralClock+0x68>
        break;
 80017aa:	bf00      	nop
    }
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	40023830 	.word	0x40023830
 80017bc:	40023840 	.word	0x40023840
 80017c0:	40023844 	.word	0x40023844

080017c4 <MSCB_voidSetPriorityGrouping>:
 *
 * @note Changing the priority grouping affects the allocation of priority levels for interrupts.
 *       It is recommended to set the priority grouping early in the system initialization.
 */
void MSCB_voidSetPriorityGrouping()
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
	u32 Register_Value = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	607b      	str	r3, [r7, #4]
	u32 PriorityGroupTemp= (u32)SCB_PRIORITY_GROUP & (u32)0x07;
 80017ce:	2305      	movs	r3, #5
 80017d0:	603b      	str	r3, [r7, #0]
	Register_Value = SCB->AIRCR ;
 80017d2:	4b0d      	ldr	r3, [pc, #52]	; (8001808 <MSCB_voidSetPriorityGrouping+0x44>)
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	607b      	str	r3, [r7, #4]
	Register_Value &= ~(SCB_AIRCR_PRIGROUP_Msk | SCB_AIRCR_VECTKEY_Msk);
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017de:	4013      	ands	r3, r2
 80017e0:	607b      	str	r3, [r7, #4]
	Register_Value |= ((u32)0x5FA << SCB_AIRCR_VECTKEY_POS) | (PriorityGroupTemp << SCB_AIRCR_PRIGROUP_POS);
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	021a      	lsls	r2, r3, #8
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f2:	607b      	str	r3, [r7, #4]
	SCB->AIRCR = Register_Value ;
 80017f4:	4a04      	ldr	r2, [pc, #16]	; (8001808 <MSCB_voidSetPriorityGrouping+0x44>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	60d3      	str	r3, [r2, #12]
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <MSPI_GPIOInit>:

/**********************************************************************************************************************
 *  LOCAL FUNCTIONS
 *********************************************************************************************************************/
static void MSPI_GPIOInit(const SPI_Config_t* SPIConfig)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
	switch (SPIConfig->SPI_Instance)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b02      	cmp	r3, #2
 800181a:	d042      	beq.n	80018a2 <MSPI_GPIOInit+0x96>
 800181c:	2b02      	cmp	r3, #2
 800181e:	dc5d      	bgt.n	80018dc <MSPI_GPIOInit+0xd0>
 8001820:	2b00      	cmp	r3, #0
 8001822:	d002      	beq.n	800182a <MSPI_GPIOInit+0x1e>
 8001824:	2b01      	cmp	r3, #1
 8001826:	d023      	beq.n	8001870 <MSPI_GPIOInit+0x64>
				GPIO_voidSetPinMode(GPIO_PORTB, GPIO_PIN5, GPIO_ALTERNATE_FUNCTION_PIN_MODE);  // SPI3_MOSI_PIN
				GPIO_voidSetPinAlternateFunction(GPIO_PORTB, GPIO_PIN5, SPI3_MOSI_AF);

				break;
		}
}
 8001828:	e058      	b.n	80018dc <MSPI_GPIOInit+0xd0>
				RCC_voidEnablePeripheralClock(RCC_AHB,RCC_AHB_GPIOAEN);
 800182a:	2100      	movs	r1, #0
 800182c:	2000      	movs	r0, #0
 800182e:	f7ff ff89 	bl	8001744 <RCC_voidEnablePeripheralClock>
				GPIO_voidSetPinMode(GPIO_PORTA, GPIO_PIN4, GPIO_ALTERNATE_FUNCTION_PIN_MODE); // SPI1_NSS_PIN
 8001832:	2202      	movs	r2, #2
 8001834:	2104      	movs	r1, #4
 8001836:	2000      	movs	r0, #0
 8001838:	f7ff fd84 	bl	8001344 <GPIO_voidSetPinMode>
				GPIO_voidSetPinAlternateFunction(GPIO_PORTA,GPIO_PIN4,SPI1_NSS_AF);
 800183c:	2205      	movs	r2, #5
 800183e:	2104      	movs	r1, #4
 8001840:	2000      	movs	r0, #0
 8001842:	f7ff fdd9 	bl	80013f8 <GPIO_voidSetPinAlternateFunction>
				GPIO_voidSetPinMode(GPIO_PORTA, GPIO_PIN5, GPIO_ALTERNATE_FUNCTION_PIN_MODE); // SPI1_SCK_PIN
 8001846:	2202      	movs	r2, #2
 8001848:	2105      	movs	r1, #5
 800184a:	2000      	movs	r0, #0
 800184c:	f7ff fd7a 	bl	8001344 <GPIO_voidSetPinMode>
				GPIO_voidSetPinAlternateFunction(GPIO_PORTA,GPIO_PIN5,SPI1_SCK_AF);
 8001850:	2205      	movs	r2, #5
 8001852:	2105      	movs	r1, #5
 8001854:	2000      	movs	r0, #0
 8001856:	f7ff fdcf 	bl	80013f8 <GPIO_voidSetPinAlternateFunction>
				GPIO_voidSetPinMode(GPIO_PORTA, GPIO_PIN7, GPIO_ALTERNATE_FUNCTION_PIN_MODE); // SPI1_MOSI_PIN
 800185a:	2202      	movs	r2, #2
 800185c:	2107      	movs	r1, #7
 800185e:	2000      	movs	r0, #0
 8001860:	f7ff fd70 	bl	8001344 <GPIO_voidSetPinMode>
				GPIO_voidSetPinAlternateFunction(GPIO_PORTA,GPIO_PIN7,SPI1_MOSI_AF);
 8001864:	2205      	movs	r2, #5
 8001866:	2107      	movs	r1, #7
 8001868:	2000      	movs	r0, #0
 800186a:	f7ff fdc5 	bl	80013f8 <GPIO_voidSetPinAlternateFunction>
				break;
 800186e:	e035      	b.n	80018dc <MSPI_GPIOInit+0xd0>
				RCC_voidEnablePeripheralClock(RCC_AHB,RCC_AHB_GPIOBEN);
 8001870:	2101      	movs	r1, #1
 8001872:	2000      	movs	r0, #0
 8001874:	f7ff ff66 	bl	8001744 <RCC_voidEnablePeripheralClock>
				GPIO_voidSetPinMode(GPIO_PORTB, GPIO_PIN10, GPIO_ALTERNATE_FUNCTION_PIN_MODE); // SP2_SCK_PIN
 8001878:	2202      	movs	r2, #2
 800187a:	210a      	movs	r1, #10
 800187c:	2001      	movs	r0, #1
 800187e:	f7ff fd61 	bl	8001344 <GPIO_voidSetPinMode>
				GPIO_voidSetPinAlternateFunction(GPIO_PORTB, GPIO_PIN10, SPI2_SCK_AF);
 8001882:	2205      	movs	r2, #5
 8001884:	210a      	movs	r1, #10
 8001886:	2001      	movs	r0, #1
 8001888:	f7ff fdb6 	bl	80013f8 <GPIO_voidSetPinAlternateFunction>
				GPIO_voidSetPinMode(GPIO_PORTB, GPIO_PIN15, GPIO_ALTERNATE_FUNCTION_PIN_MODE); // SPI2_MOSI_PIN
 800188c:	2202      	movs	r2, #2
 800188e:	210f      	movs	r1, #15
 8001890:	2001      	movs	r0, #1
 8001892:	f7ff fd57 	bl	8001344 <GPIO_voidSetPinMode>
				GPIO_voidSetPinAlternateFunction(GPIO_PORTB, GPIO_PIN15, SPI2_MOSI_AF);
 8001896:	2205      	movs	r2, #5
 8001898:	210f      	movs	r1, #15
 800189a:	2001      	movs	r0, #1
 800189c:	f7ff fdac 	bl	80013f8 <GPIO_voidSetPinAlternateFunction>
				break;
 80018a0:	e01c      	b.n	80018dc <MSPI_GPIOInit+0xd0>
				RCC_voidEnablePeripheralClock(RCC_AHB,RCC_AHB_GPIOAEN);
 80018a2:	2100      	movs	r1, #0
 80018a4:	2000      	movs	r0, #0
 80018a6:	f7ff ff4d 	bl	8001744 <RCC_voidEnablePeripheralClock>
				RCC_voidEnablePeripheralClock(RCC_AHB,RCC_AHB_GPIOBEN);
 80018aa:	2101      	movs	r1, #1
 80018ac:	2000      	movs	r0, #0
 80018ae:	f7ff ff49 	bl	8001744 <RCC_voidEnablePeripheralClock>
				GPIO_voidSetPinMode(GPIO_PORTB, GPIO_PIN3, GPIO_ALTERNATE_FUNCTION_PIN_MODE);  // SPI3_SCK_PIN
 80018b2:	2202      	movs	r2, #2
 80018b4:	2103      	movs	r1, #3
 80018b6:	2001      	movs	r0, #1
 80018b8:	f7ff fd44 	bl	8001344 <GPIO_voidSetPinMode>
				GPIO_voidSetPinAlternateFunction(GPIO_PORTB, GPIO_PIN3, SPI3_SCK_AF);
 80018bc:	2206      	movs	r2, #6
 80018be:	2103      	movs	r1, #3
 80018c0:	2001      	movs	r0, #1
 80018c2:	f7ff fd99 	bl	80013f8 <GPIO_voidSetPinAlternateFunction>
				GPIO_voidSetPinMode(GPIO_PORTB, GPIO_PIN5, GPIO_ALTERNATE_FUNCTION_PIN_MODE);  // SPI3_MOSI_PIN
 80018c6:	2202      	movs	r2, #2
 80018c8:	2105      	movs	r1, #5
 80018ca:	2001      	movs	r0, #1
 80018cc:	f7ff fd3a 	bl	8001344 <GPIO_voidSetPinMode>
				GPIO_voidSetPinAlternateFunction(GPIO_PORTB, GPIO_PIN5, SPI3_MOSI_AF);
 80018d0:	2206      	movs	r2, #6
 80018d2:	2105      	movs	r1, #5
 80018d4:	2001      	movs	r0, #1
 80018d6:	f7ff fd8f 	bl	80013f8 <GPIO_voidSetPinAlternateFunction>
				break;
 80018da:	bf00      	nop
}
 80018dc:	bf00      	nop
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <SPI_Timeout_Handler>:
						break;
				}
	}
#endif
static void SPI_Timeout_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
	SPI_Timeout_Flag=SPI_TIMEOUT;
 80018e8:	4b03      	ldr	r3, [pc, #12]	; (80018f8 <SPI_Timeout_Handler+0x14>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	701a      	strb	r2, [r3, #0]
}
 80018ee:	bf00      	nop
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	20000104 	.word	0x20000104

080018fc <MSPIx_voidClockEnable>:


static void MSPIx_voidClockEnable(const SPI_Config_t* SPIConfig){
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
	switch (SPIConfig->SPI_Instance){
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b02      	cmp	r3, #2
 800190a:	d010      	beq.n	800192e <MSPIx_voidClockEnable+0x32>
 800190c:	2b02      	cmp	r3, #2
 800190e:	dc13      	bgt.n	8001938 <MSPIx_voidClockEnable+0x3c>
 8001910:	2b00      	cmp	r3, #0
 8001912:	d002      	beq.n	800191a <MSPIx_voidClockEnable+0x1e>
 8001914:	2b01      	cmp	r3, #1
 8001916:	d005      	beq.n	8001924 <MSPIx_voidClockEnable+0x28>
		break;
	case SPI3_INSTANCE:
		RCC_voidEnablePeripheralClock(RCC_APB1,RCC_APB1_SPI3EN);
		break;
	}
}
 8001918:	e00e      	b.n	8001938 <MSPIx_voidClockEnable+0x3c>
		RCC_voidEnablePeripheralClock(RCC_APB2,RCC_APB2_SPI1EN);
 800191a:	210c      	movs	r1, #12
 800191c:	2002      	movs	r0, #2
 800191e:	f7ff ff11 	bl	8001744 <RCC_voidEnablePeripheralClock>
		break;
 8001922:	e009      	b.n	8001938 <MSPIx_voidClockEnable+0x3c>
		RCC_voidEnablePeripheralClock(RCC_APB1,RCC_APB1_SPI2EN);
 8001924:	210e      	movs	r1, #14
 8001926:	2001      	movs	r0, #1
 8001928:	f7ff ff0c 	bl	8001744 <RCC_voidEnablePeripheralClock>
		break;
 800192c:	e004      	b.n	8001938 <MSPIx_voidClockEnable+0x3c>
		RCC_voidEnablePeripheralClock(RCC_APB1,RCC_APB1_SPI3EN);
 800192e:	210f      	movs	r1, #15
 8001930:	2001      	movs	r0, #1
 8001932:	f7ff ff07 	bl	8001744 <RCC_voidEnablePeripheralClock>
		break;
 8001936:	bf00      	nop
}
 8001938:	bf00      	nop
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <MSPI_voidInit>:
/**********************************************************************************************************************
 *  GLOBAL FUNCTIONS
 *********************************************************************************************************************/
void MSPI_voidInit(const SPI_Config_t* SPIConfig)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	MSPI_GPIOInit(SPIConfig);
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f7ff ff5f 	bl	800180c <MSPI_GPIOInit>
	MSPIx_voidClockEnable(SPIConfig);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7ff ffd4 	bl	80018fc <MSPIx_voidClockEnable>
#if (SPI1_TX_INT_ENABLE || SPI2_TX_INT_ENABLE || SPI3_TX_INT_ENABLE ) ||(SPI1_RX_INT_ENABLE || SPI2_RX_INT_ENABLE || SPI3_RX_INT_ENABLE)==(INTERRUPT_ENABLED)
	MSPI_InterruptInit(SPIConfig);
#endif
	SPIx[SPIConfig->SPI_Instance]->CR1 =SPIConfig->SPI_Mode | SPIConfig->SPI_CLKPolarity | SPIConfig->SPI_CLKPhase
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	785a      	ldrb	r2, [r3, #1]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	789b      	ldrb	r3, [r3, #2]
			| SPIConfig->SPI_FirstBit | SPIConfig->SPI_BaudRatePrescaler;
 800195c:	4313      	orrs	r3, r2
 800195e:	b2da      	uxtb	r2, r3
	SPIx[SPIConfig->SPI_Instance]->CR1 =SPIConfig->SPI_Mode | SPIConfig->SPI_CLKPolarity | SPIConfig->SPI_CLKPhase
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	78db      	ldrb	r3, [r3, #3]
			| SPIConfig->SPI_FirstBit | SPIConfig->SPI_BaudRatePrescaler;
 8001964:	4313      	orrs	r3, r2
 8001966:	b2da      	uxtb	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	791b      	ldrb	r3, [r3, #4]
 800196c:	4313      	orrs	r3, r2
 800196e:	b2da      	uxtb	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	795b      	ldrb	r3, [r3, #5]
 8001974:	4313      	orrs	r3, r2
 8001976:	b2da      	uxtb	r2, r3
	SPIx[SPIConfig->SPI_Instance]->CR1 =SPIConfig->SPI_Mode | SPIConfig->SPI_CLKPolarity | SPIConfig->SPI_CLKPhase
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	4619      	mov	r1, r3
 800197e:	4b14      	ldr	r3, [pc, #80]	; (80019d0 <MSPI_voidInit+0x90>)
 8001980:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001984:	601a      	str	r2, [r3, #0]
	SET_BIT(SPIx[SPIConfig->SPI_Instance]->CR2,SSOE_BIT_POS);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	461a      	mov	r2, r3
 800198c:	4b10      	ldr	r3, [pc, #64]	; (80019d0 <MSPI_voidInit+0x90>)
 800198e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001992:	685a      	ldr	r2, [r3, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	4619      	mov	r1, r3
 800199a:	4b0d      	ldr	r3, [pc, #52]	; (80019d0 <MSPI_voidInit+0x90>)
 800199c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80019a0:	f042 0204 	orr.w	r2, r2, #4
 80019a4:	605a      	str	r2, [r3, #4]
	SET_BIT(SPIx[SPIConfig->SPI_Instance]->CR1, SPI_EN_BIT_POS);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	461a      	mov	r2, r3
 80019ac:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <MSPI_voidInit+0x90>)
 80019ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	4619      	mov	r1, r3
 80019ba:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <MSPI_voidInit+0x90>)
 80019bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80019c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019c4:	601a      	str	r2, [r3, #0]
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	2000005c 	.word	0x2000005c

080019d4 <MSPI_TransmitByte>:
						}
}
#endif

Std_ReturnType MSPI_TransmitByte(SPI_Config_t* SPIConfig , u8 Copy_u8Data , u32 Copy_u32Timeout)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	460b      	mov	r3, r1
 80019de:	607a      	str	r2, [r7, #4]
 80019e0:	72fb      	strb	r3, [r7, #11]
	Std_ReturnType Local_u8ErrorState = STD_OK;
 80019e2:	2300      	movs	r3, #0
 80019e4:	75fb      	strb	r3, [r7, #23]
    u8 Local_u8DummyReceieve = 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	75bb      	strb	r3, [r7, #22]
    MSysTick_void_ASYNC_Delay_ms(Copy_u32Timeout, SPI_Timeout_Handler);
 80019ea:	492a      	ldr	r1, [pc, #168]	; (8001a94 <MSPI_TransmitByte+0xc0>)
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f000 f8ed 	bl	8001bcc <MSysTick_void_ASYNC_Delay_ms>
    while((GET_BIT(SPIx[SPIConfig->SPI_Instance]->SR,SPI_TXE_BIT_POS) != SPI_BUSY) && (SPI_Timeout_Flag != SPI_TIMEOUT));
 80019f2:	bf00      	nop
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b27      	ldr	r3, [pc, #156]	; (8001a98 <MSPI_TransmitByte+0xc4>)
 80019fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	085b      	lsrs	r3, r3, #1
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d003      	beq.n	8001a14 <MSPI_TransmitByte+0x40>
 8001a0c:	4b23      	ldr	r3, [pc, #140]	; (8001a9c <MSPI_TransmitByte+0xc8>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d1ef      	bne.n	80019f4 <MSPI_TransmitByte+0x20>
    if(SPI_Timeout_Flag == SPI_TIMEOUT)
 8001a14:	4b21      	ldr	r3, [pc, #132]	; (8001a9c <MSPI_TransmitByte+0xc8>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d105      	bne.n	8001a28 <MSPI_TransmitByte+0x54>
    {
    	Local_u8ErrorState = STD_TIMEOUT;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	75fb      	strb	r3, [r7, #23]
    	SPI_Timeout_Flag = SPI_NO_TIMEOUT;
 8001a20:	4b1e      	ldr	r3, [pc, #120]	; (8001a9c <MSPI_TransmitByte+0xc8>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	701a      	strb	r2, [r3, #0]
 8001a26:	e030      	b.n	8001a8a <MSPI_TransmitByte+0xb6>
    }
    else
    {
    	MSysTick_void_ASYNC_Delay_ms(Copy_u32Timeout, SPI_Timeout_Handler);
 8001a28:	491a      	ldr	r1, [pc, #104]	; (8001a94 <MSPI_TransmitByte+0xc0>)
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f000 f8ce 	bl	8001bcc <MSysTick_void_ASYNC_Delay_ms>
		SPIx[SPIConfig->SPI_Instance]->DR = Copy_u8Data;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	461a      	mov	r2, r3
 8001a36:	4b18      	ldr	r3, [pc, #96]	; (8001a98 <MSPI_TransmitByte+0xc4>)
 8001a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a3c:	7afa      	ldrb	r2, [r7, #11]
 8001a3e:	60da      	str	r2, [r3, #12]
		while((GET_BIT(SPIx[SPIConfig->SPI_Instance]->SR,SPI_BSY_BIT_POS) == SPI_BUSY) && (SPI_Timeout_Flag != SPI_TIMEOUT));
 8001a40:	bf00      	nop
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	461a      	mov	r2, r3
 8001a48:	4b13      	ldr	r3, [pc, #76]	; (8001a98 <MSPI_TransmitByte+0xc4>)
 8001a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	09db      	lsrs	r3, r3, #7
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d103      	bne.n	8001a62 <MSPI_TransmitByte+0x8e>
 8001a5a:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <MSPI_TransmitByte+0xc8>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d1ef      	bne.n	8001a42 <MSPI_TransmitByte+0x6e>
		if(SPI_Timeout_Flag == SPI_TIMEOUT)
 8001a62:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <MSPI_TransmitByte+0xc8>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d105      	bne.n	8001a76 <MSPI_TransmitByte+0xa2>
		{
			Local_u8ErrorState = STD_TIMEOUT;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	75fb      	strb	r3, [r7, #23]
			SPI_Timeout_Flag = SPI_NO_TIMEOUT;
 8001a6e:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <MSPI_TransmitByte+0xc8>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]
 8001a74:	e009      	b.n	8001a8a <MSPI_TransmitByte+0xb6>
		}
		else
		{
			MSysTick_voidDeInit();
 8001a76:	f000 f877 	bl	8001b68 <MSysTick_voidDeInit>
			Local_u8DummyReceieve = SPIx[SPIConfig->SPI_Instance]->DR;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	461a      	mov	r2, r3
 8001a80:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <MSPI_TransmitByte+0xc4>)
 8001a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	75bb      	strb	r3, [r7, #22]
		}
    }
	return Local_u8ErrorState;
 8001a8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	080018e5 	.word	0x080018e5
 8001a98:	2000005c 	.word	0x2000005c
 8001a9c:	20000104 	.word	0x20000104

08001aa0 <MSPI_DMA_Transmit>:
	}
	return Local_u8ErrorState;
}

void MSPI_DMA_Transmit(SPI_Config_t* SPIConfig , u8* Ptr_u8Data , u16 Copy_u16DataSize)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	80fb      	strh	r3, [r7, #6]
	MDMA_voidInit(&SPIConfig->SPI_TX_DMA_Config);
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	3308      	adds	r3, #8
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff f8ec 	bl	8000c90 <MDMA_voidInit>
	MDMA_voidStart(&SPIConfig->SPI_TX_DMA_Config, &SPIx[SPIConfig->SPI_Instance]->DR,(u32*)Ptr_u8Data, Copy_u16DataSize);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f103 0008 	add.w	r0, r3, #8
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <MSPI_DMA_Transmit+0x60>)
 8001ac6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001aca:	f103 010c 	add.w	r1, r3, #12
 8001ace:	88fb      	ldrh	r3, [r7, #6]
 8001ad0:	68ba      	ldr	r2, [r7, #8]
 8001ad2:	f7ff f931 	bl	8000d38 <MDMA_voidStart>
	SET_BIT(SPIx[SPIConfig->SPI_Instance]->CR2, TXDMAEN_BIT_POS);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	461a      	mov	r2, r3
 8001adc:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <MSPI_DMA_Transmit+0x60>)
 8001ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ae2:	685a      	ldr	r2, [r3, #4]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <MSPI_DMA_Transmit+0x60>)
 8001aec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001af0:	f042 0202 	orr.w	r2, r2, #2
 8001af4:	605a      	str	r2, [r3, #4]
}
 8001af6:	bf00      	nop
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	2000005c 	.word	0x2000005c

08001b04 <SPI1_IRQHandler>:
	SET_BIT(SPIx[SPIConfig->SPI_Instance]->CR2, TXDMAEN_BIT_POS);
	SET_BIT(SPIx[SPIConfig->SPI_Instance]->CR2, RXDMAEN_BIT_POS);
}
/*************************************************************SPI IRQ HANDLERS******************************************************************/
void SPI1_IRQHandler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
		{
			SPI1_RX_INT_Callback();
		}
	}
#endif
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0
		{
			SPI2_RX_INT_Callback();
		}
	}
#endif
}
 8001b16:	bf00      	nop
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
		{
			SPI3_RX_INT_Callback();
		}
	}
#endif
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
	...

08001b30 <MSysTick_voidInit>:
volatile PtrFunction SysTick_CallBack = NULL;
volatile u8 SysTick_Mode = SysTick_SingleInterval_Mode;
/********************/

void MSysTick_voidInit(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
		/* Select The Processor Clock */
#if (SYSTICK_CLOCK_SOURCE == SYSTICK_AHB_DIV_1)
		SET_BIT(SysTick->CTRL,SysTick_CTRL_CLKSOURCE_Pos);
#elif (SYSTICK_CLOCK_SOURCE == SYSTICK_AHB_DIV_8)
		CLR_BIT(SysTick->CTRL,SysTick_CTRL_CLKSOURCE_Pos);
 8001b34:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <MSysTick_voidInit+0x34>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a0a      	ldr	r2, [pc, #40]	; (8001b64 <MSysTick_voidInit+0x34>)
 8001b3a:	f023 0304 	bic.w	r3, r3, #4
 8001b3e:	6013      	str	r3, [r2, #0]
		#if(SYSTICK_INT_CTRL == SYSTICK_ENABLE)
    /*Enable SysTick IRQ */
		SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Pos);
    #elif(SYSTICK_INT_CTRL == SYSTICK_DISABLE)
    /*Disable SysTick IRQ */
		CLR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Pos);
 8001b40:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <MSysTick_voidInit+0x34>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a07      	ldr	r2, [pc, #28]	; (8001b64 <MSysTick_voidInit+0x34>)
 8001b46:	f023 0302 	bic.w	r3, r3, #2
 8001b4a:	6013      	str	r3, [r2, #0]
    #endif
    #if(SYSTICK_CTRL == SYSTICK_ENABLE)
    /*Enable SysTick Counter*/
    SET_BIT(SysTick->CTRL,SysTick_CTRL_ENABLE_Pos);
 8001b4c:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <MSysTick_voidInit+0x34>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a04      	ldr	r2, [pc, #16]	; (8001b64 <MSysTick_voidInit+0x34>)
 8001b52:	f043 0301 	orr.w	r3, r3, #1
 8001b56:	6013      	str	r3, [r2, #0]
    #elif(SYSTICK_CTRL == SYSTICK_DISABLE)
    /* Disable SysTick Counter */
		CLR_BIT(SysTick->CTRL,SysTick_CTRL_ENABLE_Pos);
    #endif
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	e000e010 	.word	0xe000e010

08001b68 <MSysTick_voidDeInit>:
void MSysTick_voidDeInit(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
	/* Disable SysTick Counter */
	CLR_BIT(SysTick->CTRL,SysTick_CTRL_ENABLE_Pos);
 8001b6c:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <MSysTick_voidDeInit+0x34>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0a      	ldr	r2, [pc, #40]	; (8001b9c <MSysTick_voidDeInit+0x34>)
 8001b72:	f023 0301 	bic.w	r3, r3, #1
 8001b76:	6013      	str	r3, [r2, #0]
	/* Reset The SysTick Reload Register */
	SysTick->LOAD = 0;
 8001b78:	4b08      	ldr	r3, [pc, #32]	; (8001b9c <MSysTick_voidDeInit+0x34>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	605a      	str	r2, [r3, #4]
	/* Reset The SysTick Counter Value*/
	SysTick->VAL = 0;
 8001b7e:	4b07      	ldr	r3, [pc, #28]	; (8001b9c <MSysTick_voidDeInit+0x34>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
	/*Disable SysTick IRQ */
	CLR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Pos);
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <MSysTick_voidDeInit+0x34>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a04      	ldr	r2, [pc, #16]	; (8001b9c <MSysTick_voidDeInit+0x34>)
 8001b8a:	f023 0302 	bic.w	r3, r3, #2
 8001b8e:	6013      	str	r3, [r2, #0]
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	e000e010 	.word	0xe000e010

08001ba0 <SysTick_Handler>:
{
	SysTick->LOAD = Copy_u32Ticks;
	SysTick->VAL = 0;
}
void SysTick_Handler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	if (SysTick_Mode == SysTick_SingleInterval_Mode)
 8001ba4:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <SysTick_Handler+0x24>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <SysTick_Handler+0x12>
	{
		MSysTick_voidDeInit();
 8001bae:	f7ff ffdb 	bl	8001b68 <MSysTick_voidDeInit>
	}
	if(SysTick_CallBack)
 8001bb2:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <SysTick_Handler+0x28>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d002      	beq.n	8001bc0 <SysTick_Handler+0x20>
	{
		SysTick_CallBack();
 8001bba:	4b03      	ldr	r3, [pc, #12]	; (8001bc8 <SysTick_Handler+0x28>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4798      	blx	r3
	}
}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	2000010c 	.word	0x2000010c
 8001bc8:	20000108 	.word	0x20000108

08001bcc <MSysTick_void_ASYNC_Delay_ms>:
	SysTick->LOAD = 0;
	/* Reset The SysTick Counter Value*/
	SysTick->VAL = 0;
}
void MSysTick_void_ASYNC_Delay_ms(u32 time_ms,PtrFunction CallBack_Ptr)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
	u32 Local_ticks = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60fb      	str	r3, [r7, #12]
	if (CallBack_Ptr != NULL)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d02e      	beq.n	8001c3e <MSysTick_void_ASYNC_Delay_ms+0x72>
		{
			Local_ticks = (u32)(((SYSTICK_AHB_CLK/SYSTICK_CLOCK_SOURCE)/1000.0)*time_ms);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7fe fd63 	bl	80006ac <__aeabi_ui2d>
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	4b17      	ldr	r3, [pc, #92]	; (8001c48 <MSysTick_void_ASYNC_Delay_ms+0x7c>)
 8001bec:	f7fe faf2 	bl	80001d4 <__aeabi_dmul>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f7fe fdd2 	bl	80007a0 <__aeabi_d2uiz>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	60fb      	str	r3, [r7, #12]
			if(Local_ticks>SysTick_LOAD_RELOAD_Msk)
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c06:	d302      	bcc.n	8001c0e <MSysTick_void_ASYNC_Delay_ms+0x42>
			{
				Local_ticks = SysTick_LOAD_RELOAD_Msk;
 8001c08:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001c0c:	60fb      	str	r3, [r7, #12]
			}
		  /* Set Reload Register to SysTick Ticks */
		  	SysTick->LOAD = Local_ticks;
 8001c0e:	4a0f      	ldr	r2, [pc, #60]	; (8001c4c <MSysTick_void_ASYNC_Delay_ms+0x80>)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6053      	str	r3, [r2, #4]
		  	SysTick->VAL = 0;
 8001c14:	4b0d      	ldr	r3, [pc, #52]	; (8001c4c <MSysTick_void_ASYNC_Delay_ms+0x80>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
			/* Copy The User CallBack to Local ptrFunction */
			SysTick_CallBack = CallBack_Ptr;
 8001c1a:	4a0d      	ldr	r2, [pc, #52]	; (8001c50 <MSysTick_void_ASYNC_Delay_ms+0x84>)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	6013      	str	r3, [r2, #0]
			/* Set The SysTick Timer to Single Interval Mode */
			SysTick_Mode = SysTick_SingleInterval_Mode;
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <MSysTick_void_ASYNC_Delay_ms+0x88>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	701a      	strb	r2, [r3, #0]
			/*Enable SysTick IRQ */
			SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Pos);
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <MSysTick_void_ASYNC_Delay_ms+0x80>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a08      	ldr	r2, [pc, #32]	; (8001c4c <MSysTick_void_ASYNC_Delay_ms+0x80>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	6013      	str	r3, [r2, #0]
			/* Enable SysTick Counter */
			SET_BIT(SysTick->CTRL,SysTick_CTRL_ENABLE_Pos);
 8001c32:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <MSysTick_void_ASYNC_Delay_ms+0x80>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a05      	ldr	r2, [pc, #20]	; (8001c4c <MSysTick_void_ASYNC_Delay_ms+0x80>)
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	6013      	str	r3, [r2, #0]
		}
		else { /* Nothing */}
}
 8001c3e:	bf00      	nop
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	408f4000 	.word	0x408f4000
 8001c4c:	e000e010 	.word	0xe000e010
 8001c50:	20000108 	.word	0x20000108
 8001c54:	2000010c 	.word	0x2000010c

08001c58 <main>:

// ----------------------------------------------------------------------------
u32 counter;

int main(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0

	TFT_voidInit(&TFT_Config);
 8001c5e:	480f      	ldr	r0, [pc, #60]	; (8001c9c <main+0x44>)
 8001c60:	f7fe fe8a 	bl	8000978 <TFT_voidInit>


	while(1)
	{

		TFT_voidDisplayImage(&TFT_Config,my_pic);
 8001c64:	490e      	ldr	r1, [pc, #56]	; (8001ca0 <main+0x48>)
 8001c66:	480d      	ldr	r0, [pc, #52]	; (8001c9c <main+0x44>)
 8001c68:	f7fe ff09 	bl	8000a7e <TFT_voidDisplayImage>
		Delay_sec(1);
 8001c6c:	4b0d      	ldr	r3, [pc, #52]	; (8001ca4 <main+0x4c>)
 8001c6e:	607b      	str	r3, [r7, #4]
 8001c70:	e002      	b.n	8001c78 <main+0x20>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3b01      	subs	r3, #1
 8001c76:	607b      	str	r3, [r7, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f9      	bne.n	8001c72 <main+0x1a>
		TFT_voidDisplayImage(&TFT_Config, pic2);
 8001c7e:	490a      	ldr	r1, [pc, #40]	; (8001ca8 <main+0x50>)
 8001c80:	4806      	ldr	r0, [pc, #24]	; (8001c9c <main+0x44>)
 8001c82:	f7fe fefc 	bl	8000a7e <TFT_voidDisplayImage>
		Delay_sec(1);
 8001c86:	4b07      	ldr	r3, [pc, #28]	; (8001ca4 <main+0x4c>)
 8001c88:	603b      	str	r3, [r7, #0]
 8001c8a:	e002      	b.n	8001c92 <main+0x3a>
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	603b      	str	r3, [r7, #0]
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d1f9      	bne.n	8001c8c <main+0x34>
		TFT_voidDisplayImage(&TFT_Config,my_pic);
 8001c98:	e7e4      	b.n	8001c64 <main+0xc>
 8001c9a:	bf00      	nop
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	08001d74 	.word	0x08001d74
 8001ca4:	000c3500 	.word	0x000c3500
 8001ca8:	0800bd74 	.word	0x0800bd74

08001cac <SystemInit>:

/**********************************************************************************************************************
 *  GLOBAL FUNCTIONS
 *********************************************************************************************************************/
void SystemInit(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
	RCC_voidInit();
 8001cb0:	f7ff fd3c 	bl	800172c <RCC_voidInit>
	MSysTick_voidInit();
 8001cb4:	f7ff ff3c 	bl	8001b30 <MSysTick_voidInit>
	MNVIC_voidInit();
 8001cb8:	f7ff fca6 	bl	8001608 <MNVIC_voidInit>
}
 8001cbc:	bf00      	nop
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001cc0:	480d      	ldr	r0, [pc, #52]	; (8001cf8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cc2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001cc4:	f7ff fff2 	bl	8001cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cc8:	480c      	ldr	r0, [pc, #48]	; (8001cfc <LoopForever+0x6>)
  ldr r1, =_edata
 8001cca:	490d      	ldr	r1, [pc, #52]	; (8001d00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ccc:	4a0d      	ldr	r2, [pc, #52]	; (8001d04 <LoopForever+0xe>)
  movs r3, #0
 8001cce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cd0:	e002      	b.n	8001cd8 <LoopCopyDataInit>

08001cd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cd6:	3304      	adds	r3, #4

08001cd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cdc:	d3f9      	bcc.n	8001cd2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cde:	4a0a      	ldr	r2, [pc, #40]	; (8001d08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ce0:	4c0a      	ldr	r4, [pc, #40]	; (8001d0c <LoopForever+0x16>)
  movs r3, #0
 8001ce2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce4:	e001      	b.n	8001cea <LoopFillZerobss>

08001ce6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ce6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce8:	3204      	adds	r2, #4

08001cea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cec:	d3fb      	bcc.n	8001ce6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001cee:	f000 f811 	bl	8001d14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cf2:	f7ff ffb1 	bl	8001c58 <main>

08001cf6 <LoopForever>:

LoopForever:
  b LoopForever
 8001cf6:	e7fe      	b.n	8001cf6 <LoopForever>
  ldr   r0, =_estack
 8001cf8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d00:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001d04:	08015d7c 	.word	0x08015d7c
  ldr r2, =_sbss
 8001d08:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001d0c:	20000110 	.word	0x20000110

08001d10 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d10:	e7fe      	b.n	8001d10 <ADC_IRQHandler>
	...

08001d14 <__libc_init_array>:
 8001d14:	b570      	push	{r4, r5, r6, lr}
 8001d16:	4d0d      	ldr	r5, [pc, #52]	; (8001d4c <__libc_init_array+0x38>)
 8001d18:	4c0d      	ldr	r4, [pc, #52]	; (8001d50 <__libc_init_array+0x3c>)
 8001d1a:	1b64      	subs	r4, r4, r5
 8001d1c:	10a4      	asrs	r4, r4, #2
 8001d1e:	2600      	movs	r6, #0
 8001d20:	42a6      	cmp	r6, r4
 8001d22:	d109      	bne.n	8001d38 <__libc_init_array+0x24>
 8001d24:	4d0b      	ldr	r5, [pc, #44]	; (8001d54 <__libc_init_array+0x40>)
 8001d26:	4c0c      	ldr	r4, [pc, #48]	; (8001d58 <__libc_init_array+0x44>)
 8001d28:	f000 f818 	bl	8001d5c <_init>
 8001d2c:	1b64      	subs	r4, r4, r5
 8001d2e:	10a4      	asrs	r4, r4, #2
 8001d30:	2600      	movs	r6, #0
 8001d32:	42a6      	cmp	r6, r4
 8001d34:	d105      	bne.n	8001d42 <__libc_init_array+0x2e>
 8001d36:	bd70      	pop	{r4, r5, r6, pc}
 8001d38:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d3c:	4798      	blx	r3
 8001d3e:	3601      	adds	r6, #1
 8001d40:	e7ee      	b.n	8001d20 <__libc_init_array+0xc>
 8001d42:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d46:	4798      	blx	r3
 8001d48:	3601      	adds	r6, #1
 8001d4a:	e7f2      	b.n	8001d32 <__libc_init_array+0x1e>
 8001d4c:	08015d74 	.word	0x08015d74
 8001d50:	08015d74 	.word	0x08015d74
 8001d54:	08015d74 	.word	0x08015d74
 8001d58:	08015d78 	.word	0x08015d78

08001d5c <_init>:
 8001d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d5e:	bf00      	nop
 8001d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d62:	bc08      	pop	{r3}
 8001d64:	469e      	mov	lr, r3
 8001d66:	4770      	bx	lr

08001d68 <_fini>:
 8001d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d6a:	bf00      	nop
 8001d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d6e:	bc08      	pop	{r3}
 8001d70:	469e      	mov	lr, r3
 8001d72:	4770      	bx	lr
