# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do FourBitAdder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/MSEE/5361/4BitAdder2022_10_22/FourBitAdder.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:32:43 on Oct 24,2022
# vcom -reportprogress 300 -93 -work work D:/MSEE/5361/4BitAdder2022_10_22/FourBitAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FourBitAdder
# -- Compiling architecture RTL of FourBitAdder
# End time: 06:32:43 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -voptargs=+acc work.fourbitadder
# vsim -voptargs="+acc" work.fourbitadder 
# Start time: 06:33:04 on Oct 24,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fourbitadder(rtl)#1
# License error: License feature 'qvman' is unavailable, cannot testplan tracking
add wave -position insertpoint  \
sim:/fourbitadder/Out5bit
vsim -voptargs=+acc work.fourbitadder
# End time: 06:37:34 on Oct 24,2022, Elapsed time: 0:04:30
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fourbitadder 
# Start time: 06:37:34 on Oct 24,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fourbitadder(rtl)#1
add wave -position insertpoint  \
sim:/fourbitadder/Out5bit
add wave -position insertpoint  \
sim:/fourbitadder/Sum
# Load canceled
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
add wave -position insertpoint  \
sim:/fourbitadder/Data1 \
sim:/fourbitadder/Data2 \
sim:/fourbitadder/Cin \
sim:/fourbitadder/Cout
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
add wave -position insertpoint  \
sim:/fourbitadder/Data1 \
sim:/fourbitadder/Data2 \
sim:/fourbitadder/Cin \
sim:/fourbitadder/Cout \
sim:/fourbitadder/Sum \
sim:/fourbitadder/Out5bit
force -freeze sim:/fourbitadder/Data1 4'h2 0
force -freeze sim:/fourbitadder/Data2 4'h3 0
force -freeze sim:/fourbitadder/Cin 1 0
run
force -freeze sim:/fourbitadder/Data1 4'h0 0
force -freeze sim:/fourbitadder/Data2 4'hf 0
run
# End time: 17:59:47 on Oct 24,2022, Elapsed time: 11:22:13
# Errors: 0, Warnings: 0
