#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002170d6ab470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002170d6ac7e0 .scope module, "top" "top" 3 5;
 .timescale 0 0;
P_000002170d6a79a0 .param/l "p" 0 3 26, +C4<00000000000000000000000000000000>;
v000002170d6b77f0_0 .var/2u "clk", 0 0;
S_000002170d6a90d0 .scope generate, "gen1[0]" "gen1[0]" 3 12, 3 12 0, S_000002170d6ac7e0;
 .timescale 0 0;
P_000002170d6a7da0 .param/l "i" 0 3 12, +C4<00>;
S_000002170d6a8200 .scope module, "inst_sub" "sub" 3 13, 3 49 0, S_000002170d6a90d0;
 .timescale 0 0;
v000002170d6a9260_0 .var/2u "sig_in_sub", 0 0;
S_000002170d6b4c90 .scope generate, "gen1[1]" "gen1[1]" 3 12, 3 12 0, S_000002170d6ac7e0;
 .timescale 0 0;
P_000002170d6a7820 .param/l "i" 0 3 12, +C4<01>;
S_000002170d6a8390 .scope module, "inst_sub" "sub" 3 13, 3 49 0, S_000002170d6b4c90;
 .timescale 0 0;
S_000002170d6b7fd0 .scope generate, "gen2[0]" "gen2[0]" 3 17, 3 17 0, S_000002170d6ac7e0;
 .timescale 0 0;
P_000002170d6a7aa0 .param/l "i" 0 3 17, +C4<00>;
S_000002170d6b8160 .scope module, "inst_sub" "sub" 3 18, 3 49 0, S_000002170d6b7fd0;
 .timescale 0 0;
S_000002170d6b7a00 .scope generate, "gen2[1]" "gen2[1]" 3 17, 3 17 0, S_000002170d6ac7e0;
 .timescale 0 0;
P_000002170d6a7b20 .param/l "i" 0 3 17, +C4<01>;
S_000002170d6b7b90 .scope module, "inst_sub" "sub" 3 18, 3 49 0, S_000002170d6b7a00;
 .timescale 0 0;
S_000002170d6b7430 .scope generate, "gen2[2]" "gen2[2]" 3 17, 3 17 0, S_000002170d6ac7e0;
 .timescale 0 0;
P_000002170d6a78a0 .param/l "i" 0 3 17, +C4<010>;
S_000002170d6b75c0 .scope module, "inst_sub" "sub" 3 18, 3 49 0, S_000002170d6b7430;
 .timescale 0 0;
S_000002170d701840 .scope generate, "genblk3[0]" "genblk3[0]" 3 21, 3 21 0, S_000002170d6ac7e0;
 .timescale 0 0;
P_000002170d6a7be0 .param/l "i" 0 3 21, +C4<00>;
S_000002170d701de0 .scope module, "inst_sub" "sub" 3 22, 3 49 0, S_000002170d701840;
 .timescale 0 0;
v000002170d6aa040_0 .var/2u "sig_in_sub", 0 0;
S_000002170d701f70 .scope generate, "genblk3[1]" "genblk3[1]" 3 21, 3 21 0, S_000002170d6ac7e0;
 .timescale 0 0;
P_000002170d6a7ce0 .param/l "i" 0 3 21, +C4<01>;
S_000002170d702100 .scope module, "inst_sub" "sub" 3 22, 3 49 0, S_000002170d701f70;
 .timescale 0 0;
v000002170d6b4e20_0 .var/2u "sig_in_sub", 0 0;
S_000002170d702290 .scope generate, "genblk3[2]" "genblk3[2]" 3 21, 3 21 0, S_000002170d6ac7e0;
 .timescale 0 0;
P_000002170d6a7960 .param/l "i" 0 3 21, +C4<010>;
S_000002170d7030f0 .scope module, "inst_sub" "sub" 3 22, 3 49 0, S_000002170d702290;
 .timescale 0 0;
S_000002170d702920 .scope generate, "genblk3[3]" "genblk3[3]" 3 21, 3 21 0, S_000002170d6ac7e0;
 .timescale 0 0;
P_000002170d6a7ca0 .param/l "i" 0 3 21, +C4<011>;
S_000002170d702ab0 .scope module, "inst_sub" "sub" 3 22, 3 49 0, S_000002170d702920;
 .timescale 0 0;
S_000002170d702600 .scope generate, "genblk4" "genblk4" 3 27, 3 27 0, S_000002170d6ac7e0;
 .timescale 0 0;
S_000002170d702470 .scope module, "inst_sub3" "sub3" 3 30, 3 57 0, S_000002170d702600;
 .timescale 0 0;
v000002170d6b7750_0 .var/2u "sig_in_sub3", 0 0;
    .scope S_000002170d6ac7e0;
T_0 ;
    %delay 5, 0;
    %load/vec4 v000002170d6b77f0_0;
    %inv;
    %store/vec4 v000002170d6b77f0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000002170d6ac7e0;
T_1 ;
    %vpi_call/w 3 34 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002170d6ac7e0 {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, v000002170d6aa040_0 {0 0 0};
    %vpi_call/w 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, v000002170d6b4e20_0 {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, v000002170d6b7750_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002170d6a9260_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 3 44 "$display", "at time = %0d", $time, ", end of the sim" {0 0 0};
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "src/top.sv";
