package peripheral.chiplink

import chisel3._

class ChiplinkTop extends BlackBox {
  val io = IO(new ChiplinkTopIO)
}

class ChiplinkTopIO extends Bundle {
  val clock = Input(Clock())
  val reset = Input(Reset())
  val fpga_io_c2b_clk = Output(Bool())
  val fpga_io_c2b_rst = Output(Bool())
  val fpga_io_c2b_send = Output(Bool())
  val fpga_io_c2b_data = Output(UInt(32.W))
  val fpga_io_b2c_clk = Input(Bool())
  val fpga_io_b2c_rst = Input(Bool())
  val fpga_io_b2c_send = Input(Bool())
  val fpga_io_b2c_data = Input(UInt(32.W))
  val mem_axi4_0_awready = Input(Bool())
  val mem_axi4_0_awvalid = Output(Bool())
  val mem_axi4_0_awid = Output(UInt(4.W))
  val mem_axi4_0_awaddr = Output(UInt(32.W))
  val mem_axi4_0_awlen = Output(UInt(8.W))
  val mem_axi4_0_awsize = Output(UInt(3.W))
  val mem_axi4_0_awburst = Output(UInt(2.W))
  val mem_axi4_0_awlock = Output(Bool())
  val mem_axi4_0_awcache = Output(UInt(4.W))
  val mem_axi4_0_awprot = Output(UInt(3.W))
  val mem_axi4_0_awqos = Output(UInt(4.W))
  val mem_axi4_0_awinstret = Output(UInt(64.W))
  val mem_axi4_0_wready = Input(Bool())
  val mem_axi4_0_wvalid = Output(Bool())
  val mem_axi4_0_wdata = Output(UInt(64.W))
  val mem_axi4_0_wstrb = Output(UInt(8.W))
  val mem_axi4_0_wlast = Output(Bool())
  val mem_axi4_0_bready = Output(Bool())
  val mem_axi4_0_bvalid = Input(Bool())
  val mem_axi4_0_bid = Input(UInt(4.W))
  val mem_axi4_0_bresp = Input(UInt(2.W))
  val mem_axi4_0_arready = Input(Bool())
  val mem_axi4_0_arvalid = Output(Bool())
  val mem_axi4_0_arid = Output(UInt(4.W))
  val mem_axi4_0_araddr = Output(UInt(32.W))
  val mem_axi4_0_arlen = Output(UInt(8.W))
  val mem_axi4_0_arsize = Output(UInt(3.W))
  val mem_axi4_0_arburst = Output(UInt(2.W))
  val mem_axi4_0_arlock = Output(Bool())
  val mem_axi4_0_arcache = Output(UInt(4.W))
  val mem_axi4_0_arprot = Output(UInt(3.W))
  val mem_axi4_0_arqos = Output(UInt(4.W))
  val mem_axi4_0_arinstret = Output(UInt(64.W))
  val mem_axi4_0_rready = Output(Bool())
  val mem_axi4_0_rvalid = Input(Bool())
  val mem_axi4_0_rid = Input(UInt(4.W))
  val mem_axi4_0_rdata = Input(UInt(64.W))
  val mem_axi4_0_rresp = Input(UInt(2.W))
  val mem_axi4_0_rlast = Input(Bool())
  val mmio_axi4_0_awready = Input(Bool())
  val mmio_axi4_0_awvalid = Output(Bool())
  val mmio_axi4_0_awid = Output(Bool())
  val mmio_axi4_0_awaddr = Output(UInt(31.W))
  val mmio_axi4_0_awlen = Output(UInt(8.W))
  val mmio_axi4_0_awsize = Output(UInt(3.W))
  val mmio_axi4_0_awburst = Output(UInt(2.W))
  val mmio_axi4_0_awlock = Output(Bool())
  val mmio_axi4_0_awcache = Output(UInt(4.W))
  val mmio_axi4_0_awprot = Output(UInt(3.W))
  val mmio_axi4_0_awqos = Output(UInt(4.W))
  val mmio_axi4_0_awinstret = Output(UInt(64.W))
  val mmio_axi4_0_wready = Input(Bool())
  val mmio_axi4_0_wvalid = Output(Bool())
  val mmio_axi4_0_wdata = Output(UInt(64.W))
  val mmio_axi4_0_wstrb = Output(UInt(8.W))
  val mmio_axi4_0_wlast = Output(Bool())
  val mmio_axi4_0_bready = Output(Bool())
  val mmio_axi4_0_bvalid = Input(Bool())
  val mmio_axi4_0_bresp = Input(UInt(2.W))
  val mmio_axi4_0_arready = Input(Bool())
  val mmio_axi4_0_arvalid = Output(Bool())
  val mmio_axi4_0_arid = Output(Bool())
  val mmio_axi4_0_araddr = Output(UInt(31.W))
  val mmio_axi4_0_arlen = Output(UInt(8.W))
  val mmio_axi4_0_arsize = Output(UInt(3.W))
  val mmio_axi4_0_arburst = Output(UInt(2.W))
  val mmio_axi4_0_arlock = Output(Bool())
  val mmio_axi4_0_arcache = Output(UInt(4.W))
  val mmio_axi4_0_arprot = Output(UInt(3.W))
  val mmio_axi4_0_arqos = Output(UInt(4.W))
  val mmio_axi4_0_arinstret = Output(UInt(64.W))
  val mmio_axi4_0_rready = Output(Bool())
  val mmio_axi4_0_rvalid = Input(Bool())
  val mmio_axi4_0_rdata = Input(UInt(64.W))
  val mmio_axi4_0_rresp = Input(UInt(2.W))
  val mmio_axi4_0_rlast = Input(Bool())
  val l2_frontend_bus_axi4_0_awready = Output(Bool())
  val l2_frontend_bus_axi4_0_awvalid = Input(Bool())
  val l2_frontend_bus_axi4_0_awid = Input(UInt(17.W))
  val l2_frontend_bus_axi4_0_awaddr = Input(UInt(32.W))
  val l2_frontend_bus_axi4_0_awlen = Input(UInt(8.W))
  val l2_frontend_bus_axi4_0_awsize = Input(UInt(3.W))
  val l2_frontend_bus_axi4_0_awburst = Input(UInt(2.W))
  val l2_frontend_bus_axi4_0_wready = Output(Bool())
  val l2_frontend_bus_axi4_0_wvalid = Input(Bool())
  val l2_frontend_bus_axi4_0_wdata = Input(UInt(64.W))
  val l2_frontend_bus_axi4_0_wstrb = Input(UInt(8.W))
  val l2_frontend_bus_axi4_0_wlast = Input(Bool())
  val l2_frontend_bus_axi4_0_bready = Input(Bool())
  val l2_frontend_bus_axi4_0_bvalid = Output(Bool())
  val l2_frontend_bus_axi4_0_bid = Output(UInt(17.W))
  val l2_frontend_bus_axi4_0_bresp = Output(UInt(2.W))
  val l2_frontend_bus_axi4_0_arready = Output(Bool())
  val l2_frontend_bus_axi4_0_arvalid = Input(Bool())
  val l2_frontend_bus_axi4_0_arid = Input(UInt(17.W))
  val l2_frontend_bus_axi4_0_araddr = Input(UInt(32.W))
  val l2_frontend_bus_axi4_0_arlen = Input(UInt(8.W))
  val l2_frontend_bus_axi4_0_arsize = Input(UInt(3.W))
  val l2_frontend_bus_axi4_0_arburst = Input(UInt(2.W))
  val l2_frontend_bus_axi4_0_rready = Input(Bool())
  val l2_frontend_bus_axi4_0_rvalid = Output(Bool())
  val l2_frontend_bus_axi4_0_rid = Output(UInt(17.W))
  val l2_frontend_bus_axi4_0_rdata = Output(UInt(64.W))
  val l2_frontend_bus_axi4_0_rresp = Output(UInt(2.W))
  val l2_frontend_bus_axi4_0_rlast = Output(Bool())
}
