/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Sun May  5 11:51:48 2024 GMT

INFO: Created design: primitive_example_design_13. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././sim/co_sim_tb/co_sim_primitive_example_design_13.v /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: primitive_example_design_13
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/analysis/primitive_example_design_13_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/analysis/primitive_example_design_13_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/analysis/primitive_example_design_13_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v' to AST representation.
Generating RTLIL representation for module `\primitive_example_design_13'.
Warning: reg '\data_in' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:35.8-35.23.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top primitive_example_design_13' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_13

3.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_13
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "O_SERDES"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: cab01b3c73, CPU: user 0.03s system 0.01s, MEM: 16.37 MB peak
Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design primitive_example_design_13 is analyzed
INFO: ANL: Top Modules: primitive_example_design_13

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: primitive_example_design_13
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s primitive_example_design_13.ys -l primitive_example_design_13_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/yosys -s primitive_example_design_13.ys -l primitive_example_design_13_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)


-- Executing script file `primitive_example_design_13.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v
Parsing Verilog input from `/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v' to AST representation.
Generating RTLIL representation for module `\primitive_example_design_13'.
Warning: reg '\data_in' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:35.8-35.23.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_13

3.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_13
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_13

4.17.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_13
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:49$4 in module primitive_example_design_13.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:37$2 in module primitive_example_design_13.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:49$4'.
Found async reset \reset in `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:37$2'.

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:49$4'.
     1/1: $0\data_out[0:0]
Creating decoders for process `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:37$2'.
     1/2: $0\pll_lock[0:0]
     2/2: $0\output_enable[0:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\primitive_example_design_13.\data_out' using process `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:49$4'.
  created $adff cell `$procdff$6' with positive edge clock and negative level reset.
Creating register for signal `\primitive_example_design_13.\output_enable' using process `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:37$2'.
  created $adff cell `$procdff$7' with positive edge clock and negative level reset.
Creating register for signal `\primitive_example_design_13.\pll_lock' using process `\primitive_example_design_13.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:37$2'.
  created $adff cell `$procdff$8' with positive edge clock and negative level reset.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `primitive_example_design_13.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:49$4'.
Removing empty process `primitive_example_design_13.$proc$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:37$2'.
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

4.28. Executing CHECK pass (checking for obvious problems).
Checking module primitive_example_design_13...
Found and reported 0 problems.

4.29. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 14
   Number of wire bits:             23
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $adff                           3
     O_SERDES                        1

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.57. Executing OPT_SHARE pass.

4.58. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.66. Executing OPT_SHARE pass.

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=1, #remove=0, time=0.00 sec.]

4.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.71. Executing WREDUCE pass (reducing word size of cells).

4.72. Executing PEEPOPT pass (run peephole optimizers).

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.74. Executing DEMUXMAP pass.

4.75. Executing SPLITNETS pass (splitting up multi-bit signals).

4.76. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 14
   Number of wire bits:             23
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $adff                           2
     O_SERDES                        1

4.77. Executing RS_DSP_MULTADD pass.

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing RS_DSP_MACC pass.

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 14
   Number of wire bits:             23
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $adff                           2
     O_SERDES                        1

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 14
   Number of wire bits:             23
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $adff                           2
     O_SERDES                        1

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing RS_DSP_SIMD pass.

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.91. Executing rs_pack_dsp_regs pass.

4.92. Executing RS_DSP_IO_REGS pass.

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.95. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 14
   Number of wire bits:             23
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $adff                           2
     O_SERDES                        1

4.96. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module primitive_example_design_13:
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:35$1 ($add).
  creating $alu model for $macc $add$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:35$1.
  creating $alu cell for $add$/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:35$1: $auto$alumacc.cc:485:replace_alu$9
  created 1 $alu and 0 $macc cells.

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.102. Executing OPT_SHARE pass.

4.103. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.106. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 16
   Number of wire bits:             31
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $adff                           2
     $alu                            1
     O_SERDES                        1

4.107. Executing MEMORY pass.

4.107.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.107.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.107.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.107.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.107.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.107.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.107.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.107.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.107.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.107.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.108. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 16
   Number of wire bits:             31
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $adff                           2
     $alu                            1
     O_SERDES                        1

4.109. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing Rs_BRAM_Split pass.

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.116. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.122. Executing OPT_SHARE pass.

4.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.126. Executing PMUXTREE pass.

4.127. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.128. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.129.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.129.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~252 debug messages>

4.130. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 48
   Number of wire bits:           1206
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $_AND_                         10
     $_DFF_PN0_                      2
     $_MUX_                          4
     $_NOT_                          4
     $_OR_                           5
     $_XOR_                          9
     O_SERDES                        1

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.
<suppressed ~8 debug messages>

4.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 10 unused cells and 29 unused wires.
<suppressed ~11 debug messages>

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.143. Executing OPT_SHARE pass.

4.144. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 2

4.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.148. Executing TECHMAP pass (map to technology primitives).

4.148.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.148.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.149. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 19
   Number of wire bits:             37
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $_AND_                          5
     $_DFF_PN0_                      2
     $_OR_                           2
     $_XOR_                          7
     O_SERDES                        1

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.155. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=1, #remove=0, time=0.00 sec.]

4.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.175. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 19
   Number of wire bits:             37
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $_AND_                          5
     $_DFF_PN0_                      2
     $_OR_                           2
     $_XOR_                          7
     O_SERDES                        1

   Number of Generic REGs:          2

ABC-DFF iteration : 1

4.176. Executing ABC pass (technology mapping using ABC).

4.176.1. Summary of detected clock domains:
  17 cells in clk=\clk_in, en={ }, arst=!\reset, srst={ }

  #logic partitions = 1

4.176.2. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_in, asynchronously reset by !\reset
Extracted 16 gates and 26 wires to a netlist network with 9 inputs and 6 outputs (dfl=1).

4.176.2.1. Executing ABC.
[Time = 0.05 sec.]

4.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.182. Executing OPT_SHARE pass.

4.183. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

4.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.186. Executing ABC pass (technology mapping using ABC).

4.186.1. Summary of detected clock domains:
  17 cells in clk=\clk_in, en={ }, arst=!\reset, srst={ }

  #logic partitions = 1

4.186.2. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_in, asynchronously reset by !\reset
Extracted 16 gates and 26 wires to a netlist network with 9 inputs and 6 outputs (dfl=1).

4.186.2.1. Executing ABC.
[Time = 0.04 sec.]

4.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.190. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.192. Executing OPT_SHARE pass.

4.193. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

4.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.196. Executing ABC pass (technology mapping using ABC).

4.196.1. Summary of detected clock domains:
  17 cells in clk=\clk_in, en={ }, arst=!\reset, srst={ }

  #logic partitions = 1

4.196.2. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_in, asynchronously reset by !\reset
Extracted 16 gates and 26 wires to a netlist network with 9 inputs and 6 outputs (dfl=2).

4.196.2.1. Executing ABC.
[Time = 0.05 sec.]

4.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.199. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.200. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.202. Executing OPT_SHARE pass.

4.203. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.204. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

4.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.206. Executing ABC pass (technology mapping using ABC).

4.206.1. Summary of detected clock domains:
  17 cells in clk=\clk_in, en={ }, arst=!\reset, srst={ }

  #logic partitions = 1

4.206.2. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_in, asynchronously reset by !\reset
Extracted 16 gates and 26 wires to a netlist network with 9 inputs and 6 outputs (dfl=2).

4.206.2.1. Executing ABC.
[Time = 0.05 sec.]

4.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.209. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.210. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.212. Executing OPT_SHARE pass.

4.213. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.214. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

4.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.216. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.220. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.222. Executing OPT_SHARE pass.

4.223. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.227. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.228. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.229. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.230. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.231. Executing OPT_SHARE pass.

4.232. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.233. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.237. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.238. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.239. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.240. Executing OPT_SHARE pass.

4.241. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.242. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=1, #remove=0, time=0.00 sec.]

4.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.244. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.245. Executing BMUXMAP pass.

4.246. Executing DEMUXMAP pass.

4.247. Executing SPLITNETS pass (splitting up multi-bit signals).

4.248. Executing ABC pass (technology mapping using ABC).

4.248.1. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 4 outputs (dfl=1).

4.248.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.05 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.09 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.13 sec. at Pass 2]{map}[9]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.22 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.43 sec. at Pass 4]{map}[54]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   1.11 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   1.01 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   1.04 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.97 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.94 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    6.16 sec.
[Time = 8.20 sec.]

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.250. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.251. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.252. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.253. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.254. Executing OPT_SHARE pass.

4.255. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.256. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.258. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.260. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.261. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.262. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.263. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.264. Executing OPT_SHARE pass.

4.265. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.266. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.271. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.273. Executing OPT_SHARE pass.

4.274. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.275. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=1, #remove=0, time=0.00 sec.]

4.276. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.278. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 15
   Number of wire bits:             24
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_DFF_PN0_                      2
     $lut                            5
     O_SERDES                        1

4.279. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.280. Executing RS_DFFSR_CONV pass.

4.281. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 15
   Number of wire bits:             24
   Number of public wires:          14
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_DFF_PN0_                      2
     $lut                            5
     O_SERDES                        1

4.282. Executing TECHMAP pass (map to technology primitives).

4.282.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.282.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.282.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~129 debug messages>

4.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.
<suppressed ~65 debug messages>

4.284. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

4.287. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.288. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.
<suppressed ~2 debug messages>

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.291. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.292. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.294. Executing OPT_SHARE pass.

4.295. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.296. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..

4.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.298. Executing TECHMAP pass (map to technology primitives).

4.298.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.298.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.299. Executing ABC pass (technology mapping using ABC).

4.299.1. Extracting gate netlist of module `\primitive_example_design_13' to `<abc-temp-dir>/input.blif'..
Extracted 31 gates and 41 wires to a netlist network with 8 inputs and 4 outputs (dfl=1).

4.299.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.08 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.13 sec. at Pass 2]{map}[9]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.23 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.42 sec. at Pass 4]{map}[54]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   1.01 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.96 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.97 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.93 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     5  Max Lvl =   2  Avg Lvl =   1.25  [   0.84 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    5.80 sec.
[Time = 7.85 sec.]

4.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.303. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_13.
Performed a total of 0 changes.

4.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_13'.
Removed a total of 0 cells.

4.305. Executing OPT_SHARE pass.

4.306. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_13.

RUN-OPT ITERATIONS DONE : 1

4.309. Executing HIERARCHY pass (managing design hierarchy).

4.309.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_13

4.309.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_13
Removed 0 unused modules.

4.310. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.311. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.312. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.313. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on primitive_example_design_13.clk_in[0].

4.314. Executing TECHMAP pass (map to technology primitives).

4.314.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.314.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.316. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port primitive_example_design_13.CHANNEL_BOND_SYNC_OUT using rs__O_BUF.
Mapping port primitive_example_design_13.OE_OUT using rs__O_BUF.
Mapping port primitive_example_design_13.channel_bond_sync_in using rs__I_BUF.
Mapping port primitive_example_design_13.clk_in using rs__I_BUF.
Mapping port primitive_example_design_13.data_out using rs__O_BUF.
Mapping port primitive_example_design_13.i1 using rs__I_BUF.
Mapping port primitive_example_design_13.i2 using rs__I_BUF.
Mapping port primitive_example_design_13.load_word using rs__I_BUF.
Mapping port primitive_example_design_13.pll_clk using rs__I_BUF.
Mapping port primitive_example_design_13.reset using rs__I_BUF.

4.317. Executing TECHMAP pass (map to technology primitives).

4.317.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.317.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>

4.318. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 73
   Number of wire bits:             88
   Number of public wires:          13
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $lut                            5
     CLK_BUF                         1
     DFFRE                           2
     I_BUF                          13
     O_BUF                           3
     O_SERDES                        1

4.319. Executing TECHMAP pass (map to technology primitives).

4.319.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.319.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.320. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_13..
Removed 0 unused cells and 58 unused wires.
<suppressed ~1 debug messages>

4.321. Executing SPLITNETS pass (splitting up multi-bit signals).

4.322. Executing HIERARCHY pass (managing design hierarchy).

4.322.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_13

4.322.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_13
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.323. Printing statistics.

=== primitive_example_design_13 ===

   Number of wires:                 25
   Number of wire bits:             40
   Number of public wires:          13
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     CLK_BUF                         1
     DFFRE                           2
     I_BUF                          13
     LUT2                            1
     LUT3                            1
     LUT4                            1
     LUT6                            2
     O_BUF                           3
     O_SERDES                        1

   Number of LUTs:                   5
   Number of REGs:                   2
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\primitive_example_design_13'.

5.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

5.2. Executing RTLIL backend.
Output filename: design.rtlil

5.3. Executing SPLITNETS pass (splitting up multi-bit signals).

5.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_primitive_example_design_13.
<suppressed ~1 debug messages>

5.5. Executing Verilog backend.
Dumping module `\primitive_example_design_13'.

5.5.1. Executing BLIF backend.
Run Script

5.5.2. Executing Verilog backend.
Dumping module `\primitive_example_design_13'.

5.5.2.1. Executing BLIF backend.

5.5.2.2. Executing Verilog backend.
Dumping module `\fabric_primitive_example_design_13'.

5.5.2.2.1. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a77fa7e2bb, CPU: user 0.61s system 0.05s, MEM: 22.61 MB peak
Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (115 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design primitive_example_design_13 is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: primitive_example_design_13
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_13_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_13 --net_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_13_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_13 --net_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_primitive_example_design_13_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.7 MiB)
Circuit file: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   13 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 13
# Clean circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 66
    .input :      14
    .output:      24
    0-LUT  :       1
    6-LUT  :      25
    dffre  :       2
  Nets  : 42
    Avg Fanout:     1.7
    Max Fanout:    16.0
    Min Fanout:     1.0
Warning 167: Assuming clocks may propagate through $auto$clkbufmap.cc:298:execute$734 (.names) from pin $auto$clkbufmap.cc:298:execute$734.in[0] to $auto$clkbufmap.cc:298:execute$734.out[0] (assuming a non-inverting buffer).
Warning 168: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 169: Assuming clocks may propagate through $auto$clkbufmap.cc:298:execute$734 (.names) from pin $auto$clkbufmap.cc:298:execute$734.in[0] to $auto$clkbufmap.cc:298:execute$734.out[0] (assuming a non-inverting buffer).
Warning 170: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Timing Graph Nodes: 115
  Timing Graph Edges: 122
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Warning 171: Assuming clocks may propagate through $auto$clkbufmap.cc:298:execute$734 (.names) from pin $auto$clkbufmap.cc:298:execute$734.in[0] to $auto$clkbufmap.cc:298:execute$734.out[0] (assuming a non-inverting buffer).
Warning 172: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock '$auto$rs_design_edit.cc:332:add_wire_btw_prims$770' Fanout: 2 pins (1.7%), 2 blocks (3.0%)
# Load Timing Constraints
Warning 173: Assuming clocks may propagate through $auto$clkbufmap.cc:298:execute$734 (.names) from pin $auto$clkbufmap.cc:298:execute$734.in[0] to $auto$clkbufmap.cc:298:execute$734.out[0] (assuming a non-inverting buffer).
Warning 174: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc' contained no SDC commands
Warning 175: Assuming clocks may propagate through $auto$clkbufmap.cc:298:execute$734 (.names) from pin $auto$clkbufmap.cc:298:execute$734.in[0] to $auto$clkbufmap.cc:298:execute$734.out[0] (assuming a non-inverting buffer).
Warning 176: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$rs_design_edit.cc:332:add_wire_btw_prims$770'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$rs_design_edit.cc:332:add_wire_btw_prims$770' Source: '$auto$rs_design_edit.cc:332:add_wire_btw_prims$770.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif'.

After removing unused inputs...
	total blocks: 66, total nets: 42, total inputs: 14, total outputs: 24
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/66        3%                            1    64 x 46    
     4/66        6%                            1    64 x 46    
     6/66        9%                            1    64 x 46    
     8/66       12%                            1    64 x 46    
    10/66       15%                            1    64 x 46    
    12/66       18%                            1    64 x 46    
    14/66       21%                            1    64 x 46    
    16/66       24%                            2    64 x 46    
    18/66       27%                            2    64 x 46    
    20/66       30%                            2    64 x 46    
    22/66       33%                            2    64 x 46    
    24/66       36%                            2    64 x 46    
    26/66       39%                            2    64 x 46    
    28/66       42%                            2    64 x 46    
    30/66       45%                            3    64 x 46    
    32/66       48%                            5    64 x 46    
    34/66       51%                            7    64 x 46    
    36/66       54%                            9    64 x 46    
    38/66       57%                           11    64 x 46    
    40/66       60%                           13    64 x 46    
    42/66       63%                           15    64 x 46    
    44/66       66%                           17    64 x 46    
    46/66       69%                           19    64 x 46    
    48/66       72%                           21    64 x 46    
    50/66       75%                           23    64 x 46    
    52/66       78%                           25    64 x 46    
    54/66       81%                           27    64 x 46    
    56/66       84%                           29    64 x 46    
    58/66       87%                           31    64 x 46    
    60/66       90%                           33    64 x 46    
    62/66       93%                           35    64 x 46    
    64/66       96%                           37    64 x 46    
    66/66      100%                           39    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 15
  LEs used for logic and registers    : 0
  LEs used for logic only             : 15
  LEs used for registers only         : 0

Incr Slack updates 1 in 3.689e-06 sec
Full Max Req/Worst Slack updates 1 in 6.131e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.419e-06 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         38                               0.631579                     0.368421   
       clb          2                                   10.5                           14   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 42 nets, 42 nets not absorbed.

Netlist conversion complete.

# Packing took 0.02 seconds (max_rss 20.8 MiB, delta_rss +1.7 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 58.9 MiB, delta_rss +38.2 MiB)
Warning 177: Netlist contains 1 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 42
Netlist num_blocks: 40
Netlist EMPTY blocks: 0.
Netlist io blocks: 38.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 14
Netlist output pins: 24

Pb types usage...
  io             : 38
   io_output     : 24
    outpad       : 24
   io_input      : 14
    inpad        : 14
  clb            : 2
   clb_lr        : 2
    fle          : 15
     fast6       : 2
      lut6       : 2
       lut       : 2
     ble5        : 26
      lut5       : 24
       lut       : 24
      ff         : 2
       DFFRE     : 2

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		38	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.0 MiB, delta_rss +0.0 MiB)
Warning 178: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 179: Sized nonsensical R=0 transistor to minimum width
Warning 180: Sized nonsensical R=0 transistor to minimum width
Warning 181: Sized nonsensical R=0 transistor to minimum width
Warning 182: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 14.50 seconds (max_rss 477.4 MiB, delta_rss +418.4 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 15.07 seconds (max_rss 477.4 MiB, delta_rss +418.4 MiB)


Flow timing analysis took 0.0011327 seconds (0.00110557 STA, 2.7125e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 15.57 seconds (max_rss 477.4 MiB)
INFO: PAC: Design primitive_example_design_13 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: primitive_example_design_13
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/primitive_example_design_13_post_synth.eblif --output primitive_example_design_13_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/primitive_example_design_13_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/config.json
	--output	primitive_example_design_13_pin_loc.place

********************************


********************************


  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
       user_pcf_ (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/primitive_example_design_13_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : primitive_example_design_13_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/primitive_example_design_13_post_synth.eblif


DONE read_design_ports()  #udes_inputs= 13  #udes_outputs= 3


read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv )  num_udes_pins= 16
pin_c CSV:  #rows= 5270   #colums= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5270  num_cols= 76  start_GBOX_GPIO_row_= 367


	  ***  pin_c  read_csv_file  SUCCEEDED  ***


	  has_edits : 1

design input pin TRANSLATED for auto-PCF: clk_in --> $iopadmap$clk_in
design input pin TRANSLATED for auto-PCF: pll_clk --> $iopadmap$pll_clk
design input pin TRANSLATED for auto-PCF: reset --> $iopadmap$reset
design input pin TRANSLATED for auto-PCF: i1[0] --> $iopadmap$i1[0]
design input pin TRANSLATED for auto-PCF: i1[1] --> $iopadmap$i1[1]
design input pin TRANSLATED for auto-PCF: i1[2] --> $iopadmap$i1[2]
design input pin TRANSLATED for auto-PCF: i1[3] --> $iopadmap$i1[3]
design input pin TRANSLATED for auto-PCF: i2[0] --> $iopadmap$i2[0]
design input pin TRANSLATED for auto-PCF: i2[1] --> $iopadmap$i2[1]
design input pin TRANSLATED for auto-PCF: i2[2] --> $iopadmap$i2[2]
design input pin TRANSLATED for auto-PCF: i2[3] --> $iopadmap$i2[3]
design input pin TRANSLATED for auto-PCF: load_word --> $iopadmap$load_word
design input pin TRANSLATED for auto-PCF: channel_bond_sync_in --> $iopadmap$channel_bond_sync_in

design output pin TRANSLATED for auto-PCF: data_out --> $iopadmap$data_out
design output pin TRANSLATED for auto-PCF: OE_OUT --> $iopadmap$OE_OUT
design output pin TRANSLATED for auto-PCF: CHANNEL_BOND_SYNC_OUT --> $iopadmap$CHANNEL_BOND_SYNC_OUT

 ---- dumping user_design_inputs_ after translation (13) --
  inp-0  $iopadmap$clk_in
  inp-1  $iopadmap$pll_clk
  inp-2  $iopadmap$reset
  inp-3  $iopadmap$i1[0]
  inp-4  $iopadmap$i1[1]
  inp-5  $iopadmap$i1[2]
  inp-6  $iopadmap$i1[3]
  inp-7  $iopadmap$i2[0]
  inp-8  $iopadmap$i2[1]
  inp-9  $iopadmap$i2[2]
  inp-10  $iopadmap$i2[3]
  inp-11  $iopadmap$load_word
  inp-12  $iopadmap$channel_bond_sync_in
 ----
 ---- dumping user_design_outputs_ after translation (3) --
  out-0  $iopadmap$data_out
  out-1  $iopadmap$OE_OUT
  out-2  $iopadmap$CHANNEL_BOND_SYNC_OUT
 ----

create_temp_pcf() : 176396.temp_pcf.pcf

--- writing pcf inputs (13)

--- writing pcf outputs (3)

pin_c: reading .pcf from 176396.temp_pcf.pcf

PcfReader::read_pcf( 176396.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 16  has_error= false

	  ***  pin_c  read_pcf  SUCCEEDED  ***

pin_c: writing .place output file: primitive_example_design_13_pin_loc.place

written 16 pins to primitive_example_design_13_pin_loc.place
  min_pt_row= 13  max_pt_row= 60

pin_c done:  read_and_write() succeeded.  map_clk_status= 0

======== pin_c stats:
 --> got 13 inputs and 3 outputs

 ---- inputs(13): ---- 
  I  $iopadmap$clk_in   trans-->  $iopadmap$clk_in   placed at (51 44 _23)  device: BOOT_PWM2_GPIO_12  pt_row: 59  Fullchip_N: fpga_pad_c[12]
  I  $iopadmap$pll_clk   trans-->  $iopadmap$pll_clk   placed at (51 44 _22)  device: BOOT_PWM3_GPIO_13  pt_row: 60  Fullchip_N: fpga_pad_c[13]
  I  $iopadmap$reset   trans-->  $iopadmap$reset   placed at (51 44 _21)  device: BOOT_UART_CTS_GPIO_14  pt_row: 61  Fullchip_N: fpga_pad_c[14]
  I  $iopadmap$i1[0]   trans-->  $iopadmap$i1[0]   placed at (51 44 _20)  device: BOOT_UART_RTS_GPIO_15  pt_row: 62  Fullchip_N: fpga_pad_c[15]
  I  $iopadmap$i1[1]   trans-->  $iopadmap$i1[1]   placed at (48 44 _23)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 47  Fullchip_N: fpga_pad_c[0]
  I  $iopadmap$i1[2]   trans-->  $iopadmap$i1[2]   placed at (48 44 _22)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 48  Fullchip_N: fpga_pad_c[1]
  I  $iopadmap$i1[3]   trans-->  $iopadmap$i1[3]   placed at (48 44 _21)  device: BOOT_UART_TX_GPIO_2  pt_row: 49  Fullchip_N: fpga_pad_c[2]
  I  $iopadmap$i2[0]   trans-->  $iopadmap$i2[0]   placed at (48 44 _20)  device: BOOT_UART_RX_GPIO_3  pt_row: 50  Fullchip_N: fpga_pad_c[3]
  I  $iopadmap$i2[1]   trans-->  $iopadmap$i2[1]   placed at (48 44 _19)  device: BOOT_SPI_CS_GPIO_4  pt_row: 51  Fullchip_N: fpga_pad_c[4]
  I  $iopadmap$i2[2]   trans-->  $iopadmap$i2[2]   placed at (48 44 _18)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 52  Fullchip_N: fpga_pad_c[5]
  I  $iopadmap$i2[3]   trans-->  $iopadmap$i2[3]   placed at (48 44 _17)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 53  Fullchip_N: fpga_pad_c[6]
  I  $iopadmap$load_word   trans-->  $iopadmap$load_word   placed at (48 44 _16)  device: BOOT_SPI_DQ2_GPIO_7  pt_row: 54  Fullchip_N: fpga_pad_c[7]
  I  $iopadmap$channel_bond_sync_in   trans-->  $iopadmap$channel_bond_sync_in   placed at (48 44 _15)  device: BOOT_SPI_DQ3_GPIO_8  pt_row: 55  Fullchip_N: fpga_pad_c[8]

 ---- outputs(3): ---- 
  O  $iopadmap$data_out   trans-->  $iopadmap$data_out   placed at (49 44 _71)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 15  Fullchip_N: fpga_pad_i[0]  CustomerInternal_BU: SOC_GPIO0_O
  O  $iopadmap$OE_OUT   trans-->  $iopadmap$OE_OUT   placed at (49 44 _70)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 16  Fullchip_N: fpga_pad_i[1]  CustomerInternal_BU: SOC_GPIO1_O
  O  $iopadmap$CHANNEL_BOND_SYNC_OUT   trans-->  $iopadmap$CHANNEL_BOND_SYNC_OUT   placed at (49 44 _69)  device: BOOT_UART_TX_GPIO_2  pt_row: 17  Fullchip_N: fpga_pad_i[2]  CustomerInternal_BU: SOC_GPIO2_O

 <----- pin_c got 13 inputs and 3 outputs
 <-- pin_c placed 13 inputs and 3 outputs
  min_pt_row= 15  max_pt_row= 62

ROW-RECORD stats ( numRows= 5270 )
              No_dir : 710
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 408
        #AXI = 0
       #GPIO = 50
  #GBOX_GPIO = 4840
   #inp_colm A2F = 1815
   #out_colm F2A = 3355
======== end pin_c stats.

======== pin_c summary:
    Pin Table csv :  /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
        total design inputs: 13   placed design inputs: 13
       total design outputs: 3   placed design outputs: 3
     pin_c output :  primitive_example_design_13_pin_loc.place
     auto-PCF : TRUE
  pinc_trace verbosity= 3
======== end pin_c summary.

Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_13_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_13 --net_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route --place --fix_clusters primitive_example_design_13_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_13_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_13 --net_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route --place --fix_clusters primitive_example_design_13_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_primitive_example_design_13_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_13_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_13_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'primitive_example_design_13_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: primitive_example_design_13_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.6 MiB)
Circuit file: /nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 18.6 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   13 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 13
# Clean circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 66
    .input :      14
    .output:      24
    0-LUT  :       1
    6-LUT  :      25
    dffre  :       2
  Nets  : 42
    Avg Fanout:     1.7
    Max Fanout:    16.0
    Min Fanout:     1.0
Warning 167: Assuming clocks may propagate through $auto$clkbufmap.cc:298:execute$734 (.names) from pin $auto$clkbufmap.cc:298:execute$734.in[0] to $auto$clkbufmap.cc:298:execute$734.out[0] (assuming a non-inverting buffer).
Warning 168: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 169: Assuming clocks may propagate through $auto$clkbufmap.cc:298:execute$734 (.names) from pin $auto$clkbufmap.cc:298:execute$734.in[0] to $auto$clkbufmap.cc:298:execute$734.out[0] (assuming a non-inverting buffer).
Warning 170: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Timing Graph Nodes: 115
  Timing Graph Edges: 122
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Warning 171: Assuming clocks may propagate through $auto$clkbufmap.cc:298:execute$734 (.names) from pin $auto$clkbufmap.cc:298:execute$734.in[0] to $auto$clkbufmap.cc:298:execute$734.out[0] (assuming a non-inverting buffer).
Warning 172: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock '$auto$rs_design_edit.cc:332:add_wire_btw_prims$770' Fanout: 2 pins (1.7%), 2 blocks (3.0%)
# Load Timing Constraints
Warning 173: Assuming clocks may propagate through $auto$clkbufmap.cc:298:execute$734 (.names) from pin $auto$clkbufmap.cc:298:execute$734.in[0] to $auto$clkbufmap.cc:298:execute$734.out[0] (assuming a non-inverting buffer).
Warning 174: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_openfpga.sdc' contained no SDC commands
Warning 175: Assuming clocks may propagate through $auto$clkbufmap.cc:298:execute$734 (.names) from pin $auto$clkbufmap.cc:298:execute$734.in[0] to $auto$clkbufmap.cc:298:execute$734.out[0] (assuming a non-inverting buffer).
Warning 176: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$rs_design_edit.cc:332:add_wire_btw_prims$770'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$rs_design_edit.cc:332:add_wire_btw_prims$770' Source: '$auto$rs_design_edit.cc:332:add_wire_btw_prims$770.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 57.8 MiB, delta_rss +38.7 MiB)
Warning 177: Netlist contains 1 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 42
Netlist num_blocks: 40
Netlist EMPTY blocks: 0.
Netlist io blocks: 38.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 14
Netlist output pins: 24

Pb types usage...
  io             : 38
   io_output     : 24
    outpad       : 24
   io_input      : 14
    inpad        : 14
  clb            : 2
   clb_lr        : 2
    fle          : 15
     fast6       : 2
      lut6       : 2
       lut       : 2
     ble5        : 26
      lut5       : 24
       lut       : 24
      ff         : 2
       DFFRE     : 2

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		38	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Warning 178: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 179: Sized nonsensical R=0 transistor to minimum width
Warning 180: Sized nonsensical R=0 transistor to minimum width
Warning 181: Sized nonsensical R=0 transistor to minimum width
Warning 182: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 15.25 seconds (max_rss 476.5 MiB, delta_rss +418.5 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 15.94 seconds (max_rss 476.5 MiB, delta_rss +418.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 34.84 seconds (max_rss 476.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 183: Found no more sample locations for SOURCE in io_top
Warning 184: Found no more sample locations for OPIN in io_top
Warning 185: Found no more sample locations for SOURCE in io_right
Warning 186: Found no more sample locations for OPIN in io_right
Warning 187: Found no more sample locations for SOURCE in io_bottom
Warning 188: Found no more sample locations for OPIN in io_bottom
Warning 189: Found no more sample locations for SOURCE in io_left
Warning 190: Found no more sample locations for OPIN in io_left
Warning 191: Found no more sample locations for SOURCE in clb
Warning 192: Found no more sample locations for OPIN in clb
Warning 193: Found no more sample locations for SOURCE in dsp
Warning 194: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.09 seconds (max_rss 476.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 34.93 seconds (max_rss 476.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 195: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 700: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 701: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 702: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 703: Unable to route betweenError 1: 
Type: Placement
File: /nfs_eda_sw/softwares/Raptor/orgnl/Raptor/Backend/OpenFPGA/vtr-verilog-to-routing/vpr/src/place/place_util.cpp
Line: 473
Message: Attempt to place block $abc$726$new_new_n14__ with ID 0 at illegal location (51,44,0). 

 blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 704: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 705: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 706: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 707: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 708: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 709: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 41.65 seconds (max_rss 476.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 41.68 seconds (max_rss 476.5 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading primitive_example_design_13_pin_loc.place.

Warning 710: Block $iopadmap$clk_in has an invalid name and it is going to be skipped.
Warning 711: Block $iopadmap$pll_clk has an invalid name and it is going to be skipped.
## Initial Placement took 0.00 seconds (max_rss 476.5 MiB, delta_rss +0.0 MiB)
# Placement took 0.00 seconds (max_rss 476.5 MiB, delta_rss +0.0 MiB)
The entire flow of VPR took 93.05 seconds (max_rss 476.5 MiB)
ERROR: PLC: Design primitive_example_design_13 placement failed
