/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_gmf.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_GMF_
#define _NTHW_FPGA_REG_DEFS_GMF_

/* GMF */
#define NTHW_MOD_GMF (0x68b1d15aUL)
#define GMF_CTRL (0x28d359b4UL)
#define GMF_CTRL_ENABLE (0xe41c837cUL)
#define GMF_CTRL_FCS_ALWAYS (0x8f36cec1UL)
#define GMF_CTRL_IFG_AUTO_ADJUST_ENABLE (0x5b5669b0UL)
#define GMF_CTRL_IFG_ENABLE (0x995f1bfbUL)
#define GMF_CTRL_IFG_TX_NOW_ALWAYS (0xb11744c2UL)
#define GMF_CTRL_IFG_TX_NOW_ON_TS_ENABLE (0xe9e4ee2aUL)
#define GMF_CTRL_IFG_TX_ON_TS_ADJUST_ON_SET_CLOCK (0x32dc6426UL)
#define GMF_CTRL_IFG_TX_ON_TS_ALWAYS (0x21dcad67UL)
#define GMF_CTRL_TS_INJECT_ALWAYS (0x353fa4aaUL)
#define GMF_CTRL_TS_INJECT_DUAL_STEP (0xc4c0195cUL)
#define GMF_DEBUG_LANE_MARKER (0xa51eb8a9UL)
#define GMF_DEBUG_LANE_MARKER_COMPENSATION (0x4f44f92aUL)
#define GMF_IFG_MAX_ADJUST_SLACK (0xe49f3408UL)
#define GMF_IFG_MAX_ADJUST_SLACK_SLACK (0x9a2de1f7UL)
#define GMF_IFG_SET_CLOCK_DELTA (0x8a614d6fUL)
#define GMF_IFG_SET_CLOCK_DELTA_DELTA (0x1da821d6UL)
#define GMF_IFG_SET_CLOCK_DELTA_ADJUST (0xaa468304UL)
#define GMF_IFG_SET_CLOCK_DELTA_ADJUST_DELTA (0x2c165992UL)
#define GMF_IFG_TX_NOW_ON_TS (0xd32fab5eUL)
#define GMF_IFG_TX_NOW_ON_TS_TS (0x612771f4UL)
#define GMF_SPEED (0x48bec0a1UL)
#define GMF_SPEED_IFG_SPEED (0x273c8281UL)
#define GMF_STAT (0xa49d7efUL)
#define GMF_STAT_CTRL_EMPTY (0x3f6e8adcUL)
#define GMF_STAT_DATA_CTRL_EMPTY (0xc18fc6e9UL)
#define GMF_STAT_SB_EMPTY (0x99314d52UL)
#define GMF_STAT_CTRL (0xfd31633eUL)
#define GMF_STAT_CTRL_FILL_LEVEL (0xe8cd56d6UL)
#define GMF_STAT_DATA0 (0x51838aabUL)
#define GMF_STAT_DATA0_EMPTY (0xcfcad9c0UL)
#define GMF_STAT_DATA1 (0x2684ba3dUL)
#define GMF_STAT_DATA1_EMPTY (0x69bdd274UL)
#define GMF_STAT_DATA_BUFFER (0xa6431f34UL)
#define GMF_STAT_DATA_BUFFER_FREE (0x3476e461UL)
#define GMF_STAT_DATA_BUFFER_USED (0x1f46b1UL)
#define GMF_STAT_MAX_DELAYED_PKT (0x3fb5c76dUL)
#define GMF_STAT_MAX_DELAYED_PKT_NS (0x2eb58efbUL)
#define GMF_STAT_NEXT_PKT (0x558ee30dUL)
#define GMF_STAT_NEXT_PKT_NS (0x26814d33UL)
#define GMF_STAT_STICKY (0x5a0f2ef7UL)
#define GMF_STAT_STICKY_DATA_UNDERFLOWED (0x9a3dfcb6UL)
#define GMF_STAT_STICKY_IFG_ADJUSTED (0xea849a5fUL)
#define GMF_TS_INJECT (0x66e57281UL)
#define GMF_TS_INJECT_OFFSET (0x8c2c9cb6UL)
#define GMF_TS_INJECT_POS (0xdded481UL)

#endif	/* _NTHW_FPGA_REG_DEFS_GMF_ */
