Analysis & Synthesis Status : Successful - Sun Aug 27 14:24:44 2023
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : UART
Top-level Entity Name : TopLevel
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 22
    Dedicated logic registers : 4
Total registers : 4
Total pins : 10
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
