#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x61c1d53fede0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61c1d5451dc0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x61c1d543d7f0 .functor NOT 1, L_0x61c1d5473ae0, C4<0>, C4<0>, C4<0>;
L_0x61c1d542bcd0 .functor XOR 8, L_0x61c1d5473670, L_0x61c1d5473830, C4<00000000>, C4<00000000>;
L_0x61c1d541a820 .functor XOR 8, L_0x61c1d542bcd0, L_0x61c1d5473970, C4<00000000>, C4<00000000>;
v0x61c1d5471250_0 .net *"_ivl_10", 7 0, L_0x61c1d5473970;  1 drivers
v0x61c1d5471350_0 .net *"_ivl_12", 7 0, L_0x61c1d541a820;  1 drivers
v0x61c1d5471430_0 .net *"_ivl_2", 7 0, L_0x61c1d54735d0;  1 drivers
v0x61c1d54714f0_0 .net *"_ivl_4", 7 0, L_0x61c1d5473670;  1 drivers
v0x61c1d54715d0_0 .net *"_ivl_6", 7 0, L_0x61c1d5473830;  1 drivers
v0x61c1d5471700_0 .net *"_ivl_8", 7 0, L_0x61c1d542bcd0;  1 drivers
v0x61c1d54717e0_0 .net "areset", 0 0, L_0x61c1d53fdc90;  1 drivers
v0x61c1d5471880_0 .var "clk", 0 0;
v0x61c1d5471920_0 .net "predict_history_dut", 6 0, v0x61c1d5470630_0;  1 drivers
v0x61c1d5471a70_0 .net "predict_history_ref", 6 0, L_0x61c1d5473440;  1 drivers
v0x61c1d5471b10_0 .net "predict_pc", 6 0, L_0x61c1d54726d0;  1 drivers
v0x61c1d5471bb0_0 .net "predict_taken_dut", 0 0, v0x61c1d5470820_0;  1 drivers
v0x61c1d5471c50_0 .net "predict_taken_ref", 0 0, L_0x61c1d5473280;  1 drivers
v0x61c1d5471cf0_0 .net "predict_valid", 0 0, v0x61c1d546efb0_0;  1 drivers
v0x61c1d5471d90_0 .var/2u "stats1", 223 0;
v0x61c1d5471e30_0 .var/2u "strobe", 0 0;
v0x61c1d5471ef0_0 .net "tb_match", 0 0, L_0x61c1d5473ae0;  1 drivers
v0x61c1d54720a0_0 .net "tb_mismatch", 0 0, L_0x61c1d543d7f0;  1 drivers
v0x61c1d5472140_0 .net "train_history", 6 0, L_0x61c1d5472c80;  1 drivers
v0x61c1d5472200_0 .net "train_mispredicted", 0 0, L_0x61c1d5472b20;  1 drivers
v0x61c1d54722a0_0 .net "train_pc", 6 0, L_0x61c1d5472e10;  1 drivers
v0x61c1d5472360_0 .net "train_taken", 0 0, L_0x61c1d5472900;  1 drivers
v0x61c1d5472400_0 .net "train_valid", 0 0, v0x61c1d546f930_0;  1 drivers
v0x61c1d54724a0_0 .net "wavedrom_enable", 0 0, v0x61c1d546fa00_0;  1 drivers
v0x61c1d5472540_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x61c1d546faa0_0;  1 drivers
v0x61c1d54725e0_0 .net "wavedrom_title", 511 0, v0x61c1d546fb80_0;  1 drivers
L_0x61c1d54735d0 .concat [ 7 1 0 0], L_0x61c1d5473440, L_0x61c1d5473280;
L_0x61c1d5473670 .concat [ 7 1 0 0], L_0x61c1d5473440, L_0x61c1d5473280;
L_0x61c1d5473830 .concat [ 7 1 0 0], v0x61c1d5470630_0, v0x61c1d5470820_0;
L_0x61c1d5473970 .concat [ 7 1 0 0], L_0x61c1d5473440, L_0x61c1d5473280;
L_0x61c1d5473ae0 .cmp/eeq 8, L_0x61c1d54735d0, L_0x61c1d541a820;
S_0x61c1d5400ee0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x61c1d5451dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x61c1d53fce20 .param/l "LNT" 0 3 22, C4<01>;
P_0x61c1d53fce60 .param/l "LT" 0 3 22, C4<10>;
P_0x61c1d53fcea0 .param/l "SNT" 0 3 22, C4<00>;
P_0x61c1d53fcee0 .param/l "ST" 0 3 22, C4<11>;
P_0x61c1d53fcf20 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x61c1d53fde60 .functor XOR 7, v0x61c1d546cf60_0, L_0x61c1d54726d0, C4<0000000>, C4<0000000>;
L_0x61c1d53fe3e0 .functor XOR 7, L_0x61c1d5472c80, L_0x61c1d5472e10, C4<0000000>, C4<0000000>;
v0x61c1d543d680_0 .net *"_ivl_11", 0 0, L_0x61c1d5473190;  1 drivers
L_0x74d2b32e01c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x61c1d543d950_0 .net *"_ivl_12", 0 0, L_0x74d2b32e01c8;  1 drivers
L_0x74d2b32e0210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x61c1d53fdb10_0 .net *"_ivl_16", 6 0, L_0x74d2b32e0210;  1 drivers
v0x61c1d53fdd50_0 .net *"_ivl_4", 1 0, L_0x61c1d5472fa0;  1 drivers
v0x61c1d53fdf20_0 .net *"_ivl_6", 8 0, L_0x61c1d54730a0;  1 drivers
L_0x74d2b32e0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61c1d53fe4a0_0 .net *"_ivl_9", 1 0, L_0x74d2b32e0180;  1 drivers
v0x61c1d546cc40_0 .net "areset", 0 0, L_0x61c1d53fdc90;  alias, 1 drivers
v0x61c1d546cd00_0 .net "clk", 0 0, v0x61c1d5471880_0;  1 drivers
v0x61c1d546cdc0 .array "pht", 0 127, 1 0;
v0x61c1d546ce80_0 .net "predict_history", 6 0, L_0x61c1d5473440;  alias, 1 drivers
v0x61c1d546cf60_0 .var "predict_history_r", 6 0;
v0x61c1d546d040_0 .net "predict_index", 6 0, L_0x61c1d53fde60;  1 drivers
v0x61c1d546d120_0 .net "predict_pc", 6 0, L_0x61c1d54726d0;  alias, 1 drivers
v0x61c1d546d200_0 .net "predict_taken", 0 0, L_0x61c1d5473280;  alias, 1 drivers
v0x61c1d546d2c0_0 .net "predict_valid", 0 0, v0x61c1d546efb0_0;  alias, 1 drivers
v0x61c1d546d380_0 .net "train_history", 6 0, L_0x61c1d5472c80;  alias, 1 drivers
v0x61c1d546d460_0 .net "train_index", 6 0, L_0x61c1d53fe3e0;  1 drivers
v0x61c1d546d650_0 .net "train_mispredicted", 0 0, L_0x61c1d5472b20;  alias, 1 drivers
v0x61c1d546d710_0 .net "train_pc", 6 0, L_0x61c1d5472e10;  alias, 1 drivers
v0x61c1d546d7f0_0 .net "train_taken", 0 0, L_0x61c1d5472900;  alias, 1 drivers
v0x61c1d546d8b0_0 .net "train_valid", 0 0, v0x61c1d546f930_0;  alias, 1 drivers
E_0x61c1d5411440 .event posedge, v0x61c1d546cc40_0, v0x61c1d546cd00_0;
L_0x61c1d5472fa0 .array/port v0x61c1d546cdc0, L_0x61c1d54730a0;
L_0x61c1d54730a0 .concat [ 7 2 0 0], L_0x61c1d53fde60, L_0x74d2b32e0180;
L_0x61c1d5473190 .part L_0x61c1d5472fa0, 1, 1;
L_0x61c1d5473280 .functor MUXZ 1, L_0x74d2b32e01c8, L_0x61c1d5473190, v0x61c1d546efb0_0, C4<>;
L_0x61c1d5473440 .functor MUXZ 7, L_0x74d2b32e0210, v0x61c1d546cf60_0, v0x61c1d546efb0_0, C4<>;
S_0x61c1d54031b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x61c1d5400ee0;
 .timescale -12 -12;
v0x61c1d543d260_0 .var/i "i", 31 0;
S_0x61c1d546dad0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x61c1d5451dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x61c1d546dc80 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x61c1d53fdc90 .functor BUFZ 1, v0x61c1d546f080_0, C4<0>, C4<0>, C4<0>;
L_0x74d2b32e00a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x61c1d546e8a0_0 .net *"_ivl_10", 0 0, L_0x74d2b32e00a8;  1 drivers
L_0x74d2b32e00f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x61c1d546e980_0 .net *"_ivl_14", 6 0, L_0x74d2b32e00f0;  1 drivers
L_0x74d2b32e0138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x61c1d546ea60_0 .net *"_ivl_18", 6 0, L_0x74d2b32e0138;  1 drivers
L_0x74d2b32e0018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x61c1d546eb20_0 .net *"_ivl_2", 6 0, L_0x74d2b32e0018;  1 drivers
L_0x74d2b32e0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x61c1d546ec00_0 .net *"_ivl_6", 0 0, L_0x74d2b32e0060;  1 drivers
v0x61c1d546ed30_0 .net "areset", 0 0, L_0x61c1d53fdc90;  alias, 1 drivers
v0x61c1d546edd0_0 .net "clk", 0 0, v0x61c1d5471880_0;  alias, 1 drivers
v0x61c1d546ee70_0 .net "predict_pc", 6 0, L_0x61c1d54726d0;  alias, 1 drivers
v0x61c1d546ef10_0 .var "predict_pc_r", 6 0;
v0x61c1d546efb0_0 .var "predict_valid", 0 0;
v0x61c1d546f080_0 .var "reset", 0 0;
v0x61c1d546f120_0 .net "tb_match", 0 0, L_0x61c1d5473ae0;  alias, 1 drivers
v0x61c1d546f1e0_0 .net "train_history", 6 0, L_0x61c1d5472c80;  alias, 1 drivers
v0x61c1d546f2d0_0 .var "train_history_r", 6 0;
v0x61c1d546f390_0 .net "train_mispredicted", 0 0, L_0x61c1d5472b20;  alias, 1 drivers
v0x61c1d546f460_0 .var "train_mispredicted_r", 0 0;
v0x61c1d546f500_0 .net "train_pc", 6 0, L_0x61c1d5472e10;  alias, 1 drivers
v0x61c1d546f700_0 .var "train_pc_r", 6 0;
v0x61c1d546f7c0_0 .net "train_taken", 0 0, L_0x61c1d5472900;  alias, 1 drivers
v0x61c1d546f890_0 .var "train_taken_r", 0 0;
v0x61c1d546f930_0 .var "train_valid", 0 0;
v0x61c1d546fa00_0 .var "wavedrom_enable", 0 0;
v0x61c1d546faa0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x61c1d546fb80_0 .var "wavedrom_title", 511 0;
E_0x61c1d54108e0/0 .event negedge, v0x61c1d546cd00_0;
E_0x61c1d54108e0/1 .event posedge, v0x61c1d546cd00_0;
E_0x61c1d54108e0 .event/or E_0x61c1d54108e0/0, E_0x61c1d54108e0/1;
L_0x61c1d54726d0 .functor MUXZ 7, L_0x74d2b32e0018, v0x61c1d546ef10_0, v0x61c1d546efb0_0, C4<>;
L_0x61c1d5472900 .functor MUXZ 1, L_0x74d2b32e0060, v0x61c1d546f890_0, v0x61c1d546f930_0, C4<>;
L_0x61c1d5472b20 .functor MUXZ 1, L_0x74d2b32e00a8, v0x61c1d546f460_0, v0x61c1d546f930_0, C4<>;
L_0x61c1d5472c80 .functor MUXZ 7, L_0x74d2b32e00f0, v0x61c1d546f2d0_0, v0x61c1d546f930_0, C4<>;
L_0x61c1d5472e10 .functor MUXZ 7, L_0x74d2b32e0138, v0x61c1d546f700_0, v0x61c1d546f930_0, C4<>;
S_0x61c1d546de80 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x61c1d546dad0;
 .timescale -12 -12;
v0x61c1d546e0e0_0 .var/2u "arfail", 0 0;
v0x61c1d546e1c0_0 .var "async", 0 0;
v0x61c1d546e280_0 .var/2u "datafail", 0 0;
v0x61c1d546e320_0 .var/2u "srfail", 0 0;
E_0x61c1d5410690 .event posedge, v0x61c1d546cd00_0;
E_0x61c1d53f0820 .event negedge, v0x61c1d546cd00_0;
TD_tb.stim1.reset_test ;
    %wait E_0x61c1d5410690;
    %wait E_0x61c1d5410690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f080_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61c1d5410690;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x61c1d53f0820;
    %load/vec4 v0x61c1d546f120_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x61c1d546e280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f080_0, 0;
    %wait E_0x61c1d5410690;
    %load/vec4 v0x61c1d546f120_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x61c1d546e0e0_0, 0, 1;
    %wait E_0x61c1d5410690;
    %load/vec4 v0x61c1d546f120_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x61c1d546e320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f080_0, 0;
    %load/vec4 v0x61c1d546e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x61c1d546e0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x61c1d546e1c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x61c1d546e280_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x61c1d546e1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x61c1d546e3e0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x61c1d546dad0;
 .timescale -12 -12;
v0x61c1d546e5e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x61c1d546e6c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x61c1d546dad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x61c1d546fe00 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x61c1d5451dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x61c1d546ffc0 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x61c1d54701a0_0 .net "areset", 0 0, L_0x61c1d53fdc90;  alias, 1 drivers
v0x61c1d5470290_0 .net "clk", 0 0, v0x61c1d5471880_0;  alias, 1 drivers
v0x61c1d54703a0_0 .var "global_history", 6 0;
v0x61c1d5470440_0 .var/i "i", 31 0;
v0x61c1d5470520 .array "pht", 0 127, 1 0;
v0x61c1d5470630_0 .var "predict_history", 6 0;
v0x61c1d5470710_0 .net "predict_pc", 6 0, L_0x61c1d54726d0;  alias, 1 drivers
v0x61c1d5470820_0 .var "predict_taken", 0 0;
v0x61c1d54708e0_0 .net "predict_valid", 0 0, v0x61c1d546efb0_0;  alias, 1 drivers
v0x61c1d5470980_0 .net "train_history", 6 0, L_0x61c1d5472c80;  alias, 1 drivers
v0x61c1d5470a90_0 .net "train_mispredicted", 0 0, L_0x61c1d5472b20;  alias, 1 drivers
v0x61c1d5470b80_0 .net "train_pc", 6 0, L_0x61c1d5472e10;  alias, 1 drivers
v0x61c1d5470c90_0 .net "train_taken", 0 0, L_0x61c1d5472900;  alias, 1 drivers
v0x61c1d5470d80_0 .net "train_valid", 0 0, v0x61c1d546f930_0;  alias, 1 drivers
S_0x61c1d5471030 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x61c1d5451dc0;
 .timescale -12 -12;
E_0x61c1d5451cf0 .event anyedge, v0x61c1d5471e30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x61c1d5471e30_0;
    %nor/r;
    %assign/vec4 v0x61c1d5471e30_0, 0;
    %wait E_0x61c1d5451cf0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x61c1d546dad0;
T_4 ;
    %wait E_0x61c1d5410690;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f080_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546efb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f460_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x61c1d546f2d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x61c1d546f700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546efb0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x61c1d546ef10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61c1d546e1c0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x61c1d546de80;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x61c1d546e6c0;
    %join;
    %wait E_0x61c1d5410690;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546efb0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x61c1d546ef10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546efb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61c1d546f2d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x61c1d546f700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f460_0, 0;
    %wait E_0x61c1d53f0820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f080_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x61c1d546f2d0_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61c1d5410690;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61c1d546f2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61c1d5410690;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x61c1d546e6c0;
    %join;
    %wait E_0x61c1d5410690;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f080_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x61c1d546ef10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546efb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61c1d546f2d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x61c1d546f700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f460_0, 0;
    %wait E_0x61c1d53f0820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f080_0, 0;
    %wait E_0x61c1d5410690;
    %wait E_0x61c1d5410690;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x61c1d546f2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f890_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61c1d5410690;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61c1d546f2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x61c1d546f2d0_0, 0;
    %wait E_0x61c1d5410690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61c1d5410690;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x61c1d546e6c0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61c1d54108e0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x61c1d546f930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61c1d546f890_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x61c1d546f700_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x61c1d546ef10_0, 0;
    %assign/vec4 v0x61c1d546efb0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x61c1d546f2d0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x61c1d546f460_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x61c1d5400ee0;
T_5 ;
    %wait E_0x61c1d5411440;
    %load/vec4 v0x61c1d546cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x61c1d54031b0;
    %jmp t_0;
    .scope S_0x61c1d54031b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61c1d543d260_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x61c1d543d260_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x61c1d543d260_0;
    %store/vec4a v0x61c1d546cdc0, 4, 0;
    %load/vec4 v0x61c1d543d260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61c1d543d260_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x61c1d5400ee0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x61c1d546cf60_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x61c1d546d2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x61c1d546cf60_0;
    %load/vec4 v0x61c1d546d200_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x61c1d546cf60_0, 0;
T_5.4 ;
    %load/vec4 v0x61c1d546d8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x61c1d546d460_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61c1d546cdc0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.10, 5;
    %load/vec4 v0x61c1d546d7f0_0;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x61c1d546d460_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61c1d546cdc0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x61c1d546d460_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61c1d546cdc0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x61c1d546d460_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61c1d546cdc0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.13, 5;
    %load/vec4 v0x61c1d546d7f0_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x61c1d546d460_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61c1d546cdc0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x61c1d546d460_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61c1d546cdc0, 0, 4;
T_5.11 ;
T_5.9 ;
    %load/vec4 v0x61c1d546d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x61c1d546d380_0;
    %load/vec4 v0x61c1d546d7f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x61c1d546cf60_0, 0;
T_5.14 ;
T_5.6 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x61c1d546fe00;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61c1d5470440_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x61c1d5470440_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x61c1d5470440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61c1d5470520, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61c1d5470440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x61c1d5470440_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61c1d54703a0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x61c1d546fe00;
T_7 ;
    %wait E_0x61c1d5411440;
    %load/vec4 v0x61c1d54701a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61c1d5470440_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x61c1d5470440_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x61c1d5470440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61c1d5470520, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61c1d5470440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x61c1d5470440_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61c1d54703a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x61c1d54708e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x61c1d54703a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x61c1d5470820_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x61c1d54703a0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x61c1d5470d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x61c1d5470a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x61c1d5470980_0;
    %assign/vec4 v0x61c1d54703a0_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x61c1d54703a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x61c1d5470c90_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x61c1d54703a0_0, 0;
T_7.9 ;
T_7.6 ;
T_7.5 ;
    %load/vec4 v0x61c1d5470d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x61c1d5470c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %load/vec4 v0x61c1d5470b80_0;
    %load/vec4 v0x61c1d54703a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61c1d5470520, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.14, 9;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.15, 9;
T_7.14 ; End of true expr.
    %load/vec4 v0x61c1d5470b80_0;
    %load/vec4 v0x61c1d54703a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61c1d5470520, 4;
    %addi 1, 0, 2;
    %jmp/0 T_7.15, 9;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0x61c1d5470b80_0;
    %load/vec4 v0x61c1d54703a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61c1d5470520, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.16, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.17, 9;
T_7.16 ; End of true expr.
    %load/vec4 v0x61c1d5470b80_0;
    %load/vec4 v0x61c1d54703a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61c1d5470520, 4;
    %subi 1, 0, 2;
    %jmp/0 T_7.17, 9;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %load/vec4 v0x61c1d5470b80_0;
    %load/vec4 v0x61c1d54703a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61c1d5470520, 0, 4;
T_7.10 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x61c1d546fe00;
T_8 ;
    %wait E_0x61c1d5410690;
    %load/vec4 v0x61c1d54708e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x61c1d5470710_0;
    %load/vec4 v0x61c1d54703a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x61c1d5470520, 4;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x61c1d5470820_0, 0;
    %load/vec4 v0x61c1d54703a0_0;
    %assign/vec4 v0x61c1d5470630_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61c1d5470820_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x61c1d5470630_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x61c1d5451dc0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61c1d5471880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61c1d5471e30_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x61c1d5451dc0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x61c1d5471880_0;
    %inv;
    %store/vec4 v0x61c1d5471880_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x61c1d5451dc0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x61c1d546edd0_0, v0x61c1d54720a0_0, v0x61c1d5471880_0, v0x61c1d54717e0_0, v0x61c1d5471cf0_0, v0x61c1d5471b10_0, v0x61c1d5472400_0, v0x61c1d5472360_0, v0x61c1d5472200_0, v0x61c1d5472140_0, v0x61c1d54722a0_0, v0x61c1d5471c50_0, v0x61c1d5471bb0_0, v0x61c1d5471a70_0, v0x61c1d5471920_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x61c1d5451dc0;
T_12 ;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x61c1d5451dc0;
T_13 ;
    %wait E_0x61c1d54108e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61c1d5471d90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61c1d5471d90_0, 4, 32;
    %load/vec4 v0x61c1d5471ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61c1d5471d90_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61c1d5471d90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61c1d5471d90_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x61c1d5471c50_0;
    %load/vec4 v0x61c1d5471c50_0;
    %load/vec4 v0x61c1d5471bb0_0;
    %xor;
    %load/vec4 v0x61c1d5471c50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61c1d5471d90_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61c1d5471d90_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x61c1d5471a70_0;
    %load/vec4 v0x61c1d5471a70_0;
    %load/vec4 v0x61c1d5471920_0;
    %xor;
    %load/vec4 v0x61c1d5471a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61c1d5471d90_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x61c1d5471d90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61c1d5471d90_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_haiku/gshare/gshare_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/claude-3-haiku-20240307_RERUNS/gshare/iter4/response4/top_module.sv";
