

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Tue Jan  7 20:04:20 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51818|  51818|  51818|  51818|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     16|     16|         1|          -|          -|    17|    no    |
        |- Loop 2         |  51800|  51800|      1850|          -|          -|    28|    no    |
        | + Loop 2.1      |   1848|   1848|        66|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1  |     64|     64|         4|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %0" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %.critedge ], [ %i, %0 ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 12 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 14 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader6.preheader, label %0" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 16 'br' <Predicate = (icmp_ln26)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %out_h, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 17 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln31 = icmp eq i5 %out_h_0, -4" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 18 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 19 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 20 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %3, label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 23 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln37_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 24 'bitconcatenate' 'shl_ln37_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i7 %shl_ln37_4 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 25 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i11 %zext_ln37_1, %zext_ln37_2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 26 'sub' 'sub_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 27 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 28 'speclooptripcount' 'empty_22' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 29 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 30 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 31 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 32 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 33 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader6.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.63ns)   --->   "%add_ln37 = add i11 %sub_ln37, %zext_ln35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 36 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i11 %add_ln37 to i15" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 37 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 38 'br' <Predicate = (!icmp_ln33)> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 39 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.06>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%buffer_0 = phi i24 [ %buffer, %1 ], [ -6470, %.preheader.preheader ]"   --->   Operation 40 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ %in_d, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 41 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ %add_ln37_2, %1 ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 42 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i14 %phi_mul to i15" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 43 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.36ns)   --->   "%icmp_ln35 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 44 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 45 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.78ns)   --->   "%in_d = add i5 %in_d_0, 1" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 46 'add' 'in_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %2, label %1" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.81ns)   --->   "%add_ln37_2 = add i14 %phi_mul, 784" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 48 'add' 'add_ln37_2' <Predicate = (!icmp_ln35)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.81ns)   --->   "%add_ln37_1 = add i15 %zext_ln35_1, %sext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 49 'add' 'add_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i15 %add_ln37_1 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 50 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i32 %sext_ln37_1 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 51 'zext' 'zext_ln37_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_3" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 52 'getelementptr' 'input_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 53 'load' 'input_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %in_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 54 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_buffer_addr = getelementptr [16 x i15]* @kernel_buffer, i64 0, i64 %zext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 55 'getelementptr' 'kernel_buffer_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (3.25ns)   --->   "%kernel_buffer_load = load i15* %kernel_buffer_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 56 'load' 'kernel_buffer_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %buffer_0, i32 23)" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 57 'bitselect' 'tmp' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%trunc_ln42 = trunc i24 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 58 'trunc' 'trunc_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln42 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 59 'xor' 'xor_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%select_ln42 = select i1 %xor_ln42, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 60 'select' 'select_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln43 = and i16 %select_ln42, %trunc_ln42" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 61 'and' 'and_ln43' <Predicate = (icmp_ln35)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i11 %add_ln37 to i32" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 62 'sext' 'sext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln43 to i64" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 63 'zext' 'zext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 64 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "store i16 %and_ln43, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 65 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 66 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 67 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%kernel_buffer_load = load i15* %kernel_buffer_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 68 'load' 'kernel_buffer_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i16 %input_load to i31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 69 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln37_3 = sext i15 %kernel_buffer_load to i31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 70 'sext' 'sext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul i31 %sext_ln37_2, %sext_ln37_3" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 71 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1 = call i18 @_ssdm_op_PartSelect.i18.i31.i32.i32(i31 %mul_ln37, i32 13, i32 30)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 72 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.31>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln37_4 = sext i18 %tmp_1 to i24" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 73 'sext' 'sext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (2.31ns)   --->   "%buffer = add i24 %buffer_0, %sext_ln37_4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 74 'add' 'buffer' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../layers_c/pointwise_conv2d.cpp:26) [7]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../layers_c/pointwise_conv2d.cpp:26) [7]  (0 ns)
	'add' operation ('i', ../layers_c/pointwise_conv2d.cpp:26) [9]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/pointwise_conv2d.cpp:31) [15]  (0 ns)
	'add' operation ('out_h', ../layers_c/pointwise_conv2d.cpp:31) [18]  (1.78 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', ../layers_c/pointwise_conv2d.cpp:33) [28]  (0 ns)
	'add' operation ('out_w', ../layers_c/pointwise_conv2d.cpp:33) [31]  (1.78 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'phi' operation ('phi_mul', ../layers_c/pointwise_conv2d.cpp:37) with incoming values : ('add_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [41]  (0 ns)
	'add' operation ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [49]  (1.81 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [52]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [53]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [53]  (3.25 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[59] ('mul_ln37', ../layers_c/pointwise_conv2d.cpp:37) [59]  (6.38 ns)

 <State 8>: 2.31ns
The critical path consists of the following:
	'add' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:37) [62]  (2.31 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
