Release 14.2 ngcbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: ngcbuild.exe -dd
C:/Users/castone/Capstone/Development_Files/QPSK_Radio_Kinect_Simulink_uart_wrap
_test/tx_system/vhdl/_ngo -sd ipcore_dir -sd ../system/implementation -sd
../cores -sd ../runonce -p xc7z020-clg484-1 -i
C:\Users\castone\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink_uart_wrap
_test\tx_system\vhdl\xillydemo.ngc
C:\Users\castone\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink_uart_wrap
_test\tx_system\vhdl\xillydemo_cs.ngc

Reading NGO file
"C:/Users/castone/Capstone/Development_Files/QPSK_Radio_Kinect_Simulink_uart_wra
p_test/tx_system/vhdl/xillydemo.ngc" ...
Loading design module "../system/implementation/system.ngc"...
Loading design module
"../system/implementation/system_xillybus_0_wrapper.ngc"...
Loading design module
"../system/implementation/system_xillybus_lite_0_wrapper.ngc"...
Loading design module
"../system/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module
"../system/implementation/system_xillyvga_0_wrapper.ngc"...
Loading design module "../cores/xillyvga_core.ngc"...
Loading design module "../runonce/vga_fifo.ngc"...
Loading design module
"../system/implementation/system_axi_interconnect_0_wrapper.ngc"...
Loading design module
"../system/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"../system/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module "../cores/xillybus_core.ngc"...
Loading design module "../runonce/fifo_32x512.ngc"...
Loading design module "ipcore_dir/fifo_8x2048_async_tk.ngc"...
Loading design module "ipcore_dir/FIFO_32x512_ASYNC.ngc"...
Loading design module "../runonce/fifo_8x2048.ngc"...
Applying constraints in
"../system/implementation/system_processing_system7_0_wrapper.ncf" to module
"xillybus_ins/system_i/processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"../system/implementation/system_axi_interconnect_0_wrapper.ncf" to module
"xillybus_ins/system_i/axi_interconnect_0"...
Checking Constraint Associations...
Applying constraints in "../system/implementation/system_axi4lite_0_wrapper.ncf"
to module "xillybus_ins/system_i/axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"../system/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"xillybus_ins/system_i/axi_interconnect_1"...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 244132 kilobytes

Writing NGC file
"C:/Users/castone/Capstone/Development_Files/QPSK_Radio_Kinect_Simulink_uart_wra
p_test/tx_system/vhdl/xillydemo_cs.ngc" ...
Total REAL time to NGCBUILD completion:  16 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file
"C:/Users/castone/Capstone/Development_Files/QPSK_Radio_Kinect_Simulink_uart_wra
p_test/tx_system/vhdl/xillydemo_cs.blc"...
