// Seed: 3085547783
module module_0;
  wand id_1;
  final begin
    $display;
  end
  wor id_2;
  for (id_3 = 1; 1 & id_1; id_2 = id_3) begin
    for (id_4 = 1; id_1; id_2 = id_1) begin : id_5
      assign id_5 = 1;
    end
  end
  always #1 begin
    id_1 = 1;
  end
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wor id_5,
    output wor id_6
    , id_22,
    input uwire id_7
    , id_23,
    input tri id_8,
    output tri id_9,
    input supply1 id_10,
    output supply1 id_11,
    input supply1 id_12,
    output tri0 id_13,
    input wand id_14,
    input wire id_15,
    output logic id_16,
    input uwire id_17,
    output tri0 id_18,
    input supply1 id_19,
    output tri id_20
);
  initial begin
    id_16 <= id_23;
  end
  module_0();
endmodule
