{
    "Nodo0": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part2": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    },
                    "Part6": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "14": {
                    "Lat": 411,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo1": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part2": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    },
                    "Part6": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "7": {
                    "Lat": 433,
                    "Throughput": 400
                }
            },
            {
                "10": {
                    "Lat": 413,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo2": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 16800,
                        "BRAM": 432,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 13440,
                        "BRAM": 336,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 12960,
                        "BRAM": 336,
                        "DSP": 96
                    },
                    "Part3": {
                        "CLBs": 16800,
                        "BRAM": 432,
                        "DSP": 192
                    }
                }
            ]
        ],
        "Links": [
            {
                "7": {
                    "Lat": 303,
                    "Throughput": 100
                }
            },
            {
                "5": {
                    "Lat": 663,
                    "Throughput": 100
                }
            },
            {
                "13": {
                    "Lat": 83,
                    "Throughput": 100
                }
            },
            {
                "6": {
                    "Lat": 102,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo3": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part2": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    },
                    "Part6": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "18": {
                    "Lat": 136,
                    "Throughput": 400
                }
            },
            {
                "6": {
                    "Lat": 262,
                    "Throughput": 100
                }
            },
            {
                "24": {
                    "Lat": 171,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo4": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part2": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    },
                    "Part6": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "5": {
                    "Lat": 44,
                    "Throughput": 400
                }
            },
            {
                "13": {
                    "Lat": 490,
                    "Throughput": 200
                }
            },
            {
                "14": {
                    "Lat": 89,
                    "Throughput": 200
                }
            },
            {
                "21": {
                    "Lat": 628,
                    "Throughput": 400
                }
            },
            {
                "7": {
                    "Lat": 574,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo5": {
        "FPGA": [],
        "Links": [
            {
                "2": {
                    "Lat": 663,
                    "Throughput": 100
                }
            },
            {
                "4": {
                    "Lat": 44,
                    "Throughput": 400
                }
            },
            {
                "6": {
                    "Lat": 450,
                    "Throughput": 200
                }
            },
            {
                "12": {
                    "Lat": 428,
                    "Throughput": 400
                }
            },
            {
                "24": {
                    "Lat": 244,
                    "Throughput": 200
                }
            },
            {
                "22": {
                    "Lat": 441,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo6": {
        "FPGA": [],
        "Links": [
            {
                "2": {
                    "Lat": 102,
                    "Throughput": 400
                }
            },
            {
                "3": {
                    "Lat": 262,
                    "Throughput": 100
                }
            },
            {
                "5": {
                    "Lat": 450,
                    "Throughput": 200
                }
            },
            {
                "20": {
                    "Lat": 408,
                    "Throughput": 100
                }
            },
            {
                "12": {
                    "Lat": 679,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo7": {
        "FPGA": [],
        "Links": [
            {
                "1": {
                    "Lat": 433,
                    "Throughput": 400
                }
            },
            {
                "2": {
                    "Lat": 303,
                    "Throughput": 100
                }
            },
            {
                "4": {
                    "Lat": 574,
                    "Throughput": 200
                }
            },
            {
                "9": {
                    "Lat": 160,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo8": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part2": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    },
                    "Part6": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "15": {
                    "Lat": 507,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo9": {
        "FPGA": [],
        "Links": [
            {
                "7": {
                    "Lat": 160,
                    "Throughput": 200
                }
            },
            {
                "17": {
                    "Lat": 478,
                    "Throughput": 400
                }
            },
            {
                "19": {
                    "Lat": 456,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo10": {
        "FPGA": [],
        "Links": [
            {
                "1": {
                    "Lat": 413,
                    "Throughput": 400
                }
            },
            {
                "18": {
                    "Lat": 643,
                    "Throughput": 400
                }
            },
            {
                "24": {
                    "Lat": 755,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo11": {
        "FPGA": [],
        "Links": [
            {
                "22": {
                    "Lat": 423,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo12": {
        "FPGA": [],
        "Links": [
            {
                "5": {
                    "Lat": 428,
                    "Throughput": 400
                }
            },
            {
                "6": {
                    "Lat": 679,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo13": {
        "FPGA": [],
        "Links": [
            {
                "2": {
                    "Lat": 83,
                    "Throughput": 100
                }
            },
            {
                "4": {
                    "Lat": 490,
                    "Throughput": 200
                }
            },
            {
                "23": {
                    "Lat": 103,
                    "Throughput": 400
                }
            },
            {
                "16": {
                    "Lat": 711,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo14": {
        "FPGA": [],
        "Links": [
            {
                "0": {
                    "Lat": 411,
                    "Throughput": 400
                }
            },
            {
                "4": {
                    "Lat": 89,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo15": {
        "FPGA": [],
        "Links": [
            {
                "8": {
                    "Lat": 507,
                    "Throughput": 200
                }
            },
            {
                "19": {
                    "Lat": 106,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo16": {
        "FPGA": [],
        "Links": [
            {
                "13": {
                    "Lat": 711,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo17": {
        "FPGA": [],
        "Links": [
            {
                "9": {
                    "Lat": 478,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo18": {
        "FPGA": [],
        "Links": [
            {
                "3": {
                    "Lat": 136,
                    "Throughput": 400
                }
            },
            {
                "10": {
                    "Lat": 643,
                    "Throughput": 400
                }
            },
            {
                "23": {
                    "Lat": 226,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo19": {
        "FPGA": [],
        "Links": [
            {
                "9": {
                    "Lat": 456,
                    "Throughput": 100
                }
            },
            {
                "15": {
                    "Lat": 106,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo20": {
        "FPGA": [],
        "Links": [
            {
                "6": {
                    "Lat": 408,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo21": {
        "FPGA": [],
        "Links": [
            {
                "4": {
                    "Lat": 628,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo22": {
        "FPGA": [],
        "Links": [
            {
                "5": {
                    "Lat": 441,
                    "Throughput": 200
                }
            },
            {
                "11": {
                    "Lat": 423,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo23": {
        "FPGA": [],
        "Links": [
            {
                "13": {
                    "Lat": 103,
                    "Throughput": 400
                }
            },
            {
                "18": {
                    "Lat": 226,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo24": {
        "FPGA": [],
        "Links": [
            {
                "3": {
                    "Lat": 171,
                    "Throughput": 200
                }
            },
            {
                "5": {
                    "Lat": 244,
                    "Throughput": 200
                }
            },
            {
                "10": {
                    "Lat": 755,
                    "Throughput": 200
                }
            }
        ]
    }
}