{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669264774102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II 64-Bit " "Running Quartus II 64-Bit Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669264774102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 01:39:33 2022 " "Processing started: Thu Nov 24 01:39:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669264774102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669264774102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partec -c partec --convert_bdf_to_vhdl=\"C:/Users/k4l3_/OneDrive/Escritorio/Técnicas y Dispositivos Digitales 2/laboratorio2/Labtydd2/ParteC/esquematico.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off partec -c partec --convert_bdf_to_vhdl=\"C:/Users/k4l3_/OneDrive/Escritorio/Técnicas y Dispositivos Digitales 2/laboratorio2/Labtydd2/ParteC/esquematico.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669264774102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esquematico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esquematico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esquematico " "Found entity 1: esquematico" {  } { { "esquematico.bdf" "" { Schematic "C:/Users/k4l3_/OneDrive/Escritorio/Técnicas y Dispositivos Digitales 2/laboratorio2/Labtydd2/ParteC/esquematico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669264774351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669264774351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669264774371 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst17 " "Port \"CLK\" of type DFF and instance \"inst17\" is missing source signal" {  } { { "esquematico.bdf" "" { Schematic "C:/Users/k4l3_/OneDrive/Escritorio/Técnicas y Dispositivos Digitales 2/laboratorio2/Labtydd2/ParteC/esquematico.bdf" { { -312 480 560 -248 "inst17" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1669264774426 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst14 " "Port \"CLK\" of type DFF and instance \"inst14\" is missing source signal" {  } { { "esquematico.bdf" "" { Schematic "C:/Users/k4l3_/OneDrive/Escritorio/Técnicas y Dispositivos Digitales 2/laboratorio2/Labtydd2/ParteC/esquematico.bdf" { { -312 584 664 -248 "inst14" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1669264774426 ""}
{ "Error" "EGDFX_MISSING_SIGNAL_FOR_FLIPFLOP" "DFF inst14 " "Can't create HDL Design File because DFF primitive \"inst14\" is missing necessary signal(s)" { { "Error" "EGDFX_NO_SIGNAL_FOR_PORT" "CLK " "Port \"CLK\" is missing source signal" {  } { { "esquematico.bdf" "" { Schematic "C:/Users/k4l3_/OneDrive/Escritorio/Técnicas y Dispositivos Digitales 2/laboratorio2/Labtydd2/ParteC/esquematico.bdf" { { -312 584 664 -248 "inst14" "" } } } }  } 0 275093 "Port \"%1!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1669264774427 ""}  } { { "esquematico.bdf" "" { Schematic "C:/Users/k4l3_/OneDrive/Escritorio/Técnicas y Dispositivos Digitales 2/laboratorio2/Labtydd2/ParteC/esquematico.bdf" { { -312 584 664 -248 "inst14" "" } } } }  } 0 275075 "Can't create HDL Design File because %1!s! primitive \"%2!s!\" is missing necessary signal(s)" 0 0 "Quartus II" 0 -1 1669264774427 ""}
{ "Error" "EGDFX_MISSING_SIGNAL_FOR_FLIPFLOP" "DFF inst17 " "Can't create HDL Design File because DFF primitive \"inst17\" is missing necessary signal(s)" { { "Error" "EGDFX_NO_SIGNAL_FOR_PORT" "CLK " "Port \"CLK\" is missing source signal" {  } { { "esquematico.bdf" "" { Schematic "C:/Users/k4l3_/OneDrive/Escritorio/Técnicas y Dispositivos Digitales 2/laboratorio2/Labtydd2/ParteC/esquematico.bdf" { { -312 480 560 -248 "inst17" "" } } } }  } 0 275093 "Port \"%1!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1669264774427 ""}  } { { "esquematico.bdf" "" { Schematic "C:/Users/k4l3_/OneDrive/Escritorio/Técnicas y Dispositivos Digitales 2/laboratorio2/Labtydd2/ParteC/esquematico.bdf" { { -312 480 560 -248 "inst17" "" } } } }  } 0 275075 "Can't create HDL Design File because %1!s! primitive \"%2!s!\" is missing necessary signal(s)" 0 0 "Quartus II" 0 -1 1669264774427 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1669264774440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 5 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Create VHDL File was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669264774456 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 24 01:39:34 2022 " "Processing ended: Thu Nov 24 01:39:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669264774456 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669264774456 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669264774456 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669264774456 ""}
