Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May  6 00:28:44 2025
| Host         : Arif running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file p06_top_timing_summary_routed.rpt -pb p06_top_timing_summary_routed.pb -rpx p06_top_timing_summary_routed.rpx -warn_on_violation
| Design       : p06_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.403        0.000                      0                   79        0.202        0.000                      0                   79        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
CLK_top  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_top             2.403        0.000                      0                   79        0.202        0.000                      0                   79        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_top
  To Clock:  CLK_top

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 0.952ns (12.600%)  route 6.603ns (87.399%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.560     5.081    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          2.967     8.504    Debounce/cycle_counter_reg[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     8.628 r  Debounce/input_circle_status[15]_i_6/O
                         net (fo=1, routed)           2.594    11.222    Debounce/input_circle_status[15]_i_6_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.346 r  Debounce/input_circle_status[15]_i_4/O
                         net (fo=1, routed)           0.303    11.649    Debounce/input_circle_status[15]_i_4_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.773 r  Debounce/input_circle_status[15]_i_2/O
                         net (fo=16, routed)          0.740    12.513    Debounce/input_circle_status1
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.637 r  Debounce/input_circle_status[13]_i_1/O
                         net (fo=1, routed)           0.000    12.637    Debounce/input_circle_status[13]_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  Debounce/input_circle_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    Debounce/CLK_top_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  Debounce/input_circle_status_reg[13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X48Y34         FDRE (Setup_fdre_C_D)        0.029    15.040    Debounce/input_circle_status_reg[13]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 0.952ns (12.605%)  route 6.600ns (87.394%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.560     5.081    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          2.967     8.504    Debounce/cycle_counter_reg[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     8.628 r  Debounce/input_circle_status[15]_i_6/O
                         net (fo=1, routed)           2.594    11.222    Debounce/input_circle_status[15]_i_6_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.346 r  Debounce/input_circle_status[15]_i_4/O
                         net (fo=1, routed)           0.303    11.649    Debounce/input_circle_status[15]_i_4_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.773 r  Debounce/input_circle_status[15]_i_2/O
                         net (fo=16, routed)          0.737    12.510    Debounce/input_circle_status1
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.634 r  Debounce/input_circle_status[15]_i_1/O
                         net (fo=1, routed)           0.000    12.634    Debounce/input_circle_status[15]_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  Debounce/input_circle_status_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    Debounce/CLK_top_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  Debounce/input_circle_status_reg[15]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X48Y34         FDRE (Setup_fdre_C_D)        0.031    15.042    Debounce/input_circle_status_reg[15]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 0.952ns (12.606%)  route 6.600ns (87.394%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.560     5.081    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          2.967     8.504    Debounce/cycle_counter_reg[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     8.628 r  Debounce/input_circle_status[15]_i_6/O
                         net (fo=1, routed)           2.594    11.222    Debounce/input_circle_status[15]_i_6_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.346 r  Debounce/input_circle_status[15]_i_4/O
                         net (fo=1, routed)           0.303    11.649    Debounce/input_circle_status[15]_i_4_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.773 r  Debounce/input_circle_status[15]_i_2/O
                         net (fo=16, routed)          0.737    12.509    Debounce/input_circle_status1
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.633 r  Debounce/input_circle_status[5]_i_1/O
                         net (fo=1, routed)           0.000    12.633    Debounce/input_circle_status[5]_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  Debounce/input_circle_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    Debounce/CLK_top_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  Debounce/input_circle_status_reg[5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X48Y34         FDRE (Setup_fdre_C_D)        0.031    15.042    Debounce/input_circle_status_reg[5]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 0.952ns (12.629%)  route 6.586ns (87.371%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.560     5.081    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          2.967     8.504    Debounce/cycle_counter_reg[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     8.628 r  Debounce/input_circle_status[15]_i_6/O
                         net (fo=1, routed)           2.594    11.222    Debounce/input_circle_status[15]_i_6_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.346 r  Debounce/input_circle_status[15]_i_4/O
                         net (fo=1, routed)           0.303    11.649    Debounce/input_circle_status[15]_i_4_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.773 r  Debounce/input_circle_status[15]_i_2/O
                         net (fo=16, routed)          0.723    12.495    Debounce/input_circle_status1
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.619 r  Debounce/input_circle_status[7]_i_1/O
                         net (fo=1, routed)           0.000    12.619    Debounce/input_circle_status[7]_i_1_n_0
    SLICE_X48Y33         FDRE                                         r  Debounce/input_circle_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.444    14.785    Debounce/CLK_top_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  Debounce/input_circle_status_reg[7]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)        0.029    15.039    Debounce/input_circle_status_reg[7]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 0.952ns (12.736%)  route 6.523ns (87.264%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.560     5.081    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          2.967     8.504    Debounce/cycle_counter_reg[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     8.628 r  Debounce/input_circle_status[15]_i_6/O
                         net (fo=1, routed)           2.594    11.222    Debounce/input_circle_status[15]_i_6_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.346 r  Debounce/input_circle_status[15]_i_4/O
                         net (fo=1, routed)           0.303    11.649    Debounce/input_circle_status[15]_i_4_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.773 r  Debounce/input_circle_status[15]_i_2/O
                         net (fo=16, routed)          0.659    12.432    Debounce/input_circle_status1
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.556 r  Debounce/input_circle_status[2]_i_1/O
                         net (fo=1, routed)           0.000    12.556    Debounce/input_circle_status[2]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  Debounce/input_circle_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.442    14.783    Debounce/CLK_top_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  Debounce/input_circle_status_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)        0.031    15.053    Debounce/input_circle_status_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -12.556    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 0.952ns (12.788%)  route 6.493ns (87.212%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.560     5.081    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          2.967     8.504    Debounce/cycle_counter_reg[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     8.628 r  Debounce/input_circle_status[15]_i_6/O
                         net (fo=1, routed)           2.594    11.222    Debounce/input_circle_status[15]_i_6_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.346 r  Debounce/input_circle_status[15]_i_4/O
                         net (fo=1, routed)           0.303    11.649    Debounce/input_circle_status[15]_i_4_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.773 r  Debounce/input_circle_status[15]_i_2/O
                         net (fo=16, routed)          0.629    12.402    Debounce/input_circle_status1
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.526 r  Debounce/input_circle_status[1]_i_1/O
                         net (fo=1, routed)           0.000    12.526    Debounce/input_circle_status[1]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  Debounce/input_circle_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.442    14.783    Debounce/CLK_top_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  Debounce/input_circle_status_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)        0.029    15.051    Debounce/input_circle_status_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.952ns (12.745%)  route 6.518ns (87.255%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.560     5.081    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          2.967     8.504    Debounce/cycle_counter_reg[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     8.628 r  Debounce/input_circle_status[15]_i_6/O
                         net (fo=1, routed)           2.594    11.222    Debounce/input_circle_status[15]_i_6_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.346 r  Debounce/input_circle_status[15]_i_4/O
                         net (fo=1, routed)           0.303    11.649    Debounce/input_circle_status[15]_i_4_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.773 r  Debounce/input_circle_status[15]_i_2/O
                         net (fo=16, routed)          0.654    12.427    Debounce/input_circle_status1
    SLICE_X46Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.551 r  Debounce/input_circle_status[14]_i_1/O
                         net (fo=1, routed)           0.000    12.551    Debounce/input_circle_status[14]_i_1_n_0
    SLICE_X46Y34         FDRE                                         r  Debounce/input_circle_status_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.442    14.783    Debounce/CLK_top_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  Debounce/input_circle_status_reg[14]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X46Y34         FDRE (Setup_fdre_C_D)        0.081    15.103    Debounce/input_circle_status_reg[14]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.952ns (12.764%)  route 6.507ns (87.236%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.560     5.081    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          2.967     8.504    Debounce/cycle_counter_reg[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     8.628 r  Debounce/input_circle_status[15]_i_6/O
                         net (fo=1, routed)           2.594    11.222    Debounce/input_circle_status[15]_i_6_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.346 r  Debounce/input_circle_status[15]_i_4/O
                         net (fo=1, routed)           0.303    11.649    Debounce/input_circle_status[15]_i_4_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.773 r  Debounce/input_circle_status[15]_i_2/O
                         net (fo=16, routed)          0.643    12.416    Debounce/input_circle_status1
    SLICE_X46Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.540 r  Debounce/input_circle_status[12]_i_1/O
                         net (fo=1, routed)           0.000    12.540    Debounce/input_circle_status[12]_i_1_n_0
    SLICE_X46Y34         FDRE                                         r  Debounce/input_circle_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.442    14.783    Debounce/CLK_top_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  Debounce/input_circle_status_reg[12]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X46Y34         FDRE (Setup_fdre_C_D)        0.077    15.099    Debounce/input_circle_status_reg[12]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 0.952ns (12.784%)  route 6.495ns (87.216%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.560     5.081    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          2.967     8.504    Debounce/cycle_counter_reg[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     8.628 r  Debounce/input_circle_status[15]_i_6/O
                         net (fo=1, routed)           2.594    11.222    Debounce/input_circle_status[15]_i_6_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.346 r  Debounce/input_circle_status[15]_i_4/O
                         net (fo=1, routed)           0.303    11.649    Debounce/input_circle_status[15]_i_4_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.773 r  Debounce/input_circle_status[15]_i_2/O
                         net (fo=16, routed)          0.632    12.404    Debounce/input_circle_status1
    SLICE_X46Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.528 r  Debounce/input_circle_status[4]_i_1/O
                         net (fo=1, routed)           0.000    12.528    Debounce/input_circle_status[4]_i_1_n_0
    SLICE_X46Y34         FDRE                                         r  Debounce/input_circle_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.442    14.783    Debounce/CLK_top_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  Debounce/input_circle_status_reg[4]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X46Y34         FDRE (Setup_fdre_C_D)        0.079    15.101    Debounce/input_circle_status_reg[4]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 0.952ns (12.997%)  route 6.373ns (87.003%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.560     5.081    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          2.967     8.504    Debounce/cycle_counter_reg[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     8.628 r  Debounce/input_circle_status[15]_i_6/O
                         net (fo=1, routed)           2.594    11.222    Debounce/input_circle_status[15]_i_6_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.346 r  Debounce/input_circle_status[15]_i_4/O
                         net (fo=1, routed)           0.303    11.649    Debounce/input_circle_status[15]_i_4_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.773 r  Debounce/input_circle_status[15]_i_2/O
                         net (fo=16, routed)          0.509    12.282    Debounce/input_circle_status1
    SLICE_X47Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.406 r  Debounce/input_circle_status[9]_i_1/O
                         net (fo=1, routed)           0.000    12.406    Debounce/input_circle_status[9]_i_1_n_0
    SLICE_X47Y33         FDRE                                         r  Debounce/input_circle_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.441    14.782    Debounce/CLK_top_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  Debounce/input_circle_status_reg[9]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X47Y33         FDRE (Setup_fdre_C_D)        0.031    15.052    Debounce/input_circle_status_reg[9]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  2.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/cycle_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.650%)  route 0.133ns (41.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.560     1.443    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          0.133     1.717    Debounce/cycle_counter_reg[1]
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.048     1.765 r  Debounce/cycle_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     1.765    Debounce/p_0_in[4]
    SLICE_X45Y34         FDRE                                         r  Debounce/cycle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.828     1.955    Debounce/CLK_top_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  Debounce/cycle_counter_reg[4]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.107     1.563    Debounce/cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/cycle_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.261%)  route 0.133ns (41.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.560     1.443    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          0.133     1.717    Debounce/cycle_counter_reg[1]
    SLICE_X45Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.762 r  Debounce/cycle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.762    Debounce/p_0_in[3]
    SLICE_X45Y34         FDRE                                         r  Debounce/cycle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.828     1.955    Debounce/CLK_top_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  Debounce/cycle_counter_reg[3]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.091     1.547    Debounce/cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.315%)  route 0.176ns (48.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.560     1.443    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          0.176     1.761    Debounce/cycle_counter_reg[1]
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  Debounce/input_circle_status[9]_i_1/O
                         net (fo=1, routed)           0.000     1.806    Debounce/input_circle_status[9]_i_1_n_0
    SLICE_X47Y33         FDRE                                         r  Debounce/input_circle_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.827     1.954    Debounce/CLK_top_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  Debounce/input_circle_status_reg[9]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X47Y33         FDRE (Hold_fdre_C_D)         0.092     1.548    Debounce/input_circle_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Debounce/input_circle_status_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.558     1.441    Debounce/CLK_top_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  Debounce/input_circle_status_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Debounce/input_circle_status_reg[11]/Q
                         net (fo=2, routed)           0.175     1.780    Debounce/S_SW_topdeb[11]
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  Debounce/input_circle_status[11]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Debounce/input_circle_status[11]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  Debounce/input_circle_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.826     1.953    Debounce/CLK_top_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  Debounce/input_circle_status_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.120     1.561    Debounce/input_circle_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Debounce/input_circle_status_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.559     1.442    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  Debounce/input_circle_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Debounce/input_circle_status_reg[8]/Q
                         net (fo=2, routed)           0.184     1.767    Debounce/S_SW_topdeb[8]
    SLICE_X44Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  Debounce/input_circle_status[8]_i_1/O
                         net (fo=1, routed)           0.000     1.812    Debounce/input_circle_status[8]_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  Debounce/input_circle_status_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.827     1.954    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  Debounce/input_circle_status_reg[8]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X44Y33         FDRE (Hold_fdre_C_D)         0.091     1.533    Debounce/input_circle_status_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Debounce/input_circle_status_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Debounce/CLK_top_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  Debounce/input_circle_status_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Debounce/input_circle_status_reg[13]/Q
                         net (fo=2, routed)           0.184     1.770    Debounce/S_SW_topdeb[13]
    SLICE_X48Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  Debounce/input_circle_status[13]_i_1/O
                         net (fo=1, routed)           0.000     1.815    Debounce/input_circle_status[13]_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  Debounce/input_circle_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.957    Debounce/CLK_top_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  Debounce/input_circle_status_reg[13]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.091     1.536    Debounce/input_circle_status_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Debounce/debounce_cntr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/debounce_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.445%)  route 0.133ns (34.556%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.558     1.441    Debounce/CLK_top_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  Debounce/debounce_cntr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Debounce/debounce_cntr_reg[14]/Q
                         net (fo=4, routed)           0.133     1.715    Debounce/debounce_cntr_reg[14]
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.760 r  Debounce/debounce_cntr[12]_i_3/O
                         net (fo=1, routed)           0.000     1.760    Debounce/debounce_cntr[12]_i_3_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.826 r  Debounce/debounce_cntr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    Debounce/debounce_cntr_reg[12]_i_1_n_5
    SLICE_X43Y33         FDRE                                         r  Debounce/debounce_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.826     1.953    Debounce/CLK_top_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  Debounce/debounce_cntr_reg[14]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    Debounce/debounce_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Debounce/cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/cycle_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.183ns (45.390%)  route 0.220ns (54.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.560     1.443    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Debounce/cycle_counter_reg[1]/Q
                         net (fo=25, routed)          0.220     1.804    Debounce/cycle_counter_reg[1]
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.042     1.846 r  Debounce/cycle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    Debounce/cycle_counter[2]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.828     1.955    Debounce/CLK_top_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  Debounce/cycle_counter_reg[2]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.107     1.550    Debounce/cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Debounce/input_circle_status_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.660%)  route 0.212ns (50.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.560     1.443    Debounce/CLK_top_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  Debounce/input_circle_status_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Debounce/input_circle_status_reg[12]/Q
                         net (fo=2, routed)           0.212     1.819    Debounce/S_SW_topdeb[12]
    SLICE_X46Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  Debounce/input_circle_status[12]_i_1/O
                         net (fo=1, routed)           0.000     1.864    Debounce/input_circle_status[12]_i_1_n_0
    SLICE_X46Y34         FDRE                                         r  Debounce/input_circle_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.828     1.955    Debounce/CLK_top_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  Debounce/input_circle_status_reg[12]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.120     1.563    Debounce/input_circle_status_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Debounce/input_circle_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce/input_circle_status_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.583%)  route 0.213ns (50.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.559     1.442    Debounce/CLK_top_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  Debounce/input_circle_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Debounce/input_circle_status_reg[6]/Q
                         net (fo=2, routed)           0.213     1.819    Debounce/S_SW_topdeb[6]
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  Debounce/input_circle_status[6]_i_1/O
                         net (fo=1, routed)           0.000     1.864    Debounce/input_circle_status[6]_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  Debounce/input_circle_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.827     1.954    Debounce/CLK_top_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  Debounce/input_circle_status_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.120     1.562    Debounce/input_circle_status_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_top
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_top }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_top_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y34   Debounce/cycle_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y34   Debounce/cycle_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y34   Debounce/cycle_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y34   Debounce/cycle_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y34   Debounce/cycle_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y32   Debounce/debounce_cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y32   Debounce/debounce_cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y33   Debounce/debounce_cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y33   Debounce/debounce_cntr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y30   Debounce/debounce_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y30   Debounce/debounce_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y30   Debounce/debounce_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y34   Debounce/input_circle_status_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y34   Debounce/input_circle_status_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y34   Debounce/input_circle_status_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    SPI_Core/SlvSlkt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y30   Debounce/debounce_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y30   Debounce/debounce_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   Debounce/debounce_cntr_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   Debounce/cycle_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   Debounce/cycle_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   Debounce/cycle_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   Debounce/cycle_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   Debounce/cycle_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   Debounce/cycle_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   Debounce/cycle_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   Debounce/cycle_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   Debounce/cycle_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   Debounce/cycle_counter_reg[4]/C



