==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dnn/dnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:16 . Memory (MB): peak = 185.445 ; gain = 117.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:16 . Memory (MB): peak = 185.445 ; gain = 117.742
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'DNN_u' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dnn/dnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 183.801 ; gain = 92.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 183.801 ; gain = 92.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:23 . Memory (MB): peak = 199.957 ; gain = 108.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_168' (dnn/dnn.cpp:630) automatically.
INFO: [XFORM 203-602] Inlining function 'normalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'L3_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:711) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:714) automatically.
WARNING: [SYNCHK 200-23] dnn/dnn.cpp:666: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:01:25 . Memory (MB): peak = 199.957 ; gain = 108.422
INFO: [XFORM 203-1101] Packing variable 'DNN_out.V.data' (dnn/dnn.cpp:680) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'LS_stream.V.data' (dnn/dnn.cpp:680) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_3' (dnn/dnn.cpp:638) in function 'L3_wlo_168' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_2' (dnn/dnn.cpp:622) in function 'L2_wlo_168' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L3' (dnn/dnn.cpp:643) in function 'L3_wlo_168' completely with a factor of 52.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L2' (dnn/dnn.cpp:627) in function 'L2_wlo_168' completely with a factor of 104.
INFO: [XFORM 203-101] Partitioning array 'L1_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L2_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V' (dnn/dnn.cpp:692) in dimension 1 with a block factor 52.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V' (dnn/dnn.cpp:695) in dimension 1 with a block factor 26.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.0' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.1' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.2' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.3' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.4' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.5' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.6' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.7' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.8' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.9' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.10' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.11' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.12' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.13' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.14' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.15' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.16' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.17' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.18' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.19' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.20' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.21' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.22' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.23' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.24' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.25' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.26' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.27' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.28' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.29' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.30' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.31' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.32' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.33' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.34' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.35' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.36' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.37' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.38' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.39' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.40' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.41' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.42' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.43' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.44' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.45' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.46' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.47' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.48' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.49' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.50' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.51' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.0' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.1' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.2' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.3' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.4' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.5' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.6' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.7' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.8' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.9' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.10' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.11' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.12' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.13' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.14' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.15' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.16' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.17' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.18' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.19' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.20' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.21' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.22' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.23' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.24' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.25' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.0' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.1' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.2' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.3' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.4' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.5' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.6' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.7' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.8' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.9' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.10' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.11' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.12' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.13' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.14' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.15' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.16' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.17' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.18' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.19' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.20' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.21' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.22' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.23' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.24' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.25' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.26' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.27' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.28' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.29' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.30' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.31' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.32' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.33' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.34' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.35' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.36' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.37' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.38' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.39' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.40' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.41' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.42' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.43' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.44' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.45' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.46' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.47' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.48' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.49' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.50' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.51' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.0' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.1' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.2' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.3' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.4' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.5' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.6' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.7' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.8' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.9' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.10' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.11' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.12' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.13' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.14' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.15' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.16' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.17' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.18' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.19' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.20' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.21' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.22' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.23' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.24' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.25' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_168' (dnn/dnn.cpp:630) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:714) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:604:39) to (dnn/dnn.cpp:604:33) in function 'separate_complex_wlo_168'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:661:43) to (dnn/dnn.cpp:661:37) in function 'reconstruct_complex_wlo_168'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:622:36) to (dnn/dnn.cpp:630:18) in function 'L2_wlo_168'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:35 . Memory (MB): peak = 226.152 ; gain = 134.617
WARNING: [XFORM 203-631] Renaming function 'separate_complex_wlo_168' to 'separate_complex_wlo' (dnn/dnn.cpp:601)
WARNING: [XFORM 203-631] Renaming function 'reconstruct_complex_wlo_168' to 'reconstruct_complex_' (dnn/dnn.cpp:659)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:42 . Memory (MB): peak = 285.766 ; gain = 194.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DNN_wlo_168' ...
WARNING: [SYN 201-103] Legalizing function name 'reconstruct_complex_' to 'reconstruct_complex_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'separation'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 102.654 seconds; current allocated memory: 226.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 226.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 228.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.265 seconds; current allocated memory: 230.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L2_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L2_wlo_168' consists of the following:
	'mul' operation of DSP[490] ('mul_ln728', dnn/dnn.cpp:628) [487]  (3.36 ns)
	'add' operation of DSP[490] ('add_ln1192', dnn/dnn.cpp:628) [490]  (3.02 ns)
	'add' operation of DSP[498] ('add_ln1192_52', dnn/dnn.cpp:628) [498]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.666 seconds; current allocated memory: 233.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.898 seconds; current allocated memory: 238.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L3_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 30.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L3_wlo_168' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1118_49', dnn/dnn.cpp:644) [635]  (3.36 ns)
	'add' operation of DSP[639] ('add_ln1192_51', dnn/dnn.cpp:644) [639]  (3.02 ns)
	'store' operation ('y_L3_V_addr_write_ln646', dnn/dnn.cpp:646) of variable 'trunc_ln708_s', dnn/dnn.cpp:644 on array 'y_L3_V' [642]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.32 seconds; current allocated memory: 239.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.258 seconds; current allocated memory: 241.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reconstruction'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 241.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 242.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'denormalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DNN_wlo_168' consists of the following:
	'mul' operation of DSP[361] ('r.V', dnn/dnn.cpp:655->dnn/dnn.cpp:714) [356]  (3.36 ns)
	'add' operation of DSP[361] ('ret.V', dnn/dnn.cpp:655->dnn/dnn.cpp:714) [361]  (3.02 ns)
	'store' operation ('denorm_DNN_V_addr_write_ln655', dnn/dnn.cpp:655->dnn/dnn.cpp:714) of variable 'trunc_ln', dnn/dnn.cpp:655->dnn/dnn.cpp:714 on array 'denorm_DNN.V', dnn/dnn.cpp:700 [364]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 242.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 244.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_fpext_32ns_64_2_1' to 'DNN_wlo_168_fpextbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fpextbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'separate_complex_wlo'.
INFO: [HLS 200-111]  Elapsed time: 1.504 seconds; current allocated memory: 245.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_168_mean_in_V' to 'normalize_wlo_168cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_168_std_in_V' to 'normalize_wlo_168dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_sdiv_25ns_9ns_16_29_1' to 'DNN_wlo_168_sdiv_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_sdiv_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 2.874 seconds; current allocated memory: 272.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L2_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_BIAS_V' to 'L2_wlo_168_L1_BIAfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_0' to 'L2_wlo_168_L1_WEIg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_1' to 'L2_wlo_168_L1_WEIhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_2' to 'L2_wlo_168_L1_WEIibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_3' to 'L2_wlo_168_L1_WEIjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_4' to 'L2_wlo_168_L1_WEIkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_5' to 'L2_wlo_168_L1_WEIlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_6' to 'L2_wlo_168_L1_WEImb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_7' to 'L2_wlo_168_L1_WEIncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_8' to 'L2_wlo_168_L1_WEIocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_9' to 'L2_wlo_168_L1_WEIpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_10' to 'L2_wlo_168_L1_WEIqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_11' to 'L2_wlo_168_L1_WEIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_12' to 'L2_wlo_168_L1_WEIsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_13' to 'L2_wlo_168_L1_WEItde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_14' to 'L2_wlo_168_L1_WEIudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_15' to 'L2_wlo_168_L1_WEIvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_16' to 'L2_wlo_168_L1_WEIwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_17' to 'L2_wlo_168_L1_WEIxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_18' to 'L2_wlo_168_L1_WEIyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_19' to 'L2_wlo_168_L1_WEIzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_20' to 'L2_wlo_168_L1_WEIAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_21' to 'L2_wlo_168_L1_WEIBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_22' to 'L2_wlo_168_L1_WEICeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_23' to 'L2_wlo_168_L1_WEIDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_24' to 'L2_wlo_168_L1_WEIEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_25' to 'L2_wlo_168_L1_WEIFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_26' to 'L2_wlo_168_L1_WEIGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_27' to 'L2_wlo_168_L1_WEIHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_28' to 'L2_wlo_168_L1_WEIIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_29' to 'L2_wlo_168_L1_WEIJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_30' to 'L2_wlo_168_L1_WEIKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_31' to 'L2_wlo_168_L1_WEILf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_32' to 'L2_wlo_168_L1_WEIMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_33' to 'L2_wlo_168_L1_WEINgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_34' to 'L2_wlo_168_L1_WEIOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_35' to 'L2_wlo_168_L1_WEIPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_36' to 'L2_wlo_168_L1_WEIQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_37' to 'L2_wlo_168_L1_WEIRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_38' to 'L2_wlo_168_L1_WEIShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_39' to 'L2_wlo_168_L1_WEIThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_40' to 'L2_wlo_168_L1_WEIUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_41' to 'L2_wlo_168_L1_WEIVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_42' to 'L2_wlo_168_L1_WEIWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_43' to 'L2_wlo_168_L1_WEIXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_44' to 'L2_wlo_168_L1_WEIYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_45' to 'L2_wlo_168_L1_WEIZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_46' to 'L2_wlo_168_L1_WEI0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_47' to 'L2_wlo_168_L1_WEI1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_48' to 'L2_wlo_168_L1_WEI2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_49' to 'L2_wlo_168_L1_WEI3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_50' to 'L2_wlo_168_L1_WEI4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_51' to 'L2_wlo_168_L1_WEI5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_52' to 'L2_wlo_168_L1_WEI6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_53' to 'L2_wlo_168_L1_WEI7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_54' to 'L2_wlo_168_L1_WEI8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_55' to 'L2_wlo_168_L1_WEI9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_56' to 'L2_wlo_168_L1_WEIbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_57' to 'L2_wlo_168_L1_WEIbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_58' to 'L2_wlo_168_L1_WEIbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_59' to 'L2_wlo_168_L1_WEIbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_60' to 'L2_wlo_168_L1_WEIbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_61' to 'L2_wlo_168_L1_WEIbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_62' to 'L2_wlo_168_L1_WEIbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_63' to 'L2_wlo_168_L1_WEIbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_64' to 'L2_wlo_168_L1_WEIbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_65' to 'L2_wlo_168_L1_WEIbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_66' to 'L2_wlo_168_L1_WEIbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_67' to 'L2_wlo_168_L1_WEIbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_68' to 'L2_wlo_168_L1_WEIbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_69' to 'L2_wlo_168_L1_WEIbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_70' to 'L2_wlo_168_L1_WEIbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_71' to 'L2_wlo_168_L1_WEIbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_72' to 'L2_wlo_168_L1_WEIbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_73' to 'L2_wlo_168_L1_WEIbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_74' to 'L2_wlo_168_L1_WEIbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_75' to 'L2_wlo_168_L1_WEIbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_76' to 'L2_wlo_168_L1_WEIbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_77' to 'L2_wlo_168_L1_WEIbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_78' to 'L2_wlo_168_L1_WEIbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_79' to 'L2_wlo_168_L1_WEIbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_80' to 'L2_wlo_168_L1_WEIbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_81' to 'L2_wlo_168_L1_WEIbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_82' to 'L2_wlo_168_L1_WEIbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_83' to 'L2_wlo_168_L1_WEIbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_84' to 'L2_wlo_168_L1_WEIbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_85' to 'L2_wlo_168_L1_WEIbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_86' to 'L2_wlo_168_L1_WEIbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_87' to 'L2_wlo_168_L1_WEIbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_88' to 'L2_wlo_168_L1_WEIbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_89' to 'L2_wlo_168_L1_WEIbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_90' to 'L2_wlo_168_L1_WEIbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_91' to 'L2_wlo_168_L1_WEIbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_92' to 'L2_wlo_168_L1_WEIbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_93' to 'L2_wlo_168_L1_WEIbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_94' to 'L2_wlo_168_L1_WEIbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_95' to 'L2_wlo_168_L1_WEIbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_96' to 'L2_wlo_168_L1_WEIbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_97' to 'L2_wlo_168_L1_WEIbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_98' to 'L2_wlo_168_L1_WEIbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_99' to 'L2_wlo_168_L1_WEIbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_100' to 'L2_wlo_168_L1_WEIbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_101' to 'L2_wlo_168_L1_WEIbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_102' to 'L2_wlo_168_L1_WEIbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_103' to 'L2_wlo_168_L1_WEIbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_fcmp_32ns_32ns_1_2_1' to 'DNN_wlo_168_fcmp_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_8s_17s_23_1_1' to 'DNN_wlo_168_mac_mbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_8s_23s_24_1_1' to 'DNN_wlo_168_mac_mbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_8s_24ns_24_1_1' to 'DNN_wlo_168_mac_mbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_7s_24ns_24_1_1' to 'DNN_wlo_168_mac_mb0s' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fcmp_bWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fpextbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mb0s': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbYs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbZs': 37 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L2_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 9.153 seconds; current allocated memory: 288.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L3_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_BIAS_V' to 'L3_wlo_168_L2_BIAb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_0' to 'L3_wlo_168_L2_WEIb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_1' to 'L3_wlo_168_L2_WEIb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_2' to 'L3_wlo_168_L2_WEIb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_3' to 'L3_wlo_168_L2_WEIb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_4' to 'L3_wlo_168_L2_WEIb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_5' to 'L3_wlo_168_L2_WEIb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_6' to 'L3_wlo_168_L2_WEIb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_7' to 'L3_wlo_168_L2_WEIb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_8' to 'L3_wlo_168_L2_WEIcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_9' to 'L3_wlo_168_L2_WEIcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_10' to 'L3_wlo_168_L2_WEIccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_11' to 'L3_wlo_168_L2_WEIcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_12' to 'L3_wlo_168_L2_WEIceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_13' to 'L3_wlo_168_L2_WEIcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_14' to 'L3_wlo_168_L2_WEIcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_15' to 'L3_wlo_168_L2_WEIchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_16' to 'L3_wlo_168_L2_WEIciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_17' to 'L3_wlo_168_L2_WEIcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_18' to 'L3_wlo_168_L2_WEIckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_19' to 'L3_wlo_168_L2_WEIclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_20' to 'L3_wlo_168_L2_WEIcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_21' to 'L3_wlo_168_L2_WEIcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_22' to 'L3_wlo_168_L2_WEIcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_23' to 'L3_wlo_168_L2_WEIcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_24' to 'L3_wlo_168_L2_WEIcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_25' to 'L3_wlo_168_L2_WEIcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_26' to 'L3_wlo_168_L2_WEIcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_27' to 'L3_wlo_168_L2_WEIctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_28' to 'L3_wlo_168_L2_WEIcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_29' to 'L3_wlo_168_L2_WEIcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_30' to 'L3_wlo_168_L2_WEIcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_31' to 'L3_wlo_168_L2_WEIcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_32' to 'L3_wlo_168_L2_WEIcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_33' to 'L3_wlo_168_L2_WEIczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_34' to 'L3_wlo_168_L2_WEIcAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_35' to 'L3_wlo_168_L2_WEIcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_36' to 'L3_wlo_168_L2_WEIcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_37' to 'L3_wlo_168_L2_WEIcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_38' to 'L3_wlo_168_L2_WEIcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_39' to 'L3_wlo_168_L2_WEIcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_40' to 'L3_wlo_168_L2_WEIcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_41' to 'L3_wlo_168_L2_WEIcHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_42' to 'L3_wlo_168_L2_WEIcIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_43' to 'L3_wlo_168_L2_WEIcJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_44' to 'L3_wlo_168_L2_WEIcKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_45' to 'L3_wlo_168_L2_WEIcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_46' to 'L3_wlo_168_L2_WEIcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_47' to 'L3_wlo_168_L2_WEIcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_48' to 'L3_wlo_168_L2_WEIcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_49' to 'L3_wlo_168_L2_WEIcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_50' to 'L3_wlo_168_L2_WEIcQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_51' to 'L3_wlo_168_L2_WEIcRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_4s_16s_15s_19_1_1' to 'DNN_wlo_168_mac_mcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_7s_16s_19s_24_1_1' to 'DNN_wlo_168_mac_mcTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_2s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_4s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_7s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_6s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_8s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_3s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_5s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mc0C' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mc0C': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcSB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcTB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcUB': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcVB': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcWB': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcXB': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcYC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcZC': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L3_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 11.126 seconds; current allocated memory: 293.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstruct_complex_s'.
INFO: [HLS 200-111]  Elapsed time: 2.538 seconds; current allocated memory: 295.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/LS_stream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/LS_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/DNN_out_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/DNN_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DNN_wlo_168' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mean_o_V' to 'DNN_wlo_168_mean_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_LS_data_V' to 'DNN_wlo_168_LS_dac2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_denorm_DNN_V' to 'DNN_wlo_168_denorc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_8ns_16s_10s_24_1_1' to 'DNN_wlo_168_mac_mc4D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mc4D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 3.312 seconds; current allocated memory: 315.207 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DNN_wlo_168_sdiv_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_168cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_168dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_BIAfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEImb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEItde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEICeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEILf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEINgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbxn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbyn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbzo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbAo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbBo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbCo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbDo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbEo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbFp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbGp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbHp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbIp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbJp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbKp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbLp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbNq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbOq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbPq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbQq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_BIAb1s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb3s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb6t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb7t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb8t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb9t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcau_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcbu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIccu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcdu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIceu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcgu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIchv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIciv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcjv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIckv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIclv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcmv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcnw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcow_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcpw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcqw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcrw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcsw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIctx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcux_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcvx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcwx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcxx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcyx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIczy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcAy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcBy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcCy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcDy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcEy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcFz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcGz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcHz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcIz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcJz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcKz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcLz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcMA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcNA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcOA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcPA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcQA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcRA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_168_std_o_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_168_mean_c1C_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_LS_dac2C_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_y_L3_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_denorc3C_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:22 ; elapsed = 00:03:54 . Memory (MB): peak = 447.914 ; gain = 356.379
INFO: [VHDL 208-304] Generating VHDL RTL for DNN_wlo_168.
INFO: [VLOG 209-307] Generating Verilog RTL for DNN_wlo_168.
INFO: [HLS 200-112] Total elapsed time: 235.06 seconds; peak allocated memory: 315.207 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dnn/dnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:11 . Memory (MB): peak = 185.219 ; gain = 117.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:11 . Memory (MB): peak = 185.219 ; gain = 117.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:01:21 . Memory (MB): peak = 200.148 ; gain = 132.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_168' (dnn/dnn.cpp:630) automatically.
INFO: [XFORM 203-602] Inlining function 'normalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'L3_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:711) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:714) automatically.
WARNING: [SYNCHK 200-23] dnn/dnn.cpp:666: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:23 . Memory (MB): peak = 200.148 ; gain = 132.426
INFO: [XFORM 203-1101] Packing variable 'DNN_out.V.data' (dnn/dnn.cpp:680) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'LS_stream.V.data' (dnn/dnn.cpp:680) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_3' (dnn/dnn.cpp:638) in function 'L3_wlo_168' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_2' (dnn/dnn.cpp:622) in function 'L2_wlo_168' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L3' (dnn/dnn.cpp:643) in function 'L3_wlo_168' completely with a factor of 52.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L2' (dnn/dnn.cpp:627) in function 'L2_wlo_168' completely with a factor of 104.
INFO: [XFORM 203-101] Partitioning array 'L1_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L2_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V' (dnn/dnn.cpp:692) in dimension 1 with a block factor 52.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V' (dnn/dnn.cpp:695) in dimension 1 with a block factor 26.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.0' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.1' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.2' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.3' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.4' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.5' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.6' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.7' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.8' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.9' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.10' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.11' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.12' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.13' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.14' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.15' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.16' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.17' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.18' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.19' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.20' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.21' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.22' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.23' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.24' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.25' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.26' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.27' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.28' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.29' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.30' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.31' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.32' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.33' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.34' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.35' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.36' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.37' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.38' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.39' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.40' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.41' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.42' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.43' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.44' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.45' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.46' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.47' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.48' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.49' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.50' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.51' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.0' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.1' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.2' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.3' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.4' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.5' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.6' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.7' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.8' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.9' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.10' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.11' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.12' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.13' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.14' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.15' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.16' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.17' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.18' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.19' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.20' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.21' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.22' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.23' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.24' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.25' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.0' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.1' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.2' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.3' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.4' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.5' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.6' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.7' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.8' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.9' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.10' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.11' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.12' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.13' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.14' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.15' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.16' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.17' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.18' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.19' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.20' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.21' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.22' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.23' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.24' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.25' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.26' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.27' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.28' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.29' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.30' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.31' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.32' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.33' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.34' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.35' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.36' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.37' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.38' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.39' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.40' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.41' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.42' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.43' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.44' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.45' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.46' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.47' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.48' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.49' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.50' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.51' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.0' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.1' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.2' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.3' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.4' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.5' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.6' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.7' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.8' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.9' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.10' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.11' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.12' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.13' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.14' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.15' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.16' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.17' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.18' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.19' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.20' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.21' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.22' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.23' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.24' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.25' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_168' (dnn/dnn.cpp:630) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:714) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:604:39) to (dnn/dnn.cpp:604:33) in function 'separate_complex_wlo_168'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:661:43) to (dnn/dnn.cpp:661:37) in function 'reconstruct_complex_wlo_168'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:622:36) to (dnn/dnn.cpp:630:18) in function 'L2_wlo_168'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:34 . Memory (MB): peak = 225.629 ; gain = 157.906
WARNING: [XFORM 203-631] Renaming function 'separate_complex_wlo_168' to 'separate_complex_wlo' (dnn/dnn.cpp:601)
WARNING: [XFORM 203-631] Renaming function 'reconstruct_complex_wlo_168' to 'reconstruct_complex_' (dnn/dnn.cpp:659)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:40 . Memory (MB): peak = 286.141 ; gain = 218.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DNN_wlo_168' ...
WARNING: [SYN 201-103] Legalizing function name 'reconstruct_complex_' to 'reconstruct_complex_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'separation'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.175 seconds; current allocated memory: 226.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 226.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.007 seconds; current allocated memory: 228.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.267 seconds; current allocated memory: 230.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L2_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L2_wlo_168' consists of the following:
	'mul' operation of DSP[490] ('mul_ln728', dnn/dnn.cpp:628) [487]  (3.36 ns)
	'add' operation of DSP[490] ('add_ln1192', dnn/dnn.cpp:628) [490]  (3.02 ns)
	'add' operation of DSP[498] ('add_ln1192_52', dnn/dnn.cpp:628) [498]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.672 seconds; current allocated memory: 233.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.136 seconds; current allocated memory: 238.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L3_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 30.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L3_wlo_168' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1118_49', dnn/dnn.cpp:644) [635]  (3.36 ns)
	'add' operation of DSP[639] ('add_ln1192_51', dnn/dnn.cpp:644) [639]  (3.02 ns)
	'store' operation ('y_L3_V_addr_write_ln646', dnn/dnn.cpp:646) of variable 'trunc_ln708_s', dnn/dnn.cpp:644 on array 'y_L3_V' [642]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.178 seconds; current allocated memory: 239.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.308 seconds; current allocated memory: 241.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reconstruction'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.327 seconds; current allocated memory: 241.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 242.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'denormalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DNN_wlo_168' consists of the following:
	'mul' operation of DSP[361] ('r.V', dnn/dnn.cpp:655->dnn/dnn.cpp:714) [356]  (3.36 ns)
	'add' operation of DSP[361] ('ret.V', dnn/dnn.cpp:655->dnn/dnn.cpp:714) [361]  (3.02 ns)
	'store' operation ('denorm_DNN_V_addr_write_ln655', dnn/dnn.cpp:655->dnn/dnn.cpp:714) of variable 'trunc_ln', dnn/dnn.cpp:655->dnn/dnn.cpp:714 on array 'denorm_DNN.V', dnn/dnn.cpp:700 [364]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 242.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.777 seconds; current allocated memory: 244.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_fpext_32ns_64_2_1' to 'DNN_wlo_168_fpextbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fpextbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'separate_complex_wlo'.
INFO: [HLS 200-111]  Elapsed time: 1.576 seconds; current allocated memory: 245.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_168_mean_in_V' to 'normalize_wlo_168cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_168_std_in_V' to 'normalize_wlo_168dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_sdiv_25ns_9ns_16_29_1' to 'DNN_wlo_168_sdiv_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_sdiv_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 2.966 seconds; current allocated memory: 272.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L2_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_BIAS_V' to 'L2_wlo_168_L1_BIAfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_0' to 'L2_wlo_168_L1_WEIg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_1' to 'L2_wlo_168_L1_WEIhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_2' to 'L2_wlo_168_L1_WEIibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_3' to 'L2_wlo_168_L1_WEIjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_4' to 'L2_wlo_168_L1_WEIkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_5' to 'L2_wlo_168_L1_WEIlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_6' to 'L2_wlo_168_L1_WEImb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_7' to 'L2_wlo_168_L1_WEIncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_8' to 'L2_wlo_168_L1_WEIocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_9' to 'L2_wlo_168_L1_WEIpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_10' to 'L2_wlo_168_L1_WEIqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_11' to 'L2_wlo_168_L1_WEIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_12' to 'L2_wlo_168_L1_WEIsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_13' to 'L2_wlo_168_L1_WEItde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_14' to 'L2_wlo_168_L1_WEIudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_15' to 'L2_wlo_168_L1_WEIvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_16' to 'L2_wlo_168_L1_WEIwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_17' to 'L2_wlo_168_L1_WEIxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_18' to 'L2_wlo_168_L1_WEIyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_19' to 'L2_wlo_168_L1_WEIzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_20' to 'L2_wlo_168_L1_WEIAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_21' to 'L2_wlo_168_L1_WEIBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_22' to 'L2_wlo_168_L1_WEICeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_23' to 'L2_wlo_168_L1_WEIDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_24' to 'L2_wlo_168_L1_WEIEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_25' to 'L2_wlo_168_L1_WEIFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_26' to 'L2_wlo_168_L1_WEIGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_27' to 'L2_wlo_168_L1_WEIHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_28' to 'L2_wlo_168_L1_WEIIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_29' to 'L2_wlo_168_L1_WEIJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_30' to 'L2_wlo_168_L1_WEIKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_31' to 'L2_wlo_168_L1_WEILf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_32' to 'L2_wlo_168_L1_WEIMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_33' to 'L2_wlo_168_L1_WEINgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_34' to 'L2_wlo_168_L1_WEIOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_35' to 'L2_wlo_168_L1_WEIPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_36' to 'L2_wlo_168_L1_WEIQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_37' to 'L2_wlo_168_L1_WEIRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_38' to 'L2_wlo_168_L1_WEIShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_39' to 'L2_wlo_168_L1_WEIThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_40' to 'L2_wlo_168_L1_WEIUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_41' to 'L2_wlo_168_L1_WEIVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_42' to 'L2_wlo_168_L1_WEIWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_43' to 'L2_wlo_168_L1_WEIXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_44' to 'L2_wlo_168_L1_WEIYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_45' to 'L2_wlo_168_L1_WEIZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_46' to 'L2_wlo_168_L1_WEI0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_47' to 'L2_wlo_168_L1_WEI1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_48' to 'L2_wlo_168_L1_WEI2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_49' to 'L2_wlo_168_L1_WEI3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_50' to 'L2_wlo_168_L1_WEI4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_51' to 'L2_wlo_168_L1_WEI5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_52' to 'L2_wlo_168_L1_WEI6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_53' to 'L2_wlo_168_L1_WEI7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_54' to 'L2_wlo_168_L1_WEI8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_55' to 'L2_wlo_168_L1_WEI9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_56' to 'L2_wlo_168_L1_WEIbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_57' to 'L2_wlo_168_L1_WEIbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_58' to 'L2_wlo_168_L1_WEIbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_59' to 'L2_wlo_168_L1_WEIbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_60' to 'L2_wlo_168_L1_WEIbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_61' to 'L2_wlo_168_L1_WEIbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_62' to 'L2_wlo_168_L1_WEIbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_63' to 'L2_wlo_168_L1_WEIbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_64' to 'L2_wlo_168_L1_WEIbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_65' to 'L2_wlo_168_L1_WEIbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_66' to 'L2_wlo_168_L1_WEIbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_67' to 'L2_wlo_168_L1_WEIbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_68' to 'L2_wlo_168_L1_WEIbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_69' to 'L2_wlo_168_L1_WEIbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_70' to 'L2_wlo_168_L1_WEIbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_71' to 'L2_wlo_168_L1_WEIbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_72' to 'L2_wlo_168_L1_WEIbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_73' to 'L2_wlo_168_L1_WEIbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_74' to 'L2_wlo_168_L1_WEIbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_75' to 'L2_wlo_168_L1_WEIbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_76' to 'L2_wlo_168_L1_WEIbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_77' to 'L2_wlo_168_L1_WEIbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_78' to 'L2_wlo_168_L1_WEIbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_79' to 'L2_wlo_168_L1_WEIbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_80' to 'L2_wlo_168_L1_WEIbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_81' to 'L2_wlo_168_L1_WEIbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_82' to 'L2_wlo_168_L1_WEIbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_83' to 'L2_wlo_168_L1_WEIbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_84' to 'L2_wlo_168_L1_WEIbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_85' to 'L2_wlo_168_L1_WEIbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_86' to 'L2_wlo_168_L1_WEIbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_87' to 'L2_wlo_168_L1_WEIbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_88' to 'L2_wlo_168_L1_WEIbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_89' to 'L2_wlo_168_L1_WEIbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_90' to 'L2_wlo_168_L1_WEIbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_91' to 'L2_wlo_168_L1_WEIbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_92' to 'L2_wlo_168_L1_WEIbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_93' to 'L2_wlo_168_L1_WEIbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_94' to 'L2_wlo_168_L1_WEIbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_95' to 'L2_wlo_168_L1_WEIbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_96' to 'L2_wlo_168_L1_WEIbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_97' to 'L2_wlo_168_L1_WEIbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_98' to 'L2_wlo_168_L1_WEIbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_99' to 'L2_wlo_168_L1_WEIbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_100' to 'L2_wlo_168_L1_WEIbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_101' to 'L2_wlo_168_L1_WEIbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_102' to 'L2_wlo_168_L1_WEIbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_103' to 'L2_wlo_168_L1_WEIbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_fcmp_32ns_32ns_1_2_1' to 'DNN_wlo_168_fcmp_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_8s_17s_23_1_1' to 'DNN_wlo_168_mac_mbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_8s_23s_24_1_1' to 'DNN_wlo_168_mac_mbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_8s_24ns_24_1_1' to 'DNN_wlo_168_mac_mbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_7s_24ns_24_1_1' to 'DNN_wlo_168_mac_mb0s' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fcmp_bWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fpextbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mb0s': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbYs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbZs': 37 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L2_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 9.126 seconds; current allocated memory: 288.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L3_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_BIAS_V' to 'L3_wlo_168_L2_BIAb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_0' to 'L3_wlo_168_L2_WEIb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_1' to 'L3_wlo_168_L2_WEIb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_2' to 'L3_wlo_168_L2_WEIb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_3' to 'L3_wlo_168_L2_WEIb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_4' to 'L3_wlo_168_L2_WEIb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_5' to 'L3_wlo_168_L2_WEIb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_6' to 'L3_wlo_168_L2_WEIb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_7' to 'L3_wlo_168_L2_WEIb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_8' to 'L3_wlo_168_L2_WEIcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_9' to 'L3_wlo_168_L2_WEIcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_10' to 'L3_wlo_168_L2_WEIccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_11' to 'L3_wlo_168_L2_WEIcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_12' to 'L3_wlo_168_L2_WEIceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_13' to 'L3_wlo_168_L2_WEIcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_14' to 'L3_wlo_168_L2_WEIcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_15' to 'L3_wlo_168_L2_WEIchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_16' to 'L3_wlo_168_L2_WEIciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_17' to 'L3_wlo_168_L2_WEIcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_18' to 'L3_wlo_168_L2_WEIckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_19' to 'L3_wlo_168_L2_WEIclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_20' to 'L3_wlo_168_L2_WEIcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_21' to 'L3_wlo_168_L2_WEIcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_22' to 'L3_wlo_168_L2_WEIcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_23' to 'L3_wlo_168_L2_WEIcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_24' to 'L3_wlo_168_L2_WEIcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_25' to 'L3_wlo_168_L2_WEIcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_26' to 'L3_wlo_168_L2_WEIcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_27' to 'L3_wlo_168_L2_WEIctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_28' to 'L3_wlo_168_L2_WEIcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_29' to 'L3_wlo_168_L2_WEIcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_30' to 'L3_wlo_168_L2_WEIcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_31' to 'L3_wlo_168_L2_WEIcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_32' to 'L3_wlo_168_L2_WEIcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_33' to 'L3_wlo_168_L2_WEIczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_34' to 'L3_wlo_168_L2_WEIcAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_35' to 'L3_wlo_168_L2_WEIcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_36' to 'L3_wlo_168_L2_WEIcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_37' to 'L3_wlo_168_L2_WEIcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_38' to 'L3_wlo_168_L2_WEIcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_39' to 'L3_wlo_168_L2_WEIcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_40' to 'L3_wlo_168_L2_WEIcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_41' to 'L3_wlo_168_L2_WEIcHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_42' to 'L3_wlo_168_L2_WEIcIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_43' to 'L3_wlo_168_L2_WEIcJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_44' to 'L3_wlo_168_L2_WEIcKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_45' to 'L3_wlo_168_L2_WEIcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_46' to 'L3_wlo_168_L2_WEIcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_47' to 'L3_wlo_168_L2_WEIcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_48' to 'L3_wlo_168_L2_WEIcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_49' to 'L3_wlo_168_L2_WEIcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_50' to 'L3_wlo_168_L2_WEIcQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_51' to 'L3_wlo_168_L2_WEIcRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_4s_16s_15s_19_1_1' to 'DNN_wlo_168_mac_mcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_7s_16s_19s_24_1_1' to 'DNN_wlo_168_mac_mcTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_2s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_4s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_7s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_6s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_8s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_3s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_5s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mc0C' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mc0C': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcSB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcTB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcUB': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcVB': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcWB': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcXB': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcYC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcZC': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L3_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 11.313 seconds; current allocated memory: 293.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstruct_complex_s'.
INFO: [HLS 200-111]  Elapsed time: 2.512 seconds; current allocated memory: 295.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/LS_stream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/LS_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/DNN_out_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/DNN_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DNN_wlo_168' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mean_o_V' to 'DNN_wlo_168_mean_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_LS_data_V' to 'DNN_wlo_168_LS_dac2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_denorm_DNN_V' to 'DNN_wlo_168_denorc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_8ns_16s_10s_24_1_1' to 'DNN_wlo_168_mac_mc4D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mc4D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 3.45 seconds; current allocated memory: 315.207 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DNN_wlo_168_sdiv_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_168cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_168dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_BIAfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEImb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEItde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEICeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEILf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEINgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbxn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbyn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbzo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbAo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbBo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbCo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbDo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbEo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbFp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbGp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbHp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbIp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbJp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbKp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbLp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbNq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbOq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbPq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbQq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_BIAb1s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb3s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb6t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb7t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb8t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb9t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcau_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcbu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIccu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcdu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIceu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcgu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIchv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIciv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcjv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIckv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIclv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcmv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcnw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcow_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcpw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcqw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcrw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcsw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIctx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcux_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcvx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcwx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcxx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcyx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIczy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcAy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcBy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcCy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcDy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcEy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcFz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcGz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcHz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcIz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcJz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcKz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcLz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcMA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcNA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcOA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcPA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcQA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcRA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_168_std_o_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_168_mean_c1C_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_LS_dac2C_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_y_L3_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_denorc3C_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:24 ; elapsed = 00:03:51 . Memory (MB): peak = 448.266 ; gain = 380.543
INFO: [VHDL 208-304] Generating VHDL RTL for DNN_wlo_168.
INFO: [VLOG 209-307] Generating Verilog RTL for DNN_wlo_168.
INFO: [HLS 200-112] Total elapsed time: 231.289 seconds; peak allocated memory: 315.207 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dnn/dnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:10 . Memory (MB): peak = 185.039 ; gain = 93.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:10 . Memory (MB): peak = 185.039 ; gain = 93.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:01:19 . Memory (MB): peak = 200.676 ; gain = 109.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_168' (dnn/dnn.cpp:630) automatically.
INFO: [XFORM 203-602] Inlining function 'normalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'L3_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:711) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:714) automatically.
WARNING: [SYNCHK 200-23] dnn/dnn.cpp:666: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:01:21 . Memory (MB): peak = 200.676 ; gain = 109.023
INFO: [XFORM 203-1101] Packing variable 'DNN_out.V.data' (dnn/dnn.cpp:680) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'LS_stream.V.data' (dnn/dnn.cpp:680) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_3' (dnn/dnn.cpp:638) in function 'L3_wlo_168' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_2' (dnn/dnn.cpp:622) in function 'L2_wlo_168' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L3' (dnn/dnn.cpp:643) in function 'L3_wlo_168' completely with a factor of 52.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L2' (dnn/dnn.cpp:627) in function 'L2_wlo_168' completely with a factor of 104.
INFO: [XFORM 203-101] Partitioning array 'L1_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L2_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V' (dnn/dnn.cpp:692) in dimension 1 with a block factor 52.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V' (dnn/dnn.cpp:695) in dimension 1 with a block factor 26.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.0' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.1' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.2' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.3' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.4' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.5' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.6' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.7' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.8' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.9' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.10' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.11' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.12' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.13' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.14' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.15' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.16' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.17' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.18' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.19' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.20' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.21' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.22' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.23' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.24' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.25' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.26' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.27' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.28' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.29' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.30' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.31' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.32' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.33' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.34' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.35' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.36' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.37' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.38' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.39' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.40' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.41' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.42' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.43' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.44' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.45' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.46' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.47' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.48' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.49' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.50' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.51' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.0' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.1' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.2' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.3' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.4' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.5' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.6' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.7' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.8' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.9' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.10' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.11' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.12' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.13' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.14' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.15' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.16' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.17' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.18' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.19' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.20' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.21' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.22' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.23' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.24' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.25' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.0' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.1' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.2' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.3' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.4' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.5' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.6' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.7' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.8' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.9' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.10' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.11' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.12' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.13' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.14' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.15' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.16' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.17' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.18' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.19' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.20' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.21' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.22' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.23' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.24' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.25' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.26' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.27' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.28' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.29' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.30' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.31' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.32' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.33' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.34' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.35' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.36' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.37' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.38' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.39' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.40' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.41' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.42' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.43' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.44' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.45' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.46' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.47' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.48' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.49' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.50' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.51' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.0' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.1' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.2' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.3' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.4' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.5' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.6' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.7' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.8' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.9' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.10' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.11' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.12' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.13' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.14' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.15' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.16' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.17' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.18' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.19' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.20' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.21' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.22' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.23' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.24' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.25' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_168' (dnn/dnn.cpp:630) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:714) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:604:39) to (dnn/dnn.cpp:604:33) in function 'separate_complex_wlo_168'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:661:43) to (dnn/dnn.cpp:661:37) in function 'reconstruct_complex_wlo_168'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:622:36) to (dnn/dnn.cpp:630:18) in function 'L2_wlo_168'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:31 . Memory (MB): peak = 227.246 ; gain = 135.594
WARNING: [XFORM 203-631] Renaming function 'separate_complex_wlo_168' to 'separate_complex_wlo' (dnn/dnn.cpp:601)
WARNING: [XFORM 203-631] Renaming function 'reconstruct_complex_wlo_168' to 'reconstruct_complex_' (dnn/dnn.cpp:659)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:38 . Memory (MB): peak = 286.184 ; gain = 194.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DNN_wlo_168' ...
WARNING: [SYN 201-103] Legalizing function name 'reconstruct_complex_' to 'reconstruct_complex_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'separation'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.528 seconds; current allocated memory: 226.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 226.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 228.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 230.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L2_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L2_wlo_168' consists of the following:
	'mul' operation of DSP[490] ('mul_ln728', dnn/dnn.cpp:628) [487]  (3.36 ns)
	'add' operation of DSP[490] ('add_ln1192', dnn/dnn.cpp:628) [490]  (3.02 ns)
	'add' operation of DSP[498] ('add_ln1192_52', dnn/dnn.cpp:628) [498]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.685 seconds; current allocated memory: 233.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.031 seconds; current allocated memory: 238.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L3_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 30.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L3_wlo_168' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1118_49', dnn/dnn.cpp:644) [635]  (3.36 ns)
	'add' operation of DSP[639] ('add_ln1192_51', dnn/dnn.cpp:644) [639]  (3.02 ns)
	'store' operation ('y_L3_V_addr_write_ln646', dnn/dnn.cpp:646) of variable 'trunc_ln708_s', dnn/dnn.cpp:644 on array 'y_L3_V' [642]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.207 seconds; current allocated memory: 239.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.224 seconds; current allocated memory: 241.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reconstruction'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.358 seconds; current allocated memory: 241.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 242.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'denormalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DNN_wlo_168' consists of the following:
	'mul' operation of DSP[361] ('r.V', dnn/dnn.cpp:655->dnn/dnn.cpp:714) [356]  (3.36 ns)
	'add' operation of DSP[361] ('ret.V', dnn/dnn.cpp:655->dnn/dnn.cpp:714) [361]  (3.02 ns)
	'store' operation ('denorm_DNN_V_addr_write_ln655', dnn/dnn.cpp:655->dnn/dnn.cpp:714) of variable 'trunc_ln', dnn/dnn.cpp:655->dnn/dnn.cpp:714 on array 'denorm_DNN.V', dnn/dnn.cpp:700 [364]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 242.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.707 seconds; current allocated memory: 244.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_fpext_32ns_64_2_1' to 'DNN_wlo_168_fpextbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fpextbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'separate_complex_wlo'.
INFO: [HLS 200-111]  Elapsed time: 1.562 seconds; current allocated memory: 245.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_168_mean_in_V' to 'normalize_wlo_168cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_168_std_in_V' to 'normalize_wlo_168dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_sdiv_25ns_9ns_16_29_1' to 'DNN_wlo_168_sdiv_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_sdiv_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 2.943 seconds; current allocated memory: 272.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L2_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_BIAS_V' to 'L2_wlo_168_L1_BIAfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_0' to 'L2_wlo_168_L1_WEIg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_1' to 'L2_wlo_168_L1_WEIhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_2' to 'L2_wlo_168_L1_WEIibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_3' to 'L2_wlo_168_L1_WEIjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_4' to 'L2_wlo_168_L1_WEIkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_5' to 'L2_wlo_168_L1_WEIlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_6' to 'L2_wlo_168_L1_WEImb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_7' to 'L2_wlo_168_L1_WEIncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_8' to 'L2_wlo_168_L1_WEIocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_9' to 'L2_wlo_168_L1_WEIpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_10' to 'L2_wlo_168_L1_WEIqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_11' to 'L2_wlo_168_L1_WEIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_12' to 'L2_wlo_168_L1_WEIsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_13' to 'L2_wlo_168_L1_WEItde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_14' to 'L2_wlo_168_L1_WEIudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_15' to 'L2_wlo_168_L1_WEIvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_16' to 'L2_wlo_168_L1_WEIwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_17' to 'L2_wlo_168_L1_WEIxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_18' to 'L2_wlo_168_L1_WEIyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_19' to 'L2_wlo_168_L1_WEIzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_20' to 'L2_wlo_168_L1_WEIAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_21' to 'L2_wlo_168_L1_WEIBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_22' to 'L2_wlo_168_L1_WEICeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_23' to 'L2_wlo_168_L1_WEIDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_24' to 'L2_wlo_168_L1_WEIEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_25' to 'L2_wlo_168_L1_WEIFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_26' to 'L2_wlo_168_L1_WEIGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_27' to 'L2_wlo_168_L1_WEIHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_28' to 'L2_wlo_168_L1_WEIIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_29' to 'L2_wlo_168_L1_WEIJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_30' to 'L2_wlo_168_L1_WEIKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_31' to 'L2_wlo_168_L1_WEILf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_32' to 'L2_wlo_168_L1_WEIMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_33' to 'L2_wlo_168_L1_WEINgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_34' to 'L2_wlo_168_L1_WEIOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_35' to 'L2_wlo_168_L1_WEIPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_36' to 'L2_wlo_168_L1_WEIQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_37' to 'L2_wlo_168_L1_WEIRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_38' to 'L2_wlo_168_L1_WEIShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_39' to 'L2_wlo_168_L1_WEIThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_40' to 'L2_wlo_168_L1_WEIUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_41' to 'L2_wlo_168_L1_WEIVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_42' to 'L2_wlo_168_L1_WEIWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_43' to 'L2_wlo_168_L1_WEIXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_44' to 'L2_wlo_168_L1_WEIYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_45' to 'L2_wlo_168_L1_WEIZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_46' to 'L2_wlo_168_L1_WEI0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_47' to 'L2_wlo_168_L1_WEI1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_48' to 'L2_wlo_168_L1_WEI2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_49' to 'L2_wlo_168_L1_WEI3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_50' to 'L2_wlo_168_L1_WEI4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_51' to 'L2_wlo_168_L1_WEI5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_52' to 'L2_wlo_168_L1_WEI6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_53' to 'L2_wlo_168_L1_WEI7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_54' to 'L2_wlo_168_L1_WEI8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_55' to 'L2_wlo_168_L1_WEI9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_56' to 'L2_wlo_168_L1_WEIbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_57' to 'L2_wlo_168_L1_WEIbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_58' to 'L2_wlo_168_L1_WEIbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_59' to 'L2_wlo_168_L1_WEIbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_60' to 'L2_wlo_168_L1_WEIbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_61' to 'L2_wlo_168_L1_WEIbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_62' to 'L2_wlo_168_L1_WEIbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_63' to 'L2_wlo_168_L1_WEIbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_64' to 'L2_wlo_168_L1_WEIbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_65' to 'L2_wlo_168_L1_WEIbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_66' to 'L2_wlo_168_L1_WEIbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_67' to 'L2_wlo_168_L1_WEIbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_68' to 'L2_wlo_168_L1_WEIbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_69' to 'L2_wlo_168_L1_WEIbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_70' to 'L2_wlo_168_L1_WEIbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_71' to 'L2_wlo_168_L1_WEIbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_72' to 'L2_wlo_168_L1_WEIbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_73' to 'L2_wlo_168_L1_WEIbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_74' to 'L2_wlo_168_L1_WEIbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_75' to 'L2_wlo_168_L1_WEIbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_76' to 'L2_wlo_168_L1_WEIbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_77' to 'L2_wlo_168_L1_WEIbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_78' to 'L2_wlo_168_L1_WEIbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_79' to 'L2_wlo_168_L1_WEIbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_80' to 'L2_wlo_168_L1_WEIbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_81' to 'L2_wlo_168_L1_WEIbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_82' to 'L2_wlo_168_L1_WEIbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_83' to 'L2_wlo_168_L1_WEIbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_84' to 'L2_wlo_168_L1_WEIbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_85' to 'L2_wlo_168_L1_WEIbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_86' to 'L2_wlo_168_L1_WEIbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_87' to 'L2_wlo_168_L1_WEIbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_88' to 'L2_wlo_168_L1_WEIbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_89' to 'L2_wlo_168_L1_WEIbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_90' to 'L2_wlo_168_L1_WEIbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_91' to 'L2_wlo_168_L1_WEIbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_92' to 'L2_wlo_168_L1_WEIbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_93' to 'L2_wlo_168_L1_WEIbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_94' to 'L2_wlo_168_L1_WEIbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_95' to 'L2_wlo_168_L1_WEIbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_96' to 'L2_wlo_168_L1_WEIbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_97' to 'L2_wlo_168_L1_WEIbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_98' to 'L2_wlo_168_L1_WEIbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_99' to 'L2_wlo_168_L1_WEIbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_100' to 'L2_wlo_168_L1_WEIbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_101' to 'L2_wlo_168_L1_WEIbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_102' to 'L2_wlo_168_L1_WEIbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_103' to 'L2_wlo_168_L1_WEIbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_fcmp_32ns_32ns_1_2_1' to 'DNN_wlo_168_fcmp_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_8s_17s_23_1_1' to 'DNN_wlo_168_mac_mbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_8s_23s_24_1_1' to 'DNN_wlo_168_mac_mbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_8s_24ns_24_1_1' to 'DNN_wlo_168_mac_mbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_7s_24ns_24_1_1' to 'DNN_wlo_168_mac_mb0s' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fcmp_bWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fpextbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mb0s': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbYs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbZs': 37 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L2_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 9.097 seconds; current allocated memory: 288.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L3_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_BIAS_V' to 'L3_wlo_168_L2_BIAb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_0' to 'L3_wlo_168_L2_WEIb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_1' to 'L3_wlo_168_L2_WEIb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_2' to 'L3_wlo_168_L2_WEIb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_3' to 'L3_wlo_168_L2_WEIb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_4' to 'L3_wlo_168_L2_WEIb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_5' to 'L3_wlo_168_L2_WEIb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_6' to 'L3_wlo_168_L2_WEIb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_7' to 'L3_wlo_168_L2_WEIb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_8' to 'L3_wlo_168_L2_WEIcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_9' to 'L3_wlo_168_L2_WEIcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_10' to 'L3_wlo_168_L2_WEIccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_11' to 'L3_wlo_168_L2_WEIcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_12' to 'L3_wlo_168_L2_WEIceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_13' to 'L3_wlo_168_L2_WEIcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_14' to 'L3_wlo_168_L2_WEIcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_15' to 'L3_wlo_168_L2_WEIchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_16' to 'L3_wlo_168_L2_WEIciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_17' to 'L3_wlo_168_L2_WEIcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_18' to 'L3_wlo_168_L2_WEIckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_19' to 'L3_wlo_168_L2_WEIclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_20' to 'L3_wlo_168_L2_WEIcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_21' to 'L3_wlo_168_L2_WEIcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_22' to 'L3_wlo_168_L2_WEIcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_23' to 'L3_wlo_168_L2_WEIcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_24' to 'L3_wlo_168_L2_WEIcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_25' to 'L3_wlo_168_L2_WEIcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_26' to 'L3_wlo_168_L2_WEIcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_27' to 'L3_wlo_168_L2_WEIctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_28' to 'L3_wlo_168_L2_WEIcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_29' to 'L3_wlo_168_L2_WEIcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_30' to 'L3_wlo_168_L2_WEIcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_31' to 'L3_wlo_168_L2_WEIcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_32' to 'L3_wlo_168_L2_WEIcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_33' to 'L3_wlo_168_L2_WEIczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_34' to 'L3_wlo_168_L2_WEIcAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_35' to 'L3_wlo_168_L2_WEIcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_36' to 'L3_wlo_168_L2_WEIcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_37' to 'L3_wlo_168_L2_WEIcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_38' to 'L3_wlo_168_L2_WEIcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_39' to 'L3_wlo_168_L2_WEIcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_40' to 'L3_wlo_168_L2_WEIcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_41' to 'L3_wlo_168_L2_WEIcHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_42' to 'L3_wlo_168_L2_WEIcIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_43' to 'L3_wlo_168_L2_WEIcJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_44' to 'L3_wlo_168_L2_WEIcKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_45' to 'L3_wlo_168_L2_WEIcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_46' to 'L3_wlo_168_L2_WEIcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_47' to 'L3_wlo_168_L2_WEIcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_48' to 'L3_wlo_168_L2_WEIcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_49' to 'L3_wlo_168_L2_WEIcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_50' to 'L3_wlo_168_L2_WEIcQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_51' to 'L3_wlo_168_L2_WEIcRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_4s_16s_15s_19_1_1' to 'DNN_wlo_168_mac_mcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_7s_16s_19s_24_1_1' to 'DNN_wlo_168_mac_mcTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_2s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_4s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_7s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_6s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_8s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_3s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mcZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_5s_16s_24ns_24_1_1' to 'DNN_wlo_168_mac_mc0C' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mc0C': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcSB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcTB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcUB': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcVB': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcWB': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcXB': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcYC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcZC': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L3_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 11.016 seconds; current allocated memory: 293.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstruct_complex_s'.
INFO: [HLS 200-111]  Elapsed time: 2.465 seconds; current allocated memory: 295.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/LS_stream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/LS_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/DNN_out_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/DNN_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DNN_wlo_168' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mean_o_V' to 'DNN_wlo_168_mean_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_LS_data_V' to 'DNN_wlo_168_LS_dac2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_denorm_DNN_V' to 'DNN_wlo_168_denorc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_8ns_16s_10s_24_1_1' to 'DNN_wlo_168_mac_mc4D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mc4D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 3.336 seconds; current allocated memory: 315.207 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DNN_wlo_168_sdiv_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_168cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_168dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_BIAfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEImb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEItde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEICeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEILf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEINgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbxn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbyn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbzo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbAo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbBo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbCo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbDo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbEo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbFp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbGp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbHp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbIp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbJp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbKp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbLp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbNq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbOq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbPq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbQq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_BIAb1s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb3s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb6t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb7t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb8t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb9t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcau_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcbu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIccu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcdu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIceu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcgu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIchv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIciv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcjv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIckv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIclv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcmv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcnw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcow_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcpw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcqw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcrw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcsw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIctx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcux_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcvx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcwx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcxx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcyx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIczy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcAy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcBy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcCy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcDy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcEy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcFz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcGz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcHz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcIz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcJz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcKz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcLz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcMA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcNA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcOA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcPA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcQA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcRA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_168_std_o_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_168_mean_c1C_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_LS_dac2C_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_y_L3_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_denorc3C_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:22 ; elapsed = 00:03:45 . Memory (MB): peak = 446.293 ; gain = 354.641
INFO: [VHDL 208-304] Generating VHDL RTL for DNN_wlo_168.
INFO: [VLOG 209-307] Generating Verilog RTL for DNN_wlo_168.
INFO: [HLS 200-112] Total elapsed time: 225.342 seconds; peak allocated memory: 315.207 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dnn/dnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:26 . Memory (MB): peak = 184.742 ; gain = 117.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:26 . Memory (MB): peak = 184.742 ; gain = 117.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:01:39 . Memory (MB): peak = 200.027 ; gain = 132.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_168' (dnn/dnn.cpp:630) automatically.
INFO: [XFORM 203-602] Inlining function 'normalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'L3_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:711) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:714) automatically.
WARNING: [SYNCHK 200-23] dnn/dnn.cpp:666: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:01:41 . Memory (MB): peak = 200.027 ; gain = 132.285
INFO: [XFORM 203-1101] Packing variable 'DNN_out.V.data' (dnn/dnn.cpp:680) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'LS_stream.V.data' (dnn/dnn.cpp:680) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_3' (dnn/dnn.cpp:638) in function 'L3_wlo_168' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_2' (dnn/dnn.cpp:622) in function 'L2_wlo_168' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L3' (dnn/dnn.cpp:643) in function 'L3_wlo_168' completely with a factor of 52.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L2' (dnn/dnn.cpp:627) in function 'L2_wlo_168' completely with a factor of 104.
INFO: [XFORM 203-101] Partitioning array 'L1_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L2_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V' (dnn/dnn.cpp:692) in dimension 1 with a block factor 52.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V' (dnn/dnn.cpp:695) in dimension 1 with a block factor 26.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.0' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.1' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.2' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.3' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.4' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.5' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.6' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.7' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.8' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.9' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.10' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.11' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.12' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.13' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.14' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.15' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.16' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.17' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.18' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.19' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.20' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.21' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.22' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.23' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.24' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.25' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.26' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.27' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.28' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.29' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.30' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.31' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.32' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.33' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.34' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.35' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.36' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.37' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.38' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.39' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.40' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.41' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.42' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.43' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.44' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.45' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.46' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.47' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.48' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.49' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.50' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.51' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.0' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.1' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.2' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.3' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.4' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.5' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.6' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.7' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.8' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.9' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.10' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.11' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.12' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.13' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.14' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.15' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.16' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.17' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.18' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.19' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.20' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.21' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.22' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.23' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.24' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.25' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.0' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.1' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.2' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.3' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.4' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.5' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.6' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.7' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.8' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.9' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.10' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.11' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.12' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.13' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.14' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.15' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.16' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.17' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.18' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.19' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.20' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.21' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.22' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.23' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.24' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.25' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.26' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.27' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.28' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.29' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.30' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.31' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.32' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.33' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.34' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.35' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.36' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.37' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.38' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.39' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.40' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.41' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.42' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.43' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.44' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.45' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.46' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.47' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.48' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.49' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.50' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.51' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.0' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.1' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.2' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.3' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.4' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.5' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.6' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.7' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.8' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.9' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.10' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.11' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.12' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.13' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.14' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.15' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.16' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.17' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.18' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.19' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.20' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.21' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.22' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.23' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.24' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.25' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_168' (dnn/dnn.cpp:630) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:714) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:604:39) to (dnn/dnn.cpp:604:33) in function 'separate_complex_wlo_168'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:661:43) to (dnn/dnn.cpp:661:37) in function 'reconstruct_complex_wlo_168'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:622:36) to (dnn/dnn.cpp:630:18) in function 'L2_wlo_168'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:53 . Memory (MB): peak = 230.730 ; gain = 162.988
WARNING: [XFORM 203-631] Renaming function 'separate_complex_wlo_168' to 'separate_complex_wlo' (dnn/dnn.cpp:601)
WARNING: [XFORM 203-631] Renaming function 'reconstruct_complex_wlo_168' to 'reconstruct_complex_' (dnn/dnn.cpp:659)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:02:01 . Memory (MB): peak = 290.449 ; gain = 222.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DNN_wlo_168' ...
WARNING: [SYN 201-103] Legalizing function name 'reconstruct_complex_' to 'reconstruct_complex_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'separation'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 122.116 seconds; current allocated memory: 230.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.074 seconds; current allocated memory: 231.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.512 seconds; current allocated memory: 232.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.343 seconds; current allocated memory: 234.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L2_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L2_wlo_168' consists of the following:
	'mul' operation of DSP[490] ('mul_ln728', dnn/dnn.cpp:628) [487]  (3.36 ns)
	'add' operation of DSP[490] ('add_ln1192', dnn/dnn.cpp:628) [490]  (3.02 ns)
	'add' operation of DSP[498] ('add_ln1192_52', dnn/dnn.cpp:628) [498]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.669 seconds; current allocated memory: 238.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.254 seconds; current allocated memory: 242.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L3_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 30.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L3_wlo_168' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1118_49', dnn/dnn.cpp:644) [635]  (3.36 ns)
	'add' operation of DSP[639] ('add_ln1192_51', dnn/dnn.cpp:644) [639]  (3.02 ns)
	'store' operation ('y_L3_V_addr_write_ln646', dnn/dnn.cpp:646) of variable 'trunc_ln708_s', dnn/dnn.cpp:644 on array 'y_L3_V' [642]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.412 seconds; current allocated memory: 244.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.924 seconds; current allocated memory: 246.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reconstruction'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.834 seconds; current allocated memory: 246.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 246.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'denormalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DNN_wlo_168' consists of the following:
	'mul' operation of DSP[361] ('r.V', dnn/dnn.cpp:655->dnn/dnn.cpp:714) [356]  (3.36 ns)
	'add' operation of DSP[361] ('ret.V', dnn/dnn.cpp:655->dnn/dnn.cpp:714) [361]  (3.02 ns)
	'store' operation ('denorm_DNN_V_addr_write_ln655', dnn/dnn.cpp:655->dnn/dnn.cpp:714) of variable 'trunc_ln', dnn/dnn.cpp:655->dnn/dnn.cpp:714 on array 'denorm_DNN.V', dnn/dnn.cpp:700 [364]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 247.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.769 seconds; current allocated memory: 248.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_fpext_32ns_64_2_1' to 'DNN_wlo_168_fpextbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fpextbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'separate_complex_wlo'.
INFO: [HLS 200-111]  Elapsed time: 2.662 seconds; current allocated memory: 250.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_168_mean_in_V' to 'normalize_wlo_168cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_168_std_in_V' to 'normalize_wlo_168dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_sdiv_35ns_14ns_21_39_1' to 'DNN_wlo_168_sdiv_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_sdiv_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 4.682 seconds; current allocated memory: 277.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L2_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_BIAS_V' to 'L2_wlo_168_L1_BIAfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_0' to 'L2_wlo_168_L1_WEIg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_1' to 'L2_wlo_168_L1_WEIhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_2' to 'L2_wlo_168_L1_WEIibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_3' to 'L2_wlo_168_L1_WEIjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_4' to 'L2_wlo_168_L1_WEIkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_5' to 'L2_wlo_168_L1_WEIlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_6' to 'L2_wlo_168_L1_WEImb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_7' to 'L2_wlo_168_L1_WEIncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_8' to 'L2_wlo_168_L1_WEIocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_9' to 'L2_wlo_168_L1_WEIpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_10' to 'L2_wlo_168_L1_WEIqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_11' to 'L2_wlo_168_L1_WEIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_12' to 'L2_wlo_168_L1_WEIsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_13' to 'L2_wlo_168_L1_WEItde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_14' to 'L2_wlo_168_L1_WEIudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_15' to 'L2_wlo_168_L1_WEIvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_16' to 'L2_wlo_168_L1_WEIwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_17' to 'L2_wlo_168_L1_WEIxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_18' to 'L2_wlo_168_L1_WEIyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_19' to 'L2_wlo_168_L1_WEIzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_20' to 'L2_wlo_168_L1_WEIAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_21' to 'L2_wlo_168_L1_WEIBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_22' to 'L2_wlo_168_L1_WEICeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_23' to 'L2_wlo_168_L1_WEIDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_24' to 'L2_wlo_168_L1_WEIEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_25' to 'L2_wlo_168_L1_WEIFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_26' to 'L2_wlo_168_L1_WEIGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_27' to 'L2_wlo_168_L1_WEIHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_28' to 'L2_wlo_168_L1_WEIIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_29' to 'L2_wlo_168_L1_WEIJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_30' to 'L2_wlo_168_L1_WEIKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_31' to 'L2_wlo_168_L1_WEILf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_32' to 'L2_wlo_168_L1_WEIMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_33' to 'L2_wlo_168_L1_WEINgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_34' to 'L2_wlo_168_L1_WEIOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_35' to 'L2_wlo_168_L1_WEIPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_36' to 'L2_wlo_168_L1_WEIQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_37' to 'L2_wlo_168_L1_WEIRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_38' to 'L2_wlo_168_L1_WEIShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_39' to 'L2_wlo_168_L1_WEIThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_40' to 'L2_wlo_168_L1_WEIUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_41' to 'L2_wlo_168_L1_WEIVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_42' to 'L2_wlo_168_L1_WEIWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_43' to 'L2_wlo_168_L1_WEIXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_44' to 'L2_wlo_168_L1_WEIYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_45' to 'L2_wlo_168_L1_WEIZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_46' to 'L2_wlo_168_L1_WEI0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_47' to 'L2_wlo_168_L1_WEI1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_48' to 'L2_wlo_168_L1_WEI2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_49' to 'L2_wlo_168_L1_WEI3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_50' to 'L2_wlo_168_L1_WEI4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_51' to 'L2_wlo_168_L1_WEI5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_52' to 'L2_wlo_168_L1_WEI6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_53' to 'L2_wlo_168_L1_WEI7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_54' to 'L2_wlo_168_L1_WEI8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_55' to 'L2_wlo_168_L1_WEI9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_56' to 'L2_wlo_168_L1_WEIbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_57' to 'L2_wlo_168_L1_WEIbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_58' to 'L2_wlo_168_L1_WEIbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_59' to 'L2_wlo_168_L1_WEIbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_60' to 'L2_wlo_168_L1_WEIbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_61' to 'L2_wlo_168_L1_WEIbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_62' to 'L2_wlo_168_L1_WEIbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_63' to 'L2_wlo_168_L1_WEIbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_64' to 'L2_wlo_168_L1_WEIbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_65' to 'L2_wlo_168_L1_WEIbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_66' to 'L2_wlo_168_L1_WEIbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_67' to 'L2_wlo_168_L1_WEIbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_68' to 'L2_wlo_168_L1_WEIbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_69' to 'L2_wlo_168_L1_WEIbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_70' to 'L2_wlo_168_L1_WEIbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_71' to 'L2_wlo_168_L1_WEIbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_72' to 'L2_wlo_168_L1_WEIbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_73' to 'L2_wlo_168_L1_WEIbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_74' to 'L2_wlo_168_L1_WEIbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_75' to 'L2_wlo_168_L1_WEIbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_76' to 'L2_wlo_168_L1_WEIbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_77' to 'L2_wlo_168_L1_WEIbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_78' to 'L2_wlo_168_L1_WEIbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_79' to 'L2_wlo_168_L1_WEIbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_80' to 'L2_wlo_168_L1_WEIbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_81' to 'L2_wlo_168_L1_WEIbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_82' to 'L2_wlo_168_L1_WEIbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_83' to 'L2_wlo_168_L1_WEIbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_84' to 'L2_wlo_168_L1_WEIbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_85' to 'L2_wlo_168_L1_WEIbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_86' to 'L2_wlo_168_L1_WEIbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_87' to 'L2_wlo_168_L1_WEIbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_88' to 'L2_wlo_168_L1_WEIbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_89' to 'L2_wlo_168_L1_WEIbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_90' to 'L2_wlo_168_L1_WEIbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_91' to 'L2_wlo_168_L1_WEIbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_92' to 'L2_wlo_168_L1_WEIbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_93' to 'L2_wlo_168_L1_WEIbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_94' to 'L2_wlo_168_L1_WEIbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_95' to 'L2_wlo_168_L1_WEIbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_96' to 'L2_wlo_168_L1_WEIbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_97' to 'L2_wlo_168_L1_WEIbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_98' to 'L2_wlo_168_L1_WEIbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_99' to 'L2_wlo_168_L1_WEIbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_100' to 'L2_wlo_168_L1_WEIbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_101' to 'L2_wlo_168_L1_WEIbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_102' to 'L2_wlo_168_L1_WEIbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_103' to 'L2_wlo_168_L1_WEIbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_fcmp_32ns_32ns_1_2_1' to 'DNN_wlo_168_fcmp_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_21s_13s_27s_33_1_1' to 'DNN_wlo_168_mac_mbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_21s_13s_33s_34_1_1' to 'DNN_wlo_168_mac_mbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_21s_13s_34ns_34_1_1' to 'DNN_wlo_168_mac_mbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_21s_12s_34ns_34_1_1' to 'DNN_wlo_168_mac_mb0s' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fcmp_bWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fpextbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mb0s': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbYs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbZs': 37 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L2_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 14.459 seconds; current allocated memory: 293.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L3_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_BIAS_V' to 'L3_wlo_168_L2_BIAb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_0' to 'L3_wlo_168_L2_WEIb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_1' to 'L3_wlo_168_L2_WEIb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_2' to 'L3_wlo_168_L2_WEIb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_3' to 'L3_wlo_168_L2_WEIb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_4' to 'L3_wlo_168_L2_WEIb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_5' to 'L3_wlo_168_L2_WEIb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_6' to 'L3_wlo_168_L2_WEIb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_7' to 'L3_wlo_168_L2_WEIb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_8' to 'L3_wlo_168_L2_WEIcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_9' to 'L3_wlo_168_L2_WEIcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_10' to 'L3_wlo_168_L2_WEIccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_11' to 'L3_wlo_168_L2_WEIcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_12' to 'L3_wlo_168_L2_WEIceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_13' to 'L3_wlo_168_L2_WEIcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_14' to 'L3_wlo_168_L2_WEIcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_15' to 'L3_wlo_168_L2_WEIchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_16' to 'L3_wlo_168_L2_WEIciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_17' to 'L3_wlo_168_L2_WEIcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_18' to 'L3_wlo_168_L2_WEIckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_19' to 'L3_wlo_168_L2_WEIclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_20' to 'L3_wlo_168_L2_WEIcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_21' to 'L3_wlo_168_L2_WEIcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_22' to 'L3_wlo_168_L2_WEIcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_23' to 'L3_wlo_168_L2_WEIcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_24' to 'L3_wlo_168_L2_WEIcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_25' to 'L3_wlo_168_L2_WEIcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_26' to 'L3_wlo_168_L2_WEIcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_27' to 'L3_wlo_168_L2_WEIctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_28' to 'L3_wlo_168_L2_WEIcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_29' to 'L3_wlo_168_L2_WEIcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_30' to 'L3_wlo_168_L2_WEIcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_31' to 'L3_wlo_168_L2_WEIcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_32' to 'L3_wlo_168_L2_WEIcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_33' to 'L3_wlo_168_L2_WEIczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_34' to 'L3_wlo_168_L2_WEIcAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_35' to 'L3_wlo_168_L2_WEIcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_36' to 'L3_wlo_168_L2_WEIcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_37' to 'L3_wlo_168_L2_WEIcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_38' to 'L3_wlo_168_L2_WEIcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_39' to 'L3_wlo_168_L2_WEIcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_40' to 'L3_wlo_168_L2_WEIcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_41' to 'L3_wlo_168_L2_WEIcHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_42' to 'L3_wlo_168_L2_WEIcIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_43' to 'L3_wlo_168_L2_WEIcJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_44' to 'L3_wlo_168_L2_WEIcKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_45' to 'L3_wlo_168_L2_WEIcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_46' to 'L3_wlo_168_L2_WEIcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_47' to 'L3_wlo_168_L2_WEIcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_48' to 'L3_wlo_168_L2_WEIcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_49' to 'L3_wlo_168_L2_WEIcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_50' to 'L3_wlo_168_L2_WEIcQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_51' to 'L3_wlo_168_L2_WEIcRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_9s_21s_25s_29_1_1' to 'DNN_wlo_168_mac_mcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_12s_21s_29s_34_1_1' to 'DNN_wlo_168_mac_mcTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_7s_21s_34ns_34_1_1' to 'DNN_wlo_168_mac_mcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_9s_21s_34ns_34_1_1' to 'DNN_wlo_168_mac_mcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_12s_21s_34ns_34_1_1' to 'DNN_wlo_168_mac_mcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_11s_21s_34ns_34_1_1' to 'DNN_wlo_168_mac_mcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_13s_21s_34ns_34_1_1' to 'DNN_wlo_168_mac_mcYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_8s_21s_34ns_34_1_1' to 'DNN_wlo_168_mac_mcZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_10s_21s_34ns_34_1_1' to 'DNN_wlo_168_mac_mc0C' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mc0C': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcSB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcTB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcUB': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcVB': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcWB': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcXB': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcYC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcZC': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L3_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 16.685 seconds; current allocated memory: 298.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstruct_complex_s'.
INFO: [HLS 200-111]  Elapsed time: 4.301 seconds; current allocated memory: 299.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/LS_stream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/LS_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/DNN_out_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/DNN_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DNN_wlo_168' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mean_o_V' to 'DNN_wlo_168_mean_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_LS_data_V' to 'DNN_wlo_168_LS_dac2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_denorm_DNN_V' to 'DNN_wlo_168_denorc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_13ns_21s_20s_34_1_1' to 'DNN_wlo_168_mac_mc4D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mc4D': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 5.05 seconds; current allocated memory: 319.805 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DNN_wlo_168_sdiv_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_168cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_168dEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_BIAfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEImb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEItde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEICeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEILf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEINgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbxn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbyn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbzo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbAo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbBo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbCo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbDo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbEo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbFp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbGp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbHp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbIp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbJp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbKp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbLp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbNq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbOq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbPq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbQq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_BIAb1s_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb3s_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb6t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb7t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb8t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb9t_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcau_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcbu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIccu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcdu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIceu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcgu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIchv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIciv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcjv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIckv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIclv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcmv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcnw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcow_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcpw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcqw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcrw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcsw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIctx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcux_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcvx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcwx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcxx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcyx_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIczy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcAy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcBy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcCy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcDy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcEy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcFz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcGz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcHz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcIz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcJz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcKz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcLz_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcMA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcNA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcOA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcPA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcQA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcRA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_168_std_o_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_168_mean_c1C_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_LS_dac2C_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_y_L3_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_denorc3C_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:08 ; elapsed = 00:05:02 . Memory (MB): peak = 451.180 ; gain = 383.438
INFO: [VHDL 208-304] Generating VHDL RTL for DNN_wlo_168.
INFO: [VLOG 209-307] Generating Verilog RTL for DNN_wlo_168.
INFO: [HLS 200-112] Total elapsed time: 302.416 seconds; peak allocated memory: 319.805 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dnn/dnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 185.191 ; gain = 93.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 185.191 ; gain = 93.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:01:20 . Memory (MB): peak = 198.582 ; gain = 107.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_168' (dnn/dnn.cpp:630) automatically.
INFO: [XFORM 203-602] Inlining function 'normalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:706) automatically.
INFO: [XFORM 203-602] Inlining function 'L3_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:711) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:714) automatically.
WARNING: [SYNCHK 200-23] dnn/dnn.cpp:666: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:01:22 . Memory (MB): peak = 198.582 ; gain = 107.086
INFO: [XFORM 203-1101] Packing variable 'DNN_out.V.data' (dnn/dnn.cpp:680) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'LS_stream.V.data' (dnn/dnn.cpp:680) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_3' (dnn/dnn.cpp:638) in function 'L3_wlo_168' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer_2' (dnn/dnn.cpp:622) in function 'L2_wlo_168' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L3' (dnn/dnn.cpp:643) in function 'L3_wlo_168' completely with a factor of 52.
INFO: [HLS 200-489] Unrolling loop 'weighted_sum_L2' (dnn/dnn.cpp:627) in function 'L2_wlo_168' completely with a factor of 104.
INFO: [XFORM 203-101] Partitioning array 'L1_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L2_WEIGHTS.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V' (dnn/dnn.cpp:692) in dimension 1 with a block factor 52.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V' (dnn/dnn.cpp:695) in dimension 1 with a block factor 26.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.0' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.1' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.2' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.3' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.4' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.5' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.6' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.7' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.8' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.9' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.10' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.11' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.12' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.13' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.14' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.15' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.16' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.17' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.18' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.19' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.20' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.21' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.22' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.23' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.24' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.25' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.26' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.27' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.28' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.29' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.30' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.31' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.32' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.33' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.34' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.35' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.36' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.37' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.38' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.39' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.40' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.41' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.42' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.43' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.44' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.45' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.46' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.47' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.48' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.49' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.50' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'norm_LS_data.V.51' (dnn/dnn.cpp:692) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.0' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.1' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.2' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.3' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.4' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.5' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.6' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.7' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.8' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.9' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.10' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.11' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.12' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.13' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.14' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.15' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.16' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.17' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.18' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.19' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.20' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.21' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.22' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.23' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.24' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y_L2.V.25' (dnn/dnn.cpp:695) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.0' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.1' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.2' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.3' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.4' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.5' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.6' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.7' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.8' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.9' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.10' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.11' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.12' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.13' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.14' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.15' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.16' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.17' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.18' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.19' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.20' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.21' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.22' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.23' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.24' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.25' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.26' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.27' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.28' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.29' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.30' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.31' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.32' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.33' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.34' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.35' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.36' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.37' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.38' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.39' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.40' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.41' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.42' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.43' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.44' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.45' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.46' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.47' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.48' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.49' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.50' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'norm_LS_data.V.51' (dnn/dnn.cpp:692) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.0' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.1' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.2' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.3' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.4' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.5' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.6' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.7' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.8' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.9' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.10' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.11' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.12' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.13' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.14' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.15' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.16' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.17' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.18' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.19' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.20' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.21' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.22' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.23' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.24' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y_L2.V.25' (dnn/dnn.cpp:695) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_wlo_168' (dnn/dnn.cpp:630) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_wlo_168' into 'DNN_wlo_168' (dnn/dnn.cpp:714) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:604:39) to (dnn/dnn.cpp:604:33) in function 'separate_complex_wlo_168'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:661:43) to (dnn/dnn.cpp:661:37) in function 'reconstruct_complex_wlo_168'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dnn/dnn.cpp:622:36) to (dnn/dnn.cpp:630:18) in function 'L2_wlo_168'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:32 . Memory (MB): peak = 223.727 ; gain = 132.230
WARNING: [XFORM 203-631] Renaming function 'separate_complex_wlo_168' to 'separate_complex_wlo' (dnn/dnn.cpp:601)
WARNING: [XFORM 203-631] Renaming function 'reconstruct_complex_wlo_168' to 'reconstruct_complex_' (dnn/dnn.cpp:659)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:38 . Memory (MB): peak = 283.004 ; gain = 191.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DNN_wlo_168' ...
WARNING: [SYN 201-103] Legalizing function name 'reconstruct_complex_' to 'reconstruct_complex_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'separation'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.298 seconds; current allocated memory: 223.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 223.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 225.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.692 seconds; current allocated memory: 227.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L2_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L2_wlo_168' consists of the following:
	'mul' operation of DSP[490] ('mul_ln728', dnn/dnn.cpp:628) [487]  (3.36 ns)
	'add' operation of DSP[490] ('add_ln1192', dnn/dnn.cpp:628) [490]  (3.02 ns)
	'add' operation of DSP[498] ('add_ln1192_52', dnn/dnn.cpp:628) [498]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.874 seconds; current allocated memory: 230.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.082 seconds; current allocated memory: 235.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L3_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 30.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'L3_wlo_168' consists of the following:
	'mul' operation of DSP[639] ('mul_ln1118_50', dnn/dnn.cpp:644) [635]  (3.36 ns)
	'add' operation of DSP[639] ('add_ln1192_51', dnn/dnn.cpp:644) [639]  (3.02 ns)
	'store' operation ('y_L3_V_addr_write_ln646', dnn/dnn.cpp:646) of variable 'trunc_ln708_s', dnn/dnn.cpp:644 on array 'y_L3_V' [642]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.059 seconds; current allocated memory: 236.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 238.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reconstruction'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.435 seconds; current allocated memory: 238.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 239.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'denormalization'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'DNN_wlo_168' consists of the following:
	'mul' operation of DSP[361] ('r.V', dnn/dnn.cpp:655->dnn/dnn.cpp:714) [356]  (3.36 ns)
	'add' operation of DSP[361] ('ret.V', dnn/dnn.cpp:655->dnn/dnn.cpp:714) [361]  (3.02 ns)
	'store' operation ('denorm_DNN_V_addr_write_ln655', dnn/dnn.cpp:655->dnn/dnn.cpp:714) of variable 'trunc_ln', dnn/dnn.cpp:655->dnn/dnn.cpp:714 on array 'denorm_DNN.V', dnn/dnn.cpp:700 [364]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 239.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 241.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separate_complex_wlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_fpext_32ns_64_2_1' to 'DNN_wlo_168_fpextbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fpextbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'separate_complex_wlo'.
INFO: [HLS 200-111]  Elapsed time: 1.713 seconds; current allocated memory: 242.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_168_mean_in_V' to 'normalize_wlo_168cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'normalize_wlo_168_std_in_V' to 'normalize_wlo_168dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_sdiv_27ns_11ns_16_31_1' to 'DNN_wlo_168_sdiv_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_sdiv_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 2.971 seconds; current allocated memory: 269.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L2_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_BIAS_V' to 'L2_wlo_168_L1_BIAfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_0' to 'L2_wlo_168_L1_WEIg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_1' to 'L2_wlo_168_L1_WEIhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_2' to 'L2_wlo_168_L1_WEIibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_3' to 'L2_wlo_168_L1_WEIjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_4' to 'L2_wlo_168_L1_WEIkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_5' to 'L2_wlo_168_L1_WEIlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_6' to 'L2_wlo_168_L1_WEImb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_7' to 'L2_wlo_168_L1_WEIncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_8' to 'L2_wlo_168_L1_WEIocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_9' to 'L2_wlo_168_L1_WEIpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_10' to 'L2_wlo_168_L1_WEIqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_11' to 'L2_wlo_168_L1_WEIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_12' to 'L2_wlo_168_L1_WEIsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_13' to 'L2_wlo_168_L1_WEItde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_14' to 'L2_wlo_168_L1_WEIudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_15' to 'L2_wlo_168_L1_WEIvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_16' to 'L2_wlo_168_L1_WEIwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_17' to 'L2_wlo_168_L1_WEIxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_18' to 'L2_wlo_168_L1_WEIyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_19' to 'L2_wlo_168_L1_WEIzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_20' to 'L2_wlo_168_L1_WEIAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_21' to 'L2_wlo_168_L1_WEIBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_22' to 'L2_wlo_168_L1_WEICeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_23' to 'L2_wlo_168_L1_WEIDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_24' to 'L2_wlo_168_L1_WEIEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_25' to 'L2_wlo_168_L1_WEIFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_26' to 'L2_wlo_168_L1_WEIGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_27' to 'L2_wlo_168_L1_WEIHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_28' to 'L2_wlo_168_L1_WEIIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_29' to 'L2_wlo_168_L1_WEIJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_30' to 'L2_wlo_168_L1_WEIKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_31' to 'L2_wlo_168_L1_WEILf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_32' to 'L2_wlo_168_L1_WEIMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_33' to 'L2_wlo_168_L1_WEINgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_34' to 'L2_wlo_168_L1_WEIOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_35' to 'L2_wlo_168_L1_WEIPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_36' to 'L2_wlo_168_L1_WEIQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_37' to 'L2_wlo_168_L1_WEIRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_38' to 'L2_wlo_168_L1_WEIShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_39' to 'L2_wlo_168_L1_WEIThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_40' to 'L2_wlo_168_L1_WEIUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_41' to 'L2_wlo_168_L1_WEIVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_42' to 'L2_wlo_168_L1_WEIWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_43' to 'L2_wlo_168_L1_WEIXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_44' to 'L2_wlo_168_L1_WEIYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_45' to 'L2_wlo_168_L1_WEIZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_46' to 'L2_wlo_168_L1_WEI0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_47' to 'L2_wlo_168_L1_WEI1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_48' to 'L2_wlo_168_L1_WEI2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_49' to 'L2_wlo_168_L1_WEI3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_50' to 'L2_wlo_168_L1_WEI4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_51' to 'L2_wlo_168_L1_WEI5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_52' to 'L2_wlo_168_L1_WEI6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_53' to 'L2_wlo_168_L1_WEI7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_54' to 'L2_wlo_168_L1_WEI8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_55' to 'L2_wlo_168_L1_WEI9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_56' to 'L2_wlo_168_L1_WEIbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_57' to 'L2_wlo_168_L1_WEIbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_58' to 'L2_wlo_168_L1_WEIbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_59' to 'L2_wlo_168_L1_WEIbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_60' to 'L2_wlo_168_L1_WEIbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_61' to 'L2_wlo_168_L1_WEIbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_62' to 'L2_wlo_168_L1_WEIbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_63' to 'L2_wlo_168_L1_WEIbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_64' to 'L2_wlo_168_L1_WEIbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_65' to 'L2_wlo_168_L1_WEIbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_66' to 'L2_wlo_168_L1_WEIbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_67' to 'L2_wlo_168_L1_WEIbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_68' to 'L2_wlo_168_L1_WEIbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_69' to 'L2_wlo_168_L1_WEIbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_70' to 'L2_wlo_168_L1_WEIbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_71' to 'L2_wlo_168_L1_WEIbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_72' to 'L2_wlo_168_L1_WEIbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_73' to 'L2_wlo_168_L1_WEIbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_74' to 'L2_wlo_168_L1_WEIbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_75' to 'L2_wlo_168_L1_WEIbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_76' to 'L2_wlo_168_L1_WEIbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_77' to 'L2_wlo_168_L1_WEIbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_78' to 'L2_wlo_168_L1_WEIbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_79' to 'L2_wlo_168_L1_WEIbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_80' to 'L2_wlo_168_L1_WEIbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_81' to 'L2_wlo_168_L1_WEIbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_82' to 'L2_wlo_168_L1_WEIbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_83' to 'L2_wlo_168_L1_WEIbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_84' to 'L2_wlo_168_L1_WEIbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_85' to 'L2_wlo_168_L1_WEIbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_86' to 'L2_wlo_168_L1_WEIbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_87' to 'L2_wlo_168_L1_WEIbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_88' to 'L2_wlo_168_L1_WEIbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_89' to 'L2_wlo_168_L1_WEIbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_90' to 'L2_wlo_168_L1_WEIbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_91' to 'L2_wlo_168_L1_WEIbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_92' to 'L2_wlo_168_L1_WEIbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_93' to 'L2_wlo_168_L1_WEIbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_94' to 'L2_wlo_168_L1_WEIbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_95' to 'L2_wlo_168_L1_WEIbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_96' to 'L2_wlo_168_L1_WEIbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_97' to 'L2_wlo_168_L1_WEIbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_98' to 'L2_wlo_168_L1_WEIbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_99' to 'L2_wlo_168_L1_WEIbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_100' to 'L2_wlo_168_L1_WEIbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_101' to 'L2_wlo_168_L1_WEIbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_102' to 'L2_wlo_168_L1_WEIbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L2_wlo_168_L1_WEIGHTS_V_103' to 'L2_wlo_168_L1_WEIbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_fcmp_32ns_32ns_1_2_1' to 'DNN_wlo_168_fcmp_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_10s_21s_25_1_1' to 'DNN_wlo_168_mac_mbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_10s_25s_26_1_1' to 'DNN_wlo_168_mac_mbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_10s_26ns_26_1_1' to 'DNN_wlo_168_mac_mbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_9s_26ns_26_1_1' to 'DNN_wlo_168_mac_mb0s' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fcmp_bWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_fpextbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mb0s': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbYs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbZs': 37 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L2_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 9.826 seconds; current allocated memory: 285.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L3_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_BIAS_V' to 'L3_wlo_168_L2_BIAb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_0' to 'L3_wlo_168_L2_WEIb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_1' to 'L3_wlo_168_L2_WEIb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_2' to 'L3_wlo_168_L2_WEIb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_3' to 'L3_wlo_168_L2_WEIb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_4' to 'L3_wlo_168_L2_WEIb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_5' to 'L3_wlo_168_L2_WEIb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_6' to 'L3_wlo_168_L2_WEIb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_7' to 'L3_wlo_168_L2_WEIb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_8' to 'L3_wlo_168_L2_WEIcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_9' to 'L3_wlo_168_L2_WEIcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_10' to 'L3_wlo_168_L2_WEIccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_11' to 'L3_wlo_168_L2_WEIcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_12' to 'L3_wlo_168_L2_WEIceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_13' to 'L3_wlo_168_L2_WEIcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_14' to 'L3_wlo_168_L2_WEIcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_15' to 'L3_wlo_168_L2_WEIchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_16' to 'L3_wlo_168_L2_WEIciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_17' to 'L3_wlo_168_L2_WEIcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_18' to 'L3_wlo_168_L2_WEIckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_19' to 'L3_wlo_168_L2_WEIclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_20' to 'L3_wlo_168_L2_WEIcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_21' to 'L3_wlo_168_L2_WEIcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_22' to 'L3_wlo_168_L2_WEIcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_23' to 'L3_wlo_168_L2_WEIcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_24' to 'L3_wlo_168_L2_WEIcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_25' to 'L3_wlo_168_L2_WEIcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_26' to 'L3_wlo_168_L2_WEIcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_27' to 'L3_wlo_168_L2_WEIctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_28' to 'L3_wlo_168_L2_WEIcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_29' to 'L3_wlo_168_L2_WEIcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_30' to 'L3_wlo_168_L2_WEIcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_31' to 'L3_wlo_168_L2_WEIcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_32' to 'L3_wlo_168_L2_WEIcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_33' to 'L3_wlo_168_L2_WEIczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_34' to 'L3_wlo_168_L2_WEIcAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_35' to 'L3_wlo_168_L2_WEIcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_36' to 'L3_wlo_168_L2_WEIcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_37' to 'L3_wlo_168_L2_WEIcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_38' to 'L3_wlo_168_L2_WEIcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_39' to 'L3_wlo_168_L2_WEIcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_40' to 'L3_wlo_168_L2_WEIcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_41' to 'L3_wlo_168_L2_WEIcHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_42' to 'L3_wlo_168_L2_WEIcIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_43' to 'L3_wlo_168_L2_WEIcJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_44' to 'L3_wlo_168_L2_WEIcKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_45' to 'L3_wlo_168_L2_WEIcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_46' to 'L3_wlo_168_L2_WEIcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_47' to 'L3_wlo_168_L2_WEIcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_48' to 'L3_wlo_168_L2_WEIcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_49' to 'L3_wlo_168_L2_WEIcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_50' to 'L3_wlo_168_L2_WEIcQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'L3_wlo_168_L2_WEIGHTS_V_51' to 'L3_wlo_168_L2_WEIcRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_6s_19s_22_1_1' to 'DNN_wlo_168_mac_mcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_9s_22s_26_1_1' to 'DNN_wlo_168_mac_mcTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_4s_26ns_26_1_1' to 'DNN_wlo_168_mac_mcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_6s_26ns_26_1_1' to 'DNN_wlo_168_mac_mcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_8s_26ns_26_1_1' to 'DNN_wlo_168_mac_mcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_5s_26ns_26_1_1' to 'DNN_wlo_168_mac_mcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_16s_7s_26ns_26_1_1' to 'DNN_wlo_168_mac_mcYC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mb0s': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mbZs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcSB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcTB': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcUB': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcVB': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcWB': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcXB': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mcYC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L3_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 10.942 seconds; current allocated memory: 290.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstruct_complex_s'.
INFO: [HLS 200-111]  Elapsed time: 2.605 seconds; current allocated memory: 291.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_wlo_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/LS_stream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/LS_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/DNN_out_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_wlo_168/DNN_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DNN_wlo_168' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mean_o_V' to 'DNN_wlo_168_mean_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_LS_data_V' to 'DNN_wlo_168_LS_dac0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_denorm_DNN_V' to 'DNN_wlo_168_denorc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_wlo_168_mac_muladd_10ns_16s_14s_26_1_1' to 'DNN_wlo_168_mac_mc2C' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_wlo_168_mac_mc2C': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_wlo_168'.
INFO: [HLS 200-111]  Elapsed time: 3.186 seconds; current allocated memory: 312.070 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DNN_wlo_168_sdiv_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_168cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'normalize_wlo_168dEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_BIAfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEImb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEItde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEICeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEILf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEINgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEI9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbxn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbyn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbzo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbAo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbBo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbCo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbDo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbEo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbFp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbGp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbHp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbIp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbJp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbKp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbLp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbNq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbOq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbPq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbQq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L2_wlo_168_L1_WEIbVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_BIAb1s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb3s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb6t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb7t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb8t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIb9t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcau_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcbu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIccu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcdu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIceu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcgu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIchv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIciv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcjv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIckv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIclv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcmv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcnw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcow_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcpw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcqw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcrw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcsw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIctx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcux_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcvx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcwx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcxx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcyx_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIczy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcAy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcBy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcCy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcDy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcEy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcFz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcGz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcHz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcIz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcJz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcKz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcLz_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcMA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcNA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcOA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcPA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcQA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'L3_wlo_168_L2_WEIcRA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_168_std_o_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'DNN_wlo_168_mean_cZC_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_LS_dac0C_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_y_L3_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DNN_wlo_168_denorc1C_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:03:59 . Memory (MB): peak = 443.094 ; gain = 351.598
INFO: [VHDL 208-304] Generating VHDL RTL for DNN_wlo_168.
INFO: [VLOG 209-307] Generating Verilog RTL for DNN_wlo_168.
INFO: [HLS 200-112] Total elapsed time: 239.327 seconds; peak allocated memory: 312.070 MB.
