// Seed: 4069845112
module module_0 (
    output wand id_0,
    input  tri  id_1
);
  parameter id_3 = 1;
  wire id_4;
  ;
  assign module_1.id_7 = 0;
  genvar id_5;
  supply1 id_6 = 1;
endmodule
module module_1 (
    input tri1 id_0
    , id_16,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3
    , id_17,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    output tri id_7,
    output wand id_8,
    input supply0 id_9,
    output wand id_10,
    output wor id_11,
    output wire id_12,
    input wire id_13,
    input wire id_14
);
  xnor primCall (
      id_12,
      id_33,
      id_2,
      id_19,
      id_5,
      id_28,
      id_42,
      id_29,
      id_32,
      id_40,
      id_13,
      id_38,
      id_39,
      id_26,
      id_31,
      id_16,
      id_6,
      id_3,
      id_27,
      id_17,
      id_9,
      id_25,
      id_14,
      id_30,
      id_4,
      id_34,
      id_21,
      id_18,
      id_23,
      id_0,
      id_35,
      id_37
  );
  bit
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42;
  generate
    for (id_43 = id_31; -1; id_32 = -1'b0) begin : LABEL_0
      if (~1) begin : LABEL_1
        logic [-1 : -1] id_44;
      end else if (1) begin : LABEL_2
        wire id_45;
        ;
      end
    end
  endgenerate
  module_0 modCall_1 (
      id_11,
      id_1
  );
endmodule
