<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1460541921485" xml:lang="en-us">
	
	
	<title class="- topic/title " id="TitleAuxiliaryFaultStatusRegister0_EL3">AFSR0_EL3, Auxiliary Fault Status Register 0, EL3</title>
	<shortdesc class="- topic/shortdesc ">AFSR0_EL3 provides additional <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> fault status information for
		exceptions that are taken to EL3. In the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph> core, no additional information is provided for these exceptions.
		Therefore this register is not used.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
		
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">AFSR0_EL3 is a 32-bit register, and is part of:</p>
			<ul class="- topic/ul " id="ul_w5l_cnd_cv">
				<li class="- topic/li ">The Exception and fault handling registers functional group.</li>
				<li class="- topic/li ">The Security registers functional group.</li>
				<li class="- topic/li ">The <term class="- topic/term " outputclass="archterm">IMPLEMENTATION
						DEFINED</term> functional group.</li>
			</ul>
			<fig class="- topic/fig " id="fig_l1q_tx4_mv">
				<title class="- topic/title ">AFSR0_EL3 bit assignments</title>
				<image class="- topic/image " href="joh1460536465889.svg" id="image_yfq_txw_nv" placement="inline">
					<alt class="- topic/alt ">AFSR0_EL3 bit assignments</alt>
				</image>
			</fig>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [31:0]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "/>
								<dd class="- topic/dd ">Reserved, <term class="- topic/term " outputclass="archterm">RES0</term>.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">There are no configuration notes.</p>
						<p class="- topic/p ">Bit fields and details that are not provided in this
							description are architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
					</dd>
				</dlentry>
			</dl>
		</section>
	</refbody>
</reference>