{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696946732854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696946732855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 11:05:32 2023 " "Processing started: Tue Oct 10 11:05:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696946732855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696946732855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696946732855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696946733064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696946733064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_gate-nome_arch " "Found design unit 1: nand_gate-nome_arch" {  } { { "nand_gate.vhd" "" { Text "/home/roberto.se/ELD_PROJ/AULA_18/nand_gate_restored/nand_gate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696946740575 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_gate " "Found entity 1: nand_gate" {  } { { "nand_gate.vhd" "" { Text "/home/roberto.se/ELD_PROJ/AULA_18/nand_gate_restored/nand_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696946740575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696946740575 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "nand_gate work exercico_yz.vhd(4) " "VHDL Primary Unit Declaration error at exercico_yz.vhd(4): primary unit \"nand_gate\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../AULA_19/exercico_yz.vhd" "" { Text "/home/roberto.se/ELD_PROJ/AULA_19/exercico_yz.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1696946740576 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "nand_gate nand_gate.vhd(4) " "HDL error at nand_gate.vhd(4): see declaration for object \"nand_gate\"" {  } { { "nand_gate.vhd" "" { Text "/home/roberto.se/ELD_PROJ/AULA_18/nand_gate_restored/nand_gate.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696946740576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roberto.se/ELD_PROJ/AULA_19/exercico_yz.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/roberto.se/ELD_PROJ/AULA_19/exercico_yz.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696946740576 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "nand_gate work exercicio_yz.vhd(4) " "VHDL Primary Unit Declaration error at exercicio_yz.vhd(4): primary unit \"nand_gate\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../AULA_19/exercicio_yz.vhd" "" { Text "/home/roberto.se/ELD_PROJ/AULA_19/exercicio_yz.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1696946740577 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "nand_gate nand_gate.vhd(4) " "HDL error at nand_gate.vhd(4): see declaration for object \"nand_gate\"" {  } { { "nand_gate.vhd" "" { Text "/home/roberto.se/ELD_PROJ/AULA_18/nand_gate_restored/nand_gate.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696946740577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roberto.se/ELD_PROJ/AULA_19/exercicio_yz.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/roberto.se/ELD_PROJ/AULA_19/exercicio_yz.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696946740577 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696946740661 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 10 11:05:40 2023 " "Processing ended: Tue Oct 10 11:05:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696946740661 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696946740661 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696946740661 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696946740661 ""}
