Protel Design System Design Rule Check
PCB File : E:\Workspace\PCBAProject\TemperatureTransducer\betaV2.3.PcbDoc
Date     : 2022/2/17
Time     : 17:27:21

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Pad R61-1(30.353mm,31.115mm) on Multi-Layer And Polygon Track (24.511mm,30.988mm)(29.406mm,30.988mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.175mm < 0.254mm) Between Pad R61-1(30.353mm,31.115mm) on Multi-Layer And Polygon Track (25.019mm,31.496mm)(29.477mm,31.496mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.254mm) Between Pad R61-1(30.353mm,31.115mm) on Multi-Layer And Polygon Track (25.527mm,32.004mm)(30.002mm,32.004mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.137mm < 0.254mm) Between Pad R61-1(30.353mm,31.115mm) on Multi-Layer And Polygon Track (26.543mm,26.924mm)(29.895mm,30.276mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.254mm) Between Pad R61-1(30.353mm,31.115mm) on Multi-Layer And Polygon Track (29.464mm,29.845mm)(29.464mm,30.764mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.254mm) Between Pad R61-1(30.353mm,31.115mm) on Multi-Layer And Polygon Track (29.464mm,31.466mm)(29.464mm,33.304mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.175mm < 0.254mm) Between Pad R61-1(30.353mm,31.115mm) on Multi-Layer And Polygon Track (29.972mm,31.991mm)(29.972mm,32.779mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Pad R61-1(30.353mm,31.115mm) on Multi-Layer And Polygon Track (30.48mm,32.062mm)(30.48mm,32.708mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.187mm < 0.254mm) Between Pad R61-1(30.353mm,31.115mm) on Multi-Layer And Polygon Track (30.704mm,32.004mm)(31.623mm,32.004mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.137mm < 0.254mm) Between Pad R61-1(30.353mm,31.115mm) on Multi-Layer And Polygon Track (31.192mm,31.573mm)(32.258mm,32.639mm) on Bottom Layer 
Rule Violations :10

Processing Rule : Short-Circuit Constraint (Allowed=Yes) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.203mm) (Max=1.016mm) (Preferred=0.203mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad C10-1(43.274mm,46.101mm) on Top Layer And Via (41.91mm,45.085mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad C10-1(43.274mm,46.101mm) on Top Layer And Via (41.91mm,45.974mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad C10-1(43.274mm,46.101mm) on Top Layer And Via (41.91mm,46.863mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad C18-1(55.769mm,36.576mm) on Top Layer And Via (56.896mm,35.306mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.254mm) Between Pad C18-1(55.769mm,36.576mm) on Top Layer And Via (56.896mm,36.576mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad C18-2(53.721mm,36.576mm) on Top Layer And Via (52.959mm,37.973mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad C22-1(36.449mm,26.162mm) on Top Layer And Via (37.719mm,25.146mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad C22-1(36.449mm,26.162mm) on Top Layer And Via (37.719mm,26.035mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad C22-2(34.401mm,26.162mm) on Top Layer And Via (33.274mm,24.892mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C22-2(34.401mm,26.162mm) on Top Layer And Via (34.036mm,24.892mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C28-1(68.707mm,94.869mm) on Top Layer And Via (68.326mm,92.964mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C28-2(66.007mm,94.869mm) on Top Layer And Via (66.294mm,92.964mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C29-1(68.326mm,91.567mm) on Top Layer And Via (68.326mm,92.964mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C29-2(66.278mm,91.567mm) on Top Layer And Via (66.294mm,92.964mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C30-2(60.96mm,82.804mm) on Top Layer And Via (60.833mm,84.201mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C31-2(60.984mm,76.2mm) on Top Layer And Via (60.96mm,77.47mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad C3-2(34.671mm,85.217mm) on Top Layer And Via (36.068mm,84.582mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad C3-2(34.671mm,85.217mm) on Top Layer And Via (36.068mm,85.344mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad C3-2(34.671mm,85.217mm) on Top Layer And Via (36.068mm,85.979mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C32-2(60.833mm,86.106mm) on Top Layer And Via (60.833mm,84.201mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C33-1(63.557mm,79.375mm) on Top Layer And Via (63.5mm,81.28mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C33-2(60.857mm,79.375mm) on Top Layer And Via (60.96mm,77.47mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.009mm < 0.254mm) Between Pad C36-2(19.812mm,66.167mm) on Top Layer And Via (19.812mm,67.429mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.009mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad C37-2(19.828mm,68.707mm) on Top Layer And Via (19.812mm,67.429mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C39-2(19.812mm,73.787mm) on Top Layer And Via (19.812mm,75.057mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C40-2(19.812mm,76.327mm) on Top Layer And Via (19.812mm,75.057mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C45-2(19.812mm,86.487mm) on Top Layer And Via (19.514mm,87.884mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C47-2(56.912mm,67.31mm) on Top Layer And Via (57.404mm,65.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.005mm < 0.254mm) Between Pad C49-1(59.944mm,55.88mm) on Top Layer And Via (61.214mm,55.88mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.005mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C50-1(50.165mm,48.26mm) on Top Layer And Via (50.165mm,46.355mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C50-2(52.865mm,48.26mm) on Top Layer And Via (52.832mm,46.355mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C54-2(19.955mm,42.037mm) on Top Layer And Via (19.955mm,40.767mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C55-2(19.955mm,39.497mm) on Top Layer And Via (19.955mm,40.767mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C57-2(19.939mm,34.417mm) on Top Layer And Via (19.939mm,33.147mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C58-2(19.939mm,31.877mm) on Top Layer And Via (19.939mm,33.147mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.254mm) Between Pad C59-2(62.341mm,55.88mm) on Top Layer And Via (61.214mm,55.88mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C60-1(52.594mm,45.085mm) on Top Layer And Via (52.832mm,46.355mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C60-2(50.546mm,45.085mm) on Top Layer And Via (50.165mm,46.355mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C62-1(34.433mm,57.912mm) on Top Layer And Via (34.417mm,59.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C64-2(29.575mm,46.355mm) on Top Layer And Via (29.591mm,48.26mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C64-2(29.575mm,46.355mm) on Top Layer And Via (29.972mm,44.45mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C66-2(30.083mm,49.657mm) on Top Layer And Via (29.591mm,48.26mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C67-1(30.607mm,62.611mm) on Top Layer And Via (30.242mm,60.841mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad C67-1(30.607mm,62.611mm) on Top Layer And Via (31.369mm,60.833mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.254mm) Between Pad C67-2(27.907mm,62.611mm) on Top Layer And Via (26.924mm,60.833mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad C67-2(27.907mm,62.611mm) on Top Layer And Via (27.94mm,60.833mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C68-1(30.242mm,59.436mm) on Top Layer And Via (30.242mm,60.841mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C68-2(28.194mm,59.436mm) on Top Layer And Via (27.94mm,60.833mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad C69-2(26.162mm,27.051mm) on Top Layer And Via (27.305mm,28.067mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C70-1(26.178mm,32.512mm) on Top Layer And Via (26.035mm,33.909mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad C74-2(36.83mm,42.545mm) on Top Layer And Via (38.1mm,42.545mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C75-1(58.42mm,44.577mm) on Top Layer And Via (58.42mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C75-2(56.372mm,44.577mm) on Top Layer And Via (56.134mm,43.307mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C76-1(35.56mm,52.197mm) on Top Layer And Via (35.56mm,50.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad C76-2(33.512mm,52.197mm) on Top Layer And Via (32.385mm,53.213mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad D22-2(73.787mm,45.466mm) on Top Layer And Via (73.66mm,46.736mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.254mm) Between Pad D28-1(9.36mm,30.353mm) on Top Layer And Via (10.287mm,30.353mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.158mm < 0.254mm) Between Pad D9-1(9.36mm,67.056mm) on Top Layer And Via (10.422mm,67.048mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.158mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q1-1(15.113mm,93.792mm) on Top Layer And Pad Q1-2(17.272mm,92.842mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q1-1(15.113mm,93.792mm) on Top Layer And Pad Q1-3(17.272mm,94.742mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad Q1-3(17.272mm,94.742mm) on Top Layer And Via (18.542mm,94.742mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q2-1(61.595mm,51.816mm) on Top Layer And Pad Q2-2(60.645mm,49.657mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q2-1(61.595mm,51.816mm) on Top Layer And Pad Q2-3(62.545mm,49.657mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q3-1(67.249mm,51.562mm) on Top Layer And Pad Q3-3(68.199mm,53.721mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad Q3-1(67.249mm,51.562mm) on Top Layer And Via (66.357mm,50.198mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q3-2(69.149mm,51.562mm) on Top Layer And Pad Q3-3(68.199mm,53.721mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q4-1(74.295mm,74.803mm) on Top Layer And Pad Q4-2(73.345mm,72.644mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q4-1(74.295mm,74.803mm) on Top Layer And Pad Q4-3(75.245mm,72.644mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R11-1(43.926mm,57.658mm) on Top Layer And Via (43.942mm,58.928mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad R11-2(45.974mm,57.658mm) on Top Layer And Via (47.244mm,56.515mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad R12-1(53.213mm,94.107mm) on Top Layer And Via (52.324mm,92.71mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R13-1(43.926mm,60.325mm) on Top Layer And Via (43.942mm,58.928mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R13-2(45.974mm,60.325mm) on Top Layer And Via (45.847mm,61.595mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R16-2(23.987mm,84.963mm) on Top Layer And Via (24.384mm,86.36mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R17-1(28.337mm,82.423mm) on Top Layer And Via (28.321mm,81.026mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R21-1(69.85mm,81.153mm) on Top Layer And Via (69.85mm,79.883mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R3-2(53.356mm,52.705mm) on Top Layer And Via (53.848mm,54.102mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R39-1(67.421mm,67.31mm) on Top Layer And Via (67.437mm,68.707mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad R43-2(45.974mm,39.497mm) on Top Layer And Via (47.244mm,40.132mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R53-1(15.113mm,52.324mm) on Top Layer And Via (15.24mm,53.594mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R62-1(26.162mm,35.179mm) on Top Layer And Via (26.035mm,33.909mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R69-1(58.436mm,47.117mm) on Top Layer And Via (58.42mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad R70-2(53.467mm,57.785mm) on Top Layer And Via (54.737mm,57.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R71-2(56.372mm,42.037mm) on Top Layer And Via (56.134mm,43.307mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.254mm) Between Pad R77-1(50.054mm,93.599mm) on Top Layer And Via (51.181mm,93.853mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-1(29.309mm,56.958mm) on Top Layer And Pad U14-2(28.809mm,56.958mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U14-1(29.309mm,56.958mm) on Top Layer And Pad U14-32(30.034mm,56.233mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-10(25.084mm,55.733mm) on Top Layer And Pad U14-11(25.084mm,55.233mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-10(25.084mm,55.733mm) on Top Layer And Pad U14-9(25.084mm,56.233mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-11(25.084mm,55.233mm) on Top Layer And Pad U14-12(25.084mm,54.733mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-12(25.084mm,54.733mm) on Top Layer And Pad U14-13(25.084mm,54.233mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-13(25.084mm,54.233mm) on Top Layer And Pad U14-14(25.084mm,53.733mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-14(25.084mm,53.733mm) on Top Layer And Pad U14-15(25.084mm,53.233mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-15(25.084mm,53.233mm) on Top Layer And Pad U14-16(25.084mm,52.733mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U14-16(25.084mm,52.733mm) on Top Layer And Pad U14-17(25.809mm,52.008mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-17(25.809mm,52.008mm) on Top Layer And Pad U14-18(26.309mm,52.008mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-18(26.309mm,52.008mm) on Top Layer And Pad U14-19(26.809mm,52.008mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-19(26.809mm,52.008mm) on Top Layer And Pad U14-20(27.309mm,52.008mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-2(28.809mm,56.958mm) on Top Layer And Pad U14-3(28.309mm,56.958mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-20(27.309mm,52.008mm) on Top Layer And Pad U14-21(27.809mm,52.008mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-21(27.809mm,52.008mm) on Top Layer And Pad U14-22(28.309mm,52.008mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-22(28.309mm,52.008mm) on Top Layer And Pad U14-23(28.809mm,52.008mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-23(28.809mm,52.008mm) on Top Layer And Pad U14-24(29.309mm,52.008mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U14-24(29.309mm,52.008mm) on Top Layer And Pad U14-25(30.034mm,52.733mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-24(29.309mm,52.008mm) on Top Layer And Via (30.099mm,51.964mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-25(30.034mm,52.733mm) on Top Layer And Pad U14-26(30.034mm,53.233mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Pad U14-25(30.034mm,52.733mm) on Top Layer And Via (30.099mm,51.964mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-26(30.034mm,53.233mm) on Top Layer And Pad U14-27(30.034mm,53.733mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-27(30.034mm,53.733mm) on Top Layer And Pad U14-28(30.034mm,54.233mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-28(30.034mm,54.233mm) on Top Layer And Pad U14-29(30.034mm,54.733mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-29(30.034mm,54.733mm) on Top Layer And Pad U14-30(30.034mm,55.233mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-3(28.309mm,56.958mm) on Top Layer And Pad U14-4(27.809mm,56.958mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-30(30.034mm,55.233mm) on Top Layer And Pad U14-31(30.034mm,55.733mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-31(30.034mm,55.733mm) on Top Layer And Pad U14-32(30.034mm,56.233mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-4(27.809mm,56.958mm) on Top Layer And Pad U14-5(27.309mm,56.958mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-5(27.309mm,56.958mm) on Top Layer And Pad U14-6(26.809mm,56.958mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-6(26.809mm,56.958mm) on Top Layer And Pad U14-7(26.309mm,56.958mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-7(26.309mm,56.958mm) on Top Layer And Pad U14-8(25.809mm,56.958mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U14-8(25.809mm,56.958mm) on Top Layer And Pad U14-9(25.084mm,56.233mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-1(49.081mm,42.926mm) on Top Layer And Pad U15-12(51.181mm,41.91mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-1(49.081mm,42.926mm) on Top Layer And Pad U15-2(49.081mm,42.418mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U15-10(53.272mm,42.926mm) on Top Layer And Pad U15-12(51.181mm,41.91mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-10(53.272mm,42.926mm) on Top Layer And Pad U15-9(53.272mm,42.418mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-12(51.181mm,41.91mm) on Top Layer And Pad U15-2(49.081mm,42.418mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-12(51.181mm,41.91mm) on Top Layer And Pad U15-3(49.081mm,41.91mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-12(51.181mm,41.91mm) on Top Layer And Pad U15-4(49.081mm,41.402mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-12(51.181mm,41.91mm) on Top Layer And Pad U15-5(49.081mm,40.894mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-12(51.181mm,41.91mm) on Top Layer And Pad U15-6(53.281mm,40.894mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U15-12(51.181mm,41.91mm) on Top Layer And Pad U15-7(53.272mm,41.402mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U15-12(51.181mm,41.91mm) on Top Layer And Pad U15-8(53.272mm,41.91mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U15-12(51.181mm,41.91mm) on Top Layer And Pad U15-9(53.272mm,42.418mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-2(49.081mm,42.418mm) on Top Layer And Pad U15-3(49.081mm,41.91mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-3(49.081mm,41.91mm) on Top Layer And Pad U15-4(49.081mm,41.402mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-4(49.081mm,41.402mm) on Top Layer And Pad U15-5(49.081mm,40.894mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-6(53.281mm,40.894mm) on Top Layer And Pad U15-7(53.272mm,41.402mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-7(53.272mm,41.402mm) on Top Layer And Pad U15-8(53.272mm,41.91mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-8(53.272mm,41.91mm) on Top Layer And Pad U15-9(53.272mm,42.418mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (10.414mm,20.32mm) from Top Layer to Bottom Layer And Via (11.43mm,20.32mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Via (10.795mm,26.67mm) from Top Layer to Bottom Layer And Via (9.779mm,26.416mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.244mm] / [Bottom Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (11.43mm,20.32mm) from Top Layer to Bottom Layer And Via (11.43mm,21.209mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (11.43mm,20.32mm) from Top Layer to Bottom Layer And Via (12.319mm,20.32mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (11.43mm,21.209mm) from Top Layer to Bottom Layer And Via (12.319mm,21.209mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (12.319mm,20.32mm) from Top Layer to Bottom Layer And Via (12.319mm,21.209mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (12.319mm,21.209mm) from Top Layer to Bottom Layer And Via (12.319mm,22.098mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (15.748mm,23.368mm) from Top Layer to Bottom Layer And Via (15.748mm,24.257mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (15.748mm,24.257mm) from Top Layer to Bottom Layer And Via (15.748mm,25.146mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (16.51mm,23.368mm) from Top Layer to Bottom Layer And Via (16.51mm,24.257mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (16.51mm,24.257mm) from Top Layer to Bottom Layer And Via (16.51mm,25.146mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (17.145mm,23.368mm) from Top Layer to Bottom Layer And Via (17.145mm,24.257mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (17.145mm,24.257mm) from Top Layer to Bottom Layer And Via (17.145mm,25.146mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Via (18.415mm,11.811mm) from Top Layer to Bottom Layer And Via (19.304mm,11.303mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm] / [Bottom Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.164mm < 0.254mm) Between Via (18.415mm,11.811mm) from Top Layer to Bottom Layer And Via (19.304mm,12.192mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.164mm] / [Bottom Solder] Mask Sliver [0.164mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (19.304mm,11.303mm) from Top Layer to Bottom Layer And Via (19.304mm,12.192mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (19.304mm,12.192mm) from Top Layer to Bottom Layer And Via (19.304mm,13.081mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (26.924mm,60.833mm) from Top Layer to Bottom Layer And Via (27.94mm,60.833mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Via (29.083mm,48.006mm) from Top Layer to Bottom Layer And Via (30.099mm,47.879mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm] / [Bottom Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Via (29.083mm,48.657mm) from Top Layer to Bottom Layer And Via (30.099mm,48.514mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.223mm] / [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (29.464mm,85.852mm) from Top Layer to Bottom Layer And Via (30.099mm,85.217mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (29.972mm,44.45mm) from Top Layer to Bottom Layer And Via (30.607mm,43.815mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Via (30.099mm,51.964mm) from Top Layer to Bottom Layer And Via (30.988mm,51.435mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.231mm] / [Bottom Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Via (30.099mm,85.217mm) from Top Layer to Bottom Layer And Via (30.861mm,85.852mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm] / [Bottom Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (30.226mm,11.303mm) from Top Layer to Bottom Layer And Via (30.226mm,12.319mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Via (30.226mm,11.303mm) from Top Layer to Bottom Layer And Via (30.988mm,10.668mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm] / [Bottom Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (30.607mm,42.799mm) from Top Layer to Bottom Layer And Via (30.607mm,43.815mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Via (30.607mm,42.799mm) from Top Layer to Bottom Layer And Via (30.861mm,41.783mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.244mm] / [Bottom Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (30.861mm,41.783mm) from Top Layer to Bottom Layer And Via (31.75mm,41.783mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (30.988mm,10.668mm) from Top Layer to Bottom Layer And Via (32.004mm,10.668mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (31.369mm,60.833mm) from Top Layer to Bottom Layer And Via (31.623mm,59.944mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (31.369mm,60.833mm) from Top Layer to Bottom Layer And Via (32.385mm,60.833mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (31.75mm,41.783mm) from Top Layer to Bottom Layer And Via (31.75mm,42.799mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (31.75mm,42.799mm) from Top Layer to Bottom Layer And Via (31.75mm,43.688mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (32.004mm,10.668mm) from Top Layer to Bottom Layer And Via (33.02mm,10.668mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (32.385mm,60.833mm) from Top Layer to Bottom Layer And Via (33.401mm,60.833mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (32.766mm,61.468mm) from Top Layer to Bottom Layer And Via (33.401mm,60.833mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Via (34.163mm,10.668mm) from Top Layer to Bottom Layer And Via (34.925mm,11.303mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm] / [Bottom Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (34.29mm,65.024mm) from Top Layer to Bottom Layer And Via (34.29mm,66.04mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (34.29mm,65.024mm) from Top Layer to Bottom Layer And Via (34.925mm,64.389mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (34.29mm,66.04mm) from Top Layer to Bottom Layer And Via (34.925mm,65.405mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.254mm) Between Via (34.925mm,11.303mm) from Top Layer to Bottom Layer And Via (35.433mm,11.938mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.01mm] / [Bottom Solder] Mask Sliver [0.01mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (34.925mm,64.389mm) from Top Layer to Bottom Layer And Via (34.925mm,65.405mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.254mm) Between Via (34.925mm,64.389mm) from Top Layer to Bottom Layer And Via (35.433mm,63.627mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.113mm] / [Bottom Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (34.925mm,65.405mm) from Top Layer to Bottom Layer And Via (35.56mm,64.77mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.031mm < 0.254mm) Between Via (37.592mm,95.504mm) from Top Layer to Bottom Layer And Via (37.625mm,94.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.031mm] / [Bottom Solder] Mask Sliver [0.031mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (37.719mm,25.146mm) from Top Layer to Bottom Layer And Via (37.719mm,26.035mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (41.91mm,45.085mm) from Top Layer to Bottom Layer And Via (41.91mm,45.974mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (41.91mm,45.974mm) from Top Layer to Bottom Layer And Via (41.91mm,46.863mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (51.689mm,93.345mm) from Top Layer to Bottom Layer And Via (52.324mm,92.71mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (51.943mm,37.973mm) from Top Layer to Bottom Layer And Via (52.959mm,37.973mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
Rule Violations :188

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Arc (50.351mm,43.053mm) on Top Overlay And Pad U15-12(51.181mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Arc (59.436mm,47.707mm) on Top Overlay And Pad Q2-2(60.645mm,49.657mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (75.311mm,18.796mm) on Top Overlay And Pad L1-1(75.438mm,14.351mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C10-1(43.274mm,46.101mm) on Top Layer And Track (42.766mm,44.577mm)(43.02mm,44.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C10-1(43.274mm,46.101mm) on Top Layer And Track (42.766mm,47.625mm)(42.766mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C10-2(45.974mm,46.101mm) on Top Layer And Track (46.703mm,44.323mm)(46.703mm,44.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C10-2(45.974mm,46.101mm) on Top Layer And Track (46.703mm,47.625mm)(46.703mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C11-1(44.163mm,14.097mm) on Top Layer And Track (43.655mm,12.573mm)(43.909mm,12.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C11-1(44.163mm,14.097mm) on Top Layer And Track (43.655mm,15.621mm)(43.655mm,15.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C11-2(46.863mm,14.097mm) on Top Layer And Track (47.592mm,12.319mm)(47.592mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C11-2(46.863mm,14.097mm) on Top Layer And Track (47.592mm,15.621mm)(47.592mm,15.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C14-1(13.208mm,18.288mm) on Top Layer And Track (12.7mm,16.764mm)(12.954mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C14-1(13.208mm,18.288mm) on Top Layer And Track (12.7mm,19.812mm)(12.7mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C14-2(15.908mm,18.288mm) on Top Layer And Track (16.637mm,16.51mm)(16.637mm,16.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C14-2(15.908mm,18.288mm) on Top Layer And Track (16.637mm,19.812mm)(16.637mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C16-1(32.987mm,22.86mm) on Top Layer And Track (32.479mm,21.336mm)(32.733mm,21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C16-1(32.987mm,22.86mm) on Top Layer And Track (32.479mm,24.384mm)(32.479mm,24.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C16-2(35.687mm,22.86mm) on Top Layer And Track (36.416mm,21.082mm)(36.416mm,21.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C16-2(35.687mm,22.86mm) on Top Layer And Track (36.416mm,24.384mm)(36.416mm,24.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C17-1(56.769mm,33.147mm) on Top Layer And Track (57.023mm,34.925mm)(57.277mm,34.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C17-1(56.769mm,33.147mm) on Top Layer And Track (57.277mm,31.369mm)(57.277mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C17-2(54.069mm,33.147mm) on Top Layer And Track (53.34mm,31.369mm)(53.34mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C17-2(54.069mm,33.147mm) on Top Layer And Track (53.34mm,34.671mm)(53.34mm,34.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C20-1(49.911mm,33.274mm) on Top Layer And Track (50.165mm,35.052mm)(50.419mm,34.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C20-1(49.911mm,33.274mm) on Top Layer And Track (50.419mm,31.496mm)(50.419mm,31.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C20-2(47.211mm,33.274mm) on Top Layer And Track (46.482mm,31.496mm)(46.482mm,31.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C20-2(47.211mm,33.274mm) on Top Layer And Track (46.482mm,34.798mm)(46.482mm,35.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C23-1(50.706mm,88.646mm) on Top Layer And Text "C23" (52.451mm,87.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C23-1(50.706mm,88.646mm) on Top Layer And Track (50.96mm,90.424mm)(51.214mm,90.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C23-1(50.706mm,88.646mm) on Top Layer And Track (51.214mm,86.868mm)(51.214mm,87.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C23-2(48.006mm,88.646mm) on Top Layer And Track (47.277mm,86.868mm)(47.277mm,87.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C23-2(48.006mm,88.646mm) on Top Layer And Track (47.277mm,90.17mm)(47.277mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-1(34.925mm,93.091mm) on Top Layer And Text "R76" (32.969mm,91.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C26-1(34.925mm,93.091mm) on Top Layer And Track (34.417mm,91.567mm)(34.671mm,91.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C26-1(34.925mm,93.091mm) on Top Layer And Track (34.417mm,94.615mm)(34.417mm,94.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C26-2(37.625mm,93.091mm) on Top Layer And Track (38.354mm,91.313mm)(38.354mm,91.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C26-2(37.625mm,93.091mm) on Top Layer And Track (38.354mm,94.615mm)(38.354mm,94.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C28-1(68.707mm,94.869mm) on Top Layer And Text "C28" (70.485mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C28-1(68.707mm,94.869mm) on Top Layer And Track (68.961mm,96.647mm)(69.215mm,96.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C28-1(68.707mm,94.869mm) on Top Layer And Track (69.215mm,93.091mm)(69.215mm,93.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C28-2(66.007mm,94.869mm) on Top Layer And Track (65.278mm,93.091mm)(65.278mm,93.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C28-2(66.007mm,94.869mm) on Top Layer And Track (65.278mm,96.393mm)(65.278mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C3-1(31.971mm,85.217mm) on Top Layer And Track (31.463mm,83.693mm)(31.717mm,83.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C3-1(31.971mm,85.217mm) on Top Layer And Track (31.463mm,86.741mm)(31.463mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C3-2(34.671mm,85.217mm) on Top Layer And Track (35.4mm,83.439mm)(35.4mm,83.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C3-2(34.671mm,85.217mm) on Top Layer And Track (35.4mm,86.741mm)(35.4mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C32-1(63.533mm,86.106mm) on Top Layer And Text "C32" (65.278mm,85.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C32-1(63.533mm,86.106mm) on Top Layer And Track (63.787mm,87.884mm)(64.041mm,87.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C32-1(63.533mm,86.106mm) on Top Layer And Track (64.041mm,84.328mm)(64.041mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C32-2(60.833mm,86.106mm) on Top Layer And Track (60.104mm,84.328mm)(60.104mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C32-2(60.833mm,86.106mm) on Top Layer And Track (60.104mm,87.63mm)(60.104mm,87.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C33-1(63.557mm,79.375mm) on Top Layer And Text "C33" (65.278mm,78.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C33-1(63.557mm,79.375mm) on Top Layer And Track (63.811mm,81.153mm)(64.065mm,80.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C33-1(63.557mm,79.375mm) on Top Layer And Track (64.065mm,77.597mm)(64.065mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C33-2(60.857mm,79.375mm) on Top Layer And Track (60.128mm,77.597mm)(60.128mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C33-2(60.857mm,79.375mm) on Top Layer And Track (60.128mm,80.899mm)(60.128mm,81.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C46-1(57.404mm,63.754mm) on Top Layer And Text "C46" (59.055mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C46-1(57.404mm,63.754mm) on Top Layer And Track (57.658mm,65.532mm)(57.912mm,65.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C46-1(57.404mm,63.754mm) on Top Layer And Track (57.912mm,61.976mm)(57.912mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C46-2(54.704mm,63.754mm) on Top Layer And Track (53.975mm,61.976mm)(53.975mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C46-2(54.704mm,63.754mm) on Top Layer And Track (53.975mm,65.278mm)(53.975mm,65.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C49-1(59.944mm,55.88mm) on Top Layer And Track (60.198mm,57.658mm)(60.452mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C49-1(59.944mm,55.88mm) on Top Layer And Track (60.452mm,54.102mm)(60.452mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C49-2(57.244mm,55.88mm) on Top Layer And Track (56.515mm,54.102mm)(56.515mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C49-2(57.244mm,55.88mm) on Top Layer And Track (56.515mm,57.404mm)(56.515mm,57.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C50-1(50.165mm,48.26mm) on Top Layer And Text "C50" (49.149mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C50-1(50.165mm,48.26mm) on Top Layer And Track (49.657mm,46.736mm)(49.911mm,46.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C50-1(50.165mm,48.26mm) on Top Layer And Track (49.657mm,49.784mm)(49.657mm,50.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C50-2(52.865mm,48.26mm) on Top Layer And Track (53.594mm,46.482mm)(53.594mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C50-2(52.865mm,48.26mm) on Top Layer And Track (53.594mm,49.784mm)(53.594mm,50.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C6-1(15.494mm,9.525mm) on Top Layer And Track (13.716mm,9.017mm)(13.97mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C6-1(15.494mm,9.525mm) on Top Layer And Track (17.018mm,9.017mm)(17.272mm,9.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C61-1(69.342mm,63.627mm) on Top Layer And Track (68.834mm,62.103mm)(69.088mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C61-1(69.342mm,63.627mm) on Top Layer And Track (68.834mm,65.151mm)(68.834mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C61-2(72.042mm,63.627mm) on Top Layer And Track (72.771mm,61.849mm)(72.771mm,62.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C61-2(72.042mm,63.627mm) on Top Layer And Track (72.771mm,65.151mm)(72.771mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C6-2(15.494mm,12.225mm) on Top Layer And Track (13.716mm,12.954mm)(13.97mm,12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C6-2(15.494mm,12.225mm) on Top Layer And Track (17.018mm,12.954mm)(17.272mm,12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad C64-1(32.275mm,46.355mm) on Top Layer And Text "C64" (33.909mm,45.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C64-1(32.275mm,46.355mm) on Top Layer And Track (32.529mm,48.133mm)(32.783mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C64-1(32.275mm,46.355mm) on Top Layer And Track (32.783mm,44.577mm)(32.783mm,44.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C64-2(29.575mm,46.355mm) on Top Layer And Track (28.846mm,44.577mm)(28.846mm,44.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C64-2(29.575mm,46.355mm) on Top Layer And Track (28.846mm,47.879mm)(28.846mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C67-1(30.607mm,62.611mm) on Top Layer And Text "C67" (32.385mm,61.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C67-1(30.607mm,62.611mm) on Top Layer And Track (30.861mm,64.389mm)(31.115mm,64.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C67-1(30.607mm,62.611mm) on Top Layer And Track (31.115mm,60.833mm)(31.115mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C67-2(27.907mm,62.611mm) on Top Layer And Track (27.178mm,60.833mm)(27.178mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C67-2(27.907mm,62.611mm) on Top Layer And Track (27.178mm,64.135mm)(27.178mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C7-1(41.877mm,21.971mm) on Top Layer And Track (41.369mm,20.447mm)(41.623mm,20.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C7-1(41.877mm,21.971mm) on Top Layer And Track (41.369mm,23.495mm)(41.369mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C7-2(44.577mm,21.971mm) on Top Layer And Track (45.306mm,20.193mm)(45.306mm,20.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C7-2(44.577mm,21.971mm) on Top Layer And Track (45.306mm,23.495mm)(45.306mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C8-1(37.465mm,13.97mm) on Top Layer And Track (37.719mm,15.748mm)(37.973mm,15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C8-1(37.465mm,13.97mm) on Top Layer And Track (37.973mm,12.192mm)(37.973mm,12.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C8-2(34.765mm,13.97mm) on Top Layer And Track (34.036mm,12.192mm)(34.036mm,12.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C8-2(34.765mm,13.97mm) on Top Layer And Track (34.036mm,15.494mm)(34.036mm,15.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D10-2(6.947mm,70.231mm) on Top Layer And Track (6.312mm,68.961mm)(6.312mm,71.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D10-2(6.947mm,70.231mm) on Top Layer And Track (7.582mm,68.961mm)(7.582mm,71.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad D1-1(27.305mm,94.742mm) on Multi-Layer And Text "+" (28.067mm,94.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D11-2(6.947mm,73.406mm) on Top Layer And Track (6.312mm,72.136mm)(6.312mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D11-2(6.947mm,73.406mm) on Top Layer And Track (7.582mm,72.136mm)(7.582mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D12-2(6.947mm,76.581mm) on Top Layer And Track (6.312mm,75.311mm)(6.312mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D12-2(6.947mm,76.581mm) on Top Layer And Track (7.582mm,75.311mm)(7.582mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D13-2(6.947mm,79.756mm) on Top Layer And Track (6.312mm,78.486mm)(6.312mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D13-2(6.947mm,79.756mm) on Top Layer And Track (7.582mm,78.486mm)(7.582mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D14-2(6.947mm,82.931mm) on Top Layer And Track (6.312mm,81.661mm)(6.312mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D14-2(6.947mm,82.931mm) on Top Layer And Track (7.582mm,81.661mm)(7.582mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D15-2(6.947mm,86.106mm) on Top Layer And Track (6.312mm,84.836mm)(6.312mm,87.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D15-2(6.947mm,86.106mm) on Top Layer And Track (7.582mm,84.836mm)(7.582mm,87.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D16-2(6.947mm,89.154mm) on Top Layer And Track (6.312mm,87.884mm)(6.312mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D16-2(6.947mm,89.154mm) on Top Layer And Track (7.582mm,87.884mm)(7.582mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D17-2(6.947mm,92.329mm) on Top Layer And Track (6.312mm,91.059mm)(6.312mm,93.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D17-2(6.947mm,92.329mm) on Top Layer And Track (7.582mm,91.059mm)(7.582mm,93.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D18-2(74.93mm,86.995mm) on Top Layer And Track (74.295mm,85.725mm)(74.295mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D18-2(74.93mm,86.995mm) on Top Layer And Track (75.565mm,85.725mm)(75.565mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D19-2(72.263mm,51.562mm) on Top Layer And Track (71.628mm,50.292mm)(71.628mm,52.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D19-2(72.263mm,51.562mm) on Top Layer And Track (72.898mm,50.292mm)(72.898mm,52.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D20-2(6.985mm,48.641mm) on Top Layer And Track (6.35mm,47.371mm)(6.35mm,49.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D20-2(6.985mm,48.641mm) on Top Layer And Track (7.62mm,47.371mm)(7.62mm,49.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-1(69.088mm,32.512mm) on Top Layer And Track (66.548mm,32.512mm)(68.072mm,32.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D21-2(9.36mm,42.672mm) on Top Layer And Track (8.725mm,41.402mm)(8.725mm,43.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D21-2(9.36mm,42.672mm) on Top Layer And Track (9.995mm,41.402mm)(9.995mm,43.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(65.532mm,32.512mm) on Top Layer And Track (66.548mm,32.512mm)(68.072mm,32.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D22-1(70.231mm,45.466mm) on Top Layer And Track (71.247mm,45.466mm)(72.771mm,45.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D22-2(73.787mm,45.466mm) on Top Layer And Track (71.247mm,45.466mm)(72.771mm,45.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D23-2(6.947mm,51.562mm) on Top Layer And Track (6.312mm,50.292mm)(6.312mm,52.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D23-2(6.947mm,51.562mm) on Top Layer And Track (7.582mm,50.292mm)(7.582mm,52.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D24-2(6.947mm,45.593mm) on Top Layer And Track (6.312mm,44.323mm)(6.312mm,46.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D24-2(6.947mm,45.593mm) on Top Layer And Track (7.582mm,44.323mm)(7.582mm,46.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D25-2(6.947mm,39.878mm) on Top Layer And Track (6.312mm,38.608mm)(6.312mm,41.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D25-2(6.947mm,39.878mm) on Top Layer And Track (7.582mm,38.608mm)(7.582mm,41.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D26-2(9.36mm,36.703mm) on Top Layer And Track (8.725mm,35.433mm)(8.725mm,37.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D26-2(9.36mm,36.703mm) on Top Layer And Track (9.995mm,35.433mm)(9.995mm,37.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D27-2(6.947mm,33.528mm) on Top Layer And Track (6.312mm,32.258mm)(6.312mm,34.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D27-2(6.947mm,33.528mm) on Top Layer And Track (7.582mm,32.258mm)(7.582mm,34.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D28-2(6.947mm,30.353mm) on Top Layer And Track (6.312mm,29.083mm)(6.312mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D28-2(6.947mm,30.353mm) on Top Layer And Track (7.582mm,29.083mm)(7.582mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D29-2(6.947mm,27.305mm) on Top Layer And Track (6.312mm,26.035mm)(6.312mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D29-2(6.947mm,27.305mm) on Top Layer And Track (7.582mm,26.035mm)(7.582mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D30-2(6.947mm,24.257mm) on Top Layer And Track (6.312mm,22.987mm)(6.312mm,25.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D30-2(6.947mm,24.257mm) on Top Layer And Track (7.582mm,22.987mm)(7.582mm,25.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D3-1(68.834mm,23.495mm) on Top Layer And Track (66.294mm,23.495mm)(67.818mm,23.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D31-2(73.279mm,69.723mm) on Top Layer And Track (72.644mm,68.453mm)(72.644mm,70.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D31-2(73.279mm,69.723mm) on Top Layer And Track (73.914mm,68.453mm)(73.914mm,70.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D3-2(65.278mm,23.495mm) on Top Layer And Track (66.294mm,23.495mm)(67.818mm,23.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D4-2(72.644mm,90.043mm) on Top Layer And Track (72.009mm,88.773mm)(72.009mm,91.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D4-2(72.644mm,90.043mm) on Top Layer And Track (73.279mm,88.773mm)(73.279mm,91.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D5-2(72.517mm,81.534mm) on Top Layer And Track (71.882mm,80.264mm)(71.882mm,82.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D5-2(72.517mm,81.534mm) on Top Layer And Track (73.152mm,80.264mm)(73.152mm,82.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D6-2(6.947mm,58.039mm) on Top Layer And Track (6.312mm,56.769mm)(6.312mm,59.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D6-2(6.947mm,58.039mm) on Top Layer And Track (7.582mm,56.769mm)(7.582mm,59.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D7-2(6.947mm,61.087mm) on Top Layer And Track (6.312mm,59.817mm)(6.312mm,62.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D7-2(6.947mm,61.087mm) on Top Layer And Track (7.582mm,59.817mm)(7.582mm,62.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D8-2(6.947mm,64.008mm) on Top Layer And Track (6.312mm,62.738mm)(6.312mm,65.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D8-2(6.947mm,64.008mm) on Top Layer And Track (7.582mm,62.738mm)(7.582mm,65.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D9-2(6.947mm,67.056mm) on Top Layer And Track (6.312mm,65.786mm)(6.312mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D9-2(6.947mm,67.056mm) on Top Layer And Track (7.582mm,65.786mm)(7.582mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L1-1(75.438mm,14.351mm) on Top Layer And Track (72.771mm,14.478mm)(73.025mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L1-1(75.438mm,14.351mm) on Top Layer And Track (77.851mm,14.478mm)(78.105mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad L1-2(75.438mm,11.551mm) on Top Layer And Text "L1" (73.152mm,9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L1-2(75.438mm,11.551mm) on Top Layer And Track (72.771mm,11.303mm)(73.025mm,11.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L1-2(75.438mm,11.551mm) on Top Layer And Track (77.851mm,11.303mm)(78.105mm,11.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad NTC1-2(29.591mm,26.543mm) on Top Layer And Text "R61" (29.083mm,28.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q1-1(15.113mm,93.792mm) on Top Layer And Track (14.605mm,91.953mm)(14.605mm,92.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Q1-1(15.113mm,93.792mm) on Top Layer And Track (14.605mm,95.382mm)(14.605mm,95.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad Q2-1(61.595mm,51.816mm) on Top Layer And Text "Q2" (63.754mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q2-1(61.595mm,51.816mm) on Top Layer And Track (59.756mm,52.324mm)(60.01mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Q2-1(61.595mm,51.816mm) on Top Layer And Track (63.185mm,52.324mm)(63.439mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad Q3-3(68.199mm,53.721mm) on Top Layer And Text "Q3" (67.564mm,54.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q3-3(68.199mm,53.721mm) on Top Layer And Track (66.36mm,54.229mm)(66.614mm,54.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Q3-3(68.199mm,53.721mm) on Top Layer And Track (69.789mm,54.229mm)(70.043mm,54.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q4-1(74.295mm,74.803mm) on Top Layer And Track (72.456mm,75.311mm)(72.71mm,75.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Q4-1(74.295mm,74.803mm) on Top Layer And Track (75.885mm,75.311mm)(76.139mm,75.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Pad R39-1(67.421mm,67.31mm) on Top Layer And Track (66.675mm,67.818mm)(66.675mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R39-1(67.421mm,67.31mm) on Top Layer And Track (66.675mm,67.818mm)(69.215mm,67.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R39-2(69.469mm,67.31mm) on Top Layer And Track (66.675mm,67.818mm)(69.215mm,67.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R39-2(69.469mm,67.31mm) on Top Layer And Track (69.215mm,67.818mm)(69.215mm,69.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R5-1(72.263mm,23.495mm) on Multi-Layer And Track (71.501mm,21.777mm)(71.501mm,33.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R5-1(72.263mm,23.495mm) on Multi-Layer And Track (73.025mm,21.777mm)(73.025mm,33.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R5-2(72.263mm,31.115mm) on Multi-Layer And Track (71.501mm,21.777mm)(71.501mm,33.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R5-2(72.263mm,31.115mm) on Multi-Layer And Track (73.025mm,21.777mm)(73.025mm,33.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad U10-2(53.467mm,78.74mm) on Top Layer And Text "U10" (52.324mm,77.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U10-3(53.467mm,77.47mm) on Top Layer And Text "U10" (52.324mm,77.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad U11-1(58.446mm,95.377mm) on Top Layer And Text "R12" (57.15mm,93.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U11-2(58.446mm,94.107mm) on Top Layer And Text "R12" (57.15mm,93.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad U11-4(58.446mm,91.567mm) on Top Layer And Text "R10" (57.293mm,90.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U11-4(58.446mm,91.567mm) on Top Layer And Text "U11" (58.674mm,89.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad U12-6(53.493mm,72.136mm) on Top Layer And Text "U12" (52.197mm,71.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U12-7(53.493mm,70.866mm) on Top Layer And Text "U12" (52.197mm,71.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad U13-1(65.41mm,46.736mm) on Top Layer And Track (64.246mm,45.72mm)(65.008mm,45.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U13-1(65.41mm,46.736mm) on Top Layer And Track (64.267mm,46.736mm)(64.648mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad U13-2(67.31mm,46.736mm) on Top Layer And Track (67.548mm,45.72mm)(68.31mm,45.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad U13-2(67.31mm,46.736mm) on Top Layer And Track (68.077mm,46.736mm)(68.458mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad U13-3(66.36mm,48.936mm) on Top Layer And Text "U13" (65.786mm,49.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U13-3(66.36mm,48.936mm) on Top Layer And Track (64.775mm,49.022mm)(65.537mm,49.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad U13-3(66.36mm,48.936mm) on Top Layer And Track (67.188mm,49.022mm)(68.458mm,49.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U1-4(59.436mm,19.685mm) on Multi-Layer And Text "VIN+" (60.452mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U15-1(49.081mm,42.926mm) on Top Layer And Track (49.335mm,43.307mm)(49.589mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U15-10(53.272mm,42.926mm) on Top Layer And Track (53.272mm,43.307mm)(53.272mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U15-5(49.081mm,40.894mm) on Top Layer And Track (49.208mm,40.259mm)(49.208mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U15-6(53.281mm,40.894mm) on Top Layer And Track (53.272mm,40.259mm)(53.272mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad U16-1(67.03mm,57.912mm) on Top Layer And Text "R67" (68.834mm,55.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad U16-5(62.23mm,61.722mm) on Top Layer And Text "U16" (60.833mm,59.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-1(11.317mm,13.364mm) on Top Layer And Track (5.667mm,11.714mm)(12.367mm,11.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-2(9.017mm,13.364mm) on Top Layer And Track (5.667mm,11.714mm)(12.367mm,11.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-3(6.717mm,13.364mm) on Top Layer And Track (5.667mm,11.714mm)(12.367mm,11.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-4(9.017mm,7.464mm) on Top Layer And Track (5.667mm,9.114mm)(12.367mm,9.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U5-1(32.131mm,12.319mm) on Top Layer And Track (30.861mm,9.525mm)(30.861mm,22.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U5-2(32.131mm,14.859mm) on Top Layer And Track (30.861mm,9.525mm)(30.861mm,22.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U5-4(32.131mm,19.939mm) on Top Layer And Track (30.861mm,9.525mm)(30.861mm,22.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U5-5(21.971mm,19.939mm) on Top Layer And Track (23.241mm,9.525mm)(23.241mm,22.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U5-8(21.971mm,12.319mm) on Top Layer And Track (23.241mm,9.525mm)(23.241mm,22.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad U6-1(36.703mm,67.945mm) on Top Layer And Text "R2" (38.624mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad U6-10(36.703mm,79.375mm) on Top Layer And Text "R6" (38.735mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad U7-2(45.593mm,93.472mm) on Top Layer And Track (47.006mm,92.456mm)(47.006mm,94.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad U7-3(45.593mm,94.742mm) on Top Layer And Track (47.006mm,92.456mm)(47.006mm,94.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad U7-3(45.593mm,94.742mm) on Top Layer And Track (47.006mm,94.742mm)(47.768mm,94.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-8(40.793mm,92.202mm) on Top Layer And Track (39.243mm,92.075mm)(43.307mm,92.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad U8-1(38.811mm,89.027mm) on Top Layer And Track (38.608mm,89.662mm)(38.608mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad U8-1(38.811mm,89.027mm) on Top Layer And Track (38.608mm,89.662mm)(43.307mm,89.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad U8-8(43.612mm,89.027mm) on Top Layer And Track (38.608mm,89.662mm)(43.307mm,89.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad U8-8(43.612mm,89.027mm) on Top Layer And Track (43.307mm,89.662mm)(43.307mm,92.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
Rule Violations :222

Processing Rule : Silk to Silk (Clearance=0.254mm) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=25.4mm) (InDifferentialPair ('RS485'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=25.4mm) (InDifferentialPair('CHN2') And InDifferentialPair('CHN2') And InDifferentialPair('CHN3')And InDifferentialPair('CHN4')And InDifferentialPair('CHN5')And InDifferentialPair('CHN6')And InDifferentialPair('CHN7')And InDifferentialPair('REFIN1'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 420
Waived Violations : 0
Time Elapsed        : 00:00:02