<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="top_module.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ScoreUp_ScoreUp_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="compare4bit_sim_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="display_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="patternRegister_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pbdebounce_sim_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pbdebounce_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pbdebounce_sim_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="scoreRegister_sim_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sec_clk_sim_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="timing_sim_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="updatePattern_sim_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="updateScore_sim_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1579518489" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1579518489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579561940" xil_pn:in_ck="7556424371097353430" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1579561940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder4.v"/>
      <outfile xil_pn:name="Adder8.v"/>
      <outfile xil_pn:name="Dflipflopinit.v"/>
      <outfile xil_pn:name="MUX2to1_8b.v"/>
      <outfile xil_pn:name="MUX4to1_16bit.v"/>
      <outfile xil_pn:name="MUX4to1_4bitANDarray.v"/>
      <outfile xil_pn:name="MUX4to1_8bit.v"/>
      <outfile xil_pn:name="MUX4to1_ANDarray.v"/>
      <outfile xil_pn:name="PMC14495.v"/>
      <outfile xil_pn:name="SRlatch.v"/>
      <outfile xil_pn:name="ScoreUp.v"/>
      <outfile xil_pn:name="ScoreUp_sim.v"/>
      <outfile xil_pn:name="adder_1bit.v"/>
      <outfile xil_pn:name="binaryToBCD.v"/>
      <outfile xil_pn:name="clk_1ms.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="compare1bit.v"/>
      <outfile xil_pn:name="compare4bit.v"/>
      <outfile xil_pn:name="compare4bit_sim.v"/>
      <outfile xil_pn:name="decoder4bit.v"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="displayNumber.v"/>
      <outfile xil_pn:name="display_sim.v"/>
      <outfile xil_pn:name="dispsync.v"/>
      <outfile xil_pn:name="freqDivider.v"/>
      <outfile xil_pn:name="inputRegister.v"/>
      <outfile xil_pn:name="inputRegister_sim.v"/>
      <outfile xil_pn:name="patternRegister.v"/>
      <outfile xil_pn:name="patternRegister_sim.v"/>
      <outfile xil_pn:name="pbdebounce.v"/>
      <outfile xil_pn:name="pbdebounce_sim.v"/>
      <outfile xil_pn:name="register4bit_async.v"/>
      <outfile xil_pn:name="scoreRegister.v"/>
      <outfile xil_pn:name="scoreRegister_sim.v"/>
      <outfile xil_pn:name="sec_clk.v"/>
      <outfile xil_pn:name="sec_clk_sim.v"/>
      <outfile xil_pn:name="timing.v"/>
      <outfile xil_pn:name="timing_sim.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_sim.v"/>
      <outfile xil_pn:name="updatePattern.v"/>
      <outfile xil_pn:name="updatePattern_sim.v"/>
      <outfile xil_pn:name="updateScore.v"/>
      <outfile xil_pn:name="updateScore_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1579561829" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2931684738394270166" xil_pn:start_ts="1579561829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579561829" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6005245346782969098" xil_pn:start_ts="1579561829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579561829" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1876275638979502281" xil_pn:start_ts="1579561829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579561941" xil_pn:in_ck="7556424371097353430" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1579561940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder4.v"/>
      <outfile xil_pn:name="Adder8.v"/>
      <outfile xil_pn:name="Dflipflopinit.v"/>
      <outfile xil_pn:name="MUX2to1_8b.v"/>
      <outfile xil_pn:name="MUX4to1_16bit.v"/>
      <outfile xil_pn:name="MUX4to1_4bitANDarray.v"/>
      <outfile xil_pn:name="MUX4to1_8bit.v"/>
      <outfile xil_pn:name="MUX4to1_ANDarray.v"/>
      <outfile xil_pn:name="PMC14495.v"/>
      <outfile xil_pn:name="SRlatch.v"/>
      <outfile xil_pn:name="ScoreUp.v"/>
      <outfile xil_pn:name="ScoreUp_sim.v"/>
      <outfile xil_pn:name="adder_1bit.v"/>
      <outfile xil_pn:name="binaryToBCD.v"/>
      <outfile xil_pn:name="clk_1ms.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="compare1bit.v"/>
      <outfile xil_pn:name="compare4bit.v"/>
      <outfile xil_pn:name="compare4bit_sim.v"/>
      <outfile xil_pn:name="decoder4bit.v"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="displayNumber.v"/>
      <outfile xil_pn:name="display_sim.v"/>
      <outfile xil_pn:name="dispsync.v"/>
      <outfile xil_pn:name="freqDivider.v"/>
      <outfile xil_pn:name="inputRegister.v"/>
      <outfile xil_pn:name="inputRegister_sim.v"/>
      <outfile xil_pn:name="patternRegister.v"/>
      <outfile xil_pn:name="patternRegister_sim.v"/>
      <outfile xil_pn:name="pbdebounce.v"/>
      <outfile xil_pn:name="pbdebounce_sim.v"/>
      <outfile xil_pn:name="register4bit_async.v"/>
      <outfile xil_pn:name="scoreRegister.v"/>
      <outfile xil_pn:name="scoreRegister_sim.v"/>
      <outfile xil_pn:name="sec_clk.v"/>
      <outfile xil_pn:name="sec_clk_sim.v"/>
      <outfile xil_pn:name="timing.v"/>
      <outfile xil_pn:name="timing_sim.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_sim.v"/>
      <outfile xil_pn:name="updatePattern.v"/>
      <outfile xil_pn:name="updatePattern_sim.v"/>
      <outfile xil_pn:name="updateScore.v"/>
      <outfile xil_pn:name="updateScore_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1579561950" xil_pn:in_ck="7556424371097353430" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8721030301822955910" xil_pn:start_ts="1579561941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pbdebounce_sim_beh.prj"/>
      <outfile xil_pn:name="pbdebounce_sim_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1579561951" xil_pn:in_ck="6295848948893244632" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5588408955855242216" xil_pn:start_ts="1579561950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pbdebounce_sim_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
