{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493278533345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493278533347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 09:35:31 2017 " "Processing started: Thu Apr 27 09:35:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493278533347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493278533347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TheWatch -c TheWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off TheWatch -c TheWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493278533347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493278533762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_decoder-combinational " "Found design unit 1: sevenseg_decoder-combinational" {  } { { "sevenseg_decoder.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/sevenseg_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534329 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_decoder " "Found entity 1: sevenseg_decoder" {  } { { "sevenseg_decoder.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/sevenseg_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_counter-behavioral " "Found design unit 1: multi_counter-behavioral" {  } { { "multi_counter.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/multi_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534331 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_counter " "Found entity 1: multi_counter" {  } { { "multi_counter.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/multi_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_counter_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_counter_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_counter_tester-structural " "Found design unit 1: multi_counter_tester-structural" {  } { { "multi_counter_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/multi_counter_tester.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534333 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_counter_tester " "Found entity 1: multi_counter_tester" {  } { { "multi_counter_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/multi_counter_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-behavioral " "Found design unit 1: clock_gen-behavioral" {  } { { "clock_gen.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/clock_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534335 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/clock_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_digit_clock_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_digit_clock_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_digit_clock_tester-structural " "Found design unit 1: one_digit_clock_tester-structural" {  } { { "one_digit_clock_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/one_digit_clock_tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534337 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_digit_clock_tester " "Found entity 1: one_digit_clock_tester" {  } { { "one_digit_clock_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/one_digit_clock_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_logic-behavirual " "Found design unit 1: reset_logic-behavirual" {  } { { "reset_logic.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/reset_logic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534338 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_logic " "Found entity 1: reset_logic" {  } { { "reset_logic.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/reset_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch-structural " "Found design unit 1: watch-structural" {  } { { "watch.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/watch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534340 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/watch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch_tester-structural " "Found design unit 1: watch_tester-structural" {  } { { "watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/watch_tester.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534342 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch_tester " "Found entity 1: watch_tester" {  } { { "watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/watch_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_limiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_limiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_limiter-dataflow " "Found design unit 1: input_limiter-dataflow" {  } { { "input_limiter.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/input_limiter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534344 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_limiter " "Found entity 1: input_limiter" {  } { { "input_limiter.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/input_limiter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-behavirual " "Found design unit 1: compare-behavirual" {  } { { "compare.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/compare.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534345 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/compare.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_watch.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alarm_watch.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_watch_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_watch_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_watch_tester-combinatorial " "Found design unit 1: alarm_watch_tester-combinatorial" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534348 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_watch_tester " "Found entity 1: alarm_watch_tester" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493278534348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493278534348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_watch_tester " "Elaborating entity \"alarm_watch_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493278534386 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[0\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[0\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534392 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[1\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[1\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534392 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[2\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[2\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534392 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[3\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[3\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534392 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[4\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[4\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534393 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[5\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[5\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534393 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[6\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[6\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534393 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[7\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[7\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534393 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[8\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[8\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534393 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[9\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[9\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534393 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[10\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[10\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534393 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[11\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[11\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534393 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[12\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[12\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534394 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[13\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[13\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534394 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[14\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[14\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534394 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[15\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[15\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534394 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[16\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[16\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534394 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[17\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[17\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534394 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[18\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[18\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534394 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[19\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[19\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534395 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[20\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[20\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534395 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[21\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[21\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534395 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[22\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[22\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534395 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[23\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[23\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534395 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[24\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[24\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534395 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[25\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[25\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534395 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[26\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[26\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534395 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[27\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[27\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534395 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[28\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[28\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534396 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[29\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[29\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534396 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[30\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[30\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534396 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[31\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[31\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534396 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[32\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[32\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534396 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[33\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[33\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534396 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[34\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[34\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534396 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[35\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[35\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534396 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[36\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[36\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534397 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[37\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[37\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534397 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[38\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[38\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534397 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[39\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[39\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534397 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[40\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[40\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534397 "|alarm_watch_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sseg\[41\] alarm_watch_tester.vhd(45) " "Inferred latch for \"sseg\[41\]\" at alarm_watch_tester.vhd(45)" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493278534397 "|alarm_watch_tester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_limiter input_limiter:in_lim " "Elaborating entity \"input_limiter\" for hierarchy \"input_limiter:in_lim\"" {  } { { "alarm_watch_tester.vhd" "in_lim" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493278534410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_decoder sevenseg_decoder:min_1 " "Elaborating entity \"sevenseg_decoder\" for hierarchy \"sevenseg_decoder:min_1\"" {  } { { "alarm_watch_tester.vhd" "min_1" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493278534432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch watch:wtch " "Elaborating entity \"watch\" for hierarchy \"watch:wtch\"" {  } { { "alarm_watch_tester.vhd" "wtch" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493278534437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen watch:wtch\|clock_gen:cg " "Elaborating entity \"clock_gen\" for hierarchy \"watch:wtch\|clock_gen:cg\"" {  } { { "watch.vhd" "cg" { Text "C:/DSD_VHDL/Exercise 6/watch.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493278534440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_counter watch:wtch\|multi_counter:mtc1 " "Elaborating entity \"multi_counter\" for hierarchy \"watch:wtch\|multi_counter:mtc1\"" {  } { { "watch.vhd" "mtc1" { Text "C:/DSD_VHDL/Exercise 6/watch.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493278534442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_logic watch:wtch\|reset_logic:rs " "Elaborating entity \"reset_logic\" for hierarchy \"watch:wtch\|reset_logic:rs\"" {  } { { "watch.vhd" "rs" { Text "C:/DSD_VHDL/Exercise 6/watch.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493278534457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:comp " "Elaborating entity \"compare\" for hierarchy \"compare:comp\"" {  } { { "alarm_watch_tester.vhd" "comp" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493278534459 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "watch:wtch\|clock_gen:cg\|\\cpu:count\[31\] Low " "Register watch:wtch\|clock_gen:cg\|\\cpu:count\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493278535015 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "watch:wtch\|clock_gen:cg\|\\cpu:count\[0\] Low " "Register watch:wtch\|clock_gen:cg\|\\cpu:count\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493278535015 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1493278535015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493278535299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493278535299 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493278535344 "|alarm_watch_tester|key[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493278535344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "283 " "Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493278535344 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493278535344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493278535344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493278535344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493278535362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 09:35:35 2017 " "Processing ended: Thu Apr 27 09:35:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493278535362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493278535362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493278535362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493278535362 ""}
