
CONTROL_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000170e0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015b8  08017380  08017380  00018380  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08018938  08018938  00019938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08018940  08018940  00019940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08018944  08018944  00019944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000204  24000000  08018948  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000185c  24000204  08018b4c  0001a204  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001a60  08018b4c  0001aa60  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001a204  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002617a  00000000  00000000  0001a232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000051e5  00000000  00000000  000403ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b30  00000000  00000000  00045598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000014f4  00000000  00000000  000470c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003f16e  00000000  00000000  000485bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002a9fb  00000000  00000000  0008772a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00181939  00000000  00000000  000b2125  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00233a5e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000086d4  00000000  00000000  00233aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  0023c178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000204 	.word	0x24000204
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08017368 	.word	0x08017368

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000208 	.word	0x24000208
 80002dc:	08017368 	.word	0x08017368

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <KalmanFilter>:
//=====¿ª¹Ø=====//
int8_t switch_state= 0;

// ---------- 内部函数 ----------
static float KalmanFilter(float measurement)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	ed87 0a01 	vstr	s0, [r7, #4]
    P = P + Q;
 8000aae:	4b24      	ldr	r3, [pc, #144]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ab0:	ed93 7a00 	vldr	s14, [r3]
 8000ab4:	4b23      	ldr	r3, [pc, #140]	@ (8000b44 <KalmanFilter+0xa0>)
 8000ab6:	edd3 7a00 	vldr	s15, [r3]
 8000aba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000abe:	4b20      	ldr	r3, [pc, #128]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ac0:	edc3 7a00 	vstr	s15, [r3]
    K = P / (P + R);
 8000ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ac6:	edd3 6a00 	vldr	s13, [r3]
 8000aca:	4b1d      	ldr	r3, [pc, #116]	@ (8000b40 <KalmanFilter+0x9c>)
 8000acc:	ed93 7a00 	vldr	s14, [r3]
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <KalmanFilter+0xa4>)
 8000ad2:	edd3 7a00 	vldr	s15, [r3]
 8000ad6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ade:	4b1b      	ldr	r3, [pc, #108]	@ (8000b4c <KalmanFilter+0xa8>)
 8000ae0:	edc3 7a00 	vstr	s15, [r3]
    x = x + K * (measurement - x);
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <KalmanFilter+0xac>)
 8000ae6:	edd3 7a00 	vldr	s15, [r3]
 8000aea:	ed97 7a01 	vldr	s14, [r7, #4]
 8000aee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000af2:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <KalmanFilter+0xa8>)
 8000af4:	edd3 7a00 	vldr	s15, [r3]
 8000af8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000afc:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <KalmanFilter+0xac>)
 8000afe:	edd3 7a00 	vldr	s15, [r3]
 8000b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b06:	4b12      	ldr	r3, [pc, #72]	@ (8000b50 <KalmanFilter+0xac>)
 8000b08:	edc3 7a00 	vstr	s15, [r3]
    P = (1 - K) * P;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <KalmanFilter+0xa8>)
 8000b0e:	edd3 7a00 	vldr	s15, [r3]
 8000b12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b1a:	4b09      	ldr	r3, [pc, #36]	@ (8000b40 <KalmanFilter+0x9c>)
 8000b1c:	edd3 7a00 	vldr	s15, [r3]
 8000b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b24:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <KalmanFilter+0x9c>)
 8000b26:	edc3 7a00 	vstr	s15, [r3]
    return x;
 8000b2a:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <KalmanFilter+0xac>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	ee07 3a90 	vmov	s15, r3
}
 8000b32:	eeb0 0a67 	vmov.f32	s0, s15
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	2400000c 	.word	0x2400000c
 8000b44:	24000004 	.word	0x24000004
 8000b48:	24000008 	.word	0x24000008
 8000b4c:	24000240 	.word	0x24000240
 8000b50:	2400023c 	.word	0x2400023c

08000b54 <OD_Init>:

// ---------- 初始化 ----------
void OD_Init(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
    interation_count = 0;
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <OD_Init+0x48>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	801a      	strh	r2, [r3, #0]
    total_value = 0;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <OD_Init+0x4c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
    baseline_value = 0;
 8000b64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba4 <OD_Init+0x50>)
 8000b66:	f04f 0200 	mov.w	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
    min_log_value = 0;
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <OD_Init+0x54>)
 8000b6e:	f04f 0200 	mov.w	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
    od_result = 0;
 8000b74:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <OD_Init+0x58>)
 8000b76:	f04f 0200 	mov.w	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
    x = 0;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <OD_Init+0x5c>)
 8000b7e:	f04f 0200 	mov.w	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
    P = 1.0f;
 8000b84:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb4 <OD_Init+0x60>)
 8000b86:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000b8a:	601a      	str	r2, [r3, #0]
    switch_state = 1;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <OD_Init+0x64>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	701a      	strb	r2, [r3, #0]
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	24000000 	.word	0x24000000
 8000ba0:	24000228 	.word	0x24000228
 8000ba4:	2400022c 	.word	0x2400022c
 8000ba8:	24000234 	.word	0x24000234
 8000bac:	24000230 	.word	0x24000230
 8000bb0:	2400023c 	.word	0x2400023c
 8000bb4:	2400000c 	.word	0x2400000c
 8000bb8:	24000244 	.word	0x24000244

08000bbc <Get_Data>:

int32_t Get_Data()
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
    int32_t results1 = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
    int32_t results2 = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	613b      	str	r3, [r7, #16]
    int32_t results = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
    // ¿ªLED
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	2140      	movs	r1, #64	@ 0x40
 8000bd2:	4834      	ldr	r0, [pc, #208]	@ (8000ca4 <Get_Data+0xe8>)
 8000bd4:	f009 ffe2 	bl	800ab9c <HAL_GPIO_WritePin>
    HAL_Delay(1500);
 8000bd8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000bdc:	f005 f98c 	bl	8005ef8 <HAL_Delay>

    for (int i = 0; i < 40; i++)
 8000be0:	2300      	movs	r3, #0
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	e01e      	b.n	8000c24 <Get_Data+0x68>
    {   uint16_t adc_data = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	807b      	strh	r3, [r7, #2]
    	Get_MAN_CH_Data(MAN_CH_2, &adc_data);  // CH2 ±39.0625mV
 8000bea:	1cbb      	adds	r3, r7, #2
 8000bec:	4619      	mov	r1, r3
 8000bee:	f44f 4048 	mov.w	r0, #51200	@ 0xc800
 8000bf2:	f000 fbc5 	bl	8001380 <Get_MAN_CH_Data>

         data1 = adc_data;
 8000bf6:	887b      	ldrh	r3, [r7, #2]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8000ca8 <Get_Data+0xec>)
 8000bfc:	601a      	str	r2, [r3, #0]
        if(data1 == INT32_MIN)
 8000bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca8 <Get_Data+0xec>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c06:	d101      	bne.n	8000c0c <Get_Data+0x50>
        {
            return 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	e047      	b.n	8000c9c <Get_Data+0xe0>
        }
        results1 = results1 + data1;
 8000c0c:	4b26      	ldr	r3, [pc, #152]	@ (8000ca8 <Get_Data+0xec>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	697a      	ldr	r2, [r7, #20]
 8000c12:	4413      	add	r3, r2
 8000c14:	617b      	str	r3, [r7, #20]
       printf("result1:%ld\n",results1);
 8000c16:	6979      	ldr	r1, [r7, #20]
 8000c18:	4824      	ldr	r0, [pc, #144]	@ (8000cac <Get_Data+0xf0>)
 8000c1a:	f012 fd0f 	bl	801363c <iprintf>
    for (int i = 0; i < 40; i++)
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	3301      	adds	r3, #1
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	2b27      	cmp	r3, #39	@ 0x27
 8000c28:	dddd      	ble.n	8000be6 <Get_Data+0x2a>
    }

    // ¹ØLED
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2140      	movs	r1, #64	@ 0x40
 8000c2e:	481d      	ldr	r0, [pc, #116]	@ (8000ca4 <Get_Data+0xe8>)
 8000c30:	f009 ffb4 	bl	800ab9c <HAL_GPIO_WritePin>
    HAL_Delay(1500);
 8000c34:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000c38:	f005 f95e 	bl	8005ef8 <HAL_Delay>
    for (int i = 0; i < 40; i++)
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60bb      	str	r3, [r7, #8]
 8000c40:	e01e      	b.n	8000c80 <Get_Data+0xc4>
    {
    	uint16_t adc_data = 0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	803b      	strh	r3, [r7, #0]
    	Get_MAN_CH_Data(MAN_CH_2, &adc_data);  // CH2 ±39.0625mV
 8000c46:	463b      	mov	r3, r7
 8000c48:	4619      	mov	r1, r3
 8000c4a:	f44f 4048 	mov.w	r0, #51200	@ 0xc800
 8000c4e:	f000 fb97 	bl	8001380 <Get_MAN_CH_Data>
        data2 = adc_data ;
 8000c52:	883b      	ldrh	r3, [r7, #0]
 8000c54:	461a      	mov	r2, r3
 8000c56:	4b16      	ldr	r3, [pc, #88]	@ (8000cb0 <Get_Data+0xf4>)
 8000c58:	601a      	str	r2, [r3, #0]
        if(data2 == INT32_MIN)
 8000c5a:	4b15      	ldr	r3, [pc, #84]	@ (8000cb0 <Get_Data+0xf4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c62:	d101      	bne.n	8000c68 <Get_Data+0xac>
        {
            return 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	e019      	b.n	8000c9c <Get_Data+0xe0>
        }
        results2 = results2 + data2;
 8000c68:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <Get_Data+0xf4>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	4413      	add	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
      printf("result2:%ld\n",results2);
 8000c72:	6939      	ldr	r1, [r7, #16]
 8000c74:	480f      	ldr	r0, [pc, #60]	@ (8000cb4 <Get_Data+0xf8>)
 8000c76:	f012 fce1 	bl	801363c <iprintf>
    for (int i = 0; i < 40; i++)
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	2b27      	cmp	r3, #39	@ 0x27
 8000c84:	dddd      	ble.n	8000c42 <Get_Data+0x86>
    }

    results = ((results1 - results2) / 40);
 8000c86:	697a      	ldr	r2, [r7, #20]
 8000c88:	693b      	ldr	r3, [r7, #16]
 8000c8a:	1ad3      	subs	r3, r2, r3
 8000c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb8 <Get_Data+0xfc>)
 8000c8e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c92:	1112      	asrs	r2, r2, #4
 8000c94:	17db      	asrs	r3, r3, #31
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	607b      	str	r3, [r7, #4]
    return results;
 8000c9a:	687b      	ldr	r3, [r7, #4]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	58020000 	.word	0x58020000
 8000ca8:	24000220 	.word	0x24000220
 8000cac:	08017380 	.word	0x08017380
 8000cb0:	24000224 	.word	0x24000224
 8000cb4:	08017390 	.word	0x08017390
 8000cb8:	66666667 	.word	0x66666667

08000cbc <OD_Task>:

void OD_Task(void){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	ed2d 8b02 	vpush	{d8}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af02      	add	r7, sp, #8
	if(switch_state)
 8000cc6:	4b86      	ldr	r3, [pc, #536]	@ (8000ee0 <OD_Task+0x224>)
 8000cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 8100 	beq.w	8000ed2 <OD_Task+0x216>
					{
		//printf("OD_Task executed, switch_state: %d\n", switch_state); // 新增调试打印
	        raw_result = Get_Data();
 8000cd2:	f7ff ff73 	bl	8000bbc <Get_Data>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	4a82      	ldr	r2, [pc, #520]	@ (8000ee4 <OD_Task+0x228>)
 8000cda:	6013      	str	r3, [r2, #0]

	        if (interation_count < Max_Interation - Min_Interation)
 8000cdc:	4b82      	ldr	r3, [pc, #520]	@ (8000ee8 <OD_Task+0x22c>)
 8000cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ce2:	2b13      	cmp	r3, #19
 8000ce4:	dc09      	bgt.n	8000cfa <OD_Task+0x3e>
	        {
	            interation_count++;
 8000ce6:	4b80      	ldr	r3, [pc, #512]	@ (8000ee8 <OD_Task+0x22c>)
 8000ce8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	3301      	adds	r3, #1
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	b21a      	sxth	r2, r3
 8000cf4:	4b7c      	ldr	r3, [pc, #496]	@ (8000ee8 <OD_Task+0x22c>)
 8000cf6:	801a      	strh	r2, [r3, #0]
	            float filtered_value = KalmanFilter(od_result);
							if (filtered_value < 0) filtered_value = 0;
							printf("filtered_OD_value: %.6f ,baseline_value: %.6f \r\n",filtered_value, baseline_value);
	        }
				}
}
 8000cf8:	e0eb      	b.n	8000ed2 <OD_Task+0x216>
	        else if (interation_count >= Max_Interation - Min_Interation && interation_count < Max_Interation)
 8000cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8000ee8 <OD_Task+0x22c>)
 8000cfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d00:	2b13      	cmp	r3, #19
 8000d02:	dd32      	ble.n	8000d6a <OD_Task+0xae>
 8000d04:	4b78      	ldr	r3, [pc, #480]	@ (8000ee8 <OD_Task+0x22c>)
 8000d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d0a:	2b27      	cmp	r3, #39	@ 0x27
 8000d0c:	dc2d      	bgt.n	8000d6a <OD_Task+0xae>
	            interation_count++;
 8000d0e:	4b76      	ldr	r3, [pc, #472]	@ (8000ee8 <OD_Task+0x22c>)
 8000d10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	3301      	adds	r3, #1
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	b21a      	sxth	r2, r3
 8000d1c:	4b72      	ldr	r3, [pc, #456]	@ (8000ee8 <OD_Task+0x22c>)
 8000d1e:	801a      	strh	r2, [r3, #0]
	            total_value += raw_result;
 8000d20:	4b72      	ldr	r3, [pc, #456]	@ (8000eec <OD_Task+0x230>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a6f      	ldr	r2, [pc, #444]	@ (8000ee4 <OD_Task+0x228>)
 8000d26:	6812      	ldr	r2, [r2, #0]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a70      	ldr	r2, [pc, #448]	@ (8000eec <OD_Task+0x230>)
 8000d2c:	6013      	str	r3, [r2, #0]
	            baseline_value = (float)total_value / (interation_count - Min_Interation);
 8000d2e:	4b6f      	ldr	r3, [pc, #444]	@ (8000eec <OD_Task+0x230>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	ee07 3a90 	vmov	s15, r3
 8000d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d3a:	4b6b      	ldr	r3, [pc, #428]	@ (8000ee8 <OD_Task+0x22c>)
 8000d3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d40:	3b14      	subs	r3, #20
 8000d42:	ee07 3a90 	vmov	s15, r3
 8000d46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d4e:	4b68      	ldr	r3, [pc, #416]	@ (8000ef0 <OD_Task+0x234>)
 8000d50:	edc3 7a00 	vstr	s15, [r3]
	            printf("OD Baseline Calculated,baseline_value: %.6f \r\n", baseline_value);
 8000d54:	4b66      	ldr	r3, [pc, #408]	@ (8000ef0 <OD_Task+0x234>)
 8000d56:	edd3 7a00 	vldr	s15, [r3]
 8000d5a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d5e:	ec53 2b17 	vmov	r2, r3, d7
 8000d62:	4864      	ldr	r0, [pc, #400]	@ (8000ef4 <OD_Task+0x238>)
 8000d64:	f012 fc6a 	bl	801363c <iprintf>
}
 8000d68:	e0b3      	b.n	8000ed2 <OD_Task+0x216>
	            if (raw_result <= 0)
 8000d6a:	4b5e      	ldr	r3, [pc, #376]	@ (8000ee4 <OD_Task+0x228>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	dc15      	bgt.n	8000d9e <OD_Task+0xe2>
	                od_result = od_result;
 8000d72:	4b61      	ldr	r3, [pc, #388]	@ (8000ef8 <OD_Task+0x23c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a60      	ldr	r2, [pc, #384]	@ (8000ef8 <OD_Task+0x23c>)
 8000d78:	6013      	str	r3, [r2, #0]
	                printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000d7a:	4b5f      	ldr	r3, [pc, #380]	@ (8000ef8 <OD_Task+0x23c>)
 8000d7c:	edd3 7a00 	vldr	s15, [r3]
 8000d80:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000d84:	4b5a      	ldr	r3, [pc, #360]	@ (8000ef0 <OD_Task+0x234>)
 8000d86:	edd3 7a00 	vldr	s15, [r3]
 8000d8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d8e:	ed8d 7b00 	vstr	d7, [sp]
 8000d92:	ec53 2b16 	vmov	r2, r3, d6
 8000d96:	4859      	ldr	r0, [pc, #356]	@ (8000efc <OD_Task+0x240>)
 8000d98:	f012 fc50 	bl	801363c <iprintf>
 8000d9c:	e076      	b.n	8000e8c <OD_Task+0x1d0>
	            else if (raw_result < baseline_value)
 8000d9e:	4b51      	ldr	r3, [pc, #324]	@ (8000ee4 <OD_Task+0x228>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	ee07 3a90 	vmov	s15, r3
 8000da6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000daa:	4b51      	ldr	r3, [pc, #324]	@ (8000ef0 <OD_Task+0x234>)
 8000dac:	edd3 7a00 	vldr	s15, [r3]
 8000db0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db8:	d538      	bpl.n	8000e2c <OD_Task+0x170>
									float log_value = log10( baseline_value/ raw_result);
 8000dba:	4b4d      	ldr	r3, [pc, #308]	@ (8000ef0 <OD_Task+0x234>)
 8000dbc:	edd3 6a00 	vldr	s13, [r3]
 8000dc0:	4b48      	ldr	r3, [pc, #288]	@ (8000ee4 <OD_Task+0x228>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	ee07 3a90 	vmov	s15, r3
 8000dc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dd0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dd4:	eeb0 0b47 	vmov.f64	d0, d7
 8000dd8:	f016 f85e 	bl	8016e98 <log10>
 8000ddc:	eeb0 7b40 	vmov.f64	d7, d0
 8000de0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000de4:	edc7 7a00 	vstr	s15, [r7]
									if (log_value > min_log_value)
 8000de8:	4b45      	ldr	r3, [pc, #276]	@ (8000f00 <OD_Task+0x244>)
 8000dea:	edd3 7a00 	vldr	s15, [r3]
 8000dee:	ed97 7a00 	vldr	s14, [r7]
 8000df2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dfa:	dd02      	ble.n	8000e02 <OD_Task+0x146>
											min_log_value = log_value;
 8000dfc:	4a40      	ldr	r2, [pc, #256]	@ (8000f00 <OD_Task+0x244>)
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	6013      	str	r3, [r2, #0]
	                od_result = log_value;
 8000e02:	4a3d      	ldr	r2, [pc, #244]	@ (8000ef8 <OD_Task+0x23c>)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	6013      	str	r3, [r2, #0]
	                printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000e08:	4b3b      	ldr	r3, [pc, #236]	@ (8000ef8 <OD_Task+0x23c>)
 8000e0a:	edd3 7a00 	vldr	s15, [r3]
 8000e0e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e12:	4b37      	ldr	r3, [pc, #220]	@ (8000ef0 <OD_Task+0x234>)
 8000e14:	edd3 7a00 	vldr	s15, [r3]
 8000e18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e1c:	ed8d 7b00 	vstr	d7, [sp]
 8000e20:	ec53 2b16 	vmov	r2, r3, d6
 8000e24:	4835      	ldr	r0, [pc, #212]	@ (8000efc <OD_Task+0x240>)
 8000e26:	f012 fc09 	bl	801363c <iprintf>
 8000e2a:	e02f      	b.n	8000e8c <OD_Task+0x1d0>
								od_result = min_log_value + log10(raw_result / baseline_value);
 8000e2c:	4b34      	ldr	r3, [pc, #208]	@ (8000f00 <OD_Task+0x244>)
 8000e2e:	edd3 7a00 	vldr	s15, [r3]
 8000e32:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8000e36:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee4 <OD_Task+0x228>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	ee07 3a90 	vmov	s15, r3
 8000e3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e42:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef0 <OD_Task+0x234>)
 8000e44:	ed93 7a00 	vldr	s14, [r3]
 8000e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e50:	eeb0 0b47 	vmov.f64	d0, d7
 8000e54:	f016 f820 	bl	8016e98 <log10>
 8000e58:	eeb0 7b40 	vmov.f64	d7, d0
 8000e5c:	ee38 7b07 	vadd.f64	d7, d8, d7
 8000e60:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e64:	4b24      	ldr	r3, [pc, #144]	@ (8000ef8 <OD_Task+0x23c>)
 8000e66:	edc3 7a00 	vstr	s15, [r3]
								printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000e6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ef8 <OD_Task+0x23c>)
 8000e6c:	edd3 7a00 	vldr	s15, [r3]
 8000e70:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef0 <OD_Task+0x234>)
 8000e76:	edd3 7a00 	vldr	s15, [r3]
 8000e7a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e7e:	ed8d 7b00 	vstr	d7, [sp]
 8000e82:	ec53 2b16 	vmov	r2, r3, d6
 8000e86:	481d      	ldr	r0, [pc, #116]	@ (8000efc <OD_Task+0x240>)
 8000e88:	f012 fbd8 	bl	801363c <iprintf>
	            float filtered_value = KalmanFilter(od_result);
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <OD_Task+0x23c>)
 8000e8e:	edd3 7a00 	vldr	s15, [r3]
 8000e92:	eeb0 0a67 	vmov.f32	s0, s15
 8000e96:	f7ff fe05 	bl	8000aa4 <KalmanFilter>
 8000e9a:	ed87 0a01 	vstr	s0, [r7, #4]
							if (filtered_value < 0) filtered_value = 0;
 8000e9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ea2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eaa:	d502      	bpl.n	8000eb2 <OD_Task+0x1f6>
 8000eac:	f04f 0300 	mov.w	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
							printf("filtered_OD_value: %.6f ,baseline_value: %.6f \r\n",filtered_value, baseline_value);
 8000eb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eb6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000eba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <OD_Task+0x234>)
 8000ebc:	edd3 7a00 	vldr	s15, [r3]
 8000ec0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ec4:	ed8d 7b00 	vstr	d7, [sp]
 8000ec8:	ec53 2b16 	vmov	r2, r3, d6
 8000ecc:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <OD_Task+0x248>)
 8000ece:	f012 fbb5 	bl	801363c <iprintf>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	ecbd 8b02 	vpop	{d8}
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	24000244 	.word	0x24000244
 8000ee4:	24000238 	.word	0x24000238
 8000ee8:	24000000 	.word	0x24000000
 8000eec:	24000228 	.word	0x24000228
 8000ef0:	2400022c 	.word	0x2400022c
 8000ef4:	080173a0 	.word	0x080173a0
 8000ef8:	24000230 	.word	0x24000230
 8000efc:	080173d0 	.word	0x080173d0
 8000f00:	24000234 	.word	0x24000234
 8000f04:	080173f8 	.word	0x080173f8

08000f08 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08a      	sub	sp, #40	@ 0x28
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f0e:	f107 031c 	add.w	r3, r7, #28
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
 8000f28:	615a      	str	r2, [r3, #20]
 8000f2a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f2c:	4b31      	ldr	r3, [pc, #196]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f2e:	4a32      	ldr	r2, [pc, #200]	@ (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f30:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000f32:	4b30      	ldr	r3, [pc, #192]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000f38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000f3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f40:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f46:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f48:	2204      	movs	r2, #4
 8000f4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f4c:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f52:	4b28      	ldr	r3, [pc, #160]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000f58:	4b26      	ldr	r3, [pc, #152]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f5e:	4b25      	ldr	r3, [pc, #148]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f64:	4b23      	ldr	r3, [pc, #140]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f6a:	4b22      	ldr	r3, [pc, #136]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000f70:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f76:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f82:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f90:	4818      	ldr	r0, [pc, #96]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f92:	f005 fa47 	bl	8006424 <HAL_ADC_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000f9c:	f001 fa7f 	bl	800249e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4812      	ldr	r0, [pc, #72]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fac:	f006 fba4 	bl	80076f8 <HAL_ADCEx_MultiModeConfigChannel>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000fb6:	f001 fa72 	bl	800249e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fba:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <MX_ADC1_Init+0xf4>)
 8000fbc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fbe:	2306      	movs	r3, #6
 8000fc0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fc6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000fca:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fcc:	2304      	movs	r3, #4
 8000fce:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd8:	463b      	mov	r3, r7
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4805      	ldr	r0, [pc, #20]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fde:	f005 fdc3 	bl	8006b68 <HAL_ADC_ConfigChannel>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000fe8:	f001 fa59 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fec:	bf00      	nop
 8000fee:	3728      	adds	r7, #40	@ 0x28
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	24000248 	.word	0x24000248
 8000ff8:	40022000 	.word	0x40022000
 8000ffc:	10c00010 	.word	0x10c00010

08001000 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
 8001014:	615a      	str	r2, [r3, #20]
 8001016:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001018:	4b2b      	ldr	r3, [pc, #172]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800101a:	4a2c      	ldr	r2, [pc, #176]	@ (80010cc <MX_ADC2_Init+0xcc>)
 800101c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800101e:	4b2a      	ldr	r3, [pc, #168]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001020:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001024:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001026:	4b28      	ldr	r3, [pc, #160]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800102c:	4b26      	ldr	r3, [pc, #152]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001032:	4b25      	ldr	r3, [pc, #148]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001034:	2204      	movs	r2, #4
 8001036:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001038:	4b23      	ldr	r3, [pc, #140]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800103a:	2200      	movs	r2, #0
 800103c:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800103e:	4b22      	ldr	r3, [pc, #136]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001040:	2200      	movs	r2, #0
 8001042:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8001044:	4b20      	ldr	r3, [pc, #128]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001046:	2201      	movs	r2, #1
 8001048:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800104a:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800104c:	2200      	movs	r2, #0
 800104e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001050:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001052:	2200      	movs	r2, #0
 8001054:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001058:	2200      	movs	r2, #0
 800105a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800105e:	2200      	movs	r2, #0
 8001060:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001064:	2200      	movs	r2, #0
 8001066:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800106a:	2200      	movs	r2, #0
 800106c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800106e:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001070:	2200      	movs	r2, #0
 8001072:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 8001076:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001078:	2201      	movs	r2, #1
 800107a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800107c:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800107e:	f005 f9d1 	bl	8006424 <HAL_ADC_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8001088:	f001 fa09 	bl	800249e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800108c:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <MX_ADC2_Init+0xd0>)
 800108e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001090:	2306      	movs	r3, #6
 8001092:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001098:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800109c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800109e:	2304      	movs	r3, #4
 80010a0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 80010b0:	f005 fd5a 	bl	8006b68 <HAL_ADC_ConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 80010ba:	f001 f9f0 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3720      	adds	r7, #32
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	240002ac 	.word	0x240002ac
 80010cc:	40022100 	.word	0x40022100
 80010d0:	14f00020 	.word	0x14f00020

080010d4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	@ 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a46      	ldr	r2, [pc, #280]	@ (800120c <HAL_ADC_MspInit+0x138>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d14e      	bne.n	8001194 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80010f6:	4b46      	ldr	r3, [pc, #280]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a44      	ldr	r2, [pc, #272]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80010fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001100:	4b43      	ldr	r3, [pc, #268]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d10e      	bne.n	8001126 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001108:	4b42      	ldr	r3, [pc, #264]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800110a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800110e:	4a41      	ldr	r2, [pc, #260]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001110:	f043 0320 	orr.w	r3, r3, #32
 8001114:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001118:	4b3e      	ldr	r3, [pc, #248]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800111a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800111e:	f003 0320 	and.w	r3, r3, #32
 8001122:	61bb      	str	r3, [r7, #24]
 8001124:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	4b3b      	ldr	r3, [pc, #236]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800112c:	4a39      	ldr	r2, [pc, #228]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800112e:	f043 0304 	orr.w	r3, r3, #4
 8001132:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001136:	4b37      	ldr	r3, [pc, #220]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001144:	4b33      	ldr	r3, [pc, #204]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800114a:	4a32      	ldr	r2, [pc, #200]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001154:	4b2f      	ldr	r3, [pc, #188]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001162:	2310      	movs	r3, #16
 8001164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001166:	2303      	movs	r3, #3
 8001168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	4619      	mov	r1, r3
 8001174:	4828      	ldr	r0, [pc, #160]	@ (8001218 <HAL_ADC_MspInit+0x144>)
 8001176:	f009 fb61 	bl	800a83c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800117a:	2302      	movs	r3, #2
 800117c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001186:	f107 031c 	add.w	r3, r7, #28
 800118a:	4619      	mov	r1, r3
 800118c:	4823      	ldr	r0, [pc, #140]	@ (800121c <HAL_ADC_MspInit+0x148>)
 800118e:	f009 fb55 	bl	800a83c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001192:	e037      	b.n	8001204 <HAL_ADC_MspInit+0x130>
  else if(adcHandle->Instance==ADC2)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a21      	ldr	r2, [pc, #132]	@ (8001220 <HAL_ADC_MspInit+0x14c>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d132      	bne.n	8001204 <HAL_ADC_MspInit+0x130>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800119e:	4b1c      	ldr	r3, [pc, #112]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	3301      	adds	r3, #1
 80011a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80011a8:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d10e      	bne.n	80011ce <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011b6:	4a17      	ldr	r2, [pc, #92]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011b8:	f043 0320 	orr.w	r3, r3, #32
 80011bc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011c6:	f003 0320 	and.w	r3, r3, #32
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011d6:	f043 0302 	orr.w	r3, r3, #2
 80011da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011de:	4b0d      	ldr	r3, [pc, #52]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e4:	f003 0302 	and.w	r3, r3, #2
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011f0:	2303      	movs	r3, #3
 80011f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 031c 	add.w	r3, r7, #28
 80011fc:	4619      	mov	r1, r3
 80011fe:	4807      	ldr	r0, [pc, #28]	@ (800121c <HAL_ADC_MspInit+0x148>)
 8001200:	f009 fb1c 	bl	800a83c <HAL_GPIO_Init>
}
 8001204:	bf00      	nop
 8001206:	3730      	adds	r7, #48	@ 0x30
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40022000 	.word	0x40022000
 8001210:	24000310 	.word	0x24000310
 8001214:	58024400 	.word	0x58024400
 8001218:	58020800 	.word	0x58020800
 800121c:	58020400 	.word	0x58020400
 8001220:	40022100 	.word	0x40022100

08001224 <ADS8688_Write_Command>:

extern SPI_HandleTypeDef hspi4;

// 写命令函数
void ADS8688_Write_Command(uint16_t com)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	80fb      	strh	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (uint8_t)(com >> 8);
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	0a1b      	lsrs	r3, r3, #8
 8001232:	b29b      	uxth	r3, r3
 8001234:	b2db      	uxtb	r3, r3
 8001236:	733b      	strb	r3, [r7, #12]
    wr_data[1] = (uint8_t)(com & 0xFF);
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 800123e:	2200      	movs	r2, #0
 8001240:	2110      	movs	r1, #16
 8001242:	480a      	ldr	r0, [pc, #40]	@ (800126c <ADS8688_Write_Command+0x48>)
 8001244:	f009 fcaa 	bl	800ab9c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 8001248:	f107 010c 	add.w	r1, r7, #12
 800124c:	f04f 33ff 	mov.w	r3, #4294967295
 8001250:	2202      	movs	r2, #2
 8001252:	4807      	ldr	r0, [pc, #28]	@ (8001270 <ADS8688_Write_Command+0x4c>)
 8001254:	f00d fafe 	bl	800e854 <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 8001258:	2201      	movs	r2, #1
 800125a:	2110      	movs	r1, #16
 800125c:	4803      	ldr	r0, [pc, #12]	@ (800126c <ADS8688_Write_Command+0x48>)
 800125e:	f009 fc9d 	bl	800ab9c <HAL_GPIO_WritePin>
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	58021000 	.word	0x58021000
 8001270:	24000cd0 	.word	0x24000cd0

08001274 <ADS8688_Write_Program>:

// 写寄存器函数
void ADS8688_Write_Program(uint8_t addr, uint8_t data)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	460a      	mov	r2, r1
 800127e:	71fb      	strb	r3, [r7, #7]
 8001280:	4613      	mov	r3, r2
 8001282:	71bb      	strb	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (addr << 1) | 0x01;
 8001284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	b25b      	sxtb	r3, r3
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	b25b      	sxtb	r3, r3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	733b      	strb	r3, [r7, #12]
    wr_data[1] = data;
 8001296:	79bb      	ldrb	r3, [r7, #6]
 8001298:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 800129a:	2200      	movs	r2, #0
 800129c:	2110      	movs	r1, #16
 800129e:	480a      	ldr	r0, [pc, #40]	@ (80012c8 <ADS8688_Write_Program+0x54>)
 80012a0:	f009 fc7c 	bl	800ab9c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 80012a4:	f107 010c 	add.w	r1, r7, #12
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ac:	2202      	movs	r2, #2
 80012ae:	4807      	ldr	r0, [pc, #28]	@ (80012cc <ADS8688_Write_Program+0x58>)
 80012b0:	f00d fad0 	bl	800e854 <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 80012b4:	2201      	movs	r2, #1
 80012b6:	2110      	movs	r1, #16
 80012b8:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <ADS8688_Write_Program+0x54>)
 80012ba:	f009 fc6f 	bl	800ab9c <HAL_GPIO_WritePin>
}
 80012be:	bf00      	nop
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	58021000 	.word	0x58021000
 80012cc:	24000cd0 	.word	0x24000cd0

080012d0 <ADS8688_Init>:

// 初始化函数（全部通道 0~10.24V）
void ADS8688_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
    ADS8688_DAISY_LOW();
 80012d4:	2200      	movs	r2, #0
 80012d6:	2108      	movs	r1, #8
 80012d8:	4826      	ldr	r0, [pc, #152]	@ (8001374 <ADS8688_Init+0xa4>)
 80012da:	f009 fc5f 	bl	800ab9c <HAL_GPIO_WritePin>

    // 硬件复位
    ADS8688_RST_LOW();
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012e4:	4824      	ldr	r0, [pc, #144]	@ (8001378 <ADS8688_Init+0xa8>)
 80012e6:	f009 fc59 	bl	800ab9c <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80012ea:	2002      	movs	r0, #2
 80012ec:	f004 fe04 	bl	8005ef8 <HAL_Delay>
    ADS8688_RST_HIGH();
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012f6:	4820      	ldr	r0, [pc, #128]	@ (8001378 <ADS8688_Init+0xa8>)
 80012f8:	f009 fc50 	bl	800ab9c <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80012fc:	2002      	movs	r0, #2
 80012fe:	f004 fdfb 	bl	8005ef8 <HAL_Delay>

    // 软件复位
    ADS8688_Write_Command(RST);
 8001302:	f44f 4005 	mov.w	r0, #34048	@ 0x8500
 8001306:	f7ff ff8d 	bl	8001224 <ADS8688_Write_Command>
    HAL_Delay(2);
 800130a:	2002      	movs	r0, #2
 800130c:	f004 fdf4 	bl	8005ef8 <HAL_Delay>

    // 所有通道：单极 0–10.24V
    ADS8688_Write_Program(CH0_INPUT_RANGE, VREF_U_25);
 8001310:	2105      	movs	r1, #5
 8001312:	2005      	movs	r0, #5
 8001314:	f7ff ffae 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH1_INPUT_RANGE, VREF_U_25);
 8001318:	2105      	movs	r1, #5
 800131a:	2006      	movs	r0, #6
 800131c:	f7ff ffaa 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH2_INPUT_RANGE, VREF_B_0625);
 8001320:	2102      	movs	r1, #2
 8001322:	2007      	movs	r0, #7
 8001324:	f7ff ffa6 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH3_INPUT_RANGE, VREF_U_25);
 8001328:	2105      	movs	r1, #5
 800132a:	2008      	movs	r0, #8
 800132c:	f7ff ffa2 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH4_INPUT_RANGE, VREF_U_25);
 8001330:	2105      	movs	r1, #5
 8001332:	2009      	movs	r0, #9
 8001334:	f7ff ff9e 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH5_INPUT_RANGE, VREF_U_25);
 8001338:	2105      	movs	r1, #5
 800133a:	200a      	movs	r0, #10
 800133c:	f7ff ff9a 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH6_INPUT_RANGE, VREF_U_25);
 8001340:	2105      	movs	r1, #5
 8001342:	200b      	movs	r0, #11
 8001344:	f7ff ff96 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH7_INPUT_RANGE, VREF_U_25);
 8001348:	2105      	movs	r1, #5
 800134a:	200c      	movs	r0, #12
 800134c:	f7ff ff92 	bl	8001274 <ADS8688_Write_Program>

    // 启用全部通道
    ADS8688_Write_Program(CH_PWR_DN, 0x00);
 8001350:	2100      	movs	r1, #0
 8001352:	2002      	movs	r0, #2
 8001354:	f7ff ff8e 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(AUTO_SEQ_EN, 0xFF);
 8001358:	21ff      	movs	r1, #255	@ 0xff
 800135a:	2001      	movs	r0, #1
 800135c:	f7ff ff8a 	bl	8001274 <ADS8688_Write_Program>

    // 选择通道 0 开始
    ADS8688_Write_Command(MAN_CH_0);
 8001360:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 8001364:	f7ff ff5e 	bl	8001224 <ADS8688_Write_Command>

    printf("ADS8688 Initialized: CH2 ±39.0625mV, CH0/1/3~7 4–20mA\r\n");
 8001368:	4804      	ldr	r0, [pc, #16]	@ (800137c <ADS8688_Init+0xac>)
 800136a:	f012 f9d7 	bl	801371c <puts>
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	58021000 	.word	0x58021000
 8001378:	58020800 	.word	0x58020800
 800137c:	0801742c 	.word	0x0801742c

08001380 <Get_MAN_CH_Data>:

// 读取单通道原始值
void Get_MAN_CH_Data(uint16_t ch, uint16_t *data)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	4603      	mov	r3, r0
 8001388:	6039      	str	r1, [r7, #0]
 800138a:	80fb      	strh	r3, [r7, #6]
    uint8_t Tx[4] = {0}, Rx[4] = {0};
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]

    ADS8688_Write_Command(ch);
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ff44 	bl	8001224 <ADS8688_Write_Command>
    for (volatile int i = 0; i < 10; i++);  // 简单延时
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	e002      	b.n	80013a8 <Get_MAN_CH_Data+0x28>
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2b09      	cmp	r3, #9
 80013ac:	ddf9      	ble.n	80013a2 <Get_MAN_CH_Data+0x22>

    ADS8688_CS_LOW();
 80013ae:	2200      	movs	r2, #0
 80013b0:	2110      	movs	r1, #16
 80013b2:	4811      	ldr	r0, [pc, #68]	@ (80013f8 <Get_MAN_CH_Data+0x78>)
 80013b4:	f009 fbf2 	bl	800ab9c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi4, Tx, Rx, 4, HAL_MAX_DELAY);
 80013b8:	f107 0210 	add.w	r2, r7, #16
 80013bc:	f107 0114 	add.w	r1, r7, #20
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2304      	movs	r3, #4
 80013c8:	480c      	ldr	r0, [pc, #48]	@ (80013fc <Get_MAN_CH_Data+0x7c>)
 80013ca:	f00d fc31 	bl	800ec30 <HAL_SPI_TransmitReceive>
    ADS8688_CS_HIGH();
 80013ce:	2201      	movs	r2, #1
 80013d0:	2110      	movs	r1, #16
 80013d2:	4809      	ldr	r0, [pc, #36]	@ (80013f8 <Get_MAN_CH_Data+0x78>)
 80013d4:	f009 fbe2 	bl	800ab9c <HAL_GPIO_WritePin>

    *data = ((uint16_t)Rx[2] << 8) | Rx[3];
 80013d8:	7cbb      	ldrb	r3, [r7, #18]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7cfb      	ldrb	r3, [r7, #19]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	801a      	strh	r2, [r3, #0]
}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	58021000 	.word	0x58021000
 80013fc:	24000cd0 	.word	0x24000cd0

08001400 <ADS8688_ReadOxygen>:

// 读取指定通道并换算为 mA 与 DO(%)
void ADS8688_ReadOxygen(uint8_t ch)
{
 8001400:	b5b0      	push	{r4, r5, r7, lr}
 8001402:	b0a0      	sub	sp, #128	@ 0x80
 8001404:	af06      	add	r7, sp, #24
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
    if (ch > 7) return; // 防止越界
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b07      	cmp	r3, #7
 800140e:	f200 80a1 	bhi.w	8001554 <ADS8688_ReadOxygen+0x154>

    const uint16_t channels[8] = {
 8001412:	4b52      	ldr	r3, [pc, #328]	@ (800155c <ADS8688_ReadOxygen+0x15c>)
 8001414:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001418:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800141a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        MAN_CH_0, MAN_CH_1, MAN_CH_2, MAN_CH_3,
        MAN_CH_4, MAN_CH_5, MAN_CH_6, MAN_CH_7
    };
    const char *names[8] = {
 800141e:	4b50      	ldr	r3, [pc, #320]	@ (8001560 <ADS8688_ReadOxygen+0x160>)
 8001420:	f107 0410 	add.w	r4, r7, #16
 8001424:	461d      	mov	r5, r3
 8001426:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001428:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800142a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800142e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        "CH0","CH1","CH2","CH3","CH4","CH5","CH6","CH7"
    };
    // ==== 校准参数 ====
    // 实测电压点：4 mA → 约 1.996 V，20 mA → 约 9.980 V
    const float V_ZERO = 1.996f;   // V @ 4 mA
 8001432:	4b4c      	ldr	r3, [pc, #304]	@ (8001564 <ADS8688_ReadOxygen+0x164>)
 8001434:	663b      	str	r3, [r7, #96]	@ 0x60
    const float V_FULL = 9.980f;   // V @ 20 mA
 8001436:	4b4c      	ldr	r3, [pc, #304]	@ (8001568 <ADS8688_ReadOxygen+0x168>)
 8001438:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const float V_FS = 10.24f;     // ADS8688 满量程电压 (V)
 800143a:	4b4c      	ldr	r3, [pc, #304]	@ (800156c <ADS8688_ReadOxygen+0x16c>)
 800143c:	65bb      	str	r3, [r7, #88]	@ 0x58
    const float ADC_FULL = 65536.0f;
 800143e:	f04f 438f 	mov.w	r3, #1199570944	@ 0x47800000
 8001442:	657b      	str	r3, [r7, #84]	@ 0x54

    // 量程对应的溶氧上下限 (mg/L)
    const float DO_LRV = 0.0f;     // 4 mA 对应 0 mg/L
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	653b      	str	r3, [r7, #80]	@ 0x50
    const float DO_URV = 20.0f;    // 20 mA 对应 20 mg/L
 800144a:	4b49      	ldr	r3, [pc, #292]	@ (8001570 <ADS8688_ReadOxygen+0x170>)
 800144c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        uint16_t adc_data;
        Get_MAN_CH_Data(channels[ch], &adc_data);
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	3368      	adds	r3, #104	@ 0x68
 8001454:	443b      	add	r3, r7
 8001456:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 800145a:	f107 020e 	add.w	r2, r7, #14
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff ff8d 	bl	8001380 <Get_MAN_CH_Data>

        // 1. ADC码 → 电压 (V)
        float voltage = (float)adc_data * V_FS / ADC_FULL;
 8001466:	89fb      	ldrh	r3, [r7, #14]
 8001468:	ee07 3a90 	vmov	s15, r3
 800146c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001470:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001474:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001478:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800147c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001480:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

        // 2. 电压 → 电流 (mA)，含两点校准补偿
        float current_mA = (voltage - V_ZERO) / (V_FULL - V_ZERO) * 16.0f + 4.0f;
 8001484:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001488:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800148c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001490:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001494:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001498:	ee37 7a67 	vsub.f32	s14, s14, s15
 800149c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014a0:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80014a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014a8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80014ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014b0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

        // 4. 线性换算成溶氧 mg/L
        float ratio = (current_mA - 4.0f) / 16.0f;
 80014b4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80014b8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80014bc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80014c0:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80014c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c8:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
        if (ratio < 0.0f) ratio = 0.0f;
 80014cc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d8:	d502      	bpl.n	80014e0 <ADS8688_ReadOxygen+0xe0>
 80014da:	f04f 0300 	mov.w	r3, #0
 80014de:	667b      	str	r3, [r7, #100]	@ 0x64
        if (ratio > 1.0f) ratio = 1.0f;
 80014e0:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f0:	dd02      	ble.n	80014f8 <ADS8688_ReadOxygen+0xf8>
 80014f2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014f6:	667b      	str	r3, [r7, #100]	@ 0x64
        float DO_mgL = ratio * (DO_URV - DO_LRV) + DO_LRV;
 80014f8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80014fc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001500:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001504:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800150c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001514:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

        // 5. 打印结果
        printf("%s: %7.3f V | %6.3f mA | DO=%6.2f mg/L | adc=0x%04X\r\n",
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	3368      	adds	r3, #104	@ 0x68
 800151e:	443b      	add	r3, r7
 8001520:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8001524:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001528:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800152c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001530:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001534:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001538:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800153c:	89fb      	ldrh	r3, [r7, #14]
 800153e:	9304      	str	r3, [sp, #16]
 8001540:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001544:	ed8d 7b00 	vstr	d7, [sp]
 8001548:	ec53 2b15 	vmov	r2, r3, d5
 800154c:	4809      	ldr	r0, [pc, #36]	@ (8001574 <ADS8688_ReadOxygen+0x174>)
 800154e:	f012 f875 	bl	801363c <iprintf>
 8001552:	e000      	b.n	8001556 <ADS8688_ReadOxygen+0x156>
    if (ch > 7) return; // 防止越界
 8001554:	bf00      	nop
               names[ch], voltage, current_mA, DO_mgL, adc_data);

}
 8001556:	3768      	adds	r7, #104	@ 0x68
 8001558:	46bd      	mov	sp, r7
 800155a:	bdb0      	pop	{r4, r5, r7, pc}
 800155c:	080174a0 	.word	0x080174a0
 8001560:	080174d0 	.word	0x080174d0
 8001564:	3fff7cee 	.word	0x3fff7cee
 8001568:	411fae14 	.word	0x411fae14
 800156c:	4123d70a 	.word	0x4123d70a
 8001570:	41a00000 	.word	0x41a00000
 8001574:	08017468 	.word	0x08017468

08001578 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800157e:	4b41      	ldr	r3, [pc, #260]	@ (8001684 <MX_DMA_Init+0x10c>)
 8001580:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001584:	4a3f      	ldr	r2, [pc, #252]	@ (8001684 <MX_DMA_Init+0x10c>)
 8001586:	f043 0301 	orr.w	r3, r3, #1
 800158a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800158e:	4b3d      	ldr	r3, [pc, #244]	@ (8001684 <MX_DMA_Init+0x10c>)
 8001590:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800159c:	4b39      	ldr	r3, [pc, #228]	@ (8001684 <MX_DMA_Init+0x10c>)
 800159e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015a2:	4a38      	ldr	r2, [pc, #224]	@ (8001684 <MX_DMA_Init+0x10c>)
 80015a4:	f043 0302 	orr.w	r3, r3, #2
 80015a8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80015ac:	4b35      	ldr	r3, [pc, #212]	@ (8001684 <MX_DMA_Init+0x10c>)
 80015ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	603b      	str	r3, [r7, #0]
 80015b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2100      	movs	r1, #0
 80015be:	200b      	movs	r0, #11
 80015c0:	f006 fa53 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80015c4:	200b      	movs	r0, #11
 80015c6:	f006 fa6a 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2100      	movs	r1, #0
 80015ce:	200c      	movs	r0, #12
 80015d0:	f006 fa4b 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80015d4:	200c      	movs	r0, #12
 80015d6:	f006 fa62 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	200d      	movs	r0, #13
 80015e0:	f006 fa43 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80015e4:	200d      	movs	r0, #13
 80015e6:	f006 fa5a 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	200e      	movs	r0, #14
 80015f0:	f006 fa3b 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80015f4:	200e      	movs	r0, #14
 80015f6:	f006 fa52 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	200f      	movs	r0, #15
 8001600:	f006 fa33 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001604:	200f      	movs	r0, #15
 8001606:	f006 fa4a 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2100      	movs	r1, #0
 800160e:	2010      	movs	r0, #16
 8001610:	f006 fa2b 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001614:	2010      	movs	r0, #16
 8001616:	f006 fa42 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	2011      	movs	r0, #17
 8001620:	f006 fa23 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001624:	2011      	movs	r0, #17
 8001626:	f006 fa3a 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	202f      	movs	r0, #47	@ 0x2f
 8001630:	f006 fa1b 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001634:	202f      	movs	r0, #47	@ 0x2f
 8001636:	f006 fa32 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	2038      	movs	r0, #56	@ 0x38
 8001640:	f006 fa13 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001644:	2038      	movs	r0, #56	@ 0x38
 8001646:	f006 fa2a 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	2039      	movs	r0, #57	@ 0x39
 8001650:	f006 fa0b 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001654:	2039      	movs	r0, #57	@ 0x39
 8001656:	f006 fa22 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2100      	movs	r1, #0
 800165e:	203a      	movs	r0, #58	@ 0x3a
 8001660:	f006 fa03 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001664:	203a      	movs	r0, #58	@ 0x3a
 8001666:	f006 fa1a 	bl	8007a9e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2100      	movs	r1, #0
 800166e:	203b      	movs	r0, #59	@ 0x3b
 8001670:	f006 f9fb 	bl	8007a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001674:	203b      	movs	r0, #59	@ 0x3b
 8001676:	f006 fa12 	bl	8007a9e <HAL_NVIC_EnableIRQ>

}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	58024400 	.word	0x58024400

08001688 <Get_Endgas>:
#include "endgas.h"

void Get_Endgas(void){
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
    static const uint8_t cmd_Endgas[8] = {0x06, 0x03, 0x00, 0x01, 0x00, 0x08, 0x14, 0x7B};
    memset(rx_data4, 0, sizeof(rx_data4));
 800168c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001690:	2100      	movs	r1, #0
 8001692:	480c      	ldr	r0, [pc, #48]	@ (80016c4 <Get_Endgas+0x3c>)
 8001694:	f012 f944 	bl	8013920 <memset>

    tx_ox_flag = 0;
 8001698:	4b0b      	ldr	r3, [pc, #44]	@ (80016c8 <Get_Endgas+0x40>)
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart4, (uint8_t*)cmd_Endgas, sizeof(cmd_Endgas));
 800169e:	2208      	movs	r2, #8
 80016a0:	490a      	ldr	r1, [pc, #40]	@ (80016cc <Get_Endgas+0x44>)
 80016a2:	480b      	ldr	r0, [pc, #44]	@ (80016d0 <Get_Endgas+0x48>)
 80016a4:	f00f f8e2 	bl	801086c <HAL_UART_Transmit_DMA>
    while (tx_ox_flag == 0);  // 等待发送完成再启动接收
 80016a8:	bf00      	nop
 80016aa:	4b07      	ldr	r3, [pc, #28]	@ (80016c8 <Get_Endgas+0x40>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0fb      	beq.n	80016aa <Get_Endgas+0x22>

    HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 80016b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b6:	4903      	ldr	r1, [pc, #12]	@ (80016c4 <Get_Endgas+0x3c>)
 80016b8:	4805      	ldr	r0, [pc, #20]	@ (80016d0 <Get_Endgas+0x48>)
 80016ba:	f011 f821 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	2400049c 	.word	0x2400049c
 80016c8:	2400069c 	.word	0x2400069c
 80016cc:	08017b10 	.word	0x08017b10
 80016d0:	24000ff8 	.word	0x24000ff8

080016d4 <Read_Endgas>:
 void Read_Endgas(void) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0


     uint16_t len = RX_BUFFER_SIZE;
 80016da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016de:	81fb      	strh	r3, [r7, #14]
     uint8_t found = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	75fb      	strb	r3, [r7, #23]
     // 调试打印：查看当前接收缓冲区的实际数据
         printf("endgas dump: ");
 80016e4:	4865      	ldr	r0, [pc, #404]	@ (800187c <Read_Endgas+0x1a8>)
 80016e6:	f011 ffa9 	bl	801363c <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80016ea:	2300      	movs	r3, #0
 80016ec:	82bb      	strh	r3, [r7, #20]
 80016ee:	e009      	b.n	8001704 <Read_Endgas+0x30>
             printf("%02X ", rx_data4[k]);
 80016f0:	8abb      	ldrh	r3, [r7, #20]
 80016f2:	4a63      	ldr	r2, [pc, #396]	@ (8001880 <Read_Endgas+0x1ac>)
 80016f4:	5cd3      	ldrb	r3, [r2, r3]
 80016f6:	4619      	mov	r1, r3
 80016f8:	4862      	ldr	r0, [pc, #392]	@ (8001884 <Read_Endgas+0x1b0>)
 80016fa:	f011 ff9f 	bl	801363c <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80016fe:	8abb      	ldrh	r3, [r7, #20]
 8001700:	3301      	adds	r3, #1
 8001702:	82bb      	strh	r3, [r7, #20]
 8001704:	8abb      	ldrh	r3, [r7, #20]
 8001706:	2b27      	cmp	r3, #39	@ 0x27
 8001708:	d9f2      	bls.n	80016f0 <Read_Endgas+0x1c>
         }
         printf("\n");
 800170a:	200a      	movs	r0, #10
 800170c:	f011 ffa8 	bl	8013660 <putchar>
     // 遍历缓冲区查找报文头 06 03 10 00 06
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 8001710:	2300      	movs	r3, #0
 8001712:	827b      	strh	r3, [r7, #18]
 8001714:	e0a1      	b.n	800185a <Read_Endgas+0x186>
         if (rx_data4[i] == 0x06 &&
 8001716:	8a7b      	ldrh	r3, [r7, #18]
 8001718:	4a59      	ldr	r2, [pc, #356]	@ (8001880 <Read_Endgas+0x1ac>)
 800171a:	5cd3      	ldrb	r3, [r2, r3]
 800171c:	2b06      	cmp	r3, #6
 800171e:	f040 8099 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+1] == 0x03 &&
 8001722:	8a7b      	ldrh	r3, [r7, #18]
 8001724:	3301      	adds	r3, #1
 8001726:	4a56      	ldr	r2, [pc, #344]	@ (8001880 <Read_Endgas+0x1ac>)
 8001728:	5cd3      	ldrb	r3, [r2, r3]
         if (rx_data4[i] == 0x06 &&
 800172a:	2b03      	cmp	r3, #3
 800172c:	f040 8092 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+2] == 0x10 &&
 8001730:	8a7b      	ldrh	r3, [r7, #18]
 8001732:	3302      	adds	r3, #2
 8001734:	4a52      	ldr	r2, [pc, #328]	@ (8001880 <Read_Endgas+0x1ac>)
 8001736:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+1] == 0x03 &&
 8001738:	2b10      	cmp	r3, #16
 800173a:	f040 808b 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+3] == 0x00 &&
 800173e:	8a7b      	ldrh	r3, [r7, #18]
 8001740:	3303      	adds	r3, #3
 8001742:	4a4f      	ldr	r2, [pc, #316]	@ (8001880 <Read_Endgas+0x1ac>)
 8001744:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+2] == 0x10 &&
 8001746:	2b00      	cmp	r3, #0
 8001748:	f040 8084 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+4] == 0x06)
 800174c:	8a7b      	ldrh	r3, [r7, #18]
 800174e:	3304      	adds	r3, #4
 8001750:	4a4b      	ldr	r2, [pc, #300]	@ (8001880 <Read_Endgas+0x1ac>)
 8001752:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+3] == 0x00 &&
 8001754:	2b06      	cmp	r3, #6
 8001756:	d17d      	bne.n	8001854 <Read_Endgas+0x180>
         {
             found = 1;
 8001758:	2301      	movs	r3, #1
 800175a:	75fb      	strb	r3, [r7, #23]
             printf("找到尾气报文头，位置: %d\n", i);
 800175c:	8a7b      	ldrh	r3, [r7, #18]
 800175e:	4619      	mov	r1, r3
 8001760:	4849      	ldr	r0, [pc, #292]	@ (8001888 <Read_Endgas+0x1b4>)
 8001762:	f011 ff6b 	bl	801363c <iprintf>

             // 打印报文头后的完整报文（12字节数据 + CRC）
             printf("尾气原始报文: ");
 8001766:	4849      	ldr	r0, [pc, #292]	@ (800188c <Read_Endgas+0x1b8>)
 8001768:	f011 ff68 	bl	801363c <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 800176c:	8a7b      	ldrh	r3, [r7, #18]
 800176e:	823b      	strh	r3, [r7, #16]
 8001770:	e009      	b.n	8001786 <Read_Endgas+0xb2>
                 printf("%02X ", rx_data4[j]);
 8001772:	8a3b      	ldrh	r3, [r7, #16]
 8001774:	4a42      	ldr	r2, [pc, #264]	@ (8001880 <Read_Endgas+0x1ac>)
 8001776:	5cd3      	ldrb	r3, [r2, r3]
 8001778:	4619      	mov	r1, r3
 800177a:	4842      	ldr	r0, [pc, #264]	@ (8001884 <Read_Endgas+0x1b0>)
 800177c:	f011 ff5e 	bl	801363c <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 8001780:	8a3b      	ldrh	r3, [r7, #16]
 8001782:	3301      	adds	r3, #1
 8001784:	823b      	strh	r3, [r7, #16]
 8001786:	8a7b      	ldrh	r3, [r7, #18]
 8001788:	f103 020c 	add.w	r2, r3, #12
 800178c:	8a3b      	ldrh	r3, [r7, #16]
 800178e:	429a      	cmp	r2, r3
 8001790:	daef      	bge.n	8001772 <Read_Endgas+0x9e>
             }
             printf("\n");
 8001792:	200a      	movs	r0, #10
 8001794:	f011 ff64 	bl	8013660 <putchar>

             // 只解析原本的三个数据
             uint16_t temp_raw = ((uint16_t)rx_data4[i+5] << 8) | rx_data4[i+6];
 8001798:	8a7b      	ldrh	r3, [r7, #18]
 800179a:	3305      	adds	r3, #5
 800179c:	4a38      	ldr	r2, [pc, #224]	@ (8001880 <Read_Endgas+0x1ac>)
 800179e:	5cd3      	ldrb	r3, [r2, r3]
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	021b      	lsls	r3, r3, #8
 80017a4:	b21a      	sxth	r2, r3
 80017a6:	8a7b      	ldrh	r3, [r7, #18]
 80017a8:	3306      	adds	r3, #6
 80017aa:	4935      	ldr	r1, [pc, #212]	@ (8001880 <Read_Endgas+0x1ac>)
 80017ac:	5ccb      	ldrb	r3, [r1, r3]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	4313      	orrs	r3, r2
 80017b2:	b21b      	sxth	r3, r3
 80017b4:	81bb      	strh	r3, [r7, #12]
             uint16_t co2_raw  = ((uint16_t)rx_data4[i+9] << 8) | rx_data4[i+10];
 80017b6:	8a7b      	ldrh	r3, [r7, #18]
 80017b8:	3309      	adds	r3, #9
 80017ba:	4a31      	ldr	r2, [pc, #196]	@ (8001880 <Read_Endgas+0x1ac>)
 80017bc:	5cd3      	ldrb	r3, [r2, r3]
 80017be:	b21b      	sxth	r3, r3
 80017c0:	021b      	lsls	r3, r3, #8
 80017c2:	b21a      	sxth	r2, r3
 80017c4:	8a7b      	ldrh	r3, [r7, #18]
 80017c6:	330a      	adds	r3, #10
 80017c8:	492d      	ldr	r1, [pc, #180]	@ (8001880 <Read_Endgas+0x1ac>)
 80017ca:	5ccb      	ldrb	r3, [r1, r3]
 80017cc:	b21b      	sxth	r3, r3
 80017ce:	4313      	orrs	r3, r2
 80017d0:	b21b      	sxth	r3, r3
 80017d2:	817b      	strh	r3, [r7, #10]
             uint16_t o2_raw   = ((uint16_t)rx_data4[i+11] << 8) | rx_data4[i+12];
 80017d4:	8a7b      	ldrh	r3, [r7, #18]
 80017d6:	330b      	adds	r3, #11
 80017d8:	4a29      	ldr	r2, [pc, #164]	@ (8001880 <Read_Endgas+0x1ac>)
 80017da:	5cd3      	ldrb	r3, [r2, r3]
 80017dc:	b21b      	sxth	r3, r3
 80017de:	021b      	lsls	r3, r3, #8
 80017e0:	b21a      	sxth	r2, r3
 80017e2:	8a7b      	ldrh	r3, [r7, #18]
 80017e4:	330c      	adds	r3, #12
 80017e6:	4926      	ldr	r1, [pc, #152]	@ (8001880 <Read_Endgas+0x1ac>)
 80017e8:	5ccb      	ldrb	r3, [r1, r3]
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b21b      	sxth	r3, r3
 80017f0:	813b      	strh	r3, [r7, #8]

             float temp_celsius = (float)temp_raw / 10.0f;
 80017f2:	89bb      	ldrh	r3, [r7, #12]
 80017f4:	ee07 3a90 	vmov	s15, r3
 80017f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017fc:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001800:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001804:	edc7 7a01 	vstr	s15, [r7, #4]
             float o2_percent   = (float)o2_raw / 100.0f;
 8001808:	893b      	ldrh	r3, [r7, #8]
 800180a:	ee07 3a90 	vmov	s15, r3
 800180e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001812:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001890 <Read_Endgas+0x1bc>
 8001816:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800181a:	edc7 7a00 	vstr	s15, [r7]

             printf("解析后的尾气数据:\n");
 800181e:	481d      	ldr	r0, [pc, #116]	@ (8001894 <Read_Endgas+0x1c0>)
 8001820:	f011 ff7c 	bl	801371c <puts>
             printf("gas_temp: %.1f °C\n", temp_celsius);
 8001824:	edd7 7a01 	vldr	s15, [r7, #4]
 8001828:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800182c:	ec53 2b17 	vmov	r2, r3, d7
 8001830:	4819      	ldr	r0, [pc, #100]	@ (8001898 <Read_Endgas+0x1c4>)
 8001832:	f011 ff03 	bl	801363c <iprintf>
             printf("gas_CO₂: %d ppm\n", co2_raw);
 8001836:	897b      	ldrh	r3, [r7, #10]
 8001838:	4619      	mov	r1, r3
 800183a:	4818      	ldr	r0, [pc, #96]	@ (800189c <Read_Endgas+0x1c8>)
 800183c:	f011 fefe 	bl	801363c <iprintf>
             printf("gas_O₂ : %.2f %%\n", o2_percent);
 8001840:	edd7 7a00 	vldr	s15, [r7]
 8001844:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001848:	ec53 2b17 	vmov	r2, r3, d7
 800184c:	4814      	ldr	r0, [pc, #80]	@ (80018a0 <Read_Endgas+0x1cc>)
 800184e:	f011 fef5 	bl	801363c <iprintf>

             break; // 找到第一个报文后退出
 8001852:	e008      	b.n	8001866 <Read_Endgas+0x192>
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 8001854:	8a7b      	ldrh	r3, [r7, #18]
 8001856:	3301      	adds	r3, #1
 8001858:	827b      	strh	r3, [r7, #18]
 800185a:	8a7a      	ldrh	r2, [r7, #18]
 800185c:	89fb      	ldrh	r3, [r7, #14]
 800185e:	3b0c      	subs	r3, #12
 8001860:	429a      	cmp	r2, r3
 8001862:	f6ff af58 	blt.w	8001716 <Read_Endgas+0x42>
         }
     }

     if (!found) {
 8001866:	7dfb      	ldrb	r3, [r7, #23]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d102      	bne.n	8001872 <Read_Endgas+0x19e>
         printf("未找到有效尾气报文头\n");
 800186c:	480d      	ldr	r0, [pc, #52]	@ (80018a4 <Read_Endgas+0x1d0>)
 800186e:	f011 ff55 	bl	801371c <puts>
     }
 }
 8001872:	bf00      	nop
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	0801750c 	.word	0x0801750c
 8001880:	2400049c 	.word	0x2400049c
 8001884:	0801751c 	.word	0x0801751c
 8001888:	08017524 	.word	0x08017524
 800188c:	08017548 	.word	0x08017548
 8001890:	42c80000 	.word	0x42c80000
 8001894:	08017560 	.word	0x08017560
 8001898:	0801757c 	.word	0x0801757c
 800189c:	08017590 	.word	0x08017590
 80018a0:	080175a4 	.word	0x080175a4
 80018a4:	080175b8 	.word	0x080175b8

080018a8 <Endgas_Task>:

 void Endgas_Task(void){
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
     Get_Endgas();
 80018ae:	f7ff feeb 	bl	8001688 <Get_Endgas>

     // 等待数据到达（最多200ms）
     uint32_t start = HAL_GetTick();
 80018b2:	f004 fb15 	bl	8005ee0 <HAL_GetTick>
 80018b6:	6078      	str	r0, [r7, #4]
     while (!rx_ox_flag && (HAL_GetTick() - start < 200)) {}
 80018b8:	bf00      	nop
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <Endgas_Task+0x4c>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d106      	bne.n	80018d0 <Endgas_Task+0x28>
 80018c2:	f004 fb0d 	bl	8005ee0 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2bc7      	cmp	r3, #199	@ 0xc7
 80018ce:	d9f4      	bls.n	80018ba <Endgas_Task+0x12>

     if (rx_ox_flag) {
 80018d0:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <Endgas_Task+0x4c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <Endgas_Task+0x3c>
         Read_Endgas();
 80018d8:	f7ff fefc 	bl	80016d4 <Read_Endgas>
         rx_ox_flag = 0;
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <Endgas_Task+0x4c>)
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]
     } else {
         printf("尾气接收超时\n");
     }
 }
 80018e2:	e002      	b.n	80018ea <Endgas_Task+0x42>
         printf("尾气接收超时\n");
 80018e4:	4804      	ldr	r0, [pc, #16]	@ (80018f8 <Endgas_Task+0x50>)
 80018e6:	f011 ff19 	bl	801371c <puts>
 }
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	2400069d 	.word	0x2400069d
 80018f8:	080175d8 	.word	0x080175d8

080018fc <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08c      	sub	sp, #48	@ 0x30
 8001900:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
 8001910:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001912:	4b56      	ldr	r3, [pc, #344]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001918:	4a54      	ldr	r2, [pc, #336]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800191a:	f043 0310 	orr.w	r3, r3, #16
 800191e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001922:	4b52      	ldr	r3, [pc, #328]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001928:	f003 0310 	and.w	r3, r3, #16
 800192c:	61bb      	str	r3, [r7, #24]
 800192e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001930:	4b4e      	ldr	r3, [pc, #312]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001936:	4a4d      	ldr	r2, [pc, #308]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001938:	f043 0304 	orr.w	r3, r3, #4
 800193c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001940:	4b4a      	ldr	r3, [pc, #296]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001946:	f003 0304 	and.w	r3, r3, #4
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800194e:	4b47      	ldr	r3, [pc, #284]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001954:	4a45      	ldr	r2, [pc, #276]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800195a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800195e:	4b43      	ldr	r3, [pc, #268]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001968:	613b      	str	r3, [r7, #16]
 800196a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800196c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800196e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001972:	4a3e      	ldr	r2, [pc, #248]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800197c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800197e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800198a:	4b38      	ldr	r3, [pc, #224]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800198c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001990:	4a36      	ldr	r2, [pc, #216]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001992:	f043 0302 	orr.w	r3, r3, #2
 8001996:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800199a:	4b34      	ldr	r3, [pc, #208]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800199c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019a0:	f003 0302 	and.w	r3, r3, #2
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019a8:	4b30      	ldr	r3, [pc, #192]	@ (8001a6c <MX_GPIO_Init+0x170>)
 80019aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ae:	4a2f      	ldr	r2, [pc, #188]	@ (8001a6c <MX_GPIO_Init+0x170>)
 80019b0:	f043 0308 	orr.w	r3, r3, #8
 80019b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019b8:	4b2c      	ldr	r3, [pc, #176]	@ (8001a6c <MX_GPIO_Init+0x170>)
 80019ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	607b      	str	r3, [r7, #4]
 80019c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2118      	movs	r1, #24
 80019ca:	4829      	ldr	r0, [pc, #164]	@ (8001a70 <MX_GPIO_Init+0x174>)
 80019cc:	f009 f8e6 	bl	800ab9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019d0:	2200      	movs	r2, #0
 80019d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019d6:	4827      	ldr	r0, [pc, #156]	@ (8001a74 <MX_GPIO_Init+0x178>)
 80019d8:	f009 f8e0 	bl	800ab9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80019dc:	2200      	movs	r2, #0
 80019de:	2140      	movs	r1, #64	@ 0x40
 80019e0:	4825      	ldr	r0, [pc, #148]	@ (8001a78 <MX_GPIO_Init+0x17c>)
 80019e2:	f009 f8db 	bl	800ab9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 80019e6:	2200      	movs	r2, #0
 80019e8:	2101      	movs	r1, #1
 80019ea:	4824      	ldr	r0, [pc, #144]	@ (8001a7c <MX_GPIO_Init+0x180>)
 80019ec:	f009 f8d6 	bl	800ab9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80019f0:	2318      	movs	r3, #24
 80019f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f4:	2301      	movs	r3, #1
 80019f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2300      	movs	r3, #0
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a00:	f107 031c 	add.w	r3, r7, #28
 8001a04:	4619      	mov	r1, r3
 8001a06:	481a      	ldr	r0, [pc, #104]	@ (8001a70 <MX_GPIO_Init+0x174>)
 8001a08:	f008 ff18 	bl	800a83c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a12:	2301      	movs	r3, #1
 8001a14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a16:	2300      	movs	r3, #0
 8001a18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a1e:	f107 031c 	add.w	r3, r7, #28
 8001a22:	4619      	mov	r1, r3
 8001a24:	4813      	ldr	r0, [pc, #76]	@ (8001a74 <MX_GPIO_Init+0x178>)
 8001a26:	f008 ff09 	bl	800a83c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001a2a:	2340      	movs	r3, #64	@ 0x40
 8001a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a36:	2300      	movs	r3, #0
 8001a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001a3a:	f107 031c 	add.w	r3, r7, #28
 8001a3e:	4619      	mov	r1, r3
 8001a40:	480d      	ldr	r0, [pc, #52]	@ (8001a78 <MX_GPIO_Init+0x17c>)
 8001a42:	f008 fefb 	bl	800a83c <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY_Pin */
  GPIO_InitStruct.Pin = RELAY_Pin;
 8001a46:	2301      	movs	r3, #1
 8001a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a52:	2300      	movs	r3, #0
 8001a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RELAY_GPIO_Port, &GPIO_InitStruct);
 8001a56:	f107 031c 	add.w	r3, r7, #28
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4807      	ldr	r0, [pc, #28]	@ (8001a7c <MX_GPIO_Init+0x180>)
 8001a5e:	f008 feed 	bl	800a83c <HAL_GPIO_Init>

}
 8001a62:	bf00      	nop
 8001a64:	3730      	adds	r7, #48	@ 0x30
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	58024400 	.word	0x58024400
 8001a70:	58021000 	.word	0x58021000
 8001a74:	58020800 	.word	0x58020800
 8001a78:	58020000 	.word	0x58020000
 8001a7c:	58020400 	.word	0x58020400

08001a80 <_write>:
//_write 非阻塞 DMA 重定向
#define UART_TX_BUFFER_SIZE 256
uint8_t uart_tx_buffer[UART_TX_BUFFER_SIZE];
volatile uint8_t tx_busy = 0;

int _write(int file, char *ptr, int len) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
    if(len > UART_TX_BUFFER_SIZE) len = UART_TX_BUFFER_SIZE;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a92:	dd02      	ble.n	8001a9a <_write+0x1a>
 8001a94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a98:	607b      	str	r3, [r7, #4]

    // 等待前一次发送完成（带超时）
    uint32_t start = HAL_GetTick();
 8001a9a:	f004 fa21 	bl	8005ee0 <HAL_GetTick>
 8001a9e:	6178      	str	r0, [r7, #20]
    while(tx_busy && (HAL_GetTick() - start < 100)) {
 8001aa0:	bf00      	nop
 8001aa2:	4b14      	ldr	r3, [pc, #80]	@ (8001af4 <_write+0x74>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d006      	beq.n	8001aba <_write+0x3a>
 8001aac:	f004 fa18 	bl	8005ee0 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b63      	cmp	r3, #99	@ 0x63
 8001ab8:	d9f3      	bls.n	8001aa2 <_write+0x22>
        // 等待或执行其他任务
    }

    if(tx_busy) {
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <_write+0x74>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <_write+0x48>
        return 0; // 超时仍未完成，放弃发送
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	e010      	b.n	8001aea <_write+0x6a>
    }

    memcpy(uart_tx_buffer, ptr, len);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	461a      	mov	r2, r3
 8001acc:	68b9      	ldr	r1, [r7, #8]
 8001ace:	480a      	ldr	r0, [pc, #40]	@ (8001af8 <_write+0x78>)
 8001ad0:	f011 ffa5 	bl	8013a1e <memcpy>
    tx_busy = 1;
 8001ad4:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <_write+0x74>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, uart_tx_buffer, len);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	461a      	mov	r2, r3
 8001ae0:	4905      	ldr	r1, [pc, #20]	@ (8001af8 <_write+0x78>)
 8001ae2:	4806      	ldr	r0, [pc, #24]	@ (8001afc <_write+0x7c>)
 8001ae4:	f00e fec2 	bl	801086c <HAL_UART_Transmit_DMA>

    return len;
 8001ae8:	687b      	ldr	r3, [r7, #4]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	24000414 	.word	0x24000414
 8001af8:	24000314 	.word	0x24000314
 8001afc:	240011b4 	.word	0x240011b4

08001b00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001b04:	f000 fc9f 	bl	8002446 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b08:	f004 f964 	bl	8005dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b0c:	f000 fbf8 	bl	8002300 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001b10:	f000 fc6a 	bl	80023e8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b14:	f7ff fef2 	bl	80018fc <MX_GPIO_Init>
  MX_DMA_Init();
 8001b18:	f7ff fd2e 	bl	8001578 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001b1c:	f003 fbba 	bl	8005294 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 8001b20:	f003 f8cc 	bl	8004cbc <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001b24:	f003 fb1e 	bl	8005164 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001b28:	f003 fb68 	bl	80051fc <MX_USART3_UART_Init>
  MX_UART4_Init();
 8001b2c:	f003 fa36 	bl	8004f9c <MX_UART4_Init>
  MX_ADC2_Init();
 8001b30:	f7ff fa66 	bl	8001000 <MX_ADC2_Init>
  MX_UART7_Init();
 8001b34:	f003 fa7e 	bl	8005034 <MX_UART7_Init>
  MX_ADC1_Init();
 8001b38:	f7ff f9e6 	bl	8000f08 <MX_ADC1_Init>
  MX_SPI4_Init();
 8001b3c:	f002 f9ac 	bl	8003e98 <MX_SPI4_Init>
  MX_UART8_Init();
 8001b40:	f003 fac4 	bl	80050cc <MX_UART8_Init>
  MX_TIM1_Init();
 8001b44:	f003 f810 	bl	8004b68 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim4);
 8001b48:	4893      	ldr	r0, [pc, #588]	@ (8001d98 <main+0x298>)
 8001b4a:	f00d fceb 	bl	800f524 <HAL_TIM_Base_Start>
  OD_Init();
 8001b4e:	f7ff f801 	bl	8000b54 <OD_Init>
  HAL_Delay(50);
 8001b52:	2032      	movs	r0, #50	@ 0x32
 8001b54:	f004 f9d0 	bl	8005ef8 <HAL_Delay>
  ADS8688_Init();
 8001b58:	f7ff fbba 	bl	80012d0 <ADS8688_Init>
  printf("ADS8688 Initialized Successfully!\r\n");
 8001b5c:	488f      	ldr	r0, [pc, #572]	@ (8001d9c <main+0x29c>)
 8001b5e:	f011 fddd 	bl	801371c <puts>
  HAL_Delay(50);
 8001b62:	2032      	movs	r0, #50	@ 0x32
 8001b64:	f004 f9c8 	bl	8005ef8 <HAL_Delay>
  Relay_Init();
 8001b68:	f002 f940 	bl	8003dec <Relay_Init>
  HAL_Delay(50);
 8001b6c:	2032      	movs	r0, #50	@ 0x32
 8001b6e:	f004 f9c3 	bl	8005ef8 <HAL_Delay>
  static uint32_t last_OD_time = 0;//OD任务计时
  static uint32_t last_Endgas_time = 0;//尾气任务计时
  static uint32_t last_ph_time = 0;//ph任务计时
  static uint32_t last_temp_time = 0;  // 温控任务计时器
  static uint32_t last_ox_time = 0;// 溶氧任务计时器
  HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8001b72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b76:	498a      	ldr	r1, [pc, #552]	@ (8001da0 <main+0x2a0>)
 8001b78:	488a      	ldr	r0, [pc, #552]	@ (8001da4 <main+0x2a4>)
 8001b7a:	f010 fdc1 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8001b7e:	4b89      	ldr	r3, [pc, #548]	@ (8001da4 <main+0x2a4>)
 8001b80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a88      	ldr	r2, [pc, #544]	@ (8001da8 <main+0x2a8>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d068      	beq.n	8001c5e <main+0x15e>
 8001b8c:	4b85      	ldr	r3, [pc, #532]	@ (8001da4 <main+0x2a4>)
 8001b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a85      	ldr	r2, [pc, #532]	@ (8001dac <main+0x2ac>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d061      	beq.n	8001c5e <main+0x15e>
 8001b9a:	4b82      	ldr	r3, [pc, #520]	@ (8001da4 <main+0x2a4>)
 8001b9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a83      	ldr	r2, [pc, #524]	@ (8001db0 <main+0x2b0>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d05a      	beq.n	8001c5e <main+0x15e>
 8001ba8:	4b7e      	ldr	r3, [pc, #504]	@ (8001da4 <main+0x2a4>)
 8001baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a80      	ldr	r2, [pc, #512]	@ (8001db4 <main+0x2b4>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d053      	beq.n	8001c5e <main+0x15e>
 8001bb6:	4b7b      	ldr	r3, [pc, #492]	@ (8001da4 <main+0x2a4>)
 8001bb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a7e      	ldr	r2, [pc, #504]	@ (8001db8 <main+0x2b8>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d04c      	beq.n	8001c5e <main+0x15e>
 8001bc4:	4b77      	ldr	r3, [pc, #476]	@ (8001da4 <main+0x2a4>)
 8001bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a7b      	ldr	r2, [pc, #492]	@ (8001dbc <main+0x2bc>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d045      	beq.n	8001c5e <main+0x15e>
 8001bd2:	4b74      	ldr	r3, [pc, #464]	@ (8001da4 <main+0x2a4>)
 8001bd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a79      	ldr	r2, [pc, #484]	@ (8001dc0 <main+0x2c0>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d03e      	beq.n	8001c5e <main+0x15e>
 8001be0:	4b70      	ldr	r3, [pc, #448]	@ (8001da4 <main+0x2a4>)
 8001be2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a76      	ldr	r2, [pc, #472]	@ (8001dc4 <main+0x2c4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d037      	beq.n	8001c5e <main+0x15e>
 8001bee:	4b6d      	ldr	r3, [pc, #436]	@ (8001da4 <main+0x2a4>)
 8001bf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a74      	ldr	r2, [pc, #464]	@ (8001dc8 <main+0x2c8>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d030      	beq.n	8001c5e <main+0x15e>
 8001bfc:	4b69      	ldr	r3, [pc, #420]	@ (8001da4 <main+0x2a4>)
 8001bfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a71      	ldr	r2, [pc, #452]	@ (8001dcc <main+0x2cc>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d029      	beq.n	8001c5e <main+0x15e>
 8001c0a:	4b66      	ldr	r3, [pc, #408]	@ (8001da4 <main+0x2a4>)
 8001c0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a6f      	ldr	r2, [pc, #444]	@ (8001dd0 <main+0x2d0>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d022      	beq.n	8001c5e <main+0x15e>
 8001c18:	4b62      	ldr	r3, [pc, #392]	@ (8001da4 <main+0x2a4>)
 8001c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a6c      	ldr	r2, [pc, #432]	@ (8001dd4 <main+0x2d4>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d01b      	beq.n	8001c5e <main+0x15e>
 8001c26:	4b5f      	ldr	r3, [pc, #380]	@ (8001da4 <main+0x2a4>)
 8001c28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a6a      	ldr	r2, [pc, #424]	@ (8001dd8 <main+0x2d8>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d014      	beq.n	8001c5e <main+0x15e>
 8001c34:	4b5b      	ldr	r3, [pc, #364]	@ (8001da4 <main+0x2a4>)
 8001c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a67      	ldr	r2, [pc, #412]	@ (8001ddc <main+0x2dc>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d00d      	beq.n	8001c5e <main+0x15e>
 8001c42:	4b58      	ldr	r3, [pc, #352]	@ (8001da4 <main+0x2a4>)
 8001c44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a65      	ldr	r2, [pc, #404]	@ (8001de0 <main+0x2e0>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d006      	beq.n	8001c5e <main+0x15e>
 8001c50:	4b54      	ldr	r3, [pc, #336]	@ (8001da4 <main+0x2a4>)
 8001c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a62      	ldr	r2, [pc, #392]	@ (8001de4 <main+0x2e4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d10c      	bne.n	8001c78 <main+0x178>
 8001c5e:	4b51      	ldr	r3, [pc, #324]	@ (8001da4 <main+0x2a4>)
 8001c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b4e      	ldr	r3, [pc, #312]	@ (8001da4 <main+0x2a4>)
 8001c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0208 	bic.w	r2, r2, #8
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	e00b      	b.n	8001c90 <main+0x190>
 8001c78:	4b4a      	ldr	r3, [pc, #296]	@ (8001da4 <main+0x2a4>)
 8001c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	4b48      	ldr	r3, [pc, #288]	@ (8001da4 <main+0x2a4>)
 8001c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 0204 	bic.w	r2, r2, #4
 8001c8e:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8001c90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c94:	4954      	ldr	r1, [pc, #336]	@ (8001de8 <main+0x2e8>)
 8001c96:	4855      	ldr	r0, [pc, #340]	@ (8001dec <main+0x2ec>)
 8001c98:	f010 fd32 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8001c9c:	4b53      	ldr	r3, [pc, #332]	@ (8001dec <main+0x2ec>)
 8001c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a40      	ldr	r2, [pc, #256]	@ (8001da8 <main+0x2a8>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d068      	beq.n	8001d7c <main+0x27c>
 8001caa:	4b50      	ldr	r3, [pc, #320]	@ (8001dec <main+0x2ec>)
 8001cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a3e      	ldr	r2, [pc, #248]	@ (8001dac <main+0x2ac>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d061      	beq.n	8001d7c <main+0x27c>
 8001cb8:	4b4c      	ldr	r3, [pc, #304]	@ (8001dec <main+0x2ec>)
 8001cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a3b      	ldr	r2, [pc, #236]	@ (8001db0 <main+0x2b0>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d05a      	beq.n	8001d7c <main+0x27c>
 8001cc6:	4b49      	ldr	r3, [pc, #292]	@ (8001dec <main+0x2ec>)
 8001cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a39      	ldr	r2, [pc, #228]	@ (8001db4 <main+0x2b4>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d053      	beq.n	8001d7c <main+0x27c>
 8001cd4:	4b45      	ldr	r3, [pc, #276]	@ (8001dec <main+0x2ec>)
 8001cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a36      	ldr	r2, [pc, #216]	@ (8001db8 <main+0x2b8>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d04c      	beq.n	8001d7c <main+0x27c>
 8001ce2:	4b42      	ldr	r3, [pc, #264]	@ (8001dec <main+0x2ec>)
 8001ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a34      	ldr	r2, [pc, #208]	@ (8001dbc <main+0x2bc>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d045      	beq.n	8001d7c <main+0x27c>
 8001cf0:	4b3e      	ldr	r3, [pc, #248]	@ (8001dec <main+0x2ec>)
 8001cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a31      	ldr	r2, [pc, #196]	@ (8001dc0 <main+0x2c0>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d03e      	beq.n	8001d7c <main+0x27c>
 8001cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8001dec <main+0x2ec>)
 8001d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc4 <main+0x2c4>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d037      	beq.n	8001d7c <main+0x27c>
 8001d0c:	4b37      	ldr	r3, [pc, #220]	@ (8001dec <main+0x2ec>)
 8001d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a2c      	ldr	r2, [pc, #176]	@ (8001dc8 <main+0x2c8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d030      	beq.n	8001d7c <main+0x27c>
 8001d1a:	4b34      	ldr	r3, [pc, #208]	@ (8001dec <main+0x2ec>)
 8001d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a2a      	ldr	r2, [pc, #168]	@ (8001dcc <main+0x2cc>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d029      	beq.n	8001d7c <main+0x27c>
 8001d28:	4b30      	ldr	r3, [pc, #192]	@ (8001dec <main+0x2ec>)
 8001d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a27      	ldr	r2, [pc, #156]	@ (8001dd0 <main+0x2d0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d022      	beq.n	8001d7c <main+0x27c>
 8001d36:	4b2d      	ldr	r3, [pc, #180]	@ (8001dec <main+0x2ec>)
 8001d38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a25      	ldr	r2, [pc, #148]	@ (8001dd4 <main+0x2d4>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d01b      	beq.n	8001d7c <main+0x27c>
 8001d44:	4b29      	ldr	r3, [pc, #164]	@ (8001dec <main+0x2ec>)
 8001d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a22      	ldr	r2, [pc, #136]	@ (8001dd8 <main+0x2d8>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d014      	beq.n	8001d7c <main+0x27c>
 8001d52:	4b26      	ldr	r3, [pc, #152]	@ (8001dec <main+0x2ec>)
 8001d54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a20      	ldr	r2, [pc, #128]	@ (8001ddc <main+0x2dc>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d00d      	beq.n	8001d7c <main+0x27c>
 8001d60:	4b22      	ldr	r3, [pc, #136]	@ (8001dec <main+0x2ec>)
 8001d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1d      	ldr	r2, [pc, #116]	@ (8001de0 <main+0x2e0>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d006      	beq.n	8001d7c <main+0x27c>
 8001d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dec <main+0x2ec>)
 8001d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1b      	ldr	r2, [pc, #108]	@ (8001de4 <main+0x2e4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d139      	bne.n	8001df0 <main+0x2f0>
 8001d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dec <main+0x2ec>)
 8001d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	4b19      	ldr	r3, [pc, #100]	@ (8001dec <main+0x2ec>)
 8001d88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0208 	bic.w	r2, r2, #8
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	e038      	b.n	8001e08 <main+0x308>
 8001d96:	bf00      	nop
 8001d98:	24000fac 	.word	0x24000fac
 8001d9c:	080175ec 	.word	0x080175ec
 8001da0:	24000d58 	.word	0x24000d58
 8001da4:	2400108c 	.word	0x2400108c
 8001da8:	40020010 	.word	0x40020010
 8001dac:	40020028 	.word	0x40020028
 8001db0:	40020040 	.word	0x40020040
 8001db4:	40020058 	.word	0x40020058
 8001db8:	40020070 	.word	0x40020070
 8001dbc:	40020088 	.word	0x40020088
 8001dc0:	400200a0 	.word	0x400200a0
 8001dc4:	400200b8 	.word	0x400200b8
 8001dc8:	40020410 	.word	0x40020410
 8001dcc:	40020428 	.word	0x40020428
 8001dd0:	40020440 	.word	0x40020440
 8001dd4:	40020458 	.word	0x40020458
 8001dd8:	40020470 	.word	0x40020470
 8001ddc:	40020488 	.word	0x40020488
 8001de0:	400204a0 	.word	0x400204a0
 8001de4:	400204b8 	.word	0x400204b8
 8001de8:	240006b0 	.word	0x240006b0
 8001dec:	24001248 	.word	0x24001248
 8001df0:	4b8e      	ldr	r3, [pc, #568]	@ (800202c <main+0x52c>)
 8001df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	4b8c      	ldr	r3, [pc, #560]	@ (800202c <main+0x52c>)
 8001dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 0204 	bic.w	r2, r2, #4
 8001e06:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8001e08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e0c:	4988      	ldr	r1, [pc, #544]	@ (8002030 <main+0x530>)
 8001e0e:	4889      	ldr	r0, [pc, #548]	@ (8002034 <main+0x534>)
 8001e10:	f010 fc76 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8001e14:	4b87      	ldr	r3, [pc, #540]	@ (8002034 <main+0x534>)
 8001e16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a86      	ldr	r2, [pc, #536]	@ (8002038 <main+0x538>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d068      	beq.n	8001ef4 <main+0x3f4>
 8001e22:	4b84      	ldr	r3, [pc, #528]	@ (8002034 <main+0x534>)
 8001e24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a84      	ldr	r2, [pc, #528]	@ (800203c <main+0x53c>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d061      	beq.n	8001ef4 <main+0x3f4>
 8001e30:	4b80      	ldr	r3, [pc, #512]	@ (8002034 <main+0x534>)
 8001e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a81      	ldr	r2, [pc, #516]	@ (8002040 <main+0x540>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d05a      	beq.n	8001ef4 <main+0x3f4>
 8001e3e:	4b7d      	ldr	r3, [pc, #500]	@ (8002034 <main+0x534>)
 8001e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a7f      	ldr	r2, [pc, #508]	@ (8002044 <main+0x544>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d053      	beq.n	8001ef4 <main+0x3f4>
 8001e4c:	4b79      	ldr	r3, [pc, #484]	@ (8002034 <main+0x534>)
 8001e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a7c      	ldr	r2, [pc, #496]	@ (8002048 <main+0x548>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d04c      	beq.n	8001ef4 <main+0x3f4>
 8001e5a:	4b76      	ldr	r3, [pc, #472]	@ (8002034 <main+0x534>)
 8001e5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a7a      	ldr	r2, [pc, #488]	@ (800204c <main+0x54c>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d045      	beq.n	8001ef4 <main+0x3f4>
 8001e68:	4b72      	ldr	r3, [pc, #456]	@ (8002034 <main+0x534>)
 8001e6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a77      	ldr	r2, [pc, #476]	@ (8002050 <main+0x550>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d03e      	beq.n	8001ef4 <main+0x3f4>
 8001e76:	4b6f      	ldr	r3, [pc, #444]	@ (8002034 <main+0x534>)
 8001e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a75      	ldr	r2, [pc, #468]	@ (8002054 <main+0x554>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d037      	beq.n	8001ef4 <main+0x3f4>
 8001e84:	4b6b      	ldr	r3, [pc, #428]	@ (8002034 <main+0x534>)
 8001e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a72      	ldr	r2, [pc, #456]	@ (8002058 <main+0x558>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d030      	beq.n	8001ef4 <main+0x3f4>
 8001e92:	4b68      	ldr	r3, [pc, #416]	@ (8002034 <main+0x534>)
 8001e94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a70      	ldr	r2, [pc, #448]	@ (800205c <main+0x55c>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d029      	beq.n	8001ef4 <main+0x3f4>
 8001ea0:	4b64      	ldr	r3, [pc, #400]	@ (8002034 <main+0x534>)
 8001ea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a6d      	ldr	r2, [pc, #436]	@ (8002060 <main+0x560>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d022      	beq.n	8001ef4 <main+0x3f4>
 8001eae:	4b61      	ldr	r3, [pc, #388]	@ (8002034 <main+0x534>)
 8001eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a6b      	ldr	r2, [pc, #428]	@ (8002064 <main+0x564>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d01b      	beq.n	8001ef4 <main+0x3f4>
 8001ebc:	4b5d      	ldr	r3, [pc, #372]	@ (8002034 <main+0x534>)
 8001ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a68      	ldr	r2, [pc, #416]	@ (8002068 <main+0x568>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d014      	beq.n	8001ef4 <main+0x3f4>
 8001eca:	4b5a      	ldr	r3, [pc, #360]	@ (8002034 <main+0x534>)
 8001ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a66      	ldr	r2, [pc, #408]	@ (800206c <main+0x56c>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d00d      	beq.n	8001ef4 <main+0x3f4>
 8001ed8:	4b56      	ldr	r3, [pc, #344]	@ (8002034 <main+0x534>)
 8001eda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a63      	ldr	r2, [pc, #396]	@ (8002070 <main+0x570>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d006      	beq.n	8001ef4 <main+0x3f4>
 8001ee6:	4b53      	ldr	r3, [pc, #332]	@ (8002034 <main+0x534>)
 8001ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a61      	ldr	r2, [pc, #388]	@ (8002074 <main+0x574>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d10c      	bne.n	8001f0e <main+0x40e>
 8001ef4:	4b4f      	ldr	r3, [pc, #316]	@ (8002034 <main+0x534>)
 8001ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b4d      	ldr	r3, [pc, #308]	@ (8002034 <main+0x534>)
 8001f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 0208 	bic.w	r2, r2, #8
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	e00b      	b.n	8001f26 <main+0x426>
 8001f0e:	4b49      	ldr	r3, [pc, #292]	@ (8002034 <main+0x534>)
 8001f10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4b46      	ldr	r3, [pc, #280]	@ (8002034 <main+0x534>)
 8001f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f022 0204 	bic.w	r2, r2, #4
 8001f24:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8001f26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f2a:	4953      	ldr	r1, [pc, #332]	@ (8002078 <main+0x578>)
 8001f2c:	4853      	ldr	r0, [pc, #332]	@ (800207c <main+0x57c>)
 8001f2e:	f010 fbe7 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 8001f32:	4b52      	ldr	r3, [pc, #328]	@ (800207c <main+0x57c>)
 8001f34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a3f      	ldr	r2, [pc, #252]	@ (8002038 <main+0x538>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d068      	beq.n	8002012 <main+0x512>
 8001f40:	4b4e      	ldr	r3, [pc, #312]	@ (800207c <main+0x57c>)
 8001f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a3c      	ldr	r2, [pc, #240]	@ (800203c <main+0x53c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d061      	beq.n	8002012 <main+0x512>
 8001f4e:	4b4b      	ldr	r3, [pc, #300]	@ (800207c <main+0x57c>)
 8001f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a3a      	ldr	r2, [pc, #232]	@ (8002040 <main+0x540>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d05a      	beq.n	8002012 <main+0x512>
 8001f5c:	4b47      	ldr	r3, [pc, #284]	@ (800207c <main+0x57c>)
 8001f5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a37      	ldr	r2, [pc, #220]	@ (8002044 <main+0x544>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d053      	beq.n	8002012 <main+0x512>
 8001f6a:	4b44      	ldr	r3, [pc, #272]	@ (800207c <main+0x57c>)
 8001f6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a35      	ldr	r2, [pc, #212]	@ (8002048 <main+0x548>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d04c      	beq.n	8002012 <main+0x512>
 8001f78:	4b40      	ldr	r3, [pc, #256]	@ (800207c <main+0x57c>)
 8001f7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a32      	ldr	r2, [pc, #200]	@ (800204c <main+0x54c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d045      	beq.n	8002012 <main+0x512>
 8001f86:	4b3d      	ldr	r3, [pc, #244]	@ (800207c <main+0x57c>)
 8001f88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a30      	ldr	r2, [pc, #192]	@ (8002050 <main+0x550>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d03e      	beq.n	8002012 <main+0x512>
 8001f94:	4b39      	ldr	r3, [pc, #228]	@ (800207c <main+0x57c>)
 8001f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a2d      	ldr	r2, [pc, #180]	@ (8002054 <main+0x554>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d037      	beq.n	8002012 <main+0x512>
 8001fa2:	4b36      	ldr	r3, [pc, #216]	@ (800207c <main+0x57c>)
 8001fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a2b      	ldr	r2, [pc, #172]	@ (8002058 <main+0x558>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d030      	beq.n	8002012 <main+0x512>
 8001fb0:	4b32      	ldr	r3, [pc, #200]	@ (800207c <main+0x57c>)
 8001fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a28      	ldr	r2, [pc, #160]	@ (800205c <main+0x55c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d029      	beq.n	8002012 <main+0x512>
 8001fbe:	4b2f      	ldr	r3, [pc, #188]	@ (800207c <main+0x57c>)
 8001fc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a26      	ldr	r2, [pc, #152]	@ (8002060 <main+0x560>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d022      	beq.n	8002012 <main+0x512>
 8001fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800207c <main+0x57c>)
 8001fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a23      	ldr	r2, [pc, #140]	@ (8002064 <main+0x564>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d01b      	beq.n	8002012 <main+0x512>
 8001fda:	4b28      	ldr	r3, [pc, #160]	@ (800207c <main+0x57c>)
 8001fdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a21      	ldr	r2, [pc, #132]	@ (8002068 <main+0x568>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d014      	beq.n	8002012 <main+0x512>
 8001fe8:	4b24      	ldr	r3, [pc, #144]	@ (800207c <main+0x57c>)
 8001fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a1e      	ldr	r2, [pc, #120]	@ (800206c <main+0x56c>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d00d      	beq.n	8002012 <main+0x512>
 8001ff6:	4b21      	ldr	r3, [pc, #132]	@ (800207c <main+0x57c>)
 8001ff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a1c      	ldr	r2, [pc, #112]	@ (8002070 <main+0x570>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d006      	beq.n	8002012 <main+0x512>
 8002004:	4b1d      	ldr	r3, [pc, #116]	@ (800207c <main+0x57c>)
 8002006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a19      	ldr	r2, [pc, #100]	@ (8002074 <main+0x574>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d136      	bne.n	8002080 <main+0x580>
 8002012:	4b1a      	ldr	r3, [pc, #104]	@ (800207c <main+0x57c>)
 8002014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b17      	ldr	r3, [pc, #92]	@ (800207c <main+0x57c>)
 800201e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f022 0208 	bic.w	r2, r2, #8
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	e035      	b.n	8002098 <main+0x598>
 800202c:	24001248 	.word	0x24001248
 8002030:	24000acc 	.word	0x24000acc
 8002034:	240012dc 	.word	0x240012dc
 8002038:	40020010 	.word	0x40020010
 800203c:	40020028 	.word	0x40020028
 8002040:	40020040 	.word	0x40020040
 8002044:	40020058 	.word	0x40020058
 8002048:	40020070 	.word	0x40020070
 800204c:	40020088 	.word	0x40020088
 8002050:	400200a0 	.word	0x400200a0
 8002054:	400200b8 	.word	0x400200b8
 8002058:	40020410 	.word	0x40020410
 800205c:	40020428 	.word	0x40020428
 8002060:	40020440 	.word	0x40020440
 8002064:	40020458 	.word	0x40020458
 8002068:	40020470 	.word	0x40020470
 800206c:	40020488 	.word	0x40020488
 8002070:	400204a0 	.word	0x400204a0
 8002074:	400204b8 	.word	0x400204b8
 8002078:	2400049c 	.word	0x2400049c
 800207c:	24000ff8 	.word	0x24000ff8
 8002080:	4b86      	ldr	r3, [pc, #536]	@ (800229c <main+0x79c>)
 8002082:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	4b84      	ldr	r3, [pc, #528]	@ (800229c <main+0x79c>)
 800208c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 0204 	bic.w	r2, r2, #4
 8002096:	601a      	str	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 8002098:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800209c:	4980      	ldr	r1, [pc, #512]	@ (80022a0 <main+0x7a0>)
 800209e:	4881      	ldr	r0, [pc, #516]	@ (80022a4 <main+0x7a4>)
 80020a0:	f010 fb2e 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 80020a4:	4b7d      	ldr	r3, [pc, #500]	@ (800229c <main+0x79c>)
 80020a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a7e      	ldr	r2, [pc, #504]	@ (80022a8 <main+0x7a8>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d068      	beq.n	8002184 <main+0x684>
 80020b2:	4b7a      	ldr	r3, [pc, #488]	@ (800229c <main+0x79c>)
 80020b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a7c      	ldr	r2, [pc, #496]	@ (80022ac <main+0x7ac>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d061      	beq.n	8002184 <main+0x684>
 80020c0:	4b76      	ldr	r3, [pc, #472]	@ (800229c <main+0x79c>)
 80020c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a79      	ldr	r2, [pc, #484]	@ (80022b0 <main+0x7b0>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d05a      	beq.n	8002184 <main+0x684>
 80020ce:	4b73      	ldr	r3, [pc, #460]	@ (800229c <main+0x79c>)
 80020d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a77      	ldr	r2, [pc, #476]	@ (80022b4 <main+0x7b4>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d053      	beq.n	8002184 <main+0x684>
 80020dc:	4b6f      	ldr	r3, [pc, #444]	@ (800229c <main+0x79c>)
 80020de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a74      	ldr	r2, [pc, #464]	@ (80022b8 <main+0x7b8>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d04c      	beq.n	8002184 <main+0x684>
 80020ea:	4b6c      	ldr	r3, [pc, #432]	@ (800229c <main+0x79c>)
 80020ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a72      	ldr	r2, [pc, #456]	@ (80022bc <main+0x7bc>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d045      	beq.n	8002184 <main+0x684>
 80020f8:	4b68      	ldr	r3, [pc, #416]	@ (800229c <main+0x79c>)
 80020fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a6f      	ldr	r2, [pc, #444]	@ (80022c0 <main+0x7c0>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d03e      	beq.n	8002184 <main+0x684>
 8002106:	4b65      	ldr	r3, [pc, #404]	@ (800229c <main+0x79c>)
 8002108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a6d      	ldr	r2, [pc, #436]	@ (80022c4 <main+0x7c4>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d037      	beq.n	8002184 <main+0x684>
 8002114:	4b61      	ldr	r3, [pc, #388]	@ (800229c <main+0x79c>)
 8002116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a6a      	ldr	r2, [pc, #424]	@ (80022c8 <main+0x7c8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d030      	beq.n	8002184 <main+0x684>
 8002122:	4b5e      	ldr	r3, [pc, #376]	@ (800229c <main+0x79c>)
 8002124:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a68      	ldr	r2, [pc, #416]	@ (80022cc <main+0x7cc>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d029      	beq.n	8002184 <main+0x684>
 8002130:	4b5a      	ldr	r3, [pc, #360]	@ (800229c <main+0x79c>)
 8002132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a65      	ldr	r2, [pc, #404]	@ (80022d0 <main+0x7d0>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d022      	beq.n	8002184 <main+0x684>
 800213e:	4b57      	ldr	r3, [pc, #348]	@ (800229c <main+0x79c>)
 8002140:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a63      	ldr	r2, [pc, #396]	@ (80022d4 <main+0x7d4>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d01b      	beq.n	8002184 <main+0x684>
 800214c:	4b53      	ldr	r3, [pc, #332]	@ (800229c <main+0x79c>)
 800214e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a60      	ldr	r2, [pc, #384]	@ (80022d8 <main+0x7d8>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d014      	beq.n	8002184 <main+0x684>
 800215a:	4b50      	ldr	r3, [pc, #320]	@ (800229c <main+0x79c>)
 800215c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a5e      	ldr	r2, [pc, #376]	@ (80022dc <main+0x7dc>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00d      	beq.n	8002184 <main+0x684>
 8002168:	4b4c      	ldr	r3, [pc, #304]	@ (800229c <main+0x79c>)
 800216a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a5b      	ldr	r2, [pc, #364]	@ (80022e0 <main+0x7e0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d006      	beq.n	8002184 <main+0x684>
 8002176:	4b49      	ldr	r3, [pc, #292]	@ (800229c <main+0x79c>)
 8002178:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a59      	ldr	r2, [pc, #356]	@ (80022e4 <main+0x7e4>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d10c      	bne.n	800219e <main+0x69e>
 8002184:	4b45      	ldr	r3, [pc, #276]	@ (800229c <main+0x79c>)
 8002186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	4b43      	ldr	r3, [pc, #268]	@ (800229c <main+0x79c>)
 8002190:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f022 0208 	bic.w	r2, r2, #8
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	e00b      	b.n	80021b6 <main+0x6b6>
 800219e:	4b3f      	ldr	r3, [pc, #252]	@ (800229c <main+0x79c>)
 80021a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4b3c      	ldr	r3, [pc, #240]	@ (800229c <main+0x79c>)
 80021aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 0204 	bic.w	r2, r2, #4
 80021b4:	601a      	str	r2, [r3, #0]
    PT100_Init();
 80021b6:	f001 f90d 	bl	80033d4 <PT100_Init>
  Get_Sign();
 80021ba:	f001 ff2d 	bl	8004018 <Get_Sign>
  HAL_Delay(50);
 80021be:	2032      	movs	r0, #50	@ 0x32
 80021c0:	f003 fe9a 	bl	8005ef8 <HAL_Delay>
  SpeedMode();
 80021c4:	f001 fffc 	bl	80041c0 <SpeedMode>
  HAL_Delay(50);
 80021c8:	2032      	movs	r0, #50	@ 0x32
 80021ca:	f003 fe95 	bl	8005ef8 <HAL_Delay>
  Start_Stir();
 80021ce:	f002 f8cb 	bl	8004368 <Start_Stir>
//  PWM2_Init();
//  HAL_Delay(50);
  NTC_Control_Init();  // 初始化温控（执行自整定）
 80021d2:	f000 f96b 	bl	80024ac <NTC_Control_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	    // 每 1000ms 执行一次 pH 任务
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 80021d6:	f003 fe83 	bl	8005ee0 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	4b42      	ldr	r3, [pc, #264]	@ (80022e8 <main+0x7e8>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d906      	bls.n	80021f8 <main+0x6f8>
	          Task_PH();
 80021ea:	f000 fcd3 	bl	8002b94 <Task_PH>
	          last_ph_time = HAL_GetTick();
 80021ee:	f003 fe77 	bl	8005ee0 <HAL_GetTick>
 80021f2:	4603      	mov	r3, r0
 80021f4:	4a3c      	ldr	r2, [pc, #240]	@ (80022e8 <main+0x7e8>)
 80021f6:	6013      	str	r3, [r2, #0]
	      }
	      // 每 1000ms 执行一次 尾气 任务
	      	      if (HAL_GetTick() - last_Endgas_time >= 1000) {
 80021f8:	f003 fe72 	bl	8005ee0 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	4b3b      	ldr	r3, [pc, #236]	@ (80022ec <main+0x7ec>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002208:	d306      	bcc.n	8002218 <main+0x718>
	      	    	Send_Task();
 800220a:	f000 fb77 	bl	80028fc <Send_Task>
	      	    	last_Endgas_time = HAL_GetTick();
 800220e:	f003 fe67 	bl	8005ee0 <HAL_GetTick>
 8002212:	4603      	mov	r3, r0
 8002214:	4a35      	ldr	r2, [pc, #212]	@ (80022ec <main+0x7ec>)
 8002216:	6013      	str	r3, [r2, #0]
	      	      }

	      // 每1000ms执行一次温控任务
	      if (HAL_GetTick() - last_temp_time >= 1000) {
 8002218:	f003 fe62 	bl	8005ee0 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	4b34      	ldr	r3, [pc, #208]	@ (80022f0 <main+0x7f0>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002228:	d306      	bcc.n	8002238 <main+0x738>
	        NTC_Control_Update();// 更新温度控制
 800222a:	f000 f96f 	bl	800250c <NTC_Control_Update>
	        last_temp_time = HAL_GetTick();
 800222e:	f003 fe57 	bl	8005ee0 <HAL_GetTick>
 8002232:	4603      	mov	r3, r0
 8002234:	4a2e      	ldr	r2, [pc, #184]	@ (80022f0 <main+0x7f0>)
 8002236:	6013      	str	r3, [r2, #0]
	      }

	      if (HAL_GetTick() - last_ox_time >= 2000) {
 8002238:	f003 fe52 	bl	8005ee0 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	4b2d      	ldr	r3, [pc, #180]	@ (80022f4 <main+0x7f4>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002248:	d307      	bcc.n	800225a <main+0x75a>
	    	 ADS8688_ReadOxygen(4);  // 更新溶氧控制
 800224a:	2004      	movs	r0, #4
 800224c:	f7ff f8d8 	bl	8001400 <ADS8688_ReadOxygen>
	      	      last_ox_time = HAL_GetTick();
 8002250:	f003 fe46 	bl	8005ee0 <HAL_GetTick>
 8002254:	4603      	mov	r3, r0
 8002256:	4a27      	ldr	r2, [pc, #156]	@ (80022f4 <main+0x7f4>)
 8002258:	6013      	str	r3, [r2, #0]
	      	      }
	      if (HAL_GetTick() - last_OD_time >= 4000) {
 800225a:	f003 fe41 	bl	8005ee0 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	4b25      	ldr	r3, [pc, #148]	@ (80022f8 <main+0x7f8>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800226a:	d306      	bcc.n	800227a <main+0x77a>
	    	  OD_Task();   // 更新OD控制
 800226c:	f7fe fd26 	bl	8000cbc <OD_Task>
	      	   last_OD_time = HAL_GetTick();
 8002270:	f003 fe36 	bl	8005ee0 <HAL_GetTick>
 8002274:	4603      	mov	r3, r0
 8002276:	4a20      	ldr	r2, [pc, #128]	@ (80022f8 <main+0x7f8>)
 8002278:	6013      	str	r3, [r2, #0]
	      	    }
	      // 每2000ms执行一次PT100温度
	      if (HAL_GetTick() - last_pt100_time >= 2000) {
 800227a:	f003 fe31 	bl	8005ee0 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	4b1e      	ldr	r3, [pc, #120]	@ (80022fc <main+0x7fc>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800228a:	d3a4      	bcc.n	80021d6 <main+0x6d6>
	          PT100_Task();
 800228c:	f001 fa38 	bl	8003700 <PT100_Task>
	          last_pt100_time = HAL_GetTick();
 8002290:	f003 fe26 	bl	8005ee0 <HAL_GetTick>
 8002294:	4603      	mov	r3, r0
 8002296:	4a19      	ldr	r2, [pc, #100]	@ (80022fc <main+0x7fc>)
 8002298:	6013      	str	r3, [r2, #0]
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 800229a:	e79c      	b.n	80021d6 <main+0x6d6>
 800229c:	24000ff8 	.word	0x24000ff8
 80022a0:	240008c4 	.word	0x240008c4
 80022a4:	24001120 	.word	0x24001120
 80022a8:	40020010 	.word	0x40020010
 80022ac:	40020028 	.word	0x40020028
 80022b0:	40020040 	.word	0x40020040
 80022b4:	40020058 	.word	0x40020058
 80022b8:	40020070 	.word	0x40020070
 80022bc:	40020088 	.word	0x40020088
 80022c0:	400200a0 	.word	0x400200a0
 80022c4:	400200b8 	.word	0x400200b8
 80022c8:	40020410 	.word	0x40020410
 80022cc:	40020428 	.word	0x40020428
 80022d0:	40020440 	.word	0x40020440
 80022d4:	40020458 	.word	0x40020458
 80022d8:	40020470 	.word	0x40020470
 80022dc:	40020488 	.word	0x40020488
 80022e0:	400204a0 	.word	0x400204a0
 80022e4:	400204b8 	.word	0x400204b8
 80022e8:	24000418 	.word	0x24000418
 80022ec:	2400041c 	.word	0x2400041c
 80022f0:	24000420 	.word	0x24000420
 80022f4:	24000424 	.word	0x24000424
 80022f8:	24000428 	.word	0x24000428
 80022fc:	2400042c 	.word	0x2400042c

08002300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b09c      	sub	sp, #112	@ 0x70
 8002304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002306:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800230a:	224c      	movs	r2, #76	@ 0x4c
 800230c:	2100      	movs	r1, #0
 800230e:	4618      	mov	r0, r3
 8002310:	f011 fb06 	bl	8013920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002314:	1d3b      	adds	r3, r7, #4
 8002316:	2220      	movs	r2, #32
 8002318:	2100      	movs	r1, #0
 800231a:	4618      	mov	r0, r3
 800231c:	f011 fb00 	bl	8013920 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002320:	2002      	movs	r0, #2
 8002322:	f008 fc55 	bl	800abd0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002326:	2300      	movs	r3, #0
 8002328:	603b      	str	r3, [r7, #0]
 800232a:	4b2c      	ldr	r3, [pc, #176]	@ (80023dc <SystemClock_Config+0xdc>)
 800232c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800232e:	4a2b      	ldr	r2, [pc, #172]	@ (80023dc <SystemClock_Config+0xdc>)
 8002330:	f023 0301 	bic.w	r3, r3, #1
 8002334:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002336:	4b29      	ldr	r3, [pc, #164]	@ (80023dc <SystemClock_Config+0xdc>)
 8002338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	603b      	str	r3, [r7, #0]
 8002340:	4b27      	ldr	r3, [pc, #156]	@ (80023e0 <SystemClock_Config+0xe0>)
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002348:	4a25      	ldr	r2, [pc, #148]	@ (80023e0 <SystemClock_Config+0xe0>)
 800234a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800234e:	6193      	str	r3, [r2, #24]
 8002350:	4b23      	ldr	r3, [pc, #140]	@ (80023e0 <SystemClock_Config+0xe0>)
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002358:	603b      	str	r3, [r7, #0]
 800235a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800235c:	bf00      	nop
 800235e:	4b20      	ldr	r3, [pc, #128]	@ (80023e0 <SystemClock_Config+0xe0>)
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800236a:	d1f8      	bne.n	800235e <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 800236c:	4b1d      	ldr	r3, [pc, #116]	@ (80023e4 <SystemClock_Config+0xe4>)
 800236e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002370:	4a1c      	ldr	r2, [pc, #112]	@ (80023e4 <SystemClock_Config+0xe4>)
 8002372:	f023 0303 	bic.w	r3, r3, #3
 8002376:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002378:	2302      	movs	r3, #2
 800237a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800237c:	2301      	movs	r3, #1
 800237e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002380:	2340      	movs	r3, #64	@ 0x40
 8002382:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002384:	2300      	movs	r3, #0
 8002386:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002388:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800238c:	4618      	mov	r0, r3
 800238e:	f008 fc59 	bl	800ac44 <HAL_RCC_OscConfig>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002398:	f000 f881 	bl	800249e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800239c:	233f      	movs	r3, #63	@ 0x3f
 800239e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80023a0:	2300      	movs	r3, #0
 80023a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80023a8:	2300      	movs	r3, #0
 80023aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80023ac:	2300      	movs	r3, #0
 80023ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80023b0:	2340      	movs	r3, #64	@ 0x40
 80023b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80023b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023b8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80023ba:	2300      	movs	r3, #0
 80023bc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80023be:	1d3b      	adds	r3, r7, #4
 80023c0:	2101      	movs	r1, #1
 80023c2:	4618      	mov	r0, r3
 80023c4:	f009 f898 	bl	800b4f8 <HAL_RCC_ClockConfig>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80023ce:	f000 f866 	bl	800249e <Error_Handler>
  }
}
 80023d2:	bf00      	nop
 80023d4:	3770      	adds	r7, #112	@ 0x70
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	58000400 	.word	0x58000400
 80023e0:	58024800 	.word	0x58024800
 80023e4:	58024400 	.word	0x58024400

080023e8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b0b0      	sub	sp, #192	@ 0xc0
 80023ec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023ee:	463b      	mov	r3, r7
 80023f0:	22c0      	movs	r2, #192	@ 0xc0
 80023f2:	2100      	movs	r1, #0
 80023f4:	4618      	mov	r0, r3
 80023f6:	f011 fa93 	bl	8013920 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80023fa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80023fe:	f04f 0300 	mov.w	r3, #0
 8002402:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8002406:	2304      	movs	r3, #4
 8002408:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 10;
 800240a:	230a      	movs	r3, #10
 800240c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 800240e:	2302      	movs	r3, #2
 8002410:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8002412:	2302      	movs	r3, #2
 8002414:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002416:	2302      	movs	r3, #2
 8002418:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800241a:	23c0      	movs	r3, #192	@ 0xc0
 800241c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800241e:	2320      	movs	r3, #32
 8002420:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8002422:	2300      	movs	r3, #0
 8002424:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8002426:	2300      	movs	r3, #0
 8002428:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800242c:	463b      	mov	r3, r7
 800242e:	4618      	mov	r0, r3
 8002430:	f009 fbee 	bl	800bc10 <HAL_RCCEx_PeriphCLKConfig>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800243a:	f000 f830 	bl	800249e <Error_Handler>
  }
}
 800243e:	bf00      	nop
 8002440:	37c0      	adds	r7, #192	@ 0xc0
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b084      	sub	sp, #16
 800244a:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800244c:	463b      	mov	r3, r7
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	605a      	str	r2, [r3, #4]
 8002454:	609a      	str	r2, [r3, #8]
 8002456:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002458:	f005 fb3c 	bl	8007ad4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800245c:	2301      	movs	r3, #1
 800245e:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002460:	2300      	movs	r3, #0
 8002462:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002464:	2300      	movs	r3, #0
 8002466:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002468:	231f      	movs	r3, #31
 800246a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800246c:	2387      	movs	r3, #135	@ 0x87
 800246e:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002470:	2300      	movs	r3, #0
 8002472:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002474:	2300      	movs	r3, #0
 8002476:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002478:	2301      	movs	r3, #1
 800247a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800247c:	2301      	movs	r3, #1
 800247e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002480:	2300      	movs	r3, #0
 8002482:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002484:	2300      	movs	r3, #0
 8002486:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002488:	463b      	mov	r3, r7
 800248a:	4618      	mov	r0, r3
 800248c:	f005 fb5a 	bl	8007b44 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002490:	2004      	movs	r0, #4
 8002492:	f005 fb37 	bl	8007b04 <HAL_MPU_Enable>

}
 8002496:	bf00      	nop
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800249e:	b480      	push	{r7}
 80024a0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024a2:	b672      	cpsid	i
}
 80024a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024a6:	bf00      	nop
 80024a8:	e7fd      	b.n	80024a6 <Error_Handler+0x8>
	...

080024ac <NTC_Control_Init>:
TempStage_t temp_stage = TEMP_STAGE_PREHEAT;
static uint32_t preheat_start_time = 0;

// ==================== 初始化 ====================
void NTC_Control_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af02      	add	r7, sp, #8
    printf("\r\n=== [NTC] Temperature Control Init ===\r\n");
 80024b2:	480f      	ldr	r0, [pc, #60]	@ (80024f0 <NTC_Control_Init+0x44>)
 80024b4:	f011 f932 	bl	801371c <puts>
    printf("Target: %.2f°C | Preheat tolerance: ±%.2f°C\r\n",
 80024b8:	f04f 0200 	mov.w	r2, #0
 80024bc:	4b0d      	ldr	r3, [pc, #52]	@ (80024f4 <NTC_Control_Init+0x48>)
 80024be:	e9cd 2300 	strd	r2, r3, [sp]
 80024c2:	f04f 0200 	mov.w	r2, #0
 80024c6:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <NTC_Control_Init+0x4c>)
 80024c8:	480c      	ldr	r0, [pc, #48]	@ (80024fc <NTC_Control_Init+0x50>)
 80024ca:	f011 f8b7 	bl	801363c <iprintf>
           SETPOINT, PRE_ADJUST_TOLERANCE);

    temp_stage = TEMP_STAGE_PREHEAT;
 80024ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002500 <NTC_Control_Init+0x54>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	701a      	strb	r2, [r3, #0]
    preheat_start_time = HAL_GetTick();
 80024d4:	f003 fd04 	bl	8005ee0 <HAL_GetTick>
 80024d8:	4603      	mov	r3, r0
 80024da:	4a0a      	ldr	r2, [pc, #40]	@ (8002504 <NTC_Control_Init+0x58>)
 80024dc:	6013      	str	r3, [r2, #0]
    Relay_Switch(1);
 80024de:	2001      	movs	r0, #1
 80024e0:	f001 fcbc 	bl	8003e5c <Relay_Switch>
    printf("[NTC] Enter PREHEAT stage...\r\n");
 80024e4:	4808      	ldr	r0, [pc, #32]	@ (8002508 <NTC_Control_Init+0x5c>)
 80024e6:	f011 f919 	bl	801371c <puts>
}
 80024ea:	bf00      	nop
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	08017610 	.word	0x08017610
 80024f4:	3ff00000 	.word	0x3ff00000
 80024f8:	40428000 	.word	0x40428000
 80024fc:	0801763c 	.word	0x0801763c
 8002500:	24000494 	.word	0x24000494
 8002504:	24000498 	.word	0x24000498
 8002508:	08017670 	.word	0x08017670

0800250c <NTC_Control_Update>:

// ==================== 主循环任务 ====================
void NTC_Control_Update(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b08c      	sub	sp, #48	@ 0x30
 8002510:	af08      	add	r7, sp, #32
    float temp = Read_Temperature();
 8002512:	f002 fa67 	bl	80049e4 <Read_Temperature>
 8002516:	ed87 0a03 	vstr	s0, [r7, #12]
    uint32_t now = HAL_GetTick();
 800251a:	f003 fce1 	bl	8005ee0 <HAL_GetTick>
 800251e:	60b8      	str	r0, [r7, #8]

    // ---------- 阶段1：预热 ----------
    if (temp_stage == TEMP_STAGE_PREHEAT) {
 8002520:	4b8b      	ldr	r3, [pc, #556]	@ (8002750 <NTC_Control_Update+0x244>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	f040 8087 	bne.w	8002638 <NTC_Control_Update+0x12c>
        float diff = fabsf(temp - SETPOINT);
 800252a:	edd7 7a03 	vldr	s15, [r7, #12]
 800252e:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8002754 <NTC_Control_Update+0x248>
 8002532:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002536:	eef0 7ae7 	vabs.f32	s15, s15
 800253a:	edc7 7a00 	vstr	s15, [r7]

        if (diff <= PRE_ADJUST_TOLERANCE) {
 800253e:	edd7 7a00 	vldr	s15, [r7]
 8002542:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002546:	eef4 7ac7 	vcmpe.f32	s15, s14
 800254a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254e:	d82f      	bhi.n	80025b0 <NTC_Control_Update+0xa4>
            Relay_Switch(0);
 8002550:	2000      	movs	r0, #0
 8002552:	f001 fc83 	bl	8003e5c <Relay_Switch>
            printf("[NTC] Preheat done (%.2f°C), start PID AutoTune...\r\n", temp);
 8002556:	edd7 7a03 	vldr	s15, [r7, #12]
 800255a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800255e:	ec53 2b17 	vmov	r2, r3, d7
 8002562:	487d      	ldr	r0, [pc, #500]	@ (8002758 <NTC_Control_Update+0x24c>)
 8002564:	f011 f86a 	bl	801363c <iprintf>

            PID_Init(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd, -100, 100);
 8002568:	4b7c      	ldr	r3, [pc, #496]	@ (800275c <NTC_Control_Update+0x250>)
 800256a:	edd3 7a00 	vldr	s15, [r3]
 800256e:	4b7b      	ldr	r3, [pc, #492]	@ (800275c <NTC_Control_Update+0x250>)
 8002570:	ed93 7a01 	vldr	s14, [r3, #4]
 8002574:	4b79      	ldr	r3, [pc, #484]	@ (800275c <NTC_Control_Update+0x250>)
 8002576:	edd3 6a02 	vldr	s13, [r3, #8]
 800257a:	ed9f 2a79 	vldr	s4, [pc, #484]	@ 8002760 <NTC_Control_Update+0x254>
 800257e:	eddf 1a79 	vldr	s3, [pc, #484]	@ 8002764 <NTC_Control_Update+0x258>
 8002582:	eeb0 1a66 	vmov.f32	s2, s13
 8002586:	eef0 0a47 	vmov.f32	s1, s14
 800258a:	eeb0 0a67 	vmov.f32	s0, s15
 800258e:	4876      	ldr	r0, [pc, #472]	@ (8002768 <NTC_Control_Update+0x25c>)
 8002590:	f000 fbe0 	bl	8002d54 <PID_Init>
            PID_AutoTune_Init(&tune_handle, &pid_params,
 8002594:	4b75      	ldr	r3, [pc, #468]	@ (800276c <NTC_Control_Update+0x260>)
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	ed9f 0a6e 	vldr	s0, [pc, #440]	@ 8002754 <NTC_Control_Update+0x248>
 800259c:	4b74      	ldr	r3, [pc, #464]	@ (8002770 <NTC_Control_Update+0x264>)
 800259e:	4a75      	ldr	r2, [pc, #468]	@ (8002774 <NTC_Control_Update+0x268>)
 80025a0:	496e      	ldr	r1, [pc, #440]	@ (800275c <NTC_Control_Update+0x250>)
 80025a2:	4875      	ldr	r0, [pc, #468]	@ (8002778 <NTC_Control_Update+0x26c>)
 80025a4:	f000 fd1e 	bl	8002fe4 <PID_AutoTune_Init>
                              Read_Temperature, Relay_Switch,
                              SETPOINT, AUTO_TUNE_DURATION);

            temp_stage = TEMP_STAGE_AUTOTUNE;
 80025a8:	4b69      	ldr	r3, [pc, #420]	@ (8002750 <NTC_Control_Update+0x244>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	701a      	strb	r2, [r3, #0]
            return;
 80025ae:	e0cb      	b.n	8002748 <NTC_Control_Update+0x23c>
        }

        if (now - preheat_start_time > PREHEAT_TIMEOUT) {
 80025b0:	4b72      	ldr	r3, [pc, #456]	@ (800277c <NTC_Control_Update+0x270>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68ba      	ldr	r2, [r7, #8]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80025bc:	4293      	cmp	r3, r2
 80025be:	d922      	bls.n	8002606 <NTC_Control_Update+0xfa>
            Relay_Switch(0);
 80025c0:	2000      	movs	r0, #0
 80025c2:	f001 fc4b 	bl	8003e5c <Relay_Switch>
            printf("[NTC] Preheat timeout after %.1fs, skip autotune.\r\n",
 80025c6:	f04f 0200 	mov.w	r2, #0
 80025ca:	4b6d      	ldr	r3, [pc, #436]	@ (8002780 <NTC_Control_Update+0x274>)
 80025cc:	486d      	ldr	r0, [pc, #436]	@ (8002784 <NTC_Control_Update+0x278>)
 80025ce:	f011 f835 	bl	801363c <iprintf>
                   PREHEAT_TIMEOUT / 1000.0f);

            PID_Init(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd, -100, 100);
 80025d2:	4b62      	ldr	r3, [pc, #392]	@ (800275c <NTC_Control_Update+0x250>)
 80025d4:	edd3 7a00 	vldr	s15, [r3]
 80025d8:	4b60      	ldr	r3, [pc, #384]	@ (800275c <NTC_Control_Update+0x250>)
 80025da:	ed93 7a01 	vldr	s14, [r3, #4]
 80025de:	4b5f      	ldr	r3, [pc, #380]	@ (800275c <NTC_Control_Update+0x250>)
 80025e0:	edd3 6a02 	vldr	s13, [r3, #8]
 80025e4:	ed9f 2a5e 	vldr	s4, [pc, #376]	@ 8002760 <NTC_Control_Update+0x254>
 80025e8:	eddf 1a5e 	vldr	s3, [pc, #376]	@ 8002764 <NTC_Control_Update+0x258>
 80025ec:	eeb0 1a66 	vmov.f32	s2, s13
 80025f0:	eef0 0a47 	vmov.f32	s1, s14
 80025f4:	eeb0 0a67 	vmov.f32	s0, s15
 80025f8:	485b      	ldr	r0, [pc, #364]	@ (8002768 <NTC_Control_Update+0x25c>)
 80025fa:	f000 fbab 	bl	8002d54 <PID_Init>
            temp_stage = TEMP_STAGE_PID;
 80025fe:	4b54      	ldr	r3, [pc, #336]	@ (8002750 <NTC_Control_Update+0x244>)
 8002600:	2202      	movs	r2, #2
 8002602:	701a      	strb	r2, [r3, #0]
            return;
 8002604:	e0a0      	b.n	8002748 <NTC_Control_Update+0x23c>
        }

        Relay_Switch(temp < SETPOINT ? 1 : 0);
 8002606:	edd7 7a03 	vldr	s15, [r7, #12]
 800260a:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002754 <NTC_Control_Update+0x248>
 800260e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002616:	bf4c      	ite	mi
 8002618:	2301      	movmi	r3, #1
 800261a:	2300      	movpl	r3, #0
 800261c:	b2db      	uxtb	r3, r3
 800261e:	4618      	mov	r0, r3
 8002620:	f001 fc1c 	bl	8003e5c <Relay_Switch>
        printf("[NTC] Preheating... %.2f°C\r\n", temp);
 8002624:	edd7 7a03 	vldr	s15, [r7, #12]
 8002628:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800262c:	ec53 2b17 	vmov	r2, r3, d7
 8002630:	4855      	ldr	r0, [pc, #340]	@ (8002788 <NTC_Control_Update+0x27c>)
 8002632:	f011 f803 	bl	801363c <iprintf>
        return;
 8002636:	e087      	b.n	8002748 <NTC_Control_Update+0x23c>
    }

    // ---------- 阶段2：自整定 ----------
    if (temp_stage == TEMP_STAGE_AUTOTUNE) {
 8002638:	4b45      	ldr	r3, [pc, #276]	@ (8002750 <NTC_Control_Update+0x244>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d137      	bne.n	80026b0 <NTC_Control_Update+0x1a4>
        PID_AutoTune_Task(&tune_handle);
 8002640:	484d      	ldr	r0, [pc, #308]	@ (8002778 <NTC_Control_Update+0x26c>)
 8002642:	f000 fd1f 	bl	8003084 <PID_AutoTune_Task>

        if (tune_handle.state == TUNE_IDLE) {
 8002646:	4b4c      	ldr	r3, [pc, #304]	@ (8002778 <NTC_Control_Update+0x26c>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d17b      	bne.n	8002746 <NTC_Control_Update+0x23a>
            printf("[NTC] PID AutoTune complete.\r\n");
 800264e:	484f      	ldr	r0, [pc, #316]	@ (800278c <NTC_Control_Update+0x280>)
 8002650:	f011 f864 	bl	801371c <puts>
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8002654:	4b41      	ldr	r3, [pc, #260]	@ (800275c <NTC_Control_Update+0x250>)
 8002656:	edd3 7a00 	vldr	s15, [r3]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 800265a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 800265e:	4b3f      	ldr	r3, [pc, #252]	@ (800275c <NTC_Control_Update+0x250>)
 8002660:	edd3 7a01 	vldr	s15, [r3, #4]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 8002664:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8002668:	4b3c      	ldr	r3, [pc, #240]	@ (800275c <NTC_Control_Update+0x250>)
 800266a:	edd3 6a02 	vldr	s13, [r3, #8]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 800266e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002672:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002676:	ed8d 7b00 	vstr	d7, [sp]
 800267a:	ec53 2b15 	vmov	r2, r3, d5
 800267e:	4844      	ldr	r0, [pc, #272]	@ (8002790 <NTC_Control_Update+0x284>)
 8002680:	f010 ffdc 	bl	801363c <iprintf>

            PID_UpdateParams(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8002684:	4b35      	ldr	r3, [pc, #212]	@ (800275c <NTC_Control_Update+0x250>)
 8002686:	edd3 7a00 	vldr	s15, [r3]
 800268a:	4b34      	ldr	r3, [pc, #208]	@ (800275c <NTC_Control_Update+0x250>)
 800268c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002690:	4b32      	ldr	r3, [pc, #200]	@ (800275c <NTC_Control_Update+0x250>)
 8002692:	edd3 6a02 	vldr	s13, [r3, #8]
 8002696:	eeb0 1a66 	vmov.f32	s2, s13
 800269a:	eef0 0a47 	vmov.f32	s1, s14
 800269e:	eeb0 0a67 	vmov.f32	s0, s15
 80026a2:	4831      	ldr	r0, [pc, #196]	@ (8002768 <NTC_Control_Update+0x25c>)
 80026a4:	f000 fc7c 	bl	8002fa0 <PID_UpdateParams>
            temp_stage = TEMP_STAGE_PID;
 80026a8:	4b29      	ldr	r3, [pc, #164]	@ (8002750 <NTC_Control_Update+0x244>)
 80026aa:	2202      	movs	r2, #2
 80026ac:	701a      	strb	r2, [r3, #0]
        }
        return;
 80026ae:	e04a      	b.n	8002746 <NTC_Control_Update+0x23a>
    }

    // ---------- 阶段3：正常PID控制 ----------
    if (temp_stage == TEMP_STAGE_PID) {
 80026b0:	4b27      	ldr	r3, [pc, #156]	@ (8002750 <NTC_Control_Update+0x244>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d147      	bne.n	8002748 <NTC_Control_Update+0x23c>
        float output = PID_Calculate(&pid, SETPOINT, temp,1.0f);  // ← 修正函数名
 80026b8:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80026bc:	edd7 0a03 	vldr	s1, [r7, #12]
 80026c0:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8002754 <NTC_Control_Update+0x248>
 80026c4:	4828      	ldr	r0, [pc, #160]	@ (8002768 <NTC_Control_Update+0x25c>)
 80026c6:	f000 fb79 	bl	8002dbc <PID_Calculate>
 80026ca:	ed87 0a01 	vstr	s0, [r7, #4]

        if (temp < FORCE_HEATING_THRESHOLD || output > 0) {
 80026ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80026d2:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002794 <NTC_Control_Update+0x288>
 80026d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026de:	d406      	bmi.n	80026ee <NTC_Control_Update+0x1e2>
 80026e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80026e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ec:	dd03      	ble.n	80026f6 <NTC_Control_Update+0x1ea>
            Relay_Switch(1);
 80026ee:	2001      	movs	r0, #1
 80026f0:	f001 fbb4 	bl	8003e5c <Relay_Switch>
 80026f4:	e002      	b.n	80026fc <NTC_Control_Update+0x1f0>
        } else {
            Relay_Switch(0);
 80026f6:	2000      	movs	r0, #0
 80026f8:	f001 fbb0 	bl	8003e5c <Relay_Switch>
        }

        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 80026fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002700:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 8002704:	edd7 7a01 	vldr	s15, [r7, #4]
 8002708:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
               temp, output, pid.params.Kp, pid.params.Ki, pid.params.Kd);
 800270c:	4b16      	ldr	r3, [pc, #88]	@ (8002768 <NTC_Control_Update+0x25c>)
 800270e:	edd3 6a00 	vldr	s13, [r3]
        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 8002712:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
               temp, output, pid.params.Kp, pid.params.Ki, pid.params.Kd);
 8002716:	4b14      	ldr	r3, [pc, #80]	@ (8002768 <NTC_Control_Update+0x25c>)
 8002718:	edd3 5a01 	vldr	s11, [r3, #4]
        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 800271c:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
               temp, output, pid.params.Kp, pid.params.Ki, pid.params.Kd);
 8002720:	4b11      	ldr	r3, [pc, #68]	@ (8002768 <NTC_Control_Update+0x25c>)
 8002722:	edd3 4a02 	vldr	s9, [r3, #8]
        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 8002726:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 800272a:	ed8d 4b06 	vstr	d4, [sp, #24]
 800272e:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002732:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002736:	ed8d 7b00 	vstr	d7, [sp]
 800273a:	ec53 2b13 	vmov	r2, r3, d3
 800273e:	4816      	ldr	r0, [pc, #88]	@ (8002798 <NTC_Control_Update+0x28c>)
 8002740:	f010 ff7c 	bl	801363c <iprintf>
 8002744:	e000      	b.n	8002748 <NTC_Control_Update+0x23c>
        return;
 8002746:	bf00      	nop
    }
}
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	24000494 	.word	0x24000494
 8002754:	42140000 	.word	0x42140000
 8002758:	08017690 	.word	0x08017690
 800275c:	24000010 	.word	0x24000010
 8002760:	42c80000 	.word	0x42c80000
 8002764:	c2c80000 	.word	0xc2c80000
 8002768:	24000430 	.word	0x24000430
 800276c:	000493e0 	.word	0x000493e0
 8002770:	08003e5d 	.word	0x08003e5d
 8002774:	080049e5 	.word	0x080049e5
 8002778:	24000458 	.word	0x24000458
 800277c:	24000498 	.word	0x24000498
 8002780:	404e0000 	.word	0x404e0000
 8002784:	080176c8 	.word	0x080176c8
 8002788:	080176fc 	.word	0x080176fc
 800278c:	0801771c 	.word	0x0801771c
 8002790:	0801773c 	.word	0x0801773c
 8002794:	42100000 	.word	0x42100000
 8002798:	08017764 	.word	0x08017764

0800279c <ModbusBytesToFloat>:
 uint8_t rx_ox_flag = 0;
 uint8_t current_device = 0;  // 0设置为溶氧设备，1设置为尾气设备

 // 把Modbus返回的4字节转float (ABCD顺序大端)
 static float ModbusBytesToFloat(uint8_t *data)
 {
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	061a      	lsls	r2, r3, #24
                     ((uint32_t)data[1] << 16) |
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3301      	adds	r3, #1
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	041b      	lsls	r3, r3, #16
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80027b2:	431a      	orrs	r2, r3
                     ((uint32_t)data[2] << 8)  |
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	3302      	adds	r3, #2
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	021b      	lsls	r3, r3, #8
                     ((uint32_t)data[1] << 16) |
 80027bc:	4313      	orrs	r3, r2
                     ((uint32_t)data[3]);
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	3203      	adds	r2, #3
 80027c2:	7812      	ldrb	r2, [r2, #0]
                     ((uint32_t)data[2] << 8)  |
 80027c4:	4313      	orrs	r3, r2
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80027c6:	60fb      	str	r3, [r7, #12]
     float value;
     memcpy(&value, &temp, 4);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	60bb      	str	r3, [r7, #8]
     return value;
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	ee07 3a90 	vmov	s15, r3
 }
 80027d2:	eeb0 0a67 	vmov.f32	s0, s15
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <Oxygen_Get>:
	           // 开启接收
	       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
	       __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
}
//读2个寄存器，回复4位16进制浮点数转换
   void Oxygen_Get() {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
	   // 清空接收缓存
	   memset(rx_data4, 0, sizeof(rx_data4));
 80027e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027ea:	2100      	movs	r1, #0
 80027ec:	480d      	ldr	r0, [pc, #52]	@ (8002824 <Oxygen_Get+0x44>)
 80027ee:	f011 f897 	bl	8013920 <memset>
       uint8_t sendBuffer[] = {0x0A, 0x03, 0x00, 0x00, 0x00, 0x02, 0xC5, 0x70};
 80027f2:	4a0d      	ldr	r2, [pc, #52]	@ (8002828 <Oxygen_Get+0x48>)
 80027f4:	463b      	mov	r3, r7
 80027f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80027fa:	e883 0003 	stmia.w	r3, {r0, r1}
       tx_ox_flag = 0;
 80027fe:	4b0b      	ldr	r3, [pc, #44]	@ (800282c <Oxygen_Get+0x4c>)
 8002800:	2200      	movs	r2, #0
 8002802:	701a      	strb	r2, [r3, #0]
       HAL_UART_Transmit_DMA(&huart4, sendBuffer, sizeof(sendBuffer));
 8002804:	463b      	mov	r3, r7
 8002806:	2208      	movs	r2, #8
 8002808:	4619      	mov	r1, r3
 800280a:	4809      	ldr	r0, [pc, #36]	@ (8002830 <Oxygen_Get+0x50>)
 800280c:	f00e f82e 	bl	801086c <HAL_UART_Transmit_DMA>
       // 启动接收
       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8002810:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002814:	4903      	ldr	r1, [pc, #12]	@ (8002824 <Oxygen_Get+0x44>)
 8002816:	4806      	ldr	r0, [pc, #24]	@ (8002830 <Oxygen_Get+0x50>)
 8002818:	f00f ff72 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
   }
 800281c:	bf00      	nop
 800281e:	3708      	adds	r7, #8
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	2400049c 	.word	0x2400049c
 8002828:	080177a8 	.word	0x080177a8
 800282c:	2400069c 	.word	0x2400069c
 8002830:	24000ff8 	.word	0x24000ff8

08002834 <Oxygen_Read>:

   void Oxygen_Read(void) {
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
	   // 调试打印：查看当前接收缓冲区的实际数据
	       printf("ox dump: ");
 800283a:	4814      	ldr	r0, [pc, #80]	@ (800288c <Oxygen_Read+0x58>)
 800283c:	f010 fefe 	bl	801363c <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 8002840:	2300      	movs	r3, #0
 8002842:	80fb      	strh	r3, [r7, #6]
 8002844:	e009      	b.n	800285a <Oxygen_Read+0x26>
	           printf("%02X ", rx_data4[k]);
 8002846:	88fb      	ldrh	r3, [r7, #6]
 8002848:	4a11      	ldr	r2, [pc, #68]	@ (8002890 <Oxygen_Read+0x5c>)
 800284a:	5cd3      	ldrb	r3, [r2, r3]
 800284c:	4619      	mov	r1, r3
 800284e:	4811      	ldr	r0, [pc, #68]	@ (8002894 <Oxygen_Read+0x60>)
 8002850:	f010 fef4 	bl	801363c <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 8002854:	88fb      	ldrh	r3, [r7, #6]
 8002856:	3301      	adds	r3, #1
 8002858:	80fb      	strh	r3, [r7, #6]
 800285a:	88fb      	ldrh	r3, [r7, #6]
 800285c:	2b27      	cmp	r3, #39	@ 0x27
 800285e:	d9f2      	bls.n	8002846 <Oxygen_Read+0x12>
	       }
	       printf("\n");
 8002860:	200a      	movs	r0, #10
 8002862:	f010 fefd 	bl	8013660 <putchar>
	   float oxygen = ModbusBytesToFloat(&rx_data4[3]);
 8002866:	480c      	ldr	r0, [pc, #48]	@ (8002898 <Oxygen_Read+0x64>)
 8002868:	f7ff ff98 	bl	800279c <ModbusBytesToFloat>
 800286c:	ed87 0a00 	vstr	s0, [r7]
	    printf("Oxygen=%.2f\r\n", oxygen);
 8002870:	edd7 7a00 	vldr	s15, [r7]
 8002874:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002878:	ec53 2b17 	vmov	r2, r3, d7
 800287c:	4807      	ldr	r0, [pc, #28]	@ (800289c <Oxygen_Read+0x68>)
 800287e:	f010 fedd 	bl	801363c <iprintf>
   }
 8002882:	bf00      	nop
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	080177b0 	.word	0x080177b0
 8002890:	2400049c 	.word	0x2400049c
 8002894:	080177bc 	.word	0x080177bc
 8002898:	2400049f 	.word	0x2400049f
 800289c:	080177c4 	.word	0x080177c4

080028a0 <Oxygen_Task>:

   void Oxygen_Task(void) {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
//           initialized = 1;
//           return;  // 首次初始化后直接返回
//       }

       // 正常读取流程
       Oxygen_Get();
 80028a6:	f7ff ff9b 	bl	80027e0 <Oxygen_Get>

       // 添加接收等待逻辑（非阻塞方式）
       uint32_t start = HAL_GetTick();
 80028aa:	f003 fb19 	bl	8005ee0 <HAL_GetTick>
 80028ae:	6078      	str	r0, [r7, #4]
       while (!rx_ox_flag && (HAL_GetTick() - start < 100)) {
 80028b0:	bf00      	nop
 80028b2:	4b0f      	ldr	r3, [pc, #60]	@ (80028f0 <Oxygen_Task+0x50>)
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d106      	bne.n	80028c8 <Oxygen_Task+0x28>
 80028ba:	f003 fb11 	bl	8005ee0 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b63      	cmp	r3, #99	@ 0x63
 80028c6:	d9f4      	bls.n	80028b2 <Oxygen_Task+0x12>
           // 等待100ms或直到接收完成
       }

       if (rx_ox_flag) {
 80028c8:	4b09      	ldr	r3, [pc, #36]	@ (80028f0 <Oxygen_Task+0x50>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d00a      	beq.n	80028e6 <Oxygen_Task+0x46>
           Oxygen_Read();
 80028d0:	f7ff ffb0 	bl	8002834 <Oxygen_Read>
           rx_ox_flag = 0;  // 清除接收标志
 80028d4:	4b06      	ldr	r3, [pc, #24]	@ (80028f0 <Oxygen_Task+0x50>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	701a      	strb	r2, [r3, #0]

           // 重新启动下一次接收
           HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 80028da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028de:	4905      	ldr	r1, [pc, #20]	@ (80028f4 <Oxygen_Task+0x54>)
 80028e0:	4805      	ldr	r0, [pc, #20]	@ (80028f8 <Oxygen_Task+0x58>)
 80028e2:	f00f ff0d 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
       }
   }
 80028e6:	bf00      	nop
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	2400069d 	.word	0x2400069d
 80028f4:	2400049c 	.word	0x2400049c
 80028f8:	24000ff8 	.word	0x24000ff8

080028fc <Send_Task>:

void Send_Task(void){
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
	if(current_device==0){
 8002900:	4b08      	ldr	r3, [pc, #32]	@ (8002924 <Send_Task+0x28>)
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d105      	bne.n	8002914 <Send_Task+0x18>
		Oxygen_Task();
 8002908:	f7ff ffca 	bl	80028a0 <Oxygen_Task>
		current_device=1;
 800290c:	4b05      	ldr	r3, [pc, #20]	@ (8002924 <Send_Task+0x28>)
 800290e:	2201      	movs	r2, #1
 8002910:	701a      	strb	r2, [r3, #0]
	}
	else{
		Endgas_Task();
		current_device=0;
	}
}
 8002912:	e004      	b.n	800291e <Send_Task+0x22>
		Endgas_Task();
 8002914:	f7fe ffc8 	bl	80018a8 <Endgas_Task>
		current_device=0;
 8002918:	4b02      	ldr	r3, [pc, #8]	@ (8002924 <Send_Task+0x28>)
 800291a:	2200      	movs	r2, #0
 800291c:	701a      	strb	r2, [r3, #0]
}
 800291e:	bf00      	nop
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	2400069e 	.word	0x2400069e

08002928 <requestPH>:
uint8_t rx_ph_flag = 0;            // USART3 接收完成标志（DMA 完成后置1）
uint8_t tx_ph_flag = 0;            // USART3 发送完成标志（DMA 完成后置1）


// ========== 发送 pH 请求 ==========
void requestPH(void) {
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
    uint8_t requestPH[] = {0x01,0x03,0x00,0x64,0x00,0x02,0x85,0xD4};
 800292e:	4a15      	ldr	r2, [pc, #84]	@ (8002984 <requestPH+0x5c>)
 8002930:	1d3b      	adds	r3, r7, #4
 8002932:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002936:	e883 0003 	stmia.w	r3, {r0, r1}
    tx_ph_flag = 0;
 800293a:	4b13      	ldr	r3, [pc, #76]	@ (8002988 <requestPH+0x60>)
 800293c:	2200      	movs	r2, #0
 800293e:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart3, requestPH, sizeof(requestPH));
 8002940:	1d3b      	adds	r3, r7, #4
 8002942:	2208      	movs	r2, #8
 8002944:	4619      	mov	r1, r3
 8002946:	4811      	ldr	r0, [pc, #68]	@ (800298c <requestPH+0x64>)
 8002948:	f00d ff90 	bl	801086c <HAL_UART_Transmit_DMA>

    uint32_t timeout = HAL_GetTick();
 800294c:	f003 fac8 	bl	8005ee0 <HAL_GetTick>
 8002950:	60f8      	str	r0, [r7, #12]
    while(tx_ph_flag == 0 && (HAL_GetTick() - timeout) < 1000) {}
 8002952:	bf00      	nop
 8002954:	4b0c      	ldr	r3, [pc, #48]	@ (8002988 <requestPH+0x60>)
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d107      	bne.n	800296c <requestPH+0x44>
 800295c:	f003 fac0 	bl	8005ee0 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800296a:	d3f3      	bcc.n	8002954 <requestPH+0x2c>
    if(tx_ph_flag == 0) printf("pH发送超时\r\n");
 800296c:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <requestPH+0x60>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d102      	bne.n	800297a <requestPH+0x52>
 8002974:	4806      	ldr	r0, [pc, #24]	@ (8002990 <requestPH+0x68>)
 8002976:	f010 fed1 	bl	801371c <puts>
}
 800297a:	bf00      	nop
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	080177e4 	.word	0x080177e4
 8002988:	240008b1 	.word	0x240008b1
 800298c:	24001248 	.word	0x24001248
 8002990:	080177d4 	.word	0x080177d4

08002994 <readPH>:

// ========== 解析 pH 报文 ==========
void readPH(void) {
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af02      	add	r7, sp, #8
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 800299a:	4b2e      	ldr	r3, [pc, #184]	@ (8002a54 <readPH+0xc0>)
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d149      	bne.n	8002a36 <readPH+0xa2>
 80029a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002a54 <readPH+0xc0>)
 80029a4:	785b      	ldrb	r3, [r3, #1]
 80029a6:	2b03      	cmp	r3, #3
 80029a8:	d145      	bne.n	8002a36 <readPH+0xa2>
 80029aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002a54 <readPH+0xc0>)
 80029ac:	789b      	ldrb	r3, [r3, #2]
 80029ae:	2b04      	cmp	r3, #4
 80029b0:	d141      	bne.n	8002a36 <readPH+0xa2>
        union { uint8_t bytes[4]; float value; } phData;
        phData.bytes[0] = rx_data3[6];
 80029b2:	4b28      	ldr	r3, [pc, #160]	@ (8002a54 <readPH+0xc0>)
 80029b4:	799b      	ldrb	r3, [r3, #6]
 80029b6:	713b      	strb	r3, [r7, #4]
        phData.bytes[1] = rx_data3[5];
 80029b8:	4b26      	ldr	r3, [pc, #152]	@ (8002a54 <readPH+0xc0>)
 80029ba:	795b      	ldrb	r3, [r3, #5]
 80029bc:	717b      	strb	r3, [r7, #5]
        phData.bytes[2] = rx_data3[4];
 80029be:	4b25      	ldr	r3, [pc, #148]	@ (8002a54 <readPH+0xc0>)
 80029c0:	791b      	ldrb	r3, [r3, #4]
 80029c2:	71bb      	strb	r3, [r7, #6]
        phData.bytes[3] = rx_data3[3];
 80029c4:	4b23      	ldr	r3, [pc, #140]	@ (8002a54 <readPH+0xc0>)
 80029c6:	78db      	ldrb	r3, [r3, #3]
 80029c8:	71fb      	strb	r3, [r7, #7]
        ph_read = phData.value;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a22      	ldr	r2, [pc, #136]	@ (8002a58 <readPH+0xc4>)
 80029ce:	6013      	str	r3, [r2, #0]

        if(ph_read >= 0.0f && ph_read <= 14.0f) {
 80029d0:	4b21      	ldr	r3, [pc, #132]	@ (8002a58 <readPH+0xc4>)
 80029d2:	edd3 7a00 	vldr	s15, [r3]
 80029d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029de:	db1f      	blt.n	8002a20 <readPH+0x8c>
 80029e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a58 <readPH+0xc4>)
 80029e2:	edd3 7a00 	vldr	s15, [r3]
 80029e6:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 80029ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f2:	d815      	bhi.n	8002a20 <readPH+0x8c>
            ph_current = ph_read;
 80029f4:	4b18      	ldr	r3, [pc, #96]	@ (8002a58 <readPH+0xc4>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a18      	ldr	r2, [pc, #96]	@ (8002a5c <readPH+0xc8>)
 80029fa:	6013      	str	r3, [r2, #0]
        } else {
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
            return;
        }
        printf("Get_pH: %.2f (SetPoint: %.2f)\r\n", ph_current, ph_set);
 80029fc:	4b17      	ldr	r3, [pc, #92]	@ (8002a5c <readPH+0xc8>)
 80029fe:	edd3 7a00 	vldr	s15, [r3]
 8002a02:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002a06:	4b16      	ldr	r3, [pc, #88]	@ (8002a60 <readPH+0xcc>)
 8002a08:	edd3 7a00 	vldr	s15, [r3]
 8002a0c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a10:	ed8d 7b00 	vstr	d7, [sp]
 8002a14:	ec53 2b16 	vmov	r2, r3, d6
 8002a18:	4812      	ldr	r0, [pc, #72]	@ (8002a64 <readPH+0xd0>)
 8002a1a:	f010 fe0f 	bl	801363c <iprintf>
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 8002a1e:	e015      	b.n	8002a4c <readPH+0xb8>
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
 8002a20:	4b0d      	ldr	r3, [pc, #52]	@ (8002a58 <readPH+0xc4>)
 8002a22:	edd3 7a00 	vldr	s15, [r3]
 8002a26:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a2a:	ec53 2b17 	vmov	r2, r3, d7
 8002a2e:	480e      	ldr	r0, [pc, #56]	@ (8002a68 <readPH+0xd4>)
 8002a30:	f010 fe04 	bl	801363c <iprintf>
 8002a34:	e00a      	b.n	8002a4c <readPH+0xb8>
    } else {
        printf("pH 报文无效！头:0x%02X 0x%02X 0x%02X\r\n", rx_data3[0], rx_data3[1], rx_data3[2]);
 8002a36:	4b07      	ldr	r3, [pc, #28]	@ (8002a54 <readPH+0xc0>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4b05      	ldr	r3, [pc, #20]	@ (8002a54 <readPH+0xc0>)
 8002a3e:	785b      	ldrb	r3, [r3, #1]
 8002a40:	461a      	mov	r2, r3
 8002a42:	4b04      	ldr	r3, [pc, #16]	@ (8002a54 <readPH+0xc0>)
 8002a44:	789b      	ldrb	r3, [r3, #2]
 8002a46:	4809      	ldr	r0, [pc, #36]	@ (8002a6c <readPH+0xd8>)
 8002a48:	f010 fdf8 	bl	801363c <iprintf>
    }
}
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	240006b0 	.word	0x240006b0
 8002a58:	24000020 	.word	0x24000020
 8002a5c:	240006a0 	.word	0x240006a0
 8002a60:	2400001c 	.word	0x2400001c
 8002a64:	080177ec 	.word	0x080177ec
 8002a68:	0801780c 	.word	0x0801780c
 8002a6c:	08017838 	.word	0x08017838

08002a70 <adjustPH>:

// ========== 调整 pH 并控制泵 ==========
void adjustPH(void) {
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8002a76:	f003 fa33 	bl	8005ee0 <HAL_GetTick>
 8002a7a:	6078      	str	r0, [r7, #4]

    // 如果泵正在运行，检查是否到达运行时间
    if (pump_running) {
 8002a7c:	4b39      	ldr	r3, [pc, #228]	@ (8002b64 <adjustPH+0xf4>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d024      	beq.n	8002ace <adjustPH+0x5e>
        if (now - pump_start_time >= PUMP_RUNTIME) {
 8002a84:	4b38      	ldr	r3, [pc, #224]	@ (8002b68 <adjustPH+0xf8>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d961      	bls.n	8002b58 <adjustPH+0xe8>
            if (current_pump_type == 1) {
 8002a94:	4b35      	ldr	r3, [pc, #212]	@ (8002b6c <adjustPH+0xfc>)
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d105      	bne.n	8002aa8 <adjustPH+0x38>
                Stop_AcidPump();
 8002a9c:	f001 f802 	bl	8003aa4 <Stop_AcidPump>
                printf("Acid_PUMP_STOP\n");
 8002aa0:	4833      	ldr	r0, [pc, #204]	@ (8002b70 <adjustPH+0x100>)
 8002aa2:	f010 fe3b 	bl	801371c <puts>
 8002aa6:	e008      	b.n	8002aba <adjustPH+0x4a>
            } else if (current_pump_type == 2) {
 8002aa8:	4b30      	ldr	r3, [pc, #192]	@ (8002b6c <adjustPH+0xfc>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d104      	bne.n	8002aba <adjustPH+0x4a>
                Stop_AlkaliPump();
 8002ab0:	f001 f8ca 	bl	8003c48 <Stop_AlkaliPump>
                printf("Alkali_PUMP_STOP\n");
 8002ab4:	482f      	ldr	r0, [pc, #188]	@ (8002b74 <adjustPH+0x104>)
 8002ab6:	f010 fe31 	bl	801371c <puts>
            }

            pump_running = 0;          // 更新状态
 8002aba:	4b2a      	ldr	r3, [pc, #168]	@ (8002b64 <adjustPH+0xf4>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	701a      	strb	r2, [r3, #0]
            current_pump_type = 0;     // 清空泵类型
 8002ac0:	4b2a      	ldr	r3, [pc, #168]	@ (8002b6c <adjustPH+0xfc>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	701a      	strb	r2, [r3, #0]
            pump_stop_time = now;      // 记录停止时间
 8002ac6:	4a2c      	ldr	r2, [pc, #176]	@ (8002b78 <adjustPH+0x108>)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6013      	str	r3, [r2, #0]
        }
        return; // 正在运行时，不再判断 pH
 8002acc:	e044      	b.n	8002b58 <adjustPH+0xe8>
    }

    // 冷却时间内，不允许再次启动
    if (now - pump_stop_time < PUMP_COOLDOWN) {
 8002ace:	4b2a      	ldr	r3, [pc, #168]	@ (8002b78 <adjustPH+0x108>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	4a29      	ldr	r2, [pc, #164]	@ (8002b7c <adjustPH+0x10c>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d93f      	bls.n	8002b5c <adjustPH+0xec>
        return;
    }

    // 检查 pH 偏差，决定是否启动泵
    if (ph_current < (ph_set - deadband)) {
 8002adc:	4b28      	ldr	r3, [pc, #160]	@ (8002b80 <adjustPH+0x110>)
 8002ade:	ed93 7a00 	vldr	s14, [r3]
 8002ae2:	4b28      	ldr	r3, [pc, #160]	@ (8002b84 <adjustPH+0x114>)
 8002ae4:	edd3 7a00 	vldr	s15, [r3]
 8002ae8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002aec:	4b26      	ldr	r3, [pc, #152]	@ (8002b88 <adjustPH+0x118>)
 8002aee:	edd3 7a00 	vldr	s15, [r3]
 8002af2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002afa:	dd0e      	ble.n	8002b1a <adjustPH+0xaa>
        Start_AlkaliPump();
 8002afc:	f000 fefe 	bl	80038fc <Start_AlkaliPump>
        pump_running = 1;
 8002b00:	4b18      	ldr	r3, [pc, #96]	@ (8002b64 <adjustPH+0xf4>)
 8002b02:	2201      	movs	r2, #1
 8002b04:	701a      	strb	r2, [r3, #0]
        current_pump_type = 2;  // 标记为碱泵
 8002b06:	4b19      	ldr	r3, [pc, #100]	@ (8002b6c <adjustPH+0xfc>)
 8002b08:	2202      	movs	r2, #2
 8002b0a:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 8002b0c:	4a16      	ldr	r2, [pc, #88]	@ (8002b68 <adjustPH+0xf8>)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6013      	str	r3, [r2, #0]
        printf("Alkali_PUMP_START\n");
 8002b12:	481e      	ldr	r0, [pc, #120]	@ (8002b8c <adjustPH+0x11c>)
 8002b14:	f010 fe02 	bl	801371c <puts>
 8002b18:	e021      	b.n	8002b5e <adjustPH+0xee>
    }
    else if (ph_current > (ph_set + deadband)) {
 8002b1a:	4b19      	ldr	r3, [pc, #100]	@ (8002b80 <adjustPH+0x110>)
 8002b1c:	ed93 7a00 	vldr	s14, [r3]
 8002b20:	4b18      	ldr	r3, [pc, #96]	@ (8002b84 <adjustPH+0x114>)
 8002b22:	edd3 7a00 	vldr	s15, [r3]
 8002b26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b2a:	4b17      	ldr	r3, [pc, #92]	@ (8002b88 <adjustPH+0x118>)
 8002b2c:	edd3 7a00 	vldr	s15, [r3]
 8002b30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b38:	d511      	bpl.n	8002b5e <adjustPH+0xee>
        Start_AcidPump();
 8002b3a:	f000 fe0b 	bl	8003754 <Start_AcidPump>
        pump_running = 1;
 8002b3e:	4b09      	ldr	r3, [pc, #36]	@ (8002b64 <adjustPH+0xf4>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	701a      	strb	r2, [r3, #0]
        current_pump_type = 1;  // 标记为酸泵
 8002b44:	4b09      	ldr	r3, [pc, #36]	@ (8002b6c <adjustPH+0xfc>)
 8002b46:	2201      	movs	r2, #1
 8002b48:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 8002b4a:	4a07      	ldr	r2, [pc, #28]	@ (8002b68 <adjustPH+0xf8>)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6013      	str	r3, [r2, #0]
        printf("Acid_PUMP_START\n");
 8002b50:	480f      	ldr	r0, [pc, #60]	@ (8002b90 <adjustPH+0x120>)
 8002b52:	f010 fde3 	bl	801371c <puts>
 8002b56:	e002      	b.n	8002b5e <adjustPH+0xee>
        return; // 正在运行时，不再判断 pH
 8002b58:	bf00      	nop
 8002b5a:	e000      	b.n	8002b5e <adjustPH+0xee>
        return;
 8002b5c:	bf00      	nop
    }
}
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	240006a4 	.word	0x240006a4
 8002b68:	240006a8 	.word	0x240006a8
 8002b6c:	2400069f 	.word	0x2400069f
 8002b70:	08017868 	.word	0x08017868
 8002b74:	08017878 	.word	0x08017878
 8002b78:	240006ac 	.word	0x240006ac
 8002b7c:	0002bf1f 	.word	0x0002bf1f
 8002b80:	2400001c 	.word	0x2400001c
 8002b84:	24000024 	.word	0x24000024
 8002b88:	240006a0 	.word	0x240006a0
 8002b8c:	0801788c 	.word	0x0801788c
 8002b90:	080178a0 	.word	0x080178a0

08002b94 <Task_PH>:


// ========== pH 任务主函数 ==========
void Task_PH(void) {
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
    requestPH();
 8002b9a:	f7ff fec5 	bl	8002928 <requestPH>

    uint32_t timeout = HAL_GetTick();
 8002b9e:	f003 f99f 	bl	8005ee0 <HAL_GetTick>
 8002ba2:	6078      	str	r0, [r7, #4]
    while(!rx_ph_flag && (HAL_GetTick() - timeout) < 100) {}
 8002ba4:	bf00      	nop
 8002ba6:	4b57      	ldr	r3, [pc, #348]	@ (8002d04 <Task_PH+0x170>)
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d106      	bne.n	8002bbc <Task_PH+0x28>
 8002bae:	f003 f997 	bl	8005ee0 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b63      	cmp	r3, #99	@ 0x63
 8002bba:	d9f4      	bls.n	8002ba6 <Task_PH+0x12>

    if(rx_ph_flag) {
 8002bbc:	4b51      	ldr	r3, [pc, #324]	@ (8002d04 <Task_PH+0x170>)
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f000 8095 	beq.w	8002cf0 <Task_PH+0x15c>
        readPH();
 8002bc6:	f7ff fee5 	bl	8002994 <readPH>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8002bca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bce:	494e      	ldr	r1, [pc, #312]	@ (8002d08 <Task_PH+0x174>)
 8002bd0:	484e      	ldr	r0, [pc, #312]	@ (8002d0c <Task_PH+0x178>)
 8002bd2:	f00f fd95 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8002bd6:	4b4d      	ldr	r3, [pc, #308]	@ (8002d0c <Task_PH+0x178>)
 8002bd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a4c      	ldr	r2, [pc, #304]	@ (8002d10 <Task_PH+0x17c>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d068      	beq.n	8002cb6 <Task_PH+0x122>
 8002be4:	4b49      	ldr	r3, [pc, #292]	@ (8002d0c <Task_PH+0x178>)
 8002be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a49      	ldr	r2, [pc, #292]	@ (8002d14 <Task_PH+0x180>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d061      	beq.n	8002cb6 <Task_PH+0x122>
 8002bf2:	4b46      	ldr	r3, [pc, #280]	@ (8002d0c <Task_PH+0x178>)
 8002bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a47      	ldr	r2, [pc, #284]	@ (8002d18 <Task_PH+0x184>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d05a      	beq.n	8002cb6 <Task_PH+0x122>
 8002c00:	4b42      	ldr	r3, [pc, #264]	@ (8002d0c <Task_PH+0x178>)
 8002c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a44      	ldr	r2, [pc, #272]	@ (8002d1c <Task_PH+0x188>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d053      	beq.n	8002cb6 <Task_PH+0x122>
 8002c0e:	4b3f      	ldr	r3, [pc, #252]	@ (8002d0c <Task_PH+0x178>)
 8002c10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a42      	ldr	r2, [pc, #264]	@ (8002d20 <Task_PH+0x18c>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d04c      	beq.n	8002cb6 <Task_PH+0x122>
 8002c1c:	4b3b      	ldr	r3, [pc, #236]	@ (8002d0c <Task_PH+0x178>)
 8002c1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a3f      	ldr	r2, [pc, #252]	@ (8002d24 <Task_PH+0x190>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d045      	beq.n	8002cb6 <Task_PH+0x122>
 8002c2a:	4b38      	ldr	r3, [pc, #224]	@ (8002d0c <Task_PH+0x178>)
 8002c2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a3d      	ldr	r2, [pc, #244]	@ (8002d28 <Task_PH+0x194>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d03e      	beq.n	8002cb6 <Task_PH+0x122>
 8002c38:	4b34      	ldr	r3, [pc, #208]	@ (8002d0c <Task_PH+0x178>)
 8002c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a3a      	ldr	r2, [pc, #232]	@ (8002d2c <Task_PH+0x198>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d037      	beq.n	8002cb6 <Task_PH+0x122>
 8002c46:	4b31      	ldr	r3, [pc, #196]	@ (8002d0c <Task_PH+0x178>)
 8002c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a38      	ldr	r2, [pc, #224]	@ (8002d30 <Task_PH+0x19c>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d030      	beq.n	8002cb6 <Task_PH+0x122>
 8002c54:	4b2d      	ldr	r3, [pc, #180]	@ (8002d0c <Task_PH+0x178>)
 8002c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a35      	ldr	r2, [pc, #212]	@ (8002d34 <Task_PH+0x1a0>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d029      	beq.n	8002cb6 <Task_PH+0x122>
 8002c62:	4b2a      	ldr	r3, [pc, #168]	@ (8002d0c <Task_PH+0x178>)
 8002c64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a33      	ldr	r2, [pc, #204]	@ (8002d38 <Task_PH+0x1a4>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d022      	beq.n	8002cb6 <Task_PH+0x122>
 8002c70:	4b26      	ldr	r3, [pc, #152]	@ (8002d0c <Task_PH+0x178>)
 8002c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a30      	ldr	r2, [pc, #192]	@ (8002d3c <Task_PH+0x1a8>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d01b      	beq.n	8002cb6 <Task_PH+0x122>
 8002c7e:	4b23      	ldr	r3, [pc, #140]	@ (8002d0c <Task_PH+0x178>)
 8002c80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a2e      	ldr	r2, [pc, #184]	@ (8002d40 <Task_PH+0x1ac>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d014      	beq.n	8002cb6 <Task_PH+0x122>
 8002c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8002d0c <Task_PH+0x178>)
 8002c8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a2b      	ldr	r2, [pc, #172]	@ (8002d44 <Task_PH+0x1b0>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d00d      	beq.n	8002cb6 <Task_PH+0x122>
 8002c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8002d0c <Task_PH+0x178>)
 8002c9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a29      	ldr	r2, [pc, #164]	@ (8002d48 <Task_PH+0x1b4>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d006      	beq.n	8002cb6 <Task_PH+0x122>
 8002ca8:	4b18      	ldr	r3, [pc, #96]	@ (8002d0c <Task_PH+0x178>)
 8002caa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a26      	ldr	r2, [pc, #152]	@ (8002d4c <Task_PH+0x1b8>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d10c      	bne.n	8002cd0 <Task_PH+0x13c>
 8002cb6:	4b15      	ldr	r3, [pc, #84]	@ (8002d0c <Task_PH+0x178>)
 8002cb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	4b12      	ldr	r3, [pc, #72]	@ (8002d0c <Task_PH+0x178>)
 8002cc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0208 	bic.w	r2, r2, #8
 8002ccc:	601a      	str	r2, [r3, #0]
 8002cce:	e00b      	b.n	8002ce8 <Task_PH+0x154>
 8002cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8002d0c <Task_PH+0x178>)
 8002cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	4b0c      	ldr	r3, [pc, #48]	@ (8002d0c <Task_PH+0x178>)
 8002cdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0204 	bic.w	r2, r2, #4
 8002ce6:	601a      	str	r2, [r3, #0]
        rx_ph_flag = 0;
 8002ce8:	4b06      	ldr	r3, [pc, #24]	@ (8002d04 <Task_PH+0x170>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	701a      	strb	r2, [r3, #0]
 8002cee:	e002      	b.n	8002cf6 <Task_PH+0x162>
    } else {
        printf("pH 接收超时\r\n");
 8002cf0:	4817      	ldr	r0, [pc, #92]	@ (8002d50 <Task_PH+0x1bc>)
 8002cf2:	f010 fd13 	bl	801371c <puts>
    }

    adjustPH();
 8002cf6:	f7ff febb 	bl	8002a70 <adjustPH>
}
 8002cfa:	bf00      	nop
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	240008b0 	.word	0x240008b0
 8002d08:	240006b0 	.word	0x240006b0
 8002d0c:	24001248 	.word	0x24001248
 8002d10:	40020010 	.word	0x40020010
 8002d14:	40020028 	.word	0x40020028
 8002d18:	40020040 	.word	0x40020040
 8002d1c:	40020058 	.word	0x40020058
 8002d20:	40020070 	.word	0x40020070
 8002d24:	40020088 	.word	0x40020088
 8002d28:	400200a0 	.word	0x400200a0
 8002d2c:	400200b8 	.word	0x400200b8
 8002d30:	40020410 	.word	0x40020410
 8002d34:	40020428 	.word	0x40020428
 8002d38:	40020440 	.word	0x40020440
 8002d3c:	40020458 	.word	0x40020458
 8002d40:	40020470 	.word	0x40020470
 8002d44:	40020488 	.word	0x40020488
 8002d48:	400204a0 	.word	0x400204a0
 8002d4c:	400204b8 	.word	0x400204b8
 8002d50:	080178b0 	.word	0x080178b0

08002d54 <PID_Init>:
#include "pid.h"
#include "stdio.h"
#include <math.h>

// ================= PID 初始化 =================
void PID_Init(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd, float min, float max) {
 8002d54:	b480      	push	{r7}
 8002d56:	b087      	sub	sp, #28
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6178      	str	r0, [r7, #20]
 8002d5c:	ed87 0a04 	vstr	s0, [r7, #16]
 8002d60:	edc7 0a03 	vstr	s1, [r7, #12]
 8002d64:	ed87 1a02 	vstr	s2, [r7, #8]
 8002d68:	edc7 1a01 	vstr	s3, [r7, #4]
 8002d6c:	ed87 2a00 	vstr	s4, [r7]
    pid->params.Kp = Kp;
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	693a      	ldr	r2, [r7, #16]
 8002d74:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	68ba      	ldr	r2, [r7, #8]
 8002d80:	609a      	str	r2, [r3, #8]
    pid->setpoint = 0.0f;
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	f04f 0200 	mov.w	r2, #0
 8002d88:	60da      	str	r2, [r3, #12]
    pid->last_error = 0.0f;
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	611a      	str	r2, [r3, #16]
    pid->integral = 0.0f;
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f04f 0200 	mov.w	r2, #0
 8002d98:	615a      	str	r2, [r3, #20]
    pid->output_min = min;
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	619a      	str	r2, [r3, #24]
    pid->output_max = max;
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	61da      	str	r2, [r3, #28]
    pid->last_pv = 0.0f;
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f04f 0200 	mov.w	r2, #0
 8002dac:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002dae:	bf00      	nop
 8002db0:	371c      	adds	r7, #28
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
	...

08002dbc <PID_Calculate>:

// ================= PID 计算 =================
float PID_Calculate(PID_HandleTypeDef *pid, float setpoint, float pv, float dt) {
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b092      	sub	sp, #72	@ 0x48
 8002dc0:	af08      	add	r7, sp, #32
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	ed87 0a02 	vstr	s0, [r7, #8]
 8002dc8:	edc7 0a01 	vstr	s1, [r7, #4]
 8002dcc:	ed87 1a00 	vstr	s2, [r7]
    pid->setpoint = setpoint;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
    float error = setpoint - pv;
 8002dd6:	ed97 7a02 	vldr	s14, [r7, #8]
 8002dda:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002de2:	edc7 7a08 	vstr	s15, [r7, #32]

    // --- 改进积分抗饱和 ---
    if (fabsf(error) < 0.3f) {   // 仅在误差较小时积累积分
 8002de6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002dea:	eef0 7ae7 	vabs.f32	s15, s15
 8002dee:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002f8c <PID_Calculate+0x1d0>
 8002df2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dfa:	d513      	bpl.n	8002e24 <PID_Calculate+0x68>
        pid->integral += pid->params.Ki * error * dt;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	edd3 6a01 	vldr	s13, [r3, #4]
 8002e08:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e0c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e10:	edd7 7a00 	vldr	s15, [r7]
 8002e14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	edc3 7a05 	vstr	s15, [r3, #20]
 8002e22:	e009      	b.n	8002e38 <PID_Calculate+0x7c>
    } else {
        pid->integral *= 0.9f;   // 误差大时衰减积分
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	edd3 7a05 	vldr	s15, [r3, #20]
 8002e2a:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002f90 <PID_Calculate+0x1d4>
 8002e2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	edc3 7a05 	vstr	s15, [r3, #20]
    }

    // --- 自适应积分限幅（积分不超过输出的30%） ---
    float Imax = pid->output_max * 0.3f;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e3e:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8002f8c <PID_Calculate+0x1d0>
 8002e42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e46:	edc7 7a07 	vstr	s15, [r7, #28]
    if (pid->integral > Imax) pid->integral = Imax;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002e50:	ed97 7a07 	vldr	s14, [r7, #28]
 8002e54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e5c:	d502      	bpl.n	8002e64 <PID_Calculate+0xa8>
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	615a      	str	r2, [r3, #20]
    if (pid->integral < -Imax) pid->integral = -Imax;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e6e:	eef1 7a67 	vneg.f32	s15, s15
 8002e72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e7a:	d506      	bpl.n	8002e8a <PID_Calculate+0xce>
 8002e7c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e80:	eef1 7a67 	vneg.f32	s15, s15
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	edc3 7a05 	vstr	s15, [r3, #20]

    // --- 微分项低通滤波 ---
    float derivative_raw = (error - pid->last_error) / dt;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002e90:	ed97 7a08 	vldr	s14, [r7, #32]
 8002e94:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002e98:	ed97 7a00 	vldr	s14, [r7]
 8002e9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ea0:	edc7 7a06 	vstr	s15, [r7, #24]
    static float derivative_filt = 0.0f;
    derivative_filt += (derivative_raw - derivative_filt) * 0.1f;
 8002ea4:	4b3b      	ldr	r3, [pc, #236]	@ (8002f94 <PID_Calculate+0x1d8>)
 8002ea6:	edd3 7a00 	vldr	s15, [r3]
 8002eaa:	ed97 7a06 	vldr	s14, [r7, #24]
 8002eae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eb2:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002f98 <PID_Calculate+0x1dc>
 8002eb6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002eba:	4b36      	ldr	r3, [pc, #216]	@ (8002f94 <PID_Calculate+0x1d8>)
 8002ebc:	edd3 7a00 	vldr	s15, [r3]
 8002ec0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ec4:	4b33      	ldr	r3, [pc, #204]	@ (8002f94 <PID_Calculate+0x1d8>)
 8002ec6:	edc3 7a00 	vstr	s15, [r3]
    float derivative = derivative_filt;
 8002eca:	4b32      	ldr	r3, [pc, #200]	@ (8002f94 <PID_Calculate+0x1d8>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	617b      	str	r3, [r7, #20]

    pid->last_error = error;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6a3a      	ldr	r2, [r7, #32]
 8002ed4:	611a      	str	r2, [r3, #16]

    // --- PID 输出计算 ---
    float output = pid->params.Kp * error + pid->integral + pid->params.Kd * derivative;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	ed93 7a00 	vldr	s14, [r3]
 8002edc:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ee0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	edd3 7a05 	vldr	s15, [r3, #20]
 8002eea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	edd3 6a02 	vldr	s13, [r3, #8]
 8002ef4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ef8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f00:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 输出限幅
    if (output > pid->output_max) output = pid->output_max;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	edd3 7a07 	vldr	s15, [r3, #28]
 8002f0a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002f0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f16:	dd02      	ble.n	8002f1e <PID_Calculate+0x162>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	69db      	ldr	r3, [r3, #28]
 8002f1c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (output < pid->output_min) output = pid->output_min;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	edd3 7a06 	vldr	s15, [r3, #24]
 8002f24:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002f28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f30:	d502      	bpl.n	8002f38 <PID_Calculate+0x17c>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	627b      	str	r3, [r7, #36]	@ 0x24

    printf("[PID] SP=%.2f, PV=%.2f, Err=%.3f, Out=%.2f, I=%.3f\r\n",
 8002f38:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f3c:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 8002f40:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f44:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f48:	edd7 6a08 	vldr	s13, [r7, #32]
 8002f4c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002f50:	edd7 5a09 	vldr	s11, [r7, #36]	@ 0x24
 8002f54:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
           setpoint, pv, error, output, pid->integral);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	edd3 4a05 	vldr	s9, [r3, #20]
    printf("[PID] SP=%.2f, PV=%.2f, Err=%.3f, Out=%.2f, I=%.3f\r\n",
 8002f5e:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8002f62:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002f66:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002f6a:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002f6e:	ed8d 7b00 	vstr	d7, [sp]
 8002f72:	ec53 2b13 	vmov	r2, r3, d3
 8002f76:	4809      	ldr	r0, [pc, #36]	@ (8002f9c <PID_Calculate+0x1e0>)
 8002f78:	f010 fb60 	bl	801363c <iprintf>

    return output;
 8002f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7e:	ee07 3a90 	vmov	s15, r3
}
 8002f82:	eeb0 0a67 	vmov.f32	s0, s15
 8002f86:	3728      	adds	r7, #40	@ 0x28
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	3e99999a 	.word	0x3e99999a
 8002f90:	3f666666 	.word	0x3f666666
 8002f94:	240008b4 	.word	0x240008b4
 8002f98:	3dcccccd 	.word	0x3dcccccd
 8002f9c:	080178c4 	.word	0x080178c4

08002fa0 <PID_UpdateParams>:

// ================= 更新 PID 参数 =================
void PID_UpdateParams(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd) {
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	ed87 0a02 	vstr	s0, [r7, #8]
 8002fac:	edc7 0a01 	vstr	s1, [r7, #4]
 8002fb0:	ed87 1a00 	vstr	s2, [r7]
    pid->params.Kp = Kp;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	68ba      	ldr	r2, [r7, #8]
 8002fb8:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	609a      	str	r2, [r3, #8]
    pid->integral = 0;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f04f 0200 	mov.w	r2, #0
 8002fcc:	615a      	str	r2, [r3, #20]
    pid->last_error = 0;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f04f 0200 	mov.w	r2, #0
 8002fd4:	611a      	str	r2, [r3, #16]
}
 8002fd6:	bf00      	nop
 8002fd8:	3714      	adds	r7, #20
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
	...

08002fe4 <PID_AutoTune_Init>:
    if (pid->params.Kp > 20.0f) pid->params.Kp = 20.0f;
}


void PID_AutoTune_Init(AutoTuneHandle *h, PID_Params_t *p, float (*readTemp)(void),
                      void (*relayCtrl)(uint8_t), float target, uint32_t duration) {
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6178      	str	r0, [r7, #20]
 8002fec:	6139      	str	r1, [r7, #16]
 8002fee:	60fa      	str	r2, [r7, #12]
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	ed87 0a01 	vstr	s0, [r7, #4]
    h->state = TUNE_START;
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	701a      	strb	r2, [r3, #0]
    h->params = p;
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	605a      	str	r2, [r3, #4]
    h->readTemp = readTemp;
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	609a      	str	r2, [r3, #8]
    h->relayCtrl = relayCtrl;
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	60da      	str	r2, [r3, #12]
    h->target = target;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	611a      	str	r2, [r3, #16]
    h->duration = duration;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	6a3a      	ldr	r2, [r7, #32]
 8003018:	615a      	str	r2, [r3, #20]
    h->start_time = HAL_GetTick();
 800301a:	f002 ff61 	bl	8005ee0 <HAL_GetTick>
 800301e:	4603      	mov	r3, r0
 8003020:	461a      	mov	r2, r3
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	619a      	str	r2, [r3, #24]
    h->last_switch = h->start_time;
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	699a      	ldr	r2, [r3, #24]
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	61da      	str	r2, [r3, #28]
    h->last_cross_time = 0;
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	2200      	movs	r2, #0
 8003032:	621a      	str	r2, [r3, #32]
    h->period_accum = 0;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	2200      	movs	r2, #0
 8003038:	625a      	str	r2, [r3, #36]	@ 0x24
    h->period_count = 0;
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	2200      	movs	r2, #0
 800303e:	629a      	str	r2, [r3, #40]	@ 0x28
    h->temp_max = -1000.0f;
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	4a0d      	ldr	r2, [pc, #52]	@ (8003078 <PID_AutoTune_Init+0x94>)
 8003044:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->temp_min = 1000.0f;
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	4a0c      	ldr	r2, [pc, #48]	@ (800307c <PID_AutoTune_Init+0x98>)
 800304a:	631a      	str	r2, [r3, #48]	@ 0x30
    h->last_temp = readTemp();
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	4798      	blx	r3
 8003050:	eef0 7a40 	vmov.f32	s15, s0
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    h->relay_state = 1;
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    relayCtrl(1);
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	2001      	movs	r0, #1
 8003066:	4798      	blx	r3
    printf("=== PID AutoTune Start ===\r\n");
 8003068:	4805      	ldr	r0, [pc, #20]	@ (8003080 <PID_AutoTune_Init+0x9c>)
 800306a:	f010 fb57 	bl	801371c <puts>
}
 800306e:	bf00      	nop
 8003070:	3718      	adds	r7, #24
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	c47a0000 	.word	0xc47a0000
 800307c:	447a0000 	.word	0x447a0000
 8003080:	080178fc 	.word	0x080178fc

08003084 <PID_AutoTune_Task>:

void PID_AutoTune_Task(AutoTuneHandle *h) {
 8003084:	b580      	push	{r7, lr}
 8003086:	b094      	sub	sp, #80	@ 0x50
 8003088:	af08      	add	r7, sp, #32
 800308a:	6078      	str	r0, [r7, #4]
    if (h->state == TUNE_IDLE) return;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b00      	cmp	r3, #0
 8003092:	f000 8196 	beq.w	80033c2 <PID_AutoTune_Task+0x33e>
    uint32_t now = HAL_GetTick();
 8003096:	f002 ff23 	bl	8005ee0 <HAL_GetTick>
 800309a:	4603      	mov	r3, r0
 800309c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float temp = h->readTemp();
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	4798      	blx	r3
 80030a4:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    if (temp <= -50.0f) return;
 80030a8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80030ac:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 800337c <PID_AutoTune_Task+0x2f8>
 80030b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b8:	f240 8185 	bls.w	80033c6 <PID_AutoTune_Task+0x342>

    // 记录最大最小温度
    if (temp > h->temp_max) h->temp_max = temp;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80030c2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80030c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ce:	dd02      	ble.n	80030d6 <PID_AutoTune_Task+0x52>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (temp < h->temp_min) h->temp_min = temp;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80030dc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80030e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e8:	d502      	bpl.n	80030f0 <PID_AutoTune_Task+0x6c>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030ee:	631a      	str	r2, [r3, #48]	@ 0x30

    float amplitude = (h->temp_max - h->temp_min) / 2.0f;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80030fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003100:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003104:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003108:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // --- 计算振荡周期 ---
    float mid = (h->temp_max + h->temp_min) / 2.0f;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003118:	ee37 7a27 	vadd.f32	s14, s14, s15
 800311c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003120:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003124:	edc7 7a08 	vstr	s15, [r7, #32]
    if ((h->last_temp < mid && temp >= mid) || (h->last_temp > mid && temp <= mid)) {
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800312e:	ed97 7a08 	vldr	s14, [r7, #32]
 8003132:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800313a:	dd08      	ble.n	800314e <PID_AutoTune_Task+0xca>
 800313c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003140:	edd7 7a08 	vldr	s15, [r7, #32]
 8003144:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314c:	da12      	bge.n	8003174 <PID_AutoTune_Task+0xf0>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003154:	ed97 7a08 	vldr	s14, [r7, #32]
 8003158:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800315c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003160:	d51d      	bpl.n	800319e <PID_AutoTune_Task+0x11a>
 8003162:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003166:	edd7 7a08 	vldr	s15, [r7, #32]
 800316a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800316e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003172:	d814      	bhi.n	800319e <PID_AutoTune_Task+0x11a>
        if (h->last_cross_time != 0) {
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d00d      	beq.n	8003198 <PID_AutoTune_Task+0x114>
            h->period_accum += now - h->last_cross_time;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003186:	1acb      	subs	r3, r1, r3
 8003188:	441a      	add	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	625a      	str	r2, [r3, #36]	@ 0x24
            h->period_count++;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003192:	1c5a      	adds	r2, r3, #1
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	629a      	str	r2, [r3, #40]	@ 0x28
        }
        h->last_cross_time = now;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800319c:	621a      	str	r2, [r3, #32]
    }

    // --- 自适应继电器切换 ---
    if (fabs(temp - h->target) > 0.3f) {
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	edd3 7a04 	vldr	s15, [r3, #16]
 80031a4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80031a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ac:	eef0 7ae7 	vabs.f32	s15, s15
 80031b0:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8003380 <PID_AutoTune_Task+0x2fc>
 80031b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031bc:	dd18      	ble.n	80031f0 <PID_AutoTune_Task+0x16c>
        // 温差大时加热时间长
        if (now - h->last_switch > 4000)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80031ca:	d924      	bls.n	8003216 <PID_AutoTune_Task+0x192>
            h->relay_state = (temp < h->target);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	edd3 7a04 	vldr	s15, [r3, #16]
 80031d2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80031d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031de:	bf4c      	ite	mi
 80031e0:	2301      	movmi	r3, #1
 80031e2:	2300      	movpl	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	461a      	mov	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 80031ee:	e012      	b.n	8003216 <PID_AutoTune_Task+0x192>
    } else {
        // 温差小，减少扰动
        if (now - h->last_switch > 8000)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	69db      	ldr	r3, [r3, #28]
 80031f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80031fc:	d90b      	bls.n	8003216 <PID_AutoTune_Task+0x192>
            h->relay_state = !h->relay_state;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003204:	2b00      	cmp	r3, #0
 8003206:	bf0c      	ite	eq
 8003208:	2301      	moveq	r3, #1
 800320a:	2300      	movne	r3, #0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	461a      	mov	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    h->relayCtrl(h->relay_state);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	f892 2038 	ldrb.w	r2, [r2, #56]	@ 0x38
 8003220:	4610      	mov	r0, r2
 8003222:	4798      	blx	r3
    h->last_switch = now;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003228:	61da      	str	r2, [r3, #28]

    h->last_temp = temp;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800322e:	635a      	str	r2, [r3, #52]	@ 0x34

    // --- 判断收敛 ---
    if (h->period_count >= 6) {
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003234:	2b05      	cmp	r3, #5
 8003236:	f240 80b1 	bls.w	800339c <PID_AutoTune_Task+0x318>
        float avg_period = (float)h->period_accum / h->period_count / 1000.0f;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323e:	ee07 3a90 	vmov	s15, r3
 8003242:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800324a:	ee07 3a90 	vmov	s15, r3
 800324e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003252:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003256:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8003384 <PID_AutoTune_Task+0x300>
 800325a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800325e:	edc7 7a07 	vstr	s15, [r7, #28]
        float Ku = (4.0f * 1.0f) / (3.14159f * amplitude);
 8003262:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003266:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003388 <PID_AutoTune_Task+0x304>
 800326a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800326e:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003272:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003276:	edc7 7a06 	vstr	s15, [r7, #24]
        float Kp = 0.33f * Ku;
 800327a:	edd7 7a06 	vldr	s15, [r7, #24]
 800327e:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800338c <PID_AutoTune_Task+0x308>
 8003282:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003286:	edc7 7a05 	vstr	s15, [r7, #20]
        float Ki = 2.0f * Kp / avg_period;
 800328a:	edd7 7a05 	vldr	s15, [r7, #20]
 800328e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003292:	ed97 7a07 	vldr	s14, [r7, #28]
 8003296:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800329a:	edc7 7a04 	vstr	s15, [r7, #16]
        float Kd = Kp * avg_period / 3.0f;
 800329e:	ed97 7a05 	vldr	s14, [r7, #20]
 80032a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80032a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032aa:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80032ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032b2:	edc7 7a03 	vstr	s15, [r7, #12]

        // 如果振荡幅度连续3次下降，认为收敛
        static float prev_amp[3] = {0};
        prev_amp[0] = prev_amp[1];
 80032b6:	4b36      	ldr	r3, [pc, #216]	@ (8003390 <PID_AutoTune_Task+0x30c>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	4a35      	ldr	r2, [pc, #212]	@ (8003390 <PID_AutoTune_Task+0x30c>)
 80032bc:	6013      	str	r3, [r2, #0]
        prev_amp[1] = prev_amp[2];
 80032be:	4b34      	ldr	r3, [pc, #208]	@ (8003390 <PID_AutoTune_Task+0x30c>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	4a33      	ldr	r2, [pc, #204]	@ (8003390 <PID_AutoTune_Task+0x30c>)
 80032c4:	6053      	str	r3, [r2, #4]
        prev_amp[2] = amplitude;
 80032c6:	4a32      	ldr	r2, [pc, #200]	@ (8003390 <PID_AutoTune_Task+0x30c>)
 80032c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ca:	6093      	str	r3, [r2, #8]

        if (prev_amp[0] > prev_amp[1] && prev_amp[1] > prev_amp[2] && amplitude < 0.3f) {
 80032cc:	4b30      	ldr	r3, [pc, #192]	@ (8003390 <PID_AutoTune_Task+0x30c>)
 80032ce:	ed93 7a00 	vldr	s14, [r3]
 80032d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003390 <PID_AutoTune_Task+0x30c>)
 80032d4:	edd3 7a01 	vldr	s15, [r3, #4]
 80032d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e0:	dd5c      	ble.n	800339c <PID_AutoTune_Task+0x318>
 80032e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003390 <PID_AutoTune_Task+0x30c>)
 80032e4:	ed93 7a01 	vldr	s14, [r3, #4]
 80032e8:	4b29      	ldr	r3, [pc, #164]	@ (8003390 <PID_AutoTune_Task+0x30c>)
 80032ea:	edd3 7a02 	vldr	s15, [r3, #8]
 80032ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f6:	dd51      	ble.n	800339c <PID_AutoTune_Task+0x318>
 80032f8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80032fc:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8003380 <PID_AutoTune_Task+0x2fc>
 8003300:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003308:	d548      	bpl.n	800339c <PID_AutoTune_Task+0x318>
            h->params->Kp = Kp;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	601a      	str	r2, [r3, #0]
            h->params->Ki = Ki;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	605a      	str	r2, [r3, #4]
            h->params->Kd = Kd;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	609a      	str	r2, [r3, #8]
            printf("=== AutoTune Converged ===\r\n");
 8003322:	481c      	ldr	r0, [pc, #112]	@ (8003394 <PID_AutoTune_Task+0x310>)
 8003324:	f010 f9fa 	bl	801371c <puts>
            printf("Kp=%.3f, Ki=%.3f, Kd=%.3f, Tu=%.2fs, Amp=%.2f\r\n",
 8003328:	edd7 7a05 	vldr	s15, [r7, #20]
 800332c:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 8003330:	edd7 7a04 	vldr	s15, [r7, #16]
 8003334:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003338:	edd7 6a03 	vldr	s13, [r7, #12]
 800333c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003340:	edd7 5a07 	vldr	s11, [r7, #28]
 8003344:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8003348:	edd7 4a09 	vldr	s9, [r7, #36]	@ 0x24
 800334c:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8003350:	ed8d 4b06 	vstr	d4, [sp, #24]
 8003354:	ed8d 5b04 	vstr	d5, [sp, #16]
 8003358:	ed8d 6b02 	vstr	d6, [sp, #8]
 800335c:	ed8d 7b00 	vstr	d7, [sp]
 8003360:	ec53 2b13 	vmov	r2, r3, d3
 8003364:	480c      	ldr	r0, [pc, #48]	@ (8003398 <PID_AutoTune_Task+0x314>)
 8003366:	f010 f969 	bl	801363c <iprintf>
                   Kp, Ki, Kd, avg_period, amplitude);
            h->relayCtrl(0);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	2000      	movs	r0, #0
 8003370:	4798      	blx	r3
            h->state = TUNE_IDLE;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	701a      	strb	r2, [r3, #0]
            return;
 8003378:	e026      	b.n	80033c8 <PID_AutoTune_Task+0x344>
 800337a:	bf00      	nop
 800337c:	c2480000 	.word	0xc2480000
 8003380:	3e99999a 	.word	0x3e99999a
 8003384:	447a0000 	.word	0x447a0000
 8003388:	40490fd0 	.word	0x40490fd0
 800338c:	3ea8f5c3 	.word	0x3ea8f5c3
 8003390:	240008b8 	.word	0x240008b8
 8003394:	08017918 	.word	0x08017918
 8003398:	08017934 	.word	0x08017934
        }
    }

    // 超时保护
    if (now - h->start_time > h->duration) {
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033a2:	1ad2      	subs	r2, r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d90d      	bls.n	80033c8 <PID_AutoTune_Task+0x344>
        h->relayCtrl(0);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	2000      	movs	r0, #0
 80033b2:	4798      	blx	r3
        h->state = TUNE_IDLE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	701a      	strb	r2, [r3, #0]
        printf("[AutoTune] Timeout - keeping last PID.\r\n");
 80033ba:	4805      	ldr	r0, [pc, #20]	@ (80033d0 <PID_AutoTune_Task+0x34c>)
 80033bc:	f010 f9ae 	bl	801371c <puts>
 80033c0:	e002      	b.n	80033c8 <PID_AutoTune_Task+0x344>
    if (h->state == TUNE_IDLE) return;
 80033c2:	bf00      	nop
 80033c4:	e000      	b.n	80033c8 <PID_AutoTune_Task+0x344>
    if (temp <= -50.0f) return;
 80033c6:	bf00      	nop
    }
}
 80033c8:	3730      	adds	r7, #48	@ 0x30
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	08017964 	.word	0x08017964

080033d4 <PT100_Init>:
// 温度数据
float pt100_temp = 0.0f;

// PT100初始化
void PT100_Init(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
    // 初始化UART8接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 80033d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033dc:	4948      	ldr	r1, [pc, #288]	@ (8003500 <PT100_Init+0x12c>)
 80033de:	4849      	ldr	r0, [pc, #292]	@ (8003504 <PT100_Init+0x130>)
 80033e0:	f00f f98e 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart8.hdmarx, DMA_IT_HT);
 80033e4:	4b47      	ldr	r3, [pc, #284]	@ (8003504 <PT100_Init+0x130>)
 80033e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a46      	ldr	r2, [pc, #280]	@ (8003508 <PT100_Init+0x134>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d068      	beq.n	80034c4 <PT100_Init+0xf0>
 80033f2:	4b44      	ldr	r3, [pc, #272]	@ (8003504 <PT100_Init+0x130>)
 80033f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a44      	ldr	r2, [pc, #272]	@ (800350c <PT100_Init+0x138>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d061      	beq.n	80034c4 <PT100_Init+0xf0>
 8003400:	4b40      	ldr	r3, [pc, #256]	@ (8003504 <PT100_Init+0x130>)
 8003402:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a41      	ldr	r2, [pc, #260]	@ (8003510 <PT100_Init+0x13c>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d05a      	beq.n	80034c4 <PT100_Init+0xf0>
 800340e:	4b3d      	ldr	r3, [pc, #244]	@ (8003504 <PT100_Init+0x130>)
 8003410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a3f      	ldr	r2, [pc, #252]	@ (8003514 <PT100_Init+0x140>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d053      	beq.n	80034c4 <PT100_Init+0xf0>
 800341c:	4b39      	ldr	r3, [pc, #228]	@ (8003504 <PT100_Init+0x130>)
 800341e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a3c      	ldr	r2, [pc, #240]	@ (8003518 <PT100_Init+0x144>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d04c      	beq.n	80034c4 <PT100_Init+0xf0>
 800342a:	4b36      	ldr	r3, [pc, #216]	@ (8003504 <PT100_Init+0x130>)
 800342c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a3a      	ldr	r2, [pc, #232]	@ (800351c <PT100_Init+0x148>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d045      	beq.n	80034c4 <PT100_Init+0xf0>
 8003438:	4b32      	ldr	r3, [pc, #200]	@ (8003504 <PT100_Init+0x130>)
 800343a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a37      	ldr	r2, [pc, #220]	@ (8003520 <PT100_Init+0x14c>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d03e      	beq.n	80034c4 <PT100_Init+0xf0>
 8003446:	4b2f      	ldr	r3, [pc, #188]	@ (8003504 <PT100_Init+0x130>)
 8003448:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a35      	ldr	r2, [pc, #212]	@ (8003524 <PT100_Init+0x150>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d037      	beq.n	80034c4 <PT100_Init+0xf0>
 8003454:	4b2b      	ldr	r3, [pc, #172]	@ (8003504 <PT100_Init+0x130>)
 8003456:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a32      	ldr	r2, [pc, #200]	@ (8003528 <PT100_Init+0x154>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d030      	beq.n	80034c4 <PT100_Init+0xf0>
 8003462:	4b28      	ldr	r3, [pc, #160]	@ (8003504 <PT100_Init+0x130>)
 8003464:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a30      	ldr	r2, [pc, #192]	@ (800352c <PT100_Init+0x158>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d029      	beq.n	80034c4 <PT100_Init+0xf0>
 8003470:	4b24      	ldr	r3, [pc, #144]	@ (8003504 <PT100_Init+0x130>)
 8003472:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a2d      	ldr	r2, [pc, #180]	@ (8003530 <PT100_Init+0x15c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d022      	beq.n	80034c4 <PT100_Init+0xf0>
 800347e:	4b21      	ldr	r3, [pc, #132]	@ (8003504 <PT100_Init+0x130>)
 8003480:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a2b      	ldr	r2, [pc, #172]	@ (8003534 <PT100_Init+0x160>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d01b      	beq.n	80034c4 <PT100_Init+0xf0>
 800348c:	4b1d      	ldr	r3, [pc, #116]	@ (8003504 <PT100_Init+0x130>)
 800348e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a28      	ldr	r2, [pc, #160]	@ (8003538 <PT100_Init+0x164>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d014      	beq.n	80034c4 <PT100_Init+0xf0>
 800349a:	4b1a      	ldr	r3, [pc, #104]	@ (8003504 <PT100_Init+0x130>)
 800349c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a26      	ldr	r2, [pc, #152]	@ (800353c <PT100_Init+0x168>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d00d      	beq.n	80034c4 <PT100_Init+0xf0>
 80034a8:	4b16      	ldr	r3, [pc, #88]	@ (8003504 <PT100_Init+0x130>)
 80034aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a23      	ldr	r2, [pc, #140]	@ (8003540 <PT100_Init+0x16c>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d006      	beq.n	80034c4 <PT100_Init+0xf0>
 80034b6:	4b13      	ldr	r3, [pc, #76]	@ (8003504 <PT100_Init+0x130>)
 80034b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a21      	ldr	r2, [pc, #132]	@ (8003544 <PT100_Init+0x170>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d10c      	bne.n	80034de <PT100_Init+0x10a>
 80034c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003504 <PT100_Init+0x130>)
 80034c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003504 <PT100_Init+0x130>)
 80034d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 0208 	bic.w	r2, r2, #8
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	e00b      	b.n	80034f6 <PT100_Init+0x122>
 80034de:	4b09      	ldr	r3, [pc, #36]	@ (8003504 <PT100_Init+0x130>)
 80034e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	4b06      	ldr	r3, [pc, #24]	@ (8003504 <PT100_Init+0x130>)
 80034ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f022 0204 	bic.w	r2, r2, #4
 80034f4:	601a      	str	r2, [r3, #0]

    printf("PT100 Temperature Module Initialized\r\n");
 80034f6:	4814      	ldr	r0, [pc, #80]	@ (8003548 <PT100_Init+0x174>)
 80034f8:	f010 f910 	bl	801371c <puts>
}
 80034fc:	bf00      	nop
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	240008c4 	.word	0x240008c4
 8003504:	24001120 	.word	0x24001120
 8003508:	40020010 	.word	0x40020010
 800350c:	40020028 	.word	0x40020028
 8003510:	40020040 	.word	0x40020040
 8003514:	40020058 	.word	0x40020058
 8003518:	40020070 	.word	0x40020070
 800351c:	40020088 	.word	0x40020088
 8003520:	400200a0 	.word	0x400200a0
 8003524:	400200b8 	.word	0x400200b8
 8003528:	40020410 	.word	0x40020410
 800352c:	40020428 	.word	0x40020428
 8003530:	40020440 	.word	0x40020440
 8003534:	40020458 	.word	0x40020458
 8003538:	40020470 	.word	0x40020470
 800353c:	40020488 	.word	0x40020488
 8003540:	400204a0 	.word	0x400204a0
 8003544:	400204b8 	.word	0x400204b8
 8003548:	0801798c 	.word	0x0801798c

0800354c <PT100_GetTemperature>:

// 获取温度数据
void PT100_GetTemperature(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
	// 清空接收缓存
		   memset(rx_data4, 0, sizeof(rx_data4));
 8003552:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003556:	2100      	movs	r1, #0
 8003558:	480d      	ldr	r0, [pc, #52]	@ (8003590 <PT100_GetTemperature+0x44>)
 800355a:	f010 f9e1 	bl	8013920 <memset>
	       uint8_t temp_cmd[] = {0x01,       // 设备地址
 800355e:	4a0d      	ldr	r2, [pc, #52]	@ (8003594 <PT100_GetTemperature+0x48>)
 8003560:	463b      	mov	r3, r7
 8003562:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003566:	e883 0003 	stmia.w	r3, {r0, r1}
	    	        0x03,       // 功能码: 读取保持寄存器
	    	        0x00, 0x00, // 起始地址: 0x0000
	    	        0x00, 0x02, // 寄存器数量: 2个 (32位)
	    	        0xC4, 0x0B  // CRC校验
					};
	       tx_pt100_flag = 0;
 800356a:	4b0b      	ldr	r3, [pc, #44]	@ (8003598 <PT100_GetTemperature+0x4c>)
 800356c:	2200      	movs	r2, #0
 800356e:	701a      	strb	r2, [r3, #0]

	           // 发送读取命令
	        HAL_UART_Transmit_DMA(&huart8, temp_cmd, sizeof(temp_cmd));
 8003570:	463b      	mov	r3, r7
 8003572:	2208      	movs	r2, #8
 8003574:	4619      	mov	r1, r3
 8003576:	4809      	ldr	r0, [pc, #36]	@ (800359c <PT100_GetTemperature+0x50>)
 8003578:	f00d f978 	bl	801086c <HAL_UART_Transmit_DMA>
	        HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 800357c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003580:	4907      	ldr	r1, [pc, #28]	@ (80035a0 <PT100_GetTemperature+0x54>)
 8003582:	4806      	ldr	r0, [pc, #24]	@ (800359c <PT100_GetTemperature+0x50>)
 8003584:	f00f f8bc 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8003588:	bf00      	nop
 800358a:	3708      	adds	r7, #8
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	2400049c 	.word	0x2400049c
 8003594:	080179b4 	.word	0x080179b4
 8003598:	24000ac5 	.word	0x24000ac5
 800359c:	24001120 	.word	0x24001120
 80035a0:	240008c4 	.word	0x240008c4

080035a4 <PT100_ReadTemperature>:

// 读取并解析温度数据
void PT100_ReadTemperature(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
    uint16_t len = sizeof(rx_data8);
 80035aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80035ae:	80fb      	strh	r3, [r7, #6]
    uint8_t found = 0;
 80035b0:	2300      	movs	r3, #0
 80035b2:	73fb      	strb	r3, [r7, #15]

    // 调试打印：查看接收缓冲区
    printf("PT100 RX dump: ");
 80035b4:	4848      	ldr	r0, [pc, #288]	@ (80036d8 <PT100_ReadTemperature+0x134>)
 80035b6:	f010 f841 	bl	801363c <iprintf>
    for (uint16_t i = 0; i < 16 && i < len; i++) {
 80035ba:	2300      	movs	r3, #0
 80035bc:	81bb      	strh	r3, [r7, #12]
 80035be:	e009      	b.n	80035d4 <PT100_ReadTemperature+0x30>
        printf("%02X ", rx_data8[i]);
 80035c0:	89bb      	ldrh	r3, [r7, #12]
 80035c2:	4a46      	ldr	r2, [pc, #280]	@ (80036dc <PT100_ReadTemperature+0x138>)
 80035c4:	5cd3      	ldrb	r3, [r2, r3]
 80035c6:	4619      	mov	r1, r3
 80035c8:	4845      	ldr	r0, [pc, #276]	@ (80036e0 <PT100_ReadTemperature+0x13c>)
 80035ca:	f010 f837 	bl	801363c <iprintf>
    for (uint16_t i = 0; i < 16 && i < len; i++) {
 80035ce:	89bb      	ldrh	r3, [r7, #12]
 80035d0:	3301      	adds	r3, #1
 80035d2:	81bb      	strh	r3, [r7, #12]
 80035d4:	89bb      	ldrh	r3, [r7, #12]
 80035d6:	2b0f      	cmp	r3, #15
 80035d8:	d803      	bhi.n	80035e2 <PT100_ReadTemperature+0x3e>
 80035da:	89ba      	ldrh	r2, [r7, #12]
 80035dc:	88fb      	ldrh	r3, [r7, #6]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d3ee      	bcc.n	80035c0 <PT100_ReadTemperature+0x1c>
    }
    printf("\r\n");
 80035e2:	4840      	ldr	r0, [pc, #256]	@ (80036e4 <PT100_ReadTemperature+0x140>)
 80035e4:	f010 f89a 	bl	801371c <puts>

    // 查找有效的Modbus响应帧 (设备地址0x01, 功能码0x03)
    for (uint16_t i = 0; i < len - 6; i++) {
 80035e8:	2300      	movs	r3, #0
 80035ea:	817b      	strh	r3, [r7, #10]
 80035ec:	e065      	b.n	80036ba <PT100_ReadTemperature+0x116>
        if (rx_data8[i] == 0x01 &&
 80035ee:	897b      	ldrh	r3, [r7, #10]
 80035f0:	4a3a      	ldr	r2, [pc, #232]	@ (80036dc <PT100_ReadTemperature+0x138>)
 80035f2:	5cd3      	ldrb	r3, [r2, r3]
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d15d      	bne.n	80036b4 <PT100_ReadTemperature+0x110>
        		rx_data8[i+1] == 0x03 &&
 80035f8:	897b      	ldrh	r3, [r7, #10]
 80035fa:	3301      	adds	r3, #1
 80035fc:	4a37      	ldr	r2, [pc, #220]	@ (80036dc <PT100_ReadTemperature+0x138>)
 80035fe:	5cd3      	ldrb	r3, [r2, r3]
        if (rx_data8[i] == 0x01 &&
 8003600:	2b03      	cmp	r3, #3
 8003602:	d157      	bne.n	80036b4 <PT100_ReadTemperature+0x110>
				rx_data8[i+2] == 0x04) // 数据长度4字节
 8003604:	897b      	ldrh	r3, [r7, #10]
 8003606:	3302      	adds	r3, #2
 8003608:	4a34      	ldr	r2, [pc, #208]	@ (80036dc <PT100_ReadTemperature+0x138>)
 800360a:	5cd3      	ldrb	r3, [r2, r3]
        		rx_data8[i+1] == 0x03 &&
 800360c:	2b04      	cmp	r3, #4
 800360e:	d151      	bne.n	80036b4 <PT100_ReadTemperature+0x110>
        {
            found = 1;
 8003610:	2301      	movs	r3, #1
 8003612:	73fb      	strb	r3, [r7, #15]
            printf("找到PT100温度数据帧，位置: %d\r\n", i);
 8003614:	897b      	ldrh	r3, [r7, #10]
 8003616:	4619      	mov	r1, r3
 8003618:	4833      	ldr	r0, [pc, #204]	@ (80036e8 <PT100_ReadTemperature+0x144>)
 800361a:	f010 f80f 	bl	801363c <iprintf>

            // 打印完整响应帧
            printf("PT100原始报文: ");
 800361e:	4833      	ldr	r0, [pc, #204]	@ (80036ec <PT100_ReadTemperature+0x148>)
 8003620:	f010 f80c 	bl	801363c <iprintf>
            for (uint16_t j = i; j < i + 9 && j < len; j++) {
 8003624:	897b      	ldrh	r3, [r7, #10]
 8003626:	813b      	strh	r3, [r7, #8]
 8003628:	e009      	b.n	800363e <PT100_ReadTemperature+0x9a>
                printf("%02X ", rx_data8[j]);
 800362a:	893b      	ldrh	r3, [r7, #8]
 800362c:	4a2b      	ldr	r2, [pc, #172]	@ (80036dc <PT100_ReadTemperature+0x138>)
 800362e:	5cd3      	ldrb	r3, [r2, r3]
 8003630:	4619      	mov	r1, r3
 8003632:	482b      	ldr	r0, [pc, #172]	@ (80036e0 <PT100_ReadTemperature+0x13c>)
 8003634:	f010 f802 	bl	801363c <iprintf>
            for (uint16_t j = i; j < i + 9 && j < len; j++) {
 8003638:	893b      	ldrh	r3, [r7, #8]
 800363a:	3301      	adds	r3, #1
 800363c:	813b      	strh	r3, [r7, #8]
 800363e:	897b      	ldrh	r3, [r7, #10]
 8003640:	f103 0208 	add.w	r2, r3, #8
 8003644:	893b      	ldrh	r3, [r7, #8]
 8003646:	429a      	cmp	r2, r3
 8003648:	db03      	blt.n	8003652 <PT100_ReadTemperature+0xae>
 800364a:	893a      	ldrh	r2, [r7, #8]
 800364c:	88fb      	ldrh	r3, [r7, #6]
 800364e:	429a      	cmp	r2, r3
 8003650:	d3eb      	bcc.n	800362a <PT100_ReadTemperature+0x86>
            }
            printf("\r\n");
 8003652:	4824      	ldr	r0, [pc, #144]	@ (80036e4 <PT100_ReadTemperature+0x140>)
 8003654:	f010 f862 	bl	801371c <puts>

            // 解析32位温度数据
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 8003658:	897b      	ldrh	r3, [r7, #10]
 800365a:	3303      	adds	r3, #3
 800365c:	4a1f      	ldr	r2, [pc, #124]	@ (80036dc <PT100_ReadTemperature+0x138>)
 800365e:	5cd3      	ldrb	r3, [r2, r3]
 8003660:	061a      	lsls	r2, r3, #24
                              ((int32_t)rx_data8[i+4] << 16) |
 8003662:	897b      	ldrh	r3, [r7, #10]
 8003664:	3304      	adds	r3, #4
 8003666:	491d      	ldr	r1, [pc, #116]	@ (80036dc <PT100_ReadTemperature+0x138>)
 8003668:	5ccb      	ldrb	r3, [r1, r3]
 800366a:	041b      	lsls	r3, r3, #16
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 800366c:	431a      	orrs	r2, r3
                              ((int32_t)rx_data8[i+5] << 8) |
 800366e:	897b      	ldrh	r3, [r7, #10]
 8003670:	3305      	adds	r3, #5
 8003672:	491a      	ldr	r1, [pc, #104]	@ (80036dc <PT100_ReadTemperature+0x138>)
 8003674:	5ccb      	ldrb	r3, [r1, r3]
 8003676:	021b      	lsls	r3, r3, #8
                              ((int32_t)rx_data8[i+4] << 16) |
 8003678:	4313      	orrs	r3, r2
                              (int32_t)rx_data8[i+6];
 800367a:	897a      	ldrh	r2, [r7, #10]
 800367c:	3206      	adds	r2, #6
 800367e:	4917      	ldr	r1, [pc, #92]	@ (80036dc <PT100_ReadTemperature+0x138>)
 8003680:	5c8a      	ldrb	r2, [r1, r2]
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 8003682:	4313      	orrs	r3, r2
 8003684:	603b      	str	r3, [r7, #0]

            // 转换为浮点温度值 (单位: 0.0001℃)
            pt100_temp = (float)temp_raw * 0.0001f;
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	ee07 3a90 	vmov	s15, r3
 800368c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003690:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80036f0 <PT100_ReadTemperature+0x14c>
 8003694:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003698:	4b16      	ldr	r3, [pc, #88]	@ (80036f4 <PT100_ReadTemperature+0x150>)
 800369a:	edc3 7a00 	vstr	s15, [r3]

            printf("解析后的PT100温度: %.4f ℃\r\n", pt100_temp);
 800369e:	4b15      	ldr	r3, [pc, #84]	@ (80036f4 <PT100_ReadTemperature+0x150>)
 80036a0:	edd3 7a00 	vldr	s15, [r3]
 80036a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80036a8:	ec53 2b17 	vmov	r2, r3, d7
 80036ac:	4812      	ldr	r0, [pc, #72]	@ (80036f8 <PT100_ReadTemperature+0x154>)
 80036ae:	f00f ffc5 	bl	801363c <iprintf>
            break;
 80036b2:	e007      	b.n	80036c4 <PT100_ReadTemperature+0x120>
    for (uint16_t i = 0; i < len - 6; i++) {
 80036b4:	897b      	ldrh	r3, [r7, #10]
 80036b6:	3301      	adds	r3, #1
 80036b8:	817b      	strh	r3, [r7, #10]
 80036ba:	897a      	ldrh	r2, [r7, #10]
 80036bc:	88fb      	ldrh	r3, [r7, #6]
 80036be:	3b06      	subs	r3, #6
 80036c0:	429a      	cmp	r2, r3
 80036c2:	db94      	blt.n	80035ee <PT100_ReadTemperature+0x4a>
        }
    }

    if (!found) {
 80036c4:	7bfb      	ldrb	r3, [r7, #15]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d102      	bne.n	80036d0 <PT100_ReadTemperature+0x12c>
        printf("未找到有效的PT100温度数据\r\n");
 80036ca:	480c      	ldr	r0, [pc, #48]	@ (80036fc <PT100_ReadTemperature+0x158>)
 80036cc:	f010 f826 	bl	801371c <puts>
    }
}
 80036d0:	bf00      	nop
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	080179bc 	.word	0x080179bc
 80036dc:	240008c4 	.word	0x240008c4
 80036e0:	080179cc 	.word	0x080179cc
 80036e4:	080179d4 	.word	0x080179d4
 80036e8:	080179d8 	.word	0x080179d8
 80036ec:	08017a04 	.word	0x08017a04
 80036f0:	38d1b717 	.word	0x38d1b717
 80036f4:	24000ac8 	.word	0x24000ac8
 80036f8:	08017a18 	.word	0x08017a18
 80036fc:	08017a3c 	.word	0x08017a3c

08003700 <PT100_Task>:

// PT100任务函数
void PT100_Task(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
    PT100_GetTemperature();
 8003706:	f7ff ff21 	bl	800354c <PT100_GetTemperature>

    // 等待数据到达 (最多200ms)
    uint32_t start = HAL_GetTick();
 800370a:	f002 fbe9 	bl	8005ee0 <HAL_GetTick>
 800370e:	6078      	str	r0, [r7, #4]
    while (!rx_pt100_flag && (HAL_GetTick() - start < 200)) {}
 8003710:	bf00      	nop
 8003712:	4b0d      	ldr	r3, [pc, #52]	@ (8003748 <PT100_Task+0x48>)
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d106      	bne.n	8003728 <PT100_Task+0x28>
 800371a:	f002 fbe1 	bl	8005ee0 <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2bc7      	cmp	r3, #199	@ 0xc7
 8003726:	d9f4      	bls.n	8003712 <PT100_Task+0x12>


        PT100_ReadTemperature();
 8003728:	f7ff ff3c 	bl	80035a4 <PT100_ReadTemperature>
        rx_pt100_flag = 0;
 800372c:	4b06      	ldr	r3, [pc, #24]	@ (8003748 <PT100_Task+0x48>)
 800372e:	2200      	movs	r2, #0
 8003730:	701a      	strb	r2, [r3, #0]

        // 重新启动DMA接收
        HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 8003732:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003736:	4905      	ldr	r1, [pc, #20]	@ (800374c <PT100_Task+0x4c>)
 8003738:	4805      	ldr	r0, [pc, #20]	@ (8003750 <PT100_Task+0x50>)
 800373a:	f00e ffe1 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>

}
 800373e:	bf00      	nop
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	24000ac4 	.word	0x24000ac4
 800374c:	240008c4 	.word	0x240008c4
 8003750:	24001120 	.word	0x24001120

08003754 <Start_AcidPump>:
uint8_t rx_pump_flag = 0;


// ================= 启动泵 =================
void Start_AcidPump(void)//地址是01
{
 8003754:	b5b0      	push	{r4, r5, r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 800375a:	4b54      	ldr	r3, [pc, #336]	@ (80038ac <Start_AcidPump+0x158>)
 800375c:	1d3c      	adds	r4, r7, #4
 800375e:	461d      	mov	r5, r3
 8003760:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003762:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003764:	682b      	ldr	r3, [r5, #0]
 8003766:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x56, 0x44
    };

    tx_pump_flag = 0;
 8003768:	4b51      	ldr	r3, [pc, #324]	@ (80038b0 <Start_AcidPump+0x15c>)
 800376a:	2200      	movs	r2, #0
 800376c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 800376e:	1d3b      	adds	r3, r7, #4
 8003770:	2211      	movs	r2, #17
 8003772:	4619      	mov	r1, r3
 8003774:	484f      	ldr	r0, [pc, #316]	@ (80038b4 <Start_AcidPump+0x160>)
 8003776:	f00d f879 	bl	801086c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 800377a:	bf00      	nop
 800377c:	4b4c      	ldr	r3, [pc, #304]	@ (80038b0 <Start_AcidPump+0x15c>)
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d0fb      	beq.n	800377c <Start_AcidPump+0x28>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003784:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003788:	494b      	ldr	r1, [pc, #300]	@ (80038b8 <Start_AcidPump+0x164>)
 800378a:	484a      	ldr	r0, [pc, #296]	@ (80038b4 <Start_AcidPump+0x160>)
 800378c:	f00e ffb8 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003790:	4b48      	ldr	r3, [pc, #288]	@ (80038b4 <Start_AcidPump+0x160>)
 8003792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a48      	ldr	r2, [pc, #288]	@ (80038bc <Start_AcidPump+0x168>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d068      	beq.n	8003870 <Start_AcidPump+0x11c>
 800379e:	4b45      	ldr	r3, [pc, #276]	@ (80038b4 <Start_AcidPump+0x160>)
 80037a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a46      	ldr	r2, [pc, #280]	@ (80038c0 <Start_AcidPump+0x16c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d061      	beq.n	8003870 <Start_AcidPump+0x11c>
 80037ac:	4b41      	ldr	r3, [pc, #260]	@ (80038b4 <Start_AcidPump+0x160>)
 80037ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a43      	ldr	r2, [pc, #268]	@ (80038c4 <Start_AcidPump+0x170>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d05a      	beq.n	8003870 <Start_AcidPump+0x11c>
 80037ba:	4b3e      	ldr	r3, [pc, #248]	@ (80038b4 <Start_AcidPump+0x160>)
 80037bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a41      	ldr	r2, [pc, #260]	@ (80038c8 <Start_AcidPump+0x174>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d053      	beq.n	8003870 <Start_AcidPump+0x11c>
 80037c8:	4b3a      	ldr	r3, [pc, #232]	@ (80038b4 <Start_AcidPump+0x160>)
 80037ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a3e      	ldr	r2, [pc, #248]	@ (80038cc <Start_AcidPump+0x178>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d04c      	beq.n	8003870 <Start_AcidPump+0x11c>
 80037d6:	4b37      	ldr	r3, [pc, #220]	@ (80038b4 <Start_AcidPump+0x160>)
 80037d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a3c      	ldr	r2, [pc, #240]	@ (80038d0 <Start_AcidPump+0x17c>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d045      	beq.n	8003870 <Start_AcidPump+0x11c>
 80037e4:	4b33      	ldr	r3, [pc, #204]	@ (80038b4 <Start_AcidPump+0x160>)
 80037e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a39      	ldr	r2, [pc, #228]	@ (80038d4 <Start_AcidPump+0x180>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d03e      	beq.n	8003870 <Start_AcidPump+0x11c>
 80037f2:	4b30      	ldr	r3, [pc, #192]	@ (80038b4 <Start_AcidPump+0x160>)
 80037f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a37      	ldr	r2, [pc, #220]	@ (80038d8 <Start_AcidPump+0x184>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d037      	beq.n	8003870 <Start_AcidPump+0x11c>
 8003800:	4b2c      	ldr	r3, [pc, #176]	@ (80038b4 <Start_AcidPump+0x160>)
 8003802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a34      	ldr	r2, [pc, #208]	@ (80038dc <Start_AcidPump+0x188>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d030      	beq.n	8003870 <Start_AcidPump+0x11c>
 800380e:	4b29      	ldr	r3, [pc, #164]	@ (80038b4 <Start_AcidPump+0x160>)
 8003810:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a32      	ldr	r2, [pc, #200]	@ (80038e0 <Start_AcidPump+0x18c>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d029      	beq.n	8003870 <Start_AcidPump+0x11c>
 800381c:	4b25      	ldr	r3, [pc, #148]	@ (80038b4 <Start_AcidPump+0x160>)
 800381e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a2f      	ldr	r2, [pc, #188]	@ (80038e4 <Start_AcidPump+0x190>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d022      	beq.n	8003870 <Start_AcidPump+0x11c>
 800382a:	4b22      	ldr	r3, [pc, #136]	@ (80038b4 <Start_AcidPump+0x160>)
 800382c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a2d      	ldr	r2, [pc, #180]	@ (80038e8 <Start_AcidPump+0x194>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d01b      	beq.n	8003870 <Start_AcidPump+0x11c>
 8003838:	4b1e      	ldr	r3, [pc, #120]	@ (80038b4 <Start_AcidPump+0x160>)
 800383a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a2a      	ldr	r2, [pc, #168]	@ (80038ec <Start_AcidPump+0x198>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d014      	beq.n	8003870 <Start_AcidPump+0x11c>
 8003846:	4b1b      	ldr	r3, [pc, #108]	@ (80038b4 <Start_AcidPump+0x160>)
 8003848:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a28      	ldr	r2, [pc, #160]	@ (80038f0 <Start_AcidPump+0x19c>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d00d      	beq.n	8003870 <Start_AcidPump+0x11c>
 8003854:	4b17      	ldr	r3, [pc, #92]	@ (80038b4 <Start_AcidPump+0x160>)
 8003856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a25      	ldr	r2, [pc, #148]	@ (80038f4 <Start_AcidPump+0x1a0>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d006      	beq.n	8003870 <Start_AcidPump+0x11c>
 8003862:	4b14      	ldr	r3, [pc, #80]	@ (80038b4 <Start_AcidPump+0x160>)
 8003864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a23      	ldr	r2, [pc, #140]	@ (80038f8 <Start_AcidPump+0x1a4>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d10c      	bne.n	800388a <Start_AcidPump+0x136>
 8003870:	4b10      	ldr	r3, [pc, #64]	@ (80038b4 <Start_AcidPump+0x160>)
 8003872:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	4b0e      	ldr	r3, [pc, #56]	@ (80038b4 <Start_AcidPump+0x160>)
 800387c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f022 0208 	bic.w	r2, r2, #8
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	e00c      	b.n	80038a4 <Start_AcidPump+0x150>
 800388a:	4b0a      	ldr	r3, [pc, #40]	@ (80038b4 <Start_AcidPump+0x160>)
 800388c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	4b07      	ldr	r3, [pc, #28]	@ (80038b4 <Start_AcidPump+0x160>)
 8003896:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0204 	bic.w	r2, r2, #4
 80038a0:	601a      	str	r2, [r3, #0]
}
 80038a2:	bf00      	nop
 80038a4:	bf00      	nop
 80038a6:	3718      	adds	r7, #24
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bdb0      	pop	{r4, r5, r7, pc}
 80038ac:	08017a64 	.word	0x08017a64
 80038b0:	24000ccc 	.word	0x24000ccc
 80038b4:	240012dc 	.word	0x240012dc
 80038b8:	24000acc 	.word	0x24000acc
 80038bc:	40020010 	.word	0x40020010
 80038c0:	40020028 	.word	0x40020028
 80038c4:	40020040 	.word	0x40020040
 80038c8:	40020058 	.word	0x40020058
 80038cc:	40020070 	.word	0x40020070
 80038d0:	40020088 	.word	0x40020088
 80038d4:	400200a0 	.word	0x400200a0
 80038d8:	400200b8 	.word	0x400200b8
 80038dc:	40020410 	.word	0x40020410
 80038e0:	40020428 	.word	0x40020428
 80038e4:	40020440 	.word	0x40020440
 80038e8:	40020458 	.word	0x40020458
 80038ec:	40020470 	.word	0x40020470
 80038f0:	40020488 	.word	0x40020488
 80038f4:	400204a0 	.word	0x400204a0
 80038f8:	400204b8 	.word	0x400204b8

080038fc <Start_AlkaliPump>:
void Start_AlkaliPump(void)//地址是02
{
 80038fc:	b5b0      	push	{r4, r5, r7, lr}
 80038fe:	b086      	sub	sp, #24
 8003900:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003902:	4b54      	ldr	r3, [pc, #336]	@ (8003a54 <Start_AlkaliPump+0x158>)
 8003904:	1d3c      	adds	r4, r7, #4
 8003906:	461d      	mov	r5, r3
 8003908:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800390a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800390c:	682b      	ldr	r3, [r5, #0]
 800390e:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x15, 0x45
    };

    tx_pump_flag = 0;
 8003910:	4b51      	ldr	r3, [pc, #324]	@ (8003a58 <Start_AlkaliPump+0x15c>)
 8003912:	2200      	movs	r2, #0
 8003914:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003916:	1d3b      	adds	r3, r7, #4
 8003918:	2211      	movs	r2, #17
 800391a:	4619      	mov	r1, r3
 800391c:	484f      	ldr	r0, [pc, #316]	@ (8003a5c <Start_AlkaliPump+0x160>)
 800391e:	f00c ffa5 	bl	801086c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003922:	bf00      	nop
 8003924:	4b4c      	ldr	r3, [pc, #304]	@ (8003a58 <Start_AlkaliPump+0x15c>)
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d0fb      	beq.n	8003924 <Start_AlkaliPump+0x28>

    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 800392c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003930:	494b      	ldr	r1, [pc, #300]	@ (8003a60 <Start_AlkaliPump+0x164>)
 8003932:	484a      	ldr	r0, [pc, #296]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003934:	f00e fee4 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003938:	4b48      	ldr	r3, [pc, #288]	@ (8003a5c <Start_AlkaliPump+0x160>)
 800393a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a48      	ldr	r2, [pc, #288]	@ (8003a64 <Start_AlkaliPump+0x168>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d068      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 8003946:	4b45      	ldr	r3, [pc, #276]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003948:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a46      	ldr	r2, [pc, #280]	@ (8003a68 <Start_AlkaliPump+0x16c>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d061      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 8003954:	4b41      	ldr	r3, [pc, #260]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a43      	ldr	r2, [pc, #268]	@ (8003a6c <Start_AlkaliPump+0x170>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d05a      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 8003962:	4b3e      	ldr	r3, [pc, #248]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003964:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a41      	ldr	r2, [pc, #260]	@ (8003a70 <Start_AlkaliPump+0x174>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d053      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 8003970:	4b3a      	ldr	r3, [pc, #232]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a3e      	ldr	r2, [pc, #248]	@ (8003a74 <Start_AlkaliPump+0x178>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d04c      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 800397e:	4b37      	ldr	r3, [pc, #220]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003980:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a3c      	ldr	r2, [pc, #240]	@ (8003a78 <Start_AlkaliPump+0x17c>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d045      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 800398c:	4b33      	ldr	r3, [pc, #204]	@ (8003a5c <Start_AlkaliPump+0x160>)
 800398e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a39      	ldr	r2, [pc, #228]	@ (8003a7c <Start_AlkaliPump+0x180>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d03e      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 800399a:	4b30      	ldr	r3, [pc, #192]	@ (8003a5c <Start_AlkaliPump+0x160>)
 800399c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a37      	ldr	r2, [pc, #220]	@ (8003a80 <Start_AlkaliPump+0x184>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d037      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 80039a8:	4b2c      	ldr	r3, [pc, #176]	@ (8003a5c <Start_AlkaliPump+0x160>)
 80039aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a34      	ldr	r2, [pc, #208]	@ (8003a84 <Start_AlkaliPump+0x188>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d030      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 80039b6:	4b29      	ldr	r3, [pc, #164]	@ (8003a5c <Start_AlkaliPump+0x160>)
 80039b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a32      	ldr	r2, [pc, #200]	@ (8003a88 <Start_AlkaliPump+0x18c>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d029      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 80039c4:	4b25      	ldr	r3, [pc, #148]	@ (8003a5c <Start_AlkaliPump+0x160>)
 80039c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a2f      	ldr	r2, [pc, #188]	@ (8003a8c <Start_AlkaliPump+0x190>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d022      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 80039d2:	4b22      	ldr	r3, [pc, #136]	@ (8003a5c <Start_AlkaliPump+0x160>)
 80039d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a2d      	ldr	r2, [pc, #180]	@ (8003a90 <Start_AlkaliPump+0x194>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d01b      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 80039e0:	4b1e      	ldr	r3, [pc, #120]	@ (8003a5c <Start_AlkaliPump+0x160>)
 80039e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a2a      	ldr	r2, [pc, #168]	@ (8003a94 <Start_AlkaliPump+0x198>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d014      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 80039ee:	4b1b      	ldr	r3, [pc, #108]	@ (8003a5c <Start_AlkaliPump+0x160>)
 80039f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a28      	ldr	r2, [pc, #160]	@ (8003a98 <Start_AlkaliPump+0x19c>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d00d      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 80039fc:	4b17      	ldr	r3, [pc, #92]	@ (8003a5c <Start_AlkaliPump+0x160>)
 80039fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a25      	ldr	r2, [pc, #148]	@ (8003a9c <Start_AlkaliPump+0x1a0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d006      	beq.n	8003a18 <Start_AlkaliPump+0x11c>
 8003a0a:	4b14      	ldr	r3, [pc, #80]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a23      	ldr	r2, [pc, #140]	@ (8003aa0 <Start_AlkaliPump+0x1a4>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d10c      	bne.n	8003a32 <Start_AlkaliPump+0x136>
 8003a18:	4b10      	ldr	r3, [pc, #64]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	4b0e      	ldr	r3, [pc, #56]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003a24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0208 	bic.w	r2, r2, #8
 8003a2e:	601a      	str	r2, [r3, #0]
 8003a30:	e00c      	b.n	8003a4c <Start_AlkaliPump+0x150>
 8003a32:	4b0a      	ldr	r3, [pc, #40]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	4b07      	ldr	r3, [pc, #28]	@ (8003a5c <Start_AlkaliPump+0x160>)
 8003a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 0204 	bic.w	r2, r2, #4
 8003a48:	601a      	str	r2, [r3, #0]
}
 8003a4a:	bf00      	nop
 8003a4c:	bf00      	nop
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bdb0      	pop	{r4, r5, r7, pc}
 8003a54:	08017a78 	.word	0x08017a78
 8003a58:	24000ccc 	.word	0x24000ccc
 8003a5c:	240012dc 	.word	0x240012dc
 8003a60:	24000acc 	.word	0x24000acc
 8003a64:	40020010 	.word	0x40020010
 8003a68:	40020028 	.word	0x40020028
 8003a6c:	40020040 	.word	0x40020040
 8003a70:	40020058 	.word	0x40020058
 8003a74:	40020070 	.word	0x40020070
 8003a78:	40020088 	.word	0x40020088
 8003a7c:	400200a0 	.word	0x400200a0
 8003a80:	400200b8 	.word	0x400200b8
 8003a84:	40020410 	.word	0x40020410
 8003a88:	40020428 	.word	0x40020428
 8003a8c:	40020440 	.word	0x40020440
 8003a90:	40020458 	.word	0x40020458
 8003a94:	40020470 	.word	0x40020470
 8003a98:	40020488 	.word	0x40020488
 8003a9c:	400204a0 	.word	0x400204a0
 8003aa0:	400204b8 	.word	0x400204b8

08003aa4 <Stop_AcidPump>:

// ================= 停止泵 =================
void Stop_AcidPump(void)//01
{
 8003aa4:	b590      	push	{r4, r7, lr}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003aaa:	4b53      	ldr	r3, [pc, #332]	@ (8003bf8 <Stop_AcidPump+0x154>)
 8003aac:	463c      	mov	r4, r7
 8003aae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ab0:	c407      	stmia	r4!, {r0, r1, r2}
 8003ab2:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xB3, 0xBA
    };

    tx_pump_flag = 0;
 8003ab4:	4b51      	ldr	r3, [pc, #324]	@ (8003bfc <Stop_AcidPump+0x158>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003aba:	463b      	mov	r3, r7
 8003abc:	220d      	movs	r2, #13
 8003abe:	4619      	mov	r1, r3
 8003ac0:	484f      	ldr	r0, [pc, #316]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003ac2:	f00c fed3 	bl	801086c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003ac6:	bf00      	nop
 8003ac8:	4b4c      	ldr	r3, [pc, #304]	@ (8003bfc <Stop_AcidPump+0x158>)
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d0fb      	beq.n	8003ac8 <Stop_AcidPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003ad0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ad4:	494b      	ldr	r1, [pc, #300]	@ (8003c04 <Stop_AcidPump+0x160>)
 8003ad6:	484a      	ldr	r0, [pc, #296]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003ad8:	f00e fe12 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003adc:	4b48      	ldr	r3, [pc, #288]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003ade:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a48      	ldr	r2, [pc, #288]	@ (8003c08 <Stop_AcidPump+0x164>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d068      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003aea:	4b45      	ldr	r3, [pc, #276]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003aec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a46      	ldr	r2, [pc, #280]	@ (8003c0c <Stop_AcidPump+0x168>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d061      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003af8:	4b41      	ldr	r3, [pc, #260]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a43      	ldr	r2, [pc, #268]	@ (8003c10 <Stop_AcidPump+0x16c>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d05a      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b06:	4b3e      	ldr	r3, [pc, #248]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a41      	ldr	r2, [pc, #260]	@ (8003c14 <Stop_AcidPump+0x170>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d053      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b14:	4b3a      	ldr	r3, [pc, #232]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a3e      	ldr	r2, [pc, #248]	@ (8003c18 <Stop_AcidPump+0x174>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d04c      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b22:	4b37      	ldr	r3, [pc, #220]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a3c      	ldr	r2, [pc, #240]	@ (8003c1c <Stop_AcidPump+0x178>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d045      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b30:	4b33      	ldr	r3, [pc, #204]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a39      	ldr	r2, [pc, #228]	@ (8003c20 <Stop_AcidPump+0x17c>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d03e      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b3e:	4b30      	ldr	r3, [pc, #192]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a37      	ldr	r2, [pc, #220]	@ (8003c24 <Stop_AcidPump+0x180>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d037      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b4c:	4b2c      	ldr	r3, [pc, #176]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a34      	ldr	r2, [pc, #208]	@ (8003c28 <Stop_AcidPump+0x184>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d030      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b5a:	4b29      	ldr	r3, [pc, #164]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a32      	ldr	r2, [pc, #200]	@ (8003c2c <Stop_AcidPump+0x188>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d029      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b68:	4b25      	ldr	r3, [pc, #148]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a2f      	ldr	r2, [pc, #188]	@ (8003c30 <Stop_AcidPump+0x18c>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d022      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b76:	4b22      	ldr	r3, [pc, #136]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8003c34 <Stop_AcidPump+0x190>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d01b      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b84:	4b1e      	ldr	r3, [pc, #120]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a2a      	ldr	r2, [pc, #168]	@ (8003c38 <Stop_AcidPump+0x194>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d014      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003b92:	4b1b      	ldr	r3, [pc, #108]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a28      	ldr	r2, [pc, #160]	@ (8003c3c <Stop_AcidPump+0x198>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d00d      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003ba0:	4b17      	ldr	r3, [pc, #92]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a25      	ldr	r2, [pc, #148]	@ (8003c40 <Stop_AcidPump+0x19c>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d006      	beq.n	8003bbc <Stop_AcidPump+0x118>
 8003bae:	4b14      	ldr	r3, [pc, #80]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a23      	ldr	r2, [pc, #140]	@ (8003c44 <Stop_AcidPump+0x1a0>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d10c      	bne.n	8003bd6 <Stop_AcidPump+0x132>
 8003bbc:	4b10      	ldr	r3, [pc, #64]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0208 	bic.w	r2, r2, #8
 8003bd2:	601a      	str	r2, [r3, #0]
 8003bd4:	e00c      	b.n	8003bf0 <Stop_AcidPump+0x14c>
 8003bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003bd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	4b07      	ldr	r3, [pc, #28]	@ (8003c00 <Stop_AcidPump+0x15c>)
 8003be2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f022 0204 	bic.w	r2, r2, #4
 8003bec:	601a      	str	r2, [r3, #0]
}
 8003bee:	bf00      	nop
 8003bf0:	bf00      	nop
 8003bf2:	3714      	adds	r7, #20
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd90      	pop	{r4, r7, pc}
 8003bf8:	08017a8c 	.word	0x08017a8c
 8003bfc:	24000ccc 	.word	0x24000ccc
 8003c00:	240012dc 	.word	0x240012dc
 8003c04:	24000acc 	.word	0x24000acc
 8003c08:	40020010 	.word	0x40020010
 8003c0c:	40020028 	.word	0x40020028
 8003c10:	40020040 	.word	0x40020040
 8003c14:	40020058 	.word	0x40020058
 8003c18:	40020070 	.word	0x40020070
 8003c1c:	40020088 	.word	0x40020088
 8003c20:	400200a0 	.word	0x400200a0
 8003c24:	400200b8 	.word	0x400200b8
 8003c28:	40020410 	.word	0x40020410
 8003c2c:	40020428 	.word	0x40020428
 8003c30:	40020440 	.word	0x40020440
 8003c34:	40020458 	.word	0x40020458
 8003c38:	40020470 	.word	0x40020470
 8003c3c:	40020488 	.word	0x40020488
 8003c40:	400204a0 	.word	0x400204a0
 8003c44:	400204b8 	.word	0x400204b8

08003c48 <Stop_AlkaliPump>:
void Stop_AlkaliPump(void)//02
{
 8003c48:	b590      	push	{r4, r7, lr}
 8003c4a:	b085      	sub	sp, #20
 8003c4c:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003c4e:	4b53      	ldr	r3, [pc, #332]	@ (8003d9c <Stop_AlkaliPump+0x154>)
 8003c50:	463c      	mov	r4, r7
 8003c52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c54:	c407      	stmia	r4!, {r0, r1, r2}
 8003c56:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xBC, 0xFE
    };
    tx_pump_flag = 0;
 8003c58:	4b51      	ldr	r3, [pc, #324]	@ (8003da0 <Stop_AlkaliPump+0x158>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003c5e:	463b      	mov	r3, r7
 8003c60:	220d      	movs	r2, #13
 8003c62:	4619      	mov	r1, r3
 8003c64:	484f      	ldr	r0, [pc, #316]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003c66:	f00c fe01 	bl	801086c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003c6a:	bf00      	nop
 8003c6c:	4b4c      	ldr	r3, [pc, #304]	@ (8003da0 <Stop_AlkaliPump+0x158>)
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d0fb      	beq.n	8003c6c <Stop_AlkaliPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003c74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c78:	494b      	ldr	r1, [pc, #300]	@ (8003da8 <Stop_AlkaliPump+0x160>)
 8003c7a:	484a      	ldr	r0, [pc, #296]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003c7c:	f00e fd40 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003c80:	4b48      	ldr	r3, [pc, #288]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a48      	ldr	r2, [pc, #288]	@ (8003dac <Stop_AlkaliPump+0x164>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d068      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003c8e:	4b45      	ldr	r3, [pc, #276]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a46      	ldr	r2, [pc, #280]	@ (8003db0 <Stop_AlkaliPump+0x168>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d061      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003c9c:	4b41      	ldr	r3, [pc, #260]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a43      	ldr	r2, [pc, #268]	@ (8003db4 <Stop_AlkaliPump+0x16c>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d05a      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003caa:	4b3e      	ldr	r3, [pc, #248]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a41      	ldr	r2, [pc, #260]	@ (8003db8 <Stop_AlkaliPump+0x170>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d053      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003cb8:	4b3a      	ldr	r3, [pc, #232]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a3e      	ldr	r2, [pc, #248]	@ (8003dbc <Stop_AlkaliPump+0x174>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d04c      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003cc6:	4b37      	ldr	r3, [pc, #220]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a3c      	ldr	r2, [pc, #240]	@ (8003dc0 <Stop_AlkaliPump+0x178>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d045      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003cd4:	4b33      	ldr	r3, [pc, #204]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a39      	ldr	r2, [pc, #228]	@ (8003dc4 <Stop_AlkaliPump+0x17c>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d03e      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003ce2:	4b30      	ldr	r3, [pc, #192]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a37      	ldr	r2, [pc, #220]	@ (8003dc8 <Stop_AlkaliPump+0x180>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d037      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003cf0:	4b2c      	ldr	r3, [pc, #176]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a34      	ldr	r2, [pc, #208]	@ (8003dcc <Stop_AlkaliPump+0x184>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d030      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003cfe:	4b29      	ldr	r3, [pc, #164]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a32      	ldr	r2, [pc, #200]	@ (8003dd0 <Stop_AlkaliPump+0x188>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d029      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003d0c:	4b25      	ldr	r3, [pc, #148]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a2f      	ldr	r2, [pc, #188]	@ (8003dd4 <Stop_AlkaliPump+0x18c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d022      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003d1a:	4b22      	ldr	r3, [pc, #136]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a2d      	ldr	r2, [pc, #180]	@ (8003dd8 <Stop_AlkaliPump+0x190>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d01b      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003d28:	4b1e      	ldr	r3, [pc, #120]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a2a      	ldr	r2, [pc, #168]	@ (8003ddc <Stop_AlkaliPump+0x194>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d014      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003d36:	4b1b      	ldr	r3, [pc, #108]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a28      	ldr	r2, [pc, #160]	@ (8003de0 <Stop_AlkaliPump+0x198>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d00d      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003d44:	4b17      	ldr	r3, [pc, #92]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a25      	ldr	r2, [pc, #148]	@ (8003de4 <Stop_AlkaliPump+0x19c>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d006      	beq.n	8003d60 <Stop_AlkaliPump+0x118>
 8003d52:	4b14      	ldr	r3, [pc, #80]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a23      	ldr	r2, [pc, #140]	@ (8003de8 <Stop_AlkaliPump+0x1a0>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d10c      	bne.n	8003d7a <Stop_AlkaliPump+0x132>
 8003d60:	4b10      	ldr	r3, [pc, #64]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f022 0208 	bic.w	r2, r2, #8
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	e00c      	b.n	8003d94 <Stop_AlkaliPump+0x14c>
 8003d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	4b07      	ldr	r3, [pc, #28]	@ (8003da4 <Stop_AlkaliPump+0x15c>)
 8003d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 0204 	bic.w	r2, r2, #4
 8003d90:	601a      	str	r2, [r3, #0]
}
 8003d92:	bf00      	nop
 8003d94:	bf00      	nop
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd90      	pop	{r4, r7, pc}
 8003d9c:	08017a9c 	.word	0x08017a9c
 8003da0:	24000ccc 	.word	0x24000ccc
 8003da4:	240012dc 	.word	0x240012dc
 8003da8:	24000acc 	.word	0x24000acc
 8003dac:	40020010 	.word	0x40020010
 8003db0:	40020028 	.word	0x40020028
 8003db4:	40020040 	.word	0x40020040
 8003db8:	40020058 	.word	0x40020058
 8003dbc:	40020070 	.word	0x40020070
 8003dc0:	40020088 	.word	0x40020088
 8003dc4:	400200a0 	.word	0x400200a0
 8003dc8:	400200b8 	.word	0x400200b8
 8003dcc:	40020410 	.word	0x40020410
 8003dd0:	40020428 	.word	0x40020428
 8003dd4:	40020440 	.word	0x40020440
 8003dd8:	40020458 	.word	0x40020458
 8003ddc:	40020470 	.word	0x40020470
 8003de0:	40020488 	.word	0x40020488
 8003de4:	400204a0 	.word	0x400204a0
 8003de8:	400204b8 	.word	0x400204b8

08003dec <Relay_Init>:
#include "relay.h"

static uint8_t relay_status = 0;  // 记录继电器状态

void Relay_Init(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
	Relay_Off();
 8003df0:	f000 f81e 	bl	8003e30 <Relay_Off>
    relay_status = 0;
 8003df4:	4b02      	ldr	r3, [pc, #8]	@ (8003e00 <Relay_Init+0x14>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	701a      	strb	r2, [r3, #0]
}
 8003dfa:	bf00      	nop
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	24000cce 	.word	0x24000cce

08003e04 <Relay_On>:

void Relay_On(void) {
 8003e04:	b580      	push	{r7, lr}
 8003e06:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_SET); // 低电平激活
 8003e08:	2201      	movs	r2, #1
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	4805      	ldr	r0, [pc, #20]	@ (8003e24 <Relay_On+0x20>)
 8003e0e:	f006 fec5 	bl	800ab9c <HAL_GPIO_WritePin>
    relay_status = 1;
 8003e12:	4b05      	ldr	r3, [pc, #20]	@ (8003e28 <Relay_On+0x24>)
 8003e14:	2201      	movs	r2, #1
 8003e16:	701a      	strb	r2, [r3, #0]
    printf("[Relay] On (Heating)\r\n");
 8003e18:	4804      	ldr	r0, [pc, #16]	@ (8003e2c <Relay_On+0x28>)
 8003e1a:	f00f fc7f 	bl	801371c <puts>
}
 8003e1e:	bf00      	nop
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	58020400 	.word	0x58020400
 8003e28:	24000cce 	.word	0x24000cce
 8003e2c:	08017aac 	.word	0x08017aac

08003e30 <Relay_Off>:

void Relay_Off(void) {
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);   // 高电平关闭
 8003e34:	2200      	movs	r2, #0
 8003e36:	2101      	movs	r1, #1
 8003e38:	4805      	ldr	r0, [pc, #20]	@ (8003e50 <Relay_Off+0x20>)
 8003e3a:	f006 feaf 	bl	800ab9c <HAL_GPIO_WritePin>
    relay_status = 0;
 8003e3e:	4b05      	ldr	r3, [pc, #20]	@ (8003e54 <Relay_Off+0x24>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	701a      	strb	r2, [r3, #0]
    printf("[Relay] Off (Stop Heating)\r\n");
 8003e44:	4804      	ldr	r0, [pc, #16]	@ (8003e58 <Relay_Off+0x28>)
 8003e46:	f00f fc69 	bl	801371c <puts>
}
 8003e4a:	bf00      	nop
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	58020400 	.word	0x58020400
 8003e54:	24000cce 	.word	0x24000cce
 8003e58:	08017ac4 	.word	0x08017ac4

08003e5c <Relay_Switch>:

void Relay_Switch(uint8_t onoff) {
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	4603      	mov	r3, r0
 8003e64:	71fb      	strb	r3, [r7, #7]
    if (onoff && !relay_status) {
 8003e66:	79fb      	ldrb	r3, [r7, #7]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d006      	beq.n	8003e7a <Relay_Switch+0x1e>
 8003e6c:	4b09      	ldr	r3, [pc, #36]	@ (8003e94 <Relay_Switch+0x38>)
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d102      	bne.n	8003e7a <Relay_Switch+0x1e>
        Relay_On();
 8003e74:	f7ff ffc6 	bl	8003e04 <Relay_On>
    } else if (!onoff && relay_status) {
        Relay_Off();
    }
}
 8003e78:	e008      	b.n	8003e8c <Relay_Switch+0x30>
    } else if (!onoff && relay_status) {
 8003e7a:	79fb      	ldrb	r3, [r7, #7]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d105      	bne.n	8003e8c <Relay_Switch+0x30>
 8003e80:	4b04      	ldr	r3, [pc, #16]	@ (8003e94 <Relay_Switch+0x38>)
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d001      	beq.n	8003e8c <Relay_Switch+0x30>
        Relay_Off();
 8003e88:	f7ff ffd2 	bl	8003e30 <Relay_Off>
}
 8003e8c:	bf00      	nop
 8003e8e:	3708      	adds	r7, #8
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	24000cce 	.word	0x24000cce

08003e98 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8003e9c:	4b28      	ldr	r3, [pc, #160]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003e9e:	4a29      	ldr	r2, [pc, #164]	@ (8003f44 <MX_SPI4_Init+0xac>)
 8003ea0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003ea2:	4b27      	ldr	r3, [pc, #156]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003ea4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003ea8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003eaa:	4b25      	ldr	r3, [pc, #148]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003eb0:	4b23      	ldr	r3, [pc, #140]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003eb2:	2207      	movs	r2, #7
 8003eb4:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003eb6:	4b22      	ldr	r3, [pc, #136]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003ebc:	4b20      	ldr	r3, [pc, #128]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003ebe:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003ec2:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003ec4:	4b1e      	ldr	r3, [pc, #120]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003ec6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003eca:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003ece:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003ed2:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003eda:	4b19      	ldr	r3, [pc, #100]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ee0:	4b17      	ldr	r3, [pc, #92]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8003ee6:	4b16      	ldr	r3, [pc, #88]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003eec:	4b14      	ldr	r3, [pc, #80]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003eee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003ef2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003ef4:	4b12      	ldr	r3, [pc, #72]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003efa:	4b11      	ldr	r3, [pc, #68]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003f00:	4b0f      	ldr	r3, [pc, #60]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003f06:	4b0e      	ldr	r3, [pc, #56]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003f12:	4b0b      	ldr	r3, [pc, #44]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003f18:	4b09      	ldr	r3, [pc, #36]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003f1e:	4b08      	ldr	r3, [pc, #32]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003f24:	4b06      	ldr	r3, [pc, #24]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003f2a:	4805      	ldr	r0, [pc, #20]	@ (8003f40 <MX_SPI4_Init+0xa8>)
 8003f2c:	f00a fb6e 	bl	800e60c <HAL_SPI_Init>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8003f36:	f7fe fab2 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003f3a:	bf00      	nop
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	24000cd0 	.word	0x24000cd0
 8003f44:	40013400 	.word	0x40013400

08003f48 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b0ba      	sub	sp, #232	@ 0xe8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f50:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003f54:	2200      	movs	r2, #0
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	605a      	str	r2, [r3, #4]
 8003f5a:	609a      	str	r2, [r3, #8]
 8003f5c:	60da      	str	r2, [r3, #12]
 8003f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f60:	f107 0310 	add.w	r3, r7, #16
 8003f64:	22c0      	movs	r2, #192	@ 0xc0
 8003f66:	2100      	movs	r1, #0
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f00f fcd9 	bl	8013920 <memset>
  if(spiHandle->Instance==SPI4)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a26      	ldr	r2, [pc, #152]	@ (800400c <HAL_SPI_MspInit+0xc4>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d144      	bne.n	8004002 <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8003f78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f7c:	f04f 0300 	mov.w	r3, #0
 8003f80:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8003f84:	2300      	movs	r3, #0
 8003f86:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f88:	f107 0310 	add.w	r3, r7, #16
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f007 fe3f 	bl	800bc10 <HAL_RCCEx_PeriphCLKConfig>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003f98:	f7fe fa81 	bl	800249e <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8004010 <HAL_SPI_MspInit+0xc8>)
 8003f9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fa2:	4a1b      	ldr	r2, [pc, #108]	@ (8004010 <HAL_SPI_MspInit+0xc8>)
 8003fa4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003fa8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003fac:	4b18      	ldr	r3, [pc, #96]	@ (8004010 <HAL_SPI_MspInit+0xc8>)
 8003fae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003fba:	4b15      	ldr	r3, [pc, #84]	@ (8004010 <HAL_SPI_MspInit+0xc8>)
 8003fbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fc0:	4a13      	ldr	r2, [pc, #76]	@ (8004010 <HAL_SPI_MspInit+0xc8>)
 8003fc2:	f043 0310 	orr.w	r3, r3, #16
 8003fc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003fca:	4b11      	ldr	r3, [pc, #68]	@ (8004010 <HAL_SPI_MspInit+0xc8>)
 8003fcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fd0:	f003 0310 	and.w	r3, r3, #16
 8003fd4:	60bb      	str	r3, [r7, #8]
 8003fd6:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8003fd8:	2364      	movs	r3, #100	@ 0x64
 8003fda:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fde:	2302      	movs	r3, #2
 8003fe0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fea:	2300      	movs	r3, #0
 8003fec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003ff0:	2305      	movs	r3, #5
 8003ff2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ff6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	4805      	ldr	r0, [pc, #20]	@ (8004014 <HAL_SPI_MspInit+0xcc>)
 8003ffe:	f006 fc1d 	bl	800a83c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8004002:	bf00      	nop
 8004004:	37e8      	adds	r7, #232	@ 0xe8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	40013400 	.word	0x40013400
 8004010:	58024400 	.word	0x58024400
 8004014:	58021000 	.word	0x58021000

08004018 <Get_Sign>:

uint8_t rx_data7[RX_BUFFER_SIZE];    // uart7接收缓存
 uint8_t tx_stir_flag = 0;    // uart7发送完成标志
 uint8_t rx_stir_flag = 0;
 //发送使能信号
 void Get_Sign(){
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
	 uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x00, 0x00, 0x01, 0x48, 0x0A};
 800401e:	4a54      	ldr	r2, [pc, #336]	@ (8004170 <Get_Sign+0x158>)
 8004020:	463b      	mov	r3, r7
 8004022:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004026:	e883 0003 	stmia.w	r3, {r0, r1}
	 tx_stir_flag = 0;
 800402a:	4b52      	ldr	r3, [pc, #328]	@ (8004174 <Get_Sign+0x15c>)
 800402c:	2200      	movs	r2, #0
 800402e:	701a      	strb	r2, [r3, #0]
     HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8004030:	463b      	mov	r3, r7
 8004032:	2208      	movs	r2, #8
 8004034:	4619      	mov	r1, r3
 8004036:	4850      	ldr	r0, [pc, #320]	@ (8004178 <Get_Sign+0x160>)
 8004038:	f00c fc18 	bl	801086c <HAL_UART_Transmit_DMA>
     while (tx_stir_flag == 0) {}  // 等待发送完成
 800403c:	bf00      	nop
 800403e:	4b4d      	ldr	r3, [pc, #308]	@ (8004174 <Get_Sign+0x15c>)
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d0fb      	beq.n	800403e <Get_Sign+0x26>
         // 开启接收
     HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8004046:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800404a:	494c      	ldr	r1, [pc, #304]	@ (800417c <Get_Sign+0x164>)
 800404c:	484a      	ldr	r0, [pc, #296]	@ (8004178 <Get_Sign+0x160>)
 800404e:	f00e fb57 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
     __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8004052:	4b49      	ldr	r3, [pc, #292]	@ (8004178 <Get_Sign+0x160>)
 8004054:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a49      	ldr	r2, [pc, #292]	@ (8004180 <Get_Sign+0x168>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d068      	beq.n	8004132 <Get_Sign+0x11a>
 8004060:	4b45      	ldr	r3, [pc, #276]	@ (8004178 <Get_Sign+0x160>)
 8004062:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a46      	ldr	r2, [pc, #280]	@ (8004184 <Get_Sign+0x16c>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d061      	beq.n	8004132 <Get_Sign+0x11a>
 800406e:	4b42      	ldr	r3, [pc, #264]	@ (8004178 <Get_Sign+0x160>)
 8004070:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a44      	ldr	r2, [pc, #272]	@ (8004188 <Get_Sign+0x170>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d05a      	beq.n	8004132 <Get_Sign+0x11a>
 800407c:	4b3e      	ldr	r3, [pc, #248]	@ (8004178 <Get_Sign+0x160>)
 800407e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a41      	ldr	r2, [pc, #260]	@ (800418c <Get_Sign+0x174>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d053      	beq.n	8004132 <Get_Sign+0x11a>
 800408a:	4b3b      	ldr	r3, [pc, #236]	@ (8004178 <Get_Sign+0x160>)
 800408c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a3f      	ldr	r2, [pc, #252]	@ (8004190 <Get_Sign+0x178>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d04c      	beq.n	8004132 <Get_Sign+0x11a>
 8004098:	4b37      	ldr	r3, [pc, #220]	@ (8004178 <Get_Sign+0x160>)
 800409a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a3c      	ldr	r2, [pc, #240]	@ (8004194 <Get_Sign+0x17c>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d045      	beq.n	8004132 <Get_Sign+0x11a>
 80040a6:	4b34      	ldr	r3, [pc, #208]	@ (8004178 <Get_Sign+0x160>)
 80040a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a3a      	ldr	r2, [pc, #232]	@ (8004198 <Get_Sign+0x180>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d03e      	beq.n	8004132 <Get_Sign+0x11a>
 80040b4:	4b30      	ldr	r3, [pc, #192]	@ (8004178 <Get_Sign+0x160>)
 80040b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a37      	ldr	r2, [pc, #220]	@ (800419c <Get_Sign+0x184>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d037      	beq.n	8004132 <Get_Sign+0x11a>
 80040c2:	4b2d      	ldr	r3, [pc, #180]	@ (8004178 <Get_Sign+0x160>)
 80040c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a35      	ldr	r2, [pc, #212]	@ (80041a0 <Get_Sign+0x188>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d030      	beq.n	8004132 <Get_Sign+0x11a>
 80040d0:	4b29      	ldr	r3, [pc, #164]	@ (8004178 <Get_Sign+0x160>)
 80040d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a32      	ldr	r2, [pc, #200]	@ (80041a4 <Get_Sign+0x18c>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d029      	beq.n	8004132 <Get_Sign+0x11a>
 80040de:	4b26      	ldr	r3, [pc, #152]	@ (8004178 <Get_Sign+0x160>)
 80040e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a30      	ldr	r2, [pc, #192]	@ (80041a8 <Get_Sign+0x190>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d022      	beq.n	8004132 <Get_Sign+0x11a>
 80040ec:	4b22      	ldr	r3, [pc, #136]	@ (8004178 <Get_Sign+0x160>)
 80040ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a2d      	ldr	r2, [pc, #180]	@ (80041ac <Get_Sign+0x194>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d01b      	beq.n	8004132 <Get_Sign+0x11a>
 80040fa:	4b1f      	ldr	r3, [pc, #124]	@ (8004178 <Get_Sign+0x160>)
 80040fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a2b      	ldr	r2, [pc, #172]	@ (80041b0 <Get_Sign+0x198>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d014      	beq.n	8004132 <Get_Sign+0x11a>
 8004108:	4b1b      	ldr	r3, [pc, #108]	@ (8004178 <Get_Sign+0x160>)
 800410a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a28      	ldr	r2, [pc, #160]	@ (80041b4 <Get_Sign+0x19c>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d00d      	beq.n	8004132 <Get_Sign+0x11a>
 8004116:	4b18      	ldr	r3, [pc, #96]	@ (8004178 <Get_Sign+0x160>)
 8004118:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a26      	ldr	r2, [pc, #152]	@ (80041b8 <Get_Sign+0x1a0>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d006      	beq.n	8004132 <Get_Sign+0x11a>
 8004124:	4b14      	ldr	r3, [pc, #80]	@ (8004178 <Get_Sign+0x160>)
 8004126:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a23      	ldr	r2, [pc, #140]	@ (80041bc <Get_Sign+0x1a4>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d10c      	bne.n	800414c <Get_Sign+0x134>
 8004132:	4b11      	ldr	r3, [pc, #68]	@ (8004178 <Get_Sign+0x160>)
 8004134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	4b0e      	ldr	r3, [pc, #56]	@ (8004178 <Get_Sign+0x160>)
 800413e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f022 0208 	bic.w	r2, r2, #8
 8004148:	601a      	str	r2, [r3, #0]
 800414a:	e00c      	b.n	8004166 <Get_Sign+0x14e>
 800414c:	4b0a      	ldr	r3, [pc, #40]	@ (8004178 <Get_Sign+0x160>)
 800414e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	4b08      	ldr	r3, [pc, #32]	@ (8004178 <Get_Sign+0x160>)
 8004158:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 0204 	bic.w	r2, r2, #4
 8004162:	601a      	str	r2, [r3, #0]

 }
 8004164:	bf00      	nop
 8004166:	bf00      	nop
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	08017ae0 	.word	0x08017ae0
 8004174:	24000f58 	.word	0x24000f58
 8004178:	2400108c 	.word	0x2400108c
 800417c:	24000d58 	.word	0x24000d58
 8004180:	40020010 	.word	0x40020010
 8004184:	40020028 	.word	0x40020028
 8004188:	40020040 	.word	0x40020040
 800418c:	40020058 	.word	0x40020058
 8004190:	40020070 	.word	0x40020070
 8004194:	40020088 	.word	0x40020088
 8004198:	400200a0 	.word	0x400200a0
 800419c:	400200b8 	.word	0x400200b8
 80041a0:	40020410 	.word	0x40020410
 80041a4:	40020428 	.word	0x40020428
 80041a8:	40020440 	.word	0x40020440
 80041ac:	40020458 	.word	0x40020458
 80041b0:	40020470 	.word	0x40020470
 80041b4:	40020488 	.word	0x40020488
 80041b8:	400204a0 	.word	0x400204a0
 80041bc:	400204b8 	.word	0x400204b8

080041c0 <SpeedMode>:
 //启动速度模式
 void SpeedMode(){
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x19, 0x00, 0x03, 0x18, 0x0C};
 80041c6:	4a54      	ldr	r2, [pc, #336]	@ (8004318 <SpeedMode+0x158>)
 80041c8:	463b      	mov	r3, r7
 80041ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041ce:	e883 0003 	stmia.w	r3, {r0, r1}
 	tx_stir_flag = 0;
 80041d2:	4b52      	ldr	r3, [pc, #328]	@ (800431c <SpeedMode+0x15c>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	701a      	strb	r2, [r3, #0]
 	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 80041d8:	463b      	mov	r3, r7
 80041da:	2208      	movs	r2, #8
 80041dc:	4619      	mov	r1, r3
 80041de:	4850      	ldr	r0, [pc, #320]	@ (8004320 <SpeedMode+0x160>)
 80041e0:	f00c fb44 	bl	801086c <HAL_UART_Transmit_DMA>
 	while (tx_stir_flag == 0) {}  // 等待发送完成
 80041e4:	bf00      	nop
 80041e6:	4b4d      	ldr	r3, [pc, #308]	@ (800431c <SpeedMode+0x15c>)
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d0fb      	beq.n	80041e6 <SpeedMode+0x26>
 	         // 开启接收
 	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 80041ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041f2:	494c      	ldr	r1, [pc, #304]	@ (8004324 <SpeedMode+0x164>)
 80041f4:	484a      	ldr	r0, [pc, #296]	@ (8004320 <SpeedMode+0x160>)
 80041f6:	f00e fa83 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
 	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 80041fa:	4b49      	ldr	r3, [pc, #292]	@ (8004320 <SpeedMode+0x160>)
 80041fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a49      	ldr	r2, [pc, #292]	@ (8004328 <SpeedMode+0x168>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d068      	beq.n	80042da <SpeedMode+0x11a>
 8004208:	4b45      	ldr	r3, [pc, #276]	@ (8004320 <SpeedMode+0x160>)
 800420a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a46      	ldr	r2, [pc, #280]	@ (800432c <SpeedMode+0x16c>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d061      	beq.n	80042da <SpeedMode+0x11a>
 8004216:	4b42      	ldr	r3, [pc, #264]	@ (8004320 <SpeedMode+0x160>)
 8004218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a44      	ldr	r2, [pc, #272]	@ (8004330 <SpeedMode+0x170>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d05a      	beq.n	80042da <SpeedMode+0x11a>
 8004224:	4b3e      	ldr	r3, [pc, #248]	@ (8004320 <SpeedMode+0x160>)
 8004226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a41      	ldr	r2, [pc, #260]	@ (8004334 <SpeedMode+0x174>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d053      	beq.n	80042da <SpeedMode+0x11a>
 8004232:	4b3b      	ldr	r3, [pc, #236]	@ (8004320 <SpeedMode+0x160>)
 8004234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a3f      	ldr	r2, [pc, #252]	@ (8004338 <SpeedMode+0x178>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d04c      	beq.n	80042da <SpeedMode+0x11a>
 8004240:	4b37      	ldr	r3, [pc, #220]	@ (8004320 <SpeedMode+0x160>)
 8004242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a3c      	ldr	r2, [pc, #240]	@ (800433c <SpeedMode+0x17c>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d045      	beq.n	80042da <SpeedMode+0x11a>
 800424e:	4b34      	ldr	r3, [pc, #208]	@ (8004320 <SpeedMode+0x160>)
 8004250:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a3a      	ldr	r2, [pc, #232]	@ (8004340 <SpeedMode+0x180>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d03e      	beq.n	80042da <SpeedMode+0x11a>
 800425c:	4b30      	ldr	r3, [pc, #192]	@ (8004320 <SpeedMode+0x160>)
 800425e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a37      	ldr	r2, [pc, #220]	@ (8004344 <SpeedMode+0x184>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d037      	beq.n	80042da <SpeedMode+0x11a>
 800426a:	4b2d      	ldr	r3, [pc, #180]	@ (8004320 <SpeedMode+0x160>)
 800426c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a35      	ldr	r2, [pc, #212]	@ (8004348 <SpeedMode+0x188>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d030      	beq.n	80042da <SpeedMode+0x11a>
 8004278:	4b29      	ldr	r3, [pc, #164]	@ (8004320 <SpeedMode+0x160>)
 800427a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a32      	ldr	r2, [pc, #200]	@ (800434c <SpeedMode+0x18c>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d029      	beq.n	80042da <SpeedMode+0x11a>
 8004286:	4b26      	ldr	r3, [pc, #152]	@ (8004320 <SpeedMode+0x160>)
 8004288:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a30      	ldr	r2, [pc, #192]	@ (8004350 <SpeedMode+0x190>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d022      	beq.n	80042da <SpeedMode+0x11a>
 8004294:	4b22      	ldr	r3, [pc, #136]	@ (8004320 <SpeedMode+0x160>)
 8004296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a2d      	ldr	r2, [pc, #180]	@ (8004354 <SpeedMode+0x194>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d01b      	beq.n	80042da <SpeedMode+0x11a>
 80042a2:	4b1f      	ldr	r3, [pc, #124]	@ (8004320 <SpeedMode+0x160>)
 80042a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a2b      	ldr	r2, [pc, #172]	@ (8004358 <SpeedMode+0x198>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d014      	beq.n	80042da <SpeedMode+0x11a>
 80042b0:	4b1b      	ldr	r3, [pc, #108]	@ (8004320 <SpeedMode+0x160>)
 80042b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a28      	ldr	r2, [pc, #160]	@ (800435c <SpeedMode+0x19c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d00d      	beq.n	80042da <SpeedMode+0x11a>
 80042be:	4b18      	ldr	r3, [pc, #96]	@ (8004320 <SpeedMode+0x160>)
 80042c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a26      	ldr	r2, [pc, #152]	@ (8004360 <SpeedMode+0x1a0>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d006      	beq.n	80042da <SpeedMode+0x11a>
 80042cc:	4b14      	ldr	r3, [pc, #80]	@ (8004320 <SpeedMode+0x160>)
 80042ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a23      	ldr	r2, [pc, #140]	@ (8004364 <SpeedMode+0x1a4>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d10c      	bne.n	80042f4 <SpeedMode+0x134>
 80042da:	4b11      	ldr	r3, [pc, #68]	@ (8004320 <SpeedMode+0x160>)
 80042dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004320 <SpeedMode+0x160>)
 80042e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0208 	bic.w	r2, r2, #8
 80042f0:	601a      	str	r2, [r3, #0]
 80042f2:	e00c      	b.n	800430e <SpeedMode+0x14e>
 80042f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004320 <SpeedMode+0x160>)
 80042f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	4b08      	ldr	r3, [pc, #32]	@ (8004320 <SpeedMode+0x160>)
 8004300:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f022 0204 	bic.w	r2, r2, #4
 800430a:	601a      	str	r2, [r3, #0]

 }
 800430c:	bf00      	nop
 800430e:	bf00      	nop
 8004310:	3708      	adds	r7, #8
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	08017ae8 	.word	0x08017ae8
 800431c:	24000f58 	.word	0x24000f58
 8004320:	2400108c 	.word	0x2400108c
 8004324:	24000d58 	.word	0x24000d58
 8004328:	40020010 	.word	0x40020010
 800432c:	40020028 	.word	0x40020028
 8004330:	40020040 	.word	0x40020040
 8004334:	40020058 	.word	0x40020058
 8004338:	40020070 	.word	0x40020070
 800433c:	40020088 	.word	0x40020088
 8004340:	400200a0 	.word	0x400200a0
 8004344:	400200b8 	.word	0x400200b8
 8004348:	40020410 	.word	0x40020410
 800434c:	40020428 	.word	0x40020428
 8004350:	40020440 	.word	0x40020440
 8004354:	40020458 	.word	0x40020458
 8004358:	40020470 	.word	0x40020470
 800435c:	40020488 	.word	0x40020488
 8004360:	400204a0 	.word	0x400204a0
 8004364:	400204b8 	.word	0x400204b8

08004368 <Start_Stir>:

 //转速300
void Start_Stir(){
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x02, 0x01, 0x2C, 0x28, 0x47};
 800436e:	4a54      	ldr	r2, [pc, #336]	@ (80044c0 <Start_Stir+0x158>)
 8004370:	463b      	mov	r3, r7
 8004372:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004376:	e883 0003 	stmia.w	r3, {r0, r1}
	tx_stir_flag = 0;
 800437a:	4b52      	ldr	r3, [pc, #328]	@ (80044c4 <Start_Stir+0x15c>)
 800437c:	2200      	movs	r2, #0
 800437e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8004380:	463b      	mov	r3, r7
 8004382:	2208      	movs	r2, #8
 8004384:	4619      	mov	r1, r3
 8004386:	4850      	ldr	r0, [pc, #320]	@ (80044c8 <Start_Stir+0x160>)
 8004388:	f00c fa70 	bl	801086c <HAL_UART_Transmit_DMA>
	while (tx_stir_flag == 0) {}  // 等待发送完成
 800438c:	bf00      	nop
 800438e:	4b4d      	ldr	r3, [pc, #308]	@ (80044c4 <Start_Stir+0x15c>)
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d0fb      	beq.n	800438e <Start_Stir+0x26>
	         // 开启接收
	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8004396:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800439a:	494c      	ldr	r1, [pc, #304]	@ (80044cc <Start_Stir+0x164>)
 800439c:	484a      	ldr	r0, [pc, #296]	@ (80044c8 <Start_Stir+0x160>)
 800439e:	f00e f9af 	bl	8012700 <HAL_UARTEx_ReceiveToIdle_DMA>
	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 80043a2:	4b49      	ldr	r3, [pc, #292]	@ (80044c8 <Start_Stir+0x160>)
 80043a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a49      	ldr	r2, [pc, #292]	@ (80044d0 <Start_Stir+0x168>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d068      	beq.n	8004482 <Start_Stir+0x11a>
 80043b0:	4b45      	ldr	r3, [pc, #276]	@ (80044c8 <Start_Stir+0x160>)
 80043b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a46      	ldr	r2, [pc, #280]	@ (80044d4 <Start_Stir+0x16c>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d061      	beq.n	8004482 <Start_Stir+0x11a>
 80043be:	4b42      	ldr	r3, [pc, #264]	@ (80044c8 <Start_Stir+0x160>)
 80043c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a44      	ldr	r2, [pc, #272]	@ (80044d8 <Start_Stir+0x170>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d05a      	beq.n	8004482 <Start_Stir+0x11a>
 80043cc:	4b3e      	ldr	r3, [pc, #248]	@ (80044c8 <Start_Stir+0x160>)
 80043ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a41      	ldr	r2, [pc, #260]	@ (80044dc <Start_Stir+0x174>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d053      	beq.n	8004482 <Start_Stir+0x11a>
 80043da:	4b3b      	ldr	r3, [pc, #236]	@ (80044c8 <Start_Stir+0x160>)
 80043dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a3f      	ldr	r2, [pc, #252]	@ (80044e0 <Start_Stir+0x178>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d04c      	beq.n	8004482 <Start_Stir+0x11a>
 80043e8:	4b37      	ldr	r3, [pc, #220]	@ (80044c8 <Start_Stir+0x160>)
 80043ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a3c      	ldr	r2, [pc, #240]	@ (80044e4 <Start_Stir+0x17c>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d045      	beq.n	8004482 <Start_Stir+0x11a>
 80043f6:	4b34      	ldr	r3, [pc, #208]	@ (80044c8 <Start_Stir+0x160>)
 80043f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a3a      	ldr	r2, [pc, #232]	@ (80044e8 <Start_Stir+0x180>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d03e      	beq.n	8004482 <Start_Stir+0x11a>
 8004404:	4b30      	ldr	r3, [pc, #192]	@ (80044c8 <Start_Stir+0x160>)
 8004406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a37      	ldr	r2, [pc, #220]	@ (80044ec <Start_Stir+0x184>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d037      	beq.n	8004482 <Start_Stir+0x11a>
 8004412:	4b2d      	ldr	r3, [pc, #180]	@ (80044c8 <Start_Stir+0x160>)
 8004414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a35      	ldr	r2, [pc, #212]	@ (80044f0 <Start_Stir+0x188>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d030      	beq.n	8004482 <Start_Stir+0x11a>
 8004420:	4b29      	ldr	r3, [pc, #164]	@ (80044c8 <Start_Stir+0x160>)
 8004422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a32      	ldr	r2, [pc, #200]	@ (80044f4 <Start_Stir+0x18c>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d029      	beq.n	8004482 <Start_Stir+0x11a>
 800442e:	4b26      	ldr	r3, [pc, #152]	@ (80044c8 <Start_Stir+0x160>)
 8004430:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a30      	ldr	r2, [pc, #192]	@ (80044f8 <Start_Stir+0x190>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d022      	beq.n	8004482 <Start_Stir+0x11a>
 800443c:	4b22      	ldr	r3, [pc, #136]	@ (80044c8 <Start_Stir+0x160>)
 800443e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a2d      	ldr	r2, [pc, #180]	@ (80044fc <Start_Stir+0x194>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d01b      	beq.n	8004482 <Start_Stir+0x11a>
 800444a:	4b1f      	ldr	r3, [pc, #124]	@ (80044c8 <Start_Stir+0x160>)
 800444c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a2b      	ldr	r2, [pc, #172]	@ (8004500 <Start_Stir+0x198>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d014      	beq.n	8004482 <Start_Stir+0x11a>
 8004458:	4b1b      	ldr	r3, [pc, #108]	@ (80044c8 <Start_Stir+0x160>)
 800445a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a28      	ldr	r2, [pc, #160]	@ (8004504 <Start_Stir+0x19c>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d00d      	beq.n	8004482 <Start_Stir+0x11a>
 8004466:	4b18      	ldr	r3, [pc, #96]	@ (80044c8 <Start_Stir+0x160>)
 8004468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a26      	ldr	r2, [pc, #152]	@ (8004508 <Start_Stir+0x1a0>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d006      	beq.n	8004482 <Start_Stir+0x11a>
 8004474:	4b14      	ldr	r3, [pc, #80]	@ (80044c8 <Start_Stir+0x160>)
 8004476:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a23      	ldr	r2, [pc, #140]	@ (800450c <Start_Stir+0x1a4>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d10c      	bne.n	800449c <Start_Stir+0x134>
 8004482:	4b11      	ldr	r3, [pc, #68]	@ (80044c8 <Start_Stir+0x160>)
 8004484:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	4b0e      	ldr	r3, [pc, #56]	@ (80044c8 <Start_Stir+0x160>)
 800448e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 0208 	bic.w	r2, r2, #8
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	e00c      	b.n	80044b6 <Start_Stir+0x14e>
 800449c:	4b0a      	ldr	r3, [pc, #40]	@ (80044c8 <Start_Stir+0x160>)
 800449e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	4b08      	ldr	r3, [pc, #32]	@ (80044c8 <Start_Stir+0x160>)
 80044a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 0204 	bic.w	r2, r2, #4
 80044b2:	601a      	str	r2, [r3, #0]

}
 80044b4:	bf00      	nop
 80044b6:	bf00      	nop
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	08017af0 	.word	0x08017af0
 80044c4:	24000f58 	.word	0x24000f58
 80044c8:	2400108c 	.word	0x2400108c
 80044cc:	24000d58 	.word	0x24000d58
 80044d0:	40020010 	.word	0x40020010
 80044d4:	40020028 	.word	0x40020028
 80044d8:	40020040 	.word	0x40020040
 80044dc:	40020058 	.word	0x40020058
 80044e0:	40020070 	.word	0x40020070
 80044e4:	40020088 	.word	0x40020088
 80044e8:	400200a0 	.word	0x400200a0
 80044ec:	400200b8 	.word	0x400200b8
 80044f0:	40020410 	.word	0x40020410
 80044f4:	40020428 	.word	0x40020428
 80044f8:	40020440 	.word	0x40020440
 80044fc:	40020458 	.word	0x40020458
 8004500:	40020470 	.word	0x40020470
 8004504:	40020488 	.word	0x40020488
 8004508:	400204a0 	.word	0x400204a0
 800450c:	400204b8 	.word	0x400204b8

08004510 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004516:	4b0a      	ldr	r3, [pc, #40]	@ (8004540 <HAL_MspInit+0x30>)
 8004518:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800451c:	4a08      	ldr	r2, [pc, #32]	@ (8004540 <HAL_MspInit+0x30>)
 800451e:	f043 0302 	orr.w	r3, r3, #2
 8004522:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004526:	4b06      	ldr	r3, [pc, #24]	@ (8004540 <HAL_MspInit+0x30>)
 8004528:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	607b      	str	r3, [r7, #4]
 8004532:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004534:	bf00      	nop
 8004536:	370c      	adds	r7, #12
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr
 8004540:	58024400 	.word	0x58024400

08004544 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004544:	b480      	push	{r7}
 8004546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004548:	bf00      	nop
 800454a:	e7fd      	b.n	8004548 <NMI_Handler+0x4>

0800454c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004550:	bf00      	nop
 8004552:	e7fd      	b.n	8004550 <HardFault_Handler+0x4>

08004554 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004554:	b480      	push	{r7}
 8004556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004558:	bf00      	nop
 800455a:	e7fd      	b.n	8004558 <MemManage_Handler+0x4>

0800455c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004560:	bf00      	nop
 8004562:	e7fd      	b.n	8004560 <BusFault_Handler+0x4>

08004564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004564:	b480      	push	{r7}
 8004566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004568:	bf00      	nop
 800456a:	e7fd      	b.n	8004568 <UsageFault_Handler+0x4>

0800456c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004570:	bf00      	nop
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr

0800457a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800457a:	b480      	push	{r7}
 800457c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800457e:	bf00      	nop
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004588:	b480      	push	{r7}
 800458a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800458c:	bf00      	nop
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr

08004596 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800459a:	f001 fc8d 	bl	8005eb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800459e:	bf00      	nop
 80045a0:	bd80      	pop	{r7, pc}
	...

080045a4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80045a8:	4802      	ldr	r0, [pc, #8]	@ (80045b4 <DMA1_Stream0_IRQHandler+0x10>)
 80045aa:	f004 fe35 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80045ae:	bf00      	nop
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	24001820 	.word	0x24001820

080045b8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80045bc:	4802      	ldr	r0, [pc, #8]	@ (80045c8 <DMA1_Stream1_IRQHandler+0x10>)
 80045be:	f004 fe2b 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80045c2:	bf00      	nop
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	24001898 	.word	0x24001898

080045cc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80045d0:	4802      	ldr	r0, [pc, #8]	@ (80045dc <DMA1_Stream2_IRQHandler+0x10>)
 80045d2:	f004 fe21 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80045d6:	bf00      	nop
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	24001640 	.word	0x24001640

080045e0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80045e4:	4802      	ldr	r0, [pc, #8]	@ (80045f0 <DMA1_Stream3_IRQHandler+0x10>)
 80045e6:	f004 fe17 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80045ea:	bf00      	nop
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	240016b8 	.word	0x240016b8

080045f4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80045f8:	4802      	ldr	r0, [pc, #8]	@ (8004604 <DMA1_Stream4_IRQHandler+0x10>)
 80045fa:	f004 fe0d 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80045fe:	bf00      	nop
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	24001370 	.word	0x24001370

08004608 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800460c:	4802      	ldr	r0, [pc, #8]	@ (8004618 <DMA1_Stream5_IRQHandler+0x10>)
 800460e:	f004 fe03 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004612:	bf00      	nop
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	240013e8 	.word	0x240013e8

0800461c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004620:	4802      	ldr	r0, [pc, #8]	@ (800462c <DMA1_Stream6_IRQHandler+0x10>)
 8004622:	f004 fdf9 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004626:	bf00      	nop
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	24001730 	.word	0x24001730

08004630 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004634:	4802      	ldr	r0, [pc, #8]	@ (8004640 <TIM4_IRQHandler+0x10>)
 8004636:	f00b f846 	bl	800f6c6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800463a:	bf00      	nop
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	24000fac 	.word	0x24000fac

08004644 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004648:	4802      	ldr	r0, [pc, #8]	@ (8004654 <USART1_IRQHandler+0x10>)
 800464a:	f00c f98f 	bl	801096c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800464e:	bf00      	nop
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	240011b4 	.word	0x240011b4

08004658 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800465c:	4802      	ldr	r0, [pc, #8]	@ (8004668 <USART3_IRQHandler+0x10>)
 800465e:	f00c f985 	bl	801096c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004662:	bf00      	nop
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	24001248 	.word	0x24001248

0800466c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004670:	4802      	ldr	r0, [pc, #8]	@ (800467c <DMA1_Stream7_IRQHandler+0x10>)
 8004672:	f004 fdd1 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8004676:	bf00      	nop
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	240017a8 	.word	0x240017a8

08004680 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004684:	4802      	ldr	r0, [pc, #8]	@ (8004690 <UART4_IRQHandler+0x10>)
 8004686:	f00c f971 	bl	801096c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800468a:	bf00      	nop
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	24000ff8 	.word	0x24000ff8

08004694 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 8004698:	4802      	ldr	r0, [pc, #8]	@ (80046a4 <DMA2_Stream0_IRQHandler+0x10>)
 800469a:	f004 fdbd 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800469e:	bf00      	nop
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	24001460 	.word	0x24001460

080046a8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 80046ac:	4802      	ldr	r0, [pc, #8]	@ (80046b8 <DMA2_Stream1_IRQHandler+0x10>)
 80046ae:	f004 fdb3 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80046b2:	bf00      	nop
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	240014d8 	.word	0x240014d8

080046bc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 80046c0:	4802      	ldr	r0, [pc, #8]	@ (80046cc <DMA2_Stream2_IRQHandler+0x10>)
 80046c2:	f004 fda9 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80046c6:	bf00      	nop
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	24001550 	.word	0x24001550

080046d0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_tx);
 80046d4:	4802      	ldr	r0, [pc, #8]	@ (80046e0 <DMA2_Stream3_IRQHandler+0x10>)
 80046d6:	f004 fd9f 	bl	8009218 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80046da:	bf00      	nop
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	240015c8 	.word	0x240015c8

080046e4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80046e8:	4802      	ldr	r0, [pc, #8]	@ (80046f4 <USART6_IRQHandler+0x10>)
 80046ea:	f00c f93f 	bl	801096c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80046ee:	bf00      	nop
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	240012dc 	.word	0x240012dc

080046f8 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80046fc:	4802      	ldr	r0, [pc, #8]	@ (8004708 <UART7_IRQHandler+0x10>)
 80046fe:	f00c f935 	bl	801096c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8004702:	bf00      	nop
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	2400108c 	.word	0x2400108c

0800470c <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8004710:	4802      	ldr	r0, [pc, #8]	@ (800471c <UART8_IRQHandler+0x10>)
 8004712:	f00c f92b 	bl	801096c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 8004716:	bf00      	nop
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	24001120 	.word	0x24001120

08004720 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
  return 1;
 8004724:	2301      	movs	r3, #1
}
 8004726:	4618      	mov	r0, r3
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <_kill>:

int _kill(int pid, int sig)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b082      	sub	sp, #8
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800473a:	f00f f943 	bl	80139c4 <__errno>
 800473e:	4603      	mov	r3, r0
 8004740:	2216      	movs	r2, #22
 8004742:	601a      	str	r2, [r3, #0]
  return -1;
 8004744:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004748:	4618      	mov	r0, r3
 800474a:	3708      	adds	r7, #8
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <_exit>:

void _exit (int status)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004758:	f04f 31ff 	mov.w	r1, #4294967295
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f7ff ffe7 	bl	8004730 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004762:	bf00      	nop
 8004764:	e7fd      	b.n	8004762 <_exit+0x12>

08004766 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b086      	sub	sp, #24
 800476a:	af00      	add	r7, sp, #0
 800476c:	60f8      	str	r0, [r7, #12]
 800476e:	60b9      	str	r1, [r7, #8]
 8004770:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004772:	2300      	movs	r3, #0
 8004774:	617b      	str	r3, [r7, #20]
 8004776:	e00a      	b.n	800478e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004778:	f3af 8000 	nop.w
 800477c:	4601      	mov	r1, r0
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	1c5a      	adds	r2, r3, #1
 8004782:	60ba      	str	r2, [r7, #8]
 8004784:	b2ca      	uxtb	r2, r1
 8004786:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	3301      	adds	r3, #1
 800478c:	617b      	str	r3, [r7, #20]
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	429a      	cmp	r2, r3
 8004794:	dbf0      	blt.n	8004778 <_read+0x12>
  }

  return len;
 8004796:	687b      	ldr	r3, [r7, #4]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3718      	adds	r7, #24
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80047a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80047c8:	605a      	str	r2, [r3, #4]
  return 0;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <_isatty>:

int _isatty(int file)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80047e0:	2301      	movs	r3, #1
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	370c      	adds	r7, #12
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b085      	sub	sp, #20
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	60f8      	str	r0, [r7, #12]
 80047f6:	60b9      	str	r1, [r7, #8]
 80047f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80047fa:	2300      	movs	r3, #0
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3714      	adds	r7, #20
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004810:	4a14      	ldr	r2, [pc, #80]	@ (8004864 <_sbrk+0x5c>)
 8004812:	4b15      	ldr	r3, [pc, #84]	@ (8004868 <_sbrk+0x60>)
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800481c:	4b13      	ldr	r3, [pc, #76]	@ (800486c <_sbrk+0x64>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d102      	bne.n	800482a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004824:	4b11      	ldr	r3, [pc, #68]	@ (800486c <_sbrk+0x64>)
 8004826:	4a12      	ldr	r2, [pc, #72]	@ (8004870 <_sbrk+0x68>)
 8004828:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800482a:	4b10      	ldr	r3, [pc, #64]	@ (800486c <_sbrk+0x64>)
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4413      	add	r3, r2
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	429a      	cmp	r2, r3
 8004836:	d207      	bcs.n	8004848 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004838:	f00f f8c4 	bl	80139c4 <__errno>
 800483c:	4603      	mov	r3, r0
 800483e:	220c      	movs	r2, #12
 8004840:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004842:	f04f 33ff 	mov.w	r3, #4294967295
 8004846:	e009      	b.n	800485c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004848:	4b08      	ldr	r3, [pc, #32]	@ (800486c <_sbrk+0x64>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800484e:	4b07      	ldr	r3, [pc, #28]	@ (800486c <_sbrk+0x64>)
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4413      	add	r3, r2
 8004856:	4a05      	ldr	r2, [pc, #20]	@ (800486c <_sbrk+0x64>)
 8004858:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800485a:	68fb      	ldr	r3, [r7, #12]
}
 800485c:	4618      	mov	r0, r3
 800485e:	3718      	adds	r7, #24
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	24080000 	.word	0x24080000
 8004868:	00000400 	.word	0x00000400
 800486c:	24000f5c 	.word	0x24000f5c
 8004870:	24001a60 	.word	0x24001a60

08004874 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004874:	b480      	push	{r7}
 8004876:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004878:	4b43      	ldr	r3, [pc, #268]	@ (8004988 <SystemInit+0x114>)
 800487a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800487e:	4a42      	ldr	r2, [pc, #264]	@ (8004988 <SystemInit+0x114>)
 8004880:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004884:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004888:	4b40      	ldr	r3, [pc, #256]	@ (800498c <SystemInit+0x118>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 030f 	and.w	r3, r3, #15
 8004890:	2b06      	cmp	r3, #6
 8004892:	d807      	bhi.n	80048a4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004894:	4b3d      	ldr	r3, [pc, #244]	@ (800498c <SystemInit+0x118>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f023 030f 	bic.w	r3, r3, #15
 800489c:	4a3b      	ldr	r2, [pc, #236]	@ (800498c <SystemInit+0x118>)
 800489e:	f043 0307 	orr.w	r3, r3, #7
 80048a2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80048a4:	4b3a      	ldr	r3, [pc, #232]	@ (8004990 <SystemInit+0x11c>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a39      	ldr	r2, [pc, #228]	@ (8004990 <SystemInit+0x11c>)
 80048aa:	f043 0301 	orr.w	r3, r3, #1
 80048ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80048b0:	4b37      	ldr	r3, [pc, #220]	@ (8004990 <SystemInit+0x11c>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80048b6:	4b36      	ldr	r3, [pc, #216]	@ (8004990 <SystemInit+0x11c>)
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	4935      	ldr	r1, [pc, #212]	@ (8004990 <SystemInit+0x11c>)
 80048bc:	4b35      	ldr	r3, [pc, #212]	@ (8004994 <SystemInit+0x120>)
 80048be:	4013      	ands	r3, r2
 80048c0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80048c2:	4b32      	ldr	r3, [pc, #200]	@ (800498c <SystemInit+0x118>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0308 	and.w	r3, r3, #8
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d007      	beq.n	80048de <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80048ce:	4b2f      	ldr	r3, [pc, #188]	@ (800498c <SystemInit+0x118>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f023 030f 	bic.w	r3, r3, #15
 80048d6:	4a2d      	ldr	r2, [pc, #180]	@ (800498c <SystemInit+0x118>)
 80048d8:	f043 0307 	orr.w	r3, r3, #7
 80048dc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80048de:	4b2c      	ldr	r3, [pc, #176]	@ (8004990 <SystemInit+0x11c>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80048e4:	4b2a      	ldr	r3, [pc, #168]	@ (8004990 <SystemInit+0x11c>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80048ea:	4b29      	ldr	r3, [pc, #164]	@ (8004990 <SystemInit+0x11c>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80048f0:	4b27      	ldr	r3, [pc, #156]	@ (8004990 <SystemInit+0x11c>)
 80048f2:	4a29      	ldr	r2, [pc, #164]	@ (8004998 <SystemInit+0x124>)
 80048f4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80048f6:	4b26      	ldr	r3, [pc, #152]	@ (8004990 <SystemInit+0x11c>)
 80048f8:	4a28      	ldr	r2, [pc, #160]	@ (800499c <SystemInit+0x128>)
 80048fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80048fc:	4b24      	ldr	r3, [pc, #144]	@ (8004990 <SystemInit+0x11c>)
 80048fe:	4a28      	ldr	r2, [pc, #160]	@ (80049a0 <SystemInit+0x12c>)
 8004900:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004902:	4b23      	ldr	r3, [pc, #140]	@ (8004990 <SystemInit+0x11c>)
 8004904:	2200      	movs	r2, #0
 8004906:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004908:	4b21      	ldr	r3, [pc, #132]	@ (8004990 <SystemInit+0x11c>)
 800490a:	4a25      	ldr	r2, [pc, #148]	@ (80049a0 <SystemInit+0x12c>)
 800490c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800490e:	4b20      	ldr	r3, [pc, #128]	@ (8004990 <SystemInit+0x11c>)
 8004910:	2200      	movs	r2, #0
 8004912:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004914:	4b1e      	ldr	r3, [pc, #120]	@ (8004990 <SystemInit+0x11c>)
 8004916:	4a22      	ldr	r2, [pc, #136]	@ (80049a0 <SystemInit+0x12c>)
 8004918:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800491a:	4b1d      	ldr	r3, [pc, #116]	@ (8004990 <SystemInit+0x11c>)
 800491c:	2200      	movs	r2, #0
 800491e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004920:	4b1b      	ldr	r3, [pc, #108]	@ (8004990 <SystemInit+0x11c>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a1a      	ldr	r2, [pc, #104]	@ (8004990 <SystemInit+0x11c>)
 8004926:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800492a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800492c:	4b18      	ldr	r3, [pc, #96]	@ (8004990 <SystemInit+0x11c>)
 800492e:	2200      	movs	r2, #0
 8004930:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004932:	4b1c      	ldr	r3, [pc, #112]	@ (80049a4 <SystemInit+0x130>)
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	4b1c      	ldr	r3, [pc, #112]	@ (80049a8 <SystemInit+0x134>)
 8004938:	4013      	ands	r3, r2
 800493a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800493e:	d202      	bcs.n	8004946 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004940:	4b1a      	ldr	r3, [pc, #104]	@ (80049ac <SystemInit+0x138>)
 8004942:	2201      	movs	r2, #1
 8004944:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004946:	4b12      	ldr	r3, [pc, #72]	@ (8004990 <SystemInit+0x11c>)
 8004948:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800494c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004950:	2b00      	cmp	r3, #0
 8004952:	d113      	bne.n	800497c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004954:	4b0e      	ldr	r3, [pc, #56]	@ (8004990 <SystemInit+0x11c>)
 8004956:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800495a:	4a0d      	ldr	r2, [pc, #52]	@ (8004990 <SystemInit+0x11c>)
 800495c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004960:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004964:	4b12      	ldr	r3, [pc, #72]	@ (80049b0 <SystemInit+0x13c>)
 8004966:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800496a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800496c:	4b08      	ldr	r3, [pc, #32]	@ (8004990 <SystemInit+0x11c>)
 800496e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004972:	4a07      	ldr	r2, [pc, #28]	@ (8004990 <SystemInit+0x11c>)
 8004974:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004978:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800497c:	bf00      	nop
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	e000ed00 	.word	0xe000ed00
 800498c:	52002000 	.word	0x52002000
 8004990:	58024400 	.word	0x58024400
 8004994:	eaf6ed7f 	.word	0xeaf6ed7f
 8004998:	02020200 	.word	0x02020200
 800499c:	01ff0000 	.word	0x01ff0000
 80049a0:	01010280 	.word	0x01010280
 80049a4:	5c001000 	.word	0x5c001000
 80049a8:	ffff0000 	.word	0xffff0000
 80049ac:	51008108 	.word	0x51008108
 80049b0:	52004000 	.word	0x52004000

080049b4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80049b8:	4b09      	ldr	r3, [pc, #36]	@ (80049e0 <ExitRun0Mode+0x2c>)
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	4a08      	ldr	r2, [pc, #32]	@ (80049e0 <ExitRun0Mode+0x2c>)
 80049be:	f043 0302 	orr.w	r3, r3, #2
 80049c2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80049c4:	bf00      	nop
 80049c6:	4b06      	ldr	r3, [pc, #24]	@ (80049e0 <ExitRun0Mode+0x2c>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d0f9      	beq.n	80049c6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80049d2:	bf00      	nop
 80049d4:	bf00      	nop
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	58024800 	.word	0x58024800

080049e4 <Read_Temperature>:
void TempSensor_Init(void) {
    HAL_ADC_Start(&hadc2);
}

// 改进的温度读取函数
float Read_Temperature(void) {
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc2);
 80049ea:	4850      	ldr	r0, [pc, #320]	@ (8004b2c <Read_Temperature+0x148>)
 80049ec:	f001 febc 	bl	8006768 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc2, 100) != HAL_OK) {
 80049f0:	2164      	movs	r1, #100	@ 0x64
 80049f2:	484e      	ldr	r0, [pc, #312]	@ (8004b2c <Read_Temperature+0x148>)
 80049f4:	f001 ffb6 	bl	8006964 <HAL_ADC_PollForConversion>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d004      	beq.n	8004a08 <Read_Temperature+0x24>
        HAL_ADC_Stop(&hadc2);
 80049fe:	484b      	ldr	r0, [pc, #300]	@ (8004b2c <Read_Temperature+0x148>)
 8004a00:	f001 ff7c 	bl	80068fc <HAL_ADC_Stop>
        return -100.0f;
 8004a04:	4b4a      	ldr	r3, [pc, #296]	@ (8004b30 <Read_Temperature+0x14c>)
 8004a06:	e089      	b.n	8004b1c <Read_Temperature+0x138>
    }

    uint32_t raw = HAL_ADC_GetValue(&hadc2);
 8004a08:	4848      	ldr	r0, [pc, #288]	@ (8004b2c <Read_Temperature+0x148>)
 8004a0a:	f002 f89f 	bl	8006b4c <HAL_ADC_GetValue>
 8004a0e:	6138      	str	r0, [r7, #16]

    // 简化滤波：只使用一阶低通滤波，减少滞后
    static float temp_filt = 25.0f;
    float Vadc = ((float)raw / 65535.0f) * VREF;
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	ee07 3a90 	vmov	s15, r3
 8004a16:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a1a:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004b34 <Read_Temperature+0x150>
 8004a1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a22:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8004b38 <Read_Temperature+0x154>
 8004a26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a2a:	edc7 7a03 	vstr	s15, [r7, #12]

    if (Vadc <= 0.001f || Vadc >= VREF - 0.001f) {
 8004a2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a32:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8004b3c <Read_Temperature+0x158>
 8004a36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a3e:	d908      	bls.n	8004a52 <Read_Temperature+0x6e>
 8004a40:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a44:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8004b40 <Read_Temperature+0x15c>
 8004a48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a50:	db04      	blt.n	8004a5c <Read_Temperature+0x78>
        HAL_ADC_Stop(&hadc2);
 8004a52:	4836      	ldr	r0, [pc, #216]	@ (8004b2c <Read_Temperature+0x148>)
 8004a54:	f001 ff52 	bl	80068fc <HAL_ADC_Stop>
        return -100.0f;
 8004a58:	4b35      	ldr	r3, [pc, #212]	@ (8004b30 <Read_Temperature+0x14c>)
 8004a5a:	e05f      	b.n	8004b1c <Read_Temperature+0x138>
    }

    // NTC计算
    float Rntc = R_PULL * (Vadc / (VREF - Vadc));
 8004a5c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8004b38 <Read_Temperature+0x154>
 8004a60:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004a68:	edd7 6a03 	vldr	s13, [r7, #12]
 8004a6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a70:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8004b44 <Read_Temperature+0x160>
 8004a74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a78:	edc7 7a02 	vstr	s15, [r7, #8]
    float invT = (1.0f / T0) + (1.0f / BETA) * logf(Rntc / R0);
 8004a7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a80:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8004b44 <Read_Temperature+0x160>
 8004a84:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004a88:	eeb0 0a47 	vmov.f32	s0, s14
 8004a8c:	f012 fa36 	bl	8016efc <logf>
 8004a90:	eef0 7a40 	vmov.f32	s15, s0
 8004a94:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8004b48 <Read_Temperature+0x164>
 8004a98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a9c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8004b4c <Read_Temperature+0x168>
 8004aa0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004aa4:	edc7 7a01 	vstr	s15, [r7, #4]
    float Tc = (1.0f / invT) - 273.15f;
 8004aa8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004aac:	ed97 7a01 	vldr	s14, [r7, #4]
 8004ab0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ab4:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8004b50 <Read_Temperature+0x16c>
 8004ab8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004abc:	edc7 7a05 	vstr	s15, [r7, #20]

    // 温度范围限制
    if (Tc < -20.0f) Tc = -20.0f;
 8004ac0:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ac4:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 8004ac8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004acc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ad0:	d501      	bpl.n	8004ad6 <Read_Temperature+0xf2>
 8004ad2:	4b20      	ldr	r3, [pc, #128]	@ (8004b54 <Read_Temperature+0x170>)
 8004ad4:	617b      	str	r3, [r7, #20]
    if (Tc > 150.0f) Tc = 150.0f;
 8004ad6:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ada:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8004b58 <Read_Temperature+0x174>
 8004ade:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ae6:	dd01      	ble.n	8004aec <Read_Temperature+0x108>
 8004ae8:	4b1c      	ldr	r3, [pc, #112]	@ (8004b5c <Read_Temperature+0x178>)
 8004aea:	617b      	str	r3, [r7, #20]

    // 温和的一阶低通滤波（系数0.2，响应更快）
    temp_filt += (Tc - temp_filt) * 0.2f;
 8004aec:	4b1c      	ldr	r3, [pc, #112]	@ (8004b60 <Read_Temperature+0x17c>)
 8004aee:	edd3 7a00 	vldr	s15, [r3]
 8004af2:	ed97 7a05 	vldr	s14, [r7, #20]
 8004af6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004afa:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8004b64 <Read_Temperature+0x180>
 8004afe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004b02:	4b17      	ldr	r3, [pc, #92]	@ (8004b60 <Read_Temperature+0x17c>)
 8004b04:	edd3 7a00 	vldr	s15, [r3]
 8004b08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b0c:	4b14      	ldr	r3, [pc, #80]	@ (8004b60 <Read_Temperature+0x17c>)
 8004b0e:	edc3 7a00 	vstr	s15, [r3]

    HAL_ADC_Stop(&hadc2);
 8004b12:	4806      	ldr	r0, [pc, #24]	@ (8004b2c <Read_Temperature+0x148>)
 8004b14:	f001 fef2 	bl	80068fc <HAL_ADC_Stop>
    return temp_filt;
 8004b18:	4b11      	ldr	r3, [pc, #68]	@ (8004b60 <Read_Temperature+0x17c>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
}
 8004b1c:	ee07 3a90 	vmov	s15, r3
 8004b20:	eeb0 0a67 	vmov.f32	s0, s15
 8004b24:	3718      	adds	r7, #24
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	240002ac 	.word	0x240002ac
 8004b30:	c2c80000 	.word	0xc2c80000
 8004b34:	477fff00 	.word	0x477fff00
 8004b38:	40533333 	.word	0x40533333
 8004b3c:	3a83126f 	.word	0x3a83126f
 8004b40:	405322d1 	.word	0x405322d1
 8004b44:	461c4000 	.word	0x461c4000
 8004b48:	3984bb2c 	.word	0x3984bb2c
 8004b4c:	3b5bcf0f 	.word	0x3b5bcf0f
 8004b50:	43889333 	.word	0x43889333
 8004b54:	c1a00000 	.word	0xc1a00000
 8004b58:	43160000 	.word	0x43160000
 8004b5c:	43160000 	.word	0x43160000
 8004b60:	24000030 	.word	0x24000030
 8004b64:	3e4ccccd 	.word	0x3e4ccccd

08004b68 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b09a      	sub	sp, #104	@ 0x68
 8004b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b6e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004b72:	2200      	movs	r2, #0
 8004b74:	601a      	str	r2, [r3, #0]
 8004b76:	605a      	str	r2, [r3, #4]
 8004b78:	609a      	str	r2, [r3, #8]
 8004b7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b7c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]
 8004b84:	605a      	str	r2, [r3, #4]
 8004b86:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004b88:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	605a      	str	r2, [r3, #4]
 8004b92:	609a      	str	r2, [r3, #8]
 8004b94:	60da      	str	r2, [r3, #12]
 8004b96:	611a      	str	r2, [r3, #16]
 8004b98:	615a      	str	r2, [r3, #20]
 8004b9a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004b9c:	1d3b      	adds	r3, r7, #4
 8004b9e:	222c      	movs	r2, #44	@ 0x2c
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f00e febc 	bl	8013920 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004ba8:	4b42      	ldr	r3, [pc, #264]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004baa:	4a43      	ldr	r2, [pc, #268]	@ (8004cb8 <MX_TIM1_Init+0x150>)
 8004bac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 8004bae:	4b41      	ldr	r3, [pc, #260]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004bb0:	223f      	movs	r2, #63	@ 0x3f
 8004bb2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bb4:	4b3f      	ldr	r3, [pc, #252]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8004bba:	4b3e      	ldr	r3, [pc, #248]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004bbc:	2263      	movs	r2, #99	@ 0x63
 8004bbe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004bc0:	4b3c      	ldr	r3, [pc, #240]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004bc6:	4b3b      	ldr	r3, [pc, #236]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004bc8:	2200      	movs	r2, #0
 8004bca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004bcc:	4b39      	ldr	r3, [pc, #228]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004bce:	2200      	movs	r2, #0
 8004bd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004bd2:	4838      	ldr	r0, [pc, #224]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004bd4:	f00a fc4f 	bl	800f476 <HAL_TIM_Base_Init>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d001      	beq.n	8004be2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004bde:	f7fd fc5e 	bl	800249e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004be2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004be6:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004be8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004bec:	4619      	mov	r1, r3
 8004bee:	4831      	ldr	r0, [pc, #196]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004bf0:	f00a ff84 	bl	800fafc <HAL_TIM_ConfigClockSource>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004bfa:	f7fd fc50 	bl	800249e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004bfe:	482d      	ldr	r0, [pc, #180]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004c00:	f00a fd00 	bl	800f604 <HAL_TIM_PWM_Init>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004c0a:	f7fd fc48 	bl	800249e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004c12:	2300      	movs	r3, #0
 8004c14:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c16:	2300      	movs	r3, #0
 8004c18:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004c1a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004c1e:	4619      	mov	r1, r3
 8004c20:	4824      	ldr	r0, [pc, #144]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004c22:	f00b fca9 	bl	8010578 <HAL_TIMEx_MasterConfigSynchronization>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d001      	beq.n	8004c30 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8004c2c:	f7fd fc37 	bl	800249e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004c30:	2360      	movs	r3, #96	@ 0x60
 8004c32:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 65534;
 8004c34:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8004c38:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004c42:	2300      	movs	r3, #0
 8004c44:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004c46:	2300      	movs	r3, #0
 8004c48:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004c4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004c4e:	220c      	movs	r2, #12
 8004c50:	4619      	mov	r1, r3
 8004c52:	4818      	ldr	r0, [pc, #96]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004c54:	f00a fe3e 	bl	800f8d4 <HAL_TIM_PWM_ConfigChannel>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8004c5e:	f7fd fc1e 	bl	800249e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004c62:	2300      	movs	r3, #0
 8004c64:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004c66:	2300      	movs	r3, #0
 8004c68:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004c72:	2300      	movs	r3, #0
 8004c74:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004c76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004c7a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004c80:	2300      	movs	r3, #0
 8004c82:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004c84:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c88:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004c92:	1d3b      	adds	r3, r7, #4
 8004c94:	4619      	mov	r1, r3
 8004c96:	4807      	ldr	r0, [pc, #28]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004c98:	f00b fcfc 	bl	8010694 <HAL_TIMEx_ConfigBreakDeadTime>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d001      	beq.n	8004ca6 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8004ca2:	f7fd fbfc 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004ca6:	4803      	ldr	r0, [pc, #12]	@ (8004cb4 <MX_TIM1_Init+0x14c>)
 8004ca8:	f000 f896 	bl	8004dd8 <HAL_TIM_MspPostInit>

}
 8004cac:	bf00      	nop
 8004cae:	3768      	adds	r7, #104	@ 0x68
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	24000f60 	.word	0x24000f60
 8004cb8:	40010000 	.word	0x40010000

08004cbc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b088      	sub	sp, #32
 8004cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004cc2:	f107 0310 	add.w	r3, r7, #16
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	601a      	str	r2, [r3, #0]
 8004cca:	605a      	str	r2, [r3, #4]
 8004ccc:	609a      	str	r2, [r3, #8]
 8004cce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004cd0:	1d3b      	adds	r3, r7, #4
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	601a      	str	r2, [r3, #0]
 8004cd6:	605a      	str	r2, [r3, #4]
 8004cd8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004cda:	4b1d      	ldr	r3, [pc, #116]	@ (8004d50 <MX_TIM4_Init+0x94>)
 8004cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8004d54 <MX_TIM4_Init+0x98>)
 8004cde:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64-1;
 8004ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8004d50 <MX_TIM4_Init+0x94>)
 8004ce2:	223f      	movs	r2, #63	@ 0x3f
 8004ce4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8004d50 <MX_TIM4_Init+0x94>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004cec:	4b18      	ldr	r3, [pc, #96]	@ (8004d50 <MX_TIM4_Init+0x94>)
 8004cee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004cf2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cf4:	4b16      	ldr	r3, [pc, #88]	@ (8004d50 <MX_TIM4_Init+0x94>)
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cfa:	4b15      	ldr	r3, [pc, #84]	@ (8004d50 <MX_TIM4_Init+0x94>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004d00:	4813      	ldr	r0, [pc, #76]	@ (8004d50 <MX_TIM4_Init+0x94>)
 8004d02:	f00a fbb8 	bl	800f476 <HAL_TIM_Base_Init>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d001      	beq.n	8004d10 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004d0c:	f7fd fbc7 	bl	800249e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d14:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004d16:	f107 0310 	add.w	r3, r7, #16
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	480c      	ldr	r0, [pc, #48]	@ (8004d50 <MX_TIM4_Init+0x94>)
 8004d1e:	f00a feed 	bl	800fafc <HAL_TIM_ConfigClockSource>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d001      	beq.n	8004d2c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8004d28:	f7fd fbb9 	bl	800249e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d30:	2300      	movs	r3, #0
 8004d32:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004d34:	1d3b      	adds	r3, r7, #4
 8004d36:	4619      	mov	r1, r3
 8004d38:	4805      	ldr	r0, [pc, #20]	@ (8004d50 <MX_TIM4_Init+0x94>)
 8004d3a:	f00b fc1d 	bl	8010578 <HAL_TIMEx_MasterConfigSynchronization>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8004d44:	f7fd fbab 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004d48:	bf00      	nop
 8004d4a:	3720      	adds	r7, #32
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	24000fac 	.word	0x24000fac
 8004d54:	40000800 	.word	0x40000800

08004d58 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b084      	sub	sp, #16
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a19      	ldr	r2, [pc, #100]	@ (8004dcc <HAL_TIM_Base_MspInit+0x74>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d10f      	bne.n	8004d8a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004d6a:	4b19      	ldr	r3, [pc, #100]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x78>)
 8004d6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d70:	4a17      	ldr	r2, [pc, #92]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x78>)
 8004d72:	f043 0301 	orr.w	r3, r3, #1
 8004d76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004d7a:	4b15      	ldr	r3, [pc, #84]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x78>)
 8004d7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d80:	f003 0301 	and.w	r3, r3, #1
 8004d84:	60fb      	str	r3, [r7, #12]
 8004d86:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004d88:	e01b      	b.n	8004dc2 <HAL_TIM_Base_MspInit+0x6a>
  else if(tim_baseHandle->Instance==TIM4)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a11      	ldr	r2, [pc, #68]	@ (8004dd4 <HAL_TIM_Base_MspInit+0x7c>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d116      	bne.n	8004dc2 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004d94:	4b0e      	ldr	r3, [pc, #56]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x78>)
 8004d96:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d9a:	4a0d      	ldr	r2, [pc, #52]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x78>)
 8004d9c:	f043 0304 	orr.w	r3, r3, #4
 8004da0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004da4:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x78>)
 8004da6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004daa:	f003 0304 	and.w	r3, r3, #4
 8004dae:	60bb      	str	r3, [r7, #8]
 8004db0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004db2:	2200      	movs	r2, #0
 8004db4:	2100      	movs	r1, #0
 8004db6:	201e      	movs	r0, #30
 8004db8:	f002 fe57 	bl	8007a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004dbc:	201e      	movs	r0, #30
 8004dbe:	f002 fe6e 	bl	8007a9e <HAL_NVIC_EnableIRQ>
}
 8004dc2:	bf00      	nop
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	40010000 	.word	0x40010000
 8004dd0:	58024400 	.word	0x58024400
 8004dd4:	40000800 	.word	0x40000800

08004dd8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b088      	sub	sp, #32
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de0:	f107 030c 	add.w	r3, r7, #12
 8004de4:	2200      	movs	r2, #0
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	605a      	str	r2, [r3, #4]
 8004dea:	609a      	str	r2, [r3, #8]
 8004dec:	60da      	str	r2, [r3, #12]
 8004dee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a13      	ldr	r2, [pc, #76]	@ (8004e44 <HAL_TIM_MspPostInit+0x6c>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d11f      	bne.n	8004e3a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004dfa:	4b13      	ldr	r3, [pc, #76]	@ (8004e48 <HAL_TIM_MspPostInit+0x70>)
 8004dfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e00:	4a11      	ldr	r2, [pc, #68]	@ (8004e48 <HAL_TIM_MspPostInit+0x70>)
 8004e02:	f043 0310 	orr.w	r3, r3, #16
 8004e06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8004e48 <HAL_TIM_MspPostInit+0x70>)
 8004e0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e10:	f003 0310 	and.w	r3, r3, #16
 8004e14:	60bb      	str	r3, [r7, #8]
 8004e16:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004e18:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004e1c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e1e:	2302      	movs	r3, #2
 8004e20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e22:	2300      	movs	r3, #0
 8004e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e26:	2300      	movs	r3, #0
 8004e28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004e2e:	f107 030c 	add.w	r3, r7, #12
 8004e32:	4619      	mov	r1, r3
 8004e34:	4805      	ldr	r0, [pc, #20]	@ (8004e4c <HAL_TIM_MspPostInit+0x74>)
 8004e36:	f005 fd01 	bl	800a83c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004e3a:	bf00      	nop
 8004e3c:	3720      	adds	r7, #32
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	40010000 	.word	0x40010000
 8004e48:	58024400 	.word	0x58024400
 8004e4c:	58021000 	.word	0x58021000

08004e50 <HAL_UARTEx_RxEventCallback>:
#include "usart.h"

/* USER CODE BEGIN 0 */

// 串口接收完成回调
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	460b      	mov	r3, r1
 8004e5a:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART6)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a17      	ldr	r2, [pc, #92]	@ (8004ec0 <HAL_UARTEx_RxEventCallback+0x70>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d103      	bne.n	8004e6e <HAL_UARTEx_RxEventCallback+0x1e>
	    {
		    rx_pump_flag = 1;
 8004e66:	4b17      	ldr	r3, [pc, #92]	@ (8004ec4 <HAL_UARTEx_RxEventCallback+0x74>)
 8004e68:	2201      	movs	r2, #1
 8004e6a:	701a      	strb	r2, [r3, #0]
        	 rx_ox_flag = 1;
            }
    else if (huart->Instance == UART8) {
           	 rx_pt100_flag = 1;
               }
}
 8004e6c:	e022      	b.n	8004eb4 <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == USART3) {
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a15      	ldr	r2, [pc, #84]	@ (8004ec8 <HAL_UARTEx_RxEventCallback+0x78>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d103      	bne.n	8004e80 <HAL_UARTEx_RxEventCallback+0x30>
    	     rx_ph_flag = 1;
 8004e78:	4b14      	ldr	r3, [pc, #80]	@ (8004ecc <HAL_UARTEx_RxEventCallback+0x7c>)
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	701a      	strb	r2, [r3, #0]
}
 8004e7e:	e019      	b.n	8004eb4 <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART7) {
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a12      	ldr	r2, [pc, #72]	@ (8004ed0 <HAL_UARTEx_RxEventCallback+0x80>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d103      	bne.n	8004e92 <HAL_UARTEx_RxEventCallback+0x42>
    	    rx_stir_flag = 1;
 8004e8a:	4b12      	ldr	r3, [pc, #72]	@ (8004ed4 <HAL_UARTEx_RxEventCallback+0x84>)
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	701a      	strb	r2, [r3, #0]
}
 8004e90:	e010      	b.n	8004eb4 <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART4) {
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a10      	ldr	r2, [pc, #64]	@ (8004ed8 <HAL_UARTEx_RxEventCallback+0x88>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d103      	bne.n	8004ea4 <HAL_UARTEx_RxEventCallback+0x54>
        	 rx_ox_flag = 1;
 8004e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8004edc <HAL_UARTEx_RxEventCallback+0x8c>)
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	701a      	strb	r2, [r3, #0]
}
 8004ea2:	e007      	b.n	8004eb4 <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART8) {
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a0d      	ldr	r2, [pc, #52]	@ (8004ee0 <HAL_UARTEx_RxEventCallback+0x90>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d102      	bne.n	8004eb4 <HAL_UARTEx_RxEventCallback+0x64>
           	 rx_pt100_flag = 1;
 8004eae:	4b0d      	ldr	r3, [pc, #52]	@ (8004ee4 <HAL_UARTEx_RxEventCallback+0x94>)
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	701a      	strb	r2, [r3, #0]
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr
 8004ec0:	40011400 	.word	0x40011400
 8004ec4:	24000ccd 	.word	0x24000ccd
 8004ec8:	40004800 	.word	0x40004800
 8004ecc:	240008b0 	.word	0x240008b0
 8004ed0:	40007800 	.word	0x40007800
 8004ed4:	24000f59 	.word	0x24000f59
 8004ed8:	40004c00 	.word	0x40004c00
 8004edc:	2400069d 	.word	0x2400069d
 8004ee0:	40007c00 	.word	0x40007c00
 8004ee4:	24000ac4 	.word	0x24000ac4

08004ee8 <HAL_UART_TxCpltCallback>:

// ================= 发送完成回调 =================
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8004f68 <HAL_UART_TxCpltCallback+0x80>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d103      	bne.n	8004f02 <HAL_UART_TxCpltCallback+0x1a>
    {
        tx_pump_flag = 1;
 8004efa:	4b1c      	ldr	r3, [pc, #112]	@ (8004f6c <HAL_UART_TxCpltCallback+0x84>)
 8004efc:	2201      	movs	r2, #1
 8004efe:	701a      	strb	r2, [r3, #0]
    else if(huart->Instance == USART1)
    {
        tx_busy = 0;  // 标记空闲
    }

}
 8004f00:	e02e      	b.n	8004f60 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == USART3)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a1a      	ldr	r2, [pc, #104]	@ (8004f70 <HAL_UART_TxCpltCallback+0x88>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d103      	bne.n	8004f14 <HAL_UART_TxCpltCallback+0x2c>
            tx_ph_flag = 1;
 8004f0c:	4b19      	ldr	r3, [pc, #100]	@ (8004f74 <HAL_UART_TxCpltCallback+0x8c>)
 8004f0e:	2201      	movs	r2, #1
 8004f10:	701a      	strb	r2, [r3, #0]
}
 8004f12:	e025      	b.n	8004f60 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART7)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a17      	ldr	r2, [pc, #92]	@ (8004f78 <HAL_UART_TxCpltCallback+0x90>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d103      	bne.n	8004f26 <HAL_UART_TxCpltCallback+0x3e>
                tx_stir_flag = 1;
 8004f1e:	4b17      	ldr	r3, [pc, #92]	@ (8004f7c <HAL_UART_TxCpltCallback+0x94>)
 8004f20:	2201      	movs	r2, #1
 8004f22:	701a      	strb	r2, [r3, #0]
}
 8004f24:	e01c      	b.n	8004f60 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART4)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a15      	ldr	r2, [pc, #84]	@ (8004f80 <HAL_UART_TxCpltCallback+0x98>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d103      	bne.n	8004f38 <HAL_UART_TxCpltCallback+0x50>
                    tx_ox_flag = 1;
 8004f30:	4b14      	ldr	r3, [pc, #80]	@ (8004f84 <HAL_UART_TxCpltCallback+0x9c>)
 8004f32:	2201      	movs	r2, #1
 8004f34:	701a      	strb	r2, [r3, #0]
}
 8004f36:	e013      	b.n	8004f60 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART8)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a12      	ldr	r2, [pc, #72]	@ (8004f88 <HAL_UART_TxCpltCallback+0xa0>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d106      	bne.n	8004f50 <HAL_UART_TxCpltCallback+0x68>
                        tx_pt100_flag = 1;
 8004f42:	4b12      	ldr	r3, [pc, #72]	@ (8004f8c <HAL_UART_TxCpltCallback+0xa4>)
 8004f44:	2201      	movs	r2, #1
 8004f46:	701a      	strb	r2, [r3, #0]
                        printf("发送成功");
 8004f48:	4811      	ldr	r0, [pc, #68]	@ (8004f90 <HAL_UART_TxCpltCallback+0xa8>)
 8004f4a:	f00e fb77 	bl	801363c <iprintf>
}
 8004f4e:	e007      	b.n	8004f60 <HAL_UART_TxCpltCallback+0x78>
    else if(huart->Instance == USART1)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a0f      	ldr	r2, [pc, #60]	@ (8004f94 <HAL_UART_TxCpltCallback+0xac>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d102      	bne.n	8004f60 <HAL_UART_TxCpltCallback+0x78>
        tx_busy = 0;  // 标记空闲
 8004f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8004f98 <HAL_UART_TxCpltCallback+0xb0>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	701a      	strb	r2, [r3, #0]
}
 8004f60:	bf00      	nop
 8004f62:	3708      	adds	r7, #8
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	40011400 	.word	0x40011400
 8004f6c:	24000ccc 	.word	0x24000ccc
 8004f70:	40004800 	.word	0x40004800
 8004f74:	240008b1 	.word	0x240008b1
 8004f78:	40007800 	.word	0x40007800
 8004f7c:	24000f58 	.word	0x24000f58
 8004f80:	40004c00 	.word	0x40004c00
 8004f84:	2400069c 	.word	0x2400069c
 8004f88:	40007c00 	.word	0x40007c00
 8004f8c:	24000ac5 	.word	0x24000ac5
 8004f90:	08017b00 	.word	0x08017b00
 8004f94:	40011000 	.word	0x40011000
 8004f98:	24000414 	.word	0x24000414

08004f9c <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004fa0:	4b22      	ldr	r3, [pc, #136]	@ (800502c <MX_UART4_Init+0x90>)
 8004fa2:	4a23      	ldr	r2, [pc, #140]	@ (8005030 <MX_UART4_Init+0x94>)
 8004fa4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8004fa6:	4b21      	ldr	r3, [pc, #132]	@ (800502c <MX_UART4_Init+0x90>)
 8004fa8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004fac:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004fae:	4b1f      	ldr	r3, [pc, #124]	@ (800502c <MX_UART4_Init+0x90>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800502c <MX_UART4_Init+0x90>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004fba:	4b1c      	ldr	r3, [pc, #112]	@ (800502c <MX_UART4_Init+0x90>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800502c <MX_UART4_Init+0x90>)
 8004fc2:	220c      	movs	r2, #12
 8004fc4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004fc6:	4b19      	ldr	r3, [pc, #100]	@ (800502c <MX_UART4_Init+0x90>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004fcc:	4b17      	ldr	r3, [pc, #92]	@ (800502c <MX_UART4_Init+0x90>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004fd2:	4b16      	ldr	r3, [pc, #88]	@ (800502c <MX_UART4_Init+0x90>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004fd8:	4b14      	ldr	r3, [pc, #80]	@ (800502c <MX_UART4_Init+0x90>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004fde:	4b13      	ldr	r3, [pc, #76]	@ (800502c <MX_UART4_Init+0x90>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004fe4:	4811      	ldr	r0, [pc, #68]	@ (800502c <MX_UART4_Init+0x90>)
 8004fe6:	f00b fbf1 	bl	80107cc <HAL_UART_Init>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d001      	beq.n	8004ff4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8004ff0:	f7fd fa55 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004ff4:	2100      	movs	r1, #0
 8004ff6:	480d      	ldr	r0, [pc, #52]	@ (800502c <MX_UART4_Init+0x90>)
 8004ff8:	f00d fb06 	bl	8012608 <HAL_UARTEx_SetTxFifoThreshold>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8005002:	f7fd fa4c 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005006:	2100      	movs	r1, #0
 8005008:	4808      	ldr	r0, [pc, #32]	@ (800502c <MX_UART4_Init+0x90>)
 800500a:	f00d fb3b 	bl	8012684 <HAL_UARTEx_SetRxFifoThreshold>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d001      	beq.n	8005018 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8005014:	f7fd fa43 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8005018:	4804      	ldr	r0, [pc, #16]	@ (800502c <MX_UART4_Init+0x90>)
 800501a:	f00d fabc 	bl	8012596 <HAL_UARTEx_DisableFifoMode>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d001      	beq.n	8005028 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8005024:	f7fd fa3b 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005028:	bf00      	nop
 800502a:	bd80      	pop	{r7, pc}
 800502c:	24000ff8 	.word	0x24000ff8
 8005030:	40004c00 	.word	0x40004c00

08005034 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8005038:	4b22      	ldr	r3, [pc, #136]	@ (80050c4 <MX_UART7_Init+0x90>)
 800503a:	4a23      	ldr	r2, [pc, #140]	@ (80050c8 <MX_UART7_Init+0x94>)
 800503c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 19200;
 800503e:	4b21      	ldr	r3, [pc, #132]	@ (80050c4 <MX_UART7_Init+0x90>)
 8005040:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8005044:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8005046:	4b1f      	ldr	r3, [pc, #124]	@ (80050c4 <MX_UART7_Init+0x90>)
 8005048:	2200      	movs	r2, #0
 800504a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800504c:	4b1d      	ldr	r3, [pc, #116]	@ (80050c4 <MX_UART7_Init+0x90>)
 800504e:	2200      	movs	r2, #0
 8005050:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8005052:	4b1c      	ldr	r3, [pc, #112]	@ (80050c4 <MX_UART7_Init+0x90>)
 8005054:	2200      	movs	r2, #0
 8005056:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8005058:	4b1a      	ldr	r3, [pc, #104]	@ (80050c4 <MX_UART7_Init+0x90>)
 800505a:	220c      	movs	r2, #12
 800505c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800505e:	4b19      	ldr	r3, [pc, #100]	@ (80050c4 <MX_UART7_Init+0x90>)
 8005060:	2200      	movs	r2, #0
 8005062:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8005064:	4b17      	ldr	r3, [pc, #92]	@ (80050c4 <MX_UART7_Init+0x90>)
 8005066:	2200      	movs	r2, #0
 8005068:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800506a:	4b16      	ldr	r3, [pc, #88]	@ (80050c4 <MX_UART7_Init+0x90>)
 800506c:	2200      	movs	r2, #0
 800506e:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005070:	4b14      	ldr	r3, [pc, #80]	@ (80050c4 <MX_UART7_Init+0x90>)
 8005072:	2200      	movs	r2, #0
 8005074:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005076:	4b13      	ldr	r3, [pc, #76]	@ (80050c4 <MX_UART7_Init+0x90>)
 8005078:	2200      	movs	r2, #0
 800507a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800507c:	4811      	ldr	r0, [pc, #68]	@ (80050c4 <MX_UART7_Init+0x90>)
 800507e:	f00b fba5 	bl	80107cc <HAL_UART_Init>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d001      	beq.n	800508c <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8005088:	f7fd fa09 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800508c:	2100      	movs	r1, #0
 800508e:	480d      	ldr	r0, [pc, #52]	@ (80050c4 <MX_UART7_Init+0x90>)
 8005090:	f00d faba 	bl	8012608 <HAL_UARTEx_SetTxFifoThreshold>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d001      	beq.n	800509e <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 800509a:	f7fd fa00 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800509e:	2100      	movs	r1, #0
 80050a0:	4808      	ldr	r0, [pc, #32]	@ (80050c4 <MX_UART7_Init+0x90>)
 80050a2:	f00d faef 	bl	8012684 <HAL_UARTEx_SetRxFifoThreshold>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 80050ac:	f7fd f9f7 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 80050b0:	4804      	ldr	r0, [pc, #16]	@ (80050c4 <MX_UART7_Init+0x90>)
 80050b2:	f00d fa70 	bl	8012596 <HAL_UARTEx_DisableFifoMode>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d001      	beq.n	80050c0 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 80050bc:	f7fd f9ef 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80050c0:	bf00      	nop
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	2400108c 	.word	0x2400108c
 80050c8:	40007800 	.word	0x40007800

080050cc <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80050d0:	4b22      	ldr	r3, [pc, #136]	@ (800515c <MX_UART8_Init+0x90>)
 80050d2:	4a23      	ldr	r2, [pc, #140]	@ (8005160 <MX_UART8_Init+0x94>)
 80050d4:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 80050d6:	4b21      	ldr	r3, [pc, #132]	@ (800515c <MX_UART8_Init+0x90>)
 80050d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80050dc:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80050de:	4b1f      	ldr	r3, [pc, #124]	@ (800515c <MX_UART8_Init+0x90>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80050e4:	4b1d      	ldr	r3, [pc, #116]	@ (800515c <MX_UART8_Init+0x90>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80050ea:	4b1c      	ldr	r3, [pc, #112]	@ (800515c <MX_UART8_Init+0x90>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80050f0:	4b1a      	ldr	r3, [pc, #104]	@ (800515c <MX_UART8_Init+0x90>)
 80050f2:	220c      	movs	r2, #12
 80050f4:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80050f6:	4b19      	ldr	r3, [pc, #100]	@ (800515c <MX_UART8_Init+0x90>)
 80050f8:	2200      	movs	r2, #0
 80050fa:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80050fc:	4b17      	ldr	r3, [pc, #92]	@ (800515c <MX_UART8_Init+0x90>)
 80050fe:	2200      	movs	r2, #0
 8005100:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005102:	4b16      	ldr	r3, [pc, #88]	@ (800515c <MX_UART8_Init+0x90>)
 8005104:	2200      	movs	r2, #0
 8005106:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005108:	4b14      	ldr	r3, [pc, #80]	@ (800515c <MX_UART8_Init+0x90>)
 800510a:	2200      	movs	r2, #0
 800510c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800510e:	4b13      	ldr	r3, [pc, #76]	@ (800515c <MX_UART8_Init+0x90>)
 8005110:	2200      	movs	r2, #0
 8005112:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8005114:	4811      	ldr	r0, [pc, #68]	@ (800515c <MX_UART8_Init+0x90>)
 8005116:	f00b fb59 	bl	80107cc <HAL_UART_Init>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d001      	beq.n	8005124 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8005120:	f7fd f9bd 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005124:	2100      	movs	r1, #0
 8005126:	480d      	ldr	r0, [pc, #52]	@ (800515c <MX_UART8_Init+0x90>)
 8005128:	f00d fa6e 	bl	8012608 <HAL_UARTEx_SetTxFifoThreshold>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d001      	beq.n	8005136 <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8005132:	f7fd f9b4 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005136:	2100      	movs	r1, #0
 8005138:	4808      	ldr	r0, [pc, #32]	@ (800515c <MX_UART8_Init+0x90>)
 800513a:	f00d faa3 	bl	8012684 <HAL_UARTEx_SetRxFifoThreshold>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d001      	beq.n	8005148 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8005144:	f7fd f9ab 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8005148:	4804      	ldr	r0, [pc, #16]	@ (800515c <MX_UART8_Init+0x90>)
 800514a:	f00d fa24 	bl	8012596 <HAL_UARTEx_DisableFifoMode>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d001      	beq.n	8005158 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8005154:	f7fd f9a3 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8005158:	bf00      	nop
 800515a:	bd80      	pop	{r7, pc}
 800515c:	24001120 	.word	0x24001120
 8005160:	40007c00 	.word	0x40007c00

08005164 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005168:	4b22      	ldr	r3, [pc, #136]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 800516a:	4a23      	ldr	r2, [pc, #140]	@ (80051f8 <MX_USART1_UART_Init+0x94>)
 800516c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800516e:	4b21      	ldr	r3, [pc, #132]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 8005170:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005174:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005176:	4b1f      	ldr	r3, [pc, #124]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 8005178:	2200      	movs	r2, #0
 800517a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800517c:	4b1d      	ldr	r3, [pc, #116]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 800517e:	2200      	movs	r2, #0
 8005180:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005182:	4b1c      	ldr	r3, [pc, #112]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 8005184:	2200      	movs	r2, #0
 8005186:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005188:	4b1a      	ldr	r3, [pc, #104]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 800518a:	220c      	movs	r2, #12
 800518c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800518e:	4b19      	ldr	r3, [pc, #100]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 8005190:	2200      	movs	r2, #0
 8005192:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005194:	4b17      	ldr	r3, [pc, #92]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 8005196:	2200      	movs	r2, #0
 8005198:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800519a:	4b16      	ldr	r3, [pc, #88]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 800519c:	2200      	movs	r2, #0
 800519e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80051a0:	4b14      	ldr	r3, [pc, #80]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80051a6:	4b13      	ldr	r3, [pc, #76]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80051ac:	4811      	ldr	r0, [pc, #68]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 80051ae:	f00b fb0d 	bl	80107cc <HAL_UART_Init>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d001      	beq.n	80051bc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80051b8:	f7fd f971 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80051bc:	2100      	movs	r1, #0
 80051be:	480d      	ldr	r0, [pc, #52]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 80051c0:	f00d fa22 	bl	8012608 <HAL_UARTEx_SetTxFifoThreshold>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d001      	beq.n	80051ce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80051ca:	f7fd f968 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80051ce:	2100      	movs	r1, #0
 80051d0:	4808      	ldr	r0, [pc, #32]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 80051d2:	f00d fa57 	bl	8012684 <HAL_UARTEx_SetRxFifoThreshold>
 80051d6:	4603      	mov	r3, r0
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d001      	beq.n	80051e0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80051dc:	f7fd f95f 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80051e0:	4804      	ldr	r0, [pc, #16]	@ (80051f4 <MX_USART1_UART_Init+0x90>)
 80051e2:	f00d f9d8 	bl	8012596 <HAL_UARTEx_DisableFifoMode>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d001      	beq.n	80051f0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80051ec:	f7fd f957 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80051f0:	bf00      	nop
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	240011b4 	.word	0x240011b4
 80051f8:	40011000 	.word	0x40011000

080051fc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005200:	4b22      	ldr	r3, [pc, #136]	@ (800528c <MX_USART3_UART_Init+0x90>)
 8005202:	4a23      	ldr	r2, [pc, #140]	@ (8005290 <MX_USART3_UART_Init+0x94>)
 8005204:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8005206:	4b21      	ldr	r3, [pc, #132]	@ (800528c <MX_USART3_UART_Init+0x90>)
 8005208:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800520c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800520e:	4b1f      	ldr	r3, [pc, #124]	@ (800528c <MX_USART3_UART_Init+0x90>)
 8005210:	2200      	movs	r2, #0
 8005212:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005214:	4b1d      	ldr	r3, [pc, #116]	@ (800528c <MX_USART3_UART_Init+0x90>)
 8005216:	2200      	movs	r2, #0
 8005218:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800521a:	4b1c      	ldr	r3, [pc, #112]	@ (800528c <MX_USART3_UART_Init+0x90>)
 800521c:	2200      	movs	r2, #0
 800521e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005220:	4b1a      	ldr	r3, [pc, #104]	@ (800528c <MX_USART3_UART_Init+0x90>)
 8005222:	220c      	movs	r2, #12
 8005224:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005226:	4b19      	ldr	r3, [pc, #100]	@ (800528c <MX_USART3_UART_Init+0x90>)
 8005228:	2200      	movs	r2, #0
 800522a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800522c:	4b17      	ldr	r3, [pc, #92]	@ (800528c <MX_USART3_UART_Init+0x90>)
 800522e:	2200      	movs	r2, #0
 8005230:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005232:	4b16      	ldr	r3, [pc, #88]	@ (800528c <MX_USART3_UART_Init+0x90>)
 8005234:	2200      	movs	r2, #0
 8005236:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005238:	4b14      	ldr	r3, [pc, #80]	@ (800528c <MX_USART3_UART_Init+0x90>)
 800523a:	2200      	movs	r2, #0
 800523c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800523e:	4b13      	ldr	r3, [pc, #76]	@ (800528c <MX_USART3_UART_Init+0x90>)
 8005240:	2200      	movs	r2, #0
 8005242:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005244:	4811      	ldr	r0, [pc, #68]	@ (800528c <MX_USART3_UART_Init+0x90>)
 8005246:	f00b fac1 	bl	80107cc <HAL_UART_Init>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8005250:	f7fd f925 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005254:	2100      	movs	r1, #0
 8005256:	480d      	ldr	r0, [pc, #52]	@ (800528c <MX_USART3_UART_Init+0x90>)
 8005258:	f00d f9d6 	bl	8012608 <HAL_UARTEx_SetTxFifoThreshold>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8005262:	f7fd f91c 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005266:	2100      	movs	r1, #0
 8005268:	4808      	ldr	r0, [pc, #32]	@ (800528c <MX_USART3_UART_Init+0x90>)
 800526a:	f00d fa0b 	bl	8012684 <HAL_UARTEx_SetRxFifoThreshold>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d001      	beq.n	8005278 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8005274:	f7fd f913 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005278:	4804      	ldr	r0, [pc, #16]	@ (800528c <MX_USART3_UART_Init+0x90>)
 800527a:	f00d f98c 	bl	8012596 <HAL_UARTEx_DisableFifoMode>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8005284:	f7fd f90b 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005288:	bf00      	nop
 800528a:	bd80      	pop	{r7, pc}
 800528c:	24001248 	.word	0x24001248
 8005290:	40004800 	.word	0x40004800

08005294 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005298:	4b22      	ldr	r3, [pc, #136]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 800529a:	4a23      	ldr	r2, [pc, #140]	@ (8005328 <MX_USART6_UART_Init+0x94>)
 800529c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800529e:	4b21      	ldr	r3, [pc, #132]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80052a4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80052a6:	4b1f      	ldr	r3, [pc, #124]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80052ac:	4b1d      	ldr	r3, [pc, #116]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052ae:	2200      	movs	r2, #0
 80052b0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80052b2:	4b1c      	ldr	r3, [pc, #112]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80052b8:	4b1a      	ldr	r3, [pc, #104]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052ba:	220c      	movs	r2, #12
 80052bc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052be:	4b19      	ldr	r3, [pc, #100]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80052c4:	4b17      	ldr	r3, [pc, #92]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80052ca:	4b16      	ldr	r3, [pc, #88]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052cc:	2200      	movs	r2, #0
 80052ce:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80052d0:	4b14      	ldr	r3, [pc, #80]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80052d6:	4b13      	ldr	r3, [pc, #76]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052d8:	2200      	movs	r2, #0
 80052da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80052dc:	4811      	ldr	r0, [pc, #68]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052de:	f00b fa75 	bl	80107cc <HAL_UART_Init>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80052e8:	f7fd f8d9 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052ec:	2100      	movs	r1, #0
 80052ee:	480d      	ldr	r0, [pc, #52]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 80052f0:	f00d f98a 	bl	8012608 <HAL_UARTEx_SetTxFifoThreshold>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80052fa:	f7fd f8d0 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052fe:	2100      	movs	r1, #0
 8005300:	4808      	ldr	r0, [pc, #32]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 8005302:	f00d f9bf 	bl	8012684 <HAL_UARTEx_SetRxFifoThreshold>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d001      	beq.n	8005310 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 800530c:	f7fd f8c7 	bl	800249e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8005310:	4804      	ldr	r0, [pc, #16]	@ (8005324 <MX_USART6_UART_Init+0x90>)
 8005312:	f00d f940 	bl	8012596 <HAL_UARTEx_DisableFifoMode>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d001      	beq.n	8005320 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 800531c:	f7fd f8bf 	bl	800249e <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005320:	bf00      	nop
 8005322:	bd80      	pop	{r7, pc}
 8005324:	240012dc 	.word	0x240012dc
 8005328:	40011400 	.word	0x40011400

0800532c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b0c4      	sub	sp, #272	@ 0x110
 8005330:	af00      	add	r7, sp, #0
 8005332:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005336:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800533a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800533c:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]
 8005344:	605a      	str	r2, [r3, #4]
 8005346:	609a      	str	r2, [r3, #8]
 8005348:	60da      	str	r2, [r3, #12]
 800534a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800534c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005350:	22c0      	movs	r2, #192	@ 0xc0
 8005352:	2100      	movs	r1, #0
 8005354:	4618      	mov	r0, r3
 8005356:	f00e fae3 	bl	8013920 <memset>
  if(uartHandle->Instance==UART4)
 800535a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800535e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a60      	ldr	r2, [pc, #384]	@ (80054e8 <HAL_UART_MspInit+0x1bc>)
 8005368:	4293      	cmp	r3, r2
 800536a:	f040 80cb 	bne.w	8005504 <HAL_UART_MspInit+0x1d8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800536e:	f04f 0202 	mov.w	r2, #2
 8005372:	f04f 0300 	mov.w	r3, #0
 8005376:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800537a:	2300      	movs	r3, #0
 800537c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005380:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005384:	4618      	mov	r0, r3
 8005386:	f006 fc43 	bl	800bc10 <HAL_RCCEx_PeriphCLKConfig>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d001      	beq.n	8005394 <HAL_UART_MspInit+0x68>
    {
      Error_Handler();
 8005390:	f7fd f885 	bl	800249e <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005394:	4b55      	ldr	r3, [pc, #340]	@ (80054ec <HAL_UART_MspInit+0x1c0>)
 8005396:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800539a:	4a54      	ldr	r2, [pc, #336]	@ (80054ec <HAL_UART_MspInit+0x1c0>)
 800539c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80053a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80053a4:	4b51      	ldr	r3, [pc, #324]	@ (80054ec <HAL_UART_MspInit+0x1c0>)
 80053a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80053b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80053b2:	4b4e      	ldr	r3, [pc, #312]	@ (80054ec <HAL_UART_MspInit+0x1c0>)
 80053b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053b8:	4a4c      	ldr	r2, [pc, #304]	@ (80054ec <HAL_UART_MspInit+0x1c0>)
 80053ba:	f043 0304 	orr.w	r3, r3, #4
 80053be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80053c2:	4b4a      	ldr	r3, [pc, #296]	@ (80054ec <HAL_UART_MspInit+0x1c0>)
 80053c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053c8:	f003 0304 	and.w	r3, r3, #4
 80053cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80053ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80053d0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80053d4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053d8:	2302      	movs	r3, #2
 80053da:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053de:	2300      	movs	r3, #0
 80053e0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053e4:	2300      	movs	r3, #0
 80053e6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80053ea:	2308      	movs	r3, #8
 80053ec:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053f0:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80053f4:	4619      	mov	r1, r3
 80053f6:	483e      	ldr	r0, [pc, #248]	@ (80054f0 <HAL_UART_MspInit+0x1c4>)
 80053f8:	f005 fa20 	bl	800a83c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream4;
 80053fc:	4b3d      	ldr	r3, [pc, #244]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 80053fe:	4a3e      	ldr	r2, [pc, #248]	@ (80054f8 <HAL_UART_MspInit+0x1cc>)
 8005400:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8005402:	4b3c      	ldr	r3, [pc, #240]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 8005404:	223f      	movs	r2, #63	@ 0x3f
 8005406:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005408:	4b3a      	ldr	r3, [pc, #232]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 800540a:	2200      	movs	r2, #0
 800540c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800540e:	4b39      	ldr	r3, [pc, #228]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 8005410:	2200      	movs	r2, #0
 8005412:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005414:	4b37      	ldr	r3, [pc, #220]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 8005416:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800541a:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800541c:	4b35      	ldr	r3, [pc, #212]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 800541e:	2200      	movs	r2, #0
 8005420:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005422:	4b34      	ldr	r3, [pc, #208]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 8005424:	2200      	movs	r2, #0
 8005426:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8005428:	4b32      	ldr	r3, [pc, #200]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 800542a:	2200      	movs	r2, #0
 800542c:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800542e:	4b31      	ldr	r3, [pc, #196]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 8005430:	2200      	movs	r2, #0
 8005432:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005434:	4b2f      	ldr	r3, [pc, #188]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 8005436:	2200      	movs	r2, #0
 8005438:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800543a:	482e      	ldr	r0, [pc, #184]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 800543c:	f002 fbc2 	bl	8007bc4 <HAL_DMA_Init>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d001      	beq.n	800544a <HAL_UART_MspInit+0x11e>
    {
      Error_Handler();
 8005446:	f7fd f82a 	bl	800249e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 800544a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800544e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a27      	ldr	r2, [pc, #156]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 8005456:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800545a:	4a26      	ldr	r2, [pc, #152]	@ (80054f4 <HAL_UART_MspInit+0x1c8>)
 800545c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005460:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream5;
 8005468:	4b24      	ldr	r3, [pc, #144]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 800546a:	4a25      	ldr	r2, [pc, #148]	@ (8005500 <HAL_UART_MspInit+0x1d4>)
 800546c:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 800546e:	4b23      	ldr	r3, [pc, #140]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 8005470:	2240      	movs	r2, #64	@ 0x40
 8005472:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005474:	4b21      	ldr	r3, [pc, #132]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 8005476:	2240      	movs	r2, #64	@ 0x40
 8005478:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800547a:	4b20      	ldr	r3, [pc, #128]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 800547c:	2200      	movs	r2, #0
 800547e:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005480:	4b1e      	ldr	r3, [pc, #120]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 8005482:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005486:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005488:	4b1c      	ldr	r3, [pc, #112]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 800548a:	2200      	movs	r2, #0
 800548c:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800548e:	4b1b      	ldr	r3, [pc, #108]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 8005490:	2200      	movs	r2, #0
 8005492:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8005494:	4b19      	ldr	r3, [pc, #100]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 8005496:	2200      	movs	r2, #0
 8005498:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800549a:	4b18      	ldr	r3, [pc, #96]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 800549c:	2200      	movs	r2, #0
 800549e:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80054a0:	4b16      	ldr	r3, [pc, #88]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 80054a2:	2200      	movs	r2, #0
 80054a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80054a6:	4815      	ldr	r0, [pc, #84]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 80054a8:	f002 fb8c 	bl	8007bc4 <HAL_DMA_Init>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <HAL_UART_MspInit+0x18a>
    {
      Error_Handler();
 80054b2:	f7fc fff4 	bl	800249e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80054b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80054ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a0e      	ldr	r2, [pc, #56]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 80054c2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80054c4:	4a0d      	ldr	r2, [pc, #52]	@ (80054fc <HAL_UART_MspInit+0x1d0>)
 80054c6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80054ca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80054d2:	2200      	movs	r2, #0
 80054d4:	2100      	movs	r1, #0
 80054d6:	2034      	movs	r0, #52	@ 0x34
 80054d8:	f002 fac7 	bl	8007a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80054dc:	2034      	movs	r0, #52	@ 0x34
 80054de:	f002 fade 	bl	8007a9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80054e2:	f000 bc38 	b.w	8005d56 <HAL_UART_MspInit+0xa2a>
 80054e6:	bf00      	nop
 80054e8:	40004c00 	.word	0x40004c00
 80054ec:	58024400 	.word	0x58024400
 80054f0:	58020800 	.word	0x58020800
 80054f4:	24001370 	.word	0x24001370
 80054f8:	40020070 	.word	0x40020070
 80054fc:	240013e8 	.word	0x240013e8
 8005500:	40020088 	.word	0x40020088
  else if(uartHandle->Instance==UART7)
 8005504:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005508:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a5f      	ldr	r2, [pc, #380]	@ (8005690 <HAL_UART_MspInit+0x364>)
 8005512:	4293      	cmp	r3, r2
 8005514:	f040 80ca 	bne.w	80056ac <HAL_UART_MspInit+0x380>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8005518:	f04f 0202 	mov.w	r2, #2
 800551c:	f04f 0300 	mov.w	r3, #0
 8005520:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005524:	2300      	movs	r3, #0
 8005526:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800552a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800552e:	4618      	mov	r0, r3
 8005530:	f006 fb6e 	bl	800bc10 <HAL_RCCEx_PeriphCLKConfig>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <HAL_UART_MspInit+0x212>
      Error_Handler();
 800553a:	f7fc ffb0 	bl	800249e <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 800553e:	4b55      	ldr	r3, [pc, #340]	@ (8005694 <HAL_UART_MspInit+0x368>)
 8005540:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005544:	4a53      	ldr	r2, [pc, #332]	@ (8005694 <HAL_UART_MspInit+0x368>)
 8005546:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800554a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800554e:	4b51      	ldr	r3, [pc, #324]	@ (8005694 <HAL_UART_MspInit+0x368>)
 8005550:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005554:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005558:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800555a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800555c:	4b4d      	ldr	r3, [pc, #308]	@ (8005694 <HAL_UART_MspInit+0x368>)
 800555e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005562:	4a4c      	ldr	r2, [pc, #304]	@ (8005694 <HAL_UART_MspInit+0x368>)
 8005564:	f043 0310 	orr.w	r3, r3, #16
 8005568:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800556c:	4b49      	ldr	r3, [pc, #292]	@ (8005694 <HAL_UART_MspInit+0x368>)
 800556e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005572:	f003 0310 	and.w	r3, r3, #16
 8005576:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800557a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800557e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005582:	2302      	movs	r3, #2
 8005584:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005588:	2300      	movs	r3, #0
 800558a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800558e:	2300      	movs	r3, #0
 8005590:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8005594:	2307      	movs	r3, #7
 8005596:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800559a:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800559e:	4619      	mov	r1, r3
 80055a0:	483d      	ldr	r0, [pc, #244]	@ (8005698 <HAL_UART_MspInit+0x36c>)
 80055a2:	f005 f94b 	bl	800a83c <HAL_GPIO_Init>
    hdma_uart7_rx.Instance = DMA2_Stream0;
 80055a6:	4b3d      	ldr	r3, [pc, #244]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055a8:	4a3d      	ldr	r2, [pc, #244]	@ (80056a0 <HAL_UART_MspInit+0x374>)
 80055aa:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
 80055ac:	4b3b      	ldr	r3, [pc, #236]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055ae:	224f      	movs	r2, #79	@ 0x4f
 80055b0:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055b2:	4b3a      	ldr	r3, [pc, #232]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055b8:	4b38      	ldr	r3, [pc, #224]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 80055be:	4b37      	ldr	r3, [pc, #220]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055c4:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80055c6:	4b35      	ldr	r3, [pc, #212]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055c8:	2200      	movs	r2, #0
 80055ca:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80055cc:	4b33      	ldr	r3, [pc, #204]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055ce:	2200      	movs	r2, #0
 80055d0:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_NORMAL;
 80055d2:	4b32      	ldr	r3, [pc, #200]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055d4:	2200      	movs	r2, #0
 80055d6:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 80055d8:	4b30      	ldr	r3, [pc, #192]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055da:	2200      	movs	r2, #0
 80055dc:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80055de:	4b2f      	ldr	r3, [pc, #188]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055e0:	2200      	movs	r2, #0
 80055e2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 80055e4:	482d      	ldr	r0, [pc, #180]	@ (800569c <HAL_UART_MspInit+0x370>)
 80055e6:	f002 faed 	bl	8007bc4 <HAL_DMA_Init>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <HAL_UART_MspInit+0x2c8>
      Error_Handler();
 80055f0:	f7fc ff55 	bl	800249e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 80055f4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80055f8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a27      	ldr	r2, [pc, #156]	@ (800569c <HAL_UART_MspInit+0x370>)
 8005600:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005604:	4a25      	ldr	r2, [pc, #148]	@ (800569c <HAL_UART_MspInit+0x370>)
 8005606:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800560a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart7_tx.Instance = DMA2_Stream1;
 8005612:	4b24      	ldr	r3, [pc, #144]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 8005614:	4a24      	ldr	r2, [pc, #144]	@ (80056a8 <HAL_UART_MspInit+0x37c>)
 8005616:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 8005618:	4b22      	ldr	r3, [pc, #136]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 800561a:	2250      	movs	r2, #80	@ 0x50
 800561c:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800561e:	4b21      	ldr	r3, [pc, #132]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 8005620:	2240      	movs	r2, #64	@ 0x40
 8005622:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005624:	4b1f      	ldr	r3, [pc, #124]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 8005626:	2200      	movs	r2, #0
 8005628:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 800562a:	4b1e      	ldr	r3, [pc, #120]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 800562c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005630:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005632:	4b1c      	ldr	r3, [pc, #112]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 8005634:	2200      	movs	r2, #0
 8005636:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005638:	4b1a      	ldr	r3, [pc, #104]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 800563a:	2200      	movs	r2, #0
 800563c:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 800563e:	4b19      	ldr	r3, [pc, #100]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 8005640:	2200      	movs	r2, #0
 8005642:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005644:	4b17      	ldr	r3, [pc, #92]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 8005646:	2200      	movs	r2, #0
 8005648:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800564a:	4b16      	ldr	r3, [pc, #88]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 800564c:	2200      	movs	r2, #0
 800564e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 8005650:	4814      	ldr	r0, [pc, #80]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 8005652:	f002 fab7 	bl	8007bc4 <HAL_DMA_Init>
 8005656:	4603      	mov	r3, r0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d001      	beq.n	8005660 <HAL_UART_MspInit+0x334>
      Error_Handler();
 800565c:	f7fc ff1f 	bl	800249e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 8005660:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005664:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a0e      	ldr	r2, [pc, #56]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 800566c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800566e:	4a0d      	ldr	r2, [pc, #52]	@ (80056a4 <HAL_UART_MspInit+0x378>)
 8005670:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005674:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 800567c:	2200      	movs	r2, #0
 800567e:	2100      	movs	r1, #0
 8005680:	2052      	movs	r0, #82	@ 0x52
 8005682:	f002 f9f2 	bl	8007a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8005686:	2052      	movs	r0, #82	@ 0x52
 8005688:	f002 fa09 	bl	8007a9e <HAL_NVIC_EnableIRQ>
}
 800568c:	e363      	b.n	8005d56 <HAL_UART_MspInit+0xa2a>
 800568e:	bf00      	nop
 8005690:	40007800 	.word	0x40007800
 8005694:	58024400 	.word	0x58024400
 8005698:	58021000 	.word	0x58021000
 800569c:	24001460 	.word	0x24001460
 80056a0:	40020410 	.word	0x40020410
 80056a4:	240014d8 	.word	0x240014d8
 80056a8:	40020428 	.word	0x40020428
  else if(uartHandle->Instance==UART8)
 80056ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80056b0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a5e      	ldr	r2, [pc, #376]	@ (8005834 <HAL_UART_MspInit+0x508>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	f040 80c8 	bne.w	8005850 <HAL_UART_MspInit+0x524>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 80056c0:	f04f 0202 	mov.w	r2, #2
 80056c4:	f04f 0300 	mov.w	r3, #0
 80056c8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80056cc:	2300      	movs	r3, #0
 80056ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80056d2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80056d6:	4618      	mov	r0, r3
 80056d8:	f006 fa9a 	bl	800bc10 <HAL_RCCEx_PeriphCLKConfig>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <HAL_UART_MspInit+0x3ba>
      Error_Handler();
 80056e2:	f7fc fedc 	bl	800249e <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 80056e6:	4b54      	ldr	r3, [pc, #336]	@ (8005838 <HAL_UART_MspInit+0x50c>)
 80056e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056ec:	4a52      	ldr	r2, [pc, #328]	@ (8005838 <HAL_UART_MspInit+0x50c>)
 80056ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80056f2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80056f6:	4b50      	ldr	r3, [pc, #320]	@ (8005838 <HAL_UART_MspInit+0x50c>)
 80056f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005700:	627b      	str	r3, [r7, #36]	@ 0x24
 8005702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005704:	4b4c      	ldr	r3, [pc, #304]	@ (8005838 <HAL_UART_MspInit+0x50c>)
 8005706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800570a:	4a4b      	ldr	r2, [pc, #300]	@ (8005838 <HAL_UART_MspInit+0x50c>)
 800570c:	f043 0310 	orr.w	r3, r3, #16
 8005710:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005714:	4b48      	ldr	r3, [pc, #288]	@ (8005838 <HAL_UART_MspInit+0x50c>)
 8005716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800571a:	f003 0310 	and.w	r3, r3, #16
 800571e:	623b      	str	r3, [r7, #32]
 8005720:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005722:	2303      	movs	r3, #3
 8005724:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005728:	2302      	movs	r3, #2
 800572a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800572e:	2300      	movs	r3, #0
 8005730:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005734:	2300      	movs	r3, #0
 8005736:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800573a:	2308      	movs	r3, #8
 800573c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005740:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005744:	4619      	mov	r1, r3
 8005746:	483d      	ldr	r0, [pc, #244]	@ (800583c <HAL_UART_MspInit+0x510>)
 8005748:	f005 f878 	bl	800a83c <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA2_Stream2;
 800574c:	4b3c      	ldr	r3, [pc, #240]	@ (8005840 <HAL_UART_MspInit+0x514>)
 800574e:	4a3d      	ldr	r2, [pc, #244]	@ (8005844 <HAL_UART_MspInit+0x518>)
 8005750:	601a      	str	r2, [r3, #0]
    hdma_uart8_rx.Init.Request = DMA_REQUEST_UART8_RX;
 8005752:	4b3b      	ldr	r3, [pc, #236]	@ (8005840 <HAL_UART_MspInit+0x514>)
 8005754:	2251      	movs	r2, #81	@ 0x51
 8005756:	605a      	str	r2, [r3, #4]
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005758:	4b39      	ldr	r3, [pc, #228]	@ (8005840 <HAL_UART_MspInit+0x514>)
 800575a:	2200      	movs	r2, #0
 800575c:	609a      	str	r2, [r3, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800575e:	4b38      	ldr	r3, [pc, #224]	@ (8005840 <HAL_UART_MspInit+0x514>)
 8005760:	2200      	movs	r2, #0
 8005762:	60da      	str	r2, [r3, #12]
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005764:	4b36      	ldr	r3, [pc, #216]	@ (8005840 <HAL_UART_MspInit+0x514>)
 8005766:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800576a:	611a      	str	r2, [r3, #16]
    hdma_uart8_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800576c:	4b34      	ldr	r3, [pc, #208]	@ (8005840 <HAL_UART_MspInit+0x514>)
 800576e:	2200      	movs	r2, #0
 8005770:	615a      	str	r2, [r3, #20]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005772:	4b33      	ldr	r3, [pc, #204]	@ (8005840 <HAL_UART_MspInit+0x514>)
 8005774:	2200      	movs	r2, #0
 8005776:	619a      	str	r2, [r3, #24]
    hdma_uart8_rx.Init.Mode = DMA_NORMAL;
 8005778:	4b31      	ldr	r3, [pc, #196]	@ (8005840 <HAL_UART_MspInit+0x514>)
 800577a:	2200      	movs	r2, #0
 800577c:	61da      	str	r2, [r3, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_LOW;
 800577e:	4b30      	ldr	r3, [pc, #192]	@ (8005840 <HAL_UART_MspInit+0x514>)
 8005780:	2200      	movs	r2, #0
 8005782:	621a      	str	r2, [r3, #32]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005784:	4b2e      	ldr	r3, [pc, #184]	@ (8005840 <HAL_UART_MspInit+0x514>)
 8005786:	2200      	movs	r2, #0
 8005788:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 800578a:	482d      	ldr	r0, [pc, #180]	@ (8005840 <HAL_UART_MspInit+0x514>)
 800578c:	f002 fa1a 	bl	8007bc4 <HAL_DMA_Init>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <HAL_UART_MspInit+0x46e>
      Error_Handler();
 8005796:	f7fc fe82 	bl	800249e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart8_rx);
 800579a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800579e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a26      	ldr	r2, [pc, #152]	@ (8005840 <HAL_UART_MspInit+0x514>)
 80057a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80057aa:	4a25      	ldr	r2, [pc, #148]	@ (8005840 <HAL_UART_MspInit+0x514>)
 80057ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80057b0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart8_tx.Instance = DMA2_Stream3;
 80057b8:	4b23      	ldr	r3, [pc, #140]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057ba:	4a24      	ldr	r2, [pc, #144]	@ (800584c <HAL_UART_MspInit+0x520>)
 80057bc:	601a      	str	r2, [r3, #0]
    hdma_uart8_tx.Init.Request = DMA_REQUEST_UART8_TX;
 80057be:	4b22      	ldr	r3, [pc, #136]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057c0:	2252      	movs	r2, #82	@ 0x52
 80057c2:	605a      	str	r2, [r3, #4]
    hdma_uart8_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80057c4:	4b20      	ldr	r3, [pc, #128]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057c6:	2240      	movs	r2, #64	@ 0x40
 80057c8:	609a      	str	r2, [r3, #8]
    hdma_uart8_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80057ca:	4b1f      	ldr	r3, [pc, #124]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057cc:	2200      	movs	r2, #0
 80057ce:	60da      	str	r2, [r3, #12]
    hdma_uart8_tx.Init.MemInc = DMA_MINC_ENABLE;
 80057d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80057d6:	611a      	str	r2, [r3, #16]
    hdma_uart8_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057da:	2200      	movs	r2, #0
 80057dc:	615a      	str	r2, [r3, #20]
    hdma_uart8_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057de:	4b1a      	ldr	r3, [pc, #104]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057e0:	2200      	movs	r2, #0
 80057e2:	619a      	str	r2, [r3, #24]
    hdma_uart8_tx.Init.Mode = DMA_NORMAL;
 80057e4:	4b18      	ldr	r3, [pc, #96]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057e6:	2200      	movs	r2, #0
 80057e8:	61da      	str	r2, [r3, #28]
    hdma_uart8_tx.Init.Priority = DMA_PRIORITY_LOW;
 80057ea:	4b17      	ldr	r3, [pc, #92]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	621a      	str	r2, [r3, #32]
    hdma_uart8_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057f0:	4b15      	ldr	r3, [pc, #84]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart8_tx) != HAL_OK)
 80057f6:	4814      	ldr	r0, [pc, #80]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 80057f8:	f002 f9e4 	bl	8007bc4 <HAL_DMA_Init>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <HAL_UART_MspInit+0x4da>
      Error_Handler();
 8005802:	f7fc fe4c 	bl	800249e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart8_tx);
 8005806:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800580a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a0d      	ldr	r2, [pc, #52]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 8005812:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005814:	4a0c      	ldr	r2, [pc, #48]	@ (8005848 <HAL_UART_MspInit+0x51c>)
 8005816:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800581a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
 8005822:	2200      	movs	r2, #0
 8005824:	2100      	movs	r1, #0
 8005826:	2053      	movs	r0, #83	@ 0x53
 8005828:	f002 f91f 	bl	8007a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 800582c:	2053      	movs	r0, #83	@ 0x53
 800582e:	f002 f936 	bl	8007a9e <HAL_NVIC_EnableIRQ>
}
 8005832:	e290      	b.n	8005d56 <HAL_UART_MspInit+0xa2a>
 8005834:	40007c00 	.word	0x40007c00
 8005838:	58024400 	.word	0x58024400
 800583c:	58021000 	.word	0x58021000
 8005840:	24001550 	.word	0x24001550
 8005844:	40020440 	.word	0x40020440
 8005848:	240015c8 	.word	0x240015c8
 800584c:	40020458 	.word	0x40020458
  else if(uartHandle->Instance==USART1)
 8005850:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005854:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a5f      	ldr	r2, [pc, #380]	@ (80059dc <HAL_UART_MspInit+0x6b0>)
 800585e:	4293      	cmp	r3, r2
 8005860:	f040 80ca 	bne.w	80059f8 <HAL_UART_MspInit+0x6cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005864:	f04f 0201 	mov.w	r2, #1
 8005868:	f04f 0300 	mov.w	r3, #0
 800586c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8005870:	2300      	movs	r3, #0
 8005872:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005876:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800587a:	4618      	mov	r0, r3
 800587c:	f006 f9c8 	bl	800bc10 <HAL_RCCEx_PeriphCLKConfig>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d001      	beq.n	800588a <HAL_UART_MspInit+0x55e>
      Error_Handler();
 8005886:	f7fc fe0a 	bl	800249e <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800588a:	4b55      	ldr	r3, [pc, #340]	@ (80059e0 <HAL_UART_MspInit+0x6b4>)
 800588c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005890:	4a53      	ldr	r2, [pc, #332]	@ (80059e0 <HAL_UART_MspInit+0x6b4>)
 8005892:	f043 0310 	orr.w	r3, r3, #16
 8005896:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800589a:	4b51      	ldr	r3, [pc, #324]	@ (80059e0 <HAL_UART_MspInit+0x6b4>)
 800589c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058a0:	f003 0310 	and.w	r3, r3, #16
 80058a4:	61fb      	str	r3, [r7, #28]
 80058a6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058a8:	4b4d      	ldr	r3, [pc, #308]	@ (80059e0 <HAL_UART_MspInit+0x6b4>)
 80058aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058ae:	4a4c      	ldr	r2, [pc, #304]	@ (80059e0 <HAL_UART_MspInit+0x6b4>)
 80058b0:	f043 0301 	orr.w	r3, r3, #1
 80058b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80058b8:	4b49      	ldr	r3, [pc, #292]	@ (80059e0 <HAL_UART_MspInit+0x6b4>)
 80058ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	61bb      	str	r3, [r7, #24]
 80058c4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80058c6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80058ca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058ce:	2302      	movs	r3, #2
 80058d0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058d4:	2300      	movs	r3, #0
 80058d6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058da:	2300      	movs	r3, #0
 80058dc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80058e0:	2307      	movs	r3, #7
 80058e2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058e6:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80058ea:	4619      	mov	r1, r3
 80058ec:	483d      	ldr	r0, [pc, #244]	@ (80059e4 <HAL_UART_MspInit+0x6b8>)
 80058ee:	f004 ffa5 	bl	800a83c <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream2;
 80058f2:	4b3d      	ldr	r3, [pc, #244]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 80058f4:	4a3d      	ldr	r2, [pc, #244]	@ (80059ec <HAL_UART_MspInit+0x6c0>)
 80058f6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80058f8:	4b3b      	ldr	r3, [pc, #236]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 80058fa:	2229      	movs	r2, #41	@ 0x29
 80058fc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80058fe:	4b3a      	ldr	r3, [pc, #232]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 8005900:	2200      	movs	r2, #0
 8005902:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005904:	4b38      	ldr	r3, [pc, #224]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 8005906:	2200      	movs	r2, #0
 8005908:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800590a:	4b37      	ldr	r3, [pc, #220]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 800590c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005910:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005912:	4b35      	ldr	r3, [pc, #212]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 8005914:	2200      	movs	r2, #0
 8005916:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005918:	4b33      	ldr	r3, [pc, #204]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 800591a:	2200      	movs	r2, #0
 800591c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800591e:	4b32      	ldr	r3, [pc, #200]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 8005920:	2200      	movs	r2, #0
 8005922:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005924:	4b30      	ldr	r3, [pc, #192]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 8005926:	2200      	movs	r2, #0
 8005928:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800592a:	4b2f      	ldr	r3, [pc, #188]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 800592c:	2200      	movs	r2, #0
 800592e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005930:	482d      	ldr	r0, [pc, #180]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 8005932:	f002 f947 	bl	8007bc4 <HAL_DMA_Init>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d001      	beq.n	8005940 <HAL_UART_MspInit+0x614>
      Error_Handler();
 800593c:	f7fc fdaf 	bl	800249e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005940:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005944:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a27      	ldr	r2, [pc, #156]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 800594c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005950:	4a25      	ldr	r2, [pc, #148]	@ (80059e8 <HAL_UART_MspInit+0x6bc>)
 8005952:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005956:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream3;
 800595e:	4b24      	ldr	r3, [pc, #144]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 8005960:	4a24      	ldr	r2, [pc, #144]	@ (80059f4 <HAL_UART_MspInit+0x6c8>)
 8005962:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8005964:	4b22      	ldr	r3, [pc, #136]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 8005966:	222a      	movs	r2, #42	@ 0x2a
 8005968:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800596a:	4b21      	ldr	r3, [pc, #132]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 800596c:	2240      	movs	r2, #64	@ 0x40
 800596e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005970:	4b1f      	ldr	r3, [pc, #124]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 8005972:	2200      	movs	r2, #0
 8005974:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005976:	4b1e      	ldr	r3, [pc, #120]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 8005978:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800597c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800597e:	4b1c      	ldr	r3, [pc, #112]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 8005980:	2200      	movs	r2, #0
 8005982:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005984:	4b1a      	ldr	r3, [pc, #104]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 8005986:	2200      	movs	r2, #0
 8005988:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800598a:	4b19      	ldr	r3, [pc, #100]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 800598c:	2200      	movs	r2, #0
 800598e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005990:	4b17      	ldr	r3, [pc, #92]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 8005992:	2200      	movs	r2, #0
 8005994:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005996:	4b16      	ldr	r3, [pc, #88]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 8005998:	2200      	movs	r2, #0
 800599a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800599c:	4814      	ldr	r0, [pc, #80]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 800599e:	f002 f911 	bl	8007bc4 <HAL_DMA_Init>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <HAL_UART_MspInit+0x680>
      Error_Handler();
 80059a8:	f7fc fd79 	bl	800249e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80059ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80059b0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a0e      	ldr	r2, [pc, #56]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 80059b8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80059ba:	4a0d      	ldr	r2, [pc, #52]	@ (80059f0 <HAL_UART_MspInit+0x6c4>)
 80059bc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80059c0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80059c8:	2200      	movs	r2, #0
 80059ca:	2100      	movs	r1, #0
 80059cc:	2025      	movs	r0, #37	@ 0x25
 80059ce:	f002 f84c 	bl	8007a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80059d2:	2025      	movs	r0, #37	@ 0x25
 80059d4:	f002 f863 	bl	8007a9e <HAL_NVIC_EnableIRQ>
}
 80059d8:	e1bd      	b.n	8005d56 <HAL_UART_MspInit+0xa2a>
 80059da:	bf00      	nop
 80059dc:	40011000 	.word	0x40011000
 80059e0:	58024400 	.word	0x58024400
 80059e4:	58020000 	.word	0x58020000
 80059e8:	24001640 	.word	0x24001640
 80059ec:	40020040 	.word	0x40020040
 80059f0:	240016b8 	.word	0x240016b8
 80059f4:	40020058 	.word	0x40020058
  else if(uartHandle->Instance==USART3)
 80059f8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80059fc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a63      	ldr	r2, [pc, #396]	@ (8005b94 <HAL_UART_MspInit+0x868>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	f040 80d2 	bne.w	8005bb0 <HAL_UART_MspInit+0x884>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005a0c:	f04f 0202 	mov.w	r2, #2
 8005a10:	f04f 0300 	mov.w	r3, #0
 8005a14:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005a1e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005a22:	4618      	mov	r0, r3
 8005a24:	f006 f8f4 	bl	800bc10 <HAL_RCCEx_PeriphCLKConfig>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <HAL_UART_MspInit+0x706>
      Error_Handler();
 8005a2e:	f7fc fd36 	bl	800249e <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005a32:	4b59      	ldr	r3, [pc, #356]	@ (8005b98 <HAL_UART_MspInit+0x86c>)
 8005a34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a38:	4a57      	ldr	r2, [pc, #348]	@ (8005b98 <HAL_UART_MspInit+0x86c>)
 8005a3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a3e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005a42:	4b55      	ldr	r3, [pc, #340]	@ (8005b98 <HAL_UART_MspInit+0x86c>)
 8005a44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a4c:	617b      	str	r3, [r7, #20]
 8005a4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005a50:	4b51      	ldr	r3, [pc, #324]	@ (8005b98 <HAL_UART_MspInit+0x86c>)
 8005a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a56:	4a50      	ldr	r2, [pc, #320]	@ (8005b98 <HAL_UART_MspInit+0x86c>)
 8005a58:	f043 0308 	orr.w	r3, r3, #8
 8005a5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005a60:	4b4d      	ldr	r3, [pc, #308]	@ (8005b98 <HAL_UART_MspInit+0x86c>)
 8005a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a66:	f003 0208 	and.w	r2, r3, #8
 8005a6a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005a6e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005a78:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005a7c:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005a7e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005a82:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a86:	2302      	movs	r3, #2
 8005a88:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a92:	2300      	movs	r3, #0
 8005a94:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005a98:	2307      	movs	r3, #7
 8005a9a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005a9e:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	483d      	ldr	r0, [pc, #244]	@ (8005b9c <HAL_UART_MspInit+0x870>)
 8005aa6:	f004 fec9 	bl	800a83c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream6;
 8005aaa:	4b3d      	ldr	r3, [pc, #244]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005aac:	4a3d      	ldr	r2, [pc, #244]	@ (8005ba4 <HAL_UART_MspInit+0x878>)
 8005aae:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8005ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005ab2:	222d      	movs	r2, #45	@ 0x2d
 8005ab4:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005ab6:	4b3a      	ldr	r3, [pc, #232]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005ab8:	2200      	movs	r2, #0
 8005aba:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005abc:	4b38      	ldr	r3, [pc, #224]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005abe:	2200      	movs	r2, #0
 8005ac0:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005ac2:	4b37      	ldr	r3, [pc, #220]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005ac4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005ac8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005aca:	4b35      	ldr	r3, [pc, #212]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005ad0:	4b33      	ldr	r3, [pc, #204]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8005ad6:	4b32      	ldr	r3, [pc, #200]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005ad8:	2200      	movs	r2, #0
 8005ada:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005adc:	4b30      	ldr	r3, [pc, #192]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005ade:	2200      	movs	r2, #0
 8005ae0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005ae2:	4b2f      	ldr	r3, [pc, #188]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005ae8:	482d      	ldr	r0, [pc, #180]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005aea:	f002 f86b 	bl	8007bc4 <HAL_DMA_Init>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d001      	beq.n	8005af8 <HAL_UART_MspInit+0x7cc>
      Error_Handler();
 8005af4:	f7fc fcd3 	bl	800249e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8005af8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005afc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a27      	ldr	r2, [pc, #156]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005b04:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005b08:	4a25      	ldr	r2, [pc, #148]	@ (8005ba0 <HAL_UART_MspInit+0x874>)
 8005b0a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005b0e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream7;
 8005b16:	4b24      	ldr	r3, [pc, #144]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b18:	4a24      	ldr	r2, [pc, #144]	@ (8005bac <HAL_UART_MspInit+0x880>)
 8005b1a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005b1c:	4b22      	ldr	r3, [pc, #136]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b1e:	222e      	movs	r2, #46	@ 0x2e
 8005b20:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b22:	4b21      	ldr	r3, [pc, #132]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b24:	2240      	movs	r2, #64	@ 0x40
 8005b26:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b28:	4b1f      	ldr	r3, [pc, #124]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b34:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b36:	4b1c      	ldr	r3, [pc, #112]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b38:	2200      	movs	r2, #0
 8005b3a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005b42:	4b19      	ldr	r3, [pc, #100]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005b48:	4b17      	ldr	r3, [pc, #92]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b4e:	4b16      	ldr	r3, [pc, #88]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b50:	2200      	movs	r2, #0
 8005b52:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005b54:	4814      	ldr	r0, [pc, #80]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b56:	f002 f835 	bl	8007bc4 <HAL_DMA_Init>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d001      	beq.n	8005b64 <HAL_UART_MspInit+0x838>
      Error_Handler();
 8005b60:	f7fc fc9d 	bl	800249e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005b64:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005b68:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a0e      	ldr	r2, [pc, #56]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b70:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005b72:	4a0d      	ldr	r2, [pc, #52]	@ (8005ba8 <HAL_UART_MspInit+0x87c>)
 8005b74:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005b78:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005b80:	2200      	movs	r2, #0
 8005b82:	2100      	movs	r1, #0
 8005b84:	2027      	movs	r0, #39	@ 0x27
 8005b86:	f001 ff70 	bl	8007a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005b8a:	2027      	movs	r0, #39	@ 0x27
 8005b8c:	f001 ff87 	bl	8007a9e <HAL_NVIC_EnableIRQ>
}
 8005b90:	e0e1      	b.n	8005d56 <HAL_UART_MspInit+0xa2a>
 8005b92:	bf00      	nop
 8005b94:	40004800 	.word	0x40004800
 8005b98:	58024400 	.word	0x58024400
 8005b9c:	58020c00 	.word	0x58020c00
 8005ba0:	24001730 	.word	0x24001730
 8005ba4:	400200a0 	.word	0x400200a0
 8005ba8:	240017a8 	.word	0x240017a8
 8005bac:	400200b8 	.word	0x400200b8
  else if(uartHandle->Instance==USART6)
 8005bb0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005bb4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a68      	ldr	r2, [pc, #416]	@ (8005d60 <HAL_UART_MspInit+0xa34>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	f040 80c9 	bne.w	8005d56 <HAL_UART_MspInit+0xa2a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8005bc4:	f04f 0201 	mov.w	r2, #1
 8005bc8:	f04f 0300 	mov.w	r3, #0
 8005bcc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005bd6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f006 f818 	bl	800bc10 <HAL_RCCEx_PeriphCLKConfig>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d001      	beq.n	8005bea <HAL_UART_MspInit+0x8be>
      Error_Handler();
 8005be6:	f7fc fc5a 	bl	800249e <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005bea:	4b5e      	ldr	r3, [pc, #376]	@ (8005d64 <HAL_UART_MspInit+0xa38>)
 8005bec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bf0:	4a5c      	ldr	r2, [pc, #368]	@ (8005d64 <HAL_UART_MspInit+0xa38>)
 8005bf2:	f043 0320 	orr.w	r3, r3, #32
 8005bf6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005bfa:	4b5a      	ldr	r3, [pc, #360]	@ (8005d64 <HAL_UART_MspInit+0xa38>)
 8005bfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c00:	f003 0220 	and.w	r2, r3, #32
 8005c04:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005c08:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c0c:	601a      	str	r2, [r3, #0]
 8005c0e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005c12:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c16:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c18:	4b52      	ldr	r3, [pc, #328]	@ (8005d64 <HAL_UART_MspInit+0xa38>)
 8005c1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c1e:	4a51      	ldr	r2, [pc, #324]	@ (8005d64 <HAL_UART_MspInit+0xa38>)
 8005c20:	f043 0304 	orr.w	r3, r3, #4
 8005c24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005c28:	4b4e      	ldr	r3, [pc, #312]	@ (8005d64 <HAL_UART_MspInit+0xa38>)
 8005c2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c2e:	f003 0204 	and.w	r2, r3, #4
 8005c32:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005c36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005c40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c44:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005c46:	23c0      	movs	r3, #192	@ 0xc0
 8005c48:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c4c:	2302      	movs	r3, #2
 8005c4e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c52:	2300      	movs	r3, #0
 8005c54:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8005c5e:	2307      	movs	r3, #7
 8005c60:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005c64:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005c68:	4619      	mov	r1, r3
 8005c6a:	483f      	ldr	r0, [pc, #252]	@ (8005d68 <HAL_UART_MspInit+0xa3c>)
 8005c6c:	f004 fde6 	bl	800a83c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA1_Stream0;
 8005c70:	4b3e      	ldr	r3, [pc, #248]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005c72:	4a3f      	ldr	r2, [pc, #252]	@ (8005d70 <HAL_UART_MspInit+0xa44>)
 8005c74:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 8005c76:	4b3d      	ldr	r3, [pc, #244]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005c78:	2247      	movs	r2, #71	@ 0x47
 8005c7a:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005c7c:	4b3b      	ldr	r3, [pc, #236]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005c7e:	2200      	movs	r2, #0
 8005c80:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c82:	4b3a      	ldr	r3, [pc, #232]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005c84:	2200      	movs	r2, #0
 8005c86:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005c88:	4b38      	ldr	r3, [pc, #224]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005c8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c8e:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005c90:	4b36      	ldr	r3, [pc, #216]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005c92:	2200      	movs	r2, #0
 8005c94:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005c96:	4b35      	ldr	r3, [pc, #212]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005c98:	2200      	movs	r2, #0
 8005c9a:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8005c9c:	4b33      	ldr	r3, [pc, #204]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005ca2:	4b32      	ldr	r3, [pc, #200]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005ca8:	4b30      	ldr	r3, [pc, #192]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005caa:	2200      	movs	r2, #0
 8005cac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005cae:	482f      	ldr	r0, [pc, #188]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005cb0:	f001 ff88 	bl	8007bc4 <HAL_DMA_Init>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d001      	beq.n	8005cbe <HAL_UART_MspInit+0x992>
      Error_Handler();
 8005cba:	f7fc fbf0 	bl	800249e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8005cbe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005cc2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a28      	ldr	r2, [pc, #160]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005cca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005cce:	4a27      	ldr	r2, [pc, #156]	@ (8005d6c <HAL_UART_MspInit+0xa40>)
 8005cd0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005cd4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA1_Stream1;
 8005cdc:	4b25      	ldr	r3, [pc, #148]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005cde:	4a26      	ldr	r2, [pc, #152]	@ (8005d78 <HAL_UART_MspInit+0xa4c>)
 8005ce0:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 8005ce2:	4b24      	ldr	r3, [pc, #144]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005ce4:	2248      	movs	r2, #72	@ 0x48
 8005ce6:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005ce8:	4b22      	ldr	r3, [pc, #136]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005cea:	2240      	movs	r2, #64	@ 0x40
 8005cec:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005cee:	4b21      	ldr	r3, [pc, #132]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005cf4:	4b1f      	ldr	r3, [pc, #124]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005cf6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005cfa:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005d02:	4b1c      	ldr	r3, [pc, #112]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8005d08:	4b1a      	ldr	r3, [pc, #104]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005d0e:	4b19      	ldr	r3, [pc, #100]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005d10:	2200      	movs	r2, #0
 8005d12:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005d14:	4b17      	ldr	r3, [pc, #92]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005d16:	2200      	movs	r2, #0
 8005d18:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8005d1a:	4816      	ldr	r0, [pc, #88]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005d1c:	f001 ff52 	bl	8007bc4 <HAL_DMA_Init>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d001      	beq.n	8005d2a <HAL_UART_MspInit+0x9fe>
      Error_Handler();
 8005d26:	f7fc fbba 	bl	800249e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8005d2a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005d2e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a0f      	ldr	r2, [pc, #60]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005d36:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005d38:	4a0e      	ldr	r2, [pc, #56]	@ (8005d74 <HAL_UART_MspInit+0xa48>)
 8005d3a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005d3e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8005d46:	2200      	movs	r2, #0
 8005d48:	2100      	movs	r1, #0
 8005d4a:	2047      	movs	r0, #71	@ 0x47
 8005d4c:	f001 fe8d 	bl	8007a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005d50:	2047      	movs	r0, #71	@ 0x47
 8005d52:	f001 fea4 	bl	8007a9e <HAL_NVIC_EnableIRQ>
}
 8005d56:	bf00      	nop
 8005d58:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	40011400 	.word	0x40011400
 8005d64:	58024400 	.word	0x58024400
 8005d68:	58020800 	.word	0x58020800
 8005d6c:	24001820 	.word	0x24001820
 8005d70:	40020010 	.word	0x40020010
 8005d74:	24001898 	.word	0x24001898
 8005d78:	40020028 	.word	0x40020028

08005d7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
    ldr   sp, =_estack      /* set stack pointer */
 8005d7c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005db8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005d80:	f7fe fe18 	bl	80049b4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005d84:	f7fe fd76 	bl	8004874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005d88:	480c      	ldr	r0, [pc, #48]	@ (8005dbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005d8a:	490d      	ldr	r1, [pc, #52]	@ (8005dc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8005dc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005d90:	e002      	b.n	8005d98 <LoopCopyDataInit>

08005d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005d96:	3304      	adds	r3, #4

08005d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005d9c:	d3f9      	bcc.n	8005d92 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8005dc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005da0:	4c0a      	ldr	r4, [pc, #40]	@ (8005dcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8005da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005da4:	e001      	b.n	8005daa <LoopFillZerobss>

08005da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005da8:	3204      	adds	r2, #4

08005daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005dac:	d3fb      	bcc.n	8005da6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005dae:	f00d fe0f 	bl	80139d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005db2:	f7fb fea5 	bl	8001b00 <main>
  bx  lr
 8005db6:	4770      	bx	lr
    ldr   sp, =_estack      /* set stack pointer */
 8005db8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005dbc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005dc0:	24000204 	.word	0x24000204
  ldr r2, =_sidata
 8005dc4:	08018948 	.word	0x08018948
  ldr r2, =_sbss
 8005dc8:	24000204 	.word	0x24000204
  ldr r4, =_ebss
 8005dcc:	24001a60 	.word	0x24001a60

08005dd0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005dd0:	e7fe      	b.n	8005dd0 <ADC3_IRQHandler>
	...

08005dd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005dda:	2003      	movs	r0, #3
 8005ddc:	f001 fe3a 	bl	8007a54 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005de0:	f005 fd40 	bl	800b864 <HAL_RCC_GetSysClockFreq>
 8005de4:	4602      	mov	r2, r0
 8005de6:	4b15      	ldr	r3, [pc, #84]	@ (8005e3c <HAL_Init+0x68>)
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	0a1b      	lsrs	r3, r3, #8
 8005dec:	f003 030f 	and.w	r3, r3, #15
 8005df0:	4913      	ldr	r1, [pc, #76]	@ (8005e40 <HAL_Init+0x6c>)
 8005df2:	5ccb      	ldrb	r3, [r1, r3]
 8005df4:	f003 031f 	and.w	r3, r3, #31
 8005df8:	fa22 f303 	lsr.w	r3, r2, r3
 8005dfc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8005e3c <HAL_Init+0x68>)
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	f003 030f 	and.w	r3, r3, #15
 8005e06:	4a0e      	ldr	r2, [pc, #56]	@ (8005e40 <HAL_Init+0x6c>)
 8005e08:	5cd3      	ldrb	r3, [r2, r3]
 8005e0a:	f003 031f 	and.w	r3, r3, #31
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	fa22 f303 	lsr.w	r3, r2, r3
 8005e14:	4a0b      	ldr	r2, [pc, #44]	@ (8005e44 <HAL_Init+0x70>)
 8005e16:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005e18:	4a0b      	ldr	r2, [pc, #44]	@ (8005e48 <HAL_Init+0x74>)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005e1e:	200f      	movs	r0, #15
 8005e20:	f000 f814 	bl	8005e4c <HAL_InitTick>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e002      	b.n	8005e34 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005e2e:	f7fe fb6f 	bl	8004510 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005e32:	2300      	movs	r3, #0
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3708      	adds	r7, #8
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	58024400 	.word	0x58024400
 8005e40:	08017b18 	.word	0x08017b18
 8005e44:	2400002c 	.word	0x2400002c
 8005e48:	24000028 	.word	0x24000028

08005e4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005e54:	4b15      	ldr	r3, [pc, #84]	@ (8005eac <HAL_InitTick+0x60>)
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d101      	bne.n	8005e60 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e021      	b.n	8005ea4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005e60:	4b13      	ldr	r3, [pc, #76]	@ (8005eb0 <HAL_InitTick+0x64>)
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	4b11      	ldr	r3, [pc, #68]	@ (8005eac <HAL_InitTick+0x60>)
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	4619      	mov	r1, r3
 8005e6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005e6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e76:	4618      	mov	r0, r3
 8005e78:	f001 fe1f 	bl	8007aba <HAL_SYSTICK_Config>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d001      	beq.n	8005e86 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e00e      	b.n	8005ea4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2b0f      	cmp	r3, #15
 8005e8a:	d80a      	bhi.n	8005ea2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	6879      	ldr	r1, [r7, #4]
 8005e90:	f04f 30ff 	mov.w	r0, #4294967295
 8005e94:	f001 fde9 	bl	8007a6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005e98:	4a06      	ldr	r2, [pc, #24]	@ (8005eb4 <HAL_InitTick+0x68>)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	e000      	b.n	8005ea4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3708      	adds	r7, #8
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	24000038 	.word	0x24000038
 8005eb0:	24000028 	.word	0x24000028
 8005eb4:	24000034 	.word	0x24000034

08005eb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005ebc:	4b06      	ldr	r3, [pc, #24]	@ (8005ed8 <HAL_IncTick+0x20>)
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	4b06      	ldr	r3, [pc, #24]	@ (8005edc <HAL_IncTick+0x24>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4413      	add	r3, r2
 8005ec8:	4a04      	ldr	r2, [pc, #16]	@ (8005edc <HAL_IncTick+0x24>)
 8005eca:	6013      	str	r3, [r2, #0]
}
 8005ecc:	bf00      	nop
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	24000038 	.word	0x24000038
 8005edc:	24001910 	.word	0x24001910

08005ee0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8005ee4:	4b03      	ldr	r3, [pc, #12]	@ (8005ef4 <HAL_GetTick+0x14>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	24001910 	.word	0x24001910

08005ef8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f00:	f7ff ffee 	bl	8005ee0 <HAL_GetTick>
 8005f04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f10:	d005      	beq.n	8005f1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f12:	4b0a      	ldr	r3, [pc, #40]	@ (8005f3c <HAL_Delay+0x44>)
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	461a      	mov	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005f1e:	bf00      	nop
 8005f20:	f7ff ffde 	bl	8005ee0 <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	68fa      	ldr	r2, [r7, #12]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d8f7      	bhi.n	8005f20 <HAL_Delay+0x28>
  {
  }
}
 8005f30:	bf00      	nop
 8005f32:	bf00      	nop
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	24000038 	.word	0x24000038

08005f40 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005f40:	b480      	push	{r7}
 8005f42:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005f44:	4b03      	ldr	r3, [pc, #12]	@ (8005f54 <HAL_GetREVID+0x14>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	0c1b      	lsrs	r3, r3, #16
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr
 8005f54:	5c001000 	.word	0x5c001000

08005f58 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	431a      	orrs	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	609a      	str	r2, [r3, #8]
}
 8005f72:	bf00      	nop
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr

08005f7e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005f7e:	b480      	push	{r7}
 8005f80:	b083      	sub	sp, #12
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
 8005f86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	431a      	orrs	r2, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	609a      	str	r2, [r3, #8]
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b087      	sub	sp, #28
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d107      	bne.n	8005fe4 <LL_ADC_SetChannelPreselection+0x24>
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	0e9b      	lsrs	r3, r3, #26
 8005fd8:	f003 031f 	and.w	r3, r3, #31
 8005fdc:	2201      	movs	r2, #1
 8005fde:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe2:	e015      	b.n	8006010 <LL_ADC_SetChannelPreselection+0x50>
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	fa93 f3a3 	rbit	r3, r3
 8005fee:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d101      	bne.n	8005ffe <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8005ffa:	2320      	movs	r3, #32
 8005ffc:	e003      	b.n	8006006 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	fab3 f383 	clz	r3, r3
 8006004:	b2db      	uxtb	r3, r3
 8006006:	f003 031f 	and.w	r3, r3, #31
 800600a:	2201      	movs	r2, #1
 800600c:	fa02 f303 	lsl.w	r3, r2, r3
 8006010:	687a      	ldr	r2, [r7, #4]
 8006012:	69d2      	ldr	r2, [r2, #28]
 8006014:	431a      	orrs	r2, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800601a:	bf00      	nop
 800601c:	371c      	adds	r7, #28
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr

08006026 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006026:	b480      	push	{r7}
 8006028:	b087      	sub	sp, #28
 800602a:	af00      	add	r7, sp, #0
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	607a      	str	r2, [r7, #4]
 8006032:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	3360      	adds	r3, #96	@ 0x60
 8006038:	461a      	mov	r2, r3
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	4413      	add	r3, r2
 8006040:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	430b      	orrs	r3, r1
 8006054:	431a      	orrs	r2, r3
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800605a:	bf00      	nop
 800605c:	371c      	adds	r7, #28
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr

08006066 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8006066:	b480      	push	{r7}
 8006068:	b085      	sub	sp, #20
 800606a:	af00      	add	r7, sp, #0
 800606c:	60f8      	str	r0, [r7, #12]
 800606e:	60b9      	str	r1, [r7, #8]
 8006070:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	f003 031f 	and.w	r3, r3, #31
 8006080:	6879      	ldr	r1, [r7, #4]
 8006082:	fa01 f303 	lsl.w	r3, r1, r3
 8006086:	431a      	orrs	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	611a      	str	r2, [r3, #16]
}
 800608c:	bf00      	nop
 800608e:	3714      	adds	r7, #20
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8006098:	b480      	push	{r7}
 800609a:	b087      	sub	sp, #28
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	3360      	adds	r3, #96	@ 0x60
 80060a8:	461a      	mov	r2, r3
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	009b      	lsls	r3, r3, #2
 80060ae:	4413      	add	r3, r2
 80060b0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	431a      	orrs	r2, r3
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	601a      	str	r2, [r3, #0]
  }
}
 80060c2:	bf00      	nop
 80060c4:	371c      	adds	r7, #28
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b083      	sub	sp, #12
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d101      	bne.n	80060e6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80060e2:	2301      	movs	r3, #1
 80060e4:	e000      	b.n	80060e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b087      	sub	sp, #28
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	3330      	adds	r3, #48	@ 0x30
 8006104:	461a      	mov	r2, r3
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	0a1b      	lsrs	r3, r3, #8
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	f003 030c 	and.w	r3, r3, #12
 8006110:	4413      	add	r3, r2
 8006112:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	f003 031f 	and.w	r3, r3, #31
 800611e:	211f      	movs	r1, #31
 8006120:	fa01 f303 	lsl.w	r3, r1, r3
 8006124:	43db      	mvns	r3, r3
 8006126:	401a      	ands	r2, r3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	0e9b      	lsrs	r3, r3, #26
 800612c:	f003 011f 	and.w	r1, r3, #31
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	f003 031f 	and.w	r3, r3, #31
 8006136:	fa01 f303 	lsl.w	r3, r1, r3
 800613a:	431a      	orrs	r2, r3
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006140:	bf00      	nop
 8006142:	371c      	adds	r7, #28
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800614c:	b480      	push	{r7}
 800614e:	b087      	sub	sp, #28
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	3314      	adds	r3, #20
 800615c:	461a      	mov	r2, r3
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	0e5b      	lsrs	r3, r3, #25
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	f003 0304 	and.w	r3, r3, #4
 8006168:	4413      	add	r3, r2
 800616a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	0d1b      	lsrs	r3, r3, #20
 8006174:	f003 031f 	and.w	r3, r3, #31
 8006178:	2107      	movs	r1, #7
 800617a:	fa01 f303 	lsl.w	r3, r1, r3
 800617e:	43db      	mvns	r3, r3
 8006180:	401a      	ands	r2, r3
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	0d1b      	lsrs	r3, r3, #20
 8006186:	f003 031f 	and.w	r3, r3, #31
 800618a:	6879      	ldr	r1, [r7, #4]
 800618c:	fa01 f303 	lsl.w	r3, r1, r3
 8006190:	431a      	orrs	r2, r3
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006196:	bf00      	nop
 8006198:	371c      	adds	r7, #28
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr
	...

080061a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061bc:	43db      	mvns	r3, r3
 80061be:	401a      	ands	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f003 0318 	and.w	r3, r3, #24
 80061c6:	4908      	ldr	r1, [pc, #32]	@ (80061e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80061c8:	40d9      	lsrs	r1, r3
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	400b      	ands	r3, r1
 80061ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061d2:	431a      	orrs	r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80061da:	bf00      	nop
 80061dc:	3714      	adds	r7, #20
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	000fffff 	.word	0x000fffff

080061ec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	f003 031f 	and.w	r3, r3, #31
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8006218:	4618      	mov	r0, r3
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	689a      	ldr	r2, [r3, #8]
 8006230:	4b04      	ldr	r3, [pc, #16]	@ (8006244 <LL_ADC_DisableDeepPowerDown+0x20>)
 8006232:	4013      	ands	r3, r2
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	6093      	str	r3, [r2, #8]
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr
 8006244:	5fffffc0 	.word	0x5fffffc0

08006248 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006258:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800625c:	d101      	bne.n	8006262 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800625e:	2301      	movs	r3, #1
 8006260:	e000      	b.n	8006264 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	689a      	ldr	r2, [r3, #8]
 800627c:	4b05      	ldr	r3, [pc, #20]	@ (8006294 <LL_ADC_EnableInternalRegulator+0x24>)
 800627e:	4013      	ands	r3, r2
 8006280:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr
 8006294:	6fffffc0 	.word	0x6fffffc0

08006298 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062ac:	d101      	bne.n	80062b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80062ae:	2301      	movs	r3, #1
 80062b0:	e000      	b.n	80062b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	689a      	ldr	r2, [r3, #8]
 80062cc:	4b05      	ldr	r3, [pc, #20]	@ (80062e4 <LL_ADC_Enable+0x24>)
 80062ce:	4013      	ands	r3, r2
 80062d0:	f043 0201 	orr.w	r2, r3, #1
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr
 80062e4:	7fffffc0 	.word	0x7fffffc0

080062e8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	689a      	ldr	r2, [r3, #8]
 80062f4:	4b05      	ldr	r3, [pc, #20]	@ (800630c <LL_ADC_Disable+0x24>)
 80062f6:	4013      	ands	r3, r2
 80062f8:	f043 0202 	orr.w	r2, r3, #2
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr
 800630c:	7fffffc0 	.word	0x7fffffc0

08006310 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f003 0301 	and.w	r3, r3, #1
 8006320:	2b01      	cmp	r3, #1
 8006322:	d101      	bne.n	8006328 <LL_ADC_IsEnabled+0x18>
 8006324:	2301      	movs	r3, #1
 8006326:	e000      	b.n	800632a <LL_ADC_IsEnabled+0x1a>
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr

08006336 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006336:	b480      	push	{r7}
 8006338:	b083      	sub	sp, #12
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f003 0302 	and.w	r3, r3, #2
 8006346:	2b02      	cmp	r3, #2
 8006348:	d101      	bne.n	800634e <LL_ADC_IsDisableOngoing+0x18>
 800634a:	2301      	movs	r3, #1
 800634c:	e000      	b.n	8006350 <LL_ADC_IsDisableOngoing+0x1a>
 800634e:	2300      	movs	r3, #0
}
 8006350:	4618      	mov	r0, r3
 8006352:	370c      	adds	r7, #12
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	689a      	ldr	r2, [r3, #8]
 8006368:	4b05      	ldr	r3, [pc, #20]	@ (8006380 <LL_ADC_REG_StartConversion+0x24>)
 800636a:	4013      	ands	r3, r2
 800636c:	f043 0204 	orr.w	r2, r3, #4
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr
 8006380:	7fffffc0 	.word	0x7fffffc0

08006384 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	689a      	ldr	r2, [r3, #8]
 8006390:	4b05      	ldr	r3, [pc, #20]	@ (80063a8 <LL_ADC_REG_StopConversion+0x24>)
 8006392:	4013      	ands	r3, r2
 8006394:	f043 0210 	orr.w	r2, r3, #16
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800639c:	bf00      	nop
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr
 80063a8:	7fffffc0 	.word	0x7fffffc0

080063ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	f003 0304 	and.w	r3, r3, #4
 80063bc:	2b04      	cmp	r3, #4
 80063be:	d101      	bne.n	80063c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80063c0:	2301      	movs	r3, #1
 80063c2:	e000      	b.n	80063c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	370c      	adds	r7, #12
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
	...

080063d4 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b083      	sub	sp, #12
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	689a      	ldr	r2, [r3, #8]
 80063e0:	4b05      	ldr	r3, [pc, #20]	@ (80063f8 <LL_ADC_INJ_StopConversion+0x24>)
 80063e2:	4013      	ands	r3, r2
 80063e4:	f043 0220 	orr.w	r2, r3, #32
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80063ec:	bf00      	nop
 80063ee:	370c      	adds	r7, #12
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr
 80063f8:	7fffffc0 	.word	0x7fffffc0

080063fc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	f003 0308 	and.w	r3, r3, #8
 800640c:	2b08      	cmp	r3, #8
 800640e:	d101      	bne.n	8006414 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006410:	2301      	movs	r3, #1
 8006412:	e000      	b.n	8006416 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006414:	2300      	movs	r3, #0
}
 8006416:	4618      	mov	r0, r3
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
	...

08006424 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006424:	b590      	push	{r4, r7, lr}
 8006426:	b089      	sub	sp, #36	@ 0x24
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800642c:	2300      	movs	r3, #0
 800642e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006430:	2300      	movs	r3, #0
 8006432:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e18f      	b.n	800675e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006448:	2b00      	cmp	r3, #0
 800644a:	d109      	bne.n	8006460 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f7fa fe41 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4618      	mov	r0, r3
 8006466:	f7ff feef 	bl	8006248 <LL_ADC_IsDeepPowerDownEnabled>
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d004      	beq.n	800647a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4618      	mov	r0, r3
 8006476:	f7ff fed5 	bl	8006224 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4618      	mov	r0, r3
 8006480:	f7ff ff0a 	bl	8006298 <LL_ADC_IsInternalRegulatorEnabled>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d114      	bne.n	80064b4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4618      	mov	r0, r3
 8006490:	f7ff feee 	bl	8006270 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006494:	4b87      	ldr	r3, [pc, #540]	@ (80066b4 <HAL_ADC_Init+0x290>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	099b      	lsrs	r3, r3, #6
 800649a:	4a87      	ldr	r2, [pc, #540]	@ (80066b8 <HAL_ADC_Init+0x294>)
 800649c:	fba2 2303 	umull	r2, r3, r2, r3
 80064a0:	099b      	lsrs	r3, r3, #6
 80064a2:	3301      	adds	r3, #1
 80064a4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80064a6:	e002      	b.n	80064ae <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	3b01      	subs	r3, #1
 80064ac:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d1f9      	bne.n	80064a8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4618      	mov	r0, r3
 80064ba:	f7ff feed 	bl	8006298 <LL_ADC_IsInternalRegulatorEnabled>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d10d      	bne.n	80064e0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064c8:	f043 0210 	orr.w	r2, r3, #16
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d4:	f043 0201 	orr.w	r2, r3, #1
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4618      	mov	r0, r3
 80064e6:	f7ff ff61 	bl	80063ac <LL_ADC_REG_IsConversionOngoing>
 80064ea:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064f0:	f003 0310 	and.w	r3, r3, #16
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f040 8129 	bne.w	800674c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f040 8125 	bne.w	800674c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006506:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800650a:	f043 0202 	orr.w	r2, r3, #2
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4618      	mov	r0, r3
 8006518:	f7ff fefa 	bl	8006310 <LL_ADC_IsEnabled>
 800651c:	4603      	mov	r3, r0
 800651e:	2b00      	cmp	r3, #0
 8006520:	d136      	bne.n	8006590 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a65      	ldr	r2, [pc, #404]	@ (80066bc <HAL_ADC_Init+0x298>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d004      	beq.n	8006536 <HAL_ADC_Init+0x112>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a63      	ldr	r2, [pc, #396]	@ (80066c0 <HAL_ADC_Init+0x29c>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d10e      	bne.n	8006554 <HAL_ADC_Init+0x130>
 8006536:	4861      	ldr	r0, [pc, #388]	@ (80066bc <HAL_ADC_Init+0x298>)
 8006538:	f7ff feea 	bl	8006310 <LL_ADC_IsEnabled>
 800653c:	4604      	mov	r4, r0
 800653e:	4860      	ldr	r0, [pc, #384]	@ (80066c0 <HAL_ADC_Init+0x29c>)
 8006540:	f7ff fee6 	bl	8006310 <LL_ADC_IsEnabled>
 8006544:	4603      	mov	r3, r0
 8006546:	4323      	orrs	r3, r4
 8006548:	2b00      	cmp	r3, #0
 800654a:	bf0c      	ite	eq
 800654c:	2301      	moveq	r3, #1
 800654e:	2300      	movne	r3, #0
 8006550:	b2db      	uxtb	r3, r3
 8006552:	e008      	b.n	8006566 <HAL_ADC_Init+0x142>
 8006554:	485b      	ldr	r0, [pc, #364]	@ (80066c4 <HAL_ADC_Init+0x2a0>)
 8006556:	f7ff fedb 	bl	8006310 <LL_ADC_IsEnabled>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	bf0c      	ite	eq
 8006560:	2301      	moveq	r3, #1
 8006562:	2300      	movne	r3, #0
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d012      	beq.n	8006590 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a53      	ldr	r2, [pc, #332]	@ (80066bc <HAL_ADC_Init+0x298>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d004      	beq.n	800657e <HAL_ADC_Init+0x15a>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a51      	ldr	r2, [pc, #324]	@ (80066c0 <HAL_ADC_Init+0x29c>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d101      	bne.n	8006582 <HAL_ADC_Init+0x15e>
 800657e:	4a52      	ldr	r2, [pc, #328]	@ (80066c8 <HAL_ADC_Init+0x2a4>)
 8006580:	e000      	b.n	8006584 <HAL_ADC_Init+0x160>
 8006582:	4a52      	ldr	r2, [pc, #328]	@ (80066cc <HAL_ADC_Init+0x2a8>)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	4619      	mov	r1, r3
 800658a:	4610      	mov	r0, r2
 800658c:	f7ff fce4 	bl	8005f58 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006590:	f7ff fcd6 	bl	8005f40 <HAL_GetREVID>
 8006594:	4603      	mov	r3, r0
 8006596:	f241 0203 	movw	r2, #4099	@ 0x1003
 800659a:	4293      	cmp	r3, r2
 800659c:	d914      	bls.n	80065c8 <HAL_ADC_Init+0x1a4>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	2b10      	cmp	r3, #16
 80065a4:	d110      	bne.n	80065c8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	7d5b      	ldrb	r3, [r3, #21]
 80065aa:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80065b0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80065b6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	7f1b      	ldrb	r3, [r3, #28]
 80065bc:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80065be:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80065c0:	f043 030c 	orr.w	r3, r3, #12
 80065c4:	61bb      	str	r3, [r7, #24]
 80065c6:	e00d      	b.n	80065e4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	7d5b      	ldrb	r3, [r3, #21]
 80065cc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80065d2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80065d8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	7f1b      	ldrb	r3, [r3, #28]
 80065de:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80065e0:	4313      	orrs	r3, r2
 80065e2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	7f1b      	ldrb	r3, [r3, #28]
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d106      	bne.n	80065fa <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a1b      	ldr	r3, [r3, #32]
 80065f0:	3b01      	subs	r3, #1
 80065f2:	045b      	lsls	r3, r3, #17
 80065f4:	69ba      	ldr	r2, [r7, #24]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d009      	beq.n	8006616 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006606:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800660e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006610:	69ba      	ldr	r2, [r7, #24]
 8006612:	4313      	orrs	r3, r2
 8006614:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68da      	ldr	r2, [r3, #12]
 800661c:	4b2c      	ldr	r3, [pc, #176]	@ (80066d0 <HAL_ADC_Init+0x2ac>)
 800661e:	4013      	ands	r3, r2
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	6812      	ldr	r2, [r2, #0]
 8006624:	69b9      	ldr	r1, [r7, #24]
 8006626:	430b      	orrs	r3, r1
 8006628:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4618      	mov	r0, r3
 8006630:	f7ff febc 	bl	80063ac <LL_ADC_REG_IsConversionOngoing>
 8006634:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4618      	mov	r0, r3
 800663c:	f7ff fede 	bl	80063fc <LL_ADC_INJ_IsConversionOngoing>
 8006640:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d15f      	bne.n	8006708 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d15c      	bne.n	8006708 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	7d1b      	ldrb	r3, [r3, #20]
 8006652:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8006658:	4313      	orrs	r3, r2
 800665a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68da      	ldr	r2, [r3, #12]
 8006662:	4b1c      	ldr	r3, [pc, #112]	@ (80066d4 <HAL_ADC_Init+0x2b0>)
 8006664:	4013      	ands	r3, r2
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	6812      	ldr	r2, [r2, #0]
 800666a:	69b9      	ldr	r1, [r7, #24]
 800666c:	430b      	orrs	r3, r1
 800666e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006676:	2b01      	cmp	r3, #1
 8006678:	d130      	bne.n	80066dc <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800667e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	691a      	ldr	r2, [r3, #16]
 8006686:	4b14      	ldr	r3, [pc, #80]	@ (80066d8 <HAL_ADC_Init+0x2b4>)
 8006688:	4013      	ands	r3, r2
 800668a:	687a      	ldr	r2, [r7, #4]
 800668c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800668e:	3a01      	subs	r2, #1
 8006690:	0411      	lsls	r1, r2, #16
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006696:	4311      	orrs	r1, r2
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800669c:	4311      	orrs	r1, r2
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80066a2:	430a      	orrs	r2, r1
 80066a4:	431a      	orrs	r2, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f042 0201 	orr.w	r2, r2, #1
 80066ae:	611a      	str	r2, [r3, #16]
 80066b0:	e01c      	b.n	80066ec <HAL_ADC_Init+0x2c8>
 80066b2:	bf00      	nop
 80066b4:	24000028 	.word	0x24000028
 80066b8:	053e2d63 	.word	0x053e2d63
 80066bc:	40022000 	.word	0x40022000
 80066c0:	40022100 	.word	0x40022100
 80066c4:	58026000 	.word	0x58026000
 80066c8:	40022300 	.word	0x40022300
 80066cc:	58026300 	.word	0x58026300
 80066d0:	fff0c003 	.word	0xfff0c003
 80066d4:	ffffbffc 	.word	0xffffbffc
 80066d8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	691a      	ldr	r2, [r3, #16]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f022 0201 	bic.w	r2, r2, #1
 80066ea:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	430a      	orrs	r2, r1
 8006700:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 fec6 	bl	8007494 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d10c      	bne.n	800672a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006716:	f023 010f 	bic.w	r1, r3, #15
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	1e5a      	subs	r2, r3, #1
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	430a      	orrs	r2, r1
 8006726:	631a      	str	r2, [r3, #48]	@ 0x30
 8006728:	e007      	b.n	800673a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f022 020f 	bic.w	r2, r2, #15
 8006738:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800673e:	f023 0303 	bic.w	r3, r3, #3
 8006742:	f043 0201 	orr.w	r2, r3, #1
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	655a      	str	r2, [r3, #84]	@ 0x54
 800674a:	e007      	b.n	800675c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006750:	f043 0210 	orr.w	r2, r3, #16
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800675c:	7ffb      	ldrb	r3, [r7, #31]
}
 800675e:	4618      	mov	r0, r3
 8006760:	3724      	adds	r7, #36	@ 0x24
 8006762:	46bd      	mov	sp, r7
 8006764:	bd90      	pop	{r4, r7, pc}
 8006766:	bf00      	nop

08006768 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b086      	sub	sp, #24
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a5c      	ldr	r2, [pc, #368]	@ (80068e8 <HAL_ADC_Start+0x180>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d004      	beq.n	8006784 <HAL_ADC_Start+0x1c>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a5b      	ldr	r2, [pc, #364]	@ (80068ec <HAL_ADC_Start+0x184>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d101      	bne.n	8006788 <HAL_ADC_Start+0x20>
 8006784:	4b5a      	ldr	r3, [pc, #360]	@ (80068f0 <HAL_ADC_Start+0x188>)
 8006786:	e000      	b.n	800678a <HAL_ADC_Start+0x22>
 8006788:	4b5a      	ldr	r3, [pc, #360]	@ (80068f4 <HAL_ADC_Start+0x18c>)
 800678a:	4618      	mov	r0, r3
 800678c:	f7ff fd2e 	bl	80061ec <LL_ADC_GetMultimode>
 8006790:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4618      	mov	r0, r3
 8006798:	f7ff fe08 	bl	80063ac <LL_ADC_REG_IsConversionOngoing>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	f040 809a 	bne.w	80068d8 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d101      	bne.n	80067b2 <HAL_ADC_Start+0x4a>
 80067ae:	2302      	movs	r3, #2
 80067b0:	e095      	b.n	80068de <HAL_ADC_Start+0x176>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 fd80 	bl	80072c0 <ADC_Enable>
 80067c0:	4603      	mov	r3, r0
 80067c2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80067c4:	7dfb      	ldrb	r3, [r7, #23]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f040 8081 	bne.w	80068ce <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067d0:	4b49      	ldr	r3, [pc, #292]	@ (80068f8 <HAL_ADC_Start+0x190>)
 80067d2:	4013      	ands	r3, r2
 80067d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a42      	ldr	r2, [pc, #264]	@ (80068ec <HAL_ADC_Start+0x184>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d002      	beq.n	80067ec <HAL_ADC_Start+0x84>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	e000      	b.n	80067ee <HAL_ADC_Start+0x86>
 80067ec:	4b3e      	ldr	r3, [pc, #248]	@ (80068e8 <HAL_ADC_Start+0x180>)
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	6812      	ldr	r2, [r2, #0]
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d002      	beq.n	80067fc <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d105      	bne.n	8006808 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006800:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800680c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006810:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006814:	d106      	bne.n	8006824 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800681a:	f023 0206 	bic.w	r2, r3, #6
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	659a      	str	r2, [r3, #88]	@ 0x58
 8006822:	e002      	b.n	800682a <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	221c      	movs	r2, #28
 8006830:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a2b      	ldr	r2, [pc, #172]	@ (80068ec <HAL_ADC_Start+0x184>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d002      	beq.n	800684a <HAL_ADC_Start+0xe2>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	e000      	b.n	800684c <HAL_ADC_Start+0xe4>
 800684a:	4b27      	ldr	r3, [pc, #156]	@ (80068e8 <HAL_ADC_Start+0x180>)
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	6812      	ldr	r2, [r2, #0]
 8006850:	4293      	cmp	r3, r2
 8006852:	d008      	beq.n	8006866 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d005      	beq.n	8006866 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	2b05      	cmp	r3, #5
 800685e:	d002      	beq.n	8006866 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	2b09      	cmp	r3, #9
 8006864:	d114      	bne.n	8006890 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006870:	2b00      	cmp	r3, #0
 8006872:	d007      	beq.n	8006884 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006878:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800687c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4618      	mov	r0, r3
 800688a:	f7ff fd67 	bl	800635c <LL_ADC_REG_StartConversion>
 800688e:	e025      	b.n	80068dc <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006894:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a12      	ldr	r2, [pc, #72]	@ (80068ec <HAL_ADC_Start+0x184>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d002      	beq.n	80068ac <HAL_ADC_Start+0x144>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	e000      	b.n	80068ae <HAL_ADC_Start+0x146>
 80068ac:	4b0e      	ldr	r3, [pc, #56]	@ (80068e8 <HAL_ADC_Start+0x180>)
 80068ae:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d00f      	beq.n	80068dc <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80068c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	655a      	str	r2, [r3, #84]	@ 0x54
 80068cc:	e006      	b.n	80068dc <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80068d6:	e001      	b.n	80068dc <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80068d8:	2302      	movs	r3, #2
 80068da:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80068dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3718      	adds	r7, #24
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	bf00      	nop
 80068e8:	40022000 	.word	0x40022000
 80068ec:	40022100 	.word	0x40022100
 80068f0:	40022300 	.word	0x40022300
 80068f4:	58026300 	.word	0x58026300
 80068f8:	fffff0fe 	.word	0xfffff0fe

080068fc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800690a:	2b01      	cmp	r3, #1
 800690c:	d101      	bne.n	8006912 <HAL_ADC_Stop+0x16>
 800690e:	2302      	movs	r3, #2
 8006910:	e021      	b.n	8006956 <HAL_ADC_Stop+0x5a>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2201      	movs	r2, #1
 8006916:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800691a:	2103      	movs	r1, #3
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 fc13 	bl	8007148 <ADC_ConversionStop>
 8006922:	4603      	mov	r3, r0
 8006924:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006926:	7bfb      	ldrb	r3, [r7, #15]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d10f      	bne.n	800694c <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 fd51 	bl	80073d4 <ADC_Disable>
 8006932:	4603      	mov	r3, r0
 8006934:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006936:	7bfb      	ldrb	r3, [r7, #15]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d107      	bne.n	800694c <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006940:	4b07      	ldr	r3, [pc, #28]	@ (8006960 <HAL_ADC_Stop+0x64>)
 8006942:	4013      	ands	r3, r2
 8006944:	f043 0201 	orr.w	r2, r3, #1
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006954:	7bfb      	ldrb	r3, [r7, #15]
}
 8006956:	4618      	mov	r0, r3
 8006958:	3710      	adds	r7, #16
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	ffffeefe 	.word	0xffffeefe

08006964 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b088      	sub	sp, #32
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a72      	ldr	r2, [pc, #456]	@ (8006b3c <HAL_ADC_PollForConversion+0x1d8>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d004      	beq.n	8006982 <HAL_ADC_PollForConversion+0x1e>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a70      	ldr	r2, [pc, #448]	@ (8006b40 <HAL_ADC_PollForConversion+0x1dc>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d101      	bne.n	8006986 <HAL_ADC_PollForConversion+0x22>
 8006982:	4b70      	ldr	r3, [pc, #448]	@ (8006b44 <HAL_ADC_PollForConversion+0x1e0>)
 8006984:	e000      	b.n	8006988 <HAL_ADC_PollForConversion+0x24>
 8006986:	4b70      	ldr	r3, [pc, #448]	@ (8006b48 <HAL_ADC_PollForConversion+0x1e4>)
 8006988:	4618      	mov	r0, r3
 800698a:	f7ff fc2f 	bl	80061ec <LL_ADC_GetMultimode>
 800698e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	691b      	ldr	r3, [r3, #16]
 8006994:	2b08      	cmp	r3, #8
 8006996:	d102      	bne.n	800699e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006998:	2308      	movs	r3, #8
 800699a:	61fb      	str	r3, [r7, #28]
 800699c:	e037      	b.n	8006a0e <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d005      	beq.n	80069b0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	2b05      	cmp	r3, #5
 80069a8:	d002      	beq.n	80069b0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	2b09      	cmp	r3, #9
 80069ae:	d111      	bne.n	80069d4 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	f003 0301 	and.w	r3, r3, #1
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d007      	beq.n	80069ce <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069c2:	f043 0220 	orr.w	r2, r3, #32
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	e0b1      	b.n	8006b32 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80069ce:	2304      	movs	r3, #4
 80069d0:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80069d2:	e01c      	b.n	8006a0e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a58      	ldr	r2, [pc, #352]	@ (8006b3c <HAL_ADC_PollForConversion+0x1d8>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d004      	beq.n	80069e8 <HAL_ADC_PollForConversion+0x84>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a57      	ldr	r2, [pc, #348]	@ (8006b40 <HAL_ADC_PollForConversion+0x1dc>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d101      	bne.n	80069ec <HAL_ADC_PollForConversion+0x88>
 80069e8:	4b56      	ldr	r3, [pc, #344]	@ (8006b44 <HAL_ADC_PollForConversion+0x1e0>)
 80069ea:	e000      	b.n	80069ee <HAL_ADC_PollForConversion+0x8a>
 80069ec:	4b56      	ldr	r3, [pc, #344]	@ (8006b48 <HAL_ADC_PollForConversion+0x1e4>)
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff fc0a 	bl	8006208 <LL_ADC_GetMultiDMATransfer>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d007      	beq.n	8006a0a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069fe:	f043 0220 	orr.w	r2, r3, #32
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e093      	b.n	8006b32 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006a0a:	2304      	movs	r3, #4
 8006a0c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006a0e:	f7ff fa67 	bl	8005ee0 <HAL_GetTick>
 8006a12:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006a14:	e021      	b.n	8006a5a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a1c:	d01d      	beq.n	8006a5a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006a1e:	f7ff fa5f 	bl	8005ee0 <HAL_GetTick>
 8006a22:	4602      	mov	r2, r0
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	683a      	ldr	r2, [r7, #0]
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d302      	bcc.n	8006a34 <HAL_ADC_PollForConversion+0xd0>
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d112      	bne.n	8006a5a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d10b      	bne.n	8006a5a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a46:	f043 0204 	orr.w	r2, r3, #4
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8006a56:	2303      	movs	r3, #3
 8006a58:	e06b      	b.n	8006b32 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	4013      	ands	r3, r2
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d0d6      	beq.n	8006a16 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a6c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7ff fb28 	bl	80060ce <LL_ADC_REG_IsTriggerSourceSWStart>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d01c      	beq.n	8006abe <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	7d5b      	ldrb	r3, [r3, #21]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d118      	bne.n	8006abe <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0308 	and.w	r3, r3, #8
 8006a96:	2b08      	cmp	r3, #8
 8006a98:	d111      	bne.n	8006abe <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a9e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d105      	bne.n	8006abe <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab6:	f043 0201 	orr.w	r2, r3, #1
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a1f      	ldr	r2, [pc, #124]	@ (8006b40 <HAL_ADC_PollForConversion+0x1dc>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d002      	beq.n	8006ace <HAL_ADC_PollForConversion+0x16a>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	e000      	b.n	8006ad0 <HAL_ADC_PollForConversion+0x16c>
 8006ace:	4b1b      	ldr	r3, [pc, #108]	@ (8006b3c <HAL_ADC_PollForConversion+0x1d8>)
 8006ad0:	687a      	ldr	r2, [r7, #4]
 8006ad2:	6812      	ldr	r2, [r2, #0]
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d008      	beq.n	8006aea <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d005      	beq.n	8006aea <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	2b05      	cmp	r3, #5
 8006ae2:	d002      	beq.n	8006aea <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	2b09      	cmp	r3, #9
 8006ae8:	d104      	bne.n	8006af4 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	61bb      	str	r3, [r7, #24]
 8006af2:	e00c      	b.n	8006b0e <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a11      	ldr	r2, [pc, #68]	@ (8006b40 <HAL_ADC_PollForConversion+0x1dc>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d002      	beq.n	8006b04 <HAL_ADC_PollForConversion+0x1a0>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	e000      	b.n	8006b06 <HAL_ADC_PollForConversion+0x1a2>
 8006b04:	4b0d      	ldr	r3, [pc, #52]	@ (8006b3c <HAL_ADC_PollForConversion+0x1d8>)
 8006b06:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	2b08      	cmp	r3, #8
 8006b12:	d104      	bne.n	8006b1e <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2208      	movs	r2, #8
 8006b1a:	601a      	str	r2, [r3, #0]
 8006b1c:	e008      	b.n	8006b30 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d103      	bne.n	8006b30 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	220c      	movs	r2, #12
 8006b2e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3720      	adds	r7, #32
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	40022000 	.word	0x40022000
 8006b40:	40022100 	.word	0x40022100
 8006b44:	40022300 	.word	0x40022300
 8006b48:	58026300 	.word	0x58026300

08006b4c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	370c      	adds	r7, #12
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr
	...

08006b68 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006b68:	b590      	push	{r4, r7, lr}
 8006b6a:	b08d      	sub	sp, #52	@ 0x34
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b72:	2300      	movs	r3, #0
 8006b74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	4a65      	ldr	r2, [pc, #404]	@ (8006d18 <HAL_ADC_ConfigChannel+0x1b0>)
 8006b82:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d101      	bne.n	8006b92 <HAL_ADC_ConfigChannel+0x2a>
 8006b8e:	2302      	movs	r3, #2
 8006b90:	e2c7      	b.n	8007122 <HAL_ADC_ConfigChannel+0x5ba>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2201      	movs	r2, #1
 8006b96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f7ff fc04 	bl	80063ac <LL_ADC_REG_IsConversionOngoing>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	f040 82ac 	bne.w	8007104 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	db2c      	blt.n	8006c0e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d108      	bne.n	8006bd2 <HAL_ADC_ConfigChannel+0x6a>
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	0e9b      	lsrs	r3, r3, #26
 8006bc6:	f003 031f 	and.w	r3, r3, #31
 8006bca:	2201      	movs	r2, #1
 8006bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd0:	e016      	b.n	8006c00 <HAL_ADC_ConfigChannel+0x98>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	fa93 f3a3 	rbit	r3, r3
 8006bde:	613b      	str	r3, [r7, #16]
  return result;
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d101      	bne.n	8006bee <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8006bea:	2320      	movs	r3, #32
 8006bec:	e003      	b.n	8006bf6 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	fab3 f383 	clz	r3, r3
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	f003 031f 	and.w	r3, r3, #31
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	6812      	ldr	r2, [r2, #0]
 8006c04:	69d1      	ldr	r1, [r2, #28]
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	6812      	ldr	r2, [r2, #0]
 8006c0a:	430b      	orrs	r3, r1
 8006c0c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6818      	ldr	r0, [r3, #0]
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	6859      	ldr	r1, [r3, #4]
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	f7ff fa6a 	bl	80060f4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7ff fbc1 	bl	80063ac <LL_ADC_REG_IsConversionOngoing>
 8006c2a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4618      	mov	r0, r3
 8006c32:	f7ff fbe3 	bl	80063fc <LL_ADC_INJ_IsConversionOngoing>
 8006c36:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f040 80b8 	bne.w	8006db0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f040 80b4 	bne.w	8006db0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6818      	ldr	r0, [r3, #0]
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	6819      	ldr	r1, [r3, #0]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	461a      	mov	r2, r3
 8006c56:	f7ff fa79 	bl	800614c <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006c5a:	4b30      	ldr	r3, [pc, #192]	@ (8006d1c <HAL_ADC_ConfigChannel+0x1b4>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006c62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c66:	d10b      	bne.n	8006c80 <HAL_ADC_ConfigChannel+0x118>
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	695a      	ldr	r2, [r3, #20]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	089b      	lsrs	r3, r3, #2
 8006c74:	f003 0307 	and.w	r3, r3, #7
 8006c78:	005b      	lsls	r3, r3, #1
 8006c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7e:	e01d      	b.n	8006cbc <HAL_ADC_ConfigChannel+0x154>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68db      	ldr	r3, [r3, #12]
 8006c86:	f003 0310 	and.w	r3, r3, #16
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d10b      	bne.n	8006ca6 <HAL_ADC_ConfigChannel+0x13e>
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	695a      	ldr	r2, [r3, #20]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	089b      	lsrs	r3, r3, #2
 8006c9a:	f003 0307 	and.w	r3, r3, #7
 8006c9e:	005b      	lsls	r3, r3, #1
 8006ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ca4:	e00a      	b.n	8006cbc <HAL_ADC_ConfigChannel+0x154>
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	695a      	ldr	r2, [r3, #20]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	089b      	lsrs	r3, r3, #2
 8006cb2:	f003 0304 	and.w	r3, r3, #4
 8006cb6:	005b      	lsls	r3, r3, #1
 8006cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cbc:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	691b      	ldr	r3, [r3, #16]
 8006cc2:	2b04      	cmp	r3, #4
 8006cc4:	d02c      	beq.n	8006d20 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6818      	ldr	r0, [r3, #0]
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	6919      	ldr	r1, [r3, #16]
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	6a3b      	ldr	r3, [r7, #32]
 8006cd4:	f7ff f9a7 	bl	8006026 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6818      	ldr	r0, [r3, #0]
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	6919      	ldr	r1, [r3, #16]
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	7e5b      	ldrb	r3, [r3, #25]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d102      	bne.n	8006cee <HAL_ADC_ConfigChannel+0x186>
 8006ce8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006cec:	e000      	b.n	8006cf0 <HAL_ADC_ConfigChannel+0x188>
 8006cee:	2300      	movs	r3, #0
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	f7ff f9d1 	bl	8006098 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6818      	ldr	r0, [r3, #0]
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	6919      	ldr	r1, [r3, #16]
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	7e1b      	ldrb	r3, [r3, #24]
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d102      	bne.n	8006d0c <HAL_ADC_ConfigChannel+0x1a4>
 8006d06:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006d0a:	e000      	b.n	8006d0e <HAL_ADC_ConfigChannel+0x1a6>
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	461a      	mov	r2, r3
 8006d10:	f7ff f9a9 	bl	8006066 <LL_ADC_SetDataRightShift>
 8006d14:	e04c      	b.n	8006db0 <HAL_ADC_ConfigChannel+0x248>
 8006d16:	bf00      	nop
 8006d18:	47ff0000 	.word	0x47ff0000
 8006d1c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	069b      	lsls	r3, r3, #26
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d107      	bne.n	8006d44 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006d42:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	069b      	lsls	r3, r3, #26
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d107      	bne.n	8006d68 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006d66:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006d6e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	069b      	lsls	r3, r3, #26
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d107      	bne.n	8006d8c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006d8a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d92:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	069b      	lsls	r3, r3, #26
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d107      	bne.n	8006db0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006dae:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4618      	mov	r0, r3
 8006db6:	f7ff faab 	bl	8006310 <LL_ADC_IsEnabled>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f040 81aa 	bne.w	8007116 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6818      	ldr	r0, [r3, #0]
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	6819      	ldr	r1, [r3, #0]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	461a      	mov	r2, r3
 8006dd0:	f7ff f9e8 	bl	80061a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	4a87      	ldr	r2, [pc, #540]	@ (8006ff8 <HAL_ADC_ConfigChannel+0x490>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	f040 809a 	bne.w	8006f14 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4984      	ldr	r1, [pc, #528]	@ (8006ffc <HAL_ADC_ConfigChannel+0x494>)
 8006dea:	428b      	cmp	r3, r1
 8006dec:	d147      	bne.n	8006e7e <HAL_ADC_ConfigChannel+0x316>
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4983      	ldr	r1, [pc, #524]	@ (8007000 <HAL_ADC_ConfigChannel+0x498>)
 8006df4:	428b      	cmp	r3, r1
 8006df6:	d040      	beq.n	8006e7a <HAL_ADC_ConfigChannel+0x312>
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4981      	ldr	r1, [pc, #516]	@ (8007004 <HAL_ADC_ConfigChannel+0x49c>)
 8006dfe:	428b      	cmp	r3, r1
 8006e00:	d039      	beq.n	8006e76 <HAL_ADC_ConfigChannel+0x30e>
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4980      	ldr	r1, [pc, #512]	@ (8007008 <HAL_ADC_ConfigChannel+0x4a0>)
 8006e08:	428b      	cmp	r3, r1
 8006e0a:	d032      	beq.n	8006e72 <HAL_ADC_ConfigChannel+0x30a>
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	497e      	ldr	r1, [pc, #504]	@ (800700c <HAL_ADC_ConfigChannel+0x4a4>)
 8006e12:	428b      	cmp	r3, r1
 8006e14:	d02b      	beq.n	8006e6e <HAL_ADC_ConfigChannel+0x306>
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	497d      	ldr	r1, [pc, #500]	@ (8007010 <HAL_ADC_ConfigChannel+0x4a8>)
 8006e1c:	428b      	cmp	r3, r1
 8006e1e:	d024      	beq.n	8006e6a <HAL_ADC_ConfigChannel+0x302>
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	497b      	ldr	r1, [pc, #492]	@ (8007014 <HAL_ADC_ConfigChannel+0x4ac>)
 8006e26:	428b      	cmp	r3, r1
 8006e28:	d01d      	beq.n	8006e66 <HAL_ADC_ConfigChannel+0x2fe>
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	497a      	ldr	r1, [pc, #488]	@ (8007018 <HAL_ADC_ConfigChannel+0x4b0>)
 8006e30:	428b      	cmp	r3, r1
 8006e32:	d016      	beq.n	8006e62 <HAL_ADC_ConfigChannel+0x2fa>
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4978      	ldr	r1, [pc, #480]	@ (800701c <HAL_ADC_ConfigChannel+0x4b4>)
 8006e3a:	428b      	cmp	r3, r1
 8006e3c:	d00f      	beq.n	8006e5e <HAL_ADC_ConfigChannel+0x2f6>
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4977      	ldr	r1, [pc, #476]	@ (8007020 <HAL_ADC_ConfigChannel+0x4b8>)
 8006e44:	428b      	cmp	r3, r1
 8006e46:	d008      	beq.n	8006e5a <HAL_ADC_ConfigChannel+0x2f2>
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4975      	ldr	r1, [pc, #468]	@ (8007024 <HAL_ADC_ConfigChannel+0x4bc>)
 8006e4e:	428b      	cmp	r3, r1
 8006e50:	d101      	bne.n	8006e56 <HAL_ADC_ConfigChannel+0x2ee>
 8006e52:	4b75      	ldr	r3, [pc, #468]	@ (8007028 <HAL_ADC_ConfigChannel+0x4c0>)
 8006e54:	e05a      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e56:	2300      	movs	r3, #0
 8006e58:	e058      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e5a:	4b74      	ldr	r3, [pc, #464]	@ (800702c <HAL_ADC_ConfigChannel+0x4c4>)
 8006e5c:	e056      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e5e:	4b74      	ldr	r3, [pc, #464]	@ (8007030 <HAL_ADC_ConfigChannel+0x4c8>)
 8006e60:	e054      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e62:	4b6e      	ldr	r3, [pc, #440]	@ (800701c <HAL_ADC_ConfigChannel+0x4b4>)
 8006e64:	e052      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e66:	4b6c      	ldr	r3, [pc, #432]	@ (8007018 <HAL_ADC_ConfigChannel+0x4b0>)
 8006e68:	e050      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e6a:	4b72      	ldr	r3, [pc, #456]	@ (8007034 <HAL_ADC_ConfigChannel+0x4cc>)
 8006e6c:	e04e      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e6e:	4b72      	ldr	r3, [pc, #456]	@ (8007038 <HAL_ADC_ConfigChannel+0x4d0>)
 8006e70:	e04c      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e72:	4b72      	ldr	r3, [pc, #456]	@ (800703c <HAL_ADC_ConfigChannel+0x4d4>)
 8006e74:	e04a      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e76:	4b72      	ldr	r3, [pc, #456]	@ (8007040 <HAL_ADC_ConfigChannel+0x4d8>)
 8006e78:	e048      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e046      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4970      	ldr	r1, [pc, #448]	@ (8007044 <HAL_ADC_ConfigChannel+0x4dc>)
 8006e84:	428b      	cmp	r3, r1
 8006e86:	d140      	bne.n	8006f0a <HAL_ADC_ConfigChannel+0x3a2>
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	495c      	ldr	r1, [pc, #368]	@ (8007000 <HAL_ADC_ConfigChannel+0x498>)
 8006e8e:	428b      	cmp	r3, r1
 8006e90:	d039      	beq.n	8006f06 <HAL_ADC_ConfigChannel+0x39e>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	495b      	ldr	r1, [pc, #364]	@ (8007004 <HAL_ADC_ConfigChannel+0x49c>)
 8006e98:	428b      	cmp	r3, r1
 8006e9a:	d032      	beq.n	8006f02 <HAL_ADC_ConfigChannel+0x39a>
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4959      	ldr	r1, [pc, #356]	@ (8007008 <HAL_ADC_ConfigChannel+0x4a0>)
 8006ea2:	428b      	cmp	r3, r1
 8006ea4:	d02b      	beq.n	8006efe <HAL_ADC_ConfigChannel+0x396>
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4958      	ldr	r1, [pc, #352]	@ (800700c <HAL_ADC_ConfigChannel+0x4a4>)
 8006eac:	428b      	cmp	r3, r1
 8006eae:	d024      	beq.n	8006efa <HAL_ADC_ConfigChannel+0x392>
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4956      	ldr	r1, [pc, #344]	@ (8007010 <HAL_ADC_ConfigChannel+0x4a8>)
 8006eb6:	428b      	cmp	r3, r1
 8006eb8:	d01d      	beq.n	8006ef6 <HAL_ADC_ConfigChannel+0x38e>
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4955      	ldr	r1, [pc, #340]	@ (8007014 <HAL_ADC_ConfigChannel+0x4ac>)
 8006ec0:	428b      	cmp	r3, r1
 8006ec2:	d016      	beq.n	8006ef2 <HAL_ADC_ConfigChannel+0x38a>
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4953      	ldr	r1, [pc, #332]	@ (8007018 <HAL_ADC_ConfigChannel+0x4b0>)
 8006eca:	428b      	cmp	r3, r1
 8006ecc:	d00f      	beq.n	8006eee <HAL_ADC_ConfigChannel+0x386>
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4952      	ldr	r1, [pc, #328]	@ (800701c <HAL_ADC_ConfigChannel+0x4b4>)
 8006ed4:	428b      	cmp	r3, r1
 8006ed6:	d008      	beq.n	8006eea <HAL_ADC_ConfigChannel+0x382>
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4951      	ldr	r1, [pc, #324]	@ (8007024 <HAL_ADC_ConfigChannel+0x4bc>)
 8006ede:	428b      	cmp	r3, r1
 8006ee0:	d101      	bne.n	8006ee6 <HAL_ADC_ConfigChannel+0x37e>
 8006ee2:	4b51      	ldr	r3, [pc, #324]	@ (8007028 <HAL_ADC_ConfigChannel+0x4c0>)
 8006ee4:	e012      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	e010      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006eea:	4b51      	ldr	r3, [pc, #324]	@ (8007030 <HAL_ADC_ConfigChannel+0x4c8>)
 8006eec:	e00e      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006eee:	4b4b      	ldr	r3, [pc, #300]	@ (800701c <HAL_ADC_ConfigChannel+0x4b4>)
 8006ef0:	e00c      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006ef2:	4b49      	ldr	r3, [pc, #292]	@ (8007018 <HAL_ADC_ConfigChannel+0x4b0>)
 8006ef4:	e00a      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006ef6:	4b4f      	ldr	r3, [pc, #316]	@ (8007034 <HAL_ADC_ConfigChannel+0x4cc>)
 8006ef8:	e008      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006efa:	4b4f      	ldr	r3, [pc, #316]	@ (8007038 <HAL_ADC_ConfigChannel+0x4d0>)
 8006efc:	e006      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006efe:	4b4f      	ldr	r3, [pc, #316]	@ (800703c <HAL_ADC_ConfigChannel+0x4d4>)
 8006f00:	e004      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006f02:	4b4f      	ldr	r3, [pc, #316]	@ (8007040 <HAL_ADC_ConfigChannel+0x4d8>)
 8006f04:	e002      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006f06:	2301      	movs	r3, #1
 8006f08:	e000      	b.n	8006f0c <HAL_ADC_ConfigChannel+0x3a4>
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	4610      	mov	r0, r2
 8006f10:	f7ff f856 	bl	8005fc0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f280 80fc 	bge.w	8007116 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a36      	ldr	r2, [pc, #216]	@ (8006ffc <HAL_ADC_ConfigChannel+0x494>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d004      	beq.n	8006f32 <HAL_ADC_ConfigChannel+0x3ca>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a45      	ldr	r2, [pc, #276]	@ (8007044 <HAL_ADC_ConfigChannel+0x4dc>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d101      	bne.n	8006f36 <HAL_ADC_ConfigChannel+0x3ce>
 8006f32:	4b45      	ldr	r3, [pc, #276]	@ (8007048 <HAL_ADC_ConfigChannel+0x4e0>)
 8006f34:	e000      	b.n	8006f38 <HAL_ADC_ConfigChannel+0x3d0>
 8006f36:	4b45      	ldr	r3, [pc, #276]	@ (800704c <HAL_ADC_ConfigChannel+0x4e4>)
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f7ff f833 	bl	8005fa4 <LL_ADC_GetCommonPathInternalCh>
 8006f3e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a2d      	ldr	r2, [pc, #180]	@ (8006ffc <HAL_ADC_ConfigChannel+0x494>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d004      	beq.n	8006f54 <HAL_ADC_ConfigChannel+0x3ec>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a3d      	ldr	r2, [pc, #244]	@ (8007044 <HAL_ADC_ConfigChannel+0x4dc>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d10e      	bne.n	8006f72 <HAL_ADC_ConfigChannel+0x40a>
 8006f54:	4829      	ldr	r0, [pc, #164]	@ (8006ffc <HAL_ADC_ConfigChannel+0x494>)
 8006f56:	f7ff f9db 	bl	8006310 <LL_ADC_IsEnabled>
 8006f5a:	4604      	mov	r4, r0
 8006f5c:	4839      	ldr	r0, [pc, #228]	@ (8007044 <HAL_ADC_ConfigChannel+0x4dc>)
 8006f5e:	f7ff f9d7 	bl	8006310 <LL_ADC_IsEnabled>
 8006f62:	4603      	mov	r3, r0
 8006f64:	4323      	orrs	r3, r4
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	bf0c      	ite	eq
 8006f6a:	2301      	moveq	r3, #1
 8006f6c:	2300      	movne	r3, #0
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	e008      	b.n	8006f84 <HAL_ADC_ConfigChannel+0x41c>
 8006f72:	4837      	ldr	r0, [pc, #220]	@ (8007050 <HAL_ADC_ConfigChannel+0x4e8>)
 8006f74:	f7ff f9cc 	bl	8006310 <LL_ADC_IsEnabled>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	bf0c      	ite	eq
 8006f7e:	2301      	moveq	r3, #1
 8006f80:	2300      	movne	r3, #0
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	f000 80b3 	beq.w	80070f0 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a31      	ldr	r2, [pc, #196]	@ (8007054 <HAL_ADC_ConfigChannel+0x4ec>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d165      	bne.n	8007060 <HAL_ADC_ConfigChannel+0x4f8>
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d160      	bne.n	8007060 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a2b      	ldr	r2, [pc, #172]	@ (8007050 <HAL_ADC_ConfigChannel+0x4e8>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	f040 80b6 	bne.w	8007116 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a13      	ldr	r2, [pc, #76]	@ (8006ffc <HAL_ADC_ConfigChannel+0x494>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d004      	beq.n	8006fbe <HAL_ADC_ConfigChannel+0x456>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a22      	ldr	r2, [pc, #136]	@ (8007044 <HAL_ADC_ConfigChannel+0x4dc>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d101      	bne.n	8006fc2 <HAL_ADC_ConfigChannel+0x45a>
 8006fbe:	4a22      	ldr	r2, [pc, #136]	@ (8007048 <HAL_ADC_ConfigChannel+0x4e0>)
 8006fc0:	e000      	b.n	8006fc4 <HAL_ADC_ConfigChannel+0x45c>
 8006fc2:	4a22      	ldr	r2, [pc, #136]	@ (800704c <HAL_ADC_ConfigChannel+0x4e4>)
 8006fc4:	69fb      	ldr	r3, [r7, #28]
 8006fc6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006fca:	4619      	mov	r1, r3
 8006fcc:	4610      	mov	r0, r2
 8006fce:	f7fe ffd6 	bl	8005f7e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006fd2:	4b21      	ldr	r3, [pc, #132]	@ (8007058 <HAL_ADC_ConfigChannel+0x4f0>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	099b      	lsrs	r3, r3, #6
 8006fd8:	4a20      	ldr	r2, [pc, #128]	@ (800705c <HAL_ADC_ConfigChannel+0x4f4>)
 8006fda:	fba2 2303 	umull	r2, r3, r2, r3
 8006fde:	099b      	lsrs	r3, r3, #6
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	005b      	lsls	r3, r3, #1
 8006fe4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006fe6:	e002      	b.n	8006fee <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	3b01      	subs	r3, #1
 8006fec:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1f9      	bne.n	8006fe8 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006ff4:	e08f      	b.n	8007116 <HAL_ADC_ConfigChannel+0x5ae>
 8006ff6:	bf00      	nop
 8006ff8:	47ff0000 	.word	0x47ff0000
 8006ffc:	40022000 	.word	0x40022000
 8007000:	04300002 	.word	0x04300002
 8007004:	08600004 	.word	0x08600004
 8007008:	0c900008 	.word	0x0c900008
 800700c:	10c00010 	.word	0x10c00010
 8007010:	14f00020 	.word	0x14f00020
 8007014:	2a000400 	.word	0x2a000400
 8007018:	2e300800 	.word	0x2e300800
 800701c:	32601000 	.word	0x32601000
 8007020:	43210000 	.word	0x43210000
 8007024:	4b840000 	.word	0x4b840000
 8007028:	4fb80000 	.word	0x4fb80000
 800702c:	47520000 	.word	0x47520000
 8007030:	36902000 	.word	0x36902000
 8007034:	25b00200 	.word	0x25b00200
 8007038:	21800100 	.word	0x21800100
 800703c:	1d500080 	.word	0x1d500080
 8007040:	19200040 	.word	0x19200040
 8007044:	40022100 	.word	0x40022100
 8007048:	40022300 	.word	0x40022300
 800704c:	58026300 	.word	0x58026300
 8007050:	58026000 	.word	0x58026000
 8007054:	cb840000 	.word	0xcb840000
 8007058:	24000028 	.word	0x24000028
 800705c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a31      	ldr	r2, [pc, #196]	@ (800712c <HAL_ADC_ConfigChannel+0x5c4>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d11e      	bne.n	80070a8 <HAL_ADC_ConfigChannel+0x540>
 800706a:	69fb      	ldr	r3, [r7, #28]
 800706c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007070:	2b00      	cmp	r3, #0
 8007072:	d119      	bne.n	80070a8 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a2d      	ldr	r2, [pc, #180]	@ (8007130 <HAL_ADC_ConfigChannel+0x5c8>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d14b      	bne.n	8007116 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a2c      	ldr	r2, [pc, #176]	@ (8007134 <HAL_ADC_ConfigChannel+0x5cc>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d004      	beq.n	8007092 <HAL_ADC_ConfigChannel+0x52a>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a2a      	ldr	r2, [pc, #168]	@ (8007138 <HAL_ADC_ConfigChannel+0x5d0>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d101      	bne.n	8007096 <HAL_ADC_ConfigChannel+0x52e>
 8007092:	4a2a      	ldr	r2, [pc, #168]	@ (800713c <HAL_ADC_ConfigChannel+0x5d4>)
 8007094:	e000      	b.n	8007098 <HAL_ADC_ConfigChannel+0x530>
 8007096:	4a2a      	ldr	r2, [pc, #168]	@ (8007140 <HAL_ADC_ConfigChannel+0x5d8>)
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800709e:	4619      	mov	r1, r3
 80070a0:	4610      	mov	r0, r2
 80070a2:	f7fe ff6c 	bl	8005f7e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80070a6:	e036      	b.n	8007116 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a25      	ldr	r2, [pc, #148]	@ (8007144 <HAL_ADC_ConfigChannel+0x5dc>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d131      	bne.n	8007116 <HAL_ADC_ConfigChannel+0x5ae>
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d12c      	bne.n	8007116 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a1b      	ldr	r2, [pc, #108]	@ (8007130 <HAL_ADC_ConfigChannel+0x5c8>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d127      	bne.n	8007116 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a1a      	ldr	r2, [pc, #104]	@ (8007134 <HAL_ADC_ConfigChannel+0x5cc>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d004      	beq.n	80070da <HAL_ADC_ConfigChannel+0x572>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a18      	ldr	r2, [pc, #96]	@ (8007138 <HAL_ADC_ConfigChannel+0x5d0>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d101      	bne.n	80070de <HAL_ADC_ConfigChannel+0x576>
 80070da:	4a18      	ldr	r2, [pc, #96]	@ (800713c <HAL_ADC_ConfigChannel+0x5d4>)
 80070dc:	e000      	b.n	80070e0 <HAL_ADC_ConfigChannel+0x578>
 80070de:	4a18      	ldr	r2, [pc, #96]	@ (8007140 <HAL_ADC_ConfigChannel+0x5d8>)
 80070e0:	69fb      	ldr	r3, [r7, #28]
 80070e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80070e6:	4619      	mov	r1, r3
 80070e8:	4610      	mov	r0, r2
 80070ea:	f7fe ff48 	bl	8005f7e <LL_ADC_SetCommonPathInternalCh>
 80070ee:	e012      	b.n	8007116 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070f4:	f043 0220 	orr.w	r2, r3, #32
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007102:	e008      	b.n	8007116 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007108:	f043 0220 	orr.w	r2, r3, #32
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800711e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007122:	4618      	mov	r0, r3
 8007124:	3734      	adds	r7, #52	@ 0x34
 8007126:	46bd      	mov	sp, r7
 8007128:	bd90      	pop	{r4, r7, pc}
 800712a:	bf00      	nop
 800712c:	c7520000 	.word	0xc7520000
 8007130:	58026000 	.word	0x58026000
 8007134:	40022000 	.word	0x40022000
 8007138:	40022100 	.word	0x40022100
 800713c:	40022300 	.word	0x40022300
 8007140:	58026300 	.word	0x58026300
 8007144:	cfb80000 	.word	0xcfb80000

08007148 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b088      	sub	sp, #32
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007152:	2300      	movs	r3, #0
 8007154:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4618      	mov	r0, r3
 8007160:	f7ff f924 	bl	80063ac <LL_ADC_REG_IsConversionOngoing>
 8007164:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4618      	mov	r0, r3
 800716c:	f7ff f946 	bl	80063fc <LL_ADC_INJ_IsConversionOngoing>
 8007170:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d103      	bne.n	8007180 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2b00      	cmp	r3, #0
 800717c:	f000 8098 	beq.w	80072b0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800718a:	2b00      	cmp	r3, #0
 800718c:	d02a      	beq.n	80071e4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	7d5b      	ldrb	r3, [r3, #21]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d126      	bne.n	80071e4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	7d1b      	ldrb	r3, [r3, #20]
 800719a:	2b01      	cmp	r3, #1
 800719c:	d122      	bne.n	80071e4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800719e:	2301      	movs	r3, #1
 80071a0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80071a2:	e014      	b.n	80071ce <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	4a45      	ldr	r2, [pc, #276]	@ (80072bc <ADC_ConversionStop+0x174>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d90d      	bls.n	80071c8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071b0:	f043 0210 	orr.w	r2, r3, #16
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071bc:	f043 0201 	orr.w	r2, r3, #1
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e074      	b.n	80072b2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	3301      	adds	r3, #1
 80071cc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d8:	2b40      	cmp	r3, #64	@ 0x40
 80071da:	d1e3      	bne.n	80071a4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2240      	movs	r2, #64	@ 0x40
 80071e2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80071e4:	69bb      	ldr	r3, [r7, #24]
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	d014      	beq.n	8007214 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7ff f8dc 	bl	80063ac <LL_ADC_REG_IsConversionOngoing>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d00c      	beq.n	8007214 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4618      	mov	r0, r3
 8007200:	f7ff f899 	bl	8006336 <LL_ADC_IsDisableOngoing>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d104      	bne.n	8007214 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4618      	mov	r0, r3
 8007210:	f7ff f8b8 	bl	8006384 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	2b01      	cmp	r3, #1
 8007218:	d014      	beq.n	8007244 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4618      	mov	r0, r3
 8007220:	f7ff f8ec 	bl	80063fc <LL_ADC_INJ_IsConversionOngoing>
 8007224:	4603      	mov	r3, r0
 8007226:	2b00      	cmp	r3, #0
 8007228:	d00c      	beq.n	8007244 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4618      	mov	r0, r3
 8007230:	f7ff f881 	bl	8006336 <LL_ADC_IsDisableOngoing>
 8007234:	4603      	mov	r3, r0
 8007236:	2b00      	cmp	r3, #0
 8007238:	d104      	bne.n	8007244 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4618      	mov	r0, r3
 8007240:	f7ff f8c8 	bl	80063d4 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	2b02      	cmp	r3, #2
 8007248:	d005      	beq.n	8007256 <ADC_ConversionStop+0x10e>
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	2b03      	cmp	r3, #3
 800724e:	d105      	bne.n	800725c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007250:	230c      	movs	r3, #12
 8007252:	617b      	str	r3, [r7, #20]
        break;
 8007254:	e005      	b.n	8007262 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007256:	2308      	movs	r3, #8
 8007258:	617b      	str	r3, [r7, #20]
        break;
 800725a:	e002      	b.n	8007262 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800725c:	2304      	movs	r3, #4
 800725e:	617b      	str	r3, [r7, #20]
        break;
 8007260:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007262:	f7fe fe3d 	bl	8005ee0 <HAL_GetTick>
 8007266:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007268:	e01b      	b.n	80072a2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800726a:	f7fe fe39 	bl	8005ee0 <HAL_GetTick>
 800726e:	4602      	mov	r2, r0
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	1ad3      	subs	r3, r2, r3
 8007274:	2b05      	cmp	r3, #5
 8007276:	d914      	bls.n	80072a2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	689a      	ldr	r2, [r3, #8]
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	4013      	ands	r3, r2
 8007282:	2b00      	cmp	r3, #0
 8007284:	d00d      	beq.n	80072a2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800728a:	f043 0210 	orr.w	r2, r3, #16
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007296:	f043 0201 	orr.w	r2, r3, #1
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e007      	b.n	80072b2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	689a      	ldr	r2, [r3, #8]
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	4013      	ands	r3, r2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d1dc      	bne.n	800726a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3720      	adds	r7, #32
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	bf00      	nop
 80072bc:	000cdbff 	.word	0x000cdbff

080072c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4618      	mov	r0, r3
 80072ce:	f7ff f81f 	bl	8006310 <LL_ADC_IsEnabled>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d16e      	bne.n	80073b6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689a      	ldr	r2, [r3, #8]
 80072de:	4b38      	ldr	r3, [pc, #224]	@ (80073c0 <ADC_Enable+0x100>)
 80072e0:	4013      	ands	r3, r2
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d00d      	beq.n	8007302 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072ea:	f043 0210 	orr.w	r2, r3, #16
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072f6:	f043 0201 	orr.w	r2, r3, #1
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e05a      	b.n	80073b8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4618      	mov	r0, r3
 8007308:	f7fe ffda 	bl	80062c0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800730c:	f7fe fde8 	bl	8005ee0 <HAL_GetTick>
 8007310:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a2b      	ldr	r2, [pc, #172]	@ (80073c4 <ADC_Enable+0x104>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d004      	beq.n	8007326 <ADC_Enable+0x66>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a29      	ldr	r2, [pc, #164]	@ (80073c8 <ADC_Enable+0x108>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d101      	bne.n	800732a <ADC_Enable+0x6a>
 8007326:	4b29      	ldr	r3, [pc, #164]	@ (80073cc <ADC_Enable+0x10c>)
 8007328:	e000      	b.n	800732c <ADC_Enable+0x6c>
 800732a:	4b29      	ldr	r3, [pc, #164]	@ (80073d0 <ADC_Enable+0x110>)
 800732c:	4618      	mov	r0, r3
 800732e:	f7fe ff5d 	bl	80061ec <LL_ADC_GetMultimode>
 8007332:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a23      	ldr	r2, [pc, #140]	@ (80073c8 <ADC_Enable+0x108>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d002      	beq.n	8007344 <ADC_Enable+0x84>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	e000      	b.n	8007346 <ADC_Enable+0x86>
 8007344:	4b1f      	ldr	r3, [pc, #124]	@ (80073c4 <ADC_Enable+0x104>)
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	6812      	ldr	r2, [r2, #0]
 800734a:	4293      	cmp	r3, r2
 800734c:	d02c      	beq.n	80073a8 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d130      	bne.n	80073b6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007354:	e028      	b.n	80073a8 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4618      	mov	r0, r3
 800735c:	f7fe ffd8 	bl	8006310 <LL_ADC_IsEnabled>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d104      	bne.n	8007370 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4618      	mov	r0, r3
 800736c:	f7fe ffa8 	bl	80062c0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007370:	f7fe fdb6 	bl	8005ee0 <HAL_GetTick>
 8007374:	4602      	mov	r2, r0
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	2b02      	cmp	r3, #2
 800737c:	d914      	bls.n	80073a8 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f003 0301 	and.w	r3, r3, #1
 8007388:	2b01      	cmp	r3, #1
 800738a:	d00d      	beq.n	80073a8 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007390:	f043 0210 	orr.w	r2, r3, #16
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800739c:	f043 0201 	orr.w	r2, r3, #1
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e007      	b.n	80073b8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f003 0301 	and.w	r3, r3, #1
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d1cf      	bne.n	8007356 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3710      	adds	r7, #16
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}
 80073c0:	8000003f 	.word	0x8000003f
 80073c4:	40022000 	.word	0x40022000
 80073c8:	40022100 	.word	0x40022100
 80073cc:	40022300 	.word	0x40022300
 80073d0:	58026300 	.word	0x58026300

080073d4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4618      	mov	r0, r3
 80073e2:	f7fe ffa8 	bl	8006336 <LL_ADC_IsDisableOngoing>
 80073e6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4618      	mov	r0, r3
 80073ee:	f7fe ff8f 	bl	8006310 <LL_ADC_IsEnabled>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d047      	beq.n	8007488 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d144      	bne.n	8007488 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	f003 030d 	and.w	r3, r3, #13
 8007408:	2b01      	cmp	r3, #1
 800740a:	d10c      	bne.n	8007426 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4618      	mov	r0, r3
 8007412:	f7fe ff69 	bl	80062e8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2203      	movs	r2, #3
 800741c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800741e:	f7fe fd5f 	bl	8005ee0 <HAL_GetTick>
 8007422:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007424:	e029      	b.n	800747a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800742a:	f043 0210 	orr.w	r2, r3, #16
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007436:	f043 0201 	orr.w	r2, r3, #1
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e023      	b.n	800748a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007442:	f7fe fd4d 	bl	8005ee0 <HAL_GetTick>
 8007446:	4602      	mov	r2, r0
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	1ad3      	subs	r3, r2, r3
 800744c:	2b02      	cmp	r3, #2
 800744e:	d914      	bls.n	800747a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f003 0301 	and.w	r3, r3, #1
 800745a:	2b00      	cmp	r3, #0
 800745c:	d00d      	beq.n	800747a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007462:	f043 0210 	orr.w	r2, r3, #16
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800746e:	f043 0201 	orr.w	r2, r3, #1
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	e007      	b.n	800748a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f003 0301 	and.w	r3, r3, #1
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1dc      	bne.n	8007442 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007488:	2300      	movs	r3, #0
}
 800748a:	4618      	mov	r0, r3
 800748c:	3710      	adds	r7, #16
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
	...

08007494 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a7a      	ldr	r2, [pc, #488]	@ (800768c <ADC_ConfigureBoostMode+0x1f8>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d004      	beq.n	80074b0 <ADC_ConfigureBoostMode+0x1c>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a79      	ldr	r2, [pc, #484]	@ (8007690 <ADC_ConfigureBoostMode+0x1fc>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d109      	bne.n	80074c4 <ADC_ConfigureBoostMode+0x30>
 80074b0:	4b78      	ldr	r3, [pc, #480]	@ (8007694 <ADC_ConfigureBoostMode+0x200>)
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	bf14      	ite	ne
 80074bc:	2301      	movne	r3, #1
 80074be:	2300      	moveq	r3, #0
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	e008      	b.n	80074d6 <ADC_ConfigureBoostMode+0x42>
 80074c4:	4b74      	ldr	r3, [pc, #464]	@ (8007698 <ADC_ConfigureBoostMode+0x204>)
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	bf14      	ite	ne
 80074d0:	2301      	movne	r3, #1
 80074d2:	2300      	moveq	r3, #0
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d01c      	beq.n	8007514 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80074da:	f004 fb3d 	bl	800bb58 <HAL_RCC_GetHCLKFreq>
 80074de:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074e8:	d010      	beq.n	800750c <ADC_ConfigureBoostMode+0x78>
 80074ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074ee:	d873      	bhi.n	80075d8 <ADC_ConfigureBoostMode+0x144>
 80074f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074f4:	d002      	beq.n	80074fc <ADC_ConfigureBoostMode+0x68>
 80074f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074fa:	d16d      	bne.n	80075d8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	0c1b      	lsrs	r3, r3, #16
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	fbb2 f3f3 	udiv	r3, r2, r3
 8007508:	60fb      	str	r3, [r7, #12]
        break;
 800750a:	e068      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	089b      	lsrs	r3, r3, #2
 8007510:	60fb      	str	r3, [r7, #12]
        break;
 8007512:	e064      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007514:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007518:	f04f 0100 	mov.w	r1, #0
 800751c:	f005 fd82 	bl	800d024 <HAL_RCCEx_GetPeriphCLKFreq>
 8007520:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800752a:	d051      	beq.n	80075d0 <ADC_ConfigureBoostMode+0x13c>
 800752c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8007530:	d854      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 8007532:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8007536:	d047      	beq.n	80075c8 <ADC_ConfigureBoostMode+0x134>
 8007538:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800753c:	d84e      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 800753e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8007542:	d03d      	beq.n	80075c0 <ADC_ConfigureBoostMode+0x12c>
 8007544:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8007548:	d848      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 800754a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800754e:	d033      	beq.n	80075b8 <ADC_ConfigureBoostMode+0x124>
 8007550:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007554:	d842      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 8007556:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800755a:	d029      	beq.n	80075b0 <ADC_ConfigureBoostMode+0x11c>
 800755c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8007560:	d83c      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 8007562:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007566:	d01a      	beq.n	800759e <ADC_ConfigureBoostMode+0x10a>
 8007568:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800756c:	d836      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 800756e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007572:	d014      	beq.n	800759e <ADC_ConfigureBoostMode+0x10a>
 8007574:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007578:	d830      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 800757a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800757e:	d00e      	beq.n	800759e <ADC_ConfigureBoostMode+0x10a>
 8007580:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007584:	d82a      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 8007586:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800758a:	d008      	beq.n	800759e <ADC_ConfigureBoostMode+0x10a>
 800758c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007590:	d824      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 8007592:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007596:	d002      	beq.n	800759e <ADC_ConfigureBoostMode+0x10a>
 8007598:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800759c:	d11e      	bne.n	80075dc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	0c9b      	lsrs	r3, r3, #18
 80075a4:	005b      	lsls	r3, r3, #1
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075ac:	60fb      	str	r3, [r7, #12]
        break;
 80075ae:	e016      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	091b      	lsrs	r3, r3, #4
 80075b4:	60fb      	str	r3, [r7, #12]
        break;
 80075b6:	e012      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	095b      	lsrs	r3, r3, #5
 80075bc:	60fb      	str	r3, [r7, #12]
        break;
 80075be:	e00e      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	099b      	lsrs	r3, r3, #6
 80075c4:	60fb      	str	r3, [r7, #12]
        break;
 80075c6:	e00a      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	09db      	lsrs	r3, r3, #7
 80075cc:	60fb      	str	r3, [r7, #12]
        break;
 80075ce:	e006      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	0a1b      	lsrs	r3, r3, #8
 80075d4:	60fb      	str	r3, [r7, #12]
        break;
 80075d6:	e002      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
        break;
 80075d8:	bf00      	nop
 80075da:	e000      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80075dc:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80075de:	f7fe fcaf 	bl	8005f40 <HAL_GetREVID>
 80075e2:	4603      	mov	r3, r0
 80075e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d815      	bhi.n	8007618 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	4a2b      	ldr	r2, [pc, #172]	@ (800769c <ADC_ConfigureBoostMode+0x208>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d908      	bls.n	8007606 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	689a      	ldr	r2, [r3, #8]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007602:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007604:	e03e      	b.n	8007684 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	689a      	ldr	r2, [r3, #8]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007614:	609a      	str	r2, [r3, #8]
}
 8007616:	e035      	b.n	8007684 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	085b      	lsrs	r3, r3, #1
 800761c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	4a1f      	ldr	r2, [pc, #124]	@ (80076a0 <ADC_ConfigureBoostMode+0x20c>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d808      	bhi.n	8007638 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	689a      	ldr	r2, [r3, #8]
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007634:	609a      	str	r2, [r3, #8]
}
 8007636:	e025      	b.n	8007684 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	4a1a      	ldr	r2, [pc, #104]	@ (80076a4 <ADC_ConfigureBoostMode+0x210>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d80a      	bhi.n	8007656 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007652:	609a      	str	r2, [r3, #8]
}
 8007654:	e016      	b.n	8007684 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	4a13      	ldr	r2, [pc, #76]	@ (80076a8 <ADC_ConfigureBoostMode+0x214>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d80a      	bhi.n	8007674 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007670:	609a      	str	r2, [r3, #8]
}
 8007672:	e007      	b.n	8007684 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	689a      	ldr	r2, [r3, #8]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007682:	609a      	str	r2, [r3, #8]
}
 8007684:	bf00      	nop
 8007686:	3710      	adds	r7, #16
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}
 800768c:	40022000 	.word	0x40022000
 8007690:	40022100 	.word	0x40022100
 8007694:	40022300 	.word	0x40022300
 8007698:	58026300 	.word	0x58026300
 800769c:	01312d00 	.word	0x01312d00
 80076a0:	005f5e10 	.word	0x005f5e10
 80076a4:	00bebc20 	.word	0x00bebc20
 80076a8:	017d7840 	.word	0x017d7840

080076ac <LL_ADC_IsEnabled>:
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f003 0301 	and.w	r3, r3, #1
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d101      	bne.n	80076c4 <LL_ADC_IsEnabled+0x18>
 80076c0:	2301      	movs	r3, #1
 80076c2:	e000      	b.n	80076c6 <LL_ADC_IsEnabled+0x1a>
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	370c      	adds	r7, #12
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr

080076d2 <LL_ADC_REG_IsConversionOngoing>:
{
 80076d2:	b480      	push	{r7}
 80076d4:	b083      	sub	sp, #12
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	f003 0304 	and.w	r3, r3, #4
 80076e2:	2b04      	cmp	r3, #4
 80076e4:	d101      	bne.n	80076ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80076e6:	2301      	movs	r3, #1
 80076e8:	e000      	b.n	80076ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80076ea:	2300      	movs	r3, #0
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr

080076f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80076f8:	b590      	push	{r4, r7, lr}
 80076fa:	b09f      	sub	sp, #124	@ 0x7c
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007702:	2300      	movs	r3, #0
 8007704:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800770e:	2b01      	cmp	r3, #1
 8007710:	d101      	bne.n	8007716 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007712:	2302      	movs	r3, #2
 8007714:	e0be      	b.n	8007894 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2201      	movs	r2, #1
 800771a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800771e:	2300      	movs	r3, #0
 8007720:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007722:	2300      	movs	r3, #0
 8007724:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a5c      	ldr	r2, [pc, #368]	@ (800789c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d102      	bne.n	8007736 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007730:	4b5b      	ldr	r3, [pc, #364]	@ (80078a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007732:	60bb      	str	r3, [r7, #8]
 8007734:	e001      	b.n	800773a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007736:	2300      	movs	r3, #0
 8007738:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d10b      	bne.n	8007758 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007744:	f043 0220 	orr.w	r2, r3, #32
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	e09d      	b.n	8007894 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	4618      	mov	r0, r3
 800775c:	f7ff ffb9 	bl	80076d2 <LL_ADC_REG_IsConversionOngoing>
 8007760:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4618      	mov	r0, r3
 8007768:	f7ff ffb3 	bl	80076d2 <LL_ADC_REG_IsConversionOngoing>
 800776c:	4603      	mov	r3, r0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d17f      	bne.n	8007872 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007772:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007774:	2b00      	cmp	r3, #0
 8007776:	d17c      	bne.n	8007872 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a47      	ldr	r2, [pc, #284]	@ (800789c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d004      	beq.n	800778c <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a46      	ldr	r2, [pc, #280]	@ (80078a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d101      	bne.n	8007790 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 800778c:	4b45      	ldr	r3, [pc, #276]	@ (80078a4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800778e:	e000      	b.n	8007792 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007790:	4b45      	ldr	r3, [pc, #276]	@ (80078a8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007792:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d039      	beq.n	8007810 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800779c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	431a      	orrs	r2, r3
 80077aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077ac:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a3a      	ldr	r2, [pc, #232]	@ (800789c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d004      	beq.n	80077c2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a38      	ldr	r2, [pc, #224]	@ (80078a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d10e      	bne.n	80077e0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80077c2:	4836      	ldr	r0, [pc, #216]	@ (800789c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80077c4:	f7ff ff72 	bl	80076ac <LL_ADC_IsEnabled>
 80077c8:	4604      	mov	r4, r0
 80077ca:	4835      	ldr	r0, [pc, #212]	@ (80078a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80077cc:	f7ff ff6e 	bl	80076ac <LL_ADC_IsEnabled>
 80077d0:	4603      	mov	r3, r0
 80077d2:	4323      	orrs	r3, r4
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	bf0c      	ite	eq
 80077d8:	2301      	moveq	r3, #1
 80077da:	2300      	movne	r3, #0
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	e008      	b.n	80077f2 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80077e0:	4832      	ldr	r0, [pc, #200]	@ (80078ac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80077e2:	f7ff ff63 	bl	80076ac <LL_ADC_IsEnabled>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	bf0c      	ite	eq
 80077ec:	2301      	moveq	r3, #1
 80077ee:	2300      	movne	r3, #0
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d047      	beq.n	8007886 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80077f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077f8:	689a      	ldr	r2, [r3, #8]
 80077fa:	4b2d      	ldr	r3, [pc, #180]	@ (80078b0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80077fc:	4013      	ands	r3, r2
 80077fe:	683a      	ldr	r2, [r7, #0]
 8007800:	6811      	ldr	r1, [r2, #0]
 8007802:	683a      	ldr	r2, [r7, #0]
 8007804:	6892      	ldr	r2, [r2, #8]
 8007806:	430a      	orrs	r2, r1
 8007808:	431a      	orrs	r2, r3
 800780a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800780c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800780e:	e03a      	b.n	8007886 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007810:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007818:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800781a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a1e      	ldr	r2, [pc, #120]	@ (800789c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d004      	beq.n	8007830 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a1d      	ldr	r2, [pc, #116]	@ (80078a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d10e      	bne.n	800784e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8007830:	481a      	ldr	r0, [pc, #104]	@ (800789c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007832:	f7ff ff3b 	bl	80076ac <LL_ADC_IsEnabled>
 8007836:	4604      	mov	r4, r0
 8007838:	4819      	ldr	r0, [pc, #100]	@ (80078a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800783a:	f7ff ff37 	bl	80076ac <LL_ADC_IsEnabled>
 800783e:	4603      	mov	r3, r0
 8007840:	4323      	orrs	r3, r4
 8007842:	2b00      	cmp	r3, #0
 8007844:	bf0c      	ite	eq
 8007846:	2301      	moveq	r3, #1
 8007848:	2300      	movne	r3, #0
 800784a:	b2db      	uxtb	r3, r3
 800784c:	e008      	b.n	8007860 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800784e:	4817      	ldr	r0, [pc, #92]	@ (80078ac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007850:	f7ff ff2c 	bl	80076ac <LL_ADC_IsEnabled>
 8007854:	4603      	mov	r3, r0
 8007856:	2b00      	cmp	r3, #0
 8007858:	bf0c      	ite	eq
 800785a:	2301      	moveq	r3, #1
 800785c:	2300      	movne	r3, #0
 800785e:	b2db      	uxtb	r3, r3
 8007860:	2b00      	cmp	r3, #0
 8007862:	d010      	beq.n	8007886 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007864:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007866:	689a      	ldr	r2, [r3, #8]
 8007868:	4b11      	ldr	r3, [pc, #68]	@ (80078b0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800786a:	4013      	ands	r3, r2
 800786c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800786e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007870:	e009      	b.n	8007886 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007876:	f043 0220 	orr.w	r2, r3, #32
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8007884:	e000      	b.n	8007888 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007886:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007890:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8007894:	4618      	mov	r0, r3
 8007896:	377c      	adds	r7, #124	@ 0x7c
 8007898:	46bd      	mov	sp, r7
 800789a:	bd90      	pop	{r4, r7, pc}
 800789c:	40022000 	.word	0x40022000
 80078a0:	40022100 	.word	0x40022100
 80078a4:	40022300 	.word	0x40022300
 80078a8:	58026300 	.word	0x58026300
 80078ac:	58026000 	.word	0x58026000
 80078b0:	fffff0e0 	.word	0xfffff0e0

080078b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b085      	sub	sp, #20
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f003 0307 	and.w	r3, r3, #7
 80078c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80078c4:	4b0b      	ldr	r3, [pc, #44]	@ (80078f4 <__NVIC_SetPriorityGrouping+0x40>)
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80078ca:	68ba      	ldr	r2, [r7, #8]
 80078cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80078d0:	4013      	ands	r3, r2
 80078d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80078dc:	4b06      	ldr	r3, [pc, #24]	@ (80078f8 <__NVIC_SetPriorityGrouping+0x44>)
 80078de:	4313      	orrs	r3, r2
 80078e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80078e2:	4a04      	ldr	r2, [pc, #16]	@ (80078f4 <__NVIC_SetPriorityGrouping+0x40>)
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	60d3      	str	r3, [r2, #12]
}
 80078e8:	bf00      	nop
 80078ea:	3714      	adds	r7, #20
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr
 80078f4:	e000ed00 	.word	0xe000ed00
 80078f8:	05fa0000 	.word	0x05fa0000

080078fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80078fc:	b480      	push	{r7}
 80078fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007900:	4b04      	ldr	r3, [pc, #16]	@ (8007914 <__NVIC_GetPriorityGrouping+0x18>)
 8007902:	68db      	ldr	r3, [r3, #12]
 8007904:	0a1b      	lsrs	r3, r3, #8
 8007906:	f003 0307 	and.w	r3, r3, #7
}
 800790a:	4618      	mov	r0, r3
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr
 8007914:	e000ed00 	.word	0xe000ed00

08007918 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	4603      	mov	r3, r0
 8007920:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007922:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007926:	2b00      	cmp	r3, #0
 8007928:	db0b      	blt.n	8007942 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800792a:	88fb      	ldrh	r3, [r7, #6]
 800792c:	f003 021f 	and.w	r2, r3, #31
 8007930:	4907      	ldr	r1, [pc, #28]	@ (8007950 <__NVIC_EnableIRQ+0x38>)
 8007932:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007936:	095b      	lsrs	r3, r3, #5
 8007938:	2001      	movs	r0, #1
 800793a:	fa00 f202 	lsl.w	r2, r0, r2
 800793e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007942:	bf00      	nop
 8007944:	370c      	adds	r7, #12
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr
 800794e:	bf00      	nop
 8007950:	e000e100 	.word	0xe000e100

08007954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	4603      	mov	r3, r0
 800795c:	6039      	str	r1, [r7, #0]
 800795e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007960:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007964:	2b00      	cmp	r3, #0
 8007966:	db0a      	blt.n	800797e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	b2da      	uxtb	r2, r3
 800796c:	490c      	ldr	r1, [pc, #48]	@ (80079a0 <__NVIC_SetPriority+0x4c>)
 800796e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007972:	0112      	lsls	r2, r2, #4
 8007974:	b2d2      	uxtb	r2, r2
 8007976:	440b      	add	r3, r1
 8007978:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800797c:	e00a      	b.n	8007994 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	b2da      	uxtb	r2, r3
 8007982:	4908      	ldr	r1, [pc, #32]	@ (80079a4 <__NVIC_SetPriority+0x50>)
 8007984:	88fb      	ldrh	r3, [r7, #6]
 8007986:	f003 030f 	and.w	r3, r3, #15
 800798a:	3b04      	subs	r3, #4
 800798c:	0112      	lsls	r2, r2, #4
 800798e:	b2d2      	uxtb	r2, r2
 8007990:	440b      	add	r3, r1
 8007992:	761a      	strb	r2, [r3, #24]
}
 8007994:	bf00      	nop
 8007996:	370c      	adds	r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr
 80079a0:	e000e100 	.word	0xe000e100
 80079a4:	e000ed00 	.word	0xe000ed00

080079a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b089      	sub	sp, #36	@ 0x24
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f003 0307 	and.w	r3, r3, #7
 80079ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80079bc:	69fb      	ldr	r3, [r7, #28]
 80079be:	f1c3 0307 	rsb	r3, r3, #7
 80079c2:	2b04      	cmp	r3, #4
 80079c4:	bf28      	it	cs
 80079c6:	2304      	movcs	r3, #4
 80079c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	3304      	adds	r3, #4
 80079ce:	2b06      	cmp	r3, #6
 80079d0:	d902      	bls.n	80079d8 <NVIC_EncodePriority+0x30>
 80079d2:	69fb      	ldr	r3, [r7, #28]
 80079d4:	3b03      	subs	r3, #3
 80079d6:	e000      	b.n	80079da <NVIC_EncodePriority+0x32>
 80079d8:	2300      	movs	r3, #0
 80079da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80079dc:	f04f 32ff 	mov.w	r2, #4294967295
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	fa02 f303 	lsl.w	r3, r2, r3
 80079e6:	43da      	mvns	r2, r3
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	401a      	ands	r2, r3
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80079f0:	f04f 31ff 	mov.w	r1, #4294967295
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	fa01 f303 	lsl.w	r3, r1, r3
 80079fa:	43d9      	mvns	r1, r3
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a00:	4313      	orrs	r3, r2
         );
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3724      	adds	r7, #36	@ 0x24
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr
	...

08007a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a20:	d301      	bcc.n	8007a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007a22:	2301      	movs	r3, #1
 8007a24:	e00f      	b.n	8007a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007a26:	4a0a      	ldr	r2, [pc, #40]	@ (8007a50 <SysTick_Config+0x40>)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	3b01      	subs	r3, #1
 8007a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007a2e:	210f      	movs	r1, #15
 8007a30:	f04f 30ff 	mov.w	r0, #4294967295
 8007a34:	f7ff ff8e 	bl	8007954 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007a38:	4b05      	ldr	r3, [pc, #20]	@ (8007a50 <SysTick_Config+0x40>)
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007a3e:	4b04      	ldr	r3, [pc, #16]	@ (8007a50 <SysTick_Config+0x40>)
 8007a40:	2207      	movs	r2, #7
 8007a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007a44:	2300      	movs	r3, #0
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3708      	adds	r7, #8
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	e000e010 	.word	0xe000e010

08007a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b082      	sub	sp, #8
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f7ff ff29 	bl	80078b4 <__NVIC_SetPriorityGrouping>
}
 8007a62:	bf00      	nop
 8007a64:	3708      	adds	r7, #8
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}

08007a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a6a:	b580      	push	{r7, lr}
 8007a6c:	b086      	sub	sp, #24
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	4603      	mov	r3, r0
 8007a72:	60b9      	str	r1, [r7, #8]
 8007a74:	607a      	str	r2, [r7, #4]
 8007a76:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007a78:	f7ff ff40 	bl	80078fc <__NVIC_GetPriorityGrouping>
 8007a7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	68b9      	ldr	r1, [r7, #8]
 8007a82:	6978      	ldr	r0, [r7, #20]
 8007a84:	f7ff ff90 	bl	80079a8 <NVIC_EncodePriority>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a8e:	4611      	mov	r1, r2
 8007a90:	4618      	mov	r0, r3
 8007a92:	f7ff ff5f 	bl	8007954 <__NVIC_SetPriority>
}
 8007a96:	bf00      	nop
 8007a98:	3718      	adds	r7, #24
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}

08007a9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a9e:	b580      	push	{r7, lr}
 8007aa0:	b082      	sub	sp, #8
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007aa8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007aac:	4618      	mov	r0, r3
 8007aae:	f7ff ff33 	bl	8007918 <__NVIC_EnableIRQ>
}
 8007ab2:	bf00      	nop
 8007ab4:	3708      	adds	r7, #8
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}

08007aba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007aba:	b580      	push	{r7, lr}
 8007abc:	b082      	sub	sp, #8
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f7ff ffa4 	bl	8007a10 <SysTick_Config>
 8007ac8:	4603      	mov	r3, r0
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3708      	adds	r7, #8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
	...

08007ad4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8007ad8:	f3bf 8f5f 	dmb	sy
}
 8007adc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007ade:	4b07      	ldr	r3, [pc, #28]	@ (8007afc <HAL_MPU_Disable+0x28>)
 8007ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae2:	4a06      	ldr	r2, [pc, #24]	@ (8007afc <HAL_MPU_Disable+0x28>)
 8007ae4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ae8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007aea:	4b05      	ldr	r3, [pc, #20]	@ (8007b00 <HAL_MPU_Disable+0x2c>)
 8007aec:	2200      	movs	r2, #0
 8007aee:	605a      	str	r2, [r3, #4]
}
 8007af0:	bf00      	nop
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
 8007afa:	bf00      	nop
 8007afc:	e000ed00 	.word	0xe000ed00
 8007b00:	e000ed90 	.word	0xe000ed90

08007b04 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007b0c:	4a0b      	ldr	r2, [pc, #44]	@ (8007b3c <HAL_MPU_Enable+0x38>)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f043 0301 	orr.w	r3, r3, #1
 8007b14:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007b16:	4b0a      	ldr	r3, [pc, #40]	@ (8007b40 <HAL_MPU_Enable+0x3c>)
 8007b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b1a:	4a09      	ldr	r2, [pc, #36]	@ (8007b40 <HAL_MPU_Enable+0x3c>)
 8007b1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b20:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007b22:	f3bf 8f4f 	dsb	sy
}
 8007b26:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007b28:	f3bf 8f6f 	isb	sy
}
 8007b2c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007b2e:	bf00      	nop
 8007b30:	370c      	adds	r7, #12
 8007b32:	46bd      	mov	sp, r7
 8007b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b38:	4770      	bx	lr
 8007b3a:	bf00      	nop
 8007b3c:	e000ed90 	.word	0xe000ed90
 8007b40:	e000ed00 	.word	0xe000ed00

08007b44 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	785a      	ldrb	r2, [r3, #1]
 8007b50:	4b1b      	ldr	r3, [pc, #108]	@ (8007bc0 <HAL_MPU_ConfigRegion+0x7c>)
 8007b52:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007b54:	4b1a      	ldr	r3, [pc, #104]	@ (8007bc0 <HAL_MPU_ConfigRegion+0x7c>)
 8007b56:	691b      	ldr	r3, [r3, #16]
 8007b58:	4a19      	ldr	r2, [pc, #100]	@ (8007bc0 <HAL_MPU_ConfigRegion+0x7c>)
 8007b5a:	f023 0301 	bic.w	r3, r3, #1
 8007b5e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007b60:	4a17      	ldr	r2, [pc, #92]	@ (8007bc0 <HAL_MPU_ConfigRegion+0x7c>)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	7b1b      	ldrb	r3, [r3, #12]
 8007b6c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	7adb      	ldrb	r3, [r3, #11]
 8007b72:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007b74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	7a9b      	ldrb	r3, [r3, #10]
 8007b7a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007b7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	7b5b      	ldrb	r3, [r3, #13]
 8007b82:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007b84:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	7b9b      	ldrb	r3, [r3, #14]
 8007b8a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007b8c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	7bdb      	ldrb	r3, [r3, #15]
 8007b92:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007b94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	7a5b      	ldrb	r3, [r3, #9]
 8007b9a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007b9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	7a1b      	ldrb	r3, [r3, #8]
 8007ba2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007ba4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	7812      	ldrb	r2, [r2, #0]
 8007baa:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007bac:	4a04      	ldr	r2, [pc, #16]	@ (8007bc0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007bae:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007bb0:	6113      	str	r3, [r2, #16]
}
 8007bb2:	bf00      	nop
 8007bb4:	370c      	adds	r7, #12
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr
 8007bbe:	bf00      	nop
 8007bc0:	e000ed90 	.word	0xe000ed90

08007bc4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b086      	sub	sp, #24
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007bcc:	f7fe f988 	bl	8005ee0 <HAL_GetTick>
 8007bd0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d101      	bne.n	8007bdc <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e316      	b.n	800820a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a66      	ldr	r2, [pc, #408]	@ (8007d7c <HAL_DMA_Init+0x1b8>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d04a      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a65      	ldr	r2, [pc, #404]	@ (8007d80 <HAL_DMA_Init+0x1bc>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d045      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a63      	ldr	r2, [pc, #396]	@ (8007d84 <HAL_DMA_Init+0x1c0>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d040      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a62      	ldr	r2, [pc, #392]	@ (8007d88 <HAL_DMA_Init+0x1c4>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d03b      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a60      	ldr	r2, [pc, #384]	@ (8007d8c <HAL_DMA_Init+0x1c8>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d036      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a5f      	ldr	r2, [pc, #380]	@ (8007d90 <HAL_DMA_Init+0x1cc>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d031      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a5d      	ldr	r2, [pc, #372]	@ (8007d94 <HAL_DMA_Init+0x1d0>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d02c      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a5c      	ldr	r2, [pc, #368]	@ (8007d98 <HAL_DMA_Init+0x1d4>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d027      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a5a      	ldr	r2, [pc, #360]	@ (8007d9c <HAL_DMA_Init+0x1d8>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d022      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a59      	ldr	r2, [pc, #356]	@ (8007da0 <HAL_DMA_Init+0x1dc>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d01d      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a57      	ldr	r2, [pc, #348]	@ (8007da4 <HAL_DMA_Init+0x1e0>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d018      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a56      	ldr	r2, [pc, #344]	@ (8007da8 <HAL_DMA_Init+0x1e4>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d013      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a54      	ldr	r2, [pc, #336]	@ (8007dac <HAL_DMA_Init+0x1e8>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d00e      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a53      	ldr	r2, [pc, #332]	@ (8007db0 <HAL_DMA_Init+0x1ec>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d009      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a51      	ldr	r2, [pc, #324]	@ (8007db4 <HAL_DMA_Init+0x1f0>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d004      	beq.n	8007c7c <HAL_DMA_Init+0xb8>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a50      	ldr	r2, [pc, #320]	@ (8007db8 <HAL_DMA_Init+0x1f4>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d101      	bne.n	8007c80 <HAL_DMA_Init+0xbc>
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e000      	b.n	8007c82 <HAL_DMA_Init+0xbe>
 8007c80:	2300      	movs	r3, #0
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	f000 813b 	beq.w	8007efe <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2202      	movs	r2, #2
 8007c8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a37      	ldr	r2, [pc, #220]	@ (8007d7c <HAL_DMA_Init+0x1b8>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d04a      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a36      	ldr	r2, [pc, #216]	@ (8007d80 <HAL_DMA_Init+0x1bc>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d045      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a34      	ldr	r2, [pc, #208]	@ (8007d84 <HAL_DMA_Init+0x1c0>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d040      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a33      	ldr	r2, [pc, #204]	@ (8007d88 <HAL_DMA_Init+0x1c4>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d03b      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a31      	ldr	r2, [pc, #196]	@ (8007d8c <HAL_DMA_Init+0x1c8>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d036      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a30      	ldr	r2, [pc, #192]	@ (8007d90 <HAL_DMA_Init+0x1cc>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d031      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a2e      	ldr	r2, [pc, #184]	@ (8007d94 <HAL_DMA_Init+0x1d0>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d02c      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a2d      	ldr	r2, [pc, #180]	@ (8007d98 <HAL_DMA_Init+0x1d4>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d027      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a2b      	ldr	r2, [pc, #172]	@ (8007d9c <HAL_DMA_Init+0x1d8>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d022      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a2a      	ldr	r2, [pc, #168]	@ (8007da0 <HAL_DMA_Init+0x1dc>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d01d      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a28      	ldr	r2, [pc, #160]	@ (8007da4 <HAL_DMA_Init+0x1e0>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d018      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a27      	ldr	r2, [pc, #156]	@ (8007da8 <HAL_DMA_Init+0x1e4>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d013      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a25      	ldr	r2, [pc, #148]	@ (8007dac <HAL_DMA_Init+0x1e8>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d00e      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a24      	ldr	r2, [pc, #144]	@ (8007db0 <HAL_DMA_Init+0x1ec>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d009      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a22      	ldr	r2, [pc, #136]	@ (8007db4 <HAL_DMA_Init+0x1f0>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d004      	beq.n	8007d38 <HAL_DMA_Init+0x174>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a21      	ldr	r2, [pc, #132]	@ (8007db8 <HAL_DMA_Init+0x1f4>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d108      	bne.n	8007d4a <HAL_DMA_Init+0x186>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681a      	ldr	r2, [r3, #0]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f022 0201 	bic.w	r2, r2, #1
 8007d46:	601a      	str	r2, [r3, #0]
 8007d48:	e007      	b.n	8007d5a <HAL_DMA_Init+0x196>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f022 0201 	bic.w	r2, r2, #1
 8007d58:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007d5a:	e02f      	b.n	8007dbc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007d5c:	f7fe f8c0 	bl	8005ee0 <HAL_GetTick>
 8007d60:	4602      	mov	r2, r0
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	1ad3      	subs	r3, r2, r3
 8007d66:	2b05      	cmp	r3, #5
 8007d68:	d928      	bls.n	8007dbc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2220      	movs	r2, #32
 8007d6e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2203      	movs	r2, #3
 8007d74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e246      	b.n	800820a <HAL_DMA_Init+0x646>
 8007d7c:	40020010 	.word	0x40020010
 8007d80:	40020028 	.word	0x40020028
 8007d84:	40020040 	.word	0x40020040
 8007d88:	40020058 	.word	0x40020058
 8007d8c:	40020070 	.word	0x40020070
 8007d90:	40020088 	.word	0x40020088
 8007d94:	400200a0 	.word	0x400200a0
 8007d98:	400200b8 	.word	0x400200b8
 8007d9c:	40020410 	.word	0x40020410
 8007da0:	40020428 	.word	0x40020428
 8007da4:	40020440 	.word	0x40020440
 8007da8:	40020458 	.word	0x40020458
 8007dac:	40020470 	.word	0x40020470
 8007db0:	40020488 	.word	0x40020488
 8007db4:	400204a0 	.word	0x400204a0
 8007db8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f003 0301 	and.w	r3, r3, #1
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d1c8      	bne.n	8007d5c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007dd2:	697a      	ldr	r2, [r7, #20]
 8007dd4:	4b83      	ldr	r3, [pc, #524]	@ (8007fe4 <HAL_DMA_Init+0x420>)
 8007dd6:	4013      	ands	r3, r2
 8007dd8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8007de2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	691b      	ldr	r3, [r3, #16]
 8007de8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007dee:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	699b      	ldr	r3, [r3, #24]
 8007df4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007dfa:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6a1b      	ldr	r3, [r3, #32]
 8007e00:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8007e02:	697a      	ldr	r2, [r7, #20]
 8007e04:	4313      	orrs	r3, r2
 8007e06:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e0c:	2b04      	cmp	r3, #4
 8007e0e:	d107      	bne.n	8007e20 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	697a      	ldr	r2, [r7, #20]
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007e20:	4b71      	ldr	r3, [pc, #452]	@ (8007fe8 <HAL_DMA_Init+0x424>)
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	4b71      	ldr	r3, [pc, #452]	@ (8007fec <HAL_DMA_Init+0x428>)
 8007e26:	4013      	ands	r3, r2
 8007e28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e2c:	d328      	bcc.n	8007e80 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	2b28      	cmp	r3, #40	@ 0x28
 8007e34:	d903      	bls.n	8007e3e <HAL_DMA_Init+0x27a>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e3c:	d917      	bls.n	8007e6e <HAL_DMA_Init+0x2aa>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e44:	d903      	bls.n	8007e4e <HAL_DMA_Init+0x28a>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	2b42      	cmp	r3, #66	@ 0x42
 8007e4c:	d90f      	bls.n	8007e6e <HAL_DMA_Init+0x2aa>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	2b46      	cmp	r3, #70	@ 0x46
 8007e54:	d903      	bls.n	8007e5e <HAL_DMA_Init+0x29a>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	2b48      	cmp	r3, #72	@ 0x48
 8007e5c:	d907      	bls.n	8007e6e <HAL_DMA_Init+0x2aa>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	2b4e      	cmp	r3, #78	@ 0x4e
 8007e64:	d905      	bls.n	8007e72 <HAL_DMA_Init+0x2ae>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	2b52      	cmp	r3, #82	@ 0x52
 8007e6c:	d801      	bhi.n	8007e72 <HAL_DMA_Init+0x2ae>
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e000      	b.n	8007e74 <HAL_DMA_Init+0x2b0>
 8007e72:	2300      	movs	r3, #0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d003      	beq.n	8007e80 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e7e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	697a      	ldr	r2, [r7, #20]
 8007e86:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	695b      	ldr	r3, [r3, #20]
 8007e8e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	f023 0307 	bic.w	r3, r3, #7
 8007e96:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ea6:	2b04      	cmp	r3, #4
 8007ea8:	d117      	bne.n	8007eda <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00e      	beq.n	8007eda <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f002 fb33 	bl	800a528 <DMA_CheckFifoParam>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d008      	beq.n	8007eda <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2240      	movs	r2, #64	@ 0x40
 8007ecc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2201      	movs	r2, #1
 8007ed2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e197      	b.n	800820a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	697a      	ldr	r2, [r7, #20]
 8007ee0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f002 fa6e 	bl	800a3c4 <DMA_CalcBaseAndBitshift>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ef0:	f003 031f 	and.w	r3, r3, #31
 8007ef4:	223f      	movs	r2, #63	@ 0x3f
 8007ef6:	409a      	lsls	r2, r3
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	609a      	str	r2, [r3, #8]
 8007efc:	e0cd      	b.n	800809a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a3b      	ldr	r2, [pc, #236]	@ (8007ff0 <HAL_DMA_Init+0x42c>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d022      	beq.n	8007f4e <HAL_DMA_Init+0x38a>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a39      	ldr	r2, [pc, #228]	@ (8007ff4 <HAL_DMA_Init+0x430>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d01d      	beq.n	8007f4e <HAL_DMA_Init+0x38a>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a38      	ldr	r2, [pc, #224]	@ (8007ff8 <HAL_DMA_Init+0x434>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d018      	beq.n	8007f4e <HAL_DMA_Init+0x38a>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a36      	ldr	r2, [pc, #216]	@ (8007ffc <HAL_DMA_Init+0x438>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d013      	beq.n	8007f4e <HAL_DMA_Init+0x38a>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a35      	ldr	r2, [pc, #212]	@ (8008000 <HAL_DMA_Init+0x43c>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d00e      	beq.n	8007f4e <HAL_DMA_Init+0x38a>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a33      	ldr	r2, [pc, #204]	@ (8008004 <HAL_DMA_Init+0x440>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d009      	beq.n	8007f4e <HAL_DMA_Init+0x38a>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a32      	ldr	r2, [pc, #200]	@ (8008008 <HAL_DMA_Init+0x444>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d004      	beq.n	8007f4e <HAL_DMA_Init+0x38a>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a30      	ldr	r2, [pc, #192]	@ (800800c <HAL_DMA_Init+0x448>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d101      	bne.n	8007f52 <HAL_DMA_Init+0x38e>
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e000      	b.n	8007f54 <HAL_DMA_Init+0x390>
 8007f52:	2300      	movs	r3, #0
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f000 8097 	beq.w	8008088 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a24      	ldr	r2, [pc, #144]	@ (8007ff0 <HAL_DMA_Init+0x42c>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d021      	beq.n	8007fa8 <HAL_DMA_Init+0x3e4>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a22      	ldr	r2, [pc, #136]	@ (8007ff4 <HAL_DMA_Init+0x430>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d01c      	beq.n	8007fa8 <HAL_DMA_Init+0x3e4>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a21      	ldr	r2, [pc, #132]	@ (8007ff8 <HAL_DMA_Init+0x434>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d017      	beq.n	8007fa8 <HAL_DMA_Init+0x3e4>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8007ffc <HAL_DMA_Init+0x438>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d012      	beq.n	8007fa8 <HAL_DMA_Init+0x3e4>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a1e      	ldr	r2, [pc, #120]	@ (8008000 <HAL_DMA_Init+0x43c>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d00d      	beq.n	8007fa8 <HAL_DMA_Init+0x3e4>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a1c      	ldr	r2, [pc, #112]	@ (8008004 <HAL_DMA_Init+0x440>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d008      	beq.n	8007fa8 <HAL_DMA_Init+0x3e4>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a1b      	ldr	r2, [pc, #108]	@ (8008008 <HAL_DMA_Init+0x444>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d003      	beq.n	8007fa8 <HAL_DMA_Init+0x3e4>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a19      	ldr	r2, [pc, #100]	@ (800800c <HAL_DMA_Init+0x448>)
 8007fa6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2202      	movs	r2, #2
 8007fac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8007fc0:	697a      	ldr	r2, [r7, #20]
 8007fc2:	4b13      	ldr	r3, [pc, #76]	@ (8008010 <HAL_DMA_Init+0x44c>)
 8007fc4:	4013      	ands	r3, r2
 8007fc6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	2b40      	cmp	r3, #64	@ 0x40
 8007fce:	d021      	beq.n	8008014 <HAL_DMA_Init+0x450>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	2b80      	cmp	r3, #128	@ 0x80
 8007fd6:	d102      	bne.n	8007fde <HAL_DMA_Init+0x41a>
 8007fd8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007fdc:	e01b      	b.n	8008016 <HAL_DMA_Init+0x452>
 8007fde:	2300      	movs	r3, #0
 8007fe0:	e019      	b.n	8008016 <HAL_DMA_Init+0x452>
 8007fe2:	bf00      	nop
 8007fe4:	fe10803f 	.word	0xfe10803f
 8007fe8:	5c001000 	.word	0x5c001000
 8007fec:	ffff0000 	.word	0xffff0000
 8007ff0:	58025408 	.word	0x58025408
 8007ff4:	5802541c 	.word	0x5802541c
 8007ff8:	58025430 	.word	0x58025430
 8007ffc:	58025444 	.word	0x58025444
 8008000:	58025458 	.word	0x58025458
 8008004:	5802546c 	.word	0x5802546c
 8008008:	58025480 	.word	0x58025480
 800800c:	58025494 	.word	0x58025494
 8008010:	fffe000f 	.word	0xfffe000f
 8008014:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008016:	687a      	ldr	r2, [r7, #4]
 8008018:	68d2      	ldr	r2, [r2, #12]
 800801a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800801c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	691b      	ldr	r3, [r3, #16]
 8008022:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008024:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	695b      	ldr	r3, [r3, #20]
 800802a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800802c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008034:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	69db      	ldr	r3, [r3, #28]
 800803a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800803c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a1b      	ldr	r3, [r3, #32]
 8008042:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008044:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008046:	697a      	ldr	r2, [r7, #20]
 8008048:	4313      	orrs	r3, r2
 800804a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	697a      	ldr	r2, [r7, #20]
 8008052:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	461a      	mov	r2, r3
 800805a:	4b6e      	ldr	r3, [pc, #440]	@ (8008214 <HAL_DMA_Init+0x650>)
 800805c:	4413      	add	r3, r2
 800805e:	4a6e      	ldr	r2, [pc, #440]	@ (8008218 <HAL_DMA_Init+0x654>)
 8008060:	fba2 2303 	umull	r2, r3, r2, r3
 8008064:	091b      	lsrs	r3, r3, #4
 8008066:	009a      	lsls	r2, r3, #2
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f002 f9a9 	bl	800a3c4 <DMA_CalcBaseAndBitshift>
 8008072:	4603      	mov	r3, r0
 8008074:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800807a:	f003 031f 	and.w	r3, r3, #31
 800807e:	2201      	movs	r2, #1
 8008080:	409a      	lsls	r2, r3
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	605a      	str	r2, [r3, #4]
 8008086:	e008      	b.n	800809a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2240      	movs	r2, #64	@ 0x40
 800808c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2203      	movs	r2, #3
 8008092:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	e0b7      	b.n	800820a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a5f      	ldr	r2, [pc, #380]	@ (800821c <HAL_DMA_Init+0x658>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d072      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a5d      	ldr	r2, [pc, #372]	@ (8008220 <HAL_DMA_Init+0x65c>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d06d      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a5c      	ldr	r2, [pc, #368]	@ (8008224 <HAL_DMA_Init+0x660>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d068      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a5a      	ldr	r2, [pc, #360]	@ (8008228 <HAL_DMA_Init+0x664>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d063      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a59      	ldr	r2, [pc, #356]	@ (800822c <HAL_DMA_Init+0x668>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d05e      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a57      	ldr	r2, [pc, #348]	@ (8008230 <HAL_DMA_Init+0x66c>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d059      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a56      	ldr	r2, [pc, #344]	@ (8008234 <HAL_DMA_Init+0x670>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d054      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a54      	ldr	r2, [pc, #336]	@ (8008238 <HAL_DMA_Init+0x674>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d04f      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a53      	ldr	r2, [pc, #332]	@ (800823c <HAL_DMA_Init+0x678>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d04a      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a51      	ldr	r2, [pc, #324]	@ (8008240 <HAL_DMA_Init+0x67c>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d045      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a50      	ldr	r2, [pc, #320]	@ (8008244 <HAL_DMA_Init+0x680>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d040      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a4e      	ldr	r2, [pc, #312]	@ (8008248 <HAL_DMA_Init+0x684>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d03b      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a4d      	ldr	r2, [pc, #308]	@ (800824c <HAL_DMA_Init+0x688>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d036      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a4b      	ldr	r2, [pc, #300]	@ (8008250 <HAL_DMA_Init+0x68c>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d031      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a4a      	ldr	r2, [pc, #296]	@ (8008254 <HAL_DMA_Init+0x690>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d02c      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a48      	ldr	r2, [pc, #288]	@ (8008258 <HAL_DMA_Init+0x694>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d027      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a47      	ldr	r2, [pc, #284]	@ (800825c <HAL_DMA_Init+0x698>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d022      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a45      	ldr	r2, [pc, #276]	@ (8008260 <HAL_DMA_Init+0x69c>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d01d      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a44      	ldr	r2, [pc, #272]	@ (8008264 <HAL_DMA_Init+0x6a0>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d018      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a42      	ldr	r2, [pc, #264]	@ (8008268 <HAL_DMA_Init+0x6a4>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d013      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a41      	ldr	r2, [pc, #260]	@ (800826c <HAL_DMA_Init+0x6a8>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d00e      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a3f      	ldr	r2, [pc, #252]	@ (8008270 <HAL_DMA_Init+0x6ac>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d009      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a3e      	ldr	r2, [pc, #248]	@ (8008274 <HAL_DMA_Init+0x6b0>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d004      	beq.n	800818a <HAL_DMA_Init+0x5c6>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a3c      	ldr	r2, [pc, #240]	@ (8008278 <HAL_DMA_Init+0x6b4>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d101      	bne.n	800818e <HAL_DMA_Init+0x5ca>
 800818a:	2301      	movs	r3, #1
 800818c:	e000      	b.n	8008190 <HAL_DMA_Init+0x5cc>
 800818e:	2300      	movs	r3, #0
 8008190:	2b00      	cmp	r3, #0
 8008192:	d032      	beq.n	80081fa <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f002 fa43 	bl	800a620 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	2b80      	cmp	r3, #128	@ 0x80
 80081a0:	d102      	bne.n	80081a8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685a      	ldr	r2, [r3, #4]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081b0:	b2d2      	uxtb	r2, r2
 80081b2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80081bc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	685b      	ldr	r3, [r3, #4]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d010      	beq.n	80081e8 <HAL_DMA_Init+0x624>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	2b08      	cmp	r3, #8
 80081cc:	d80c      	bhi.n	80081e8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f002 fac0 	bl	800a754 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081d8:	2200      	movs	r2, #0
 80081da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081e0:	687a      	ldr	r2, [r7, #4]
 80081e2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80081e4:	605a      	str	r2, [r3, #4]
 80081e6:	e008      	b.n	80081fa <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2200      	movs	r2, #0
 80081fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3718      	adds	r7, #24
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	a7fdabf8 	.word	0xa7fdabf8
 8008218:	cccccccd 	.word	0xcccccccd
 800821c:	40020010 	.word	0x40020010
 8008220:	40020028 	.word	0x40020028
 8008224:	40020040 	.word	0x40020040
 8008228:	40020058 	.word	0x40020058
 800822c:	40020070 	.word	0x40020070
 8008230:	40020088 	.word	0x40020088
 8008234:	400200a0 	.word	0x400200a0
 8008238:	400200b8 	.word	0x400200b8
 800823c:	40020410 	.word	0x40020410
 8008240:	40020428 	.word	0x40020428
 8008244:	40020440 	.word	0x40020440
 8008248:	40020458 	.word	0x40020458
 800824c:	40020470 	.word	0x40020470
 8008250:	40020488 	.word	0x40020488
 8008254:	400204a0 	.word	0x400204a0
 8008258:	400204b8 	.word	0x400204b8
 800825c:	58025408 	.word	0x58025408
 8008260:	5802541c 	.word	0x5802541c
 8008264:	58025430 	.word	0x58025430
 8008268:	58025444 	.word	0x58025444
 800826c:	58025458 	.word	0x58025458
 8008270:	5802546c 	.word	0x5802546c
 8008274:	58025480 	.word	0x58025480
 8008278:	58025494 	.word	0x58025494

0800827c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b086      	sub	sp, #24
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	607a      	str	r2, [r7, #4]
 8008288:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800828a:	2300      	movs	r3, #0
 800828c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d101      	bne.n	8008298 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8008294:	2301      	movs	r3, #1
 8008296:	e226      	b.n	80086e6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d101      	bne.n	80082a6 <HAL_DMA_Start_IT+0x2a>
 80082a2:	2302      	movs	r3, #2
 80082a4:	e21f      	b.n	80086e6 <HAL_DMA_Start_IT+0x46a>
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2201      	movs	r2, #1
 80082aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	f040 820a 	bne.w	80086d0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2202      	movs	r2, #2
 80082c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2200      	movs	r2, #0
 80082c8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a68      	ldr	r2, [pc, #416]	@ (8008470 <HAL_DMA_Start_IT+0x1f4>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d04a      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a66      	ldr	r2, [pc, #408]	@ (8008474 <HAL_DMA_Start_IT+0x1f8>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d045      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a65      	ldr	r2, [pc, #404]	@ (8008478 <HAL_DMA_Start_IT+0x1fc>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d040      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a63      	ldr	r2, [pc, #396]	@ (800847c <HAL_DMA_Start_IT+0x200>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d03b      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a62      	ldr	r2, [pc, #392]	@ (8008480 <HAL_DMA_Start_IT+0x204>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d036      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a60      	ldr	r2, [pc, #384]	@ (8008484 <HAL_DMA_Start_IT+0x208>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d031      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a5f      	ldr	r2, [pc, #380]	@ (8008488 <HAL_DMA_Start_IT+0x20c>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d02c      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a5d      	ldr	r2, [pc, #372]	@ (800848c <HAL_DMA_Start_IT+0x210>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d027      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a5c      	ldr	r2, [pc, #368]	@ (8008490 <HAL_DMA_Start_IT+0x214>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d022      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a5a      	ldr	r2, [pc, #360]	@ (8008494 <HAL_DMA_Start_IT+0x218>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d01d      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a59      	ldr	r2, [pc, #356]	@ (8008498 <HAL_DMA_Start_IT+0x21c>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d018      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a57      	ldr	r2, [pc, #348]	@ (800849c <HAL_DMA_Start_IT+0x220>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d013      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4a56      	ldr	r2, [pc, #344]	@ (80084a0 <HAL_DMA_Start_IT+0x224>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d00e      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a54      	ldr	r2, [pc, #336]	@ (80084a4 <HAL_DMA_Start_IT+0x228>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d009      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a53      	ldr	r2, [pc, #332]	@ (80084a8 <HAL_DMA_Start_IT+0x22c>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d004      	beq.n	800836a <HAL_DMA_Start_IT+0xee>
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a51      	ldr	r2, [pc, #324]	@ (80084ac <HAL_DMA_Start_IT+0x230>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d108      	bne.n	800837c <HAL_DMA_Start_IT+0x100>
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f022 0201 	bic.w	r2, r2, #1
 8008378:	601a      	str	r2, [r3, #0]
 800837a:	e007      	b.n	800838c <HAL_DMA_Start_IT+0x110>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f022 0201 	bic.w	r2, r2, #1
 800838a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	68b9      	ldr	r1, [r7, #8]
 8008392:	68f8      	ldr	r0, [r7, #12]
 8008394:	f001 fe6a 	bl	800a06c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a34      	ldr	r2, [pc, #208]	@ (8008470 <HAL_DMA_Start_IT+0x1f4>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d04a      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4a33      	ldr	r2, [pc, #204]	@ (8008474 <HAL_DMA_Start_IT+0x1f8>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d045      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a31      	ldr	r2, [pc, #196]	@ (8008478 <HAL_DMA_Start_IT+0x1fc>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d040      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a30      	ldr	r2, [pc, #192]	@ (800847c <HAL_DMA_Start_IT+0x200>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d03b      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a2e      	ldr	r2, [pc, #184]	@ (8008480 <HAL_DMA_Start_IT+0x204>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d036      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a2d      	ldr	r2, [pc, #180]	@ (8008484 <HAL_DMA_Start_IT+0x208>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d031      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a2b      	ldr	r2, [pc, #172]	@ (8008488 <HAL_DMA_Start_IT+0x20c>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d02c      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a2a      	ldr	r2, [pc, #168]	@ (800848c <HAL_DMA_Start_IT+0x210>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d027      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a28      	ldr	r2, [pc, #160]	@ (8008490 <HAL_DMA_Start_IT+0x214>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d022      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4a27      	ldr	r2, [pc, #156]	@ (8008494 <HAL_DMA_Start_IT+0x218>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d01d      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4a25      	ldr	r2, [pc, #148]	@ (8008498 <HAL_DMA_Start_IT+0x21c>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d018      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a24      	ldr	r2, [pc, #144]	@ (800849c <HAL_DMA_Start_IT+0x220>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d013      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a22      	ldr	r2, [pc, #136]	@ (80084a0 <HAL_DMA_Start_IT+0x224>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d00e      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a21      	ldr	r2, [pc, #132]	@ (80084a4 <HAL_DMA_Start_IT+0x228>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d009      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a1f      	ldr	r2, [pc, #124]	@ (80084a8 <HAL_DMA_Start_IT+0x22c>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d004      	beq.n	8008438 <HAL_DMA_Start_IT+0x1bc>
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a1e      	ldr	r2, [pc, #120]	@ (80084ac <HAL_DMA_Start_IT+0x230>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d101      	bne.n	800843c <HAL_DMA_Start_IT+0x1c0>
 8008438:	2301      	movs	r3, #1
 800843a:	e000      	b.n	800843e <HAL_DMA_Start_IT+0x1c2>
 800843c:	2300      	movs	r3, #0
 800843e:	2b00      	cmp	r3, #0
 8008440:	d036      	beq.n	80084b0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f023 021e 	bic.w	r2, r3, #30
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f042 0216 	orr.w	r2, r2, #22
 8008454:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800845a:	2b00      	cmp	r3, #0
 800845c:	d03e      	beq.n	80084dc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	681a      	ldr	r2, [r3, #0]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f042 0208 	orr.w	r2, r2, #8
 800846c:	601a      	str	r2, [r3, #0]
 800846e:	e035      	b.n	80084dc <HAL_DMA_Start_IT+0x260>
 8008470:	40020010 	.word	0x40020010
 8008474:	40020028 	.word	0x40020028
 8008478:	40020040 	.word	0x40020040
 800847c:	40020058 	.word	0x40020058
 8008480:	40020070 	.word	0x40020070
 8008484:	40020088 	.word	0x40020088
 8008488:	400200a0 	.word	0x400200a0
 800848c:	400200b8 	.word	0x400200b8
 8008490:	40020410 	.word	0x40020410
 8008494:	40020428 	.word	0x40020428
 8008498:	40020440 	.word	0x40020440
 800849c:	40020458 	.word	0x40020458
 80084a0:	40020470 	.word	0x40020470
 80084a4:	40020488 	.word	0x40020488
 80084a8:	400204a0 	.word	0x400204a0
 80084ac:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f023 020e 	bic.w	r2, r3, #14
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f042 020a 	orr.w	r2, r2, #10
 80084c2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d007      	beq.n	80084dc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f042 0204 	orr.w	r2, r2, #4
 80084da:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a83      	ldr	r2, [pc, #524]	@ (80086f0 <HAL_DMA_Start_IT+0x474>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d072      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a82      	ldr	r2, [pc, #520]	@ (80086f4 <HAL_DMA_Start_IT+0x478>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d06d      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a80      	ldr	r2, [pc, #512]	@ (80086f8 <HAL_DMA_Start_IT+0x47c>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d068      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a7f      	ldr	r2, [pc, #508]	@ (80086fc <HAL_DMA_Start_IT+0x480>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d063      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a7d      	ldr	r2, [pc, #500]	@ (8008700 <HAL_DMA_Start_IT+0x484>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d05e      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4a7c      	ldr	r2, [pc, #496]	@ (8008704 <HAL_DMA_Start_IT+0x488>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d059      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a7a      	ldr	r2, [pc, #488]	@ (8008708 <HAL_DMA_Start_IT+0x48c>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d054      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a79      	ldr	r2, [pc, #484]	@ (800870c <HAL_DMA_Start_IT+0x490>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d04f      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a77      	ldr	r2, [pc, #476]	@ (8008710 <HAL_DMA_Start_IT+0x494>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d04a      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a76      	ldr	r2, [pc, #472]	@ (8008714 <HAL_DMA_Start_IT+0x498>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d045      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a74      	ldr	r2, [pc, #464]	@ (8008718 <HAL_DMA_Start_IT+0x49c>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d040      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a73      	ldr	r2, [pc, #460]	@ (800871c <HAL_DMA_Start_IT+0x4a0>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d03b      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a71      	ldr	r2, [pc, #452]	@ (8008720 <HAL_DMA_Start_IT+0x4a4>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d036      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a70      	ldr	r2, [pc, #448]	@ (8008724 <HAL_DMA_Start_IT+0x4a8>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d031      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a6e      	ldr	r2, [pc, #440]	@ (8008728 <HAL_DMA_Start_IT+0x4ac>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d02c      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a6d      	ldr	r2, [pc, #436]	@ (800872c <HAL_DMA_Start_IT+0x4b0>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d027      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a6b      	ldr	r2, [pc, #428]	@ (8008730 <HAL_DMA_Start_IT+0x4b4>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d022      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a6a      	ldr	r2, [pc, #424]	@ (8008734 <HAL_DMA_Start_IT+0x4b8>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d01d      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a68      	ldr	r2, [pc, #416]	@ (8008738 <HAL_DMA_Start_IT+0x4bc>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d018      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a67      	ldr	r2, [pc, #412]	@ (800873c <HAL_DMA_Start_IT+0x4c0>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d013      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a65      	ldr	r2, [pc, #404]	@ (8008740 <HAL_DMA_Start_IT+0x4c4>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d00e      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a64      	ldr	r2, [pc, #400]	@ (8008744 <HAL_DMA_Start_IT+0x4c8>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d009      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a62      	ldr	r2, [pc, #392]	@ (8008748 <HAL_DMA_Start_IT+0x4cc>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d004      	beq.n	80085cc <HAL_DMA_Start_IT+0x350>
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a61      	ldr	r2, [pc, #388]	@ (800874c <HAL_DMA_Start_IT+0x4d0>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d101      	bne.n	80085d0 <HAL_DMA_Start_IT+0x354>
 80085cc:	2301      	movs	r3, #1
 80085ce:	e000      	b.n	80085d2 <HAL_DMA_Start_IT+0x356>
 80085d0:	2300      	movs	r3, #0
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d01a      	beq.n	800860c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d007      	beq.n	80085f4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80085f2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d007      	beq.n	800860c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008606:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800860a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a37      	ldr	r2, [pc, #220]	@ (80086f0 <HAL_DMA_Start_IT+0x474>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d04a      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a36      	ldr	r2, [pc, #216]	@ (80086f4 <HAL_DMA_Start_IT+0x478>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d045      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a34      	ldr	r2, [pc, #208]	@ (80086f8 <HAL_DMA_Start_IT+0x47c>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d040      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a33      	ldr	r2, [pc, #204]	@ (80086fc <HAL_DMA_Start_IT+0x480>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d03b      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a31      	ldr	r2, [pc, #196]	@ (8008700 <HAL_DMA_Start_IT+0x484>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d036      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a30      	ldr	r2, [pc, #192]	@ (8008704 <HAL_DMA_Start_IT+0x488>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d031      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a2e      	ldr	r2, [pc, #184]	@ (8008708 <HAL_DMA_Start_IT+0x48c>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d02c      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a2d      	ldr	r2, [pc, #180]	@ (800870c <HAL_DMA_Start_IT+0x490>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d027      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a2b      	ldr	r2, [pc, #172]	@ (8008710 <HAL_DMA_Start_IT+0x494>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d022      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a2a      	ldr	r2, [pc, #168]	@ (8008714 <HAL_DMA_Start_IT+0x498>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d01d      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a28      	ldr	r2, [pc, #160]	@ (8008718 <HAL_DMA_Start_IT+0x49c>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d018      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a27      	ldr	r2, [pc, #156]	@ (800871c <HAL_DMA_Start_IT+0x4a0>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d013      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a25      	ldr	r2, [pc, #148]	@ (8008720 <HAL_DMA_Start_IT+0x4a4>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d00e      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a24      	ldr	r2, [pc, #144]	@ (8008724 <HAL_DMA_Start_IT+0x4a8>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d009      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a22      	ldr	r2, [pc, #136]	@ (8008728 <HAL_DMA_Start_IT+0x4ac>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d004      	beq.n	80086ac <HAL_DMA_Start_IT+0x430>
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a21      	ldr	r2, [pc, #132]	@ (800872c <HAL_DMA_Start_IT+0x4b0>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d108      	bne.n	80086be <HAL_DMA_Start_IT+0x442>
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	681a      	ldr	r2, [r3, #0]
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f042 0201 	orr.w	r2, r2, #1
 80086ba:	601a      	str	r2, [r3, #0]
 80086bc:	e012      	b.n	80086e4 <HAL_DMA_Start_IT+0x468>
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f042 0201 	orr.w	r2, r2, #1
 80086cc:	601a      	str	r2, [r3, #0]
 80086ce:	e009      	b.n	80086e4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80086d6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80086e0:	2301      	movs	r3, #1
 80086e2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80086e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3718      	adds	r7, #24
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	bf00      	nop
 80086f0:	40020010 	.word	0x40020010
 80086f4:	40020028 	.word	0x40020028
 80086f8:	40020040 	.word	0x40020040
 80086fc:	40020058 	.word	0x40020058
 8008700:	40020070 	.word	0x40020070
 8008704:	40020088 	.word	0x40020088
 8008708:	400200a0 	.word	0x400200a0
 800870c:	400200b8 	.word	0x400200b8
 8008710:	40020410 	.word	0x40020410
 8008714:	40020428 	.word	0x40020428
 8008718:	40020440 	.word	0x40020440
 800871c:	40020458 	.word	0x40020458
 8008720:	40020470 	.word	0x40020470
 8008724:	40020488 	.word	0x40020488
 8008728:	400204a0 	.word	0x400204a0
 800872c:	400204b8 	.word	0x400204b8
 8008730:	58025408 	.word	0x58025408
 8008734:	5802541c 	.word	0x5802541c
 8008738:	58025430 	.word	0x58025430
 800873c:	58025444 	.word	0x58025444
 8008740:	58025458 	.word	0x58025458
 8008744:	5802546c 	.word	0x5802546c
 8008748:	58025480 	.word	0x58025480
 800874c:	58025494 	.word	0x58025494

08008750 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b086      	sub	sp, #24
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8008758:	f7fd fbc2 	bl	8005ee0 <HAL_GetTick>
 800875c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d101      	bne.n	8008768 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008764:	2301      	movs	r3, #1
 8008766:	e2dc      	b.n	8008d22 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800876e:	b2db      	uxtb	r3, r3
 8008770:	2b02      	cmp	r3, #2
 8008772:	d008      	beq.n	8008786 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2280      	movs	r2, #128	@ 0x80
 8008778:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2200      	movs	r2, #0
 800877e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	e2cd      	b.n	8008d22 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a76      	ldr	r2, [pc, #472]	@ (8008964 <HAL_DMA_Abort+0x214>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d04a      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a74      	ldr	r2, [pc, #464]	@ (8008968 <HAL_DMA_Abort+0x218>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d045      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a73      	ldr	r2, [pc, #460]	@ (800896c <HAL_DMA_Abort+0x21c>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d040      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a71      	ldr	r2, [pc, #452]	@ (8008970 <HAL_DMA_Abort+0x220>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d03b      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a70      	ldr	r2, [pc, #448]	@ (8008974 <HAL_DMA_Abort+0x224>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d036      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a6e      	ldr	r2, [pc, #440]	@ (8008978 <HAL_DMA_Abort+0x228>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d031      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4a6d      	ldr	r2, [pc, #436]	@ (800897c <HAL_DMA_Abort+0x22c>)
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d02c      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a6b      	ldr	r2, [pc, #428]	@ (8008980 <HAL_DMA_Abort+0x230>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d027      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a6a      	ldr	r2, [pc, #424]	@ (8008984 <HAL_DMA_Abort+0x234>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d022      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a68      	ldr	r2, [pc, #416]	@ (8008988 <HAL_DMA_Abort+0x238>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d01d      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	4a67      	ldr	r2, [pc, #412]	@ (800898c <HAL_DMA_Abort+0x23c>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d018      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4a65      	ldr	r2, [pc, #404]	@ (8008990 <HAL_DMA_Abort+0x240>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d013      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4a64      	ldr	r2, [pc, #400]	@ (8008994 <HAL_DMA_Abort+0x244>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d00e      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a62      	ldr	r2, [pc, #392]	@ (8008998 <HAL_DMA_Abort+0x248>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d009      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4a61      	ldr	r2, [pc, #388]	@ (800899c <HAL_DMA_Abort+0x24c>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d004      	beq.n	8008826 <HAL_DMA_Abort+0xd6>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	4a5f      	ldr	r2, [pc, #380]	@ (80089a0 <HAL_DMA_Abort+0x250>)
 8008822:	4293      	cmp	r3, r2
 8008824:	d101      	bne.n	800882a <HAL_DMA_Abort+0xda>
 8008826:	2301      	movs	r3, #1
 8008828:	e000      	b.n	800882c <HAL_DMA_Abort+0xdc>
 800882a:	2300      	movs	r3, #0
 800882c:	2b00      	cmp	r3, #0
 800882e:	d013      	beq.n	8008858 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f022 021e 	bic.w	r2, r2, #30
 800883e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	695a      	ldr	r2, [r3, #20]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800884e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	617b      	str	r3, [r7, #20]
 8008856:	e00a      	b.n	800886e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f022 020e 	bic.w	r2, r2, #14
 8008866:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4a3c      	ldr	r2, [pc, #240]	@ (8008964 <HAL_DMA_Abort+0x214>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d072      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a3a      	ldr	r2, [pc, #232]	@ (8008968 <HAL_DMA_Abort+0x218>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d06d      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a39      	ldr	r2, [pc, #228]	@ (800896c <HAL_DMA_Abort+0x21c>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d068      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a37      	ldr	r2, [pc, #220]	@ (8008970 <HAL_DMA_Abort+0x220>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d063      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a36      	ldr	r2, [pc, #216]	@ (8008974 <HAL_DMA_Abort+0x224>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d05e      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a34      	ldr	r2, [pc, #208]	@ (8008978 <HAL_DMA_Abort+0x228>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d059      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a33      	ldr	r2, [pc, #204]	@ (800897c <HAL_DMA_Abort+0x22c>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d054      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a31      	ldr	r2, [pc, #196]	@ (8008980 <HAL_DMA_Abort+0x230>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d04f      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a30      	ldr	r2, [pc, #192]	@ (8008984 <HAL_DMA_Abort+0x234>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d04a      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a2e      	ldr	r2, [pc, #184]	@ (8008988 <HAL_DMA_Abort+0x238>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d045      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a2d      	ldr	r2, [pc, #180]	@ (800898c <HAL_DMA_Abort+0x23c>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d040      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a2b      	ldr	r2, [pc, #172]	@ (8008990 <HAL_DMA_Abort+0x240>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d03b      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a2a      	ldr	r2, [pc, #168]	@ (8008994 <HAL_DMA_Abort+0x244>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d036      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a28      	ldr	r2, [pc, #160]	@ (8008998 <HAL_DMA_Abort+0x248>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d031      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a27      	ldr	r2, [pc, #156]	@ (800899c <HAL_DMA_Abort+0x24c>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d02c      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a25      	ldr	r2, [pc, #148]	@ (80089a0 <HAL_DMA_Abort+0x250>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d027      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a24      	ldr	r2, [pc, #144]	@ (80089a4 <HAL_DMA_Abort+0x254>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d022      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a22      	ldr	r2, [pc, #136]	@ (80089a8 <HAL_DMA_Abort+0x258>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d01d      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a21      	ldr	r2, [pc, #132]	@ (80089ac <HAL_DMA_Abort+0x25c>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d018      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a1f      	ldr	r2, [pc, #124]	@ (80089b0 <HAL_DMA_Abort+0x260>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d013      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a1e      	ldr	r2, [pc, #120]	@ (80089b4 <HAL_DMA_Abort+0x264>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d00e      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a1c      	ldr	r2, [pc, #112]	@ (80089b8 <HAL_DMA_Abort+0x268>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d009      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4a1b      	ldr	r2, [pc, #108]	@ (80089bc <HAL_DMA_Abort+0x26c>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d004      	beq.n	800895e <HAL_DMA_Abort+0x20e>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a19      	ldr	r2, [pc, #100]	@ (80089c0 <HAL_DMA_Abort+0x270>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d132      	bne.n	80089c4 <HAL_DMA_Abort+0x274>
 800895e:	2301      	movs	r3, #1
 8008960:	e031      	b.n	80089c6 <HAL_DMA_Abort+0x276>
 8008962:	bf00      	nop
 8008964:	40020010 	.word	0x40020010
 8008968:	40020028 	.word	0x40020028
 800896c:	40020040 	.word	0x40020040
 8008970:	40020058 	.word	0x40020058
 8008974:	40020070 	.word	0x40020070
 8008978:	40020088 	.word	0x40020088
 800897c:	400200a0 	.word	0x400200a0
 8008980:	400200b8 	.word	0x400200b8
 8008984:	40020410 	.word	0x40020410
 8008988:	40020428 	.word	0x40020428
 800898c:	40020440 	.word	0x40020440
 8008990:	40020458 	.word	0x40020458
 8008994:	40020470 	.word	0x40020470
 8008998:	40020488 	.word	0x40020488
 800899c:	400204a0 	.word	0x400204a0
 80089a0:	400204b8 	.word	0x400204b8
 80089a4:	58025408 	.word	0x58025408
 80089a8:	5802541c 	.word	0x5802541c
 80089ac:	58025430 	.word	0x58025430
 80089b0:	58025444 	.word	0x58025444
 80089b4:	58025458 	.word	0x58025458
 80089b8:	5802546c 	.word	0x5802546c
 80089bc:	58025480 	.word	0x58025480
 80089c0:	58025494 	.word	0x58025494
 80089c4:	2300      	movs	r3, #0
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d007      	beq.n	80089da <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089ce:	681a      	ldr	r2, [r3, #0]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a6d      	ldr	r2, [pc, #436]	@ (8008b94 <HAL_DMA_Abort+0x444>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d04a      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a6b      	ldr	r2, [pc, #428]	@ (8008b98 <HAL_DMA_Abort+0x448>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d045      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a6a      	ldr	r2, [pc, #424]	@ (8008b9c <HAL_DMA_Abort+0x44c>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d040      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a68      	ldr	r2, [pc, #416]	@ (8008ba0 <HAL_DMA_Abort+0x450>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d03b      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a67      	ldr	r2, [pc, #412]	@ (8008ba4 <HAL_DMA_Abort+0x454>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d036      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a65      	ldr	r2, [pc, #404]	@ (8008ba8 <HAL_DMA_Abort+0x458>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d031      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a64      	ldr	r2, [pc, #400]	@ (8008bac <HAL_DMA_Abort+0x45c>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d02c      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a62      	ldr	r2, [pc, #392]	@ (8008bb0 <HAL_DMA_Abort+0x460>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d027      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a61      	ldr	r2, [pc, #388]	@ (8008bb4 <HAL_DMA_Abort+0x464>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d022      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a5f      	ldr	r2, [pc, #380]	@ (8008bb8 <HAL_DMA_Abort+0x468>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d01d      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a5e      	ldr	r2, [pc, #376]	@ (8008bbc <HAL_DMA_Abort+0x46c>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d018      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a5c      	ldr	r2, [pc, #368]	@ (8008bc0 <HAL_DMA_Abort+0x470>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d013      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a5b      	ldr	r2, [pc, #364]	@ (8008bc4 <HAL_DMA_Abort+0x474>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d00e      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a59      	ldr	r2, [pc, #356]	@ (8008bc8 <HAL_DMA_Abort+0x478>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d009      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a58      	ldr	r2, [pc, #352]	@ (8008bcc <HAL_DMA_Abort+0x47c>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d004      	beq.n	8008a7a <HAL_DMA_Abort+0x32a>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a56      	ldr	r2, [pc, #344]	@ (8008bd0 <HAL_DMA_Abort+0x480>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d108      	bne.n	8008a8c <HAL_DMA_Abort+0x33c>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f022 0201 	bic.w	r2, r2, #1
 8008a88:	601a      	str	r2, [r3, #0]
 8008a8a:	e007      	b.n	8008a9c <HAL_DMA_Abort+0x34c>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f022 0201 	bic.w	r2, r2, #1
 8008a9a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008a9c:	e013      	b.n	8008ac6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008a9e:	f7fd fa1f 	bl	8005ee0 <HAL_GetTick>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	1ad3      	subs	r3, r2, r3
 8008aa8:	2b05      	cmp	r3, #5
 8008aaa:	d90c      	bls.n	8008ac6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2220      	movs	r2, #32
 8008ab0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2203      	movs	r2, #3
 8008ab6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	e12d      	b.n	8008d22 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d1e5      	bne.n	8008a9e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a2f      	ldr	r2, [pc, #188]	@ (8008b94 <HAL_DMA_Abort+0x444>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d04a      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a2d      	ldr	r2, [pc, #180]	@ (8008b98 <HAL_DMA_Abort+0x448>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d045      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a2c      	ldr	r2, [pc, #176]	@ (8008b9c <HAL_DMA_Abort+0x44c>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d040      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a2a      	ldr	r2, [pc, #168]	@ (8008ba0 <HAL_DMA_Abort+0x450>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d03b      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4a29      	ldr	r2, [pc, #164]	@ (8008ba4 <HAL_DMA_Abort+0x454>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d036      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	4a27      	ldr	r2, [pc, #156]	@ (8008ba8 <HAL_DMA_Abort+0x458>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d031      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4a26      	ldr	r2, [pc, #152]	@ (8008bac <HAL_DMA_Abort+0x45c>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d02c      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a24      	ldr	r2, [pc, #144]	@ (8008bb0 <HAL_DMA_Abort+0x460>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d027      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4a23      	ldr	r2, [pc, #140]	@ (8008bb4 <HAL_DMA_Abort+0x464>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d022      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a21      	ldr	r2, [pc, #132]	@ (8008bb8 <HAL_DMA_Abort+0x468>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d01d      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a20      	ldr	r2, [pc, #128]	@ (8008bbc <HAL_DMA_Abort+0x46c>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d018      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a1e      	ldr	r2, [pc, #120]	@ (8008bc0 <HAL_DMA_Abort+0x470>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d013      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a1d      	ldr	r2, [pc, #116]	@ (8008bc4 <HAL_DMA_Abort+0x474>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d00e      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a1b      	ldr	r2, [pc, #108]	@ (8008bc8 <HAL_DMA_Abort+0x478>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d009      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a1a      	ldr	r2, [pc, #104]	@ (8008bcc <HAL_DMA_Abort+0x47c>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d004      	beq.n	8008b72 <HAL_DMA_Abort+0x422>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a18      	ldr	r2, [pc, #96]	@ (8008bd0 <HAL_DMA_Abort+0x480>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d101      	bne.n	8008b76 <HAL_DMA_Abort+0x426>
 8008b72:	2301      	movs	r3, #1
 8008b74:	e000      	b.n	8008b78 <HAL_DMA_Abort+0x428>
 8008b76:	2300      	movs	r3, #0
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d02b      	beq.n	8008bd4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b80:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b86:	f003 031f 	and.w	r3, r3, #31
 8008b8a:	223f      	movs	r2, #63	@ 0x3f
 8008b8c:	409a      	lsls	r2, r3
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	609a      	str	r2, [r3, #8]
 8008b92:	e02a      	b.n	8008bea <HAL_DMA_Abort+0x49a>
 8008b94:	40020010 	.word	0x40020010
 8008b98:	40020028 	.word	0x40020028
 8008b9c:	40020040 	.word	0x40020040
 8008ba0:	40020058 	.word	0x40020058
 8008ba4:	40020070 	.word	0x40020070
 8008ba8:	40020088 	.word	0x40020088
 8008bac:	400200a0 	.word	0x400200a0
 8008bb0:	400200b8 	.word	0x400200b8
 8008bb4:	40020410 	.word	0x40020410
 8008bb8:	40020428 	.word	0x40020428
 8008bbc:	40020440 	.word	0x40020440
 8008bc0:	40020458 	.word	0x40020458
 8008bc4:	40020470 	.word	0x40020470
 8008bc8:	40020488 	.word	0x40020488
 8008bcc:	400204a0 	.word	0x400204a0
 8008bd0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008bd8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bde:	f003 031f 	and.w	r3, r3, #31
 8008be2:	2201      	movs	r2, #1
 8008be4:	409a      	lsls	r2, r3
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a4f      	ldr	r2, [pc, #316]	@ (8008d2c <HAL_DMA_Abort+0x5dc>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d072      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	4a4d      	ldr	r2, [pc, #308]	@ (8008d30 <HAL_DMA_Abort+0x5e0>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d06d      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a4c      	ldr	r2, [pc, #304]	@ (8008d34 <HAL_DMA_Abort+0x5e4>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d068      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a4a      	ldr	r2, [pc, #296]	@ (8008d38 <HAL_DMA_Abort+0x5e8>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d063      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a49      	ldr	r2, [pc, #292]	@ (8008d3c <HAL_DMA_Abort+0x5ec>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d05e      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a47      	ldr	r2, [pc, #284]	@ (8008d40 <HAL_DMA_Abort+0x5f0>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d059      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a46      	ldr	r2, [pc, #280]	@ (8008d44 <HAL_DMA_Abort+0x5f4>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d054      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a44      	ldr	r2, [pc, #272]	@ (8008d48 <HAL_DMA_Abort+0x5f8>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d04f      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a43      	ldr	r2, [pc, #268]	@ (8008d4c <HAL_DMA_Abort+0x5fc>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d04a      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a41      	ldr	r2, [pc, #260]	@ (8008d50 <HAL_DMA_Abort+0x600>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d045      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4a40      	ldr	r2, [pc, #256]	@ (8008d54 <HAL_DMA_Abort+0x604>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d040      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a3e      	ldr	r2, [pc, #248]	@ (8008d58 <HAL_DMA_Abort+0x608>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d03b      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4a3d      	ldr	r2, [pc, #244]	@ (8008d5c <HAL_DMA_Abort+0x60c>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d036      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a3b      	ldr	r2, [pc, #236]	@ (8008d60 <HAL_DMA_Abort+0x610>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d031      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a3a      	ldr	r2, [pc, #232]	@ (8008d64 <HAL_DMA_Abort+0x614>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d02c      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a38      	ldr	r2, [pc, #224]	@ (8008d68 <HAL_DMA_Abort+0x618>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d027      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4a37      	ldr	r2, [pc, #220]	@ (8008d6c <HAL_DMA_Abort+0x61c>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d022      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a35      	ldr	r2, [pc, #212]	@ (8008d70 <HAL_DMA_Abort+0x620>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d01d      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4a34      	ldr	r2, [pc, #208]	@ (8008d74 <HAL_DMA_Abort+0x624>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d018      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a32      	ldr	r2, [pc, #200]	@ (8008d78 <HAL_DMA_Abort+0x628>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d013      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a31      	ldr	r2, [pc, #196]	@ (8008d7c <HAL_DMA_Abort+0x62c>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d00e      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a2f      	ldr	r2, [pc, #188]	@ (8008d80 <HAL_DMA_Abort+0x630>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d009      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a2e      	ldr	r2, [pc, #184]	@ (8008d84 <HAL_DMA_Abort+0x634>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d004      	beq.n	8008cda <HAL_DMA_Abort+0x58a>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4a2c      	ldr	r2, [pc, #176]	@ (8008d88 <HAL_DMA_Abort+0x638>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d101      	bne.n	8008cde <HAL_DMA_Abort+0x58e>
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e000      	b.n	8008ce0 <HAL_DMA_Abort+0x590>
 8008cde:	2300      	movs	r3, #0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d015      	beq.n	8008d10 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008cec:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00c      	beq.n	8008d10 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008d04:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008d0e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2201      	movs	r2, #1
 8008d14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008d20:	2300      	movs	r3, #0
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3718      	adds	r7, #24
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	bf00      	nop
 8008d2c:	40020010 	.word	0x40020010
 8008d30:	40020028 	.word	0x40020028
 8008d34:	40020040 	.word	0x40020040
 8008d38:	40020058 	.word	0x40020058
 8008d3c:	40020070 	.word	0x40020070
 8008d40:	40020088 	.word	0x40020088
 8008d44:	400200a0 	.word	0x400200a0
 8008d48:	400200b8 	.word	0x400200b8
 8008d4c:	40020410 	.word	0x40020410
 8008d50:	40020428 	.word	0x40020428
 8008d54:	40020440 	.word	0x40020440
 8008d58:	40020458 	.word	0x40020458
 8008d5c:	40020470 	.word	0x40020470
 8008d60:	40020488 	.word	0x40020488
 8008d64:	400204a0 	.word	0x400204a0
 8008d68:	400204b8 	.word	0x400204b8
 8008d6c:	58025408 	.word	0x58025408
 8008d70:	5802541c 	.word	0x5802541c
 8008d74:	58025430 	.word	0x58025430
 8008d78:	58025444 	.word	0x58025444
 8008d7c:	58025458 	.word	0x58025458
 8008d80:	5802546c 	.word	0x5802546c
 8008d84:	58025480 	.word	0x58025480
 8008d88:	58025494 	.word	0x58025494

08008d8c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d101      	bne.n	8008d9e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e237      	b.n	800920e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	d004      	beq.n	8008db4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2280      	movs	r2, #128	@ 0x80
 8008dae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008db0:	2301      	movs	r3, #1
 8008db2:	e22c      	b.n	800920e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	4a5c      	ldr	r2, [pc, #368]	@ (8008f2c <HAL_DMA_Abort_IT+0x1a0>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d04a      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	4a5b      	ldr	r2, [pc, #364]	@ (8008f30 <HAL_DMA_Abort_IT+0x1a4>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d045      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a59      	ldr	r2, [pc, #356]	@ (8008f34 <HAL_DMA_Abort_IT+0x1a8>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d040      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	4a58      	ldr	r2, [pc, #352]	@ (8008f38 <HAL_DMA_Abort_IT+0x1ac>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d03b      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4a56      	ldr	r2, [pc, #344]	@ (8008f3c <HAL_DMA_Abort_IT+0x1b0>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d036      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a55      	ldr	r2, [pc, #340]	@ (8008f40 <HAL_DMA_Abort_IT+0x1b4>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d031      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4a53      	ldr	r2, [pc, #332]	@ (8008f44 <HAL_DMA_Abort_IT+0x1b8>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d02c      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4a52      	ldr	r2, [pc, #328]	@ (8008f48 <HAL_DMA_Abort_IT+0x1bc>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d027      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a50      	ldr	r2, [pc, #320]	@ (8008f4c <HAL_DMA_Abort_IT+0x1c0>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d022      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a4f      	ldr	r2, [pc, #316]	@ (8008f50 <HAL_DMA_Abort_IT+0x1c4>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d01d      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a4d      	ldr	r2, [pc, #308]	@ (8008f54 <HAL_DMA_Abort_IT+0x1c8>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d018      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a4c      	ldr	r2, [pc, #304]	@ (8008f58 <HAL_DMA_Abort_IT+0x1cc>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d013      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a4a      	ldr	r2, [pc, #296]	@ (8008f5c <HAL_DMA_Abort_IT+0x1d0>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d00e      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a49      	ldr	r2, [pc, #292]	@ (8008f60 <HAL_DMA_Abort_IT+0x1d4>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d009      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a47      	ldr	r2, [pc, #284]	@ (8008f64 <HAL_DMA_Abort_IT+0x1d8>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d004      	beq.n	8008e54 <HAL_DMA_Abort_IT+0xc8>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a46      	ldr	r2, [pc, #280]	@ (8008f68 <HAL_DMA_Abort_IT+0x1dc>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d101      	bne.n	8008e58 <HAL_DMA_Abort_IT+0xcc>
 8008e54:	2301      	movs	r3, #1
 8008e56:	e000      	b.n	8008e5a <HAL_DMA_Abort_IT+0xce>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	f000 8086 	beq.w	8008f6c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2204      	movs	r2, #4
 8008e64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a2f      	ldr	r2, [pc, #188]	@ (8008f2c <HAL_DMA_Abort_IT+0x1a0>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d04a      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a2e      	ldr	r2, [pc, #184]	@ (8008f30 <HAL_DMA_Abort_IT+0x1a4>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d045      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a2c      	ldr	r2, [pc, #176]	@ (8008f34 <HAL_DMA_Abort_IT+0x1a8>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d040      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a2b      	ldr	r2, [pc, #172]	@ (8008f38 <HAL_DMA_Abort_IT+0x1ac>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d03b      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a29      	ldr	r2, [pc, #164]	@ (8008f3c <HAL_DMA_Abort_IT+0x1b0>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d036      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a28      	ldr	r2, [pc, #160]	@ (8008f40 <HAL_DMA_Abort_IT+0x1b4>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d031      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a26      	ldr	r2, [pc, #152]	@ (8008f44 <HAL_DMA_Abort_IT+0x1b8>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d02c      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a25      	ldr	r2, [pc, #148]	@ (8008f48 <HAL_DMA_Abort_IT+0x1bc>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d027      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a23      	ldr	r2, [pc, #140]	@ (8008f4c <HAL_DMA_Abort_IT+0x1c0>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d022      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a22      	ldr	r2, [pc, #136]	@ (8008f50 <HAL_DMA_Abort_IT+0x1c4>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d01d      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a20      	ldr	r2, [pc, #128]	@ (8008f54 <HAL_DMA_Abort_IT+0x1c8>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d018      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a1f      	ldr	r2, [pc, #124]	@ (8008f58 <HAL_DMA_Abort_IT+0x1cc>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d013      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8008f5c <HAL_DMA_Abort_IT+0x1d0>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d00e      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a1c      	ldr	r2, [pc, #112]	@ (8008f60 <HAL_DMA_Abort_IT+0x1d4>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d009      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a1a      	ldr	r2, [pc, #104]	@ (8008f64 <HAL_DMA_Abort_IT+0x1d8>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d004      	beq.n	8008f08 <HAL_DMA_Abort_IT+0x17c>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a19      	ldr	r2, [pc, #100]	@ (8008f68 <HAL_DMA_Abort_IT+0x1dc>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d108      	bne.n	8008f1a <HAL_DMA_Abort_IT+0x18e>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f022 0201 	bic.w	r2, r2, #1
 8008f16:	601a      	str	r2, [r3, #0]
 8008f18:	e178      	b.n	800920c <HAL_DMA_Abort_IT+0x480>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	681a      	ldr	r2, [r3, #0]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f022 0201 	bic.w	r2, r2, #1
 8008f28:	601a      	str	r2, [r3, #0]
 8008f2a:	e16f      	b.n	800920c <HAL_DMA_Abort_IT+0x480>
 8008f2c:	40020010 	.word	0x40020010
 8008f30:	40020028 	.word	0x40020028
 8008f34:	40020040 	.word	0x40020040
 8008f38:	40020058 	.word	0x40020058
 8008f3c:	40020070 	.word	0x40020070
 8008f40:	40020088 	.word	0x40020088
 8008f44:	400200a0 	.word	0x400200a0
 8008f48:	400200b8 	.word	0x400200b8
 8008f4c:	40020410 	.word	0x40020410
 8008f50:	40020428 	.word	0x40020428
 8008f54:	40020440 	.word	0x40020440
 8008f58:	40020458 	.word	0x40020458
 8008f5c:	40020470 	.word	0x40020470
 8008f60:	40020488 	.word	0x40020488
 8008f64:	400204a0 	.word	0x400204a0
 8008f68:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f022 020e 	bic.w	r2, r2, #14
 8008f7a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4a6c      	ldr	r2, [pc, #432]	@ (8009134 <HAL_DMA_Abort_IT+0x3a8>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d04a      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4a6b      	ldr	r2, [pc, #428]	@ (8009138 <HAL_DMA_Abort_IT+0x3ac>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d045      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a69      	ldr	r2, [pc, #420]	@ (800913c <HAL_DMA_Abort_IT+0x3b0>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d040      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a68      	ldr	r2, [pc, #416]	@ (8009140 <HAL_DMA_Abort_IT+0x3b4>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d03b      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a66      	ldr	r2, [pc, #408]	@ (8009144 <HAL_DMA_Abort_IT+0x3b8>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d036      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a65      	ldr	r2, [pc, #404]	@ (8009148 <HAL_DMA_Abort_IT+0x3bc>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d031      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a63      	ldr	r2, [pc, #396]	@ (800914c <HAL_DMA_Abort_IT+0x3c0>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d02c      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a62      	ldr	r2, [pc, #392]	@ (8009150 <HAL_DMA_Abort_IT+0x3c4>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d027      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a60      	ldr	r2, [pc, #384]	@ (8009154 <HAL_DMA_Abort_IT+0x3c8>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d022      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a5f      	ldr	r2, [pc, #380]	@ (8009158 <HAL_DMA_Abort_IT+0x3cc>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d01d      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a5d      	ldr	r2, [pc, #372]	@ (800915c <HAL_DMA_Abort_IT+0x3d0>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d018      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a5c      	ldr	r2, [pc, #368]	@ (8009160 <HAL_DMA_Abort_IT+0x3d4>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d013      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a5a      	ldr	r2, [pc, #360]	@ (8009164 <HAL_DMA_Abort_IT+0x3d8>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d00e      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	4a59      	ldr	r2, [pc, #356]	@ (8009168 <HAL_DMA_Abort_IT+0x3dc>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d009      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a57      	ldr	r2, [pc, #348]	@ (800916c <HAL_DMA_Abort_IT+0x3e0>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d004      	beq.n	800901c <HAL_DMA_Abort_IT+0x290>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	4a56      	ldr	r2, [pc, #344]	@ (8009170 <HAL_DMA_Abort_IT+0x3e4>)
 8009018:	4293      	cmp	r3, r2
 800901a:	d108      	bne.n	800902e <HAL_DMA_Abort_IT+0x2a2>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f022 0201 	bic.w	r2, r2, #1
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	e007      	b.n	800903e <HAL_DMA_Abort_IT+0x2b2>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	681a      	ldr	r2, [r3, #0]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f022 0201 	bic.w	r2, r2, #1
 800903c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a3c      	ldr	r2, [pc, #240]	@ (8009134 <HAL_DMA_Abort_IT+0x3a8>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d072      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a3a      	ldr	r2, [pc, #232]	@ (8009138 <HAL_DMA_Abort_IT+0x3ac>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d06d      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a39      	ldr	r2, [pc, #228]	@ (800913c <HAL_DMA_Abort_IT+0x3b0>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d068      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a37      	ldr	r2, [pc, #220]	@ (8009140 <HAL_DMA_Abort_IT+0x3b4>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d063      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a36      	ldr	r2, [pc, #216]	@ (8009144 <HAL_DMA_Abort_IT+0x3b8>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d05e      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a34      	ldr	r2, [pc, #208]	@ (8009148 <HAL_DMA_Abort_IT+0x3bc>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d059      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a33      	ldr	r2, [pc, #204]	@ (800914c <HAL_DMA_Abort_IT+0x3c0>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d054      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a31      	ldr	r2, [pc, #196]	@ (8009150 <HAL_DMA_Abort_IT+0x3c4>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d04f      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4a30      	ldr	r2, [pc, #192]	@ (8009154 <HAL_DMA_Abort_IT+0x3c8>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d04a      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a2e      	ldr	r2, [pc, #184]	@ (8009158 <HAL_DMA_Abort_IT+0x3cc>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d045      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	4a2d      	ldr	r2, [pc, #180]	@ (800915c <HAL_DMA_Abort_IT+0x3d0>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d040      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	4a2b      	ldr	r2, [pc, #172]	@ (8009160 <HAL_DMA_Abort_IT+0x3d4>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d03b      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	4a2a      	ldr	r2, [pc, #168]	@ (8009164 <HAL_DMA_Abort_IT+0x3d8>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d036      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a28      	ldr	r2, [pc, #160]	@ (8009168 <HAL_DMA_Abort_IT+0x3dc>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d031      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4a27      	ldr	r2, [pc, #156]	@ (800916c <HAL_DMA_Abort_IT+0x3e0>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d02c      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4a25      	ldr	r2, [pc, #148]	@ (8009170 <HAL_DMA_Abort_IT+0x3e4>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d027      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a24      	ldr	r2, [pc, #144]	@ (8009174 <HAL_DMA_Abort_IT+0x3e8>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d022      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a22      	ldr	r2, [pc, #136]	@ (8009178 <HAL_DMA_Abort_IT+0x3ec>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d01d      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a21      	ldr	r2, [pc, #132]	@ (800917c <HAL_DMA_Abort_IT+0x3f0>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d018      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a1f      	ldr	r2, [pc, #124]	@ (8009180 <HAL_DMA_Abort_IT+0x3f4>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d013      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a1e      	ldr	r2, [pc, #120]	@ (8009184 <HAL_DMA_Abort_IT+0x3f8>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d00e      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a1c      	ldr	r2, [pc, #112]	@ (8009188 <HAL_DMA_Abort_IT+0x3fc>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d009      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	4a1b      	ldr	r2, [pc, #108]	@ (800918c <HAL_DMA_Abort_IT+0x400>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d004      	beq.n	800912e <HAL_DMA_Abort_IT+0x3a2>
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a19      	ldr	r2, [pc, #100]	@ (8009190 <HAL_DMA_Abort_IT+0x404>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d132      	bne.n	8009194 <HAL_DMA_Abort_IT+0x408>
 800912e:	2301      	movs	r3, #1
 8009130:	e031      	b.n	8009196 <HAL_DMA_Abort_IT+0x40a>
 8009132:	bf00      	nop
 8009134:	40020010 	.word	0x40020010
 8009138:	40020028 	.word	0x40020028
 800913c:	40020040 	.word	0x40020040
 8009140:	40020058 	.word	0x40020058
 8009144:	40020070 	.word	0x40020070
 8009148:	40020088 	.word	0x40020088
 800914c:	400200a0 	.word	0x400200a0
 8009150:	400200b8 	.word	0x400200b8
 8009154:	40020410 	.word	0x40020410
 8009158:	40020428 	.word	0x40020428
 800915c:	40020440 	.word	0x40020440
 8009160:	40020458 	.word	0x40020458
 8009164:	40020470 	.word	0x40020470
 8009168:	40020488 	.word	0x40020488
 800916c:	400204a0 	.word	0x400204a0
 8009170:	400204b8 	.word	0x400204b8
 8009174:	58025408 	.word	0x58025408
 8009178:	5802541c 	.word	0x5802541c
 800917c:	58025430 	.word	0x58025430
 8009180:	58025444 	.word	0x58025444
 8009184:	58025458 	.word	0x58025458
 8009188:	5802546c 	.word	0x5802546c
 800918c:	58025480 	.word	0x58025480
 8009190:	58025494 	.word	0x58025494
 8009194:	2300      	movs	r3, #0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d028      	beq.n	80091ec <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800919e:	681a      	ldr	r2, [r3, #0]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80091a8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ae:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091b4:	f003 031f 	and.w	r3, r3, #31
 80091b8:	2201      	movs	r2, #1
 80091ba:	409a      	lsls	r2, r3
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80091c8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00c      	beq.n	80091ec <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091d6:	681a      	ldr	r2, [r3, #0]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80091e0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091e6:	687a      	ldr	r2, [r7, #4]
 80091e8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80091ea:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009200:	2b00      	cmp	r3, #0
 8009202:	d003      	beq.n	800920c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800920c:	2300      	movs	r3, #0
}
 800920e:	4618      	mov	r0, r3
 8009210:	3710      	adds	r7, #16
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop

08009218 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b08a      	sub	sp, #40	@ 0x28
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009220:	2300      	movs	r3, #0
 8009222:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009224:	4b67      	ldr	r3, [pc, #412]	@ (80093c4 <HAL_DMA_IRQHandler+0x1ac>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a67      	ldr	r2, [pc, #412]	@ (80093c8 <HAL_DMA_IRQHandler+0x1b0>)
 800922a:	fba2 2303 	umull	r2, r3, r2, r3
 800922e:	0a9b      	lsrs	r3, r3, #10
 8009230:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009236:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800923c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800923e:	6a3b      	ldr	r3, [r7, #32]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a5f      	ldr	r2, [pc, #380]	@ (80093cc <HAL_DMA_IRQHandler+0x1b4>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d04a      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a5d      	ldr	r2, [pc, #372]	@ (80093d0 <HAL_DMA_IRQHandler+0x1b8>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d045      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a5c      	ldr	r2, [pc, #368]	@ (80093d4 <HAL_DMA_IRQHandler+0x1bc>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d040      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a5a      	ldr	r2, [pc, #360]	@ (80093d8 <HAL_DMA_IRQHandler+0x1c0>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d03b      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a59      	ldr	r2, [pc, #356]	@ (80093dc <HAL_DMA_IRQHandler+0x1c4>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d036      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a57      	ldr	r2, [pc, #348]	@ (80093e0 <HAL_DMA_IRQHandler+0x1c8>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d031      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a56      	ldr	r2, [pc, #344]	@ (80093e4 <HAL_DMA_IRQHandler+0x1cc>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d02c      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a54      	ldr	r2, [pc, #336]	@ (80093e8 <HAL_DMA_IRQHandler+0x1d0>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d027      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a53      	ldr	r2, [pc, #332]	@ (80093ec <HAL_DMA_IRQHandler+0x1d4>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d022      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a51      	ldr	r2, [pc, #324]	@ (80093f0 <HAL_DMA_IRQHandler+0x1d8>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d01d      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a50      	ldr	r2, [pc, #320]	@ (80093f4 <HAL_DMA_IRQHandler+0x1dc>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d018      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a4e      	ldr	r2, [pc, #312]	@ (80093f8 <HAL_DMA_IRQHandler+0x1e0>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d013      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a4d      	ldr	r2, [pc, #308]	@ (80093fc <HAL_DMA_IRQHandler+0x1e4>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d00e      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a4b      	ldr	r2, [pc, #300]	@ (8009400 <HAL_DMA_IRQHandler+0x1e8>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d009      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a4a      	ldr	r2, [pc, #296]	@ (8009404 <HAL_DMA_IRQHandler+0x1ec>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d004      	beq.n	80092ea <HAL_DMA_IRQHandler+0xd2>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a48      	ldr	r2, [pc, #288]	@ (8009408 <HAL_DMA_IRQHandler+0x1f0>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d101      	bne.n	80092ee <HAL_DMA_IRQHandler+0xd6>
 80092ea:	2301      	movs	r3, #1
 80092ec:	e000      	b.n	80092f0 <HAL_DMA_IRQHandler+0xd8>
 80092ee:	2300      	movs	r3, #0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f000 842b 	beq.w	8009b4c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092fa:	f003 031f 	and.w	r3, r3, #31
 80092fe:	2208      	movs	r2, #8
 8009300:	409a      	lsls	r2, r3
 8009302:	69bb      	ldr	r3, [r7, #24]
 8009304:	4013      	ands	r3, r2
 8009306:	2b00      	cmp	r3, #0
 8009308:	f000 80a2 	beq.w	8009450 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4a2e      	ldr	r2, [pc, #184]	@ (80093cc <HAL_DMA_IRQHandler+0x1b4>)
 8009312:	4293      	cmp	r3, r2
 8009314:	d04a      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	4a2d      	ldr	r2, [pc, #180]	@ (80093d0 <HAL_DMA_IRQHandler+0x1b8>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d045      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a2b      	ldr	r2, [pc, #172]	@ (80093d4 <HAL_DMA_IRQHandler+0x1bc>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d040      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	4a2a      	ldr	r2, [pc, #168]	@ (80093d8 <HAL_DMA_IRQHandler+0x1c0>)
 8009330:	4293      	cmp	r3, r2
 8009332:	d03b      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4a28      	ldr	r2, [pc, #160]	@ (80093dc <HAL_DMA_IRQHandler+0x1c4>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d036      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a27      	ldr	r2, [pc, #156]	@ (80093e0 <HAL_DMA_IRQHandler+0x1c8>)
 8009344:	4293      	cmp	r3, r2
 8009346:	d031      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	4a25      	ldr	r2, [pc, #148]	@ (80093e4 <HAL_DMA_IRQHandler+0x1cc>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d02c      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4a24      	ldr	r2, [pc, #144]	@ (80093e8 <HAL_DMA_IRQHandler+0x1d0>)
 8009358:	4293      	cmp	r3, r2
 800935a:	d027      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	4a22      	ldr	r2, [pc, #136]	@ (80093ec <HAL_DMA_IRQHandler+0x1d4>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d022      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	4a21      	ldr	r2, [pc, #132]	@ (80093f0 <HAL_DMA_IRQHandler+0x1d8>)
 800936c:	4293      	cmp	r3, r2
 800936e:	d01d      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a1f      	ldr	r2, [pc, #124]	@ (80093f4 <HAL_DMA_IRQHandler+0x1dc>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d018      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	4a1e      	ldr	r2, [pc, #120]	@ (80093f8 <HAL_DMA_IRQHandler+0x1e0>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d013      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	4a1c      	ldr	r2, [pc, #112]	@ (80093fc <HAL_DMA_IRQHandler+0x1e4>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d00e      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	4a1b      	ldr	r2, [pc, #108]	@ (8009400 <HAL_DMA_IRQHandler+0x1e8>)
 8009394:	4293      	cmp	r3, r2
 8009396:	d009      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4a19      	ldr	r2, [pc, #100]	@ (8009404 <HAL_DMA_IRQHandler+0x1ec>)
 800939e:	4293      	cmp	r3, r2
 80093a0:	d004      	beq.n	80093ac <HAL_DMA_IRQHandler+0x194>
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4a18      	ldr	r2, [pc, #96]	@ (8009408 <HAL_DMA_IRQHandler+0x1f0>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d12f      	bne.n	800940c <HAL_DMA_IRQHandler+0x1f4>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f003 0304 	and.w	r3, r3, #4
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	bf14      	ite	ne
 80093ba:	2301      	movne	r3, #1
 80093bc:	2300      	moveq	r3, #0
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	e02e      	b.n	8009420 <HAL_DMA_IRQHandler+0x208>
 80093c2:	bf00      	nop
 80093c4:	24000028 	.word	0x24000028
 80093c8:	1b4e81b5 	.word	0x1b4e81b5
 80093cc:	40020010 	.word	0x40020010
 80093d0:	40020028 	.word	0x40020028
 80093d4:	40020040 	.word	0x40020040
 80093d8:	40020058 	.word	0x40020058
 80093dc:	40020070 	.word	0x40020070
 80093e0:	40020088 	.word	0x40020088
 80093e4:	400200a0 	.word	0x400200a0
 80093e8:	400200b8 	.word	0x400200b8
 80093ec:	40020410 	.word	0x40020410
 80093f0:	40020428 	.word	0x40020428
 80093f4:	40020440 	.word	0x40020440
 80093f8:	40020458 	.word	0x40020458
 80093fc:	40020470 	.word	0x40020470
 8009400:	40020488 	.word	0x40020488
 8009404:	400204a0 	.word	0x400204a0
 8009408:	400204b8 	.word	0x400204b8
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f003 0308 	and.w	r3, r3, #8
 8009416:	2b00      	cmp	r3, #0
 8009418:	bf14      	ite	ne
 800941a:	2301      	movne	r3, #1
 800941c:	2300      	moveq	r3, #0
 800941e:	b2db      	uxtb	r3, r3
 8009420:	2b00      	cmp	r3, #0
 8009422:	d015      	beq.n	8009450 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	681a      	ldr	r2, [r3, #0]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f022 0204 	bic.w	r2, r2, #4
 8009432:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009438:	f003 031f 	and.w	r3, r3, #31
 800943c:	2208      	movs	r2, #8
 800943e:	409a      	lsls	r2, r3
 8009440:	6a3b      	ldr	r3, [r7, #32]
 8009442:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009448:	f043 0201 	orr.w	r2, r3, #1
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009454:	f003 031f 	and.w	r3, r3, #31
 8009458:	69ba      	ldr	r2, [r7, #24]
 800945a:	fa22 f303 	lsr.w	r3, r2, r3
 800945e:	f003 0301 	and.w	r3, r3, #1
 8009462:	2b00      	cmp	r3, #0
 8009464:	d06e      	beq.n	8009544 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4a69      	ldr	r2, [pc, #420]	@ (8009610 <HAL_DMA_IRQHandler+0x3f8>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d04a      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	4a67      	ldr	r2, [pc, #412]	@ (8009614 <HAL_DMA_IRQHandler+0x3fc>)
 8009476:	4293      	cmp	r3, r2
 8009478:	d045      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4a66      	ldr	r2, [pc, #408]	@ (8009618 <HAL_DMA_IRQHandler+0x400>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d040      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4a64      	ldr	r2, [pc, #400]	@ (800961c <HAL_DMA_IRQHandler+0x404>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d03b      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4a63      	ldr	r2, [pc, #396]	@ (8009620 <HAL_DMA_IRQHandler+0x408>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d036      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a61      	ldr	r2, [pc, #388]	@ (8009624 <HAL_DMA_IRQHandler+0x40c>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d031      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	4a60      	ldr	r2, [pc, #384]	@ (8009628 <HAL_DMA_IRQHandler+0x410>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d02c      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4a5e      	ldr	r2, [pc, #376]	@ (800962c <HAL_DMA_IRQHandler+0x414>)
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d027      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	4a5d      	ldr	r2, [pc, #372]	@ (8009630 <HAL_DMA_IRQHandler+0x418>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d022      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a5b      	ldr	r2, [pc, #364]	@ (8009634 <HAL_DMA_IRQHandler+0x41c>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d01d      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4a5a      	ldr	r2, [pc, #360]	@ (8009638 <HAL_DMA_IRQHandler+0x420>)
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d018      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4a58      	ldr	r2, [pc, #352]	@ (800963c <HAL_DMA_IRQHandler+0x424>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d013      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	4a57      	ldr	r2, [pc, #348]	@ (8009640 <HAL_DMA_IRQHandler+0x428>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d00e      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	4a55      	ldr	r2, [pc, #340]	@ (8009644 <HAL_DMA_IRQHandler+0x42c>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d009      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a54      	ldr	r2, [pc, #336]	@ (8009648 <HAL_DMA_IRQHandler+0x430>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d004      	beq.n	8009506 <HAL_DMA_IRQHandler+0x2ee>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	4a52      	ldr	r2, [pc, #328]	@ (800964c <HAL_DMA_IRQHandler+0x434>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d10a      	bne.n	800951c <HAL_DMA_IRQHandler+0x304>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	695b      	ldr	r3, [r3, #20]
 800950c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009510:	2b00      	cmp	r3, #0
 8009512:	bf14      	ite	ne
 8009514:	2301      	movne	r3, #1
 8009516:	2300      	moveq	r3, #0
 8009518:	b2db      	uxtb	r3, r3
 800951a:	e003      	b.n	8009524 <HAL_DMA_IRQHandler+0x30c>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	2300      	movs	r3, #0
 8009524:	2b00      	cmp	r3, #0
 8009526:	d00d      	beq.n	8009544 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800952c:	f003 031f 	and.w	r3, r3, #31
 8009530:	2201      	movs	r2, #1
 8009532:	409a      	lsls	r2, r3
 8009534:	6a3b      	ldr	r3, [r7, #32]
 8009536:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800953c:	f043 0202 	orr.w	r2, r3, #2
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009548:	f003 031f 	and.w	r3, r3, #31
 800954c:	2204      	movs	r2, #4
 800954e:	409a      	lsls	r2, r3
 8009550:	69bb      	ldr	r3, [r7, #24]
 8009552:	4013      	ands	r3, r2
 8009554:	2b00      	cmp	r3, #0
 8009556:	f000 808f 	beq.w	8009678 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a2c      	ldr	r2, [pc, #176]	@ (8009610 <HAL_DMA_IRQHandler+0x3f8>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d04a      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a2a      	ldr	r2, [pc, #168]	@ (8009614 <HAL_DMA_IRQHandler+0x3fc>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d045      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a29      	ldr	r2, [pc, #164]	@ (8009618 <HAL_DMA_IRQHandler+0x400>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d040      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4a27      	ldr	r2, [pc, #156]	@ (800961c <HAL_DMA_IRQHandler+0x404>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d03b      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a26      	ldr	r2, [pc, #152]	@ (8009620 <HAL_DMA_IRQHandler+0x408>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d036      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a24      	ldr	r2, [pc, #144]	@ (8009624 <HAL_DMA_IRQHandler+0x40c>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d031      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a23      	ldr	r2, [pc, #140]	@ (8009628 <HAL_DMA_IRQHandler+0x410>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d02c      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a21      	ldr	r2, [pc, #132]	@ (800962c <HAL_DMA_IRQHandler+0x414>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d027      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4a20      	ldr	r2, [pc, #128]	@ (8009630 <HAL_DMA_IRQHandler+0x418>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d022      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a1e      	ldr	r2, [pc, #120]	@ (8009634 <HAL_DMA_IRQHandler+0x41c>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d01d      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	4a1d      	ldr	r2, [pc, #116]	@ (8009638 <HAL_DMA_IRQHandler+0x420>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d018      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a1b      	ldr	r2, [pc, #108]	@ (800963c <HAL_DMA_IRQHandler+0x424>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d013      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a1a      	ldr	r2, [pc, #104]	@ (8009640 <HAL_DMA_IRQHandler+0x428>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d00e      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a18      	ldr	r2, [pc, #96]	@ (8009644 <HAL_DMA_IRQHandler+0x42c>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d009      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a17      	ldr	r2, [pc, #92]	@ (8009648 <HAL_DMA_IRQHandler+0x430>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d004      	beq.n	80095fa <HAL_DMA_IRQHandler+0x3e2>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a15      	ldr	r2, [pc, #84]	@ (800964c <HAL_DMA_IRQHandler+0x434>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d12a      	bne.n	8009650 <HAL_DMA_IRQHandler+0x438>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f003 0302 	and.w	r3, r3, #2
 8009604:	2b00      	cmp	r3, #0
 8009606:	bf14      	ite	ne
 8009608:	2301      	movne	r3, #1
 800960a:	2300      	moveq	r3, #0
 800960c:	b2db      	uxtb	r3, r3
 800960e:	e023      	b.n	8009658 <HAL_DMA_IRQHandler+0x440>
 8009610:	40020010 	.word	0x40020010
 8009614:	40020028 	.word	0x40020028
 8009618:	40020040 	.word	0x40020040
 800961c:	40020058 	.word	0x40020058
 8009620:	40020070 	.word	0x40020070
 8009624:	40020088 	.word	0x40020088
 8009628:	400200a0 	.word	0x400200a0
 800962c:	400200b8 	.word	0x400200b8
 8009630:	40020410 	.word	0x40020410
 8009634:	40020428 	.word	0x40020428
 8009638:	40020440 	.word	0x40020440
 800963c:	40020458 	.word	0x40020458
 8009640:	40020470 	.word	0x40020470
 8009644:	40020488 	.word	0x40020488
 8009648:	400204a0 	.word	0x400204a0
 800964c:	400204b8 	.word	0x400204b8
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	2300      	movs	r3, #0
 8009658:	2b00      	cmp	r3, #0
 800965a:	d00d      	beq.n	8009678 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009660:	f003 031f 	and.w	r3, r3, #31
 8009664:	2204      	movs	r2, #4
 8009666:	409a      	lsls	r2, r3
 8009668:	6a3b      	ldr	r3, [r7, #32]
 800966a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009670:	f043 0204 	orr.w	r2, r3, #4
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800967c:	f003 031f 	and.w	r3, r3, #31
 8009680:	2210      	movs	r2, #16
 8009682:	409a      	lsls	r2, r3
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	4013      	ands	r3, r2
 8009688:	2b00      	cmp	r3, #0
 800968a:	f000 80a6 	beq.w	80097da <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4a85      	ldr	r2, [pc, #532]	@ (80098a8 <HAL_DMA_IRQHandler+0x690>)
 8009694:	4293      	cmp	r3, r2
 8009696:	d04a      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4a83      	ldr	r2, [pc, #524]	@ (80098ac <HAL_DMA_IRQHandler+0x694>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d045      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4a82      	ldr	r2, [pc, #520]	@ (80098b0 <HAL_DMA_IRQHandler+0x698>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d040      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	4a80      	ldr	r2, [pc, #512]	@ (80098b4 <HAL_DMA_IRQHandler+0x69c>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d03b      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4a7f      	ldr	r2, [pc, #508]	@ (80098b8 <HAL_DMA_IRQHandler+0x6a0>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d036      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4a7d      	ldr	r2, [pc, #500]	@ (80098bc <HAL_DMA_IRQHandler+0x6a4>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d031      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	4a7c      	ldr	r2, [pc, #496]	@ (80098c0 <HAL_DMA_IRQHandler+0x6a8>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d02c      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4a7a      	ldr	r2, [pc, #488]	@ (80098c4 <HAL_DMA_IRQHandler+0x6ac>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d027      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a79      	ldr	r2, [pc, #484]	@ (80098c8 <HAL_DMA_IRQHandler+0x6b0>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d022      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a77      	ldr	r2, [pc, #476]	@ (80098cc <HAL_DMA_IRQHandler+0x6b4>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d01d      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a76      	ldr	r2, [pc, #472]	@ (80098d0 <HAL_DMA_IRQHandler+0x6b8>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d018      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a74      	ldr	r2, [pc, #464]	@ (80098d4 <HAL_DMA_IRQHandler+0x6bc>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d013      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a73      	ldr	r2, [pc, #460]	@ (80098d8 <HAL_DMA_IRQHandler+0x6c0>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d00e      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a71      	ldr	r2, [pc, #452]	@ (80098dc <HAL_DMA_IRQHandler+0x6c4>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d009      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a70      	ldr	r2, [pc, #448]	@ (80098e0 <HAL_DMA_IRQHandler+0x6c8>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d004      	beq.n	800972e <HAL_DMA_IRQHandler+0x516>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a6e      	ldr	r2, [pc, #440]	@ (80098e4 <HAL_DMA_IRQHandler+0x6cc>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d10a      	bne.n	8009744 <HAL_DMA_IRQHandler+0x52c>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f003 0308 	and.w	r3, r3, #8
 8009738:	2b00      	cmp	r3, #0
 800973a:	bf14      	ite	ne
 800973c:	2301      	movne	r3, #1
 800973e:	2300      	moveq	r3, #0
 8009740:	b2db      	uxtb	r3, r3
 8009742:	e009      	b.n	8009758 <HAL_DMA_IRQHandler+0x540>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f003 0304 	and.w	r3, r3, #4
 800974e:	2b00      	cmp	r3, #0
 8009750:	bf14      	ite	ne
 8009752:	2301      	movne	r3, #1
 8009754:	2300      	moveq	r3, #0
 8009756:	b2db      	uxtb	r3, r3
 8009758:	2b00      	cmp	r3, #0
 800975a:	d03e      	beq.n	80097da <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009760:	f003 031f 	and.w	r3, r3, #31
 8009764:	2210      	movs	r2, #16
 8009766:	409a      	lsls	r2, r3
 8009768:	6a3b      	ldr	r3, [r7, #32]
 800976a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009776:	2b00      	cmp	r3, #0
 8009778:	d018      	beq.n	80097ac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009784:	2b00      	cmp	r3, #0
 8009786:	d108      	bne.n	800979a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800978c:	2b00      	cmp	r3, #0
 800978e:	d024      	beq.n	80097da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	4798      	blx	r3
 8009798:	e01f      	b.n	80097da <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d01b      	beq.n	80097da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	4798      	blx	r3
 80097aa:	e016      	b.n	80097da <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d107      	bne.n	80097ca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	681a      	ldr	r2, [r3, #0]
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f022 0208 	bic.w	r2, r2, #8
 80097c8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d003      	beq.n	80097da <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097de:	f003 031f 	and.w	r3, r3, #31
 80097e2:	2220      	movs	r2, #32
 80097e4:	409a      	lsls	r2, r3
 80097e6:	69bb      	ldr	r3, [r7, #24]
 80097e8:	4013      	ands	r3, r2
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	f000 8110 	beq.w	8009a10 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a2c      	ldr	r2, [pc, #176]	@ (80098a8 <HAL_DMA_IRQHandler+0x690>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d04a      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	4a2b      	ldr	r2, [pc, #172]	@ (80098ac <HAL_DMA_IRQHandler+0x694>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d045      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a29      	ldr	r2, [pc, #164]	@ (80098b0 <HAL_DMA_IRQHandler+0x698>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d040      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	4a28      	ldr	r2, [pc, #160]	@ (80098b4 <HAL_DMA_IRQHandler+0x69c>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d03b      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a26      	ldr	r2, [pc, #152]	@ (80098b8 <HAL_DMA_IRQHandler+0x6a0>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d036      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	4a25      	ldr	r2, [pc, #148]	@ (80098bc <HAL_DMA_IRQHandler+0x6a4>)
 8009828:	4293      	cmp	r3, r2
 800982a:	d031      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	4a23      	ldr	r2, [pc, #140]	@ (80098c0 <HAL_DMA_IRQHandler+0x6a8>)
 8009832:	4293      	cmp	r3, r2
 8009834:	d02c      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	4a22      	ldr	r2, [pc, #136]	@ (80098c4 <HAL_DMA_IRQHandler+0x6ac>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d027      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4a20      	ldr	r2, [pc, #128]	@ (80098c8 <HAL_DMA_IRQHandler+0x6b0>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d022      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4a1f      	ldr	r2, [pc, #124]	@ (80098cc <HAL_DMA_IRQHandler+0x6b4>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d01d      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a1d      	ldr	r2, [pc, #116]	@ (80098d0 <HAL_DMA_IRQHandler+0x6b8>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d018      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	4a1c      	ldr	r2, [pc, #112]	@ (80098d4 <HAL_DMA_IRQHandler+0x6bc>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d013      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	4a1a      	ldr	r2, [pc, #104]	@ (80098d8 <HAL_DMA_IRQHandler+0x6c0>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d00e      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4a19      	ldr	r2, [pc, #100]	@ (80098dc <HAL_DMA_IRQHandler+0x6c4>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d009      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a17      	ldr	r2, [pc, #92]	@ (80098e0 <HAL_DMA_IRQHandler+0x6c8>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d004      	beq.n	8009890 <HAL_DMA_IRQHandler+0x678>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a16      	ldr	r2, [pc, #88]	@ (80098e4 <HAL_DMA_IRQHandler+0x6cc>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d12b      	bne.n	80098e8 <HAL_DMA_IRQHandler+0x6d0>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f003 0310 	and.w	r3, r3, #16
 800989a:	2b00      	cmp	r3, #0
 800989c:	bf14      	ite	ne
 800989e:	2301      	movne	r3, #1
 80098a0:	2300      	moveq	r3, #0
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	e02a      	b.n	80098fc <HAL_DMA_IRQHandler+0x6e4>
 80098a6:	bf00      	nop
 80098a8:	40020010 	.word	0x40020010
 80098ac:	40020028 	.word	0x40020028
 80098b0:	40020040 	.word	0x40020040
 80098b4:	40020058 	.word	0x40020058
 80098b8:	40020070 	.word	0x40020070
 80098bc:	40020088 	.word	0x40020088
 80098c0:	400200a0 	.word	0x400200a0
 80098c4:	400200b8 	.word	0x400200b8
 80098c8:	40020410 	.word	0x40020410
 80098cc:	40020428 	.word	0x40020428
 80098d0:	40020440 	.word	0x40020440
 80098d4:	40020458 	.word	0x40020458
 80098d8:	40020470 	.word	0x40020470
 80098dc:	40020488 	.word	0x40020488
 80098e0:	400204a0 	.word	0x400204a0
 80098e4:	400204b8 	.word	0x400204b8
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f003 0302 	and.w	r3, r3, #2
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	bf14      	ite	ne
 80098f6:	2301      	movne	r3, #1
 80098f8:	2300      	moveq	r3, #0
 80098fa:	b2db      	uxtb	r3, r3
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	f000 8087 	beq.w	8009a10 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009906:	f003 031f 	and.w	r3, r3, #31
 800990a:	2220      	movs	r2, #32
 800990c:	409a      	lsls	r2, r3
 800990e:	6a3b      	ldr	r3, [r7, #32]
 8009910:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009918:	b2db      	uxtb	r3, r3
 800991a:	2b04      	cmp	r3, #4
 800991c:	d139      	bne.n	8009992 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	681a      	ldr	r2, [r3, #0]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f022 0216 	bic.w	r2, r2, #22
 800992c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	695a      	ldr	r2, [r3, #20]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800993c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009942:	2b00      	cmp	r3, #0
 8009944:	d103      	bne.n	800994e <HAL_DMA_IRQHandler+0x736>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800994a:	2b00      	cmp	r3, #0
 800994c:	d007      	beq.n	800995e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	681a      	ldr	r2, [r3, #0]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f022 0208 	bic.w	r2, r2, #8
 800995c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009962:	f003 031f 	and.w	r3, r3, #31
 8009966:	223f      	movs	r2, #63	@ 0x3f
 8009968:	409a      	lsls	r2, r3
 800996a:	6a3b      	ldr	r3, [r7, #32]
 800996c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2201      	movs	r2, #1
 8009972:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2200      	movs	r2, #0
 800997a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009982:	2b00      	cmp	r3, #0
 8009984:	f000 834a 	beq.w	800a01c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	4798      	blx	r3
          }
          return;
 8009990:	e344      	b.n	800a01c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800999c:	2b00      	cmp	r3, #0
 800999e:	d018      	beq.n	80099d2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d108      	bne.n	80099c0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d02c      	beq.n	8009a10 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	4798      	blx	r3
 80099be:	e027      	b.n	8009a10 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d023      	beq.n	8009a10 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	4798      	blx	r3
 80099d0:	e01e      	b.n	8009a10 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d10f      	bne.n	8009a00 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	681a      	ldr	r2, [r3, #0]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f022 0210 	bic.w	r2, r2, #16
 80099ee:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2201      	movs	r2, #1
 80099f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d003      	beq.n	8009a10 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	f000 8306 	beq.w	800a026 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a1e:	f003 0301 	and.w	r3, r3, #1
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	f000 8088 	beq.w	8009b38 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2204      	movs	r2, #4
 8009a2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4a7a      	ldr	r2, [pc, #488]	@ (8009c20 <HAL_DMA_IRQHandler+0xa08>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d04a      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a79      	ldr	r2, [pc, #484]	@ (8009c24 <HAL_DMA_IRQHandler+0xa0c>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d045      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a77      	ldr	r2, [pc, #476]	@ (8009c28 <HAL_DMA_IRQHandler+0xa10>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d040      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a76      	ldr	r2, [pc, #472]	@ (8009c2c <HAL_DMA_IRQHandler+0xa14>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d03b      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a74      	ldr	r2, [pc, #464]	@ (8009c30 <HAL_DMA_IRQHandler+0xa18>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d036      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a73      	ldr	r2, [pc, #460]	@ (8009c34 <HAL_DMA_IRQHandler+0xa1c>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d031      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a71      	ldr	r2, [pc, #452]	@ (8009c38 <HAL_DMA_IRQHandler+0xa20>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d02c      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a70      	ldr	r2, [pc, #448]	@ (8009c3c <HAL_DMA_IRQHandler+0xa24>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d027      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a6e      	ldr	r2, [pc, #440]	@ (8009c40 <HAL_DMA_IRQHandler+0xa28>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d022      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4a6d      	ldr	r2, [pc, #436]	@ (8009c44 <HAL_DMA_IRQHandler+0xa2c>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d01d      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	4a6b      	ldr	r2, [pc, #428]	@ (8009c48 <HAL_DMA_IRQHandler+0xa30>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d018      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a6a      	ldr	r2, [pc, #424]	@ (8009c4c <HAL_DMA_IRQHandler+0xa34>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d013      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a68      	ldr	r2, [pc, #416]	@ (8009c50 <HAL_DMA_IRQHandler+0xa38>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d00e      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a67      	ldr	r2, [pc, #412]	@ (8009c54 <HAL_DMA_IRQHandler+0xa3c>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d009      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4a65      	ldr	r2, [pc, #404]	@ (8009c58 <HAL_DMA_IRQHandler+0xa40>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d004      	beq.n	8009ad0 <HAL_DMA_IRQHandler+0x8b8>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a64      	ldr	r2, [pc, #400]	@ (8009c5c <HAL_DMA_IRQHandler+0xa44>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d108      	bne.n	8009ae2 <HAL_DMA_IRQHandler+0x8ca>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f022 0201 	bic.w	r2, r2, #1
 8009ade:	601a      	str	r2, [r3, #0]
 8009ae0:	e007      	b.n	8009af2 <HAL_DMA_IRQHandler+0x8da>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	681a      	ldr	r2, [r3, #0]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f022 0201 	bic.w	r2, r2, #1
 8009af0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	3301      	adds	r3, #1
 8009af6:	60fb      	str	r3, [r7, #12]
 8009af8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d307      	bcc.n	8009b0e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f003 0301 	and.w	r3, r3, #1
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d1f2      	bne.n	8009af2 <HAL_DMA_IRQHandler+0x8da>
 8009b0c:	e000      	b.n	8009b10 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009b0e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f003 0301 	and.w	r3, r3, #1
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d004      	beq.n	8009b28 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2203      	movs	r2, #3
 8009b22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8009b26:	e003      	b.n	8009b30 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2200      	movs	r2, #0
 8009b34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	f000 8272 	beq.w	800a026 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	4798      	blx	r3
 8009b4a:	e26c      	b.n	800a026 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	4a43      	ldr	r2, [pc, #268]	@ (8009c60 <HAL_DMA_IRQHandler+0xa48>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d022      	beq.n	8009b9c <HAL_DMA_IRQHandler+0x984>
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4a42      	ldr	r2, [pc, #264]	@ (8009c64 <HAL_DMA_IRQHandler+0xa4c>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d01d      	beq.n	8009b9c <HAL_DMA_IRQHandler+0x984>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a40      	ldr	r2, [pc, #256]	@ (8009c68 <HAL_DMA_IRQHandler+0xa50>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d018      	beq.n	8009b9c <HAL_DMA_IRQHandler+0x984>
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	4a3f      	ldr	r2, [pc, #252]	@ (8009c6c <HAL_DMA_IRQHandler+0xa54>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d013      	beq.n	8009b9c <HAL_DMA_IRQHandler+0x984>
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4a3d      	ldr	r2, [pc, #244]	@ (8009c70 <HAL_DMA_IRQHandler+0xa58>)
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d00e      	beq.n	8009b9c <HAL_DMA_IRQHandler+0x984>
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4a3c      	ldr	r2, [pc, #240]	@ (8009c74 <HAL_DMA_IRQHandler+0xa5c>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d009      	beq.n	8009b9c <HAL_DMA_IRQHandler+0x984>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4a3a      	ldr	r2, [pc, #232]	@ (8009c78 <HAL_DMA_IRQHandler+0xa60>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d004      	beq.n	8009b9c <HAL_DMA_IRQHandler+0x984>
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a39      	ldr	r2, [pc, #228]	@ (8009c7c <HAL_DMA_IRQHandler+0xa64>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d101      	bne.n	8009ba0 <HAL_DMA_IRQHandler+0x988>
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	e000      	b.n	8009ba2 <HAL_DMA_IRQHandler+0x98a>
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	f000 823f 	beq.w	800a026 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bb4:	f003 031f 	and.w	r3, r3, #31
 8009bb8:	2204      	movs	r2, #4
 8009bba:	409a      	lsls	r2, r3
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	4013      	ands	r3, r2
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	f000 80cd 	beq.w	8009d60 <HAL_DMA_IRQHandler+0xb48>
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	f003 0304 	and.w	r3, r3, #4
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	f000 80c7 	beq.w	8009d60 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bd6:	f003 031f 	and.w	r3, r3, #31
 8009bda:	2204      	movs	r2, #4
 8009bdc:	409a      	lsls	r2, r3
 8009bde:	69fb      	ldr	r3, [r7, #28]
 8009be0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d049      	beq.n	8009c80 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d109      	bne.n	8009c0a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	f000 8210 	beq.w	800a020 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009c08:	e20a      	b.n	800a020 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	f000 8206 	beq.w	800a020 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009c1c:	e200      	b.n	800a020 <HAL_DMA_IRQHandler+0xe08>
 8009c1e:	bf00      	nop
 8009c20:	40020010 	.word	0x40020010
 8009c24:	40020028 	.word	0x40020028
 8009c28:	40020040 	.word	0x40020040
 8009c2c:	40020058 	.word	0x40020058
 8009c30:	40020070 	.word	0x40020070
 8009c34:	40020088 	.word	0x40020088
 8009c38:	400200a0 	.word	0x400200a0
 8009c3c:	400200b8 	.word	0x400200b8
 8009c40:	40020410 	.word	0x40020410
 8009c44:	40020428 	.word	0x40020428
 8009c48:	40020440 	.word	0x40020440
 8009c4c:	40020458 	.word	0x40020458
 8009c50:	40020470 	.word	0x40020470
 8009c54:	40020488 	.word	0x40020488
 8009c58:	400204a0 	.word	0x400204a0
 8009c5c:	400204b8 	.word	0x400204b8
 8009c60:	58025408 	.word	0x58025408
 8009c64:	5802541c 	.word	0x5802541c
 8009c68:	58025430 	.word	0x58025430
 8009c6c:	58025444 	.word	0x58025444
 8009c70:	58025458 	.word	0x58025458
 8009c74:	5802546c 	.word	0x5802546c
 8009c78:	58025480 	.word	0x58025480
 8009c7c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	f003 0320 	and.w	r3, r3, #32
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d160      	bne.n	8009d4c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a7f      	ldr	r2, [pc, #508]	@ (8009e8c <HAL_DMA_IRQHandler+0xc74>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d04a      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a7d      	ldr	r2, [pc, #500]	@ (8009e90 <HAL_DMA_IRQHandler+0xc78>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d045      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a7c      	ldr	r2, [pc, #496]	@ (8009e94 <HAL_DMA_IRQHandler+0xc7c>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d040      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a7a      	ldr	r2, [pc, #488]	@ (8009e98 <HAL_DMA_IRQHandler+0xc80>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d03b      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a79      	ldr	r2, [pc, #484]	@ (8009e9c <HAL_DMA_IRQHandler+0xc84>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d036      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a77      	ldr	r2, [pc, #476]	@ (8009ea0 <HAL_DMA_IRQHandler+0xc88>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d031      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4a76      	ldr	r2, [pc, #472]	@ (8009ea4 <HAL_DMA_IRQHandler+0xc8c>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d02c      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	4a74      	ldr	r2, [pc, #464]	@ (8009ea8 <HAL_DMA_IRQHandler+0xc90>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d027      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a73      	ldr	r2, [pc, #460]	@ (8009eac <HAL_DMA_IRQHandler+0xc94>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d022      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	4a71      	ldr	r2, [pc, #452]	@ (8009eb0 <HAL_DMA_IRQHandler+0xc98>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d01d      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	4a70      	ldr	r2, [pc, #448]	@ (8009eb4 <HAL_DMA_IRQHandler+0xc9c>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d018      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	4a6e      	ldr	r2, [pc, #440]	@ (8009eb8 <HAL_DMA_IRQHandler+0xca0>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d013      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a6d      	ldr	r2, [pc, #436]	@ (8009ebc <HAL_DMA_IRQHandler+0xca4>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d00e      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a6b      	ldr	r2, [pc, #428]	@ (8009ec0 <HAL_DMA_IRQHandler+0xca8>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d009      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4a6a      	ldr	r2, [pc, #424]	@ (8009ec4 <HAL_DMA_IRQHandler+0xcac>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d004      	beq.n	8009d2a <HAL_DMA_IRQHandler+0xb12>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	4a68      	ldr	r2, [pc, #416]	@ (8009ec8 <HAL_DMA_IRQHandler+0xcb0>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d108      	bne.n	8009d3c <HAL_DMA_IRQHandler+0xb24>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f022 0208 	bic.w	r2, r2, #8
 8009d38:	601a      	str	r2, [r3, #0]
 8009d3a:	e007      	b.n	8009d4c <HAL_DMA_IRQHandler+0xb34>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	681a      	ldr	r2, [r3, #0]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f022 0204 	bic.w	r2, r2, #4
 8009d4a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	f000 8165 	beq.w	800a020 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d5e:	e15f      	b.n	800a020 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d64:	f003 031f 	and.w	r3, r3, #31
 8009d68:	2202      	movs	r2, #2
 8009d6a:	409a      	lsls	r2, r3
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	4013      	ands	r3, r2
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	f000 80c5 	beq.w	8009f00 <HAL_DMA_IRQHandler+0xce8>
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	f003 0302 	and.w	r3, r3, #2
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	f000 80bf 	beq.w	8009f00 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d86:	f003 031f 	and.w	r3, r3, #31
 8009d8a:	2202      	movs	r2, #2
 8009d8c:	409a      	lsls	r2, r3
 8009d8e:	69fb      	ldr	r3, [r7, #28]
 8009d90:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d018      	beq.n	8009dce <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d109      	bne.n	8009dba <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	f000 813a 	beq.w	800a024 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009db8:	e134      	b.n	800a024 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	f000 8130 	beq.w	800a024 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009dcc:	e12a      	b.n	800a024 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	f003 0320 	and.w	r3, r3, #32
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f040 8089 	bne.w	8009eec <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4a2b      	ldr	r2, [pc, #172]	@ (8009e8c <HAL_DMA_IRQHandler+0xc74>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d04a      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a29      	ldr	r2, [pc, #164]	@ (8009e90 <HAL_DMA_IRQHandler+0xc78>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d045      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a28      	ldr	r2, [pc, #160]	@ (8009e94 <HAL_DMA_IRQHandler+0xc7c>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d040      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a26      	ldr	r2, [pc, #152]	@ (8009e98 <HAL_DMA_IRQHandler+0xc80>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d03b      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a25      	ldr	r2, [pc, #148]	@ (8009e9c <HAL_DMA_IRQHandler+0xc84>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d036      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a23      	ldr	r2, [pc, #140]	@ (8009ea0 <HAL_DMA_IRQHandler+0xc88>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d031      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a22      	ldr	r2, [pc, #136]	@ (8009ea4 <HAL_DMA_IRQHandler+0xc8c>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d02c      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4a20      	ldr	r2, [pc, #128]	@ (8009ea8 <HAL_DMA_IRQHandler+0xc90>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d027      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	4a1f      	ldr	r2, [pc, #124]	@ (8009eac <HAL_DMA_IRQHandler+0xc94>)
 8009e30:	4293      	cmp	r3, r2
 8009e32:	d022      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	4a1d      	ldr	r2, [pc, #116]	@ (8009eb0 <HAL_DMA_IRQHandler+0xc98>)
 8009e3a:	4293      	cmp	r3, r2
 8009e3c:	d01d      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	4a1c      	ldr	r2, [pc, #112]	@ (8009eb4 <HAL_DMA_IRQHandler+0xc9c>)
 8009e44:	4293      	cmp	r3, r2
 8009e46:	d018      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	4a1a      	ldr	r2, [pc, #104]	@ (8009eb8 <HAL_DMA_IRQHandler+0xca0>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d013      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	4a19      	ldr	r2, [pc, #100]	@ (8009ebc <HAL_DMA_IRQHandler+0xca4>)
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	d00e      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	4a17      	ldr	r2, [pc, #92]	@ (8009ec0 <HAL_DMA_IRQHandler+0xca8>)
 8009e62:	4293      	cmp	r3, r2
 8009e64:	d009      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a16      	ldr	r2, [pc, #88]	@ (8009ec4 <HAL_DMA_IRQHandler+0xcac>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d004      	beq.n	8009e7a <HAL_DMA_IRQHandler+0xc62>
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4a14      	ldr	r2, [pc, #80]	@ (8009ec8 <HAL_DMA_IRQHandler+0xcb0>)
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d128      	bne.n	8009ecc <HAL_DMA_IRQHandler+0xcb4>
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	681a      	ldr	r2, [r3, #0]
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f022 0214 	bic.w	r2, r2, #20
 8009e88:	601a      	str	r2, [r3, #0]
 8009e8a:	e027      	b.n	8009edc <HAL_DMA_IRQHandler+0xcc4>
 8009e8c:	40020010 	.word	0x40020010
 8009e90:	40020028 	.word	0x40020028
 8009e94:	40020040 	.word	0x40020040
 8009e98:	40020058 	.word	0x40020058
 8009e9c:	40020070 	.word	0x40020070
 8009ea0:	40020088 	.word	0x40020088
 8009ea4:	400200a0 	.word	0x400200a0
 8009ea8:	400200b8 	.word	0x400200b8
 8009eac:	40020410 	.word	0x40020410
 8009eb0:	40020428 	.word	0x40020428
 8009eb4:	40020440 	.word	0x40020440
 8009eb8:	40020458 	.word	0x40020458
 8009ebc:	40020470 	.word	0x40020470
 8009ec0:	40020488 	.word	0x40020488
 8009ec4:	400204a0 	.word	0x400204a0
 8009ec8:	400204b8 	.word	0x400204b8
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	681a      	ldr	r2, [r3, #0]
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f022 020a 	bic.w	r2, r2, #10
 8009eda:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	f000 8097 	beq.w	800a024 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009efe:	e091      	b.n	800a024 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f04:	f003 031f 	and.w	r3, r3, #31
 8009f08:	2208      	movs	r2, #8
 8009f0a:	409a      	lsls	r2, r3
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	4013      	ands	r3, r2
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f000 8088 	beq.w	800a026 <HAL_DMA_IRQHandler+0xe0e>
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	f003 0308 	and.w	r3, r3, #8
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	f000 8082 	beq.w	800a026 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a41      	ldr	r2, [pc, #260]	@ (800a02c <HAL_DMA_IRQHandler+0xe14>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d04a      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a3f      	ldr	r2, [pc, #252]	@ (800a030 <HAL_DMA_IRQHandler+0xe18>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d045      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a3e      	ldr	r2, [pc, #248]	@ (800a034 <HAL_DMA_IRQHandler+0xe1c>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d040      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a3c      	ldr	r2, [pc, #240]	@ (800a038 <HAL_DMA_IRQHandler+0xe20>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d03b      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a3b      	ldr	r2, [pc, #236]	@ (800a03c <HAL_DMA_IRQHandler+0xe24>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d036      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a39      	ldr	r2, [pc, #228]	@ (800a040 <HAL_DMA_IRQHandler+0xe28>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d031      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a38      	ldr	r2, [pc, #224]	@ (800a044 <HAL_DMA_IRQHandler+0xe2c>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d02c      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	4a36      	ldr	r2, [pc, #216]	@ (800a048 <HAL_DMA_IRQHandler+0xe30>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d027      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a35      	ldr	r2, [pc, #212]	@ (800a04c <HAL_DMA_IRQHandler+0xe34>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d022      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a33      	ldr	r2, [pc, #204]	@ (800a050 <HAL_DMA_IRQHandler+0xe38>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d01d      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4a32      	ldr	r2, [pc, #200]	@ (800a054 <HAL_DMA_IRQHandler+0xe3c>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d018      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4a30      	ldr	r2, [pc, #192]	@ (800a058 <HAL_DMA_IRQHandler+0xe40>)
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d013      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a2f      	ldr	r2, [pc, #188]	@ (800a05c <HAL_DMA_IRQHandler+0xe44>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d00e      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	4a2d      	ldr	r2, [pc, #180]	@ (800a060 <HAL_DMA_IRQHandler+0xe48>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d009      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	4a2c      	ldr	r2, [pc, #176]	@ (800a064 <HAL_DMA_IRQHandler+0xe4c>)
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	d004      	beq.n	8009fc2 <HAL_DMA_IRQHandler+0xdaa>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a2a      	ldr	r2, [pc, #168]	@ (800a068 <HAL_DMA_IRQHandler+0xe50>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d108      	bne.n	8009fd4 <HAL_DMA_IRQHandler+0xdbc>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	681a      	ldr	r2, [r3, #0]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f022 021c 	bic.w	r2, r2, #28
 8009fd0:	601a      	str	r2, [r3, #0]
 8009fd2:	e007      	b.n	8009fe4 <HAL_DMA_IRQHandler+0xdcc>
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	681a      	ldr	r2, [r3, #0]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f022 020e 	bic.w	r2, r2, #14
 8009fe2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009fe8:	f003 031f 	and.w	r3, r3, #31
 8009fec:	2201      	movs	r2, #1
 8009fee:	409a      	lsls	r2, r3
 8009ff0:	69fb      	ldr	r3, [r7, #28]
 8009ff2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2201      	movs	r2, #1
 8009ff8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2200      	movs	r2, #0
 800a006:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d009      	beq.n	800a026 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	4798      	blx	r3
 800a01a:	e004      	b.n	800a026 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a01c:	bf00      	nop
 800a01e:	e002      	b.n	800a026 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a020:	bf00      	nop
 800a022:	e000      	b.n	800a026 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a024:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a026:	3728      	adds	r7, #40	@ 0x28
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}
 800a02c:	40020010 	.word	0x40020010
 800a030:	40020028 	.word	0x40020028
 800a034:	40020040 	.word	0x40020040
 800a038:	40020058 	.word	0x40020058
 800a03c:	40020070 	.word	0x40020070
 800a040:	40020088 	.word	0x40020088
 800a044:	400200a0 	.word	0x400200a0
 800a048:	400200b8 	.word	0x400200b8
 800a04c:	40020410 	.word	0x40020410
 800a050:	40020428 	.word	0x40020428
 800a054:	40020440 	.word	0x40020440
 800a058:	40020458 	.word	0x40020458
 800a05c:	40020470 	.word	0x40020470
 800a060:	40020488 	.word	0x40020488
 800a064:	400204a0 	.word	0x400204a0
 800a068:	400204b8 	.word	0x400204b8

0800a06c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b087      	sub	sp, #28
 800a070:	af00      	add	r7, sp, #0
 800a072:	60f8      	str	r0, [r7, #12]
 800a074:	60b9      	str	r1, [r7, #8]
 800a076:	607a      	str	r2, [r7, #4]
 800a078:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a07e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a084:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	4a7f      	ldr	r2, [pc, #508]	@ (800a288 <DMA_SetConfig+0x21c>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d072      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4a7d      	ldr	r2, [pc, #500]	@ (800a28c <DMA_SetConfig+0x220>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d06d      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	4a7c      	ldr	r2, [pc, #496]	@ (800a290 <DMA_SetConfig+0x224>)
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d068      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	4a7a      	ldr	r2, [pc, #488]	@ (800a294 <DMA_SetConfig+0x228>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d063      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a79      	ldr	r2, [pc, #484]	@ (800a298 <DMA_SetConfig+0x22c>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d05e      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4a77      	ldr	r2, [pc, #476]	@ (800a29c <DMA_SetConfig+0x230>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d059      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a76      	ldr	r2, [pc, #472]	@ (800a2a0 <DMA_SetConfig+0x234>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d054      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	4a74      	ldr	r2, [pc, #464]	@ (800a2a4 <DMA_SetConfig+0x238>)
 800a0d2:	4293      	cmp	r3, r2
 800a0d4:	d04f      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4a73      	ldr	r2, [pc, #460]	@ (800a2a8 <DMA_SetConfig+0x23c>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d04a      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4a71      	ldr	r2, [pc, #452]	@ (800a2ac <DMA_SetConfig+0x240>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d045      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4a70      	ldr	r2, [pc, #448]	@ (800a2b0 <DMA_SetConfig+0x244>)
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d040      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4a6e      	ldr	r2, [pc, #440]	@ (800a2b4 <DMA_SetConfig+0x248>)
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d03b      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4a6d      	ldr	r2, [pc, #436]	@ (800a2b8 <DMA_SetConfig+0x24c>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d036      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	4a6b      	ldr	r2, [pc, #428]	@ (800a2bc <DMA_SetConfig+0x250>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d031      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4a6a      	ldr	r2, [pc, #424]	@ (800a2c0 <DMA_SetConfig+0x254>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	d02c      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a68      	ldr	r2, [pc, #416]	@ (800a2c4 <DMA_SetConfig+0x258>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d027      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a67      	ldr	r2, [pc, #412]	@ (800a2c8 <DMA_SetConfig+0x25c>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d022      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	4a65      	ldr	r2, [pc, #404]	@ (800a2cc <DMA_SetConfig+0x260>)
 800a136:	4293      	cmp	r3, r2
 800a138:	d01d      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a64      	ldr	r2, [pc, #400]	@ (800a2d0 <DMA_SetConfig+0x264>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d018      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	4a62      	ldr	r2, [pc, #392]	@ (800a2d4 <DMA_SetConfig+0x268>)
 800a14a:	4293      	cmp	r3, r2
 800a14c:	d013      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	4a61      	ldr	r2, [pc, #388]	@ (800a2d8 <DMA_SetConfig+0x26c>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d00e      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a5f      	ldr	r2, [pc, #380]	@ (800a2dc <DMA_SetConfig+0x270>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d009      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4a5e      	ldr	r2, [pc, #376]	@ (800a2e0 <DMA_SetConfig+0x274>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d004      	beq.n	800a176 <DMA_SetConfig+0x10a>
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	4a5c      	ldr	r2, [pc, #368]	@ (800a2e4 <DMA_SetConfig+0x278>)
 800a172:	4293      	cmp	r3, r2
 800a174:	d101      	bne.n	800a17a <DMA_SetConfig+0x10e>
 800a176:	2301      	movs	r3, #1
 800a178:	e000      	b.n	800a17c <DMA_SetConfig+0x110>
 800a17a:	2300      	movs	r3, #0
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d00d      	beq.n	800a19c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a184:	68fa      	ldr	r2, [r7, #12]
 800a186:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800a188:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d004      	beq.n	800a19c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a196:	68fa      	ldr	r2, [r7, #12]
 800a198:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a19a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	4a39      	ldr	r2, [pc, #228]	@ (800a288 <DMA_SetConfig+0x21c>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d04a      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	4a38      	ldr	r2, [pc, #224]	@ (800a28c <DMA_SetConfig+0x220>)
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d045      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	4a36      	ldr	r2, [pc, #216]	@ (800a290 <DMA_SetConfig+0x224>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d040      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	4a35      	ldr	r2, [pc, #212]	@ (800a294 <DMA_SetConfig+0x228>)
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	d03b      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	4a33      	ldr	r2, [pc, #204]	@ (800a298 <DMA_SetConfig+0x22c>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d036      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a32      	ldr	r2, [pc, #200]	@ (800a29c <DMA_SetConfig+0x230>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d031      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	4a30      	ldr	r2, [pc, #192]	@ (800a2a0 <DMA_SetConfig+0x234>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d02c      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a2f      	ldr	r2, [pc, #188]	@ (800a2a4 <DMA_SetConfig+0x238>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d027      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4a2d      	ldr	r2, [pc, #180]	@ (800a2a8 <DMA_SetConfig+0x23c>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d022      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a2c      	ldr	r2, [pc, #176]	@ (800a2ac <DMA_SetConfig+0x240>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d01d      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4a2a      	ldr	r2, [pc, #168]	@ (800a2b0 <DMA_SetConfig+0x244>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d018      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a29      	ldr	r2, [pc, #164]	@ (800a2b4 <DMA_SetConfig+0x248>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d013      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	4a27      	ldr	r2, [pc, #156]	@ (800a2b8 <DMA_SetConfig+0x24c>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d00e      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4a26      	ldr	r2, [pc, #152]	@ (800a2bc <DMA_SetConfig+0x250>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d009      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	4a24      	ldr	r2, [pc, #144]	@ (800a2c0 <DMA_SetConfig+0x254>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d004      	beq.n	800a23c <DMA_SetConfig+0x1d0>
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	4a23      	ldr	r2, [pc, #140]	@ (800a2c4 <DMA_SetConfig+0x258>)
 800a238:	4293      	cmp	r3, r2
 800a23a:	d101      	bne.n	800a240 <DMA_SetConfig+0x1d4>
 800a23c:	2301      	movs	r3, #1
 800a23e:	e000      	b.n	800a242 <DMA_SetConfig+0x1d6>
 800a240:	2300      	movs	r3, #0
 800a242:	2b00      	cmp	r3, #0
 800a244:	d059      	beq.n	800a2fa <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a24a:	f003 031f 	and.w	r3, r3, #31
 800a24e:	223f      	movs	r2, #63	@ 0x3f
 800a250:	409a      	lsls	r2, r3
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	681a      	ldr	r2, [r3, #0]
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a264:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	683a      	ldr	r2, [r7, #0]
 800a26c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	689b      	ldr	r3, [r3, #8]
 800a272:	2b40      	cmp	r3, #64	@ 0x40
 800a274:	d138      	bne.n	800a2e8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	687a      	ldr	r2, [r7, #4]
 800a27c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	68ba      	ldr	r2, [r7, #8]
 800a284:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a286:	e086      	b.n	800a396 <DMA_SetConfig+0x32a>
 800a288:	40020010 	.word	0x40020010
 800a28c:	40020028 	.word	0x40020028
 800a290:	40020040 	.word	0x40020040
 800a294:	40020058 	.word	0x40020058
 800a298:	40020070 	.word	0x40020070
 800a29c:	40020088 	.word	0x40020088
 800a2a0:	400200a0 	.word	0x400200a0
 800a2a4:	400200b8 	.word	0x400200b8
 800a2a8:	40020410 	.word	0x40020410
 800a2ac:	40020428 	.word	0x40020428
 800a2b0:	40020440 	.word	0x40020440
 800a2b4:	40020458 	.word	0x40020458
 800a2b8:	40020470 	.word	0x40020470
 800a2bc:	40020488 	.word	0x40020488
 800a2c0:	400204a0 	.word	0x400204a0
 800a2c4:	400204b8 	.word	0x400204b8
 800a2c8:	58025408 	.word	0x58025408
 800a2cc:	5802541c 	.word	0x5802541c
 800a2d0:	58025430 	.word	0x58025430
 800a2d4:	58025444 	.word	0x58025444
 800a2d8:	58025458 	.word	0x58025458
 800a2dc:	5802546c 	.word	0x5802546c
 800a2e0:	58025480 	.word	0x58025480
 800a2e4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	68ba      	ldr	r2, [r7, #8]
 800a2ee:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	687a      	ldr	r2, [r7, #4]
 800a2f6:	60da      	str	r2, [r3, #12]
}
 800a2f8:	e04d      	b.n	800a396 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	4a29      	ldr	r2, [pc, #164]	@ (800a3a4 <DMA_SetConfig+0x338>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d022      	beq.n	800a34a <DMA_SetConfig+0x2de>
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a27      	ldr	r2, [pc, #156]	@ (800a3a8 <DMA_SetConfig+0x33c>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d01d      	beq.n	800a34a <DMA_SetConfig+0x2de>
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a26      	ldr	r2, [pc, #152]	@ (800a3ac <DMA_SetConfig+0x340>)
 800a314:	4293      	cmp	r3, r2
 800a316:	d018      	beq.n	800a34a <DMA_SetConfig+0x2de>
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a24      	ldr	r2, [pc, #144]	@ (800a3b0 <DMA_SetConfig+0x344>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d013      	beq.n	800a34a <DMA_SetConfig+0x2de>
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4a23      	ldr	r2, [pc, #140]	@ (800a3b4 <DMA_SetConfig+0x348>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d00e      	beq.n	800a34a <DMA_SetConfig+0x2de>
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a21      	ldr	r2, [pc, #132]	@ (800a3b8 <DMA_SetConfig+0x34c>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d009      	beq.n	800a34a <DMA_SetConfig+0x2de>
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	4a20      	ldr	r2, [pc, #128]	@ (800a3bc <DMA_SetConfig+0x350>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d004      	beq.n	800a34a <DMA_SetConfig+0x2de>
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	4a1e      	ldr	r2, [pc, #120]	@ (800a3c0 <DMA_SetConfig+0x354>)
 800a346:	4293      	cmp	r3, r2
 800a348:	d101      	bne.n	800a34e <DMA_SetConfig+0x2e2>
 800a34a:	2301      	movs	r3, #1
 800a34c:	e000      	b.n	800a350 <DMA_SetConfig+0x2e4>
 800a34e:	2300      	movs	r3, #0
 800a350:	2b00      	cmp	r3, #0
 800a352:	d020      	beq.n	800a396 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a358:	f003 031f 	and.w	r3, r3, #31
 800a35c:	2201      	movs	r2, #1
 800a35e:	409a      	lsls	r2, r3
 800a360:	693b      	ldr	r3, [r7, #16]
 800a362:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	683a      	ldr	r2, [r7, #0]
 800a36a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	689b      	ldr	r3, [r3, #8]
 800a370:	2b40      	cmp	r3, #64	@ 0x40
 800a372:	d108      	bne.n	800a386 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	687a      	ldr	r2, [r7, #4]
 800a37a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	68ba      	ldr	r2, [r7, #8]
 800a382:	60da      	str	r2, [r3, #12]
}
 800a384:	e007      	b.n	800a396 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	68ba      	ldr	r2, [r7, #8]
 800a38c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	687a      	ldr	r2, [r7, #4]
 800a394:	60da      	str	r2, [r3, #12]
}
 800a396:	bf00      	nop
 800a398:	371c      	adds	r7, #28
 800a39a:	46bd      	mov	sp, r7
 800a39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a0:	4770      	bx	lr
 800a3a2:	bf00      	nop
 800a3a4:	58025408 	.word	0x58025408
 800a3a8:	5802541c 	.word	0x5802541c
 800a3ac:	58025430 	.word	0x58025430
 800a3b0:	58025444 	.word	0x58025444
 800a3b4:	58025458 	.word	0x58025458
 800a3b8:	5802546c 	.word	0x5802546c
 800a3bc:	58025480 	.word	0x58025480
 800a3c0:	58025494 	.word	0x58025494

0800a3c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b085      	sub	sp, #20
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4a42      	ldr	r2, [pc, #264]	@ (800a4dc <DMA_CalcBaseAndBitshift+0x118>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d04a      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a41      	ldr	r2, [pc, #260]	@ (800a4e0 <DMA_CalcBaseAndBitshift+0x11c>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d045      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4a3f      	ldr	r2, [pc, #252]	@ (800a4e4 <DMA_CalcBaseAndBitshift+0x120>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d040      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4a3e      	ldr	r2, [pc, #248]	@ (800a4e8 <DMA_CalcBaseAndBitshift+0x124>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d03b      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a3c      	ldr	r2, [pc, #240]	@ (800a4ec <DMA_CalcBaseAndBitshift+0x128>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d036      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4a3b      	ldr	r2, [pc, #236]	@ (800a4f0 <DMA_CalcBaseAndBitshift+0x12c>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d031      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a39      	ldr	r2, [pc, #228]	@ (800a4f4 <DMA_CalcBaseAndBitshift+0x130>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d02c      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a38      	ldr	r2, [pc, #224]	@ (800a4f8 <DMA_CalcBaseAndBitshift+0x134>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d027      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a36      	ldr	r2, [pc, #216]	@ (800a4fc <DMA_CalcBaseAndBitshift+0x138>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d022      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a35      	ldr	r2, [pc, #212]	@ (800a500 <DMA_CalcBaseAndBitshift+0x13c>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d01d      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4a33      	ldr	r2, [pc, #204]	@ (800a504 <DMA_CalcBaseAndBitshift+0x140>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d018      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	4a32      	ldr	r2, [pc, #200]	@ (800a508 <DMA_CalcBaseAndBitshift+0x144>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d013      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	4a30      	ldr	r2, [pc, #192]	@ (800a50c <DMA_CalcBaseAndBitshift+0x148>)
 800a44a:	4293      	cmp	r3, r2
 800a44c:	d00e      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4a2f      	ldr	r2, [pc, #188]	@ (800a510 <DMA_CalcBaseAndBitshift+0x14c>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d009      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4a2d      	ldr	r2, [pc, #180]	@ (800a514 <DMA_CalcBaseAndBitshift+0x150>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d004      	beq.n	800a46c <DMA_CalcBaseAndBitshift+0xa8>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	4a2c      	ldr	r2, [pc, #176]	@ (800a518 <DMA_CalcBaseAndBitshift+0x154>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d101      	bne.n	800a470 <DMA_CalcBaseAndBitshift+0xac>
 800a46c:	2301      	movs	r3, #1
 800a46e:	e000      	b.n	800a472 <DMA_CalcBaseAndBitshift+0xae>
 800a470:	2300      	movs	r3, #0
 800a472:	2b00      	cmp	r3, #0
 800a474:	d024      	beq.n	800a4c0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	3b10      	subs	r3, #16
 800a47e:	4a27      	ldr	r2, [pc, #156]	@ (800a51c <DMA_CalcBaseAndBitshift+0x158>)
 800a480:	fba2 2303 	umull	r2, r3, r2, r3
 800a484:	091b      	lsrs	r3, r3, #4
 800a486:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f003 0307 	and.w	r3, r3, #7
 800a48e:	4a24      	ldr	r2, [pc, #144]	@ (800a520 <DMA_CalcBaseAndBitshift+0x15c>)
 800a490:	5cd3      	ldrb	r3, [r2, r3]
 800a492:	461a      	mov	r2, r3
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	2b03      	cmp	r3, #3
 800a49c:	d908      	bls.n	800a4b0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	4b1f      	ldr	r3, [pc, #124]	@ (800a524 <DMA_CalcBaseAndBitshift+0x160>)
 800a4a6:	4013      	ands	r3, r2
 800a4a8:	1d1a      	adds	r2, r3, #4
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	659a      	str	r2, [r3, #88]	@ 0x58
 800a4ae:	e00d      	b.n	800a4cc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	461a      	mov	r2, r3
 800a4b6:	4b1b      	ldr	r3, [pc, #108]	@ (800a524 <DMA_CalcBaseAndBitshift+0x160>)
 800a4b8:	4013      	ands	r3, r2
 800a4ba:	687a      	ldr	r2, [r7, #4]
 800a4bc:	6593      	str	r3, [r2, #88]	@ 0x58
 800a4be:	e005      	b.n	800a4cc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3714      	adds	r7, #20
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr
 800a4dc:	40020010 	.word	0x40020010
 800a4e0:	40020028 	.word	0x40020028
 800a4e4:	40020040 	.word	0x40020040
 800a4e8:	40020058 	.word	0x40020058
 800a4ec:	40020070 	.word	0x40020070
 800a4f0:	40020088 	.word	0x40020088
 800a4f4:	400200a0 	.word	0x400200a0
 800a4f8:	400200b8 	.word	0x400200b8
 800a4fc:	40020410 	.word	0x40020410
 800a500:	40020428 	.word	0x40020428
 800a504:	40020440 	.word	0x40020440
 800a508:	40020458 	.word	0x40020458
 800a50c:	40020470 	.word	0x40020470
 800a510:	40020488 	.word	0x40020488
 800a514:	400204a0 	.word	0x400204a0
 800a518:	400204b8 	.word	0x400204b8
 800a51c:	aaaaaaab 	.word	0xaaaaaaab
 800a520:	08017b28 	.word	0x08017b28
 800a524:	fffffc00 	.word	0xfffffc00

0800a528 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800a528:	b480      	push	{r7}
 800a52a:	b085      	sub	sp, #20
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a530:	2300      	movs	r3, #0
 800a532:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	699b      	ldr	r3, [r3, #24]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d120      	bne.n	800a57e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a540:	2b03      	cmp	r3, #3
 800a542:	d858      	bhi.n	800a5f6 <DMA_CheckFifoParam+0xce>
 800a544:	a201      	add	r2, pc, #4	@ (adr r2, 800a54c <DMA_CheckFifoParam+0x24>)
 800a546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a54a:	bf00      	nop
 800a54c:	0800a55d 	.word	0x0800a55d
 800a550:	0800a56f 	.word	0x0800a56f
 800a554:	0800a55d 	.word	0x0800a55d
 800a558:	0800a5f7 	.word	0x0800a5f7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a560:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a564:	2b00      	cmp	r3, #0
 800a566:	d048      	beq.n	800a5fa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a568:	2301      	movs	r3, #1
 800a56a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a56c:	e045      	b.n	800a5fa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a572:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a576:	d142      	bne.n	800a5fe <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a578:	2301      	movs	r3, #1
 800a57a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a57c:	e03f      	b.n	800a5fe <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	699b      	ldr	r3, [r3, #24]
 800a582:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a586:	d123      	bne.n	800a5d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a58c:	2b03      	cmp	r3, #3
 800a58e:	d838      	bhi.n	800a602 <DMA_CheckFifoParam+0xda>
 800a590:	a201      	add	r2, pc, #4	@ (adr r2, 800a598 <DMA_CheckFifoParam+0x70>)
 800a592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a596:	bf00      	nop
 800a598:	0800a5a9 	.word	0x0800a5a9
 800a59c:	0800a5af 	.word	0x0800a5af
 800a5a0:	0800a5a9 	.word	0x0800a5a9
 800a5a4:	0800a5c1 	.word	0x0800a5c1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	73fb      	strb	r3, [r7, #15]
        break;
 800a5ac:	e030      	b.n	800a610 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d025      	beq.n	800a606 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a5be:	e022      	b.n	800a606 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a5c8:	d11f      	bne.n	800a60a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a5ce:	e01c      	b.n	800a60a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5d4:	2b02      	cmp	r3, #2
 800a5d6:	d902      	bls.n	800a5de <DMA_CheckFifoParam+0xb6>
 800a5d8:	2b03      	cmp	r3, #3
 800a5da:	d003      	beq.n	800a5e4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a5dc:	e018      	b.n	800a610 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a5de:	2301      	movs	r3, #1
 800a5e0:	73fb      	strb	r3, [r7, #15]
        break;
 800a5e2:	e015      	b.n	800a610 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d00e      	beq.n	800a60e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	73fb      	strb	r3, [r7, #15]
    break;
 800a5f4:	e00b      	b.n	800a60e <DMA_CheckFifoParam+0xe6>
        break;
 800a5f6:	bf00      	nop
 800a5f8:	e00a      	b.n	800a610 <DMA_CheckFifoParam+0xe8>
        break;
 800a5fa:	bf00      	nop
 800a5fc:	e008      	b.n	800a610 <DMA_CheckFifoParam+0xe8>
        break;
 800a5fe:	bf00      	nop
 800a600:	e006      	b.n	800a610 <DMA_CheckFifoParam+0xe8>
        break;
 800a602:	bf00      	nop
 800a604:	e004      	b.n	800a610 <DMA_CheckFifoParam+0xe8>
        break;
 800a606:	bf00      	nop
 800a608:	e002      	b.n	800a610 <DMA_CheckFifoParam+0xe8>
        break;
 800a60a:	bf00      	nop
 800a60c:	e000      	b.n	800a610 <DMA_CheckFifoParam+0xe8>
    break;
 800a60e:	bf00      	nop
    }
  }

  return status;
 800a610:	7bfb      	ldrb	r3, [r7, #15]
}
 800a612:	4618      	mov	r0, r3
 800a614:	3714      	adds	r7, #20
 800a616:	46bd      	mov	sp, r7
 800a618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61c:	4770      	bx	lr
 800a61e:	bf00      	nop

0800a620 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a620:	b480      	push	{r7}
 800a622:	b085      	sub	sp, #20
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	4a38      	ldr	r2, [pc, #224]	@ (800a714 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d022      	beq.n	800a67e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4a36      	ldr	r2, [pc, #216]	@ (800a718 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d01d      	beq.n	800a67e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a35      	ldr	r2, [pc, #212]	@ (800a71c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d018      	beq.n	800a67e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4a33      	ldr	r2, [pc, #204]	@ (800a720 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d013      	beq.n	800a67e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a32      	ldr	r2, [pc, #200]	@ (800a724 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d00e      	beq.n	800a67e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	4a30      	ldr	r2, [pc, #192]	@ (800a728 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a666:	4293      	cmp	r3, r2
 800a668:	d009      	beq.n	800a67e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	4a2f      	ldr	r2, [pc, #188]	@ (800a72c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d004      	beq.n	800a67e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4a2d      	ldr	r2, [pc, #180]	@ (800a730 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a67a:	4293      	cmp	r3, r2
 800a67c:	d101      	bne.n	800a682 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a67e:	2301      	movs	r3, #1
 800a680:	e000      	b.n	800a684 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a682:	2300      	movs	r3, #0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d01a      	beq.n	800a6be <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	3b08      	subs	r3, #8
 800a690:	4a28      	ldr	r2, [pc, #160]	@ (800a734 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a692:	fba2 2303 	umull	r2, r3, r2, r3
 800a696:	091b      	lsrs	r3, r3, #4
 800a698:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a69a:	68fa      	ldr	r2, [r7, #12]
 800a69c:	4b26      	ldr	r3, [pc, #152]	@ (800a738 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a69e:	4413      	add	r3, r2
 800a6a0:	009b      	lsls	r3, r3, #2
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	4a24      	ldr	r2, [pc, #144]	@ (800a73c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800a6ac:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	f003 031f 	and.w	r3, r3, #31
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	409a      	lsls	r2, r3
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800a6bc:	e024      	b.n	800a708 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	b2db      	uxtb	r3, r3
 800a6c4:	3b10      	subs	r3, #16
 800a6c6:	4a1e      	ldr	r2, [pc, #120]	@ (800a740 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800a6c8:	fba2 2303 	umull	r2, r3, r2, r3
 800a6cc:	091b      	lsrs	r3, r3, #4
 800a6ce:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	4a1c      	ldr	r2, [pc, #112]	@ (800a744 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d806      	bhi.n	800a6e6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	4a1b      	ldr	r2, [pc, #108]	@ (800a748 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	d902      	bls.n	800a6e6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	3308      	adds	r3, #8
 800a6e4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800a6e6:	68fa      	ldr	r2, [r7, #12]
 800a6e8:	4b18      	ldr	r3, [pc, #96]	@ (800a74c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800a6ea:	4413      	add	r3, r2
 800a6ec:	009b      	lsls	r3, r3, #2
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	4a16      	ldr	r2, [pc, #88]	@ (800a750 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800a6f8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	f003 031f 	and.w	r3, r3, #31
 800a700:	2201      	movs	r2, #1
 800a702:	409a      	lsls	r2, r3
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a708:	bf00      	nop
 800a70a:	3714      	adds	r7, #20
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr
 800a714:	58025408 	.word	0x58025408
 800a718:	5802541c 	.word	0x5802541c
 800a71c:	58025430 	.word	0x58025430
 800a720:	58025444 	.word	0x58025444
 800a724:	58025458 	.word	0x58025458
 800a728:	5802546c 	.word	0x5802546c
 800a72c:	58025480 	.word	0x58025480
 800a730:	58025494 	.word	0x58025494
 800a734:	cccccccd 	.word	0xcccccccd
 800a738:	16009600 	.word	0x16009600
 800a73c:	58025880 	.word	0x58025880
 800a740:	aaaaaaab 	.word	0xaaaaaaab
 800a744:	400204b8 	.word	0x400204b8
 800a748:	4002040f 	.word	0x4002040f
 800a74c:	10008200 	.word	0x10008200
 800a750:	40020880 	.word	0x40020880

0800a754 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a754:	b480      	push	{r7}
 800a756:	b085      	sub	sp, #20
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	685b      	ldr	r3, [r3, #4]
 800a760:	b2db      	uxtb	r3, r3
 800a762:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d04a      	beq.n	800a800 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2b08      	cmp	r3, #8
 800a76e:	d847      	bhi.n	800a800 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a25      	ldr	r2, [pc, #148]	@ (800a80c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d022      	beq.n	800a7c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4a24      	ldr	r2, [pc, #144]	@ (800a810 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800a780:	4293      	cmp	r3, r2
 800a782:	d01d      	beq.n	800a7c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a22      	ldr	r2, [pc, #136]	@ (800a814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d018      	beq.n	800a7c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	4a21      	ldr	r2, [pc, #132]	@ (800a818 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800a794:	4293      	cmp	r3, r2
 800a796:	d013      	beq.n	800a7c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a1f      	ldr	r2, [pc, #124]	@ (800a81c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d00e      	beq.n	800a7c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a1e      	ldr	r2, [pc, #120]	@ (800a820 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d009      	beq.n	800a7c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a1c      	ldr	r2, [pc, #112]	@ (800a824 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d004      	beq.n	800a7c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4a1b      	ldr	r2, [pc, #108]	@ (800a828 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d101      	bne.n	800a7c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	e000      	b.n	800a7c6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d00a      	beq.n	800a7e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800a7ca:	68fa      	ldr	r2, [r7, #12]
 800a7cc:	4b17      	ldr	r3, [pc, #92]	@ (800a82c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800a7ce:	4413      	add	r3, r2
 800a7d0:	009b      	lsls	r3, r3, #2
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	4a15      	ldr	r2, [pc, #84]	@ (800a830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800a7dc:	671a      	str	r2, [r3, #112]	@ 0x70
 800a7de:	e009      	b.n	800a7f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a7e0:	68fa      	ldr	r2, [r7, #12]
 800a7e2:	4b14      	ldr	r3, [pc, #80]	@ (800a834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800a7e4:	4413      	add	r3, r2
 800a7e6:	009b      	lsls	r3, r3, #2
 800a7e8:	461a      	mov	r2, r3
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	4a11      	ldr	r2, [pc, #68]	@ (800a838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800a7f2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	3b01      	subs	r3, #1
 800a7f8:	2201      	movs	r2, #1
 800a7fa:	409a      	lsls	r2, r3
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800a800:	bf00      	nop
 800a802:	3714      	adds	r7, #20
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr
 800a80c:	58025408 	.word	0x58025408
 800a810:	5802541c 	.word	0x5802541c
 800a814:	58025430 	.word	0x58025430
 800a818:	58025444 	.word	0x58025444
 800a81c:	58025458 	.word	0x58025458
 800a820:	5802546c 	.word	0x5802546c
 800a824:	58025480 	.word	0x58025480
 800a828:	58025494 	.word	0x58025494
 800a82c:	1600963f 	.word	0x1600963f
 800a830:	58025940 	.word	0x58025940
 800a834:	1000823f 	.word	0x1000823f
 800a838:	40020940 	.word	0x40020940

0800a83c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b089      	sub	sp, #36	@ 0x24
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
 800a844:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a846:	2300      	movs	r3, #0
 800a848:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800a84a:	4b89      	ldr	r3, [pc, #548]	@ (800aa70 <HAL_GPIO_Init+0x234>)
 800a84c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a84e:	e194      	b.n	800ab7a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	681a      	ldr	r2, [r3, #0]
 800a854:	2101      	movs	r1, #1
 800a856:	69fb      	ldr	r3, [r7, #28]
 800a858:	fa01 f303 	lsl.w	r3, r1, r3
 800a85c:	4013      	ands	r3, r2
 800a85e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800a860:	693b      	ldr	r3, [r7, #16]
 800a862:	2b00      	cmp	r3, #0
 800a864:	f000 8186 	beq.w	800ab74 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	685b      	ldr	r3, [r3, #4]
 800a86c:	f003 0303 	and.w	r3, r3, #3
 800a870:	2b01      	cmp	r3, #1
 800a872:	d005      	beq.n	800a880 <HAL_GPIO_Init+0x44>
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	685b      	ldr	r3, [r3, #4]
 800a878:	f003 0303 	and.w	r3, r3, #3
 800a87c:	2b02      	cmp	r3, #2
 800a87e:	d130      	bne.n	800a8e2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	689b      	ldr	r3, [r3, #8]
 800a884:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a886:	69fb      	ldr	r3, [r7, #28]
 800a888:	005b      	lsls	r3, r3, #1
 800a88a:	2203      	movs	r2, #3
 800a88c:	fa02 f303 	lsl.w	r3, r2, r3
 800a890:	43db      	mvns	r3, r3
 800a892:	69ba      	ldr	r2, [r7, #24]
 800a894:	4013      	ands	r3, r2
 800a896:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	68da      	ldr	r2, [r3, #12]
 800a89c:	69fb      	ldr	r3, [r7, #28]
 800a89e:	005b      	lsls	r3, r3, #1
 800a8a0:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a4:	69ba      	ldr	r2, [r7, #24]
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	69ba      	ldr	r2, [r7, #24]
 800a8ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	69fb      	ldr	r3, [r7, #28]
 800a8ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a8be:	43db      	mvns	r3, r3
 800a8c0:	69ba      	ldr	r2, [r7, #24]
 800a8c2:	4013      	ands	r3, r2
 800a8c4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	685b      	ldr	r3, [r3, #4]
 800a8ca:	091b      	lsrs	r3, r3, #4
 800a8cc:	f003 0201 	and.w	r2, r3, #1
 800a8d0:	69fb      	ldr	r3, [r7, #28]
 800a8d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a8d6:	69ba      	ldr	r2, [r7, #24]
 800a8d8:	4313      	orrs	r3, r2
 800a8da:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	69ba      	ldr	r2, [r7, #24]
 800a8e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	685b      	ldr	r3, [r3, #4]
 800a8e6:	f003 0303 	and.w	r3, r3, #3
 800a8ea:	2b03      	cmp	r3, #3
 800a8ec:	d017      	beq.n	800a91e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	68db      	ldr	r3, [r3, #12]
 800a8f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a8f4:	69fb      	ldr	r3, [r7, #28]
 800a8f6:	005b      	lsls	r3, r3, #1
 800a8f8:	2203      	movs	r2, #3
 800a8fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a8fe:	43db      	mvns	r3, r3
 800a900:	69ba      	ldr	r2, [r7, #24]
 800a902:	4013      	ands	r3, r2
 800a904:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	689a      	ldr	r2, [r3, #8]
 800a90a:	69fb      	ldr	r3, [r7, #28]
 800a90c:	005b      	lsls	r3, r3, #1
 800a90e:	fa02 f303 	lsl.w	r3, r2, r3
 800a912:	69ba      	ldr	r2, [r7, #24]
 800a914:	4313      	orrs	r3, r2
 800a916:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	69ba      	ldr	r2, [r7, #24]
 800a91c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	685b      	ldr	r3, [r3, #4]
 800a922:	f003 0303 	and.w	r3, r3, #3
 800a926:	2b02      	cmp	r3, #2
 800a928:	d123      	bne.n	800a972 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a92a:	69fb      	ldr	r3, [r7, #28]
 800a92c:	08da      	lsrs	r2, r3, #3
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	3208      	adds	r2, #8
 800a932:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a936:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a938:	69fb      	ldr	r3, [r7, #28]
 800a93a:	f003 0307 	and.w	r3, r3, #7
 800a93e:	009b      	lsls	r3, r3, #2
 800a940:	220f      	movs	r2, #15
 800a942:	fa02 f303 	lsl.w	r3, r2, r3
 800a946:	43db      	mvns	r3, r3
 800a948:	69ba      	ldr	r2, [r7, #24]
 800a94a:	4013      	ands	r3, r2
 800a94c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	691a      	ldr	r2, [r3, #16]
 800a952:	69fb      	ldr	r3, [r7, #28]
 800a954:	f003 0307 	and.w	r3, r3, #7
 800a958:	009b      	lsls	r3, r3, #2
 800a95a:	fa02 f303 	lsl.w	r3, r2, r3
 800a95e:	69ba      	ldr	r2, [r7, #24]
 800a960:	4313      	orrs	r3, r2
 800a962:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a964:	69fb      	ldr	r3, [r7, #28]
 800a966:	08da      	lsrs	r2, r3, #3
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	3208      	adds	r2, #8
 800a96c:	69b9      	ldr	r1, [r7, #24]
 800a96e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a978:	69fb      	ldr	r3, [r7, #28]
 800a97a:	005b      	lsls	r3, r3, #1
 800a97c:	2203      	movs	r2, #3
 800a97e:	fa02 f303 	lsl.w	r3, r2, r3
 800a982:	43db      	mvns	r3, r3
 800a984:	69ba      	ldr	r2, [r7, #24]
 800a986:	4013      	ands	r3, r2
 800a988:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	685b      	ldr	r3, [r3, #4]
 800a98e:	f003 0203 	and.w	r2, r3, #3
 800a992:	69fb      	ldr	r3, [r7, #28]
 800a994:	005b      	lsls	r3, r3, #1
 800a996:	fa02 f303 	lsl.w	r3, r2, r3
 800a99a:	69ba      	ldr	r2, [r7, #24]
 800a99c:	4313      	orrs	r3, r2
 800a99e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	69ba      	ldr	r2, [r7, #24]
 800a9a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	685b      	ldr	r3, [r3, #4]
 800a9aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	f000 80e0 	beq.w	800ab74 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a9b4:	4b2f      	ldr	r3, [pc, #188]	@ (800aa74 <HAL_GPIO_Init+0x238>)
 800a9b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a9ba:	4a2e      	ldr	r2, [pc, #184]	@ (800aa74 <HAL_GPIO_Init+0x238>)
 800a9bc:	f043 0302 	orr.w	r3, r3, #2
 800a9c0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800a9c4:	4b2b      	ldr	r3, [pc, #172]	@ (800aa74 <HAL_GPIO_Init+0x238>)
 800a9c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a9ca:	f003 0302 	and.w	r3, r3, #2
 800a9ce:	60fb      	str	r3, [r7, #12]
 800a9d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a9d2:	4a29      	ldr	r2, [pc, #164]	@ (800aa78 <HAL_GPIO_Init+0x23c>)
 800a9d4:	69fb      	ldr	r3, [r7, #28]
 800a9d6:	089b      	lsrs	r3, r3, #2
 800a9d8:	3302      	adds	r3, #2
 800a9da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a9e0:	69fb      	ldr	r3, [r7, #28]
 800a9e2:	f003 0303 	and.w	r3, r3, #3
 800a9e6:	009b      	lsls	r3, r3, #2
 800a9e8:	220f      	movs	r2, #15
 800a9ea:	fa02 f303 	lsl.w	r3, r2, r3
 800a9ee:	43db      	mvns	r3, r3
 800a9f0:	69ba      	ldr	r2, [r7, #24]
 800a9f2:	4013      	ands	r3, r2
 800a9f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	4a20      	ldr	r2, [pc, #128]	@ (800aa7c <HAL_GPIO_Init+0x240>)
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d052      	beq.n	800aaa4 <HAL_GPIO_Init+0x268>
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	4a1f      	ldr	r2, [pc, #124]	@ (800aa80 <HAL_GPIO_Init+0x244>)
 800aa02:	4293      	cmp	r3, r2
 800aa04:	d031      	beq.n	800aa6a <HAL_GPIO_Init+0x22e>
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	4a1e      	ldr	r2, [pc, #120]	@ (800aa84 <HAL_GPIO_Init+0x248>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d02b      	beq.n	800aa66 <HAL_GPIO_Init+0x22a>
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	4a1d      	ldr	r2, [pc, #116]	@ (800aa88 <HAL_GPIO_Init+0x24c>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d025      	beq.n	800aa62 <HAL_GPIO_Init+0x226>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	4a1c      	ldr	r2, [pc, #112]	@ (800aa8c <HAL_GPIO_Init+0x250>)
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d01f      	beq.n	800aa5e <HAL_GPIO_Init+0x222>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	4a1b      	ldr	r2, [pc, #108]	@ (800aa90 <HAL_GPIO_Init+0x254>)
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d019      	beq.n	800aa5a <HAL_GPIO_Init+0x21e>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	4a1a      	ldr	r2, [pc, #104]	@ (800aa94 <HAL_GPIO_Init+0x258>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d013      	beq.n	800aa56 <HAL_GPIO_Init+0x21a>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	4a19      	ldr	r2, [pc, #100]	@ (800aa98 <HAL_GPIO_Init+0x25c>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d00d      	beq.n	800aa52 <HAL_GPIO_Init+0x216>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	4a18      	ldr	r2, [pc, #96]	@ (800aa9c <HAL_GPIO_Init+0x260>)
 800aa3a:	4293      	cmp	r3, r2
 800aa3c:	d007      	beq.n	800aa4e <HAL_GPIO_Init+0x212>
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	4a17      	ldr	r2, [pc, #92]	@ (800aaa0 <HAL_GPIO_Init+0x264>)
 800aa42:	4293      	cmp	r3, r2
 800aa44:	d101      	bne.n	800aa4a <HAL_GPIO_Init+0x20e>
 800aa46:	2309      	movs	r3, #9
 800aa48:	e02d      	b.n	800aaa6 <HAL_GPIO_Init+0x26a>
 800aa4a:	230a      	movs	r3, #10
 800aa4c:	e02b      	b.n	800aaa6 <HAL_GPIO_Init+0x26a>
 800aa4e:	2308      	movs	r3, #8
 800aa50:	e029      	b.n	800aaa6 <HAL_GPIO_Init+0x26a>
 800aa52:	2307      	movs	r3, #7
 800aa54:	e027      	b.n	800aaa6 <HAL_GPIO_Init+0x26a>
 800aa56:	2306      	movs	r3, #6
 800aa58:	e025      	b.n	800aaa6 <HAL_GPIO_Init+0x26a>
 800aa5a:	2305      	movs	r3, #5
 800aa5c:	e023      	b.n	800aaa6 <HAL_GPIO_Init+0x26a>
 800aa5e:	2304      	movs	r3, #4
 800aa60:	e021      	b.n	800aaa6 <HAL_GPIO_Init+0x26a>
 800aa62:	2303      	movs	r3, #3
 800aa64:	e01f      	b.n	800aaa6 <HAL_GPIO_Init+0x26a>
 800aa66:	2302      	movs	r3, #2
 800aa68:	e01d      	b.n	800aaa6 <HAL_GPIO_Init+0x26a>
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	e01b      	b.n	800aaa6 <HAL_GPIO_Init+0x26a>
 800aa6e:	bf00      	nop
 800aa70:	58000080 	.word	0x58000080
 800aa74:	58024400 	.word	0x58024400
 800aa78:	58000400 	.word	0x58000400
 800aa7c:	58020000 	.word	0x58020000
 800aa80:	58020400 	.word	0x58020400
 800aa84:	58020800 	.word	0x58020800
 800aa88:	58020c00 	.word	0x58020c00
 800aa8c:	58021000 	.word	0x58021000
 800aa90:	58021400 	.word	0x58021400
 800aa94:	58021800 	.word	0x58021800
 800aa98:	58021c00 	.word	0x58021c00
 800aa9c:	58022000 	.word	0x58022000
 800aaa0:	58022400 	.word	0x58022400
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	69fa      	ldr	r2, [r7, #28]
 800aaa8:	f002 0203 	and.w	r2, r2, #3
 800aaac:	0092      	lsls	r2, r2, #2
 800aaae:	4093      	lsls	r3, r2
 800aab0:	69ba      	ldr	r2, [r7, #24]
 800aab2:	4313      	orrs	r3, r2
 800aab4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800aab6:	4938      	ldr	r1, [pc, #224]	@ (800ab98 <HAL_GPIO_Init+0x35c>)
 800aab8:	69fb      	ldr	r3, [r7, #28]
 800aaba:	089b      	lsrs	r3, r3, #2
 800aabc:	3302      	adds	r3, #2
 800aabe:	69ba      	ldr	r2, [r7, #24]
 800aac0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800aac4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800aacc:	693b      	ldr	r3, [r7, #16]
 800aace:	43db      	mvns	r3, r3
 800aad0:	69ba      	ldr	r2, [r7, #24]
 800aad2:	4013      	ands	r3, r2
 800aad4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d003      	beq.n	800aaea <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800aae2:	69ba      	ldr	r2, [r7, #24]
 800aae4:	693b      	ldr	r3, [r7, #16]
 800aae6:	4313      	orrs	r3, r2
 800aae8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800aaea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aaee:	69bb      	ldr	r3, [r7, #24]
 800aaf0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800aaf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aaf6:	685b      	ldr	r3, [r3, #4]
 800aaf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	43db      	mvns	r3, r3
 800aafe:	69ba      	ldr	r2, [r7, #24]
 800ab00:	4013      	ands	r3, r2
 800ab02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d003      	beq.n	800ab18 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800ab10:	69ba      	ldr	r2, [r7, #24]
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	4313      	orrs	r3, r2
 800ab16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800ab18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab1c:	69bb      	ldr	r3, [r7, #24]
 800ab1e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	685b      	ldr	r3, [r3, #4]
 800ab24:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ab26:	693b      	ldr	r3, [r7, #16]
 800ab28:	43db      	mvns	r3, r3
 800ab2a:	69ba      	ldr	r2, [r7, #24]
 800ab2c:	4013      	ands	r3, r2
 800ab2e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	685b      	ldr	r3, [r3, #4]
 800ab34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d003      	beq.n	800ab44 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800ab3c:	69ba      	ldr	r2, [r7, #24]
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	4313      	orrs	r3, r2
 800ab42:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	69ba      	ldr	r2, [r7, #24]
 800ab48:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	43db      	mvns	r3, r3
 800ab54:	69ba      	ldr	r2, [r7, #24]
 800ab56:	4013      	ands	r3, r2
 800ab58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d003      	beq.n	800ab6e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800ab66:	69ba      	ldr	r2, [r7, #24]
 800ab68:	693b      	ldr	r3, [r7, #16]
 800ab6a:	4313      	orrs	r3, r2
 800ab6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	69ba      	ldr	r2, [r7, #24]
 800ab72:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800ab74:	69fb      	ldr	r3, [r7, #28]
 800ab76:	3301      	adds	r3, #1
 800ab78:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	681a      	ldr	r2, [r3, #0]
 800ab7e:	69fb      	ldr	r3, [r7, #28]
 800ab80:	fa22 f303 	lsr.w	r3, r2, r3
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	f47f ae63 	bne.w	800a850 <HAL_GPIO_Init+0x14>
  }
}
 800ab8a:	bf00      	nop
 800ab8c:	bf00      	nop
 800ab8e:	3724      	adds	r7, #36	@ 0x24
 800ab90:	46bd      	mov	sp, r7
 800ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab96:	4770      	bx	lr
 800ab98:	58000400 	.word	0x58000400

0800ab9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
 800aba4:	460b      	mov	r3, r1
 800aba6:	807b      	strh	r3, [r7, #2]
 800aba8:	4613      	mov	r3, r2
 800abaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800abac:	787b      	ldrb	r3, [r7, #1]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d003      	beq.n	800abba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800abb2:	887a      	ldrh	r2, [r7, #2]
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800abb8:	e003      	b.n	800abc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800abba:	887b      	ldrh	r3, [r7, #2]
 800abbc:	041a      	lsls	r2, r3, #16
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	619a      	str	r2, [r3, #24]
}
 800abc2:	bf00      	nop
 800abc4:	370c      	adds	r7, #12
 800abc6:	46bd      	mov	sp, r7
 800abc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abcc:	4770      	bx	lr
	...

0800abd0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b084      	sub	sp, #16
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800abd8:	4b19      	ldr	r3, [pc, #100]	@ (800ac40 <HAL_PWREx_ConfigSupply+0x70>)
 800abda:	68db      	ldr	r3, [r3, #12]
 800abdc:	f003 0304 	and.w	r3, r3, #4
 800abe0:	2b04      	cmp	r3, #4
 800abe2:	d00a      	beq.n	800abfa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800abe4:	4b16      	ldr	r3, [pc, #88]	@ (800ac40 <HAL_PWREx_ConfigSupply+0x70>)
 800abe6:	68db      	ldr	r3, [r3, #12]
 800abe8:	f003 0307 	and.w	r3, r3, #7
 800abec:	687a      	ldr	r2, [r7, #4]
 800abee:	429a      	cmp	r2, r3
 800abf0:	d001      	beq.n	800abf6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800abf2:	2301      	movs	r3, #1
 800abf4:	e01f      	b.n	800ac36 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800abf6:	2300      	movs	r3, #0
 800abf8:	e01d      	b.n	800ac36 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800abfa:	4b11      	ldr	r3, [pc, #68]	@ (800ac40 <HAL_PWREx_ConfigSupply+0x70>)
 800abfc:	68db      	ldr	r3, [r3, #12]
 800abfe:	f023 0207 	bic.w	r2, r3, #7
 800ac02:	490f      	ldr	r1, [pc, #60]	@ (800ac40 <HAL_PWREx_ConfigSupply+0x70>)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	4313      	orrs	r3, r2
 800ac08:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800ac0a:	f7fb f969 	bl	8005ee0 <HAL_GetTick>
 800ac0e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800ac10:	e009      	b.n	800ac26 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800ac12:	f7fb f965 	bl	8005ee0 <HAL_GetTick>
 800ac16:	4602      	mov	r2, r0
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	1ad3      	subs	r3, r2, r3
 800ac1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ac20:	d901      	bls.n	800ac26 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800ac22:	2301      	movs	r3, #1
 800ac24:	e007      	b.n	800ac36 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800ac26:	4b06      	ldr	r3, [pc, #24]	@ (800ac40 <HAL_PWREx_ConfigSupply+0x70>)
 800ac28:	685b      	ldr	r3, [r3, #4]
 800ac2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ac2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac32:	d1ee      	bne.n	800ac12 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800ac34:	2300      	movs	r3, #0
}
 800ac36:	4618      	mov	r0, r3
 800ac38:	3710      	adds	r7, #16
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}
 800ac3e:	bf00      	nop
 800ac40:	58024800 	.word	0x58024800

0800ac44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b08c      	sub	sp, #48	@ 0x30
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d102      	bne.n	800ac58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800ac52:	2301      	movs	r3, #1
 800ac54:	f000 bc48 	b.w	800b4e8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f003 0301 	and.w	r3, r3, #1
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	f000 8088 	beq.w	800ad76 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ac66:	4b99      	ldr	r3, [pc, #612]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ac68:	691b      	ldr	r3, [r3, #16]
 800ac6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ac6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ac70:	4b96      	ldr	r3, [pc, #600]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ac72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac74:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800ac76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac78:	2b10      	cmp	r3, #16
 800ac7a:	d007      	beq.n	800ac8c <HAL_RCC_OscConfig+0x48>
 800ac7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac7e:	2b18      	cmp	r3, #24
 800ac80:	d111      	bne.n	800aca6 <HAL_RCC_OscConfig+0x62>
 800ac82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac84:	f003 0303 	and.w	r3, r3, #3
 800ac88:	2b02      	cmp	r3, #2
 800ac8a:	d10c      	bne.n	800aca6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ac8c:	4b8f      	ldr	r3, [pc, #572]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d06d      	beq.n	800ad74 <HAL_RCC_OscConfig+0x130>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	685b      	ldr	r3, [r3, #4]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d169      	bne.n	800ad74 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800aca0:	2301      	movs	r3, #1
 800aca2:	f000 bc21 	b.w	800b4e8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	685b      	ldr	r3, [r3, #4]
 800acaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800acae:	d106      	bne.n	800acbe <HAL_RCC_OscConfig+0x7a>
 800acb0:	4b86      	ldr	r3, [pc, #536]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	4a85      	ldr	r2, [pc, #532]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800acb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800acba:	6013      	str	r3, [r2, #0]
 800acbc:	e02e      	b.n	800ad1c <HAL_RCC_OscConfig+0xd8>
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d10c      	bne.n	800ace0 <HAL_RCC_OscConfig+0x9c>
 800acc6:	4b81      	ldr	r3, [pc, #516]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	4a80      	ldr	r2, [pc, #512]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800accc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800acd0:	6013      	str	r3, [r2, #0]
 800acd2:	4b7e      	ldr	r3, [pc, #504]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	4a7d      	ldr	r2, [pc, #500]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800acd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800acdc:	6013      	str	r3, [r2, #0]
 800acde:	e01d      	b.n	800ad1c <HAL_RCC_OscConfig+0xd8>
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ace8:	d10c      	bne.n	800ad04 <HAL_RCC_OscConfig+0xc0>
 800acea:	4b78      	ldr	r3, [pc, #480]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a77      	ldr	r2, [pc, #476]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800acf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800acf4:	6013      	str	r3, [r2, #0]
 800acf6:	4b75      	ldr	r3, [pc, #468]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	4a74      	ldr	r2, [pc, #464]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800acfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ad00:	6013      	str	r3, [r2, #0]
 800ad02:	e00b      	b.n	800ad1c <HAL_RCC_OscConfig+0xd8>
 800ad04:	4b71      	ldr	r3, [pc, #452]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	4a70      	ldr	r2, [pc, #448]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ad0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ad0e:	6013      	str	r3, [r2, #0]
 800ad10:	4b6e      	ldr	r3, [pc, #440]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	4a6d      	ldr	r2, [pc, #436]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ad16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ad1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	685b      	ldr	r3, [r3, #4]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d013      	beq.n	800ad4c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad24:	f7fb f8dc 	bl	8005ee0 <HAL_GetTick>
 800ad28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ad2a:	e008      	b.n	800ad3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ad2c:	f7fb f8d8 	bl	8005ee0 <HAL_GetTick>
 800ad30:	4602      	mov	r2, r0
 800ad32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad34:	1ad3      	subs	r3, r2, r3
 800ad36:	2b64      	cmp	r3, #100	@ 0x64
 800ad38:	d901      	bls.n	800ad3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ad3a:	2303      	movs	r3, #3
 800ad3c:	e3d4      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ad3e:	4b63      	ldr	r3, [pc, #396]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d0f0      	beq.n	800ad2c <HAL_RCC_OscConfig+0xe8>
 800ad4a:	e014      	b.n	800ad76 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad4c:	f7fb f8c8 	bl	8005ee0 <HAL_GetTick>
 800ad50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ad52:	e008      	b.n	800ad66 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ad54:	f7fb f8c4 	bl	8005ee0 <HAL_GetTick>
 800ad58:	4602      	mov	r2, r0
 800ad5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad5c:	1ad3      	subs	r3, r2, r3
 800ad5e:	2b64      	cmp	r3, #100	@ 0x64
 800ad60:	d901      	bls.n	800ad66 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800ad62:	2303      	movs	r3, #3
 800ad64:	e3c0      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ad66:	4b59      	ldr	r3, [pc, #356]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d1f0      	bne.n	800ad54 <HAL_RCC_OscConfig+0x110>
 800ad72:	e000      	b.n	800ad76 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ad74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f003 0302 	and.w	r3, r3, #2
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	f000 80ca 	beq.w	800af18 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ad84:	4b51      	ldr	r3, [pc, #324]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ad86:	691b      	ldr	r3, [r3, #16]
 800ad88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ad8c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ad8e:	4b4f      	ldr	r3, [pc, #316]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ad90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad92:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800ad94:	6a3b      	ldr	r3, [r7, #32]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d007      	beq.n	800adaa <HAL_RCC_OscConfig+0x166>
 800ad9a:	6a3b      	ldr	r3, [r7, #32]
 800ad9c:	2b18      	cmp	r3, #24
 800ad9e:	d156      	bne.n	800ae4e <HAL_RCC_OscConfig+0x20a>
 800ada0:	69fb      	ldr	r3, [r7, #28]
 800ada2:	f003 0303 	and.w	r3, r3, #3
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d151      	bne.n	800ae4e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800adaa:	4b48      	ldr	r3, [pc, #288]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f003 0304 	and.w	r3, r3, #4
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d005      	beq.n	800adc2 <HAL_RCC_OscConfig+0x17e>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	68db      	ldr	r3, [r3, #12]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d101      	bne.n	800adc2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800adbe:	2301      	movs	r3, #1
 800adc0:	e392      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800adc2:	4b42      	ldr	r3, [pc, #264]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f023 0219 	bic.w	r2, r3, #25
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	68db      	ldr	r3, [r3, #12]
 800adce:	493f      	ldr	r1, [pc, #252]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800add0:	4313      	orrs	r3, r2
 800add2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800add4:	f7fb f884 	bl	8005ee0 <HAL_GetTick>
 800add8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800adda:	e008      	b.n	800adee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800addc:	f7fb f880 	bl	8005ee0 <HAL_GetTick>
 800ade0:	4602      	mov	r2, r0
 800ade2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade4:	1ad3      	subs	r3, r2, r3
 800ade6:	2b02      	cmp	r3, #2
 800ade8:	d901      	bls.n	800adee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800adea:	2303      	movs	r3, #3
 800adec:	e37c      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800adee:	4b37      	ldr	r3, [pc, #220]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f003 0304 	and.w	r3, r3, #4
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d0f0      	beq.n	800addc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800adfa:	f7fb f8a1 	bl	8005f40 <HAL_GetREVID>
 800adfe:	4603      	mov	r3, r0
 800ae00:	f241 0203 	movw	r2, #4099	@ 0x1003
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d817      	bhi.n	800ae38 <HAL_RCC_OscConfig+0x1f4>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	691b      	ldr	r3, [r3, #16]
 800ae0c:	2b40      	cmp	r3, #64	@ 0x40
 800ae0e:	d108      	bne.n	800ae22 <HAL_RCC_OscConfig+0x1de>
 800ae10:	4b2e      	ldr	r3, [pc, #184]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800ae18:	4a2c      	ldr	r2, [pc, #176]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ae1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae1e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ae20:	e07a      	b.n	800af18 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae22:	4b2a      	ldr	r3, [pc, #168]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ae24:	685b      	ldr	r3, [r3, #4]
 800ae26:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	691b      	ldr	r3, [r3, #16]
 800ae2e:	031b      	lsls	r3, r3, #12
 800ae30:	4926      	ldr	r1, [pc, #152]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ae32:	4313      	orrs	r3, r2
 800ae34:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ae36:	e06f      	b.n	800af18 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae38:	4b24      	ldr	r3, [pc, #144]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	691b      	ldr	r3, [r3, #16]
 800ae44:	061b      	lsls	r3, r3, #24
 800ae46:	4921      	ldr	r1, [pc, #132]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ae48:	4313      	orrs	r3, r2
 800ae4a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ae4c:	e064      	b.n	800af18 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	68db      	ldr	r3, [r3, #12]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d047      	beq.n	800aee6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800ae56:	4b1d      	ldr	r3, [pc, #116]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f023 0219 	bic.w	r2, r3, #25
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	68db      	ldr	r3, [r3, #12]
 800ae62:	491a      	ldr	r1, [pc, #104]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ae64:	4313      	orrs	r3, r2
 800ae66:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae68:	f7fb f83a 	bl	8005ee0 <HAL_GetTick>
 800ae6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ae6e:	e008      	b.n	800ae82 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ae70:	f7fb f836 	bl	8005ee0 <HAL_GetTick>
 800ae74:	4602      	mov	r2, r0
 800ae76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae78:	1ad3      	subs	r3, r2, r3
 800ae7a:	2b02      	cmp	r3, #2
 800ae7c:	d901      	bls.n	800ae82 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800ae7e:	2303      	movs	r3, #3
 800ae80:	e332      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ae82:	4b12      	ldr	r3, [pc, #72]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f003 0304 	and.w	r3, r3, #4
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d0f0      	beq.n	800ae70 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae8e:	f7fb f857 	bl	8005f40 <HAL_GetREVID>
 800ae92:	4603      	mov	r3, r0
 800ae94:	f241 0203 	movw	r2, #4099	@ 0x1003
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d819      	bhi.n	800aed0 <HAL_RCC_OscConfig+0x28c>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	691b      	ldr	r3, [r3, #16]
 800aea0:	2b40      	cmp	r3, #64	@ 0x40
 800aea2:	d108      	bne.n	800aeb6 <HAL_RCC_OscConfig+0x272>
 800aea4:	4b09      	ldr	r3, [pc, #36]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800aea6:	685b      	ldr	r3, [r3, #4]
 800aea8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800aeac:	4a07      	ldr	r2, [pc, #28]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800aeae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aeb2:	6053      	str	r3, [r2, #4]
 800aeb4:	e030      	b.n	800af18 <HAL_RCC_OscConfig+0x2d4>
 800aeb6:	4b05      	ldr	r3, [pc, #20]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800aeb8:	685b      	ldr	r3, [r3, #4]
 800aeba:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	691b      	ldr	r3, [r3, #16]
 800aec2:	031b      	lsls	r3, r3, #12
 800aec4:	4901      	ldr	r1, [pc, #4]	@ (800aecc <HAL_RCC_OscConfig+0x288>)
 800aec6:	4313      	orrs	r3, r2
 800aec8:	604b      	str	r3, [r1, #4]
 800aeca:	e025      	b.n	800af18 <HAL_RCC_OscConfig+0x2d4>
 800aecc:	58024400 	.word	0x58024400
 800aed0:	4b9a      	ldr	r3, [pc, #616]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800aed2:	685b      	ldr	r3, [r3, #4]
 800aed4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	691b      	ldr	r3, [r3, #16]
 800aedc:	061b      	lsls	r3, r3, #24
 800aede:	4997      	ldr	r1, [pc, #604]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800aee0:	4313      	orrs	r3, r2
 800aee2:	604b      	str	r3, [r1, #4]
 800aee4:	e018      	b.n	800af18 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aee6:	4b95      	ldr	r3, [pc, #596]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	4a94      	ldr	r2, [pc, #592]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800aeec:	f023 0301 	bic.w	r3, r3, #1
 800aef0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aef2:	f7fa fff5 	bl	8005ee0 <HAL_GetTick>
 800aef6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800aef8:	e008      	b.n	800af0c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aefa:	f7fa fff1 	bl	8005ee0 <HAL_GetTick>
 800aefe:	4602      	mov	r2, r0
 800af00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af02:	1ad3      	subs	r3, r2, r3
 800af04:	2b02      	cmp	r3, #2
 800af06:	d901      	bls.n	800af0c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800af08:	2303      	movs	r3, #3
 800af0a:	e2ed      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800af0c:	4b8b      	ldr	r3, [pc, #556]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	f003 0304 	and.w	r3, r3, #4
 800af14:	2b00      	cmp	r3, #0
 800af16:	d1f0      	bne.n	800aefa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f003 0310 	and.w	r3, r3, #16
 800af20:	2b00      	cmp	r3, #0
 800af22:	f000 80a9 	beq.w	800b078 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800af26:	4b85      	ldr	r3, [pc, #532]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800af28:	691b      	ldr	r3, [r3, #16]
 800af2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800af2e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800af30:	4b82      	ldr	r3, [pc, #520]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800af32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af34:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800af36:	69bb      	ldr	r3, [r7, #24]
 800af38:	2b08      	cmp	r3, #8
 800af3a:	d007      	beq.n	800af4c <HAL_RCC_OscConfig+0x308>
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	2b18      	cmp	r3, #24
 800af40:	d13a      	bne.n	800afb8 <HAL_RCC_OscConfig+0x374>
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	f003 0303 	and.w	r3, r3, #3
 800af48:	2b01      	cmp	r3, #1
 800af4a:	d135      	bne.n	800afb8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800af4c:	4b7b      	ldr	r3, [pc, #492]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af54:	2b00      	cmp	r3, #0
 800af56:	d005      	beq.n	800af64 <HAL_RCC_OscConfig+0x320>
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	69db      	ldr	r3, [r3, #28]
 800af5c:	2b80      	cmp	r3, #128	@ 0x80
 800af5e:	d001      	beq.n	800af64 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800af60:	2301      	movs	r3, #1
 800af62:	e2c1      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800af64:	f7fa ffec 	bl	8005f40 <HAL_GetREVID>
 800af68:	4603      	mov	r3, r0
 800af6a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800af6e:	4293      	cmp	r3, r2
 800af70:	d817      	bhi.n	800afa2 <HAL_RCC_OscConfig+0x35e>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6a1b      	ldr	r3, [r3, #32]
 800af76:	2b20      	cmp	r3, #32
 800af78:	d108      	bne.n	800af8c <HAL_RCC_OscConfig+0x348>
 800af7a:	4b70      	ldr	r3, [pc, #448]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800af7c:	685b      	ldr	r3, [r3, #4]
 800af7e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800af82:	4a6e      	ldr	r2, [pc, #440]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800af84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800af88:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800af8a:	e075      	b.n	800b078 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800af8c:	4b6b      	ldr	r3, [pc, #428]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800af8e:	685b      	ldr	r3, [r3, #4]
 800af90:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6a1b      	ldr	r3, [r3, #32]
 800af98:	069b      	lsls	r3, r3, #26
 800af9a:	4968      	ldr	r1, [pc, #416]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800af9c:	4313      	orrs	r3, r2
 800af9e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800afa0:	e06a      	b.n	800b078 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800afa2:	4b66      	ldr	r3, [pc, #408]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800afa4:	68db      	ldr	r3, [r3, #12]
 800afa6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6a1b      	ldr	r3, [r3, #32]
 800afae:	061b      	lsls	r3, r3, #24
 800afb0:	4962      	ldr	r1, [pc, #392]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800afb2:	4313      	orrs	r3, r2
 800afb4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800afb6:	e05f      	b.n	800b078 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	69db      	ldr	r3, [r3, #28]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d042      	beq.n	800b046 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800afc0:	4b5e      	ldr	r3, [pc, #376]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	4a5d      	ldr	r2, [pc, #372]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800afc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afcc:	f7fa ff88 	bl	8005ee0 <HAL_GetTick>
 800afd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800afd2:	e008      	b.n	800afe6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800afd4:	f7fa ff84 	bl	8005ee0 <HAL_GetTick>
 800afd8:	4602      	mov	r2, r0
 800afda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afdc:	1ad3      	subs	r3, r2, r3
 800afde:	2b02      	cmp	r3, #2
 800afe0:	d901      	bls.n	800afe6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800afe2:	2303      	movs	r3, #3
 800afe4:	e280      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800afe6:	4b55      	ldr	r3, [pc, #340]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d0f0      	beq.n	800afd4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aff2:	f7fa ffa5 	bl	8005f40 <HAL_GetREVID>
 800aff6:	4603      	mov	r3, r0
 800aff8:	f241 0203 	movw	r2, #4099	@ 0x1003
 800affc:	4293      	cmp	r3, r2
 800affe:	d817      	bhi.n	800b030 <HAL_RCC_OscConfig+0x3ec>
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	6a1b      	ldr	r3, [r3, #32]
 800b004:	2b20      	cmp	r3, #32
 800b006:	d108      	bne.n	800b01a <HAL_RCC_OscConfig+0x3d6>
 800b008:	4b4c      	ldr	r3, [pc, #304]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b00a:	685b      	ldr	r3, [r3, #4]
 800b00c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800b010:	4a4a      	ldr	r2, [pc, #296]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b012:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b016:	6053      	str	r3, [r2, #4]
 800b018:	e02e      	b.n	800b078 <HAL_RCC_OscConfig+0x434>
 800b01a:	4b48      	ldr	r3, [pc, #288]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b01c:	685b      	ldr	r3, [r3, #4]
 800b01e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6a1b      	ldr	r3, [r3, #32]
 800b026:	069b      	lsls	r3, r3, #26
 800b028:	4944      	ldr	r1, [pc, #272]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b02a:	4313      	orrs	r3, r2
 800b02c:	604b      	str	r3, [r1, #4]
 800b02e:	e023      	b.n	800b078 <HAL_RCC_OscConfig+0x434>
 800b030:	4b42      	ldr	r3, [pc, #264]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b032:	68db      	ldr	r3, [r3, #12]
 800b034:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6a1b      	ldr	r3, [r3, #32]
 800b03c:	061b      	lsls	r3, r3, #24
 800b03e:	493f      	ldr	r1, [pc, #252]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b040:	4313      	orrs	r3, r2
 800b042:	60cb      	str	r3, [r1, #12]
 800b044:	e018      	b.n	800b078 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b046:	4b3d      	ldr	r3, [pc, #244]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	4a3c      	ldr	r2, [pc, #240]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b04c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b050:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b052:	f7fa ff45 	bl	8005ee0 <HAL_GetTick>
 800b056:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b058:	e008      	b.n	800b06c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b05a:	f7fa ff41 	bl	8005ee0 <HAL_GetTick>
 800b05e:	4602      	mov	r2, r0
 800b060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b062:	1ad3      	subs	r3, r2, r3
 800b064:	2b02      	cmp	r3, #2
 800b066:	d901      	bls.n	800b06c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b068:	2303      	movs	r3, #3
 800b06a:	e23d      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b06c:	4b33      	ldr	r3, [pc, #204]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b074:	2b00      	cmp	r3, #0
 800b076:	d1f0      	bne.n	800b05a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f003 0308 	and.w	r3, r3, #8
 800b080:	2b00      	cmp	r3, #0
 800b082:	d036      	beq.n	800b0f2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	695b      	ldr	r3, [r3, #20]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d019      	beq.n	800b0c0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b08c:	4b2b      	ldr	r3, [pc, #172]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b08e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b090:	4a2a      	ldr	r2, [pc, #168]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b092:	f043 0301 	orr.w	r3, r3, #1
 800b096:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b098:	f7fa ff22 	bl	8005ee0 <HAL_GetTick>
 800b09c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b09e:	e008      	b.n	800b0b2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b0a0:	f7fa ff1e 	bl	8005ee0 <HAL_GetTick>
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a8:	1ad3      	subs	r3, r2, r3
 800b0aa:	2b02      	cmp	r3, #2
 800b0ac:	d901      	bls.n	800b0b2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800b0ae:	2303      	movs	r3, #3
 800b0b0:	e21a      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b0b2:	4b22      	ldr	r3, [pc, #136]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b0b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0b6:	f003 0302 	and.w	r3, r3, #2
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d0f0      	beq.n	800b0a0 <HAL_RCC_OscConfig+0x45c>
 800b0be:	e018      	b.n	800b0f2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b0c0:	4b1e      	ldr	r3, [pc, #120]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b0c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0c4:	4a1d      	ldr	r2, [pc, #116]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b0c6:	f023 0301 	bic.w	r3, r3, #1
 800b0ca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0cc:	f7fa ff08 	bl	8005ee0 <HAL_GetTick>
 800b0d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b0d2:	e008      	b.n	800b0e6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b0d4:	f7fa ff04 	bl	8005ee0 <HAL_GetTick>
 800b0d8:	4602      	mov	r2, r0
 800b0da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0dc:	1ad3      	subs	r3, r2, r3
 800b0de:	2b02      	cmp	r3, #2
 800b0e0:	d901      	bls.n	800b0e6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800b0e2:	2303      	movs	r3, #3
 800b0e4:	e200      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b0e6:	4b15      	ldr	r3, [pc, #84]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b0e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0ea:	f003 0302 	and.w	r3, r3, #2
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d1f0      	bne.n	800b0d4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	f003 0320 	and.w	r3, r3, #32
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d039      	beq.n	800b172 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	699b      	ldr	r3, [r3, #24]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d01c      	beq.n	800b140 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b106:	4b0d      	ldr	r3, [pc, #52]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	4a0c      	ldr	r2, [pc, #48]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b10c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b110:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b112:	f7fa fee5 	bl	8005ee0 <HAL_GetTick>
 800b116:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b118:	e008      	b.n	800b12c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b11a:	f7fa fee1 	bl	8005ee0 <HAL_GetTick>
 800b11e:	4602      	mov	r2, r0
 800b120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b122:	1ad3      	subs	r3, r2, r3
 800b124:	2b02      	cmp	r3, #2
 800b126:	d901      	bls.n	800b12c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800b128:	2303      	movs	r3, #3
 800b12a:	e1dd      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b12c:	4b03      	ldr	r3, [pc, #12]	@ (800b13c <HAL_RCC_OscConfig+0x4f8>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b134:	2b00      	cmp	r3, #0
 800b136:	d0f0      	beq.n	800b11a <HAL_RCC_OscConfig+0x4d6>
 800b138:	e01b      	b.n	800b172 <HAL_RCC_OscConfig+0x52e>
 800b13a:	bf00      	nop
 800b13c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b140:	4b9b      	ldr	r3, [pc, #620]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	4a9a      	ldr	r2, [pc, #616]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b146:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b14a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b14c:	f7fa fec8 	bl	8005ee0 <HAL_GetTick>
 800b150:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b152:	e008      	b.n	800b166 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b154:	f7fa fec4 	bl	8005ee0 <HAL_GetTick>
 800b158:	4602      	mov	r2, r0
 800b15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b15c:	1ad3      	subs	r3, r2, r3
 800b15e:	2b02      	cmp	r3, #2
 800b160:	d901      	bls.n	800b166 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800b162:	2303      	movs	r3, #3
 800b164:	e1c0      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b166:	4b92      	ldr	r3, [pc, #584]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d1f0      	bne.n	800b154 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f003 0304 	and.w	r3, r3, #4
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	f000 8081 	beq.w	800b282 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b180:	4b8c      	ldr	r3, [pc, #560]	@ (800b3b4 <HAL_RCC_OscConfig+0x770>)
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	4a8b      	ldr	r2, [pc, #556]	@ (800b3b4 <HAL_RCC_OscConfig+0x770>)
 800b186:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b18a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b18c:	f7fa fea8 	bl	8005ee0 <HAL_GetTick>
 800b190:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b192:	e008      	b.n	800b1a6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b194:	f7fa fea4 	bl	8005ee0 <HAL_GetTick>
 800b198:	4602      	mov	r2, r0
 800b19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b19c:	1ad3      	subs	r3, r2, r3
 800b19e:	2b64      	cmp	r3, #100	@ 0x64
 800b1a0:	d901      	bls.n	800b1a6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800b1a2:	2303      	movs	r3, #3
 800b1a4:	e1a0      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b1a6:	4b83      	ldr	r3, [pc, #524]	@ (800b3b4 <HAL_RCC_OscConfig+0x770>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d0f0      	beq.n	800b194 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	689b      	ldr	r3, [r3, #8]
 800b1b6:	2b01      	cmp	r3, #1
 800b1b8:	d106      	bne.n	800b1c8 <HAL_RCC_OscConfig+0x584>
 800b1ba:	4b7d      	ldr	r3, [pc, #500]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b1bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1be:	4a7c      	ldr	r2, [pc, #496]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b1c0:	f043 0301 	orr.w	r3, r3, #1
 800b1c4:	6713      	str	r3, [r2, #112]	@ 0x70
 800b1c6:	e02d      	b.n	800b224 <HAL_RCC_OscConfig+0x5e0>
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	689b      	ldr	r3, [r3, #8]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d10c      	bne.n	800b1ea <HAL_RCC_OscConfig+0x5a6>
 800b1d0:	4b77      	ldr	r3, [pc, #476]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b1d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1d4:	4a76      	ldr	r2, [pc, #472]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b1d6:	f023 0301 	bic.w	r3, r3, #1
 800b1da:	6713      	str	r3, [r2, #112]	@ 0x70
 800b1dc:	4b74      	ldr	r3, [pc, #464]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b1de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1e0:	4a73      	ldr	r2, [pc, #460]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b1e2:	f023 0304 	bic.w	r3, r3, #4
 800b1e6:	6713      	str	r3, [r2, #112]	@ 0x70
 800b1e8:	e01c      	b.n	800b224 <HAL_RCC_OscConfig+0x5e0>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	689b      	ldr	r3, [r3, #8]
 800b1ee:	2b05      	cmp	r3, #5
 800b1f0:	d10c      	bne.n	800b20c <HAL_RCC_OscConfig+0x5c8>
 800b1f2:	4b6f      	ldr	r3, [pc, #444]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b1f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1f6:	4a6e      	ldr	r2, [pc, #440]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b1f8:	f043 0304 	orr.w	r3, r3, #4
 800b1fc:	6713      	str	r3, [r2, #112]	@ 0x70
 800b1fe:	4b6c      	ldr	r3, [pc, #432]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b202:	4a6b      	ldr	r2, [pc, #428]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b204:	f043 0301 	orr.w	r3, r3, #1
 800b208:	6713      	str	r3, [r2, #112]	@ 0x70
 800b20a:	e00b      	b.n	800b224 <HAL_RCC_OscConfig+0x5e0>
 800b20c:	4b68      	ldr	r3, [pc, #416]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b20e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b210:	4a67      	ldr	r2, [pc, #412]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b212:	f023 0301 	bic.w	r3, r3, #1
 800b216:	6713      	str	r3, [r2, #112]	@ 0x70
 800b218:	4b65      	ldr	r3, [pc, #404]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b21a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b21c:	4a64      	ldr	r2, [pc, #400]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b21e:	f023 0304 	bic.w	r3, r3, #4
 800b222:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	689b      	ldr	r3, [r3, #8]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d015      	beq.n	800b258 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b22c:	f7fa fe58 	bl	8005ee0 <HAL_GetTick>
 800b230:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b232:	e00a      	b.n	800b24a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b234:	f7fa fe54 	bl	8005ee0 <HAL_GetTick>
 800b238:	4602      	mov	r2, r0
 800b23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b23c:	1ad3      	subs	r3, r2, r3
 800b23e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b242:	4293      	cmp	r3, r2
 800b244:	d901      	bls.n	800b24a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800b246:	2303      	movs	r3, #3
 800b248:	e14e      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b24a:	4b59      	ldr	r3, [pc, #356]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b24c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b24e:	f003 0302 	and.w	r3, r3, #2
 800b252:	2b00      	cmp	r3, #0
 800b254:	d0ee      	beq.n	800b234 <HAL_RCC_OscConfig+0x5f0>
 800b256:	e014      	b.n	800b282 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b258:	f7fa fe42 	bl	8005ee0 <HAL_GetTick>
 800b25c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b25e:	e00a      	b.n	800b276 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b260:	f7fa fe3e 	bl	8005ee0 <HAL_GetTick>
 800b264:	4602      	mov	r2, r0
 800b266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b268:	1ad3      	subs	r3, r2, r3
 800b26a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b26e:	4293      	cmp	r3, r2
 800b270:	d901      	bls.n	800b276 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800b272:	2303      	movs	r3, #3
 800b274:	e138      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b276:	4b4e      	ldr	r3, [pc, #312]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b27a:	f003 0302 	and.w	r3, r3, #2
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d1ee      	bne.n	800b260 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b286:	2b00      	cmp	r3, #0
 800b288:	f000 812d 	beq.w	800b4e6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b28c:	4b48      	ldr	r3, [pc, #288]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b28e:	691b      	ldr	r3, [r3, #16]
 800b290:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b294:	2b18      	cmp	r3, #24
 800b296:	f000 80bd 	beq.w	800b414 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b29e:	2b02      	cmp	r3, #2
 800b2a0:	f040 809e 	bne.w	800b3e0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b2a4:	4b42      	ldr	r3, [pc, #264]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	4a41      	ldr	r2, [pc, #260]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b2aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b2ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b2b0:	f7fa fe16 	bl	8005ee0 <HAL_GetTick>
 800b2b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b2b6:	e008      	b.n	800b2ca <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b2b8:	f7fa fe12 	bl	8005ee0 <HAL_GetTick>
 800b2bc:	4602      	mov	r2, r0
 800b2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2c0:	1ad3      	subs	r3, r2, r3
 800b2c2:	2b02      	cmp	r3, #2
 800b2c4:	d901      	bls.n	800b2ca <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800b2c6:	2303      	movs	r3, #3
 800b2c8:	e10e      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b2ca:	4b39      	ldr	r3, [pc, #228]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d1f0      	bne.n	800b2b8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b2d6:	4b36      	ldr	r3, [pc, #216]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b2d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b2da:	4b37      	ldr	r3, [pc, #220]	@ (800b3b8 <HAL_RCC_OscConfig+0x774>)
 800b2dc:	4013      	ands	r3, r2
 800b2de:	687a      	ldr	r2, [r7, #4]
 800b2e0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800b2e2:	687a      	ldr	r2, [r7, #4]
 800b2e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b2e6:	0112      	lsls	r2, r2, #4
 800b2e8:	430a      	orrs	r2, r1
 800b2ea:	4931      	ldr	r1, [pc, #196]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	628b      	str	r3, [r1, #40]	@ 0x28
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2f4:	3b01      	subs	r3, #1
 800b2f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2fe:	3b01      	subs	r3, #1
 800b300:	025b      	lsls	r3, r3, #9
 800b302:	b29b      	uxth	r3, r3
 800b304:	431a      	orrs	r2, r3
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b30a:	3b01      	subs	r3, #1
 800b30c:	041b      	lsls	r3, r3, #16
 800b30e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b312:	431a      	orrs	r2, r3
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b318:	3b01      	subs	r3, #1
 800b31a:	061b      	lsls	r3, r3, #24
 800b31c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b320:	4923      	ldr	r1, [pc, #140]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b322:	4313      	orrs	r3, r2
 800b324:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800b326:	4b22      	ldr	r3, [pc, #136]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b32a:	4a21      	ldr	r2, [pc, #132]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b32c:	f023 0301 	bic.w	r3, r3, #1
 800b330:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b332:	4b1f      	ldr	r3, [pc, #124]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b334:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b336:	4b21      	ldr	r3, [pc, #132]	@ (800b3bc <HAL_RCC_OscConfig+0x778>)
 800b338:	4013      	ands	r3, r2
 800b33a:	687a      	ldr	r2, [r7, #4]
 800b33c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b33e:	00d2      	lsls	r2, r2, #3
 800b340:	491b      	ldr	r1, [pc, #108]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b342:	4313      	orrs	r3, r2
 800b344:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800b346:	4b1a      	ldr	r3, [pc, #104]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b34a:	f023 020c 	bic.w	r2, r3, #12
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b352:	4917      	ldr	r1, [pc, #92]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b354:	4313      	orrs	r3, r2
 800b356:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800b358:	4b15      	ldr	r3, [pc, #84]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b35a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b35c:	f023 0202 	bic.w	r2, r3, #2
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b364:	4912      	ldr	r1, [pc, #72]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b366:	4313      	orrs	r3, r2
 800b368:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b36a:	4b11      	ldr	r3, [pc, #68]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b36c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b36e:	4a10      	ldr	r2, [pc, #64]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b370:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b374:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b376:	4b0e      	ldr	r3, [pc, #56]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b37a:	4a0d      	ldr	r2, [pc, #52]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b37c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b380:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800b382:	4b0b      	ldr	r3, [pc, #44]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b386:	4a0a      	ldr	r2, [pc, #40]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b388:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b38c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800b38e:	4b08      	ldr	r3, [pc, #32]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b392:	4a07      	ldr	r2, [pc, #28]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b394:	f043 0301 	orr.w	r3, r3, #1
 800b398:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b39a:	4b05      	ldr	r3, [pc, #20]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	4a04      	ldr	r2, [pc, #16]	@ (800b3b0 <HAL_RCC_OscConfig+0x76c>)
 800b3a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b3a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3a6:	f7fa fd9b 	bl	8005ee0 <HAL_GetTick>
 800b3aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b3ac:	e011      	b.n	800b3d2 <HAL_RCC_OscConfig+0x78e>
 800b3ae:	bf00      	nop
 800b3b0:	58024400 	.word	0x58024400
 800b3b4:	58024800 	.word	0x58024800
 800b3b8:	fffffc0c 	.word	0xfffffc0c
 800b3bc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b3c0:	f7fa fd8e 	bl	8005ee0 <HAL_GetTick>
 800b3c4:	4602      	mov	r2, r0
 800b3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3c8:	1ad3      	subs	r3, r2, r3
 800b3ca:	2b02      	cmp	r3, #2
 800b3cc:	d901      	bls.n	800b3d2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800b3ce:	2303      	movs	r3, #3
 800b3d0:	e08a      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b3d2:	4b47      	ldr	r3, [pc, #284]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d0f0      	beq.n	800b3c0 <HAL_RCC_OscConfig+0x77c>
 800b3de:	e082      	b.n	800b4e6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b3e0:	4b43      	ldr	r3, [pc, #268]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	4a42      	ldr	r2, [pc, #264]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b3e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b3ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3ec:	f7fa fd78 	bl	8005ee0 <HAL_GetTick>
 800b3f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b3f2:	e008      	b.n	800b406 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b3f4:	f7fa fd74 	bl	8005ee0 <HAL_GetTick>
 800b3f8:	4602      	mov	r2, r0
 800b3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3fc:	1ad3      	subs	r3, r2, r3
 800b3fe:	2b02      	cmp	r3, #2
 800b400:	d901      	bls.n	800b406 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800b402:	2303      	movs	r3, #3
 800b404:	e070      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b406:	4b3a      	ldr	r3, [pc, #232]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d1f0      	bne.n	800b3f4 <HAL_RCC_OscConfig+0x7b0>
 800b412:	e068      	b.n	800b4e6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800b414:	4b36      	ldr	r3, [pc, #216]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b418:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800b41a:	4b35      	ldr	r3, [pc, #212]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b41c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b41e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b424:	2b01      	cmp	r3, #1
 800b426:	d031      	beq.n	800b48c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b428:	693b      	ldr	r3, [r7, #16]
 800b42a:	f003 0203 	and.w	r2, r3, #3
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b432:	429a      	cmp	r2, r3
 800b434:	d12a      	bne.n	800b48c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b436:	693b      	ldr	r3, [r7, #16]
 800b438:	091b      	lsrs	r3, r3, #4
 800b43a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b442:	429a      	cmp	r2, r3
 800b444:	d122      	bne.n	800b48c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b450:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b452:	429a      	cmp	r2, r3
 800b454:	d11a      	bne.n	800b48c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	0a5b      	lsrs	r3, r3, #9
 800b45a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b462:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b464:	429a      	cmp	r2, r3
 800b466:	d111      	bne.n	800b48c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	0c1b      	lsrs	r3, r3, #16
 800b46c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b474:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b476:	429a      	cmp	r2, r3
 800b478:	d108      	bne.n	800b48c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	0e1b      	lsrs	r3, r3, #24
 800b47e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b486:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b488:	429a      	cmp	r2, r3
 800b48a:	d001      	beq.n	800b490 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800b48c:	2301      	movs	r3, #1
 800b48e:	e02b      	b.n	800b4e8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800b490:	4b17      	ldr	r3, [pc, #92]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b494:	08db      	lsrs	r3, r3, #3
 800b496:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b49a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b4a0:	693a      	ldr	r2, [r7, #16]
 800b4a2:	429a      	cmp	r2, r3
 800b4a4:	d01f      	beq.n	800b4e6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800b4a6:	4b12      	ldr	r3, [pc, #72]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b4a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4aa:	4a11      	ldr	r2, [pc, #68]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b4ac:	f023 0301 	bic.w	r3, r3, #1
 800b4b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b4b2:	f7fa fd15 	bl	8005ee0 <HAL_GetTick>
 800b4b6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800b4b8:	bf00      	nop
 800b4ba:	f7fa fd11 	bl	8005ee0 <HAL_GetTick>
 800b4be:	4602      	mov	r2, r0
 800b4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c2:	4293      	cmp	r3, r2
 800b4c4:	d0f9      	beq.n	800b4ba <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b4c6:	4b0a      	ldr	r3, [pc, #40]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b4c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b4ca:	4b0a      	ldr	r3, [pc, #40]	@ (800b4f4 <HAL_RCC_OscConfig+0x8b0>)
 800b4cc:	4013      	ands	r3, r2
 800b4ce:	687a      	ldr	r2, [r7, #4]
 800b4d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b4d2:	00d2      	lsls	r2, r2, #3
 800b4d4:	4906      	ldr	r1, [pc, #24]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b4d6:	4313      	orrs	r3, r2
 800b4d8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800b4da:	4b05      	ldr	r3, [pc, #20]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b4dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4de:	4a04      	ldr	r2, [pc, #16]	@ (800b4f0 <HAL_RCC_OscConfig+0x8ac>)
 800b4e0:	f043 0301 	orr.w	r3, r3, #1
 800b4e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800b4e6:	2300      	movs	r3, #0
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	3730      	adds	r7, #48	@ 0x30
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}
 800b4f0:	58024400 	.word	0x58024400
 800b4f4:	ffff0007 	.word	0xffff0007

0800b4f8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b086      	sub	sp, #24
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d101      	bne.n	800b50c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b508:	2301      	movs	r3, #1
 800b50a:	e19c      	b.n	800b846 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b50c:	4b8a      	ldr	r3, [pc, #552]	@ (800b738 <HAL_RCC_ClockConfig+0x240>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	f003 030f 	and.w	r3, r3, #15
 800b514:	683a      	ldr	r2, [r7, #0]
 800b516:	429a      	cmp	r2, r3
 800b518:	d910      	bls.n	800b53c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b51a:	4b87      	ldr	r3, [pc, #540]	@ (800b738 <HAL_RCC_ClockConfig+0x240>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	f023 020f 	bic.w	r2, r3, #15
 800b522:	4985      	ldr	r1, [pc, #532]	@ (800b738 <HAL_RCC_ClockConfig+0x240>)
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	4313      	orrs	r3, r2
 800b528:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b52a:	4b83      	ldr	r3, [pc, #524]	@ (800b738 <HAL_RCC_ClockConfig+0x240>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f003 030f 	and.w	r3, r3, #15
 800b532:	683a      	ldr	r2, [r7, #0]
 800b534:	429a      	cmp	r2, r3
 800b536:	d001      	beq.n	800b53c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b538:	2301      	movs	r3, #1
 800b53a:	e184      	b.n	800b846 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f003 0304 	and.w	r3, r3, #4
 800b544:	2b00      	cmp	r3, #0
 800b546:	d010      	beq.n	800b56a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	691a      	ldr	r2, [r3, #16]
 800b54c:	4b7b      	ldr	r3, [pc, #492]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b54e:	699b      	ldr	r3, [r3, #24]
 800b550:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b554:	429a      	cmp	r2, r3
 800b556:	d908      	bls.n	800b56a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b558:	4b78      	ldr	r3, [pc, #480]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b55a:	699b      	ldr	r3, [r3, #24]
 800b55c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	691b      	ldr	r3, [r3, #16]
 800b564:	4975      	ldr	r1, [pc, #468]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b566:	4313      	orrs	r3, r2
 800b568:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f003 0308 	and.w	r3, r3, #8
 800b572:	2b00      	cmp	r3, #0
 800b574:	d010      	beq.n	800b598 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	695a      	ldr	r2, [r3, #20]
 800b57a:	4b70      	ldr	r3, [pc, #448]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b57c:	69db      	ldr	r3, [r3, #28]
 800b57e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b582:	429a      	cmp	r2, r3
 800b584:	d908      	bls.n	800b598 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b586:	4b6d      	ldr	r3, [pc, #436]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b588:	69db      	ldr	r3, [r3, #28]
 800b58a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	695b      	ldr	r3, [r3, #20]
 800b592:	496a      	ldr	r1, [pc, #424]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b594:	4313      	orrs	r3, r2
 800b596:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f003 0310 	and.w	r3, r3, #16
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d010      	beq.n	800b5c6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	699a      	ldr	r2, [r3, #24]
 800b5a8:	4b64      	ldr	r3, [pc, #400]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b5aa:	69db      	ldr	r3, [r3, #28]
 800b5ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d908      	bls.n	800b5c6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b5b4:	4b61      	ldr	r3, [pc, #388]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b5b6:	69db      	ldr	r3, [r3, #28]
 800b5b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	699b      	ldr	r3, [r3, #24]
 800b5c0:	495e      	ldr	r1, [pc, #376]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b5c2:	4313      	orrs	r3, r2
 800b5c4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f003 0320 	and.w	r3, r3, #32
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d010      	beq.n	800b5f4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	69da      	ldr	r2, [r3, #28]
 800b5d6:	4b59      	ldr	r3, [pc, #356]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b5d8:	6a1b      	ldr	r3, [r3, #32]
 800b5da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b5de:	429a      	cmp	r2, r3
 800b5e0:	d908      	bls.n	800b5f4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b5e2:	4b56      	ldr	r3, [pc, #344]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b5e4:	6a1b      	ldr	r3, [r3, #32]
 800b5e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	69db      	ldr	r3, [r3, #28]
 800b5ee:	4953      	ldr	r1, [pc, #332]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f003 0302 	and.w	r3, r3, #2
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d010      	beq.n	800b622 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	68da      	ldr	r2, [r3, #12]
 800b604:	4b4d      	ldr	r3, [pc, #308]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b606:	699b      	ldr	r3, [r3, #24]
 800b608:	f003 030f 	and.w	r3, r3, #15
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d908      	bls.n	800b622 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b610:	4b4a      	ldr	r3, [pc, #296]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b612:	699b      	ldr	r3, [r3, #24]
 800b614:	f023 020f 	bic.w	r2, r3, #15
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	68db      	ldr	r3, [r3, #12]
 800b61c:	4947      	ldr	r1, [pc, #284]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b61e:	4313      	orrs	r3, r2
 800b620:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f003 0301 	and.w	r3, r3, #1
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d055      	beq.n	800b6da <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b62e:	4b43      	ldr	r3, [pc, #268]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b630:	699b      	ldr	r3, [r3, #24]
 800b632:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	689b      	ldr	r3, [r3, #8]
 800b63a:	4940      	ldr	r1, [pc, #256]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b63c:	4313      	orrs	r3, r2
 800b63e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	685b      	ldr	r3, [r3, #4]
 800b644:	2b02      	cmp	r3, #2
 800b646:	d107      	bne.n	800b658 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b648:	4b3c      	ldr	r3, [pc, #240]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b650:	2b00      	cmp	r3, #0
 800b652:	d121      	bne.n	800b698 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b654:	2301      	movs	r3, #1
 800b656:	e0f6      	b.n	800b846 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	685b      	ldr	r3, [r3, #4]
 800b65c:	2b03      	cmp	r3, #3
 800b65e:	d107      	bne.n	800b670 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b660:	4b36      	ldr	r3, [pc, #216]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d115      	bne.n	800b698 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b66c:	2301      	movs	r3, #1
 800b66e:	e0ea      	b.n	800b846 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	2b01      	cmp	r3, #1
 800b676:	d107      	bne.n	800b688 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b678:	4b30      	ldr	r3, [pc, #192]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b680:	2b00      	cmp	r3, #0
 800b682:	d109      	bne.n	800b698 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b684:	2301      	movs	r3, #1
 800b686:	e0de      	b.n	800b846 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b688:	4b2c      	ldr	r3, [pc, #176]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f003 0304 	and.w	r3, r3, #4
 800b690:	2b00      	cmp	r3, #0
 800b692:	d101      	bne.n	800b698 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b694:	2301      	movs	r3, #1
 800b696:	e0d6      	b.n	800b846 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b698:	4b28      	ldr	r3, [pc, #160]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b69a:	691b      	ldr	r3, [r3, #16]
 800b69c:	f023 0207 	bic.w	r2, r3, #7
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	4925      	ldr	r1, [pc, #148]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6aa:	f7fa fc19 	bl	8005ee0 <HAL_GetTick>
 800b6ae:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6b0:	e00a      	b.n	800b6c8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b6b2:	f7fa fc15 	bl	8005ee0 <HAL_GetTick>
 800b6b6:	4602      	mov	r2, r0
 800b6b8:	697b      	ldr	r3, [r7, #20]
 800b6ba:	1ad3      	subs	r3, r2, r3
 800b6bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d901      	bls.n	800b6c8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800b6c4:	2303      	movs	r3, #3
 800b6c6:	e0be      	b.n	800b846 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6c8:	4b1c      	ldr	r3, [pc, #112]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b6ca:	691b      	ldr	r3, [r3, #16]
 800b6cc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	685b      	ldr	r3, [r3, #4]
 800b6d4:	00db      	lsls	r3, r3, #3
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d1eb      	bne.n	800b6b2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f003 0302 	and.w	r3, r3, #2
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d010      	beq.n	800b708 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	68da      	ldr	r2, [r3, #12]
 800b6ea:	4b14      	ldr	r3, [pc, #80]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b6ec:	699b      	ldr	r3, [r3, #24]
 800b6ee:	f003 030f 	and.w	r3, r3, #15
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d208      	bcs.n	800b708 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b6f6:	4b11      	ldr	r3, [pc, #68]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b6f8:	699b      	ldr	r3, [r3, #24]
 800b6fa:	f023 020f 	bic.w	r2, r3, #15
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	68db      	ldr	r3, [r3, #12]
 800b702:	490e      	ldr	r1, [pc, #56]	@ (800b73c <HAL_RCC_ClockConfig+0x244>)
 800b704:	4313      	orrs	r3, r2
 800b706:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b708:	4b0b      	ldr	r3, [pc, #44]	@ (800b738 <HAL_RCC_ClockConfig+0x240>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f003 030f 	and.w	r3, r3, #15
 800b710:	683a      	ldr	r2, [r7, #0]
 800b712:	429a      	cmp	r2, r3
 800b714:	d214      	bcs.n	800b740 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b716:	4b08      	ldr	r3, [pc, #32]	@ (800b738 <HAL_RCC_ClockConfig+0x240>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	f023 020f 	bic.w	r2, r3, #15
 800b71e:	4906      	ldr	r1, [pc, #24]	@ (800b738 <HAL_RCC_ClockConfig+0x240>)
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	4313      	orrs	r3, r2
 800b724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b726:	4b04      	ldr	r3, [pc, #16]	@ (800b738 <HAL_RCC_ClockConfig+0x240>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	f003 030f 	and.w	r3, r3, #15
 800b72e:	683a      	ldr	r2, [r7, #0]
 800b730:	429a      	cmp	r2, r3
 800b732:	d005      	beq.n	800b740 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b734:	2301      	movs	r3, #1
 800b736:	e086      	b.n	800b846 <HAL_RCC_ClockConfig+0x34e>
 800b738:	52002000 	.word	0x52002000
 800b73c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f003 0304 	and.w	r3, r3, #4
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d010      	beq.n	800b76e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	691a      	ldr	r2, [r3, #16]
 800b750:	4b3f      	ldr	r3, [pc, #252]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b752:	699b      	ldr	r3, [r3, #24]
 800b754:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b758:	429a      	cmp	r2, r3
 800b75a:	d208      	bcs.n	800b76e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b75c:	4b3c      	ldr	r3, [pc, #240]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b75e:	699b      	ldr	r3, [r3, #24]
 800b760:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	691b      	ldr	r3, [r3, #16]
 800b768:	4939      	ldr	r1, [pc, #228]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b76a:	4313      	orrs	r3, r2
 800b76c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f003 0308 	and.w	r3, r3, #8
 800b776:	2b00      	cmp	r3, #0
 800b778:	d010      	beq.n	800b79c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	695a      	ldr	r2, [r3, #20]
 800b77e:	4b34      	ldr	r3, [pc, #208]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b780:	69db      	ldr	r3, [r3, #28]
 800b782:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b786:	429a      	cmp	r2, r3
 800b788:	d208      	bcs.n	800b79c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b78a:	4b31      	ldr	r3, [pc, #196]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b78c:	69db      	ldr	r3, [r3, #28]
 800b78e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	695b      	ldr	r3, [r3, #20]
 800b796:	492e      	ldr	r1, [pc, #184]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b798:	4313      	orrs	r3, r2
 800b79a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	f003 0310 	and.w	r3, r3, #16
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d010      	beq.n	800b7ca <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	699a      	ldr	r2, [r3, #24]
 800b7ac:	4b28      	ldr	r3, [pc, #160]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b7ae:	69db      	ldr	r3, [r3, #28]
 800b7b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b7b4:	429a      	cmp	r2, r3
 800b7b6:	d208      	bcs.n	800b7ca <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b7b8:	4b25      	ldr	r3, [pc, #148]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b7ba:	69db      	ldr	r3, [r3, #28]
 800b7bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	699b      	ldr	r3, [r3, #24]
 800b7c4:	4922      	ldr	r1, [pc, #136]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b7c6:	4313      	orrs	r3, r2
 800b7c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	f003 0320 	and.w	r3, r3, #32
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d010      	beq.n	800b7f8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	69da      	ldr	r2, [r3, #28]
 800b7da:	4b1d      	ldr	r3, [pc, #116]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b7dc:	6a1b      	ldr	r3, [r3, #32]
 800b7de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b7e2:	429a      	cmp	r2, r3
 800b7e4:	d208      	bcs.n	800b7f8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b7e6:	4b1a      	ldr	r3, [pc, #104]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b7e8:	6a1b      	ldr	r3, [r3, #32]
 800b7ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	69db      	ldr	r3, [r3, #28]
 800b7f2:	4917      	ldr	r1, [pc, #92]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b7f4:	4313      	orrs	r3, r2
 800b7f6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b7f8:	f000 f834 	bl	800b864 <HAL_RCC_GetSysClockFreq>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	4b14      	ldr	r3, [pc, #80]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b800:	699b      	ldr	r3, [r3, #24]
 800b802:	0a1b      	lsrs	r3, r3, #8
 800b804:	f003 030f 	and.w	r3, r3, #15
 800b808:	4912      	ldr	r1, [pc, #72]	@ (800b854 <HAL_RCC_ClockConfig+0x35c>)
 800b80a:	5ccb      	ldrb	r3, [r1, r3]
 800b80c:	f003 031f 	and.w	r3, r3, #31
 800b810:	fa22 f303 	lsr.w	r3, r2, r3
 800b814:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b816:	4b0e      	ldr	r3, [pc, #56]	@ (800b850 <HAL_RCC_ClockConfig+0x358>)
 800b818:	699b      	ldr	r3, [r3, #24]
 800b81a:	f003 030f 	and.w	r3, r3, #15
 800b81e:	4a0d      	ldr	r2, [pc, #52]	@ (800b854 <HAL_RCC_ClockConfig+0x35c>)
 800b820:	5cd3      	ldrb	r3, [r2, r3]
 800b822:	f003 031f 	and.w	r3, r3, #31
 800b826:	693a      	ldr	r2, [r7, #16]
 800b828:	fa22 f303 	lsr.w	r3, r2, r3
 800b82c:	4a0a      	ldr	r2, [pc, #40]	@ (800b858 <HAL_RCC_ClockConfig+0x360>)
 800b82e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b830:	4a0a      	ldr	r2, [pc, #40]	@ (800b85c <HAL_RCC_ClockConfig+0x364>)
 800b832:	693b      	ldr	r3, [r7, #16]
 800b834:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800b836:	4b0a      	ldr	r3, [pc, #40]	@ (800b860 <HAL_RCC_ClockConfig+0x368>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	4618      	mov	r0, r3
 800b83c:	f7fa fb06 	bl	8005e4c <HAL_InitTick>
 800b840:	4603      	mov	r3, r0
 800b842:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b844:	7bfb      	ldrb	r3, [r7, #15]
}
 800b846:	4618      	mov	r0, r3
 800b848:	3718      	adds	r7, #24
 800b84a:	46bd      	mov	sp, r7
 800b84c:	bd80      	pop	{r7, pc}
 800b84e:	bf00      	nop
 800b850:	58024400 	.word	0x58024400
 800b854:	08017b18 	.word	0x08017b18
 800b858:	2400002c 	.word	0x2400002c
 800b85c:	24000028 	.word	0x24000028
 800b860:	24000034 	.word	0x24000034

0800b864 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b864:	b480      	push	{r7}
 800b866:	b089      	sub	sp, #36	@ 0x24
 800b868:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b86a:	4bb3      	ldr	r3, [pc, #716]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b86c:	691b      	ldr	r3, [r3, #16]
 800b86e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b872:	2b18      	cmp	r3, #24
 800b874:	f200 8155 	bhi.w	800bb22 <HAL_RCC_GetSysClockFreq+0x2be>
 800b878:	a201      	add	r2, pc, #4	@ (adr r2, 800b880 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b87a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b87e:	bf00      	nop
 800b880:	0800b8e5 	.word	0x0800b8e5
 800b884:	0800bb23 	.word	0x0800bb23
 800b888:	0800bb23 	.word	0x0800bb23
 800b88c:	0800bb23 	.word	0x0800bb23
 800b890:	0800bb23 	.word	0x0800bb23
 800b894:	0800bb23 	.word	0x0800bb23
 800b898:	0800bb23 	.word	0x0800bb23
 800b89c:	0800bb23 	.word	0x0800bb23
 800b8a0:	0800b90b 	.word	0x0800b90b
 800b8a4:	0800bb23 	.word	0x0800bb23
 800b8a8:	0800bb23 	.word	0x0800bb23
 800b8ac:	0800bb23 	.word	0x0800bb23
 800b8b0:	0800bb23 	.word	0x0800bb23
 800b8b4:	0800bb23 	.word	0x0800bb23
 800b8b8:	0800bb23 	.word	0x0800bb23
 800b8bc:	0800bb23 	.word	0x0800bb23
 800b8c0:	0800b911 	.word	0x0800b911
 800b8c4:	0800bb23 	.word	0x0800bb23
 800b8c8:	0800bb23 	.word	0x0800bb23
 800b8cc:	0800bb23 	.word	0x0800bb23
 800b8d0:	0800bb23 	.word	0x0800bb23
 800b8d4:	0800bb23 	.word	0x0800bb23
 800b8d8:	0800bb23 	.word	0x0800bb23
 800b8dc:	0800bb23 	.word	0x0800bb23
 800b8e0:	0800b917 	.word	0x0800b917
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b8e4:	4b94      	ldr	r3, [pc, #592]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	f003 0320 	and.w	r3, r3, #32
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d009      	beq.n	800b904 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b8f0:	4b91      	ldr	r3, [pc, #580]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	08db      	lsrs	r3, r3, #3
 800b8f6:	f003 0303 	and.w	r3, r3, #3
 800b8fa:	4a90      	ldr	r2, [pc, #576]	@ (800bb3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b8fc:	fa22 f303 	lsr.w	r3, r2, r3
 800b900:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b902:	e111      	b.n	800bb28 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b904:	4b8d      	ldr	r3, [pc, #564]	@ (800bb3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b906:	61bb      	str	r3, [r7, #24]
      break;
 800b908:	e10e      	b.n	800bb28 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b90a:	4b8d      	ldr	r3, [pc, #564]	@ (800bb40 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b90c:	61bb      	str	r3, [r7, #24]
      break;
 800b90e:	e10b      	b.n	800bb28 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b910:	4b8c      	ldr	r3, [pc, #560]	@ (800bb44 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b912:	61bb      	str	r3, [r7, #24]
      break;
 800b914:	e108      	b.n	800bb28 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b916:	4b88      	ldr	r3, [pc, #544]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b91a:	f003 0303 	and.w	r3, r3, #3
 800b91e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b920:	4b85      	ldr	r3, [pc, #532]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b924:	091b      	lsrs	r3, r3, #4
 800b926:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b92a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b92c:	4b82      	ldr	r3, [pc, #520]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b92e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b930:	f003 0301 	and.w	r3, r3, #1
 800b934:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b936:	4b80      	ldr	r3, [pc, #512]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b93a:	08db      	lsrs	r3, r3, #3
 800b93c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b940:	68fa      	ldr	r2, [r7, #12]
 800b942:	fb02 f303 	mul.w	r3, r2, r3
 800b946:	ee07 3a90 	vmov	s15, r3
 800b94a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b94e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b952:	693b      	ldr	r3, [r7, #16]
 800b954:	2b00      	cmp	r3, #0
 800b956:	f000 80e1 	beq.w	800bb1c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800b95a:	697b      	ldr	r3, [r7, #20]
 800b95c:	2b02      	cmp	r3, #2
 800b95e:	f000 8083 	beq.w	800ba68 <HAL_RCC_GetSysClockFreq+0x204>
 800b962:	697b      	ldr	r3, [r7, #20]
 800b964:	2b02      	cmp	r3, #2
 800b966:	f200 80a1 	bhi.w	800baac <HAL_RCC_GetSysClockFreq+0x248>
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d003      	beq.n	800b978 <HAL_RCC_GetSysClockFreq+0x114>
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	2b01      	cmp	r3, #1
 800b974:	d056      	beq.n	800ba24 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b976:	e099      	b.n	800baac <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b978:	4b6f      	ldr	r3, [pc, #444]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f003 0320 	and.w	r3, r3, #32
 800b980:	2b00      	cmp	r3, #0
 800b982:	d02d      	beq.n	800b9e0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b984:	4b6c      	ldr	r3, [pc, #432]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	08db      	lsrs	r3, r3, #3
 800b98a:	f003 0303 	and.w	r3, r3, #3
 800b98e:	4a6b      	ldr	r2, [pc, #428]	@ (800bb3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b990:	fa22 f303 	lsr.w	r3, r2, r3
 800b994:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	ee07 3a90 	vmov	s15, r3
 800b99c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9a0:	693b      	ldr	r3, [r7, #16]
 800b9a2:	ee07 3a90 	vmov	s15, r3
 800b9a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9ae:	4b62      	ldr	r3, [pc, #392]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b9b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9b6:	ee07 3a90 	vmov	s15, r3
 800b9ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9be:	ed97 6a02 	vldr	s12, [r7, #8]
 800b9c2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800bb48 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b9c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b9ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9da:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b9de:	e087      	b.n	800baf0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b9e0:	693b      	ldr	r3, [r7, #16]
 800b9e2:	ee07 3a90 	vmov	s15, r3
 800b9e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9ea:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800bb4c <HAL_RCC_GetSysClockFreq+0x2e8>
 800b9ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9f2:	4b51      	ldr	r3, [pc, #324]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b9f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9fa:	ee07 3a90 	vmov	s15, r3
 800b9fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba02:	ed97 6a02 	vldr	s12, [r7, #8]
 800ba06:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800bb48 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ba0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ba22:	e065      	b.n	800baf0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba24:	693b      	ldr	r3, [r7, #16]
 800ba26:	ee07 3a90 	vmov	s15, r3
 800ba2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba2e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800bb50 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ba32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba36:	4b40      	ldr	r3, [pc, #256]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ba38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba3e:	ee07 3a90 	vmov	s15, r3
 800ba42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba46:	ed97 6a02 	vldr	s12, [r7, #8]
 800ba4a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800bb48 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ba4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ba66:	e043      	b.n	800baf0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba68:	693b      	ldr	r3, [r7, #16]
 800ba6a:	ee07 3a90 	vmov	s15, r3
 800ba6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba72:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800bb54 <HAL_RCC_GetSysClockFreq+0x2f0>
 800ba76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba7a:	4b2f      	ldr	r3, [pc, #188]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ba7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba82:	ee07 3a90 	vmov	s15, r3
 800ba86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba8a:	ed97 6a02 	vldr	s12, [r7, #8]
 800ba8e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800bb48 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ba92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800baa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800baa6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800baaa:	e021      	b.n	800baf0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	ee07 3a90 	vmov	s15, r3
 800bab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bab6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800bb50 <HAL_RCC_GetSysClockFreq+0x2ec>
 800baba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800babe:	4b1e      	ldr	r3, [pc, #120]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bac6:	ee07 3a90 	vmov	s15, r3
 800baca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bace:	ed97 6a02 	vldr	s12, [r7, #8]
 800bad2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800bb48 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bade:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800baea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800baee:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800baf0:	4b11      	ldr	r3, [pc, #68]	@ (800bb38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800baf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baf4:	0a5b      	lsrs	r3, r3, #9
 800baf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bafa:	3301      	adds	r3, #1
 800bafc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	ee07 3a90 	vmov	s15, r3
 800bb04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bb08:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb14:	ee17 3a90 	vmov	r3, s15
 800bb18:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800bb1a:	e005      	b.n	800bb28 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	61bb      	str	r3, [r7, #24]
      break;
 800bb20:	e002      	b.n	800bb28 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800bb22:	4b07      	ldr	r3, [pc, #28]	@ (800bb40 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bb24:	61bb      	str	r3, [r7, #24]
      break;
 800bb26:	bf00      	nop
  }

  return sysclockfreq;
 800bb28:	69bb      	ldr	r3, [r7, #24]
}
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	3724      	adds	r7, #36	@ 0x24
 800bb2e:	46bd      	mov	sp, r7
 800bb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb34:	4770      	bx	lr
 800bb36:	bf00      	nop
 800bb38:	58024400 	.word	0x58024400
 800bb3c:	03d09000 	.word	0x03d09000
 800bb40:	003d0900 	.word	0x003d0900
 800bb44:	017d7840 	.word	0x017d7840
 800bb48:	46000000 	.word	0x46000000
 800bb4c:	4c742400 	.word	0x4c742400
 800bb50:	4a742400 	.word	0x4a742400
 800bb54:	4bbebc20 	.word	0x4bbebc20

0800bb58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b082      	sub	sp, #8
 800bb5c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bb5e:	f7ff fe81 	bl	800b864 <HAL_RCC_GetSysClockFreq>
 800bb62:	4602      	mov	r2, r0
 800bb64:	4b10      	ldr	r3, [pc, #64]	@ (800bba8 <HAL_RCC_GetHCLKFreq+0x50>)
 800bb66:	699b      	ldr	r3, [r3, #24]
 800bb68:	0a1b      	lsrs	r3, r3, #8
 800bb6a:	f003 030f 	and.w	r3, r3, #15
 800bb6e:	490f      	ldr	r1, [pc, #60]	@ (800bbac <HAL_RCC_GetHCLKFreq+0x54>)
 800bb70:	5ccb      	ldrb	r3, [r1, r3]
 800bb72:	f003 031f 	and.w	r3, r3, #31
 800bb76:	fa22 f303 	lsr.w	r3, r2, r3
 800bb7a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bb7c:	4b0a      	ldr	r3, [pc, #40]	@ (800bba8 <HAL_RCC_GetHCLKFreq+0x50>)
 800bb7e:	699b      	ldr	r3, [r3, #24]
 800bb80:	f003 030f 	and.w	r3, r3, #15
 800bb84:	4a09      	ldr	r2, [pc, #36]	@ (800bbac <HAL_RCC_GetHCLKFreq+0x54>)
 800bb86:	5cd3      	ldrb	r3, [r2, r3]
 800bb88:	f003 031f 	and.w	r3, r3, #31
 800bb8c:	687a      	ldr	r2, [r7, #4]
 800bb8e:	fa22 f303 	lsr.w	r3, r2, r3
 800bb92:	4a07      	ldr	r2, [pc, #28]	@ (800bbb0 <HAL_RCC_GetHCLKFreq+0x58>)
 800bb94:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bb96:	4a07      	ldr	r2, [pc, #28]	@ (800bbb4 <HAL_RCC_GetHCLKFreq+0x5c>)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800bb9c:	4b04      	ldr	r3, [pc, #16]	@ (800bbb0 <HAL_RCC_GetHCLKFreq+0x58>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3708      	adds	r7, #8
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}
 800bba8:	58024400 	.word	0x58024400
 800bbac:	08017b18 	.word	0x08017b18
 800bbb0:	2400002c 	.word	0x2400002c
 800bbb4:	24000028 	.word	0x24000028

0800bbb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800bbbc:	f7ff ffcc 	bl	800bb58 <HAL_RCC_GetHCLKFreq>
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	4b06      	ldr	r3, [pc, #24]	@ (800bbdc <HAL_RCC_GetPCLK1Freq+0x24>)
 800bbc4:	69db      	ldr	r3, [r3, #28]
 800bbc6:	091b      	lsrs	r3, r3, #4
 800bbc8:	f003 0307 	and.w	r3, r3, #7
 800bbcc:	4904      	ldr	r1, [pc, #16]	@ (800bbe0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800bbce:	5ccb      	ldrb	r3, [r1, r3]
 800bbd0:	f003 031f 	and.w	r3, r3, #31
 800bbd4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	bd80      	pop	{r7, pc}
 800bbdc:	58024400 	.word	0x58024400
 800bbe0:	08017b18 	.word	0x08017b18

0800bbe4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800bbe8:	f7ff ffb6 	bl	800bb58 <HAL_RCC_GetHCLKFreq>
 800bbec:	4602      	mov	r2, r0
 800bbee:	4b06      	ldr	r3, [pc, #24]	@ (800bc08 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bbf0:	69db      	ldr	r3, [r3, #28]
 800bbf2:	0a1b      	lsrs	r3, r3, #8
 800bbf4:	f003 0307 	and.w	r3, r3, #7
 800bbf8:	4904      	ldr	r1, [pc, #16]	@ (800bc0c <HAL_RCC_GetPCLK2Freq+0x28>)
 800bbfa:	5ccb      	ldrb	r3, [r1, r3]
 800bbfc:	f003 031f 	and.w	r3, r3, #31
 800bc00:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	bd80      	pop	{r7, pc}
 800bc08:	58024400 	.word	0x58024400
 800bc0c:	08017b18 	.word	0x08017b18

0800bc10 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bc10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bc14:	b0ca      	sub	sp, #296	@ 0x128
 800bc16:	af00      	add	r7, sp, #0
 800bc18:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bc22:	2300      	movs	r3, #0
 800bc24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bc28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc30:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800bc34:	2500      	movs	r5, #0
 800bc36:	ea54 0305 	orrs.w	r3, r4, r5
 800bc3a:	d049      	beq.n	800bcd0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800bc3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bc42:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800bc46:	d02f      	beq.n	800bca8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800bc48:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800bc4c:	d828      	bhi.n	800bca0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800bc4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bc52:	d01a      	beq.n	800bc8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800bc54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bc58:	d822      	bhi.n	800bca0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d003      	beq.n	800bc66 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800bc5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bc62:	d007      	beq.n	800bc74 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800bc64:	e01c      	b.n	800bca0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc66:	4bb8      	ldr	r3, [pc, #736]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bc68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc6a:	4ab7      	ldr	r2, [pc, #732]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bc6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bc70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800bc72:	e01a      	b.n	800bcaa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bc74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc78:	3308      	adds	r3, #8
 800bc7a:	2102      	movs	r1, #2
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	f002 fb61 	bl	800e344 <RCCEx_PLL2_Config>
 800bc82:	4603      	mov	r3, r0
 800bc84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800bc88:	e00f      	b.n	800bcaa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bc8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc8e:	3328      	adds	r3, #40	@ 0x28
 800bc90:	2102      	movs	r1, #2
 800bc92:	4618      	mov	r0, r3
 800bc94:	f002 fc08 	bl	800e4a8 <RCCEx_PLL3_Config>
 800bc98:	4603      	mov	r3, r0
 800bc9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800bc9e:	e004      	b.n	800bcaa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bca0:	2301      	movs	r3, #1
 800bca2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bca6:	e000      	b.n	800bcaa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800bca8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d10a      	bne.n	800bcc8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800bcb2:	4ba5      	ldr	r3, [pc, #660]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bcb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bcb6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800bcba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcbe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bcc0:	4aa1      	ldr	r2, [pc, #644]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bcc2:	430b      	orrs	r3, r1
 800bcc4:	6513      	str	r3, [r2, #80]	@ 0x50
 800bcc6:	e003      	b.n	800bcd0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bccc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bcd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800bcdc:	f04f 0900 	mov.w	r9, #0
 800bce0:	ea58 0309 	orrs.w	r3, r8, r9
 800bce4:	d047      	beq.n	800bd76 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800bce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcec:	2b04      	cmp	r3, #4
 800bcee:	d82a      	bhi.n	800bd46 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800bcf0:	a201      	add	r2, pc, #4	@ (adr r2, 800bcf8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800bcf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcf6:	bf00      	nop
 800bcf8:	0800bd0d 	.word	0x0800bd0d
 800bcfc:	0800bd1b 	.word	0x0800bd1b
 800bd00:	0800bd31 	.word	0x0800bd31
 800bd04:	0800bd4f 	.word	0x0800bd4f
 800bd08:	0800bd4f 	.word	0x0800bd4f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd0c:	4b8e      	ldr	r3, [pc, #568]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bd0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd10:	4a8d      	ldr	r2, [pc, #564]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bd12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bd16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800bd18:	e01a      	b.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bd1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd1e:	3308      	adds	r3, #8
 800bd20:	2100      	movs	r1, #0
 800bd22:	4618      	mov	r0, r3
 800bd24:	f002 fb0e 	bl	800e344 <RCCEx_PLL2_Config>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800bd2e:	e00f      	b.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bd30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd34:	3328      	adds	r3, #40	@ 0x28
 800bd36:	2100      	movs	r1, #0
 800bd38:	4618      	mov	r0, r3
 800bd3a:	f002 fbb5 	bl	800e4a8 <RCCEx_PLL3_Config>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800bd44:	e004      	b.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd46:	2301      	movs	r3, #1
 800bd48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bd4c:	e000      	b.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800bd4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d10a      	bne.n	800bd6e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bd58:	4b7b      	ldr	r3, [pc, #492]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bd5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd5c:	f023 0107 	bic.w	r1, r3, #7
 800bd60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd66:	4a78      	ldr	r2, [pc, #480]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bd68:	430b      	orrs	r3, r1
 800bd6a:	6513      	str	r3, [r2, #80]	@ 0x50
 800bd6c:	e003      	b.n	800bd76 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800bd76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd7e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800bd82:	f04f 0b00 	mov.w	fp, #0
 800bd86:	ea5a 030b 	orrs.w	r3, sl, fp
 800bd8a:	d04c      	beq.n	800be26 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800bd8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd96:	d030      	beq.n	800bdfa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800bd98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd9c:	d829      	bhi.n	800bdf2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800bd9e:	2bc0      	cmp	r3, #192	@ 0xc0
 800bda0:	d02d      	beq.n	800bdfe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800bda2:	2bc0      	cmp	r3, #192	@ 0xc0
 800bda4:	d825      	bhi.n	800bdf2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800bda6:	2b80      	cmp	r3, #128	@ 0x80
 800bda8:	d018      	beq.n	800bddc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800bdaa:	2b80      	cmp	r3, #128	@ 0x80
 800bdac:	d821      	bhi.n	800bdf2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d002      	beq.n	800bdb8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800bdb2:	2b40      	cmp	r3, #64	@ 0x40
 800bdb4:	d007      	beq.n	800bdc6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800bdb6:	e01c      	b.n	800bdf2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bdb8:	4b63      	ldr	r3, [pc, #396]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bdba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdbc:	4a62      	ldr	r2, [pc, #392]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bdbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bdc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800bdc4:	e01c      	b.n	800be00 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bdc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdca:	3308      	adds	r3, #8
 800bdcc:	2100      	movs	r1, #0
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f002 fab8 	bl	800e344 <RCCEx_PLL2_Config>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800bdda:	e011      	b.n	800be00 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bde0:	3328      	adds	r3, #40	@ 0x28
 800bde2:	2100      	movs	r1, #0
 800bde4:	4618      	mov	r0, r3
 800bde6:	f002 fb5f 	bl	800e4a8 <RCCEx_PLL3_Config>
 800bdea:	4603      	mov	r3, r0
 800bdec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800bdf0:	e006      	b.n	800be00 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bdf8:	e002      	b.n	800be00 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800bdfa:	bf00      	nop
 800bdfc:	e000      	b.n	800be00 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800bdfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be04:	2b00      	cmp	r3, #0
 800be06:	d10a      	bne.n	800be1e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800be08:	4b4f      	ldr	r3, [pc, #316]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800be0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800be0c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800be10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800be16:	4a4c      	ldr	r2, [pc, #304]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800be18:	430b      	orrs	r3, r1
 800be1a:	6513      	str	r3, [r2, #80]	@ 0x50
 800be1c:	e003      	b.n	800be26 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800be26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800be32:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800be36:	2300      	movs	r3, #0
 800be38:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800be3c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800be40:	460b      	mov	r3, r1
 800be42:	4313      	orrs	r3, r2
 800be44:	d053      	beq.n	800beee <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800be46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be4a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800be4e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800be52:	d035      	beq.n	800bec0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800be54:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800be58:	d82e      	bhi.n	800beb8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800be5a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800be5e:	d031      	beq.n	800bec4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800be60:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800be64:	d828      	bhi.n	800beb8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800be66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800be6a:	d01a      	beq.n	800bea2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800be6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800be70:	d822      	bhi.n	800beb8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800be72:	2b00      	cmp	r3, #0
 800be74:	d003      	beq.n	800be7e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800be76:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800be7a:	d007      	beq.n	800be8c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800be7c:	e01c      	b.n	800beb8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be7e:	4b32      	ldr	r3, [pc, #200]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800be80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be82:	4a31      	ldr	r2, [pc, #196]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800be84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800be88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800be8a:	e01c      	b.n	800bec6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800be8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be90:	3308      	adds	r3, #8
 800be92:	2100      	movs	r1, #0
 800be94:	4618      	mov	r0, r3
 800be96:	f002 fa55 	bl	800e344 <RCCEx_PLL2_Config>
 800be9a:	4603      	mov	r3, r0
 800be9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800bea0:	e011      	b.n	800bec6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bea6:	3328      	adds	r3, #40	@ 0x28
 800bea8:	2100      	movs	r1, #0
 800beaa:	4618      	mov	r0, r3
 800beac:	f002 fafc 	bl	800e4a8 <RCCEx_PLL3_Config>
 800beb0:	4603      	mov	r3, r0
 800beb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800beb6:	e006      	b.n	800bec6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800beb8:	2301      	movs	r3, #1
 800beba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bebe:	e002      	b.n	800bec6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800bec0:	bf00      	nop
 800bec2:	e000      	b.n	800bec6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800bec4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bec6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800beca:	2b00      	cmp	r3, #0
 800becc:	d10b      	bne.n	800bee6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800bece:	4b1e      	ldr	r3, [pc, #120]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bed2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800bed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800beda:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800bede:	4a1a      	ldr	r2, [pc, #104]	@ (800bf48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bee0:	430b      	orrs	r3, r1
 800bee2:	6593      	str	r3, [r2, #88]	@ 0x58
 800bee4:	e003      	b.n	800beee <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bee6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800beea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800beee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800befa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800befe:	2300      	movs	r3, #0
 800bf00:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800bf04:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800bf08:	460b      	mov	r3, r1
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	d056      	beq.n	800bfbc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800bf0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf12:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bf16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bf1a:	d038      	beq.n	800bf8e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800bf1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bf20:	d831      	bhi.n	800bf86 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800bf22:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bf26:	d034      	beq.n	800bf92 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800bf28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bf2c:	d82b      	bhi.n	800bf86 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800bf2e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf32:	d01d      	beq.n	800bf70 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800bf34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf38:	d825      	bhi.n	800bf86 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d006      	beq.n	800bf4c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800bf3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf42:	d00a      	beq.n	800bf5a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800bf44:	e01f      	b.n	800bf86 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800bf46:	bf00      	nop
 800bf48:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf4c:	4ba2      	ldr	r3, [pc, #648]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bf4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf50:	4aa1      	ldr	r2, [pc, #644]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bf52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800bf58:	e01c      	b.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bf5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf5e:	3308      	adds	r3, #8
 800bf60:	2100      	movs	r1, #0
 800bf62:	4618      	mov	r0, r3
 800bf64:	f002 f9ee 	bl	800e344 <RCCEx_PLL2_Config>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800bf6e:	e011      	b.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bf70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf74:	3328      	adds	r3, #40	@ 0x28
 800bf76:	2100      	movs	r1, #0
 800bf78:	4618      	mov	r0, r3
 800bf7a:	f002 fa95 	bl	800e4a8 <RCCEx_PLL3_Config>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800bf84:	e006      	b.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800bf86:	2301      	movs	r3, #1
 800bf88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bf8c:	e002      	b.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800bf8e:	bf00      	nop
 800bf90:	e000      	b.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800bf92:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d10b      	bne.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800bf9c:	4b8e      	ldr	r3, [pc, #568]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bf9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfa0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800bfa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfa8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bfac:	4a8a      	ldr	r2, [pc, #552]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bfae:	430b      	orrs	r3, r1
 800bfb0:	6593      	str	r3, [r2, #88]	@ 0x58
 800bfb2:	e003      	b.n	800bfbc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800bfbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800bfc8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800bfcc:	2300      	movs	r3, #0
 800bfce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800bfd2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800bfd6:	460b      	mov	r3, r1
 800bfd8:	4313      	orrs	r3, r2
 800bfda:	d03a      	beq.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800bfdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bfe2:	2b30      	cmp	r3, #48	@ 0x30
 800bfe4:	d01f      	beq.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800bfe6:	2b30      	cmp	r3, #48	@ 0x30
 800bfe8:	d819      	bhi.n	800c01e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800bfea:	2b20      	cmp	r3, #32
 800bfec:	d00c      	beq.n	800c008 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800bfee:	2b20      	cmp	r3, #32
 800bff0:	d815      	bhi.n	800c01e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d019      	beq.n	800c02a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800bff6:	2b10      	cmp	r3, #16
 800bff8:	d111      	bne.n	800c01e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bffa:	4b77      	ldr	r3, [pc, #476]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bffe:	4a76      	ldr	r2, [pc, #472]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c000:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c004:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800c006:	e011      	b.n	800c02c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c00c:	3308      	adds	r3, #8
 800c00e:	2102      	movs	r1, #2
 800c010:	4618      	mov	r0, r3
 800c012:	f002 f997 	bl	800e344 <RCCEx_PLL2_Config>
 800c016:	4603      	mov	r3, r0
 800c018:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800c01c:	e006      	b.n	800c02c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c01e:	2301      	movs	r3, #1
 800c020:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c024:	e002      	b.n	800c02c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800c026:	bf00      	nop
 800c028:	e000      	b.n	800c02c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800c02a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c02c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c030:	2b00      	cmp	r3, #0
 800c032:	d10a      	bne.n	800c04a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c034:	4b68      	ldr	r3, [pc, #416]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c038:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800c03c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c042:	4a65      	ldr	r2, [pc, #404]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c044:	430b      	orrs	r3, r1
 800c046:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c048:	e003      	b.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c04a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c04e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800c05e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800c062:	2300      	movs	r3, #0
 800c064:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800c068:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800c06c:	460b      	mov	r3, r1
 800c06e:	4313      	orrs	r3, r2
 800c070:	d051      	beq.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800c072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c076:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c078:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c07c:	d035      	beq.n	800c0ea <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800c07e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c082:	d82e      	bhi.n	800c0e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c084:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c088:	d031      	beq.n	800c0ee <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800c08a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c08e:	d828      	bhi.n	800c0e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c090:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c094:	d01a      	beq.n	800c0cc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800c096:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c09a:	d822      	bhi.n	800c0e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d003      	beq.n	800c0a8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800c0a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c0a4:	d007      	beq.n	800c0b6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800c0a6:	e01c      	b.n	800c0e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c0a8:	4b4b      	ldr	r3, [pc, #300]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c0aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0ac:	4a4a      	ldr	r2, [pc, #296]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c0ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c0b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c0b4:	e01c      	b.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c0b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0ba:	3308      	adds	r3, #8
 800c0bc:	2100      	movs	r1, #0
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f002 f940 	bl	800e344 <RCCEx_PLL2_Config>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c0ca:	e011      	b.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c0cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0d0:	3328      	adds	r3, #40	@ 0x28
 800c0d2:	2100      	movs	r1, #0
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	f002 f9e7 	bl	800e4a8 <RCCEx_PLL3_Config>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c0e0:	e006      	b.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c0e2:	2301      	movs	r3, #1
 800c0e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c0e8:	e002      	b.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800c0ea:	bf00      	nop
 800c0ec:	e000      	b.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800c0ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d10a      	bne.n	800c10e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c0f8:	4b37      	ldr	r3, [pc, #220]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c0fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0fc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800c100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c106:	4a34      	ldr	r2, [pc, #208]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c108:	430b      	orrs	r3, r1
 800c10a:	6513      	str	r3, [r2, #80]	@ 0x50
 800c10c:	e003      	b.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c10e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c112:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800c122:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c126:	2300      	movs	r3, #0
 800c128:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800c12c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800c130:	460b      	mov	r3, r1
 800c132:	4313      	orrs	r3, r2
 800c134:	d056      	beq.n	800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800c136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c13a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c13c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c140:	d033      	beq.n	800c1aa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800c142:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c146:	d82c      	bhi.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c148:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c14c:	d02f      	beq.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800c14e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c152:	d826      	bhi.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c154:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c158:	d02b      	beq.n	800c1b2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800c15a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c15e:	d820      	bhi.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c160:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c164:	d012      	beq.n	800c18c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800c166:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c16a:	d81a      	bhi.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d022      	beq.n	800c1b6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800c170:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c174:	d115      	bne.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c17a:	3308      	adds	r3, #8
 800c17c:	2101      	movs	r1, #1
 800c17e:	4618      	mov	r0, r3
 800c180:	f002 f8e0 	bl	800e344 <RCCEx_PLL2_Config>
 800c184:	4603      	mov	r3, r0
 800c186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c18a:	e015      	b.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c18c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c190:	3328      	adds	r3, #40	@ 0x28
 800c192:	2101      	movs	r1, #1
 800c194:	4618      	mov	r0, r3
 800c196:	f002 f987 	bl	800e4a8 <RCCEx_PLL3_Config>
 800c19a:	4603      	mov	r3, r0
 800c19c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c1a0:	e00a      	b.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c1a8:	e006      	b.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c1aa:	bf00      	nop
 800c1ac:	e004      	b.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c1ae:	bf00      	nop
 800c1b0:	e002      	b.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c1b2:	bf00      	nop
 800c1b4:	e000      	b.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c1b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d10d      	bne.n	800c1dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c1c0:	4b05      	ldr	r3, [pc, #20]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c1c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c1c4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800c1c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c1ce:	4a02      	ldr	r2, [pc, #8]	@ (800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c1d0:	430b      	orrs	r3, r1
 800c1d2:	6513      	str	r3, [r2, #80]	@ 0x50
 800c1d4:	e006      	b.n	800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800c1d6:	bf00      	nop
 800c1d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c1e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ec:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800c1f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c1fa:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800c1fe:	460b      	mov	r3, r1
 800c200:	4313      	orrs	r3, r2
 800c202:	d055      	beq.n	800c2b0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800c204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c208:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c20c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c210:	d033      	beq.n	800c27a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800c212:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c216:	d82c      	bhi.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c218:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c21c:	d02f      	beq.n	800c27e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800c21e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c222:	d826      	bhi.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c224:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c228:	d02b      	beq.n	800c282 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800c22a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c22e:	d820      	bhi.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c230:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c234:	d012      	beq.n	800c25c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800c236:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c23a:	d81a      	bhi.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d022      	beq.n	800c286 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800c240:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c244:	d115      	bne.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c24a:	3308      	adds	r3, #8
 800c24c:	2101      	movs	r1, #1
 800c24e:	4618      	mov	r0, r3
 800c250:	f002 f878 	bl	800e344 <RCCEx_PLL2_Config>
 800c254:	4603      	mov	r3, r0
 800c256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c25a:	e015      	b.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c25c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c260:	3328      	adds	r3, #40	@ 0x28
 800c262:	2101      	movs	r1, #1
 800c264:	4618      	mov	r0, r3
 800c266:	f002 f91f 	bl	800e4a8 <RCCEx_PLL3_Config>
 800c26a:	4603      	mov	r3, r0
 800c26c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c270:	e00a      	b.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800c272:	2301      	movs	r3, #1
 800c274:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c278:	e006      	b.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c27a:	bf00      	nop
 800c27c:	e004      	b.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c27e:	bf00      	nop
 800c280:	e002      	b.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c282:	bf00      	nop
 800c284:	e000      	b.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c286:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c288:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d10b      	bne.n	800c2a8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c290:	4ba3      	ldr	r3, [pc, #652]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c294:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c29c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c2a0:	4a9f      	ldr	r2, [pc, #636]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c2a2:	430b      	orrs	r3, r1
 800c2a4:	6593      	str	r3, [r2, #88]	@ 0x58
 800c2a6:	e003      	b.n	800c2b0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c2b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800c2bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800c2c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c2ca:	460b      	mov	r3, r1
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	d037      	beq.n	800c340 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800c2d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c2da:	d00e      	beq.n	800c2fa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800c2dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c2e0:	d816      	bhi.n	800c310 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d018      	beq.n	800c318 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800c2e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c2ea:	d111      	bne.n	800c310 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c2ec:	4b8c      	ldr	r3, [pc, #560]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c2ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2f0:	4a8b      	ldr	r2, [pc, #556]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c2f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c2f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800c2f8:	e00f      	b.n	800c31a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c2fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2fe:	3308      	adds	r3, #8
 800c300:	2101      	movs	r1, #1
 800c302:	4618      	mov	r0, r3
 800c304:	f002 f81e 	bl	800e344 <RCCEx_PLL2_Config>
 800c308:	4603      	mov	r3, r0
 800c30a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800c30e:	e004      	b.n	800c31a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c310:	2301      	movs	r3, #1
 800c312:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c316:	e000      	b.n	800c31a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800c318:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c31a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d10a      	bne.n	800c338 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c322:	4b7f      	ldr	r3, [pc, #508]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c324:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c326:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c32a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c32e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c330:	4a7b      	ldr	r2, [pc, #492]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c332:	430b      	orrs	r3, r1
 800c334:	6513      	str	r3, [r2, #80]	@ 0x50
 800c336:	e003      	b.n	800c340 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c338:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c33c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c348:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800c34c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c350:	2300      	movs	r3, #0
 800c352:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800c356:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800c35a:	460b      	mov	r3, r1
 800c35c:	4313      	orrs	r3, r2
 800c35e:	d039      	beq.n	800c3d4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800c360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c366:	2b03      	cmp	r3, #3
 800c368:	d81c      	bhi.n	800c3a4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800c36a:	a201      	add	r2, pc, #4	@ (adr r2, 800c370 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800c36c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c370:	0800c3ad 	.word	0x0800c3ad
 800c374:	0800c381 	.word	0x0800c381
 800c378:	0800c38f 	.word	0x0800c38f
 800c37c:	0800c3ad 	.word	0x0800c3ad
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c380:	4b67      	ldr	r3, [pc, #412]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c384:	4a66      	ldr	r2, [pc, #408]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c386:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c38a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800c38c:	e00f      	b.n	800c3ae <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c38e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c392:	3308      	adds	r3, #8
 800c394:	2102      	movs	r1, #2
 800c396:	4618      	mov	r0, r3
 800c398:	f001 ffd4 	bl	800e344 <RCCEx_PLL2_Config>
 800c39c:	4603      	mov	r3, r0
 800c39e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800c3a2:	e004      	b.n	800c3ae <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c3aa:	e000      	b.n	800c3ae <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800c3ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c3ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d10a      	bne.n	800c3cc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c3b6:	4b5a      	ldr	r3, [pc, #360]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c3b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c3ba:	f023 0103 	bic.w	r1, r3, #3
 800c3be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c3c4:	4a56      	ldr	r2, [pc, #344]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c3c6:	430b      	orrs	r3, r1
 800c3c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c3ca:	e003      	b.n	800c3d4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c3d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3dc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800c3e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c3ea:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800c3ee:	460b      	mov	r3, r1
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	f000 809f 	beq.w	800c534 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c3f6:	4b4b      	ldr	r3, [pc, #300]	@ (800c524 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	4a4a      	ldr	r2, [pc, #296]	@ (800c524 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c3fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c400:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c402:	f7f9 fd6d 	bl	8005ee0 <HAL_GetTick>
 800c406:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c40a:	e00b      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c40c:	f7f9 fd68 	bl	8005ee0 <HAL_GetTick>
 800c410:	4602      	mov	r2, r0
 800c412:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c416:	1ad3      	subs	r3, r2, r3
 800c418:	2b64      	cmp	r3, #100	@ 0x64
 800c41a:	d903      	bls.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800c41c:	2303      	movs	r3, #3
 800c41e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c422:	e005      	b.n	800c430 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c424:	4b3f      	ldr	r3, [pc, #252]	@ (800c524 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d0ed      	beq.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800c430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c434:	2b00      	cmp	r3, #0
 800c436:	d179      	bne.n	800c52c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c438:	4b39      	ldr	r3, [pc, #228]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c43a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c43c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c440:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c444:	4053      	eors	r3, r2
 800c446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d015      	beq.n	800c47a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c44e:	4b34      	ldr	r3, [pc, #208]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c452:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c456:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c45a:	4b31      	ldr	r3, [pc, #196]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c45c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c45e:	4a30      	ldr	r2, [pc, #192]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c464:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c466:	4b2e      	ldr	r3, [pc, #184]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c46a:	4a2d      	ldr	r2, [pc, #180]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c46c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c470:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c472:	4a2b      	ldr	r2, [pc, #172]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c474:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800c478:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c47a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c47e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c482:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c486:	d118      	bne.n	800c4ba <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c488:	f7f9 fd2a 	bl	8005ee0 <HAL_GetTick>
 800c48c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c490:	e00d      	b.n	800c4ae <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c492:	f7f9 fd25 	bl	8005ee0 <HAL_GetTick>
 800c496:	4602      	mov	r2, r0
 800c498:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c49c:	1ad2      	subs	r2, r2, r3
 800c49e:	f241 3388 	movw	r3, #5000	@ 0x1388
 800c4a2:	429a      	cmp	r2, r3
 800c4a4:	d903      	bls.n	800c4ae <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800c4a6:	2303      	movs	r3, #3
 800c4a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800c4ac:	e005      	b.n	800c4ba <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c4ae:	4b1c      	ldr	r3, [pc, #112]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c4b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c4b2:	f003 0302 	and.w	r3, r3, #2
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d0eb      	beq.n	800c492 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800c4ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d129      	bne.n	800c516 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c4c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c4ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c4ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c4d2:	d10e      	bne.n	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800c4d4:	4b12      	ldr	r3, [pc, #72]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c4d6:	691b      	ldr	r3, [r3, #16]
 800c4d8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800c4dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c4e4:	091a      	lsrs	r2, r3, #4
 800c4e6:	4b10      	ldr	r3, [pc, #64]	@ (800c528 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800c4e8:	4013      	ands	r3, r2
 800c4ea:	4a0d      	ldr	r2, [pc, #52]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c4ec:	430b      	orrs	r3, r1
 800c4ee:	6113      	str	r3, [r2, #16]
 800c4f0:	e005      	b.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800c4f2:	4b0b      	ldr	r3, [pc, #44]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c4f4:	691b      	ldr	r3, [r3, #16]
 800c4f6:	4a0a      	ldr	r2, [pc, #40]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c4f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c4fc:	6113      	str	r3, [r2, #16]
 800c4fe:	4b08      	ldr	r3, [pc, #32]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c500:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800c502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c506:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c50a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c50e:	4a04      	ldr	r2, [pc, #16]	@ (800c520 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c510:	430b      	orrs	r3, r1
 800c512:	6713      	str	r3, [r2, #112]	@ 0x70
 800c514:	e00e      	b.n	800c534 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c51a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800c51e:	e009      	b.n	800c534 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800c520:	58024400 	.word	0x58024400
 800c524:	58024800 	.word	0x58024800
 800c528:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c52c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c530:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53c:	f002 0301 	and.w	r3, r2, #1
 800c540:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c544:	2300      	movs	r3, #0
 800c546:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c54a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c54e:	460b      	mov	r3, r1
 800c550:	4313      	orrs	r3, r2
 800c552:	f000 8089 	beq.w	800c668 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800c556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c55a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c55c:	2b28      	cmp	r3, #40	@ 0x28
 800c55e:	d86b      	bhi.n	800c638 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800c560:	a201      	add	r2, pc, #4	@ (adr r2, 800c568 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800c562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c566:	bf00      	nop
 800c568:	0800c641 	.word	0x0800c641
 800c56c:	0800c639 	.word	0x0800c639
 800c570:	0800c639 	.word	0x0800c639
 800c574:	0800c639 	.word	0x0800c639
 800c578:	0800c639 	.word	0x0800c639
 800c57c:	0800c639 	.word	0x0800c639
 800c580:	0800c639 	.word	0x0800c639
 800c584:	0800c639 	.word	0x0800c639
 800c588:	0800c60d 	.word	0x0800c60d
 800c58c:	0800c639 	.word	0x0800c639
 800c590:	0800c639 	.word	0x0800c639
 800c594:	0800c639 	.word	0x0800c639
 800c598:	0800c639 	.word	0x0800c639
 800c59c:	0800c639 	.word	0x0800c639
 800c5a0:	0800c639 	.word	0x0800c639
 800c5a4:	0800c639 	.word	0x0800c639
 800c5a8:	0800c623 	.word	0x0800c623
 800c5ac:	0800c639 	.word	0x0800c639
 800c5b0:	0800c639 	.word	0x0800c639
 800c5b4:	0800c639 	.word	0x0800c639
 800c5b8:	0800c639 	.word	0x0800c639
 800c5bc:	0800c639 	.word	0x0800c639
 800c5c0:	0800c639 	.word	0x0800c639
 800c5c4:	0800c639 	.word	0x0800c639
 800c5c8:	0800c641 	.word	0x0800c641
 800c5cc:	0800c639 	.word	0x0800c639
 800c5d0:	0800c639 	.word	0x0800c639
 800c5d4:	0800c639 	.word	0x0800c639
 800c5d8:	0800c639 	.word	0x0800c639
 800c5dc:	0800c639 	.word	0x0800c639
 800c5e0:	0800c639 	.word	0x0800c639
 800c5e4:	0800c639 	.word	0x0800c639
 800c5e8:	0800c641 	.word	0x0800c641
 800c5ec:	0800c639 	.word	0x0800c639
 800c5f0:	0800c639 	.word	0x0800c639
 800c5f4:	0800c639 	.word	0x0800c639
 800c5f8:	0800c639 	.word	0x0800c639
 800c5fc:	0800c639 	.word	0x0800c639
 800c600:	0800c639 	.word	0x0800c639
 800c604:	0800c639 	.word	0x0800c639
 800c608:	0800c641 	.word	0x0800c641
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c60c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c610:	3308      	adds	r3, #8
 800c612:	2101      	movs	r1, #1
 800c614:	4618      	mov	r0, r3
 800c616:	f001 fe95 	bl	800e344 <RCCEx_PLL2_Config>
 800c61a:	4603      	mov	r3, r0
 800c61c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c620:	e00f      	b.n	800c642 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c626:	3328      	adds	r3, #40	@ 0x28
 800c628:	2101      	movs	r1, #1
 800c62a:	4618      	mov	r0, r3
 800c62c:	f001 ff3c 	bl	800e4a8 <RCCEx_PLL3_Config>
 800c630:	4603      	mov	r3, r0
 800c632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c636:	e004      	b.n	800c642 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c638:	2301      	movs	r3, #1
 800c63a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c63e:	e000      	b.n	800c642 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800c640:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c646:	2b00      	cmp	r3, #0
 800c648:	d10a      	bne.n	800c660 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c64a:	4bbf      	ldr	r3, [pc, #764]	@ (800c948 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c64c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c64e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800c652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c656:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c658:	4abb      	ldr	r2, [pc, #748]	@ (800c948 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c65a:	430b      	orrs	r3, r1
 800c65c:	6553      	str	r3, [r2, #84]	@ 0x54
 800c65e:	e003      	b.n	800c668 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c660:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c664:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c670:	f002 0302 	and.w	r3, r2, #2
 800c674:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c678:	2300      	movs	r3, #0
 800c67a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800c67e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800c682:	460b      	mov	r3, r1
 800c684:	4313      	orrs	r3, r2
 800c686:	d041      	beq.n	800c70c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c68c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c68e:	2b05      	cmp	r3, #5
 800c690:	d824      	bhi.n	800c6dc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800c692:	a201      	add	r2, pc, #4	@ (adr r2, 800c698 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800c694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c698:	0800c6e5 	.word	0x0800c6e5
 800c69c:	0800c6b1 	.word	0x0800c6b1
 800c6a0:	0800c6c7 	.word	0x0800c6c7
 800c6a4:	0800c6e5 	.word	0x0800c6e5
 800c6a8:	0800c6e5 	.word	0x0800c6e5
 800c6ac:	0800c6e5 	.word	0x0800c6e5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c6b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6b4:	3308      	adds	r3, #8
 800c6b6:	2101      	movs	r1, #1
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	f001 fe43 	bl	800e344 <RCCEx_PLL2_Config>
 800c6be:	4603      	mov	r3, r0
 800c6c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c6c4:	e00f      	b.n	800c6e6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c6c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6ca:	3328      	adds	r3, #40	@ 0x28
 800c6cc:	2101      	movs	r1, #1
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	f001 feea 	bl	800e4a8 <RCCEx_PLL3_Config>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c6da:	e004      	b.n	800c6e6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c6dc:	2301      	movs	r3, #1
 800c6de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c6e2:	e000      	b.n	800c6e6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800c6e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c6e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d10a      	bne.n	800c704 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c6ee:	4b96      	ldr	r3, [pc, #600]	@ (800c948 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c6f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6f2:	f023 0107 	bic.w	r1, r3, #7
 800c6f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c6fc:	4a92      	ldr	r2, [pc, #584]	@ (800c948 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c6fe:	430b      	orrs	r3, r1
 800c700:	6553      	str	r3, [r2, #84]	@ 0x54
 800c702:	e003      	b.n	800c70c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c704:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c708:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c70c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c714:	f002 0304 	and.w	r3, r2, #4
 800c718:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c71c:	2300      	movs	r3, #0
 800c71e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c722:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800c726:	460b      	mov	r3, r1
 800c728:	4313      	orrs	r3, r2
 800c72a:	d044      	beq.n	800c7b6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c72c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c730:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c734:	2b05      	cmp	r3, #5
 800c736:	d825      	bhi.n	800c784 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800c738:	a201      	add	r2, pc, #4	@ (adr r2, 800c740 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800c73a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c73e:	bf00      	nop
 800c740:	0800c78d 	.word	0x0800c78d
 800c744:	0800c759 	.word	0x0800c759
 800c748:	0800c76f 	.word	0x0800c76f
 800c74c:	0800c78d 	.word	0x0800c78d
 800c750:	0800c78d 	.word	0x0800c78d
 800c754:	0800c78d 	.word	0x0800c78d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c75c:	3308      	adds	r3, #8
 800c75e:	2101      	movs	r1, #1
 800c760:	4618      	mov	r0, r3
 800c762:	f001 fdef 	bl	800e344 <RCCEx_PLL2_Config>
 800c766:	4603      	mov	r3, r0
 800c768:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c76c:	e00f      	b.n	800c78e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c76e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c772:	3328      	adds	r3, #40	@ 0x28
 800c774:	2101      	movs	r1, #1
 800c776:	4618      	mov	r0, r3
 800c778:	f001 fe96 	bl	800e4a8 <RCCEx_PLL3_Config>
 800c77c:	4603      	mov	r3, r0
 800c77e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c782:	e004      	b.n	800c78e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c784:	2301      	movs	r3, #1
 800c786:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c78a:	e000      	b.n	800c78e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800c78c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c78e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c792:	2b00      	cmp	r3, #0
 800c794:	d10b      	bne.n	800c7ae <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c796:	4b6c      	ldr	r3, [pc, #432]	@ (800c948 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c79a:	f023 0107 	bic.w	r1, r3, #7
 800c79e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c7a6:	4a68      	ldr	r2, [pc, #416]	@ (800c948 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c7a8:	430b      	orrs	r3, r1
 800c7aa:	6593      	str	r3, [r2, #88]	@ 0x58
 800c7ac:	e003      	b.n	800c7b6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c7b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7be:	f002 0320 	and.w	r3, r2, #32
 800c7c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c7cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c7d0:	460b      	mov	r3, r1
 800c7d2:	4313      	orrs	r3, r2
 800c7d4:	d055      	beq.n	800c882 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c7d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c7e2:	d033      	beq.n	800c84c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800c7e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c7e8:	d82c      	bhi.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c7ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7ee:	d02f      	beq.n	800c850 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800c7f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7f4:	d826      	bhi.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c7f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c7fa:	d02b      	beq.n	800c854 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800c7fc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c800:	d820      	bhi.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c802:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c806:	d012      	beq.n	800c82e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800c808:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c80c:	d81a      	bhi.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d022      	beq.n	800c858 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800c812:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c816:	d115      	bne.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c81c:	3308      	adds	r3, #8
 800c81e:	2100      	movs	r1, #0
 800c820:	4618      	mov	r0, r3
 800c822:	f001 fd8f 	bl	800e344 <RCCEx_PLL2_Config>
 800c826:	4603      	mov	r3, r0
 800c828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c82c:	e015      	b.n	800c85a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c82e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c832:	3328      	adds	r3, #40	@ 0x28
 800c834:	2102      	movs	r1, #2
 800c836:	4618      	mov	r0, r3
 800c838:	f001 fe36 	bl	800e4a8 <RCCEx_PLL3_Config>
 800c83c:	4603      	mov	r3, r0
 800c83e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c842:	e00a      	b.n	800c85a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c844:	2301      	movs	r3, #1
 800c846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c84a:	e006      	b.n	800c85a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c84c:	bf00      	nop
 800c84e:	e004      	b.n	800c85a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c850:	bf00      	nop
 800c852:	e002      	b.n	800c85a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c854:	bf00      	nop
 800c856:	e000      	b.n	800c85a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c858:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c85a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d10b      	bne.n	800c87a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c862:	4b39      	ldr	r3, [pc, #228]	@ (800c948 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c866:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c86a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c86e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c872:	4a35      	ldr	r2, [pc, #212]	@ (800c948 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c874:	430b      	orrs	r3, r1
 800c876:	6553      	str	r3, [r2, #84]	@ 0x54
 800c878:	e003      	b.n	800c882 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c87a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c87e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c88a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800c88e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c892:	2300      	movs	r3, #0
 800c894:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c898:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800c89c:	460b      	mov	r3, r1
 800c89e:	4313      	orrs	r3, r2
 800c8a0:	d058      	beq.n	800c954 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c8a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c8aa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c8ae:	d033      	beq.n	800c918 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800c8b0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c8b4:	d82c      	bhi.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c8b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c8ba:	d02f      	beq.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800c8bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c8c0:	d826      	bhi.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c8c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c8c6:	d02b      	beq.n	800c920 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800c8c8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c8cc:	d820      	bhi.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c8ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c8d2:	d012      	beq.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800c8d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c8d8:	d81a      	bhi.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d022      	beq.n	800c924 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800c8de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c8e2:	d115      	bne.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c8e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8e8:	3308      	adds	r3, #8
 800c8ea:	2100      	movs	r1, #0
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	f001 fd29 	bl	800e344 <RCCEx_PLL2_Config>
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c8f8:	e015      	b.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c8fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8fe:	3328      	adds	r3, #40	@ 0x28
 800c900:	2102      	movs	r1, #2
 800c902:	4618      	mov	r0, r3
 800c904:	f001 fdd0 	bl	800e4a8 <RCCEx_PLL3_Config>
 800c908:	4603      	mov	r3, r0
 800c90a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c90e:	e00a      	b.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c910:	2301      	movs	r3, #1
 800c912:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c916:	e006      	b.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c918:	bf00      	nop
 800c91a:	e004      	b.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c91c:	bf00      	nop
 800c91e:	e002      	b.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c920:	bf00      	nop
 800c922:	e000      	b.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c924:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d10e      	bne.n	800c94c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c92e:	4b06      	ldr	r3, [pc, #24]	@ (800c948 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c932:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800c936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c93a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c93e:	4a02      	ldr	r2, [pc, #8]	@ (800c948 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c940:	430b      	orrs	r3, r1
 800c942:	6593      	str	r3, [r2, #88]	@ 0x58
 800c944:	e006      	b.n	800c954 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800c946:	bf00      	nop
 800c948:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c94c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c950:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800c960:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c964:	2300      	movs	r3, #0
 800c966:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c96a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800c96e:	460b      	mov	r3, r1
 800c970:	4313      	orrs	r3, r2
 800c972:	d055      	beq.n	800ca20 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c978:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c97c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c980:	d033      	beq.n	800c9ea <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800c982:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c986:	d82c      	bhi.n	800c9e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c988:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c98c:	d02f      	beq.n	800c9ee <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800c98e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c992:	d826      	bhi.n	800c9e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c994:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c998:	d02b      	beq.n	800c9f2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800c99a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c99e:	d820      	bhi.n	800c9e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c9a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c9a4:	d012      	beq.n	800c9cc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800c9a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c9aa:	d81a      	bhi.n	800c9e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d022      	beq.n	800c9f6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800c9b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c9b4:	d115      	bne.n	800c9e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c9b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9ba:	3308      	adds	r3, #8
 800c9bc:	2100      	movs	r1, #0
 800c9be:	4618      	mov	r0, r3
 800c9c0:	f001 fcc0 	bl	800e344 <RCCEx_PLL2_Config>
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c9ca:	e015      	b.n	800c9f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c9cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9d0:	3328      	adds	r3, #40	@ 0x28
 800c9d2:	2102      	movs	r1, #2
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f001 fd67 	bl	800e4a8 <RCCEx_PLL3_Config>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c9e0:	e00a      	b.n	800c9f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c9e8:	e006      	b.n	800c9f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c9ea:	bf00      	nop
 800c9ec:	e004      	b.n	800c9f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c9ee:	bf00      	nop
 800c9f0:	e002      	b.n	800c9f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c9f2:	bf00      	nop
 800c9f4:	e000      	b.n	800c9f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c9f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c9f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d10b      	bne.n	800ca18 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800ca00:	4ba1      	ldr	r3, [pc, #644]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ca02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca04:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800ca08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca0c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ca10:	4a9d      	ldr	r2, [pc, #628]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ca12:	430b      	orrs	r3, r1
 800ca14:	6593      	str	r3, [r2, #88]	@ 0x58
 800ca16:	e003      	b.n	800ca20 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ca20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca28:	f002 0308 	and.w	r3, r2, #8
 800ca2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ca30:	2300      	movs	r3, #0
 800ca32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ca36:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800ca3a:	460b      	mov	r3, r1
 800ca3c:	4313      	orrs	r3, r2
 800ca3e:	d01e      	beq.n	800ca7e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800ca40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca4c:	d10c      	bne.n	800ca68 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ca4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca52:	3328      	adds	r3, #40	@ 0x28
 800ca54:	2102      	movs	r1, #2
 800ca56:	4618      	mov	r0, r3
 800ca58:	f001 fd26 	bl	800e4a8 <RCCEx_PLL3_Config>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d002      	beq.n	800ca68 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800ca62:	2301      	movs	r3, #1
 800ca64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ca68:	4b87      	ldr	r3, [pc, #540]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ca6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca6c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ca70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca78:	4a83      	ldr	r2, [pc, #524]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ca7a:	430b      	orrs	r3, r1
 800ca7c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ca7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca86:	f002 0310 	and.w	r3, r2, #16
 800ca8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ca8e:	2300      	movs	r3, #0
 800ca90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ca94:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ca98:	460b      	mov	r3, r1
 800ca9a:	4313      	orrs	r3, r2
 800ca9c:	d01e      	beq.n	800cadc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ca9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800caa2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800caa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800caaa:	d10c      	bne.n	800cac6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800caac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cab0:	3328      	adds	r3, #40	@ 0x28
 800cab2:	2102      	movs	r1, #2
 800cab4:	4618      	mov	r0, r3
 800cab6:	f001 fcf7 	bl	800e4a8 <RCCEx_PLL3_Config>
 800caba:	4603      	mov	r3, r0
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d002      	beq.n	800cac6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800cac0:	2301      	movs	r3, #1
 800cac2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cac6:	4b70      	ldr	r3, [pc, #448]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800caca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800cace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cad2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cad6:	4a6c      	ldr	r2, [pc, #432]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cad8:	430b      	orrs	r3, r1
 800cada:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cadc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800cae8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800caec:	2300      	movs	r3, #0
 800caee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800caf2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800caf6:	460b      	mov	r3, r1
 800caf8:	4313      	orrs	r3, r2
 800cafa:	d03e      	beq.n	800cb7a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800cafc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb00:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cb04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cb08:	d022      	beq.n	800cb50 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800cb0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cb0e:	d81b      	bhi.n	800cb48 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d003      	beq.n	800cb1c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800cb14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cb18:	d00b      	beq.n	800cb32 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800cb1a:	e015      	b.n	800cb48 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cb1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb20:	3308      	adds	r3, #8
 800cb22:	2100      	movs	r1, #0
 800cb24:	4618      	mov	r0, r3
 800cb26:	f001 fc0d 	bl	800e344 <RCCEx_PLL2_Config>
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800cb30:	e00f      	b.n	800cb52 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cb32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb36:	3328      	adds	r3, #40	@ 0x28
 800cb38:	2102      	movs	r1, #2
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	f001 fcb4 	bl	800e4a8 <RCCEx_PLL3_Config>
 800cb40:	4603      	mov	r3, r0
 800cb42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800cb46:	e004      	b.n	800cb52 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cb48:	2301      	movs	r3, #1
 800cb4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cb4e:	e000      	b.n	800cb52 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800cb50:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cb52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d10b      	bne.n	800cb72 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800cb5a:	4b4b      	ldr	r3, [pc, #300]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cb5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb5e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800cb62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb66:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cb6a:	4a47      	ldr	r2, [pc, #284]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cb6c:	430b      	orrs	r3, r1
 800cb6e:	6593      	str	r3, [r2, #88]	@ 0x58
 800cb70:	e003      	b.n	800cb7a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800cb7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb82:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800cb86:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cb88:	2300      	movs	r3, #0
 800cb8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cb8c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800cb90:	460b      	mov	r3, r1
 800cb92:	4313      	orrs	r3, r2
 800cb94:	d03b      	beq.n	800cc0e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800cb96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb9e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cba2:	d01f      	beq.n	800cbe4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800cba4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cba8:	d818      	bhi.n	800cbdc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800cbaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cbae:	d003      	beq.n	800cbb8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800cbb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cbb4:	d007      	beq.n	800cbc6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800cbb6:	e011      	b.n	800cbdc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cbb8:	4b33      	ldr	r3, [pc, #204]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cbba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbbc:	4a32      	ldr	r2, [pc, #200]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cbbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cbc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800cbc4:	e00f      	b.n	800cbe6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cbc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbca:	3328      	adds	r3, #40	@ 0x28
 800cbcc:	2101      	movs	r1, #1
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f001 fc6a 	bl	800e4a8 <RCCEx_PLL3_Config>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800cbda:	e004      	b.n	800cbe6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cbdc:	2301      	movs	r3, #1
 800cbde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cbe2:	e000      	b.n	800cbe6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800cbe4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cbe6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d10b      	bne.n	800cc06 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cbee:	4b26      	ldr	r3, [pc, #152]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cbf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbf2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800cbf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cbfe:	4a22      	ldr	r2, [pc, #136]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cc00:	430b      	orrs	r3, r1
 800cc02:	6553      	str	r3, [r2, #84]	@ 0x54
 800cc04:	e003      	b.n	800cc0e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800cc0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc16:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800cc1a:	673b      	str	r3, [r7, #112]	@ 0x70
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	677b      	str	r3, [r7, #116]	@ 0x74
 800cc20:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800cc24:	460b      	mov	r3, r1
 800cc26:	4313      	orrs	r3, r2
 800cc28:	d034      	beq.n	800cc94 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800cc2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d003      	beq.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800cc34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc38:	d007      	beq.n	800cc4a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800cc3a:	e011      	b.n	800cc60 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cc3c:	4b12      	ldr	r3, [pc, #72]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cc3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc40:	4a11      	ldr	r2, [pc, #68]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cc42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cc46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800cc48:	e00e      	b.n	800cc68 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cc4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc4e:	3308      	adds	r3, #8
 800cc50:	2102      	movs	r1, #2
 800cc52:	4618      	mov	r0, r3
 800cc54:	f001 fb76 	bl	800e344 <RCCEx_PLL2_Config>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800cc5e:	e003      	b.n	800cc68 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800cc60:	2301      	movs	r3, #1
 800cc62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cc66:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d10d      	bne.n	800cc8c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800cc70:	4b05      	ldr	r3, [pc, #20]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cc72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc74:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cc78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc7e:	4a02      	ldr	r2, [pc, #8]	@ (800cc88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cc80:	430b      	orrs	r3, r1
 800cc82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800cc84:	e006      	b.n	800cc94 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800cc86:	bf00      	nop
 800cc88:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800cc94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc9c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800cca0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cca2:	2300      	movs	r3, #0
 800cca4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cca6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800ccaa:	460b      	mov	r3, r1
 800ccac:	4313      	orrs	r3, r2
 800ccae:	d00c      	beq.n	800ccca <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ccb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccb4:	3328      	adds	r3, #40	@ 0x28
 800ccb6:	2102      	movs	r1, #2
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f001 fbf5 	bl	800e4a8 <RCCEx_PLL3_Config>
 800ccbe:	4603      	mov	r3, r0
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d002      	beq.n	800ccca <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ccca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccd2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800ccd6:	663b      	str	r3, [r7, #96]	@ 0x60
 800ccd8:	2300      	movs	r3, #0
 800ccda:	667b      	str	r3, [r7, #100]	@ 0x64
 800ccdc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800cce0:	460b      	mov	r3, r1
 800cce2:	4313      	orrs	r3, r2
 800cce4:	d038      	beq.n	800cd58 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800cce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ccee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ccf2:	d018      	beq.n	800cd26 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800ccf4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ccf8:	d811      	bhi.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ccfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ccfe:	d014      	beq.n	800cd2a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800cd00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd04:	d80b      	bhi.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d011      	beq.n	800cd2e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800cd0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd0e:	d106      	bne.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cd10:	4bc3      	ldr	r3, [pc, #780]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800cd12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd14:	4ac2      	ldr	r2, [pc, #776]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800cd16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cd1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800cd1c:	e008      	b.n	800cd30 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd1e:	2301      	movs	r3, #1
 800cd20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cd24:	e004      	b.n	800cd30 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800cd26:	bf00      	nop
 800cd28:	e002      	b.n	800cd30 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800cd2a:	bf00      	nop
 800cd2c:	e000      	b.n	800cd30 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800cd2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d10b      	bne.n	800cd50 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cd38:	4bb9      	ldr	r3, [pc, #740]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800cd3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd3c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800cd40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cd48:	4ab5      	ldr	r2, [pc, #724]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800cd4a:	430b      	orrs	r3, r1
 800cd4c:	6553      	str	r3, [r2, #84]	@ 0x54
 800cd4e:	e003      	b.n	800cd58 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800cd58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd60:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800cd64:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cd66:	2300      	movs	r3, #0
 800cd68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cd6a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800cd6e:	460b      	mov	r3, r1
 800cd70:	4313      	orrs	r3, r2
 800cd72:	d009      	beq.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800cd74:	4baa      	ldr	r3, [pc, #680]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800cd76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd78:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cd7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd82:	4aa7      	ldr	r2, [pc, #668]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800cd84:	430b      	orrs	r3, r1
 800cd86:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800cd88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd90:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800cd94:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd96:	2300      	movs	r3, #0
 800cd98:	657b      	str	r3, [r7, #84]	@ 0x54
 800cd9a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800cd9e:	460b      	mov	r3, r1
 800cda0:	4313      	orrs	r3, r2
 800cda2:	d00a      	beq.n	800cdba <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800cda4:	4b9e      	ldr	r3, [pc, #632]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800cda6:	691b      	ldr	r3, [r3, #16]
 800cda8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800cdac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdb0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800cdb4:	4a9a      	ldr	r2, [pc, #616]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800cdb6:	430b      	orrs	r3, r1
 800cdb8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800cdba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdc2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800cdc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cdc8:	2300      	movs	r3, #0
 800cdca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cdcc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800cdd0:	460b      	mov	r3, r1
 800cdd2:	4313      	orrs	r3, r2
 800cdd4:	d009      	beq.n	800cdea <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800cdd6:	4b92      	ldr	r3, [pc, #584]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800cdd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cdda:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800cdde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cde2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cde4:	4a8e      	ldr	r2, [pc, #568]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800cde6:	430b      	orrs	r3, r1
 800cde8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800cdea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800cdf6:	643b      	str	r3, [r7, #64]	@ 0x40
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	647b      	str	r3, [r7, #68]	@ 0x44
 800cdfc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800ce00:	460b      	mov	r3, r1
 800ce02:	4313      	orrs	r3, r2
 800ce04:	d00e      	beq.n	800ce24 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ce06:	4b86      	ldr	r3, [pc, #536]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ce08:	691b      	ldr	r3, [r3, #16]
 800ce0a:	4a85      	ldr	r2, [pc, #532]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ce0c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ce10:	6113      	str	r3, [r2, #16]
 800ce12:	4b83      	ldr	r3, [pc, #524]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ce14:	6919      	ldr	r1, [r3, #16]
 800ce16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce1a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ce1e:	4a80      	ldr	r2, [pc, #512]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ce20:	430b      	orrs	r3, r1
 800ce22:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800ce24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce2c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800ce30:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ce32:	2300      	movs	r3, #0
 800ce34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce36:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800ce3a:	460b      	mov	r3, r1
 800ce3c:	4313      	orrs	r3, r2
 800ce3e:	d009      	beq.n	800ce54 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ce40:	4b77      	ldr	r3, [pc, #476]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ce42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce44:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ce48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce4e:	4a74      	ldr	r2, [pc, #464]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ce50:	430b      	orrs	r3, r1
 800ce52:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ce54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800ce60:	633b      	str	r3, [r7, #48]	@ 0x30
 800ce62:	2300      	movs	r3, #0
 800ce64:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce66:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800ce6a:	460b      	mov	r3, r1
 800ce6c:	4313      	orrs	r3, r2
 800ce6e:	d00a      	beq.n	800ce86 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ce70:	4b6b      	ldr	r3, [pc, #428]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ce72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce74:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800ce78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ce80:	4a67      	ldr	r2, [pc, #412]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ce82:	430b      	orrs	r3, r1
 800ce84:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800ce86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce8e:	2100      	movs	r1, #0
 800ce90:	62b9      	str	r1, [r7, #40]	@ 0x28
 800ce92:	f003 0301 	and.w	r3, r3, #1
 800ce96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ce98:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800ce9c:	460b      	mov	r3, r1
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	d011      	beq.n	800cec6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cea6:	3308      	adds	r3, #8
 800cea8:	2100      	movs	r1, #0
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f001 fa4a 	bl	800e344 <RCCEx_PLL2_Config>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ceb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d003      	beq.n	800cec6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cec2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800cec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ceca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cece:	2100      	movs	r1, #0
 800ced0:	6239      	str	r1, [r7, #32]
 800ced2:	f003 0302 	and.w	r3, r3, #2
 800ced6:	627b      	str	r3, [r7, #36]	@ 0x24
 800ced8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800cedc:	460b      	mov	r3, r1
 800cede:	4313      	orrs	r3, r2
 800cee0:	d011      	beq.n	800cf06 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cee6:	3308      	adds	r3, #8
 800cee8:	2101      	movs	r1, #1
 800ceea:	4618      	mov	r0, r3
 800ceec:	f001 fa2a 	bl	800e344 <RCCEx_PLL2_Config>
 800cef0:	4603      	mov	r3, r0
 800cef2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800cef6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d003      	beq.n	800cf06 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cefe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800cf06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf0e:	2100      	movs	r1, #0
 800cf10:	61b9      	str	r1, [r7, #24]
 800cf12:	f003 0304 	and.w	r3, r3, #4
 800cf16:	61fb      	str	r3, [r7, #28]
 800cf18:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800cf1c:	460b      	mov	r3, r1
 800cf1e:	4313      	orrs	r3, r2
 800cf20:	d011      	beq.n	800cf46 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cf22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf26:	3308      	adds	r3, #8
 800cf28:	2102      	movs	r1, #2
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f001 fa0a 	bl	800e344 <RCCEx_PLL2_Config>
 800cf30:	4603      	mov	r3, r0
 800cf32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800cf36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d003      	beq.n	800cf46 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800cf46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf4e:	2100      	movs	r1, #0
 800cf50:	6139      	str	r1, [r7, #16]
 800cf52:	f003 0308 	and.w	r3, r3, #8
 800cf56:	617b      	str	r3, [r7, #20]
 800cf58:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800cf5c:	460b      	mov	r3, r1
 800cf5e:	4313      	orrs	r3, r2
 800cf60:	d011      	beq.n	800cf86 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cf62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf66:	3328      	adds	r3, #40	@ 0x28
 800cf68:	2100      	movs	r1, #0
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	f001 fa9c 	bl	800e4a8 <RCCEx_PLL3_Config>
 800cf70:	4603      	mov	r3, r0
 800cf72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800cf76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d003      	beq.n	800cf86 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800cf86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf8e:	2100      	movs	r1, #0
 800cf90:	60b9      	str	r1, [r7, #8]
 800cf92:	f003 0310 	and.w	r3, r3, #16
 800cf96:	60fb      	str	r3, [r7, #12]
 800cf98:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800cf9c:	460b      	mov	r3, r1
 800cf9e:	4313      	orrs	r3, r2
 800cfa0:	d011      	beq.n	800cfc6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cfa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfa6:	3328      	adds	r3, #40	@ 0x28
 800cfa8:	2101      	movs	r1, #1
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f001 fa7c 	bl	800e4a8 <RCCEx_PLL3_Config>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800cfb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d003      	beq.n	800cfc6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800cfc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfce:	2100      	movs	r1, #0
 800cfd0:	6039      	str	r1, [r7, #0]
 800cfd2:	f003 0320 	and.w	r3, r3, #32
 800cfd6:	607b      	str	r3, [r7, #4]
 800cfd8:	e9d7 1200 	ldrd	r1, r2, [r7]
 800cfdc:	460b      	mov	r3, r1
 800cfde:	4313      	orrs	r3, r2
 800cfe0:	d011      	beq.n	800d006 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cfe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfe6:	3328      	adds	r3, #40	@ 0x28
 800cfe8:	2102      	movs	r1, #2
 800cfea:	4618      	mov	r0, r3
 800cfec:	f001 fa5c 	bl	800e4a8 <RCCEx_PLL3_Config>
 800cff0:	4603      	mov	r3, r0
 800cff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800cff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d003      	beq.n	800d006 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d002:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800d006:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d101      	bne.n	800d012 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800d00e:	2300      	movs	r3, #0
 800d010:	e000      	b.n	800d014 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800d012:	2301      	movs	r3, #1
}
 800d014:	4618      	mov	r0, r3
 800d016:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800d01a:	46bd      	mov	sp, r7
 800d01c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d020:	58024400 	.word	0x58024400

0800d024 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b090      	sub	sp, #64	@ 0x40
 800d028:	af00      	add	r7, sp, #0
 800d02a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800d02e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d032:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800d036:	430b      	orrs	r3, r1
 800d038:	f040 8094 	bne.w	800d164 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800d03c:	4b9e      	ldr	r3, [pc, #632]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d03e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d040:	f003 0307 	and.w	r3, r3, #7
 800d044:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d048:	2b04      	cmp	r3, #4
 800d04a:	f200 8087 	bhi.w	800d15c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800d04e:	a201      	add	r2, pc, #4	@ (adr r2, 800d054 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800d050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d054:	0800d069 	.word	0x0800d069
 800d058:	0800d091 	.word	0x0800d091
 800d05c:	0800d0b9 	.word	0x0800d0b9
 800d060:	0800d155 	.word	0x0800d155
 800d064:	0800d0e1 	.word	0x0800d0e1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d068:	4b93      	ldr	r3, [pc, #588]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d070:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d074:	d108      	bne.n	800d088 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d076:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d07a:	4618      	mov	r0, r3
 800d07c:	f001 f810 	bl	800e0a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d082:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d084:	f000 bd45 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d088:	2300      	movs	r3, #0
 800d08a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d08c:	f000 bd41 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d090:	4b89      	ldr	r3, [pc, #548]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d098:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d09c:	d108      	bne.n	800d0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d09e:	f107 0318 	add.w	r3, r7, #24
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	f000 fd54 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d0a8:	69bb      	ldr	r3, [r7, #24]
 800d0aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0ac:	f000 bd31 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0b4:	f000 bd2d 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d0b8:	4b7f      	ldr	r3, [pc, #508]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d0c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d0c4:	d108      	bne.n	800d0d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d0c6:	f107 030c 	add.w	r3, r7, #12
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f000 fe94 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0d4:	f000 bd1d 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d0d8:	2300      	movs	r3, #0
 800d0da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0dc:	f000 bd19 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d0e0:	4b75      	ldr	r3, [pc, #468]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d0e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d0e4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d0e8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d0ea:	4b73      	ldr	r3, [pc, #460]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f003 0304 	and.w	r3, r3, #4
 800d0f2:	2b04      	cmp	r3, #4
 800d0f4:	d10c      	bne.n	800d110 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800d0f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d109      	bne.n	800d110 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d0fc:	4b6e      	ldr	r3, [pc, #440]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	08db      	lsrs	r3, r3, #3
 800d102:	f003 0303 	and.w	r3, r3, #3
 800d106:	4a6d      	ldr	r2, [pc, #436]	@ (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800d108:	fa22 f303 	lsr.w	r3, r2, r3
 800d10c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d10e:	e01f      	b.n	800d150 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d110:	4b69      	ldr	r3, [pc, #420]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d118:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d11c:	d106      	bne.n	800d12c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800d11e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d120:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d124:	d102      	bne.n	800d12c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d126:	4b66      	ldr	r3, [pc, #408]	@ (800d2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800d128:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d12a:	e011      	b.n	800d150 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d12c:	4b62      	ldr	r3, [pc, #392]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d134:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d138:	d106      	bne.n	800d148 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800d13a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d13c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d140:	d102      	bne.n	800d148 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d142:	4b60      	ldr	r3, [pc, #384]	@ (800d2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800d144:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d146:	e003      	b.n	800d150 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d148:	2300      	movs	r3, #0
 800d14a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d14c:	f000 bce1 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d150:	f000 bcdf 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d154:	4b5c      	ldr	r3, [pc, #368]	@ (800d2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800d156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d158:	f000 bcdb 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d15c:	2300      	movs	r3, #0
 800d15e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d160:	f000 bcd7 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800d164:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d168:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800d16c:	430b      	orrs	r3, r1
 800d16e:	f040 80ad 	bne.w	800d2cc <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800d172:	4b51      	ldr	r3, [pc, #324]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d174:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d176:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800d17a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d17c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d17e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d182:	d056      	beq.n	800d232 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800d184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d186:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d18a:	f200 8090 	bhi.w	800d2ae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800d18e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d190:	2bc0      	cmp	r3, #192	@ 0xc0
 800d192:	f000 8088 	beq.w	800d2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800d196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d198:	2bc0      	cmp	r3, #192	@ 0xc0
 800d19a:	f200 8088 	bhi.w	800d2ae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800d19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1a0:	2b80      	cmp	r3, #128	@ 0x80
 800d1a2:	d032      	beq.n	800d20a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800d1a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1a6:	2b80      	cmp	r3, #128	@ 0x80
 800d1a8:	f200 8081 	bhi.w	800d2ae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800d1ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d003      	beq.n	800d1ba <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800d1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1b4:	2b40      	cmp	r3, #64	@ 0x40
 800d1b6:	d014      	beq.n	800d1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800d1b8:	e079      	b.n	800d2ae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d1ba:	4b3f      	ldr	r3, [pc, #252]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d1c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d1c6:	d108      	bne.n	800d1da <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d1c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f000 ff67 	bl	800e0a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d1d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1d6:	f000 bc9c 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d1da:	2300      	movs	r3, #0
 800d1dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1de:	f000 bc98 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d1e2:	4b35      	ldr	r3, [pc, #212]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d1ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d1ee:	d108      	bne.n	800d202 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d1f0:	f107 0318 	add.w	r3, r7, #24
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f000 fcab 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d1fa:	69bb      	ldr	r3, [r7, #24]
 800d1fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1fe:	f000 bc88 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d202:	2300      	movs	r3, #0
 800d204:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d206:	f000 bc84 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d20a:	4b2b      	ldr	r3, [pc, #172]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d212:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d216:	d108      	bne.n	800d22a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d218:	f107 030c 	add.w	r3, r7, #12
 800d21c:	4618      	mov	r0, r3
 800d21e:	f000 fdeb 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d226:	f000 bc74 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d22a:	2300      	movs	r3, #0
 800d22c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d22e:	f000 bc70 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d232:	4b21      	ldr	r3, [pc, #132]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d236:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d23a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d23c:	4b1e      	ldr	r3, [pc, #120]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	f003 0304 	and.w	r3, r3, #4
 800d244:	2b04      	cmp	r3, #4
 800d246:	d10c      	bne.n	800d262 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800d248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d109      	bne.n	800d262 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d24e:	4b1a      	ldr	r3, [pc, #104]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	08db      	lsrs	r3, r3, #3
 800d254:	f003 0303 	and.w	r3, r3, #3
 800d258:	4a18      	ldr	r2, [pc, #96]	@ (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800d25a:	fa22 f303 	lsr.w	r3, r2, r3
 800d25e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d260:	e01f      	b.n	800d2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d262:	4b15      	ldr	r3, [pc, #84]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d26a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d26e:	d106      	bne.n	800d27e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800d270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d272:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d276:	d102      	bne.n	800d27e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d278:	4b11      	ldr	r3, [pc, #68]	@ (800d2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800d27a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d27c:	e011      	b.n	800d2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d27e:	4b0e      	ldr	r3, [pc, #56]	@ (800d2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d286:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d28a:	d106      	bne.n	800d29a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800d28c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d28e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d292:	d102      	bne.n	800d29a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d294:	4b0b      	ldr	r3, [pc, #44]	@ (800d2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800d296:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d298:	e003      	b.n	800d2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d29a:	2300      	movs	r3, #0
 800d29c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d29e:	f000 bc38 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d2a2:	f000 bc36 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d2a6:	4b08      	ldr	r3, [pc, #32]	@ (800d2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800d2a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2aa:	f000 bc32 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2b2:	f000 bc2e 	b.w	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d2b6:	bf00      	nop
 800d2b8:	58024400 	.word	0x58024400
 800d2bc:	03d09000 	.word	0x03d09000
 800d2c0:	003d0900 	.word	0x003d0900
 800d2c4:	017d7840 	.word	0x017d7840
 800d2c8:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800d2cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d2d0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800d2d4:	430b      	orrs	r3, r1
 800d2d6:	f040 809c 	bne.w	800d412 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800d2da:	4b9e      	ldr	r3, [pc, #632]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d2dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d2de:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800d2e2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d2e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d2ea:	d054      	beq.n	800d396 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800d2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d2f2:	f200 808b 	bhi.w	800d40c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800d2f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d2fc:	f000 8083 	beq.w	800d406 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800d300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d302:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d306:	f200 8081 	bhi.w	800d40c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800d30a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d30c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d310:	d02f      	beq.n	800d372 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800d312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d314:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d318:	d878      	bhi.n	800d40c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800d31a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d004      	beq.n	800d32a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800d320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d322:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d326:	d012      	beq.n	800d34e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800d328:	e070      	b.n	800d40c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d32a:	4b8a      	ldr	r3, [pc, #552]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d332:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d336:	d107      	bne.n	800d348 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d338:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d33c:	4618      	mov	r0, r3
 800d33e:	f000 feaf 	bl	800e0a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d344:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d346:	e3e4      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d348:	2300      	movs	r3, #0
 800d34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d34c:	e3e1      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d34e:	4b81      	ldr	r3, [pc, #516]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d356:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d35a:	d107      	bne.n	800d36c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d35c:	f107 0318 	add.w	r3, r7, #24
 800d360:	4618      	mov	r0, r3
 800d362:	f000 fbf5 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d366:	69bb      	ldr	r3, [r7, #24]
 800d368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d36a:	e3d2      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d36c:	2300      	movs	r3, #0
 800d36e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d370:	e3cf      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d372:	4b78      	ldr	r3, [pc, #480]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d37a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d37e:	d107      	bne.n	800d390 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d380:	f107 030c 	add.w	r3, r7, #12
 800d384:	4618      	mov	r0, r3
 800d386:	f000 fd37 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d38e:	e3c0      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d390:	2300      	movs	r3, #0
 800d392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d394:	e3bd      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d396:	4b6f      	ldr	r3, [pc, #444]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d39a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d39e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d3a0:	4b6c      	ldr	r3, [pc, #432]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f003 0304 	and.w	r3, r3, #4
 800d3a8:	2b04      	cmp	r3, #4
 800d3aa:	d10c      	bne.n	800d3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800d3ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d109      	bne.n	800d3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d3b2:	4b68      	ldr	r3, [pc, #416]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	08db      	lsrs	r3, r3, #3
 800d3b8:	f003 0303 	and.w	r3, r3, #3
 800d3bc:	4a66      	ldr	r2, [pc, #408]	@ (800d558 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d3be:	fa22 f303 	lsr.w	r3, r2, r3
 800d3c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d3c4:	e01e      	b.n	800d404 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d3c6:	4b63      	ldr	r3, [pc, #396]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d3d2:	d106      	bne.n	800d3e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800d3d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d3da:	d102      	bne.n	800d3e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d3dc:	4b5f      	ldr	r3, [pc, #380]	@ (800d55c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800d3de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d3e0:	e010      	b.n	800d404 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d3e2:	4b5c      	ldr	r3, [pc, #368]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d3ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d3ee:	d106      	bne.n	800d3fe <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800d3f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3f6:	d102      	bne.n	800d3fe <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d3f8:	4b59      	ldr	r3, [pc, #356]	@ (800d560 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800d3fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d3fc:	e002      	b.n	800d404 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d3fe:	2300      	movs	r3, #0
 800d400:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d402:	e386      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d404:	e385      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d406:	4b57      	ldr	r3, [pc, #348]	@ (800d564 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800d408:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d40a:	e382      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d40c:	2300      	movs	r3, #0
 800d40e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d410:	e37f      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800d412:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d416:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800d41a:	430b      	orrs	r3, r1
 800d41c:	f040 80a7 	bne.w	800d56e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800d420:	4b4c      	ldr	r3, [pc, #304]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d424:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800d428:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d42a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d42c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d430:	d055      	beq.n	800d4de <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800d432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d434:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d438:	f200 8096 	bhi.w	800d568 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800d43c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d43e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d442:	f000 8084 	beq.w	800d54e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800d446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d448:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d44c:	f200 808c 	bhi.w	800d568 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800d450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d452:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d456:	d030      	beq.n	800d4ba <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800d458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d45a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d45e:	f200 8083 	bhi.w	800d568 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800d462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d464:	2b00      	cmp	r3, #0
 800d466:	d004      	beq.n	800d472 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800d468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d46a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d46e:	d012      	beq.n	800d496 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800d470:	e07a      	b.n	800d568 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d472:	4b38      	ldr	r3, [pc, #224]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d47a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d47e:	d107      	bne.n	800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d480:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d484:	4618      	mov	r0, r3
 800d486:	f000 fe0b 	bl	800e0a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d48a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d48c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d48e:	e340      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d490:	2300      	movs	r3, #0
 800d492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d494:	e33d      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d496:	4b2f      	ldr	r3, [pc, #188]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d49e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d4a2:	d107      	bne.n	800d4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d4a4:	f107 0318 	add.w	r3, r7, #24
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	f000 fb51 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d4ae:	69bb      	ldr	r3, [r7, #24]
 800d4b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4b2:	e32e      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d4b8:	e32b      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d4ba:	4b26      	ldr	r3, [pc, #152]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d4c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d4c6:	d107      	bne.n	800d4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d4c8:	f107 030c 	add.w	r3, r7, #12
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	f000 fc93 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4d6:	e31c      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d4d8:	2300      	movs	r3, #0
 800d4da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d4dc:	e319      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d4de:	4b1d      	ldr	r3, [pc, #116]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d4e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4e2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d4e6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d4e8:	4b1a      	ldr	r3, [pc, #104]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	f003 0304 	and.w	r3, r3, #4
 800d4f0:	2b04      	cmp	r3, #4
 800d4f2:	d10c      	bne.n	800d50e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800d4f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d109      	bne.n	800d50e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d4fa:	4b16      	ldr	r3, [pc, #88]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	08db      	lsrs	r3, r3, #3
 800d500:	f003 0303 	and.w	r3, r3, #3
 800d504:	4a14      	ldr	r2, [pc, #80]	@ (800d558 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d506:	fa22 f303 	lsr.w	r3, r2, r3
 800d50a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d50c:	e01e      	b.n	800d54c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d50e:	4b11      	ldr	r3, [pc, #68]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d516:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d51a:	d106      	bne.n	800d52a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800d51c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d51e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d522:	d102      	bne.n	800d52a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d524:	4b0d      	ldr	r3, [pc, #52]	@ (800d55c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800d526:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d528:	e010      	b.n	800d54c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d52a:	4b0a      	ldr	r3, [pc, #40]	@ (800d554 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d532:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d536:	d106      	bne.n	800d546 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800d538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d53a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d53e:	d102      	bne.n	800d546 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d540:	4b07      	ldr	r3, [pc, #28]	@ (800d560 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800d542:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d544:	e002      	b.n	800d54c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d546:	2300      	movs	r3, #0
 800d548:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d54a:	e2e2      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d54c:	e2e1      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d54e:	4b05      	ldr	r3, [pc, #20]	@ (800d564 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800d550:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d552:	e2de      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d554:	58024400 	.word	0x58024400
 800d558:	03d09000 	.word	0x03d09000
 800d55c:	003d0900 	.word	0x003d0900
 800d560:	017d7840 	.word	0x017d7840
 800d564:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800d568:	2300      	movs	r3, #0
 800d56a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d56c:	e2d1      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800d56e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d572:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800d576:	430b      	orrs	r3, r1
 800d578:	f040 809c 	bne.w	800d6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800d57c:	4b93      	ldr	r3, [pc, #588]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d57e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d580:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800d584:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d588:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d58c:	d054      	beq.n	800d638 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800d58e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d590:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d594:	f200 808b 	bhi.w	800d6ae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d59a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d59e:	f000 8083 	beq.w	800d6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800d5a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d5a8:	f200 8081 	bhi.w	800d6ae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d5ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d5b2:	d02f      	beq.n	800d614 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800d5b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d5ba:	d878      	bhi.n	800d6ae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d5bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d004      	beq.n	800d5cc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800d5c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d5c8:	d012      	beq.n	800d5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800d5ca:	e070      	b.n	800d6ae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d5cc:	4b7f      	ldr	r3, [pc, #508]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d5d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d5d8:	d107      	bne.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d5da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f000 fd5e 	bl	800e0a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d5e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d5e8:	e293      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5ee:	e290      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d5f0:	4b76      	ldr	r3, [pc, #472]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d5f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d5fc:	d107      	bne.n	800d60e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d5fe:	f107 0318 	add.w	r3, r7, #24
 800d602:	4618      	mov	r0, r3
 800d604:	f000 faa4 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d608:	69bb      	ldr	r3, [r7, #24]
 800d60a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d60c:	e281      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d60e:	2300      	movs	r3, #0
 800d610:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d612:	e27e      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d614:	4b6d      	ldr	r3, [pc, #436]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d61c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d620:	d107      	bne.n	800d632 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d622:	f107 030c 	add.w	r3, r7, #12
 800d626:	4618      	mov	r0, r3
 800d628:	f000 fbe6 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d630:	e26f      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d632:	2300      	movs	r3, #0
 800d634:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d636:	e26c      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d638:	4b64      	ldr	r3, [pc, #400]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d63a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d63c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d640:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d642:	4b62      	ldr	r3, [pc, #392]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	f003 0304 	and.w	r3, r3, #4
 800d64a:	2b04      	cmp	r3, #4
 800d64c:	d10c      	bne.n	800d668 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800d64e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d650:	2b00      	cmp	r3, #0
 800d652:	d109      	bne.n	800d668 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d654:	4b5d      	ldr	r3, [pc, #372]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	08db      	lsrs	r3, r3, #3
 800d65a:	f003 0303 	and.w	r3, r3, #3
 800d65e:	4a5c      	ldr	r2, [pc, #368]	@ (800d7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800d660:	fa22 f303 	lsr.w	r3, r2, r3
 800d664:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d666:	e01e      	b.n	800d6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d668:	4b58      	ldr	r3, [pc, #352]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d670:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d674:	d106      	bne.n	800d684 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800d676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d678:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d67c:	d102      	bne.n	800d684 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d67e:	4b55      	ldr	r3, [pc, #340]	@ (800d7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800d680:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d682:	e010      	b.n	800d6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d684:	4b51      	ldr	r3, [pc, #324]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d68c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d690:	d106      	bne.n	800d6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800d692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d694:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d698:	d102      	bne.n	800d6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d69a:	4b4f      	ldr	r3, [pc, #316]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800d69c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d69e:	e002      	b.n	800d6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d6a4:	e235      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d6a6:	e234      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d6a8:	4b4c      	ldr	r3, [pc, #304]	@ (800d7dc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800d6aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6ac:	e231      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6b2:	e22e      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800d6b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d6b8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800d6bc:	430b      	orrs	r3, r1
 800d6be:	f040 808f 	bne.w	800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800d6c2:	4b42      	ldr	r3, [pc, #264]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d6c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6c6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d6ca:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800d6cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d6d2:	d06b      	beq.n	800d7ac <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800d6d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6d6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d6da:	d874      	bhi.n	800d7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d6dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d6e2:	d056      	beq.n	800d792 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800d6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d6ea:	d86c      	bhi.n	800d7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d6f2:	d03b      	beq.n	800d76c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800d6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6f6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d6fa:	d864      	bhi.n	800d7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d6fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d702:	d021      	beq.n	800d748 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800d704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d706:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d70a:	d85c      	bhi.n	800d7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d70c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d004      	beq.n	800d71c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800d712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d718:	d004      	beq.n	800d724 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800d71a:	e054      	b.n	800d7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800d71c:	f7fe fa4c 	bl	800bbb8 <HAL_RCC_GetPCLK1Freq>
 800d720:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d722:	e1f6      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d724:	4b29      	ldr	r3, [pc, #164]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d72c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d730:	d107      	bne.n	800d742 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d732:	f107 0318 	add.w	r3, r7, #24
 800d736:	4618      	mov	r0, r3
 800d738:	f000 fa0a 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d73c:	69fb      	ldr	r3, [r7, #28]
 800d73e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d740:	e1e7      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d742:	2300      	movs	r3, #0
 800d744:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d746:	e1e4      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d748:	4b20      	ldr	r3, [pc, #128]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d750:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d754:	d107      	bne.n	800d766 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d756:	f107 030c 	add.w	r3, r7, #12
 800d75a:	4618      	mov	r0, r3
 800d75c:	f000 fb4c 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d760:	693b      	ldr	r3, [r7, #16]
 800d762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d764:	e1d5      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d766:	2300      	movs	r3, #0
 800d768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d76a:	e1d2      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d76c:	4b17      	ldr	r3, [pc, #92]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	f003 0304 	and.w	r3, r3, #4
 800d774:	2b04      	cmp	r3, #4
 800d776:	d109      	bne.n	800d78c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d778:	4b14      	ldr	r3, [pc, #80]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	08db      	lsrs	r3, r3, #3
 800d77e:	f003 0303 	and.w	r3, r3, #3
 800d782:	4a13      	ldr	r2, [pc, #76]	@ (800d7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800d784:	fa22 f303 	lsr.w	r3, r2, r3
 800d788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d78a:	e1c2      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d78c:	2300      	movs	r3, #0
 800d78e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d790:	e1bf      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d792:	4b0e      	ldr	r3, [pc, #56]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d79a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d79e:	d102      	bne.n	800d7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800d7a0:	4b0c      	ldr	r3, [pc, #48]	@ (800d7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800d7a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d7a4:	e1b5      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7aa:	e1b2      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d7ac:	4b07      	ldr	r3, [pc, #28]	@ (800d7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d7b8:	d102      	bne.n	800d7c0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800d7ba:	4b07      	ldr	r3, [pc, #28]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800d7bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d7be:	e1a8      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7c4:	e1a5      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7ca:	e1a2      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d7cc:	58024400 	.word	0x58024400
 800d7d0:	03d09000 	.word	0x03d09000
 800d7d4:	003d0900 	.word	0x003d0900
 800d7d8:	017d7840 	.word	0x017d7840
 800d7dc:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d7e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d7e4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800d7e8:	430b      	orrs	r3, r1
 800d7ea:	d173      	bne.n	800d8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800d7ec:	4b9c      	ldr	r3, [pc, #624]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d7ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d7f4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d7fc:	d02f      	beq.n	800d85e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800d7fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d800:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d804:	d863      	bhi.n	800d8ce <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800d806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d004      	beq.n	800d816 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800d80c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d80e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d812:	d012      	beq.n	800d83a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800d814:	e05b      	b.n	800d8ce <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d816:	4b92      	ldr	r3, [pc, #584]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d81e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d822:	d107      	bne.n	800d834 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d824:	f107 0318 	add.w	r3, r7, #24
 800d828:	4618      	mov	r0, r3
 800d82a:	f000 f991 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d82e:	69bb      	ldr	r3, [r7, #24]
 800d830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d832:	e16e      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d834:	2300      	movs	r3, #0
 800d836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d838:	e16b      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d83a:	4b89      	ldr	r3, [pc, #548]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d842:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d846:	d107      	bne.n	800d858 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d848:	f107 030c 	add.w	r3, r7, #12
 800d84c:	4618      	mov	r0, r3
 800d84e:	f000 fad3 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d852:	697b      	ldr	r3, [r7, #20]
 800d854:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d856:	e15c      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d858:	2300      	movs	r3, #0
 800d85a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d85c:	e159      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d85e:	4b80      	ldr	r3, [pc, #512]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d862:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d866:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d868:	4b7d      	ldr	r3, [pc, #500]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	f003 0304 	and.w	r3, r3, #4
 800d870:	2b04      	cmp	r3, #4
 800d872:	d10c      	bne.n	800d88e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800d874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d876:	2b00      	cmp	r3, #0
 800d878:	d109      	bne.n	800d88e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d87a:	4b79      	ldr	r3, [pc, #484]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	08db      	lsrs	r3, r3, #3
 800d880:	f003 0303 	and.w	r3, r3, #3
 800d884:	4a77      	ldr	r2, [pc, #476]	@ (800da64 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800d886:	fa22 f303 	lsr.w	r3, r2, r3
 800d88a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d88c:	e01e      	b.n	800d8cc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d88e:	4b74      	ldr	r3, [pc, #464]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d896:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d89a:	d106      	bne.n	800d8aa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800d89c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d89e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d8a2:	d102      	bne.n	800d8aa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d8a4:	4b70      	ldr	r3, [pc, #448]	@ (800da68 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800d8a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d8a8:	e010      	b.n	800d8cc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d8aa:	4b6d      	ldr	r3, [pc, #436]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d8b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d8b6:	d106      	bne.n	800d8c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800d8b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d8be:	d102      	bne.n	800d8c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d8c0:	4b6a      	ldr	r3, [pc, #424]	@ (800da6c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800d8c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d8c4:	e002      	b.n	800d8cc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d8ca:	e122      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d8cc:	e121      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8d2:	e11e      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d8d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d8d8:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800d8dc:	430b      	orrs	r3, r1
 800d8de:	d133      	bne.n	800d948 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800d8e0:	4b5f      	ldr	r3, [pc, #380]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d8e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d8e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d8e8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d8ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d004      	beq.n	800d8fa <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800d8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8f6:	d012      	beq.n	800d91e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800d8f8:	e023      	b.n	800d942 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d8fa:	4b59      	ldr	r3, [pc, #356]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d902:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d906:	d107      	bne.n	800d918 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d908:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d90c:	4618      	mov	r0, r3
 800d90e:	f000 fbc7 	bl	800e0a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d914:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d916:	e0fc      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d918:	2300      	movs	r3, #0
 800d91a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d91c:	e0f9      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d91e:	4b50      	ldr	r3, [pc, #320]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d926:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d92a:	d107      	bne.n	800d93c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d92c:	f107 0318 	add.w	r3, r7, #24
 800d930:	4618      	mov	r0, r3
 800d932:	f000 f90d 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d936:	6a3b      	ldr	r3, [r7, #32]
 800d938:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d93a:	e0ea      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d93c:	2300      	movs	r3, #0
 800d93e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d940:	e0e7      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d942:	2300      	movs	r3, #0
 800d944:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d946:	e0e4      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d948:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d94c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800d950:	430b      	orrs	r3, r1
 800d952:	f040 808d 	bne.w	800da70 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d956:	4b42      	ldr	r3, [pc, #264]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d95a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800d95e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d962:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d966:	d06b      	beq.n	800da40 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800d968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d96a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d96e:	d874      	bhi.n	800da5a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d976:	d056      	beq.n	800da26 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800d978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d97a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d97e:	d86c      	bhi.n	800da5a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d982:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d986:	d03b      	beq.n	800da00 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800d988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d98a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d98e:	d864      	bhi.n	800da5a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d992:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d996:	d021      	beq.n	800d9dc <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800d998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d99a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d99e:	d85c      	bhi.n	800da5a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d9a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d004      	beq.n	800d9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800d9a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d9ac:	d004      	beq.n	800d9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800d9ae:	e054      	b.n	800da5a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800d9b0:	f000 f8b8 	bl	800db24 <HAL_RCCEx_GetD3PCLK1Freq>
 800d9b4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d9b6:	e0ac      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d9b8:	4b29      	ldr	r3, [pc, #164]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d9c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d9c4:	d107      	bne.n	800d9d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d9c6:	f107 0318 	add.w	r3, r7, #24
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	f000 f8c0 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d9d0:	69fb      	ldr	r3, [r7, #28]
 800d9d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d9d4:	e09d      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9da:	e09a      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d9dc:	4b20      	ldr	r3, [pc, #128]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d9e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d9e8:	d107      	bne.n	800d9fa <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d9ea:	f107 030c 	add.w	r3, r7, #12
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f000 fa02 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d9f4:	693b      	ldr	r3, [r7, #16]
 800d9f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d9f8:	e08b      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9fe:	e088      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800da00:	4b17      	ldr	r3, [pc, #92]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	f003 0304 	and.w	r3, r3, #4
 800da08:	2b04      	cmp	r3, #4
 800da0a:	d109      	bne.n	800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800da0c:	4b14      	ldr	r3, [pc, #80]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	08db      	lsrs	r3, r3, #3
 800da12:	f003 0303 	and.w	r3, r3, #3
 800da16:	4a13      	ldr	r2, [pc, #76]	@ (800da64 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800da18:	fa22 f303 	lsr.w	r3, r2, r3
 800da1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800da1e:	e078      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800da20:	2300      	movs	r3, #0
 800da22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da24:	e075      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800da26:	4b0e      	ldr	r3, [pc, #56]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800da32:	d102      	bne.n	800da3a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800da34:	4b0c      	ldr	r3, [pc, #48]	@ (800da68 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800da36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800da38:	e06b      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800da3a:	2300      	movs	r3, #0
 800da3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da3e:	e068      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800da40:	4b07      	ldr	r3, [pc, #28]	@ (800da60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800da48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800da4c:	d102      	bne.n	800da54 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800da4e:	4b07      	ldr	r3, [pc, #28]	@ (800da6c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800da50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800da52:	e05e      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800da54:	2300      	movs	r3, #0
 800da56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da58:	e05b      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800da5a:	2300      	movs	r3, #0
 800da5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da5e:	e058      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800da60:	58024400 	.word	0x58024400
 800da64:	03d09000 	.word	0x03d09000
 800da68:	003d0900 	.word	0x003d0900
 800da6c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800da70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da74:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800da78:	430b      	orrs	r3, r1
 800da7a:	d148      	bne.n	800db0e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800da7c:	4b27      	ldr	r3, [pc, #156]	@ (800db1c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800da7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800da80:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800da84:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800da86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800da8c:	d02a      	beq.n	800dae4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800da8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800da94:	d838      	bhi.n	800db08 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800da96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d004      	beq.n	800daa6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800da9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800daa2:	d00d      	beq.n	800dac0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800daa4:	e030      	b.n	800db08 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800daa6:	4b1d      	ldr	r3, [pc, #116]	@ (800db1c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800daae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dab2:	d102      	bne.n	800daba <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800dab4:	4b1a      	ldr	r3, [pc, #104]	@ (800db20 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800dab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dab8:	e02b      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800daba:	2300      	movs	r3, #0
 800dabc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dabe:	e028      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dac0:	4b16      	ldr	r3, [pc, #88]	@ (800db1c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dac8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dacc:	d107      	bne.n	800dade <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dace:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dad2:	4618      	mov	r0, r3
 800dad4:	f000 fae4 	bl	800e0a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dadc:	e019      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dade:	2300      	movs	r3, #0
 800dae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dae2:	e016      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dae4:	4b0d      	ldr	r3, [pc, #52]	@ (800db1c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800daec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800daf0:	d107      	bne.n	800db02 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800daf2:	f107 0318 	add.w	r3, r7, #24
 800daf6:	4618      	mov	r0, r3
 800daf8:	f000 f82a 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800dafc:	69fb      	ldr	r3, [r7, #28]
 800dafe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db00:	e007      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db02:	2300      	movs	r3, #0
 800db04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db06:	e004      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800db08:	2300      	movs	r3, #0
 800db0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db0c:	e001      	b.n	800db12 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800db0e:	2300      	movs	r3, #0
 800db10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800db12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800db14:	4618      	mov	r0, r3
 800db16:	3740      	adds	r7, #64	@ 0x40
 800db18:	46bd      	mov	sp, r7
 800db1a:	bd80      	pop	{r7, pc}
 800db1c:	58024400 	.word	0x58024400
 800db20:	017d7840 	.word	0x017d7840

0800db24 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800db24:	b580      	push	{r7, lr}
 800db26:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800db28:	f7fe f816 	bl	800bb58 <HAL_RCC_GetHCLKFreq>
 800db2c:	4602      	mov	r2, r0
 800db2e:	4b06      	ldr	r3, [pc, #24]	@ (800db48 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800db30:	6a1b      	ldr	r3, [r3, #32]
 800db32:	091b      	lsrs	r3, r3, #4
 800db34:	f003 0307 	and.w	r3, r3, #7
 800db38:	4904      	ldr	r1, [pc, #16]	@ (800db4c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800db3a:	5ccb      	ldrb	r3, [r1, r3]
 800db3c:	f003 031f 	and.w	r3, r3, #31
 800db40:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800db44:	4618      	mov	r0, r3
 800db46:	bd80      	pop	{r7, pc}
 800db48:	58024400 	.word	0x58024400
 800db4c:	08017b18 	.word	0x08017b18

0800db50 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800db50:	b480      	push	{r7}
 800db52:	b089      	sub	sp, #36	@ 0x24
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800db58:	4ba1      	ldr	r3, [pc, #644]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800db5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db5c:	f003 0303 	and.w	r3, r3, #3
 800db60:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800db62:	4b9f      	ldr	r3, [pc, #636]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800db64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db66:	0b1b      	lsrs	r3, r3, #12
 800db68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800db6c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800db6e:	4b9c      	ldr	r3, [pc, #624]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800db70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db72:	091b      	lsrs	r3, r3, #4
 800db74:	f003 0301 	and.w	r3, r3, #1
 800db78:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800db7a:	4b99      	ldr	r3, [pc, #612]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800db7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db7e:	08db      	lsrs	r3, r3, #3
 800db80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800db84:	693a      	ldr	r2, [r7, #16]
 800db86:	fb02 f303 	mul.w	r3, r2, r3
 800db8a:	ee07 3a90 	vmov	s15, r3
 800db8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db92:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800db96:	697b      	ldr	r3, [r7, #20]
 800db98:	2b00      	cmp	r3, #0
 800db9a:	f000 8111 	beq.w	800ddc0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800db9e:	69bb      	ldr	r3, [r7, #24]
 800dba0:	2b02      	cmp	r3, #2
 800dba2:	f000 8083 	beq.w	800dcac <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800dba6:	69bb      	ldr	r3, [r7, #24]
 800dba8:	2b02      	cmp	r3, #2
 800dbaa:	f200 80a1 	bhi.w	800dcf0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800dbae:	69bb      	ldr	r3, [r7, #24]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d003      	beq.n	800dbbc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800dbb4:	69bb      	ldr	r3, [r7, #24]
 800dbb6:	2b01      	cmp	r3, #1
 800dbb8:	d056      	beq.n	800dc68 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800dbba:	e099      	b.n	800dcf0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dbbc:	4b88      	ldr	r3, [pc, #544]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	f003 0320 	and.w	r3, r3, #32
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d02d      	beq.n	800dc24 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dbc8:	4b85      	ldr	r3, [pc, #532]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	08db      	lsrs	r3, r3, #3
 800dbce:	f003 0303 	and.w	r3, r3, #3
 800dbd2:	4a84      	ldr	r2, [pc, #528]	@ (800dde4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800dbd4:	fa22 f303 	lsr.w	r3, r2, r3
 800dbd8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	ee07 3a90 	vmov	s15, r3
 800dbe0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbe4:	697b      	ldr	r3, [r7, #20]
 800dbe6:	ee07 3a90 	vmov	s15, r3
 800dbea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dbf2:	4b7b      	ldr	r3, [pc, #492]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dbf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbfa:	ee07 3a90 	vmov	s15, r3
 800dbfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc02:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc06:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800dde8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800dc0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dc16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc1e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800dc22:	e087      	b.n	800dd34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dc24:	697b      	ldr	r3, [r7, #20]
 800dc26:	ee07 3a90 	vmov	s15, r3
 800dc2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc2e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ddec <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800dc32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dc36:	4b6a      	ldr	r3, [pc, #424]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dc38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc3e:	ee07 3a90 	vmov	s15, r3
 800dc42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc46:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc4a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800dde8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800dc4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dc5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dc66:	e065      	b.n	800dd34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dc68:	697b      	ldr	r3, [r7, #20]
 800dc6a:	ee07 3a90 	vmov	s15, r3
 800dc6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc72:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ddf0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800dc76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dc7a:	4b59      	ldr	r3, [pc, #356]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dc7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc82:	ee07 3a90 	vmov	s15, r3
 800dc86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc8a:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc8e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800dde8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800dc92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dc9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dca6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dcaa:	e043      	b.n	800dd34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dcac:	697b      	ldr	r3, [r7, #20]
 800dcae:	ee07 3a90 	vmov	s15, r3
 800dcb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dcb6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ddf4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800dcba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dcbe:	4b48      	ldr	r3, [pc, #288]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dcc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dcc6:	ee07 3a90 	vmov	s15, r3
 800dcca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dcce:	ed97 6a03 	vldr	s12, [r7, #12]
 800dcd2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800dde8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800dcd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dcda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dcde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dce2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dcea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dcee:	e021      	b.n	800dd34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dcf0:	697b      	ldr	r3, [r7, #20]
 800dcf2:	ee07 3a90 	vmov	s15, r3
 800dcf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dcfa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ddf0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800dcfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dd02:	4b37      	ldr	r3, [pc, #220]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dd04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd0a:	ee07 3a90 	vmov	s15, r3
 800dd0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dd12:	ed97 6a03 	vldr	s12, [r7, #12]
 800dd16:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800dde8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800dd1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dd1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dd22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dd26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dd2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dd32:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800dd34:	4b2a      	ldr	r3, [pc, #168]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dd36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd38:	0a5b      	lsrs	r3, r3, #9
 800dd3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd3e:	ee07 3a90 	vmov	s15, r3
 800dd42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dd4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dd4e:	edd7 6a07 	vldr	s13, [r7, #28]
 800dd52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dd56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dd5a:	ee17 2a90 	vmov	r2, s15
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800dd62:	4b1f      	ldr	r3, [pc, #124]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dd64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd66:	0c1b      	lsrs	r3, r3, #16
 800dd68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd6c:	ee07 3a90 	vmov	s15, r3
 800dd70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dd78:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dd7c:	edd7 6a07 	vldr	s13, [r7, #28]
 800dd80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dd84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dd88:	ee17 2a90 	vmov	r2, s15
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800dd90:	4b13      	ldr	r3, [pc, #76]	@ (800dde0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dd92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd94:	0e1b      	lsrs	r3, r3, #24
 800dd96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd9a:	ee07 3a90 	vmov	s15, r3
 800dd9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dda2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dda6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ddaa:	edd7 6a07 	vldr	s13, [r7, #28]
 800ddae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ddb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ddb6:	ee17 2a90 	vmov	r2, s15
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ddbe:	e008      	b.n	800ddd2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2200      	movs	r2, #0
 800ddd0:	609a      	str	r2, [r3, #8]
}
 800ddd2:	bf00      	nop
 800ddd4:	3724      	adds	r7, #36	@ 0x24
 800ddd6:	46bd      	mov	sp, r7
 800ddd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dddc:	4770      	bx	lr
 800ddde:	bf00      	nop
 800dde0:	58024400 	.word	0x58024400
 800dde4:	03d09000 	.word	0x03d09000
 800dde8:	46000000 	.word	0x46000000
 800ddec:	4c742400 	.word	0x4c742400
 800ddf0:	4a742400 	.word	0x4a742400
 800ddf4:	4bbebc20 	.word	0x4bbebc20

0800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	b089      	sub	sp, #36	@ 0x24
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800de00:	4ba1      	ldr	r3, [pc, #644]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800de02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de04:	f003 0303 	and.w	r3, r3, #3
 800de08:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800de0a:	4b9f      	ldr	r3, [pc, #636]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800de0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de0e:	0d1b      	lsrs	r3, r3, #20
 800de10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800de14:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800de16:	4b9c      	ldr	r3, [pc, #624]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800de18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de1a:	0a1b      	lsrs	r3, r3, #8
 800de1c:	f003 0301 	and.w	r3, r3, #1
 800de20:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800de22:	4b99      	ldr	r3, [pc, #612]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800de24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de26:	08db      	lsrs	r3, r3, #3
 800de28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800de2c:	693a      	ldr	r2, [r7, #16]
 800de2e:	fb02 f303 	mul.w	r3, r2, r3
 800de32:	ee07 3a90 	vmov	s15, r3
 800de36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de3a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800de3e:	697b      	ldr	r3, [r7, #20]
 800de40:	2b00      	cmp	r3, #0
 800de42:	f000 8111 	beq.w	800e068 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800de46:	69bb      	ldr	r3, [r7, #24]
 800de48:	2b02      	cmp	r3, #2
 800de4a:	f000 8083 	beq.w	800df54 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800de4e:	69bb      	ldr	r3, [r7, #24]
 800de50:	2b02      	cmp	r3, #2
 800de52:	f200 80a1 	bhi.w	800df98 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800de56:	69bb      	ldr	r3, [r7, #24]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d003      	beq.n	800de64 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800de5c:	69bb      	ldr	r3, [r7, #24]
 800de5e:	2b01      	cmp	r3, #1
 800de60:	d056      	beq.n	800df10 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800de62:	e099      	b.n	800df98 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800de64:	4b88      	ldr	r3, [pc, #544]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	f003 0320 	and.w	r3, r3, #32
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d02d      	beq.n	800decc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800de70:	4b85      	ldr	r3, [pc, #532]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	08db      	lsrs	r3, r3, #3
 800de76:	f003 0303 	and.w	r3, r3, #3
 800de7a:	4a84      	ldr	r2, [pc, #528]	@ (800e08c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800de7c:	fa22 f303 	lsr.w	r3, r2, r3
 800de80:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800de82:	68bb      	ldr	r3, [r7, #8]
 800de84:	ee07 3a90 	vmov	s15, r3
 800de88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de8c:	697b      	ldr	r3, [r7, #20]
 800de8e:	ee07 3a90 	vmov	s15, r3
 800de92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de9a:	4b7b      	ldr	r3, [pc, #492]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800de9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dea2:	ee07 3a90 	vmov	s15, r3
 800dea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800deaa:	ed97 6a03 	vldr	s12, [r7, #12]
 800deae:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e090 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800deb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800deb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800deba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800debe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dec6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800deca:	e087      	b.n	800dfdc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800decc:	697b      	ldr	r3, [r7, #20]
 800dece:	ee07 3a90 	vmov	s15, r3
 800ded2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ded6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e094 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800deda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dede:	4b6a      	ldr	r3, [pc, #424]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800dee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dee6:	ee07 3a90 	vmov	s15, r3
 800deea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800deee:	ed97 6a03 	vldr	s12, [r7, #12]
 800def2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e090 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800def6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800defa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800defe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800df0e:	e065      	b.n	800dfdc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800df10:	697b      	ldr	r3, [r7, #20]
 800df12:	ee07 3a90 	vmov	s15, r3
 800df16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df1a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e098 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800df1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df22:	4b59      	ldr	r3, [pc, #356]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800df24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df2a:	ee07 3a90 	vmov	s15, r3
 800df2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df32:	ed97 6a03 	vldr	s12, [r7, #12]
 800df36:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e090 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800df3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800df52:	e043      	b.n	800dfdc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800df54:	697b      	ldr	r3, [r7, #20]
 800df56:	ee07 3a90 	vmov	s15, r3
 800df5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df5e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e09c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800df62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df66:	4b48      	ldr	r3, [pc, #288]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800df68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df6e:	ee07 3a90 	vmov	s15, r3
 800df72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df76:	ed97 6a03 	vldr	s12, [r7, #12]
 800df7a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e090 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800df7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800df96:	e021      	b.n	800dfdc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800df98:	697b      	ldr	r3, [r7, #20]
 800df9a:	ee07 3a90 	vmov	s15, r3
 800df9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dfa2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e098 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800dfa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dfaa:	4b37      	ldr	r3, [pc, #220]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800dfac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dfb2:	ee07 3a90 	vmov	s15, r3
 800dfb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dfba:	ed97 6a03 	vldr	s12, [r7, #12]
 800dfbe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e090 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800dfc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dfc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dfca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dfce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dfd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dfd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dfda:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800dfdc:	4b2a      	ldr	r3, [pc, #168]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800dfde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfe0:	0a5b      	lsrs	r3, r3, #9
 800dfe2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dfe6:	ee07 3a90 	vmov	s15, r3
 800dfea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dfee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dff2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dff6:	edd7 6a07 	vldr	s13, [r7, #28]
 800dffa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dffe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e002:	ee17 2a90 	vmov	r2, s15
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800e00a:	4b1f      	ldr	r3, [pc, #124]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e00c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e00e:	0c1b      	lsrs	r3, r3, #16
 800e010:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e014:	ee07 3a90 	vmov	s15, r3
 800e018:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e01c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e020:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e024:	edd7 6a07 	vldr	s13, [r7, #28]
 800e028:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e02c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e030:	ee17 2a90 	vmov	r2, s15
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800e038:	4b13      	ldr	r3, [pc, #76]	@ (800e088 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e03a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e03c:	0e1b      	lsrs	r3, r3, #24
 800e03e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e042:	ee07 3a90 	vmov	s15, r3
 800e046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e04a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e04e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e052:	edd7 6a07 	vldr	s13, [r7, #28]
 800e056:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e05a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e05e:	ee17 2a90 	vmov	r2, s15
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800e066:	e008      	b.n	800e07a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	2200      	movs	r2, #0
 800e06c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	2200      	movs	r2, #0
 800e072:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	2200      	movs	r2, #0
 800e078:	609a      	str	r2, [r3, #8]
}
 800e07a:	bf00      	nop
 800e07c:	3724      	adds	r7, #36	@ 0x24
 800e07e:	46bd      	mov	sp, r7
 800e080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e084:	4770      	bx	lr
 800e086:	bf00      	nop
 800e088:	58024400 	.word	0x58024400
 800e08c:	03d09000 	.word	0x03d09000
 800e090:	46000000 	.word	0x46000000
 800e094:	4c742400 	.word	0x4c742400
 800e098:	4a742400 	.word	0x4a742400
 800e09c:	4bbebc20 	.word	0x4bbebc20

0800e0a0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800e0a0:	b480      	push	{r7}
 800e0a2:	b089      	sub	sp, #36	@ 0x24
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e0a8:	4ba0      	ldr	r3, [pc, #640]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e0aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0ac:	f003 0303 	and.w	r3, r3, #3
 800e0b0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800e0b2:	4b9e      	ldr	r3, [pc, #632]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e0b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0b6:	091b      	lsrs	r3, r3, #4
 800e0b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e0bc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800e0be:	4b9b      	ldr	r3, [pc, #620]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e0c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0c2:	f003 0301 	and.w	r3, r3, #1
 800e0c6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800e0c8:	4b98      	ldr	r3, [pc, #608]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e0ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e0cc:	08db      	lsrs	r3, r3, #3
 800e0ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e0d2:	693a      	ldr	r2, [r7, #16]
 800e0d4:	fb02 f303 	mul.w	r3, r2, r3
 800e0d8:	ee07 3a90 	vmov	s15, r3
 800e0dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e0e0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800e0e4:	697b      	ldr	r3, [r7, #20]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	f000 8111 	beq.w	800e30e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800e0ec:	69bb      	ldr	r3, [r7, #24]
 800e0ee:	2b02      	cmp	r3, #2
 800e0f0:	f000 8083 	beq.w	800e1fa <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800e0f4:	69bb      	ldr	r3, [r7, #24]
 800e0f6:	2b02      	cmp	r3, #2
 800e0f8:	f200 80a1 	bhi.w	800e23e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800e0fc:	69bb      	ldr	r3, [r7, #24]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d003      	beq.n	800e10a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800e102:	69bb      	ldr	r3, [r7, #24]
 800e104:	2b01      	cmp	r3, #1
 800e106:	d056      	beq.n	800e1b6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800e108:	e099      	b.n	800e23e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e10a:	4b88      	ldr	r3, [pc, #544]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	f003 0320 	and.w	r3, r3, #32
 800e112:	2b00      	cmp	r3, #0
 800e114:	d02d      	beq.n	800e172 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e116:	4b85      	ldr	r3, [pc, #532]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	08db      	lsrs	r3, r3, #3
 800e11c:	f003 0303 	and.w	r3, r3, #3
 800e120:	4a83      	ldr	r2, [pc, #524]	@ (800e330 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800e122:	fa22 f303 	lsr.w	r3, r2, r3
 800e126:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e128:	68bb      	ldr	r3, [r7, #8]
 800e12a:	ee07 3a90 	vmov	s15, r3
 800e12e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e132:	697b      	ldr	r3, [r7, #20]
 800e134:	ee07 3a90 	vmov	s15, r3
 800e138:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e13c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e140:	4b7a      	ldr	r3, [pc, #488]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e148:	ee07 3a90 	vmov	s15, r3
 800e14c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e150:	ed97 6a03 	vldr	s12, [r7, #12]
 800e154:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800e334 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e158:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e15c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e160:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e164:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e16c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e170:	e087      	b.n	800e282 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e172:	697b      	ldr	r3, [r7, #20]
 800e174:	ee07 3a90 	vmov	s15, r3
 800e178:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e17c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800e338 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800e180:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e184:	4b69      	ldr	r3, [pc, #420]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e18c:	ee07 3a90 	vmov	s15, r3
 800e190:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e194:	ed97 6a03 	vldr	s12, [r7, #12]
 800e198:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800e334 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e19c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e1a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e1a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e1a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e1ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e1b0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e1b4:	e065      	b.n	800e282 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e1b6:	697b      	ldr	r3, [r7, #20]
 800e1b8:	ee07 3a90 	vmov	s15, r3
 800e1bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e1c0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800e33c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800e1c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e1c8:	4b58      	ldr	r3, [pc, #352]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e1ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e1d0:	ee07 3a90 	vmov	s15, r3
 800e1d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e1d8:	ed97 6a03 	vldr	s12, [r7, #12]
 800e1dc:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800e334 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e1e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e1e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e1e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e1ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e1f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e1f4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e1f8:	e043      	b.n	800e282 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e1fa:	697b      	ldr	r3, [r7, #20]
 800e1fc:	ee07 3a90 	vmov	s15, r3
 800e200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e204:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800e340 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800e208:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e20c:	4b47      	ldr	r3, [pc, #284]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e20e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e214:	ee07 3a90 	vmov	s15, r3
 800e218:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e21c:	ed97 6a03 	vldr	s12, [r7, #12]
 800e220:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800e334 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e224:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e228:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e22c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e230:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e234:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e238:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e23c:	e021      	b.n	800e282 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e23e:	697b      	ldr	r3, [r7, #20]
 800e240:	ee07 3a90 	vmov	s15, r3
 800e244:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e248:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e338 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800e24c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e250:	4b36      	ldr	r3, [pc, #216]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e254:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e258:	ee07 3a90 	vmov	s15, r3
 800e25c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e260:	ed97 6a03 	vldr	s12, [r7, #12]
 800e264:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800e334 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e268:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e26c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e270:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e274:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e278:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e27c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e280:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800e282:	4b2a      	ldr	r3, [pc, #168]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e286:	0a5b      	lsrs	r3, r3, #9
 800e288:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e28c:	ee07 3a90 	vmov	s15, r3
 800e290:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e294:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e298:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e29c:	edd7 6a07 	vldr	s13, [r7, #28]
 800e2a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e2a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e2a8:	ee17 2a90 	vmov	r2, s15
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800e2b0:	4b1e      	ldr	r3, [pc, #120]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e2b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2b4:	0c1b      	lsrs	r3, r3, #16
 800e2b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e2ba:	ee07 3a90 	vmov	s15, r3
 800e2be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e2c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e2ca:	edd7 6a07 	vldr	s13, [r7, #28]
 800e2ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e2d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e2d6:	ee17 2a90 	vmov	r2, s15
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800e2de:	4b13      	ldr	r3, [pc, #76]	@ (800e32c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e2e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2e2:	0e1b      	lsrs	r3, r3, #24
 800e2e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e2e8:	ee07 3a90 	vmov	s15, r3
 800e2ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e2f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e2f8:	edd7 6a07 	vldr	s13, [r7, #28]
 800e2fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e300:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e304:	ee17 2a90 	vmov	r2, s15
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800e30c:	e008      	b.n	800e320 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	2200      	movs	r2, #0
 800e312:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	2200      	movs	r2, #0
 800e318:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	2200      	movs	r2, #0
 800e31e:	609a      	str	r2, [r3, #8]
}
 800e320:	bf00      	nop
 800e322:	3724      	adds	r7, #36	@ 0x24
 800e324:	46bd      	mov	sp, r7
 800e326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e32a:	4770      	bx	lr
 800e32c:	58024400 	.word	0x58024400
 800e330:	03d09000 	.word	0x03d09000
 800e334:	46000000 	.word	0x46000000
 800e338:	4c742400 	.word	0x4c742400
 800e33c:	4a742400 	.word	0x4a742400
 800e340:	4bbebc20 	.word	0x4bbebc20

0800e344 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b084      	sub	sp, #16
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
 800e34c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e34e:	2300      	movs	r3, #0
 800e350:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e352:	4b53      	ldr	r3, [pc, #332]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e356:	f003 0303 	and.w	r3, r3, #3
 800e35a:	2b03      	cmp	r3, #3
 800e35c:	d101      	bne.n	800e362 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800e35e:	2301      	movs	r3, #1
 800e360:	e099      	b.n	800e496 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800e362:	4b4f      	ldr	r3, [pc, #316]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	4a4e      	ldr	r2, [pc, #312]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e368:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e36c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e36e:	f7f7 fdb7 	bl	8005ee0 <HAL_GetTick>
 800e372:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e374:	e008      	b.n	800e388 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e376:	f7f7 fdb3 	bl	8005ee0 <HAL_GetTick>
 800e37a:	4602      	mov	r2, r0
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	1ad3      	subs	r3, r2, r3
 800e380:	2b02      	cmp	r3, #2
 800e382:	d901      	bls.n	800e388 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e384:	2303      	movs	r3, #3
 800e386:	e086      	b.n	800e496 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e388:	4b45      	ldr	r3, [pc, #276]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e390:	2b00      	cmp	r3, #0
 800e392:	d1f0      	bne.n	800e376 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800e394:	4b42      	ldr	r3, [pc, #264]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e398:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	031b      	lsls	r3, r3, #12
 800e3a2:	493f      	ldr	r1, [pc, #252]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e3a4:	4313      	orrs	r3, r2
 800e3a6:	628b      	str	r3, [r1, #40]	@ 0x28
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	685b      	ldr	r3, [r3, #4]
 800e3ac:	3b01      	subs	r3, #1
 800e3ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	689b      	ldr	r3, [r3, #8]
 800e3b6:	3b01      	subs	r3, #1
 800e3b8:	025b      	lsls	r3, r3, #9
 800e3ba:	b29b      	uxth	r3, r3
 800e3bc:	431a      	orrs	r2, r3
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	68db      	ldr	r3, [r3, #12]
 800e3c2:	3b01      	subs	r3, #1
 800e3c4:	041b      	lsls	r3, r3, #16
 800e3c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e3ca:	431a      	orrs	r2, r3
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	691b      	ldr	r3, [r3, #16]
 800e3d0:	3b01      	subs	r3, #1
 800e3d2:	061b      	lsls	r3, r3, #24
 800e3d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e3d8:	4931      	ldr	r1, [pc, #196]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e3da:	4313      	orrs	r3, r2
 800e3dc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800e3de:	4b30      	ldr	r3, [pc, #192]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e3e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	695b      	ldr	r3, [r3, #20]
 800e3ea:	492d      	ldr	r1, [pc, #180]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e3ec:	4313      	orrs	r3, r2
 800e3ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800e3f0:	4b2b      	ldr	r3, [pc, #172]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e3f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3f4:	f023 0220 	bic.w	r2, r3, #32
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	699b      	ldr	r3, [r3, #24]
 800e3fc:	4928      	ldr	r1, [pc, #160]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e3fe:	4313      	orrs	r3, r2
 800e400:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800e402:	4b27      	ldr	r3, [pc, #156]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e406:	4a26      	ldr	r2, [pc, #152]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e408:	f023 0310 	bic.w	r3, r3, #16
 800e40c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800e40e:	4b24      	ldr	r3, [pc, #144]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e410:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e412:	4b24      	ldr	r3, [pc, #144]	@ (800e4a4 <RCCEx_PLL2_Config+0x160>)
 800e414:	4013      	ands	r3, r2
 800e416:	687a      	ldr	r2, [r7, #4]
 800e418:	69d2      	ldr	r2, [r2, #28]
 800e41a:	00d2      	lsls	r2, r2, #3
 800e41c:	4920      	ldr	r1, [pc, #128]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e41e:	4313      	orrs	r3, r2
 800e420:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800e422:	4b1f      	ldr	r3, [pc, #124]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e426:	4a1e      	ldr	r2, [pc, #120]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e428:	f043 0310 	orr.w	r3, r3, #16
 800e42c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d106      	bne.n	800e442 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800e434:	4b1a      	ldr	r3, [pc, #104]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e438:	4a19      	ldr	r2, [pc, #100]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e43a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e43e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e440:	e00f      	b.n	800e462 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e442:	683b      	ldr	r3, [r7, #0]
 800e444:	2b01      	cmp	r3, #1
 800e446:	d106      	bne.n	800e456 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800e448:	4b15      	ldr	r3, [pc, #84]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e44a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e44c:	4a14      	ldr	r2, [pc, #80]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e44e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e452:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e454:	e005      	b.n	800e462 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800e456:	4b12      	ldr	r3, [pc, #72]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e45a:	4a11      	ldr	r2, [pc, #68]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e45c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800e460:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800e462:	4b0f      	ldr	r3, [pc, #60]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	4a0e      	ldr	r2, [pc, #56]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e468:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e46c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e46e:	f7f7 fd37 	bl	8005ee0 <HAL_GetTick>
 800e472:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e474:	e008      	b.n	800e488 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e476:	f7f7 fd33 	bl	8005ee0 <HAL_GetTick>
 800e47a:	4602      	mov	r2, r0
 800e47c:	68bb      	ldr	r3, [r7, #8]
 800e47e:	1ad3      	subs	r3, r2, r3
 800e480:	2b02      	cmp	r3, #2
 800e482:	d901      	bls.n	800e488 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e484:	2303      	movs	r3, #3
 800e486:	e006      	b.n	800e496 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e488:	4b05      	ldr	r3, [pc, #20]	@ (800e4a0 <RCCEx_PLL2_Config+0x15c>)
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e490:	2b00      	cmp	r3, #0
 800e492:	d0f0      	beq.n	800e476 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800e494:	7bfb      	ldrb	r3, [r7, #15]
}
 800e496:	4618      	mov	r0, r3
 800e498:	3710      	adds	r7, #16
 800e49a:	46bd      	mov	sp, r7
 800e49c:	bd80      	pop	{r7, pc}
 800e49e:	bf00      	nop
 800e4a0:	58024400 	.word	0x58024400
 800e4a4:	ffff0007 	.word	0xffff0007

0800e4a8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800e4a8:	b580      	push	{r7, lr}
 800e4aa:	b084      	sub	sp, #16
 800e4ac:	af00      	add	r7, sp, #0
 800e4ae:	6078      	str	r0, [r7, #4]
 800e4b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e4b6:	4b53      	ldr	r3, [pc, #332]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e4b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4ba:	f003 0303 	and.w	r3, r3, #3
 800e4be:	2b03      	cmp	r3, #3
 800e4c0:	d101      	bne.n	800e4c6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800e4c2:	2301      	movs	r3, #1
 800e4c4:	e099      	b.n	800e5fa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800e4c6:	4b4f      	ldr	r3, [pc, #316]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	4a4e      	ldr	r2, [pc, #312]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e4cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e4d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e4d2:	f7f7 fd05 	bl	8005ee0 <HAL_GetTick>
 800e4d6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e4d8:	e008      	b.n	800e4ec <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e4da:	f7f7 fd01 	bl	8005ee0 <HAL_GetTick>
 800e4de:	4602      	mov	r2, r0
 800e4e0:	68bb      	ldr	r3, [r7, #8]
 800e4e2:	1ad3      	subs	r3, r2, r3
 800e4e4:	2b02      	cmp	r3, #2
 800e4e6:	d901      	bls.n	800e4ec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e4e8:	2303      	movs	r3, #3
 800e4ea:	e086      	b.n	800e5fa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e4ec:	4b45      	ldr	r3, [pc, #276]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d1f0      	bne.n	800e4da <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800e4f8:	4b42      	ldr	r3, [pc, #264]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e4fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4fc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	051b      	lsls	r3, r3, #20
 800e506:	493f      	ldr	r1, [pc, #252]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e508:	4313      	orrs	r3, r2
 800e50a:	628b      	str	r3, [r1, #40]	@ 0x28
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	685b      	ldr	r3, [r3, #4]
 800e510:	3b01      	subs	r3, #1
 800e512:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	689b      	ldr	r3, [r3, #8]
 800e51a:	3b01      	subs	r3, #1
 800e51c:	025b      	lsls	r3, r3, #9
 800e51e:	b29b      	uxth	r3, r3
 800e520:	431a      	orrs	r2, r3
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	68db      	ldr	r3, [r3, #12]
 800e526:	3b01      	subs	r3, #1
 800e528:	041b      	lsls	r3, r3, #16
 800e52a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e52e:	431a      	orrs	r2, r3
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	691b      	ldr	r3, [r3, #16]
 800e534:	3b01      	subs	r3, #1
 800e536:	061b      	lsls	r3, r3, #24
 800e538:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e53c:	4931      	ldr	r1, [pc, #196]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e53e:	4313      	orrs	r3, r2
 800e540:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800e542:	4b30      	ldr	r3, [pc, #192]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e546:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	695b      	ldr	r3, [r3, #20]
 800e54e:	492d      	ldr	r1, [pc, #180]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e550:	4313      	orrs	r3, r2
 800e552:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800e554:	4b2b      	ldr	r3, [pc, #172]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e558:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	699b      	ldr	r3, [r3, #24]
 800e560:	4928      	ldr	r1, [pc, #160]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e562:	4313      	orrs	r3, r2
 800e564:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800e566:	4b27      	ldr	r3, [pc, #156]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e56a:	4a26      	ldr	r2, [pc, #152]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e56c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e570:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800e572:	4b24      	ldr	r3, [pc, #144]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e574:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e576:	4b24      	ldr	r3, [pc, #144]	@ (800e608 <RCCEx_PLL3_Config+0x160>)
 800e578:	4013      	ands	r3, r2
 800e57a:	687a      	ldr	r2, [r7, #4]
 800e57c:	69d2      	ldr	r2, [r2, #28]
 800e57e:	00d2      	lsls	r2, r2, #3
 800e580:	4920      	ldr	r1, [pc, #128]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e582:	4313      	orrs	r3, r2
 800e584:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800e586:	4b1f      	ldr	r3, [pc, #124]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e58a:	4a1e      	ldr	r2, [pc, #120]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e58c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e590:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e592:	683b      	ldr	r3, [r7, #0]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d106      	bne.n	800e5a6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800e598:	4b1a      	ldr	r3, [pc, #104]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e59a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e59c:	4a19      	ldr	r2, [pc, #100]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e59e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800e5a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e5a4:	e00f      	b.n	800e5c6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e5a6:	683b      	ldr	r3, [r7, #0]
 800e5a8:	2b01      	cmp	r3, #1
 800e5aa:	d106      	bne.n	800e5ba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800e5ac:	4b15      	ldr	r3, [pc, #84]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e5ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5b0:	4a14      	ldr	r2, [pc, #80]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e5b2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e5b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e5b8:	e005      	b.n	800e5c6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800e5ba:	4b12      	ldr	r3, [pc, #72]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e5bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5be:	4a11      	ldr	r2, [pc, #68]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e5c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e5c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800e5c6:	4b0f      	ldr	r3, [pc, #60]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	4a0e      	ldr	r2, [pc, #56]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e5cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e5d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e5d2:	f7f7 fc85 	bl	8005ee0 <HAL_GetTick>
 800e5d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e5d8:	e008      	b.n	800e5ec <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e5da:	f7f7 fc81 	bl	8005ee0 <HAL_GetTick>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	68bb      	ldr	r3, [r7, #8]
 800e5e2:	1ad3      	subs	r3, r2, r3
 800e5e4:	2b02      	cmp	r3, #2
 800e5e6:	d901      	bls.n	800e5ec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e5e8:	2303      	movs	r3, #3
 800e5ea:	e006      	b.n	800e5fa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e5ec:	4b05      	ldr	r3, [pc, #20]	@ (800e604 <RCCEx_PLL3_Config+0x15c>)
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d0f0      	beq.n	800e5da <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e5f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	3710      	adds	r7, #16
 800e5fe:	46bd      	mov	sp, r7
 800e600:	bd80      	pop	{r7, pc}
 800e602:	bf00      	nop
 800e604:	58024400 	.word	0x58024400
 800e608:	ffff0007 	.word	0xffff0007

0800e60c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b084      	sub	sp, #16
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	2b00      	cmp	r3, #0
 800e618:	d101      	bne.n	800e61e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e61a:	2301      	movs	r3, #1
 800e61c:	e10f      	b.n	800e83e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	2200      	movs	r2, #0
 800e622:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	4a87      	ldr	r2, [pc, #540]	@ (800e848 <HAL_SPI_Init+0x23c>)
 800e62a:	4293      	cmp	r3, r2
 800e62c:	d00f      	beq.n	800e64e <HAL_SPI_Init+0x42>
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	4a86      	ldr	r2, [pc, #536]	@ (800e84c <HAL_SPI_Init+0x240>)
 800e634:	4293      	cmp	r3, r2
 800e636:	d00a      	beq.n	800e64e <HAL_SPI_Init+0x42>
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	4a84      	ldr	r2, [pc, #528]	@ (800e850 <HAL_SPI_Init+0x244>)
 800e63e:	4293      	cmp	r3, r2
 800e640:	d005      	beq.n	800e64e <HAL_SPI_Init+0x42>
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	68db      	ldr	r3, [r3, #12]
 800e646:	2b0f      	cmp	r3, #15
 800e648:	d901      	bls.n	800e64e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800e64a:	2301      	movs	r3, #1
 800e64c:	e0f7      	b.n	800e83e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800e64e:	6878      	ldr	r0, [r7, #4]
 800e650:	f000 fef6 	bl	800f440 <SPI_GetPacketSize>
 800e654:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	4a7b      	ldr	r2, [pc, #492]	@ (800e848 <HAL_SPI_Init+0x23c>)
 800e65c:	4293      	cmp	r3, r2
 800e65e:	d00c      	beq.n	800e67a <HAL_SPI_Init+0x6e>
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	4a79      	ldr	r2, [pc, #484]	@ (800e84c <HAL_SPI_Init+0x240>)
 800e666:	4293      	cmp	r3, r2
 800e668:	d007      	beq.n	800e67a <HAL_SPI_Init+0x6e>
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	4a78      	ldr	r2, [pc, #480]	@ (800e850 <HAL_SPI_Init+0x244>)
 800e670:	4293      	cmp	r3, r2
 800e672:	d002      	beq.n	800e67a <HAL_SPI_Init+0x6e>
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	2b08      	cmp	r3, #8
 800e678:	d811      	bhi.n	800e69e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e67e:	4a72      	ldr	r2, [pc, #456]	@ (800e848 <HAL_SPI_Init+0x23c>)
 800e680:	4293      	cmp	r3, r2
 800e682:	d009      	beq.n	800e698 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	4a70      	ldr	r2, [pc, #448]	@ (800e84c <HAL_SPI_Init+0x240>)
 800e68a:	4293      	cmp	r3, r2
 800e68c:	d004      	beq.n	800e698 <HAL_SPI_Init+0x8c>
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	4a6f      	ldr	r2, [pc, #444]	@ (800e850 <HAL_SPI_Init+0x244>)
 800e694:	4293      	cmp	r3, r2
 800e696:	d104      	bne.n	800e6a2 <HAL_SPI_Init+0x96>
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	2b10      	cmp	r3, #16
 800e69c:	d901      	bls.n	800e6a2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800e69e:	2301      	movs	r3, #1
 800e6a0:	e0cd      	b.n	800e83e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e6a8:	b2db      	uxtb	r3, r3
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d106      	bne.n	800e6bc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	2200      	movs	r2, #0
 800e6b2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e6b6:	6878      	ldr	r0, [r7, #4]
 800e6b8:	f7f5 fc46 	bl	8003f48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	2202      	movs	r2, #2
 800e6c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	681a      	ldr	r2, [r3, #0]
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	f022 0201 	bic.w	r2, r2, #1
 800e6d2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	689b      	ldr	r3, [r3, #8]
 800e6da:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800e6de:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	699b      	ldr	r3, [r3, #24]
 800e6e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e6e8:	d119      	bne.n	800e71e <HAL_SPI_Init+0x112>
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	685b      	ldr	r3, [r3, #4]
 800e6ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e6f2:	d103      	bne.n	800e6fc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d008      	beq.n	800e70e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e700:	2b00      	cmp	r3, #0
 800e702:	d10c      	bne.n	800e71e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e708:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e70c:	d107      	bne.n	800e71e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	681a      	ldr	r2, [r3, #0]
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e71c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	685b      	ldr	r3, [r3, #4]
 800e722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e726:	2b00      	cmp	r3, #0
 800e728:	d00f      	beq.n	800e74a <HAL_SPI_Init+0x13e>
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	68db      	ldr	r3, [r3, #12]
 800e72e:	2b06      	cmp	r3, #6
 800e730:	d90b      	bls.n	800e74a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	430a      	orrs	r2, r1
 800e746:	601a      	str	r2, [r3, #0]
 800e748:	e007      	b.n	800e75a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	681a      	ldr	r2, [r3, #0]
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e758:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	69da      	ldr	r2, [r3, #28]
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e762:	431a      	orrs	r2, r3
 800e764:	68bb      	ldr	r3, [r7, #8]
 800e766:	431a      	orrs	r2, r3
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e76c:	ea42 0103 	orr.w	r1, r2, r3
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	68da      	ldr	r2, [r3, #12]
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	430a      	orrs	r2, r1
 800e77a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e784:	431a      	orrs	r2, r3
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e78a:	431a      	orrs	r2, r3
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	699b      	ldr	r3, [r3, #24]
 800e790:	431a      	orrs	r2, r3
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	691b      	ldr	r3, [r3, #16]
 800e796:	431a      	orrs	r2, r3
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	695b      	ldr	r3, [r3, #20]
 800e79c:	431a      	orrs	r2, r3
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	6a1b      	ldr	r3, [r3, #32]
 800e7a2:	431a      	orrs	r2, r3
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	685b      	ldr	r3, [r3, #4]
 800e7a8:	431a      	orrs	r2, r3
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7ae:	431a      	orrs	r2, r3
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	689b      	ldr	r3, [r3, #8]
 800e7b4:	431a      	orrs	r2, r3
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e7ba:	ea42 0103 	orr.w	r1, r2, r3
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	430a      	orrs	r2, r1
 800e7c8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	685b      	ldr	r3, [r3, #4]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d113      	bne.n	800e7fa <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	689b      	ldr	r3, [r3, #8]
 800e7d8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e7e4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	689b      	ldr	r3, [r3, #8]
 800e7ec:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e7f8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	f022 0201 	bic.w	r2, r2, #1
 800e808:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	685b      	ldr	r3, [r3, #4]
 800e80e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e812:	2b00      	cmp	r3, #0
 800e814:	d00a      	beq.n	800e82c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	68db      	ldr	r3, [r3, #12]
 800e81c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	430a      	orrs	r2, r1
 800e82a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	2200      	movs	r2, #0
 800e830:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	2201      	movs	r2, #1
 800e838:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800e83c:	2300      	movs	r3, #0
}
 800e83e:	4618      	mov	r0, r3
 800e840:	3710      	adds	r7, #16
 800e842:	46bd      	mov	sp, r7
 800e844:	bd80      	pop	{r7, pc}
 800e846:	bf00      	nop
 800e848:	40013000 	.word	0x40013000
 800e84c:	40003800 	.word	0x40003800
 800e850:	40003c00 	.word	0x40003c00

0800e854 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e854:	b580      	push	{r7, lr}
 800e856:	b088      	sub	sp, #32
 800e858:	af02      	add	r7, sp, #8
 800e85a:	60f8      	str	r0, [r7, #12]
 800e85c:	60b9      	str	r1, [r7, #8]
 800e85e:	603b      	str	r3, [r7, #0]
 800e860:	4613      	mov	r3, r2
 800e862:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	3320      	adds	r3, #32
 800e86a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e86c:	f7f7 fb38 	bl	8005ee0 <HAL_GetTick>
 800e870:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e878:	b2db      	uxtb	r3, r3
 800e87a:	2b01      	cmp	r3, #1
 800e87c:	d001      	beq.n	800e882 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800e87e:	2302      	movs	r3, #2
 800e880:	e1d1      	b.n	800ec26 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	2b00      	cmp	r3, #0
 800e886:	d002      	beq.n	800e88e <HAL_SPI_Transmit+0x3a>
 800e888:	88fb      	ldrh	r3, [r7, #6]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d101      	bne.n	800e892 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800e88e:	2301      	movs	r3, #1
 800e890:	e1c9      	b.n	800ec26 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e898:	2b01      	cmp	r3, #1
 800e89a:	d101      	bne.n	800e8a0 <HAL_SPI_Transmit+0x4c>
 800e89c:	2302      	movs	r3, #2
 800e89e:	e1c2      	b.n	800ec26 <HAL_SPI_Transmit+0x3d2>
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	2201      	movs	r2, #1
 800e8a4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	2203      	movs	r2, #3
 800e8ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	68ba      	ldr	r2, [r7, #8]
 800e8bc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	88fa      	ldrh	r2, [r7, #6]
 800e8c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	88fa      	ldrh	r2, [r7, #6]
 800e8ca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	2200      	movs	r2, #0
 800e8e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	2200      	movs	r2, #0
 800e8e8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	689b      	ldr	r3, [r3, #8]
 800e8f4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800e8f8:	d108      	bne.n	800e90c <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	681a      	ldr	r2, [r3, #0]
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e908:	601a      	str	r2, [r3, #0]
 800e90a:	e009      	b.n	800e920 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	68db      	ldr	r3, [r3, #12]
 800e912:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800e91e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	685a      	ldr	r2, [r3, #4]
 800e926:	4b96      	ldr	r3, [pc, #600]	@ (800eb80 <HAL_SPI_Transmit+0x32c>)
 800e928:	4013      	ands	r3, r2
 800e92a:	88f9      	ldrh	r1, [r7, #6]
 800e92c:	68fa      	ldr	r2, [r7, #12]
 800e92e:	6812      	ldr	r2, [r2, #0]
 800e930:	430b      	orrs	r3, r1
 800e932:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	681a      	ldr	r2, [r3, #0]
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	f042 0201 	orr.w	r2, r2, #1
 800e942:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	685b      	ldr	r3, [r3, #4]
 800e948:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e94c:	d107      	bne.n	800e95e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	681a      	ldr	r2, [r3, #0]
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e95c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	68db      	ldr	r3, [r3, #12]
 800e962:	2b0f      	cmp	r3, #15
 800e964:	d947      	bls.n	800e9f6 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e966:	e03f      	b.n	800e9e8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	695b      	ldr	r3, [r3, #20]
 800e96e:	f003 0302 	and.w	r3, r3, #2
 800e972:	2b02      	cmp	r3, #2
 800e974:	d114      	bne.n	800e9a0 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	6812      	ldr	r2, [r2, #0]
 800e980:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e986:	1d1a      	adds	r2, r3, #4
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e992:	b29b      	uxth	r3, r3
 800e994:	3b01      	subs	r3, #1
 800e996:	b29a      	uxth	r2, r3
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e99e:	e023      	b.n	800e9e8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e9a0:	f7f7 fa9e 	bl	8005ee0 <HAL_GetTick>
 800e9a4:	4602      	mov	r2, r0
 800e9a6:	693b      	ldr	r3, [r7, #16]
 800e9a8:	1ad3      	subs	r3, r2, r3
 800e9aa:	683a      	ldr	r2, [r7, #0]
 800e9ac:	429a      	cmp	r2, r3
 800e9ae:	d803      	bhi.n	800e9b8 <HAL_SPI_Transmit+0x164>
 800e9b0:	683b      	ldr	r3, [r7, #0]
 800e9b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9b6:	d102      	bne.n	800e9be <HAL_SPI_Transmit+0x16a>
 800e9b8:	683b      	ldr	r3, [r7, #0]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d114      	bne.n	800e9e8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e9be:	68f8      	ldr	r0, [r7, #12]
 800e9c0:	f000 fc70 	bl	800f2a4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e9ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	2201      	movs	r2, #1
 800e9d8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	2200      	movs	r2, #0
 800e9e0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e9e4:	2303      	movs	r3, #3
 800e9e6:	e11e      	b.n	800ec26 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e9ee:	b29b      	uxth	r3, r3
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d1b9      	bne.n	800e968 <HAL_SPI_Transmit+0x114>
 800e9f4:	e0f1      	b.n	800ebda <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	68db      	ldr	r3, [r3, #12]
 800e9fa:	2b07      	cmp	r3, #7
 800e9fc:	f240 80e6 	bls.w	800ebcc <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ea00:	e05d      	b.n	800eabe <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	695b      	ldr	r3, [r3, #20]
 800ea08:	f003 0302 	and.w	r3, r3, #2
 800ea0c:	2b02      	cmp	r3, #2
 800ea0e:	d132      	bne.n	800ea76 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ea16:	b29b      	uxth	r3, r3
 800ea18:	2b01      	cmp	r3, #1
 800ea1a:	d918      	bls.n	800ea4e <HAL_SPI_Transmit+0x1fa>
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d014      	beq.n	800ea4e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	6812      	ldr	r2, [r2, #0]
 800ea2e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea34:	1d1a      	adds	r2, r3, #4
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ea40:	b29b      	uxth	r3, r3
 800ea42:	3b02      	subs	r3, #2
 800ea44:	b29a      	uxth	r2, r3
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800ea4c:	e037      	b.n	800eabe <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea52:	881a      	ldrh	r2, [r3, #0]
 800ea54:	697b      	ldr	r3, [r7, #20]
 800ea56:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea5c:	1c9a      	adds	r2, r3, #2
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ea68:	b29b      	uxth	r3, r3
 800ea6a:	3b01      	subs	r3, #1
 800ea6c:	b29a      	uxth	r2, r3
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800ea74:	e023      	b.n	800eabe <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ea76:	f7f7 fa33 	bl	8005ee0 <HAL_GetTick>
 800ea7a:	4602      	mov	r2, r0
 800ea7c:	693b      	ldr	r3, [r7, #16]
 800ea7e:	1ad3      	subs	r3, r2, r3
 800ea80:	683a      	ldr	r2, [r7, #0]
 800ea82:	429a      	cmp	r2, r3
 800ea84:	d803      	bhi.n	800ea8e <HAL_SPI_Transmit+0x23a>
 800ea86:	683b      	ldr	r3, [r7, #0]
 800ea88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea8c:	d102      	bne.n	800ea94 <HAL_SPI_Transmit+0x240>
 800ea8e:	683b      	ldr	r3, [r7, #0]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d114      	bne.n	800eabe <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ea94:	68f8      	ldr	r0, [r7, #12]
 800ea96:	f000 fc05 	bl	800f2a4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eaa0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	2201      	movs	r2, #1
 800eaae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	2200      	movs	r2, #0
 800eab6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800eaba:	2303      	movs	r3, #3
 800eabc:	e0b3      	b.n	800ec26 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eac4:	b29b      	uxth	r3, r3
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d19b      	bne.n	800ea02 <HAL_SPI_Transmit+0x1ae>
 800eaca:	e086      	b.n	800ebda <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	695b      	ldr	r3, [r3, #20]
 800ead2:	f003 0302 	and.w	r3, r3, #2
 800ead6:	2b02      	cmp	r3, #2
 800ead8:	d154      	bne.n	800eb84 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eae0:	b29b      	uxth	r3, r3
 800eae2:	2b03      	cmp	r3, #3
 800eae4:	d918      	bls.n	800eb18 <HAL_SPI_Transmit+0x2c4>
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eaea:	2b40      	cmp	r3, #64	@ 0x40
 800eaec:	d914      	bls.n	800eb18 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	6812      	ldr	r2, [r2, #0]
 800eaf8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eafe:	1d1a      	adds	r2, r3, #4
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb0a:	b29b      	uxth	r3, r3
 800eb0c:	3b04      	subs	r3, #4
 800eb0e:	b29a      	uxth	r2, r3
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800eb16:	e059      	b.n	800ebcc <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb1e:	b29b      	uxth	r3, r3
 800eb20:	2b01      	cmp	r3, #1
 800eb22:	d917      	bls.n	800eb54 <HAL_SPI_Transmit+0x300>
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d013      	beq.n	800eb54 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eb30:	881a      	ldrh	r2, [r3, #0]
 800eb32:	697b      	ldr	r3, [r7, #20]
 800eb34:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eb3a:	1c9a      	adds	r2, r3, #2
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb46:	b29b      	uxth	r3, r3
 800eb48:	3b02      	subs	r3, #2
 800eb4a:	b29a      	uxth	r2, r3
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800eb52:	e03b      	b.n	800ebcc <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	3320      	adds	r3, #32
 800eb5e:	7812      	ldrb	r2, [r2, #0]
 800eb60:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eb66:	1c5a      	adds	r2, r3, #1
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb72:	b29b      	uxth	r3, r3
 800eb74:	3b01      	subs	r3, #1
 800eb76:	b29a      	uxth	r2, r3
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800eb7e:	e025      	b.n	800ebcc <HAL_SPI_Transmit+0x378>
 800eb80:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eb84:	f7f7 f9ac 	bl	8005ee0 <HAL_GetTick>
 800eb88:	4602      	mov	r2, r0
 800eb8a:	693b      	ldr	r3, [r7, #16]
 800eb8c:	1ad3      	subs	r3, r2, r3
 800eb8e:	683a      	ldr	r2, [r7, #0]
 800eb90:	429a      	cmp	r2, r3
 800eb92:	d803      	bhi.n	800eb9c <HAL_SPI_Transmit+0x348>
 800eb94:	683b      	ldr	r3, [r7, #0]
 800eb96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb9a:	d102      	bne.n	800eba2 <HAL_SPI_Transmit+0x34e>
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d114      	bne.n	800ebcc <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800eba2:	68f8      	ldr	r0, [r7, #12]
 800eba4:	f000 fb7e 	bl	800f2a4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ebae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	2201      	movs	r2, #1
 800ebbc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	2200      	movs	r2, #0
 800ebc4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800ebc8:	2303      	movs	r3, #3
 800ebca:	e02c      	b.n	800ec26 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ebd2:	b29b      	uxth	r3, r3
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	f47f af79 	bne.w	800eacc <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800ebda:	693b      	ldr	r3, [r7, #16]
 800ebdc:	9300      	str	r3, [sp, #0]
 800ebde:	683b      	ldr	r3, [r7, #0]
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	2108      	movs	r1, #8
 800ebe4:	68f8      	ldr	r0, [r7, #12]
 800ebe6:	f000 fbfd 	bl	800f3e4 <SPI_WaitOnFlagUntilTimeout>
 800ebea:	4603      	mov	r3, r0
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d007      	beq.n	800ec00 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ebf6:	f043 0220 	orr.w	r2, r3, #32
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ec00:	68f8      	ldr	r0, [r7, #12]
 800ec02:	f000 fb4f 	bl	800f2a4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	2201      	movs	r2, #1
 800ec0a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	2200      	movs	r2, #0
 800ec12:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d001      	beq.n	800ec24 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800ec20:	2301      	movs	r3, #1
 800ec22:	e000      	b.n	800ec26 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800ec24:	2300      	movs	r3, #0
  }
}
 800ec26:	4618      	mov	r0, r3
 800ec28:	3718      	adds	r7, #24
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	bd80      	pop	{r7, pc}
 800ec2e:	bf00      	nop

0800ec30 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ec30:	b580      	push	{r7, lr}
 800ec32:	b08e      	sub	sp, #56	@ 0x38
 800ec34:	af02      	add	r7, sp, #8
 800ec36:	60f8      	str	r0, [r7, #12]
 800ec38:	60b9      	str	r1, [r7, #8]
 800ec3a:	607a      	str	r2, [r7, #4]
 800ec3c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	3320      	adds	r3, #32
 800ec44:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	3330      	adds	r3, #48	@ 0x30
 800ec4c:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ec52:	095b      	lsrs	r3, r3, #5
 800ec54:	b29b      	uxth	r3, r3
 800ec56:	3301      	adds	r3, #1
 800ec58:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ec5a:	f7f7 f941 	bl	8005ee0 <HAL_GetTick>
 800ec5e:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800ec60:	887b      	ldrh	r3, [r7, #2]
 800ec62:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800ec64:	887b      	ldrh	r3, [r7, #2]
 800ec66:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ec6e:	b2db      	uxtb	r3, r3
 800ec70:	2b01      	cmp	r3, #1
 800ec72:	d001      	beq.n	800ec78 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800ec74:	2302      	movs	r3, #2
 800ec76:	e310      	b.n	800f29a <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800ec78:	68bb      	ldr	r3, [r7, #8]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d005      	beq.n	800ec8a <HAL_SPI_TransmitReceive+0x5a>
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d002      	beq.n	800ec8a <HAL_SPI_TransmitReceive+0x5a>
 800ec84:	887b      	ldrh	r3, [r7, #2]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d101      	bne.n	800ec8e <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	e305      	b.n	800f29a <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ec94:	2b01      	cmp	r3, #1
 800ec96:	d101      	bne.n	800ec9c <HAL_SPI_TransmitReceive+0x6c>
 800ec98:	2302      	movs	r3, #2
 800ec9a:	e2fe      	b.n	800f29a <HAL_SPI_TransmitReceive+0x66a>
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	2201      	movs	r2, #1
 800eca0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	2205      	movs	r2, #5
 800eca8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	2200      	movs	r2, #0
 800ecb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	687a      	ldr	r2, [r7, #4]
 800ecb8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	887a      	ldrh	r2, [r7, #2]
 800ecbe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	887a      	ldrh	r2, [r7, #2]
 800ecc6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	68ba      	ldr	r2, [r7, #8]
 800ecce:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	887a      	ldrh	r2, [r7, #2]
 800ecd4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	887a      	ldrh	r2, [r7, #2]
 800ecdc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	2200      	movs	r2, #0
 800ece4:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	2200      	movs	r2, #0
 800ecea:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	68da      	ldr	r2, [r3, #12]
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800ecfa:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	4a70      	ldr	r2, [pc, #448]	@ (800eec4 <HAL_SPI_TransmitReceive+0x294>)
 800ed02:	4293      	cmp	r3, r2
 800ed04:	d009      	beq.n	800ed1a <HAL_SPI_TransmitReceive+0xea>
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	4a6f      	ldr	r2, [pc, #444]	@ (800eec8 <HAL_SPI_TransmitReceive+0x298>)
 800ed0c:	4293      	cmp	r3, r2
 800ed0e:	d004      	beq.n	800ed1a <HAL_SPI_TransmitReceive+0xea>
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	4a6d      	ldr	r2, [pc, #436]	@ (800eecc <HAL_SPI_TransmitReceive+0x29c>)
 800ed16:	4293      	cmp	r3, r2
 800ed18:	d102      	bne.n	800ed20 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800ed1a:	2310      	movs	r3, #16
 800ed1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ed1e:	e001      	b.n	800ed24 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800ed20:	2308      	movs	r3, #8
 800ed22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	685a      	ldr	r2, [r3, #4]
 800ed2a:	4b69      	ldr	r3, [pc, #420]	@ (800eed0 <HAL_SPI_TransmitReceive+0x2a0>)
 800ed2c:	4013      	ands	r3, r2
 800ed2e:	8879      	ldrh	r1, [r7, #2]
 800ed30:	68fa      	ldr	r2, [r7, #12]
 800ed32:	6812      	ldr	r2, [r2, #0]
 800ed34:	430b      	orrs	r3, r1
 800ed36:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	681a      	ldr	r2, [r3, #0]
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	f042 0201 	orr.w	r2, r2, #1
 800ed46:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	685b      	ldr	r3, [r3, #4]
 800ed4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ed50:	d107      	bne.n	800ed62 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	681a      	ldr	r2, [r3, #0]
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ed60:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	68db      	ldr	r3, [r3, #12]
 800ed66:	2b0f      	cmp	r3, #15
 800ed68:	f240 80a2 	bls.w	800eeb0 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800ed6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed6e:	089b      	lsrs	r3, r3, #2
 800ed70:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ed72:	e094      	b.n	800ee9e <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	695b      	ldr	r3, [r3, #20]
 800ed7a:	f003 0302 	and.w	r3, r3, #2
 800ed7e:	2b02      	cmp	r3, #2
 800ed80:	d120      	bne.n	800edc4 <HAL_SPI_TransmitReceive+0x194>
 800ed82:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d01d      	beq.n	800edc4 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800ed88:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ed8a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800ed8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed8e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ed90:	429a      	cmp	r2, r3
 800ed92:	d217      	bcs.n	800edc4 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	6812      	ldr	r2, [r2, #0]
 800ed9e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eda4:	1d1a      	adds	r2, r3, #4
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800edb0:	b29b      	uxth	r3, r3
 800edb2:	3b01      	subs	r3, #1
 800edb4:	b29a      	uxth	r2, r3
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800edc2:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	695b      	ldr	r3, [r3, #20]
 800edca:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800edcc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d065      	beq.n	800ee9e <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	695b      	ldr	r3, [r3, #20]
 800edd8:	f003 0301 	and.w	r3, r3, #1
 800eddc:	2b01      	cmp	r3, #1
 800edde:	d118      	bne.n	800ee12 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	681a      	ldr	r2, [r3, #0]
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ede8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800edea:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800edf0:	1d1a      	adds	r2, r3, #4
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800edfc:	b29b      	uxth	r3, r3
 800edfe:	3b01      	subs	r3, #1
 800ee00:	b29a      	uxth	r2, r3
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ee0e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ee10:	e045      	b.n	800ee9e <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800ee12:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ee14:	8bfb      	ldrh	r3, [r7, #30]
 800ee16:	429a      	cmp	r2, r3
 800ee18:	d21d      	bcs.n	800ee56 <HAL_SPI_TransmitReceive+0x226>
 800ee1a:	697b      	ldr	r3, [r7, #20]
 800ee1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d018      	beq.n	800ee56 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	681a      	ldr	r2, [r3, #0]
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ee2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ee2e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ee34:	1d1a      	adds	r2, r3, #4
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ee40:	b29b      	uxth	r3, r3
 800ee42:	3b01      	subs	r3, #1
 800ee44:	b29a      	uxth	r2, r3
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ee52:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ee54:	e023      	b.n	800ee9e <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee56:	f7f7 f843 	bl	8005ee0 <HAL_GetTick>
 800ee5a:	4602      	mov	r2, r0
 800ee5c:	69bb      	ldr	r3, [r7, #24]
 800ee5e:	1ad3      	subs	r3, r2, r3
 800ee60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ee62:	429a      	cmp	r2, r3
 800ee64:	d803      	bhi.n	800ee6e <HAL_SPI_TransmitReceive+0x23e>
 800ee66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee6c:	d102      	bne.n	800ee74 <HAL_SPI_TransmitReceive+0x244>
 800ee6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d114      	bne.n	800ee9e <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800ee74:	68f8      	ldr	r0, [r7, #12]
 800ee76:	f000 fa15 	bl	800f2a4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ee80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	2201      	movs	r2, #1
 800ee8e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	2200      	movs	r2, #0
 800ee96:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800ee9a:	2303      	movs	r3, #3
 800ee9c:	e1fd      	b.n	800f29a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ee9e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	f47f af67 	bne.w	800ed74 <HAL_SPI_TransmitReceive+0x144>
 800eea6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	f47f af63 	bne.w	800ed74 <HAL_SPI_TransmitReceive+0x144>
 800eeae:	e1ce      	b.n	800f24e <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	68db      	ldr	r3, [r3, #12]
 800eeb4:	2b07      	cmp	r3, #7
 800eeb6:	f240 81c2 	bls.w	800f23e <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800eeba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eebc:	085b      	lsrs	r3, r3, #1
 800eebe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800eec0:	e0c9      	b.n	800f056 <HAL_SPI_TransmitReceive+0x426>
 800eec2:	bf00      	nop
 800eec4:	40013000 	.word	0x40013000
 800eec8:	40003800 	.word	0x40003800
 800eecc:	40003c00 	.word	0x40003c00
 800eed0:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	695b      	ldr	r3, [r3, #20]
 800eeda:	f003 0302 	and.w	r3, r3, #2
 800eede:	2b02      	cmp	r3, #2
 800eee0:	d11f      	bne.n	800ef22 <HAL_SPI_TransmitReceive+0x2f2>
 800eee2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d01c      	beq.n	800ef22 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800eee8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800eeea:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800eeec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eeee:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800eef0:	429a      	cmp	r2, r3
 800eef2:	d216      	bcs.n	800ef22 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eef8:	881a      	ldrh	r2, [r3, #0]
 800eefa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eefc:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ef02:	1c9a      	adds	r2, r3, #2
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ef0e:	b29b      	uxth	r3, r3
 800ef10:	3b01      	subs	r3, #1
 800ef12:	b29a      	uxth	r2, r3
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ef20:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	695b      	ldr	r3, [r3, #20]
 800ef28:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800ef2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	f000 8092 	beq.w	800f056 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	695b      	ldr	r3, [r3, #20]
 800ef38:	f003 0301 	and.w	r3, r3, #1
 800ef3c:	2b01      	cmp	r3, #1
 800ef3e:	d118      	bne.n	800ef72 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef44:	6a3a      	ldr	r2, [r7, #32]
 800ef46:	8812      	ldrh	r2, [r2, #0]
 800ef48:	b292      	uxth	r2, r2
 800ef4a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef50:	1c9a      	adds	r2, r3, #2
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ef5c:	b29b      	uxth	r3, r3
 800ef5e:	3b01      	subs	r3, #1
 800ef60:	b29a      	uxth	r2, r3
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ef6e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ef70:	e071      	b.n	800f056 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800ef72:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ef74:	8bfb      	ldrh	r3, [r7, #30]
 800ef76:	429a      	cmp	r2, r3
 800ef78:	d228      	bcs.n	800efcc <HAL_SPI_TransmitReceive+0x39c>
 800ef7a:	697b      	ldr	r3, [r7, #20]
 800ef7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d023      	beq.n	800efcc <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef88:	6a3a      	ldr	r2, [r7, #32]
 800ef8a:	8812      	ldrh	r2, [r2, #0]
 800ef8c:	b292      	uxth	r2, r2
 800ef8e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef94:	1c9a      	adds	r2, r3, #2
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef9e:	6a3a      	ldr	r2, [r7, #32]
 800efa0:	8812      	ldrh	r2, [r2, #0]
 800efa2:	b292      	uxth	r2, r2
 800efa4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800efaa:	1c9a      	adds	r2, r3, #2
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800efb6:	b29b      	uxth	r3, r3
 800efb8:	3b02      	subs	r3, #2
 800efba:	b29a      	uxth	r2, r3
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800efc8:	853b      	strh	r3, [r7, #40]	@ 0x28
 800efca:	e044      	b.n	800f056 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800efcc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800efce:	2b01      	cmp	r3, #1
 800efd0:	d11d      	bne.n	800f00e <HAL_SPI_TransmitReceive+0x3de>
 800efd2:	697b      	ldr	r3, [r7, #20]
 800efd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d018      	beq.n	800f00e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800efe0:	6a3a      	ldr	r2, [r7, #32]
 800efe2:	8812      	ldrh	r2, [r2, #0]
 800efe4:	b292      	uxth	r2, r2
 800efe6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800efec:	1c9a      	adds	r2, r3, #2
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eff8:	b29b      	uxth	r3, r3
 800effa:	3b01      	subs	r3, #1
 800effc:	b29a      	uxth	r2, r3
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f00a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f00c:	e023      	b.n	800f056 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f00e:	f7f6 ff67 	bl	8005ee0 <HAL_GetTick>
 800f012:	4602      	mov	r2, r0
 800f014:	69bb      	ldr	r3, [r7, #24]
 800f016:	1ad3      	subs	r3, r2, r3
 800f018:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f01a:	429a      	cmp	r2, r3
 800f01c:	d803      	bhi.n	800f026 <HAL_SPI_TransmitReceive+0x3f6>
 800f01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f020:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f024:	d102      	bne.n	800f02c <HAL_SPI_TransmitReceive+0x3fc>
 800f026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d114      	bne.n	800f056 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800f02c:	68f8      	ldr	r0, [r7, #12]
 800f02e:	f000 f939 	bl	800f2a4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f038:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	2201      	movs	r2, #1
 800f046:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	2200      	movs	r2, #0
 800f04e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800f052:	2303      	movs	r3, #3
 800f054:	e121      	b.n	800f29a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800f056:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f058:	2b00      	cmp	r3, #0
 800f05a:	f47f af3b 	bne.w	800eed4 <HAL_SPI_TransmitReceive+0x2a4>
 800f05e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f060:	2b00      	cmp	r3, #0
 800f062:	f47f af37 	bne.w	800eed4 <HAL_SPI_TransmitReceive+0x2a4>
 800f066:	e0f2      	b.n	800f24e <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	695b      	ldr	r3, [r3, #20]
 800f06e:	f003 0302 	and.w	r3, r3, #2
 800f072:	2b02      	cmp	r3, #2
 800f074:	d121      	bne.n	800f0ba <HAL_SPI_TransmitReceive+0x48a>
 800f076:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d01e      	beq.n	800f0ba <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800f07c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f07e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f082:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800f084:	429a      	cmp	r2, r3
 800f086:	d218      	bcs.n	800f0ba <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	3320      	adds	r3, #32
 800f092:	7812      	ldrb	r2, [r2, #0]
 800f094:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f09a:	1c5a      	adds	r2, r3, #1
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800f0a6:	b29b      	uxth	r3, r3
 800f0a8:	3b01      	subs	r3, #1
 800f0aa:	b29a      	uxth	r2, r3
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800f0b8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	695b      	ldr	r3, [r3, #20]
 800f0c0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800f0c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	f000 80ba 	beq.w	800f23e <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	695b      	ldr	r3, [r3, #20]
 800f0d0:	f003 0301 	and.w	r3, r3, #1
 800f0d4:	2b01      	cmp	r3, #1
 800f0d6:	d11b      	bne.n	800f110 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f0e4:	7812      	ldrb	r2, [r2, #0]
 800f0e6:	b2d2      	uxtb	r2, r2
 800f0e8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f0ee:	1c5a      	adds	r2, r3, #1
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f0fa:	b29b      	uxth	r3, r3
 800f0fc:	3b01      	subs	r3, #1
 800f0fe:	b29a      	uxth	r2, r3
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f10c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f10e:	e096      	b.n	800f23e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800f110:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f112:	8bfb      	ldrh	r3, [r7, #30]
 800f114:	429a      	cmp	r2, r3
 800f116:	d24a      	bcs.n	800f1ae <HAL_SPI_TransmitReceive+0x57e>
 800f118:	697b      	ldr	r3, [r7, #20]
 800f11a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d045      	beq.n	800f1ae <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f12e:	7812      	ldrb	r2, [r2, #0]
 800f130:	b2d2      	uxtb	r2, r2
 800f132:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f138:	1c5a      	adds	r2, r3, #1
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f14a:	7812      	ldrb	r2, [r2, #0]
 800f14c:	b2d2      	uxtb	r2, r2
 800f14e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f154:	1c5a      	adds	r2, r3, #1
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f166:	7812      	ldrb	r2, [r2, #0]
 800f168:	b2d2      	uxtb	r2, r2
 800f16a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f170:	1c5a      	adds	r2, r3, #1
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f182:	7812      	ldrb	r2, [r2, #0]
 800f184:	b2d2      	uxtb	r2, r2
 800f186:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f18c:	1c5a      	adds	r2, r3, #1
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f198:	b29b      	uxth	r3, r3
 800f19a:	3b04      	subs	r3, #4
 800f19c:	b29a      	uxth	r2, r3
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f1aa:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f1ac:	e047      	b.n	800f23e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800f1ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f1b0:	2b03      	cmp	r3, #3
 800f1b2:	d820      	bhi.n	800f1f6 <HAL_SPI_TransmitReceive+0x5c6>
 800f1b4:	697b      	ldr	r3, [r7, #20]
 800f1b6:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d01b      	beq.n	800f1f6 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f1ca:	7812      	ldrb	r2, [r2, #0]
 800f1cc:	b2d2      	uxtb	r2, r2
 800f1ce:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f1d4:	1c5a      	adds	r2, r3, #1
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f1e0:	b29b      	uxth	r3, r3
 800f1e2:	3b01      	subs	r3, #1
 800f1e4:	b29a      	uxth	r2, r3
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f1f2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f1f4:	e023      	b.n	800f23e <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f1f6:	f7f6 fe73 	bl	8005ee0 <HAL_GetTick>
 800f1fa:	4602      	mov	r2, r0
 800f1fc:	69bb      	ldr	r3, [r7, #24]
 800f1fe:	1ad3      	subs	r3, r2, r3
 800f200:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f202:	429a      	cmp	r2, r3
 800f204:	d803      	bhi.n	800f20e <HAL_SPI_TransmitReceive+0x5de>
 800f206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f20c:	d102      	bne.n	800f214 <HAL_SPI_TransmitReceive+0x5e4>
 800f20e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f210:	2b00      	cmp	r3, #0
 800f212:	d114      	bne.n	800f23e <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800f214:	68f8      	ldr	r0, [r7, #12]
 800f216:	f000 f845 	bl	800f2a4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f220:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	2201      	movs	r2, #1
 800f22e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	2200      	movs	r2, #0
 800f236:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800f23a:	2303      	movs	r3, #3
 800f23c:	e02d      	b.n	800f29a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800f23e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f240:	2b00      	cmp	r3, #0
 800f242:	f47f af11 	bne.w	800f068 <HAL_SPI_TransmitReceive+0x438>
 800f246:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f248:	2b00      	cmp	r3, #0
 800f24a:	f47f af0d 	bne.w	800f068 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800f24e:	69bb      	ldr	r3, [r7, #24]
 800f250:	9300      	str	r3, [sp, #0]
 800f252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f254:	2200      	movs	r2, #0
 800f256:	2108      	movs	r1, #8
 800f258:	68f8      	ldr	r0, [r7, #12]
 800f25a:	f000 f8c3 	bl	800f3e4 <SPI_WaitOnFlagUntilTimeout>
 800f25e:	4603      	mov	r3, r0
 800f260:	2b00      	cmp	r3, #0
 800f262:	d007      	beq.n	800f274 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f26a:	f043 0220 	orr.w	r2, r3, #32
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800f274:	68f8      	ldr	r0, [r7, #12]
 800f276:	f000 f815 	bl	800f2a4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	2201      	movs	r2, #1
 800f27e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	2200      	movs	r2, #0
 800f286:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f290:	2b00      	cmp	r3, #0
 800f292:	d001      	beq.n	800f298 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800f294:	2301      	movs	r3, #1
 800f296:	e000      	b.n	800f29a <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800f298:	2300      	movs	r3, #0
  }
}
 800f29a:	4618      	mov	r0, r3
 800f29c:	3730      	adds	r7, #48	@ 0x30
 800f29e:	46bd      	mov	sp, r7
 800f2a0:	bd80      	pop	{r7, pc}
 800f2a2:	bf00      	nop

0800f2a4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800f2a4:	b480      	push	{r7}
 800f2a6:	b085      	sub	sp, #20
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	695b      	ldr	r3, [r3, #20]
 800f2b2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	699a      	ldr	r2, [r3, #24]
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	f042 0208 	orr.w	r2, r2, #8
 800f2c2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	699a      	ldr	r2, [r3, #24]
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	f042 0210 	orr.w	r2, r2, #16
 800f2d2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	681a      	ldr	r2, [r3, #0]
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	f022 0201 	bic.w	r2, r2, #1
 800f2e2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	6919      	ldr	r1, [r3, #16]
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	681a      	ldr	r2, [r3, #0]
 800f2ee:	4b3c      	ldr	r3, [pc, #240]	@ (800f3e0 <SPI_CloseTransfer+0x13c>)
 800f2f0:	400b      	ands	r3, r1
 800f2f2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	689a      	ldr	r2, [r3, #8]
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800f302:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f30a:	b2db      	uxtb	r3, r3
 800f30c:	2b04      	cmp	r3, #4
 800f30e:	d014      	beq.n	800f33a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	f003 0320 	and.w	r3, r3, #32
 800f316:	2b00      	cmp	r3, #0
 800f318:	d00f      	beq.n	800f33a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f320:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	699a      	ldr	r2, [r3, #24]
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	f042 0220 	orr.w	r2, r2, #32
 800f338:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f340:	b2db      	uxtb	r3, r3
 800f342:	2b03      	cmp	r3, #3
 800f344:	d014      	beq.n	800f370 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d00f      	beq.n	800f370 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f356:	f043 0204 	orr.w	r2, r3, #4
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	699a      	ldr	r2, [r3, #24]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f36e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f376:	2b00      	cmp	r3, #0
 800f378:	d00f      	beq.n	800f39a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f380:	f043 0201 	orr.w	r2, r3, #1
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	699a      	ldr	r2, [r3, #24]
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f398:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d00f      	beq.n	800f3c4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f3aa:	f043 0208 	orr.w	r2, r3, #8
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	699a      	ldr	r2, [r3, #24]
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f3c2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800f3d4:	bf00      	nop
 800f3d6:	3714      	adds	r7, #20
 800f3d8:	46bd      	mov	sp, r7
 800f3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3de:	4770      	bx	lr
 800f3e0:	fffffc90 	.word	0xfffffc90

0800f3e4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b084      	sub	sp, #16
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	60f8      	str	r0, [r7, #12]
 800f3ec:	60b9      	str	r1, [r7, #8]
 800f3ee:	603b      	str	r3, [r7, #0]
 800f3f0:	4613      	mov	r3, r2
 800f3f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f3f4:	e010      	b.n	800f418 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f3f6:	f7f6 fd73 	bl	8005ee0 <HAL_GetTick>
 800f3fa:	4602      	mov	r2, r0
 800f3fc:	69bb      	ldr	r3, [r7, #24]
 800f3fe:	1ad3      	subs	r3, r2, r3
 800f400:	683a      	ldr	r2, [r7, #0]
 800f402:	429a      	cmp	r2, r3
 800f404:	d803      	bhi.n	800f40e <SPI_WaitOnFlagUntilTimeout+0x2a>
 800f406:	683b      	ldr	r3, [r7, #0]
 800f408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f40c:	d102      	bne.n	800f414 <SPI_WaitOnFlagUntilTimeout+0x30>
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	2b00      	cmp	r3, #0
 800f412:	d101      	bne.n	800f418 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800f414:	2303      	movs	r3, #3
 800f416:	e00f      	b.n	800f438 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	695a      	ldr	r2, [r3, #20]
 800f41e:	68bb      	ldr	r3, [r7, #8]
 800f420:	4013      	ands	r3, r2
 800f422:	68ba      	ldr	r2, [r7, #8]
 800f424:	429a      	cmp	r2, r3
 800f426:	bf0c      	ite	eq
 800f428:	2301      	moveq	r3, #1
 800f42a:	2300      	movne	r3, #0
 800f42c:	b2db      	uxtb	r3, r3
 800f42e:	461a      	mov	r2, r3
 800f430:	79fb      	ldrb	r3, [r7, #7]
 800f432:	429a      	cmp	r2, r3
 800f434:	d0df      	beq.n	800f3f6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800f436:	2300      	movs	r3, #0
}
 800f438:	4618      	mov	r0, r3
 800f43a:	3710      	adds	r7, #16
 800f43c:	46bd      	mov	sp, r7
 800f43e:	bd80      	pop	{r7, pc}

0800f440 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800f440:	b480      	push	{r7}
 800f442:	b085      	sub	sp, #20
 800f444:	af00      	add	r7, sp, #0
 800f446:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f44c:	095b      	lsrs	r3, r3, #5
 800f44e:	3301      	adds	r3, #1
 800f450:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	68db      	ldr	r3, [r3, #12]
 800f456:	3301      	adds	r3, #1
 800f458:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800f45a:	68bb      	ldr	r3, [r7, #8]
 800f45c:	3307      	adds	r3, #7
 800f45e:	08db      	lsrs	r3, r3, #3
 800f460:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800f462:	68bb      	ldr	r3, [r7, #8]
 800f464:	68fa      	ldr	r2, [r7, #12]
 800f466:	fb02 f303 	mul.w	r3, r2, r3
}
 800f46a:	4618      	mov	r0, r3
 800f46c:	3714      	adds	r7, #20
 800f46e:	46bd      	mov	sp, r7
 800f470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f474:	4770      	bx	lr

0800f476 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f476:	b580      	push	{r7, lr}
 800f478:	b082      	sub	sp, #8
 800f47a:	af00      	add	r7, sp, #0
 800f47c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d101      	bne.n	800f488 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f484:	2301      	movs	r3, #1
 800f486:	e049      	b.n	800f51c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f48e:	b2db      	uxtb	r3, r3
 800f490:	2b00      	cmp	r3, #0
 800f492:	d106      	bne.n	800f4a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2200      	movs	r2, #0
 800f498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f49c:	6878      	ldr	r0, [r7, #4]
 800f49e:	f7f5 fc5b 	bl	8004d58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	2202      	movs	r2, #2
 800f4a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	681a      	ldr	r2, [r3, #0]
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	3304      	adds	r3, #4
 800f4b2:	4619      	mov	r1, r3
 800f4b4:	4610      	mov	r0, r2
 800f4b6:	f000 fc4b 	bl	800fd50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	2201      	movs	r2, #1
 800f4be:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	2201      	movs	r2, #1
 800f4c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	2201      	movs	r2, #1
 800f4ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	2201      	movs	r2, #1
 800f4d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	2201      	movs	r2, #1
 800f4de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	2201      	movs	r2, #1
 800f4e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	2201      	movs	r2, #1
 800f4ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	2201      	movs	r2, #1
 800f4f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	2201      	movs	r2, #1
 800f4fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	2201      	movs	r2, #1
 800f506:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	2201      	movs	r2, #1
 800f50e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	2201      	movs	r2, #1
 800f516:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f51a:	2300      	movs	r3, #0
}
 800f51c:	4618      	mov	r0, r3
 800f51e:	3708      	adds	r7, #8
 800f520:	46bd      	mov	sp, r7
 800f522:	bd80      	pop	{r7, pc}

0800f524 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800f524:	b480      	push	{r7}
 800f526:	b085      	sub	sp, #20
 800f528:	af00      	add	r7, sp, #0
 800f52a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f532:	b2db      	uxtb	r3, r3
 800f534:	2b01      	cmp	r3, #1
 800f536:	d001      	beq.n	800f53c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800f538:	2301      	movs	r3, #1
 800f53a:	e04c      	b.n	800f5d6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	2202      	movs	r2, #2
 800f540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	4a26      	ldr	r2, [pc, #152]	@ (800f5e4 <HAL_TIM_Base_Start+0xc0>)
 800f54a:	4293      	cmp	r3, r2
 800f54c:	d022      	beq.n	800f594 <HAL_TIM_Base_Start+0x70>
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f556:	d01d      	beq.n	800f594 <HAL_TIM_Base_Start+0x70>
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	4a22      	ldr	r2, [pc, #136]	@ (800f5e8 <HAL_TIM_Base_Start+0xc4>)
 800f55e:	4293      	cmp	r3, r2
 800f560:	d018      	beq.n	800f594 <HAL_TIM_Base_Start+0x70>
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	4a21      	ldr	r2, [pc, #132]	@ (800f5ec <HAL_TIM_Base_Start+0xc8>)
 800f568:	4293      	cmp	r3, r2
 800f56a:	d013      	beq.n	800f594 <HAL_TIM_Base_Start+0x70>
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	4a1f      	ldr	r2, [pc, #124]	@ (800f5f0 <HAL_TIM_Base_Start+0xcc>)
 800f572:	4293      	cmp	r3, r2
 800f574:	d00e      	beq.n	800f594 <HAL_TIM_Base_Start+0x70>
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	4a1e      	ldr	r2, [pc, #120]	@ (800f5f4 <HAL_TIM_Base_Start+0xd0>)
 800f57c:	4293      	cmp	r3, r2
 800f57e:	d009      	beq.n	800f594 <HAL_TIM_Base_Start+0x70>
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	4a1c      	ldr	r2, [pc, #112]	@ (800f5f8 <HAL_TIM_Base_Start+0xd4>)
 800f586:	4293      	cmp	r3, r2
 800f588:	d004      	beq.n	800f594 <HAL_TIM_Base_Start+0x70>
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	4a1b      	ldr	r2, [pc, #108]	@ (800f5fc <HAL_TIM_Base_Start+0xd8>)
 800f590:	4293      	cmp	r3, r2
 800f592:	d115      	bne.n	800f5c0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	689a      	ldr	r2, [r3, #8]
 800f59a:	4b19      	ldr	r3, [pc, #100]	@ (800f600 <HAL_TIM_Base_Start+0xdc>)
 800f59c:	4013      	ands	r3, r2
 800f59e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	2b06      	cmp	r3, #6
 800f5a4:	d015      	beq.n	800f5d2 <HAL_TIM_Base_Start+0xae>
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f5ac:	d011      	beq.n	800f5d2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	681a      	ldr	r2, [r3, #0]
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	f042 0201 	orr.w	r2, r2, #1
 800f5bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f5be:	e008      	b.n	800f5d2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	681a      	ldr	r2, [r3, #0]
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	f042 0201 	orr.w	r2, r2, #1
 800f5ce:	601a      	str	r2, [r3, #0]
 800f5d0:	e000      	b.n	800f5d4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f5d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f5d4:	2300      	movs	r3, #0
}
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	3714      	adds	r7, #20
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e0:	4770      	bx	lr
 800f5e2:	bf00      	nop
 800f5e4:	40010000 	.word	0x40010000
 800f5e8:	40000400 	.word	0x40000400
 800f5ec:	40000800 	.word	0x40000800
 800f5f0:	40000c00 	.word	0x40000c00
 800f5f4:	40010400 	.word	0x40010400
 800f5f8:	40001800 	.word	0x40001800
 800f5fc:	40014000 	.word	0x40014000
 800f600:	00010007 	.word	0x00010007

0800f604 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f604:	b580      	push	{r7, lr}
 800f606:	b082      	sub	sp, #8
 800f608:	af00      	add	r7, sp, #0
 800f60a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d101      	bne.n	800f616 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f612:	2301      	movs	r3, #1
 800f614:	e049      	b.n	800f6aa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f61c:	b2db      	uxtb	r3, r3
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d106      	bne.n	800f630 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	2200      	movs	r2, #0
 800f626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f62a:	6878      	ldr	r0, [r7, #4]
 800f62c:	f000 f841 	bl	800f6b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	2202      	movs	r2, #2
 800f634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	681a      	ldr	r2, [r3, #0]
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	3304      	adds	r3, #4
 800f640:	4619      	mov	r1, r3
 800f642:	4610      	mov	r0, r2
 800f644:	f000 fb84 	bl	800fd50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	2201      	movs	r2, #1
 800f64c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	2201      	movs	r2, #1
 800f654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	2201      	movs	r2, #1
 800f65c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	2201      	movs	r2, #1
 800f664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	2201      	movs	r2, #1
 800f66c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	2201      	movs	r2, #1
 800f674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	2201      	movs	r2, #1
 800f67c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	2201      	movs	r2, #1
 800f684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	2201      	movs	r2, #1
 800f68c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	2201      	movs	r2, #1
 800f694:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	2201      	movs	r2, #1
 800f69c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	2201      	movs	r2, #1
 800f6a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f6a8:	2300      	movs	r3, #0
}
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	3708      	adds	r7, #8
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	bd80      	pop	{r7, pc}

0800f6b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800f6b2:	b480      	push	{r7}
 800f6b4:	b083      	sub	sp, #12
 800f6b6:	af00      	add	r7, sp, #0
 800f6b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800f6ba:	bf00      	nop
 800f6bc:	370c      	adds	r7, #12
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c4:	4770      	bx	lr

0800f6c6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f6c6:	b580      	push	{r7, lr}
 800f6c8:	b084      	sub	sp, #16
 800f6ca:	af00      	add	r7, sp, #0
 800f6cc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	68db      	ldr	r3, [r3, #12]
 800f6d4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	691b      	ldr	r3, [r3, #16]
 800f6dc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f6de:	68bb      	ldr	r3, [r7, #8]
 800f6e0:	f003 0302 	and.w	r3, r3, #2
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d020      	beq.n	800f72a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	f003 0302 	and.w	r3, r3, #2
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d01b      	beq.n	800f72a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	f06f 0202 	mvn.w	r2, #2
 800f6fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	2201      	movs	r2, #1
 800f700:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	699b      	ldr	r3, [r3, #24]
 800f708:	f003 0303 	and.w	r3, r3, #3
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d003      	beq.n	800f718 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f710:	6878      	ldr	r0, [r7, #4]
 800f712:	f000 faff 	bl	800fd14 <HAL_TIM_IC_CaptureCallback>
 800f716:	e005      	b.n	800f724 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f718:	6878      	ldr	r0, [r7, #4]
 800f71a:	f000 faf1 	bl	800fd00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f71e:	6878      	ldr	r0, [r7, #4]
 800f720:	f000 fb02 	bl	800fd28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	2200      	movs	r2, #0
 800f728:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f72a:	68bb      	ldr	r3, [r7, #8]
 800f72c:	f003 0304 	and.w	r3, r3, #4
 800f730:	2b00      	cmp	r3, #0
 800f732:	d020      	beq.n	800f776 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	f003 0304 	and.w	r3, r3, #4
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d01b      	beq.n	800f776 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	f06f 0204 	mvn.w	r2, #4
 800f746:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	2202      	movs	r2, #2
 800f74c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	699b      	ldr	r3, [r3, #24]
 800f754:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d003      	beq.n	800f764 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	f000 fad9 	bl	800fd14 <HAL_TIM_IC_CaptureCallback>
 800f762:	e005      	b.n	800f770 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f764:	6878      	ldr	r0, [r7, #4]
 800f766:	f000 facb 	bl	800fd00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f76a:	6878      	ldr	r0, [r7, #4]
 800f76c:	f000 fadc 	bl	800fd28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	2200      	movs	r2, #0
 800f774:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f776:	68bb      	ldr	r3, [r7, #8]
 800f778:	f003 0308 	and.w	r3, r3, #8
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d020      	beq.n	800f7c2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	f003 0308 	and.w	r3, r3, #8
 800f786:	2b00      	cmp	r3, #0
 800f788:	d01b      	beq.n	800f7c2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	f06f 0208 	mvn.w	r2, #8
 800f792:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	2204      	movs	r2, #4
 800f798:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	69db      	ldr	r3, [r3, #28]
 800f7a0:	f003 0303 	and.w	r3, r3, #3
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d003      	beq.n	800f7b0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f7a8:	6878      	ldr	r0, [r7, #4]
 800f7aa:	f000 fab3 	bl	800fd14 <HAL_TIM_IC_CaptureCallback>
 800f7ae:	e005      	b.n	800f7bc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f7b0:	6878      	ldr	r0, [r7, #4]
 800f7b2:	f000 faa5 	bl	800fd00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f000 fab6 	bl	800fd28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	2200      	movs	r2, #0
 800f7c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f7c2:	68bb      	ldr	r3, [r7, #8]
 800f7c4:	f003 0310 	and.w	r3, r3, #16
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d020      	beq.n	800f80e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	f003 0310 	and.w	r3, r3, #16
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d01b      	beq.n	800f80e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	f06f 0210 	mvn.w	r2, #16
 800f7de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	2208      	movs	r2, #8
 800f7e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	69db      	ldr	r3, [r3, #28]
 800f7ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d003      	beq.n	800f7fc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f7f4:	6878      	ldr	r0, [r7, #4]
 800f7f6:	f000 fa8d 	bl	800fd14 <HAL_TIM_IC_CaptureCallback>
 800f7fa:	e005      	b.n	800f808 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f7fc:	6878      	ldr	r0, [r7, #4]
 800f7fe:	f000 fa7f 	bl	800fd00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f802:	6878      	ldr	r0, [r7, #4]
 800f804:	f000 fa90 	bl	800fd28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	2200      	movs	r2, #0
 800f80c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f80e:	68bb      	ldr	r3, [r7, #8]
 800f810:	f003 0301 	and.w	r3, r3, #1
 800f814:	2b00      	cmp	r3, #0
 800f816:	d00c      	beq.n	800f832 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	f003 0301 	and.w	r3, r3, #1
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d007      	beq.n	800f832 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	f06f 0201 	mvn.w	r2, #1
 800f82a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f82c:	6878      	ldr	r0, [r7, #4]
 800f82e:	f000 fa5d 	bl	800fcec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f832:	68bb      	ldr	r3, [r7, #8]
 800f834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d104      	bne.n	800f846 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f83c:	68bb      	ldr	r3, [r7, #8]
 800f83e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f842:	2b00      	cmp	r3, #0
 800f844:	d00c      	beq.n	800f860 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d007      	beq.n	800f860 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f85a:	6878      	ldr	r0, [r7, #4]
 800f85c:	f000 ffa2 	bl	80107a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f860:	68bb      	ldr	r3, [r7, #8]
 800f862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f866:	2b00      	cmp	r3, #0
 800f868:	d00c      	beq.n	800f884 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f870:	2b00      	cmp	r3, #0
 800f872:	d007      	beq.n	800f884 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f87c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f87e:	6878      	ldr	r0, [r7, #4]
 800f880:	f000 ff9a 	bl	80107b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f884:	68bb      	ldr	r3, [r7, #8]
 800f886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d00c      	beq.n	800f8a8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f894:	2b00      	cmp	r3, #0
 800f896:	d007      	beq.n	800f8a8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f8a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f8a2:	6878      	ldr	r0, [r7, #4]
 800f8a4:	f000 fa4a 	bl	800fd3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f8a8:	68bb      	ldr	r3, [r7, #8]
 800f8aa:	f003 0320 	and.w	r3, r3, #32
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d00c      	beq.n	800f8cc <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	f003 0320 	and.w	r3, r3, #32
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d007      	beq.n	800f8cc <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	f06f 0220 	mvn.w	r2, #32
 800f8c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f8c6:	6878      	ldr	r0, [r7, #4]
 800f8c8:	f000 ff62 	bl	8010790 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f8cc:	bf00      	nop
 800f8ce:	3710      	adds	r7, #16
 800f8d0:	46bd      	mov	sp, r7
 800f8d2:	bd80      	pop	{r7, pc}

0800f8d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	b086      	sub	sp, #24
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	60f8      	str	r0, [r7, #12]
 800f8dc:	60b9      	str	r1, [r7, #8]
 800f8de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f8e0:	2300      	movs	r3, #0
 800f8e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f8ea:	2b01      	cmp	r3, #1
 800f8ec:	d101      	bne.n	800f8f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f8ee:	2302      	movs	r3, #2
 800f8f0:	e0ff      	b.n	800faf2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	2201      	movs	r2, #1
 800f8f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	2b14      	cmp	r3, #20
 800f8fe:	f200 80f0 	bhi.w	800fae2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f902:	a201      	add	r2, pc, #4	@ (adr r2, 800f908 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f908:	0800f95d 	.word	0x0800f95d
 800f90c:	0800fae3 	.word	0x0800fae3
 800f910:	0800fae3 	.word	0x0800fae3
 800f914:	0800fae3 	.word	0x0800fae3
 800f918:	0800f99d 	.word	0x0800f99d
 800f91c:	0800fae3 	.word	0x0800fae3
 800f920:	0800fae3 	.word	0x0800fae3
 800f924:	0800fae3 	.word	0x0800fae3
 800f928:	0800f9df 	.word	0x0800f9df
 800f92c:	0800fae3 	.word	0x0800fae3
 800f930:	0800fae3 	.word	0x0800fae3
 800f934:	0800fae3 	.word	0x0800fae3
 800f938:	0800fa1f 	.word	0x0800fa1f
 800f93c:	0800fae3 	.word	0x0800fae3
 800f940:	0800fae3 	.word	0x0800fae3
 800f944:	0800fae3 	.word	0x0800fae3
 800f948:	0800fa61 	.word	0x0800fa61
 800f94c:	0800fae3 	.word	0x0800fae3
 800f950:	0800fae3 	.word	0x0800fae3
 800f954:	0800fae3 	.word	0x0800fae3
 800f958:	0800faa1 	.word	0x0800faa1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	68b9      	ldr	r1, [r7, #8]
 800f962:	4618      	mov	r0, r3
 800f964:	f000 fa94 	bl	800fe90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	699a      	ldr	r2, [r3, #24]
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	f042 0208 	orr.w	r2, r2, #8
 800f976:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	699a      	ldr	r2, [r3, #24]
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	f022 0204 	bic.w	r2, r2, #4
 800f986:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	6999      	ldr	r1, [r3, #24]
 800f98e:	68bb      	ldr	r3, [r7, #8]
 800f990:	691a      	ldr	r2, [r3, #16]
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	430a      	orrs	r2, r1
 800f998:	619a      	str	r2, [r3, #24]
      break;
 800f99a:	e0a5      	b.n	800fae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	68b9      	ldr	r1, [r7, #8]
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	f000 fb04 	bl	800ffb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	699a      	ldr	r2, [r3, #24]
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f9b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	699a      	ldr	r2, [r3, #24]
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f9c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	6999      	ldr	r1, [r3, #24]
 800f9ce:	68bb      	ldr	r3, [r7, #8]
 800f9d0:	691b      	ldr	r3, [r3, #16]
 800f9d2:	021a      	lsls	r2, r3, #8
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	430a      	orrs	r2, r1
 800f9da:	619a      	str	r2, [r3, #24]
      break;
 800f9dc:	e084      	b.n	800fae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	68b9      	ldr	r1, [r7, #8]
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	f000 fb6d 	bl	80100c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	69da      	ldr	r2, [r3, #28]
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	f042 0208 	orr.w	r2, r2, #8
 800f9f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	69da      	ldr	r2, [r3, #28]
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	f022 0204 	bic.w	r2, r2, #4
 800fa08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	69d9      	ldr	r1, [r3, #28]
 800fa10:	68bb      	ldr	r3, [r7, #8]
 800fa12:	691a      	ldr	r2, [r3, #16]
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	430a      	orrs	r2, r1
 800fa1a:	61da      	str	r2, [r3, #28]
      break;
 800fa1c:	e064      	b.n	800fae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	68b9      	ldr	r1, [r7, #8]
 800fa24:	4618      	mov	r0, r3
 800fa26:	f000 fbd5 	bl	80101d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	69da      	ldr	r2, [r3, #28]
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fa38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	69da      	ldr	r2, [r3, #28]
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fa48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	69d9      	ldr	r1, [r3, #28]
 800fa50:	68bb      	ldr	r3, [r7, #8]
 800fa52:	691b      	ldr	r3, [r3, #16]
 800fa54:	021a      	lsls	r2, r3, #8
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	430a      	orrs	r2, r1
 800fa5c:	61da      	str	r2, [r3, #28]
      break;
 800fa5e:	e043      	b.n	800fae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	68b9      	ldr	r1, [r7, #8]
 800fa66:	4618      	mov	r0, r3
 800fa68:	f000 fc1e 	bl	80102a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	f042 0208 	orr.w	r2, r2, #8
 800fa7a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	f022 0204 	bic.w	r2, r2, #4
 800fa8a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800fa92:	68bb      	ldr	r3, [r7, #8]
 800fa94:	691a      	ldr	r2, [r3, #16]
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	430a      	orrs	r2, r1
 800fa9c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800fa9e:	e023      	b.n	800fae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	68b9      	ldr	r1, [r7, #8]
 800faa6:	4618      	mov	r0, r3
 800faa8:	f000 fc62 	bl	8010370 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800faba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800faca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800fad2:	68bb      	ldr	r3, [r7, #8]
 800fad4:	691b      	ldr	r3, [r3, #16]
 800fad6:	021a      	lsls	r2, r3, #8
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	430a      	orrs	r2, r1
 800fade:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800fae0:	e002      	b.n	800fae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800fae2:	2301      	movs	r3, #1
 800fae4:	75fb      	strb	r3, [r7, #23]
      break;
 800fae6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	2200      	movs	r2, #0
 800faec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800faf0:	7dfb      	ldrb	r3, [r7, #23]
}
 800faf2:	4618      	mov	r0, r3
 800faf4:	3718      	adds	r7, #24
 800faf6:	46bd      	mov	sp, r7
 800faf8:	bd80      	pop	{r7, pc}
 800fafa:	bf00      	nop

0800fafc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800fafc:	b580      	push	{r7, lr}
 800fafe:	b084      	sub	sp, #16
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	6078      	str	r0, [r7, #4]
 800fb04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fb06:	2300      	movs	r3, #0
 800fb08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fb10:	2b01      	cmp	r3, #1
 800fb12:	d101      	bne.n	800fb18 <HAL_TIM_ConfigClockSource+0x1c>
 800fb14:	2302      	movs	r3, #2
 800fb16:	e0dc      	b.n	800fcd2 <HAL_TIM_ConfigClockSource+0x1d6>
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	2201      	movs	r2, #1
 800fb1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	2202      	movs	r2, #2
 800fb24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	689b      	ldr	r3, [r3, #8]
 800fb2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800fb30:	68ba      	ldr	r2, [r7, #8]
 800fb32:	4b6a      	ldr	r3, [pc, #424]	@ (800fcdc <HAL_TIM_ConfigClockSource+0x1e0>)
 800fb34:	4013      	ands	r3, r2
 800fb36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fb38:	68bb      	ldr	r3, [r7, #8]
 800fb3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fb3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	68ba      	ldr	r2, [r7, #8]
 800fb46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fb48:	683b      	ldr	r3, [r7, #0]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	4a64      	ldr	r2, [pc, #400]	@ (800fce0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800fb4e:	4293      	cmp	r3, r2
 800fb50:	f000 80a9 	beq.w	800fca6 <HAL_TIM_ConfigClockSource+0x1aa>
 800fb54:	4a62      	ldr	r2, [pc, #392]	@ (800fce0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800fb56:	4293      	cmp	r3, r2
 800fb58:	f200 80ae 	bhi.w	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fb5c:	4a61      	ldr	r2, [pc, #388]	@ (800fce4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800fb5e:	4293      	cmp	r3, r2
 800fb60:	f000 80a1 	beq.w	800fca6 <HAL_TIM_ConfigClockSource+0x1aa>
 800fb64:	4a5f      	ldr	r2, [pc, #380]	@ (800fce4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800fb66:	4293      	cmp	r3, r2
 800fb68:	f200 80a6 	bhi.w	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fb6c:	4a5e      	ldr	r2, [pc, #376]	@ (800fce8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800fb6e:	4293      	cmp	r3, r2
 800fb70:	f000 8099 	beq.w	800fca6 <HAL_TIM_ConfigClockSource+0x1aa>
 800fb74:	4a5c      	ldr	r2, [pc, #368]	@ (800fce8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800fb76:	4293      	cmp	r3, r2
 800fb78:	f200 809e 	bhi.w	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fb7c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800fb80:	f000 8091 	beq.w	800fca6 <HAL_TIM_ConfigClockSource+0x1aa>
 800fb84:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800fb88:	f200 8096 	bhi.w	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fb8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fb90:	f000 8089 	beq.w	800fca6 <HAL_TIM_ConfigClockSource+0x1aa>
 800fb94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fb98:	f200 808e 	bhi.w	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fb9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fba0:	d03e      	beq.n	800fc20 <HAL_TIM_ConfigClockSource+0x124>
 800fba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fba6:	f200 8087 	bhi.w	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fbaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fbae:	f000 8086 	beq.w	800fcbe <HAL_TIM_ConfigClockSource+0x1c2>
 800fbb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fbb6:	d87f      	bhi.n	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fbb8:	2b70      	cmp	r3, #112	@ 0x70
 800fbba:	d01a      	beq.n	800fbf2 <HAL_TIM_ConfigClockSource+0xf6>
 800fbbc:	2b70      	cmp	r3, #112	@ 0x70
 800fbbe:	d87b      	bhi.n	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fbc0:	2b60      	cmp	r3, #96	@ 0x60
 800fbc2:	d050      	beq.n	800fc66 <HAL_TIM_ConfigClockSource+0x16a>
 800fbc4:	2b60      	cmp	r3, #96	@ 0x60
 800fbc6:	d877      	bhi.n	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fbc8:	2b50      	cmp	r3, #80	@ 0x50
 800fbca:	d03c      	beq.n	800fc46 <HAL_TIM_ConfigClockSource+0x14a>
 800fbcc:	2b50      	cmp	r3, #80	@ 0x50
 800fbce:	d873      	bhi.n	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fbd0:	2b40      	cmp	r3, #64	@ 0x40
 800fbd2:	d058      	beq.n	800fc86 <HAL_TIM_ConfigClockSource+0x18a>
 800fbd4:	2b40      	cmp	r3, #64	@ 0x40
 800fbd6:	d86f      	bhi.n	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fbd8:	2b30      	cmp	r3, #48	@ 0x30
 800fbda:	d064      	beq.n	800fca6 <HAL_TIM_ConfigClockSource+0x1aa>
 800fbdc:	2b30      	cmp	r3, #48	@ 0x30
 800fbde:	d86b      	bhi.n	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fbe0:	2b20      	cmp	r3, #32
 800fbe2:	d060      	beq.n	800fca6 <HAL_TIM_ConfigClockSource+0x1aa>
 800fbe4:	2b20      	cmp	r3, #32
 800fbe6:	d867      	bhi.n	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d05c      	beq.n	800fca6 <HAL_TIM_ConfigClockSource+0x1aa>
 800fbec:	2b10      	cmp	r3, #16
 800fbee:	d05a      	beq.n	800fca6 <HAL_TIM_ConfigClockSource+0x1aa>
 800fbf0:	e062      	b.n	800fcb8 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fbf6:	683b      	ldr	r3, [r7, #0]
 800fbf8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fbfa:	683b      	ldr	r3, [r7, #0]
 800fbfc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fc02:	f000 fc99 	bl	8010538 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	689b      	ldr	r3, [r3, #8]
 800fc0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800fc0e:	68bb      	ldr	r3, [r7, #8]
 800fc10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800fc14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	68ba      	ldr	r2, [r7, #8]
 800fc1c:	609a      	str	r2, [r3, #8]
      break;
 800fc1e:	e04f      	b.n	800fcc0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fc24:	683b      	ldr	r3, [r7, #0]
 800fc26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fc28:	683b      	ldr	r3, [r7, #0]
 800fc2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fc2c:	683b      	ldr	r3, [r7, #0]
 800fc2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fc30:	f000 fc82 	bl	8010538 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	689a      	ldr	r2, [r3, #8]
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fc42:	609a      	str	r2, [r3, #8]
      break;
 800fc44:	e03c      	b.n	800fcc0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fc4a:	683b      	ldr	r3, [r7, #0]
 800fc4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fc4e:	683b      	ldr	r3, [r7, #0]
 800fc50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc52:	461a      	mov	r2, r3
 800fc54:	f000 fbf2 	bl	801043c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	2150      	movs	r1, #80	@ 0x50
 800fc5e:	4618      	mov	r0, r3
 800fc60:	f000 fc4c 	bl	80104fc <TIM_ITRx_SetConfig>
      break;
 800fc64:	e02c      	b.n	800fcc0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fc6a:	683b      	ldr	r3, [r7, #0]
 800fc6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fc6e:	683b      	ldr	r3, [r7, #0]
 800fc70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fc72:	461a      	mov	r2, r3
 800fc74:	f000 fc11 	bl	801049a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	2160      	movs	r1, #96	@ 0x60
 800fc7e:	4618      	mov	r0, r3
 800fc80:	f000 fc3c 	bl	80104fc <TIM_ITRx_SetConfig>
      break;
 800fc84:	e01c      	b.n	800fcc0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fc8a:	683b      	ldr	r3, [r7, #0]
 800fc8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc92:	461a      	mov	r2, r3
 800fc94:	f000 fbd2 	bl	801043c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	2140      	movs	r1, #64	@ 0x40
 800fc9e:	4618      	mov	r0, r3
 800fca0:	f000 fc2c 	bl	80104fc <TIM_ITRx_SetConfig>
      break;
 800fca4:	e00c      	b.n	800fcc0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	681a      	ldr	r2, [r3, #0]
 800fcaa:	683b      	ldr	r3, [r7, #0]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	4619      	mov	r1, r3
 800fcb0:	4610      	mov	r0, r2
 800fcb2:	f000 fc23 	bl	80104fc <TIM_ITRx_SetConfig>
      break;
 800fcb6:	e003      	b.n	800fcc0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800fcb8:	2301      	movs	r3, #1
 800fcba:	73fb      	strb	r3, [r7, #15]
      break;
 800fcbc:	e000      	b.n	800fcc0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800fcbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	2201      	movs	r2, #1
 800fcc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	2200      	movs	r2, #0
 800fccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fcd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcd2:	4618      	mov	r0, r3
 800fcd4:	3710      	adds	r7, #16
 800fcd6:	46bd      	mov	sp, r7
 800fcd8:	bd80      	pop	{r7, pc}
 800fcda:	bf00      	nop
 800fcdc:	ffceff88 	.word	0xffceff88
 800fce0:	00100040 	.word	0x00100040
 800fce4:	00100030 	.word	0x00100030
 800fce8:	00100020 	.word	0x00100020

0800fcec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fcec:	b480      	push	{r7}
 800fcee:	b083      	sub	sp, #12
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800fcf4:	bf00      	nop
 800fcf6:	370c      	adds	r7, #12
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcfe:	4770      	bx	lr

0800fd00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fd00:	b480      	push	{r7}
 800fd02:	b083      	sub	sp, #12
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800fd08:	bf00      	nop
 800fd0a:	370c      	adds	r7, #12
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd12:	4770      	bx	lr

0800fd14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fd14:	b480      	push	{r7}
 800fd16:	b083      	sub	sp, #12
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800fd1c:	bf00      	nop
 800fd1e:	370c      	adds	r7, #12
 800fd20:	46bd      	mov	sp, r7
 800fd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd26:	4770      	bx	lr

0800fd28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fd28:	b480      	push	{r7}
 800fd2a:	b083      	sub	sp, #12
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800fd30:	bf00      	nop
 800fd32:	370c      	adds	r7, #12
 800fd34:	46bd      	mov	sp, r7
 800fd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3a:	4770      	bx	lr

0800fd3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800fd3c:	b480      	push	{r7}
 800fd3e:	b083      	sub	sp, #12
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fd44:	bf00      	nop
 800fd46:	370c      	adds	r7, #12
 800fd48:	46bd      	mov	sp, r7
 800fd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd4e:	4770      	bx	lr

0800fd50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fd50:	b480      	push	{r7}
 800fd52:	b085      	sub	sp, #20
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	6078      	str	r0, [r7, #4]
 800fd58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	4a43      	ldr	r2, [pc, #268]	@ (800fe70 <TIM_Base_SetConfig+0x120>)
 800fd64:	4293      	cmp	r3, r2
 800fd66:	d013      	beq.n	800fd90 <TIM_Base_SetConfig+0x40>
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fd6e:	d00f      	beq.n	800fd90 <TIM_Base_SetConfig+0x40>
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	4a40      	ldr	r2, [pc, #256]	@ (800fe74 <TIM_Base_SetConfig+0x124>)
 800fd74:	4293      	cmp	r3, r2
 800fd76:	d00b      	beq.n	800fd90 <TIM_Base_SetConfig+0x40>
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	4a3f      	ldr	r2, [pc, #252]	@ (800fe78 <TIM_Base_SetConfig+0x128>)
 800fd7c:	4293      	cmp	r3, r2
 800fd7e:	d007      	beq.n	800fd90 <TIM_Base_SetConfig+0x40>
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	4a3e      	ldr	r2, [pc, #248]	@ (800fe7c <TIM_Base_SetConfig+0x12c>)
 800fd84:	4293      	cmp	r3, r2
 800fd86:	d003      	beq.n	800fd90 <TIM_Base_SetConfig+0x40>
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	4a3d      	ldr	r2, [pc, #244]	@ (800fe80 <TIM_Base_SetConfig+0x130>)
 800fd8c:	4293      	cmp	r3, r2
 800fd8e:	d108      	bne.n	800fda2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fd96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fd98:	683b      	ldr	r3, [r7, #0]
 800fd9a:	685b      	ldr	r3, [r3, #4]
 800fd9c:	68fa      	ldr	r2, [r7, #12]
 800fd9e:	4313      	orrs	r3, r2
 800fda0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	4a32      	ldr	r2, [pc, #200]	@ (800fe70 <TIM_Base_SetConfig+0x120>)
 800fda6:	4293      	cmp	r3, r2
 800fda8:	d01f      	beq.n	800fdea <TIM_Base_SetConfig+0x9a>
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fdb0:	d01b      	beq.n	800fdea <TIM_Base_SetConfig+0x9a>
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	4a2f      	ldr	r2, [pc, #188]	@ (800fe74 <TIM_Base_SetConfig+0x124>)
 800fdb6:	4293      	cmp	r3, r2
 800fdb8:	d017      	beq.n	800fdea <TIM_Base_SetConfig+0x9a>
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	4a2e      	ldr	r2, [pc, #184]	@ (800fe78 <TIM_Base_SetConfig+0x128>)
 800fdbe:	4293      	cmp	r3, r2
 800fdc0:	d013      	beq.n	800fdea <TIM_Base_SetConfig+0x9a>
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	4a2d      	ldr	r2, [pc, #180]	@ (800fe7c <TIM_Base_SetConfig+0x12c>)
 800fdc6:	4293      	cmp	r3, r2
 800fdc8:	d00f      	beq.n	800fdea <TIM_Base_SetConfig+0x9a>
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	4a2c      	ldr	r2, [pc, #176]	@ (800fe80 <TIM_Base_SetConfig+0x130>)
 800fdce:	4293      	cmp	r3, r2
 800fdd0:	d00b      	beq.n	800fdea <TIM_Base_SetConfig+0x9a>
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	4a2b      	ldr	r2, [pc, #172]	@ (800fe84 <TIM_Base_SetConfig+0x134>)
 800fdd6:	4293      	cmp	r3, r2
 800fdd8:	d007      	beq.n	800fdea <TIM_Base_SetConfig+0x9a>
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	4a2a      	ldr	r2, [pc, #168]	@ (800fe88 <TIM_Base_SetConfig+0x138>)
 800fdde:	4293      	cmp	r3, r2
 800fde0:	d003      	beq.n	800fdea <TIM_Base_SetConfig+0x9a>
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	4a29      	ldr	r2, [pc, #164]	@ (800fe8c <TIM_Base_SetConfig+0x13c>)
 800fde6:	4293      	cmp	r3, r2
 800fde8:	d108      	bne.n	800fdfc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fdf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fdf2:	683b      	ldr	r3, [r7, #0]
 800fdf4:	68db      	ldr	r3, [r3, #12]
 800fdf6:	68fa      	ldr	r2, [r7, #12]
 800fdf8:	4313      	orrs	r3, r2
 800fdfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fe02:	683b      	ldr	r3, [r7, #0]
 800fe04:	695b      	ldr	r3, [r3, #20]
 800fe06:	4313      	orrs	r3, r2
 800fe08:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fe0a:	683b      	ldr	r3, [r7, #0]
 800fe0c:	689a      	ldr	r2, [r3, #8]
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fe12:	683b      	ldr	r3, [r7, #0]
 800fe14:	681a      	ldr	r2, [r3, #0]
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	4a14      	ldr	r2, [pc, #80]	@ (800fe70 <TIM_Base_SetConfig+0x120>)
 800fe1e:	4293      	cmp	r3, r2
 800fe20:	d00f      	beq.n	800fe42 <TIM_Base_SetConfig+0xf2>
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	4a16      	ldr	r2, [pc, #88]	@ (800fe80 <TIM_Base_SetConfig+0x130>)
 800fe26:	4293      	cmp	r3, r2
 800fe28:	d00b      	beq.n	800fe42 <TIM_Base_SetConfig+0xf2>
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	4a15      	ldr	r2, [pc, #84]	@ (800fe84 <TIM_Base_SetConfig+0x134>)
 800fe2e:	4293      	cmp	r3, r2
 800fe30:	d007      	beq.n	800fe42 <TIM_Base_SetConfig+0xf2>
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	4a14      	ldr	r2, [pc, #80]	@ (800fe88 <TIM_Base_SetConfig+0x138>)
 800fe36:	4293      	cmp	r3, r2
 800fe38:	d003      	beq.n	800fe42 <TIM_Base_SetConfig+0xf2>
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	4a13      	ldr	r2, [pc, #76]	@ (800fe8c <TIM_Base_SetConfig+0x13c>)
 800fe3e:	4293      	cmp	r3, r2
 800fe40:	d103      	bne.n	800fe4a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fe42:	683b      	ldr	r3, [r7, #0]
 800fe44:	691a      	ldr	r2, [r3, #16]
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	f043 0204 	orr.w	r2, r3, #4
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	2201      	movs	r2, #1
 800fe5a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	68fa      	ldr	r2, [r7, #12]
 800fe60:	601a      	str	r2, [r3, #0]
}
 800fe62:	bf00      	nop
 800fe64:	3714      	adds	r7, #20
 800fe66:	46bd      	mov	sp, r7
 800fe68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe6c:	4770      	bx	lr
 800fe6e:	bf00      	nop
 800fe70:	40010000 	.word	0x40010000
 800fe74:	40000400 	.word	0x40000400
 800fe78:	40000800 	.word	0x40000800
 800fe7c:	40000c00 	.word	0x40000c00
 800fe80:	40010400 	.word	0x40010400
 800fe84:	40014000 	.word	0x40014000
 800fe88:	40014400 	.word	0x40014400
 800fe8c:	40014800 	.word	0x40014800

0800fe90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fe90:	b480      	push	{r7}
 800fe92:	b087      	sub	sp, #28
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	6078      	str	r0, [r7, #4]
 800fe98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	6a1b      	ldr	r3, [r3, #32]
 800fe9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	6a1b      	ldr	r3, [r3, #32]
 800fea4:	f023 0201 	bic.w	r2, r3, #1
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	685b      	ldr	r3, [r3, #4]
 800feb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	699b      	ldr	r3, [r3, #24]
 800feb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800feb8:	68fa      	ldr	r2, [r7, #12]
 800feba:	4b37      	ldr	r3, [pc, #220]	@ (800ff98 <TIM_OC1_SetConfig+0x108>)
 800febc:	4013      	ands	r3, r2
 800febe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	f023 0303 	bic.w	r3, r3, #3
 800fec6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fec8:	683b      	ldr	r3, [r7, #0]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	68fa      	ldr	r2, [r7, #12]
 800fece:	4313      	orrs	r3, r2
 800fed0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fed2:	697b      	ldr	r3, [r7, #20]
 800fed4:	f023 0302 	bic.w	r3, r3, #2
 800fed8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800feda:	683b      	ldr	r3, [r7, #0]
 800fedc:	689b      	ldr	r3, [r3, #8]
 800fede:	697a      	ldr	r2, [r7, #20]
 800fee0:	4313      	orrs	r3, r2
 800fee2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	4a2d      	ldr	r2, [pc, #180]	@ (800ff9c <TIM_OC1_SetConfig+0x10c>)
 800fee8:	4293      	cmp	r3, r2
 800feea:	d00f      	beq.n	800ff0c <TIM_OC1_SetConfig+0x7c>
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	4a2c      	ldr	r2, [pc, #176]	@ (800ffa0 <TIM_OC1_SetConfig+0x110>)
 800fef0:	4293      	cmp	r3, r2
 800fef2:	d00b      	beq.n	800ff0c <TIM_OC1_SetConfig+0x7c>
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	4a2b      	ldr	r2, [pc, #172]	@ (800ffa4 <TIM_OC1_SetConfig+0x114>)
 800fef8:	4293      	cmp	r3, r2
 800fefa:	d007      	beq.n	800ff0c <TIM_OC1_SetConfig+0x7c>
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	4a2a      	ldr	r2, [pc, #168]	@ (800ffa8 <TIM_OC1_SetConfig+0x118>)
 800ff00:	4293      	cmp	r3, r2
 800ff02:	d003      	beq.n	800ff0c <TIM_OC1_SetConfig+0x7c>
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	4a29      	ldr	r2, [pc, #164]	@ (800ffac <TIM_OC1_SetConfig+0x11c>)
 800ff08:	4293      	cmp	r3, r2
 800ff0a:	d10c      	bne.n	800ff26 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ff0c:	697b      	ldr	r3, [r7, #20]
 800ff0e:	f023 0308 	bic.w	r3, r3, #8
 800ff12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ff14:	683b      	ldr	r3, [r7, #0]
 800ff16:	68db      	ldr	r3, [r3, #12]
 800ff18:	697a      	ldr	r2, [r7, #20]
 800ff1a:	4313      	orrs	r3, r2
 800ff1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ff1e:	697b      	ldr	r3, [r7, #20]
 800ff20:	f023 0304 	bic.w	r3, r3, #4
 800ff24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	4a1c      	ldr	r2, [pc, #112]	@ (800ff9c <TIM_OC1_SetConfig+0x10c>)
 800ff2a:	4293      	cmp	r3, r2
 800ff2c:	d00f      	beq.n	800ff4e <TIM_OC1_SetConfig+0xbe>
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	4a1b      	ldr	r2, [pc, #108]	@ (800ffa0 <TIM_OC1_SetConfig+0x110>)
 800ff32:	4293      	cmp	r3, r2
 800ff34:	d00b      	beq.n	800ff4e <TIM_OC1_SetConfig+0xbe>
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	4a1a      	ldr	r2, [pc, #104]	@ (800ffa4 <TIM_OC1_SetConfig+0x114>)
 800ff3a:	4293      	cmp	r3, r2
 800ff3c:	d007      	beq.n	800ff4e <TIM_OC1_SetConfig+0xbe>
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	4a19      	ldr	r2, [pc, #100]	@ (800ffa8 <TIM_OC1_SetConfig+0x118>)
 800ff42:	4293      	cmp	r3, r2
 800ff44:	d003      	beq.n	800ff4e <TIM_OC1_SetConfig+0xbe>
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	4a18      	ldr	r2, [pc, #96]	@ (800ffac <TIM_OC1_SetConfig+0x11c>)
 800ff4a:	4293      	cmp	r3, r2
 800ff4c:	d111      	bne.n	800ff72 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ff4e:	693b      	ldr	r3, [r7, #16]
 800ff50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ff54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ff56:	693b      	ldr	r3, [r7, #16]
 800ff58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ff5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ff5e:	683b      	ldr	r3, [r7, #0]
 800ff60:	695b      	ldr	r3, [r3, #20]
 800ff62:	693a      	ldr	r2, [r7, #16]
 800ff64:	4313      	orrs	r3, r2
 800ff66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ff68:	683b      	ldr	r3, [r7, #0]
 800ff6a:	699b      	ldr	r3, [r3, #24]
 800ff6c:	693a      	ldr	r2, [r7, #16]
 800ff6e:	4313      	orrs	r3, r2
 800ff70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	693a      	ldr	r2, [r7, #16]
 800ff76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	68fa      	ldr	r2, [r7, #12]
 800ff7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ff7e:	683b      	ldr	r3, [r7, #0]
 800ff80:	685a      	ldr	r2, [r3, #4]
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	697a      	ldr	r2, [r7, #20]
 800ff8a:	621a      	str	r2, [r3, #32]
}
 800ff8c:	bf00      	nop
 800ff8e:	371c      	adds	r7, #28
 800ff90:	46bd      	mov	sp, r7
 800ff92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff96:	4770      	bx	lr
 800ff98:	fffeff8f 	.word	0xfffeff8f
 800ff9c:	40010000 	.word	0x40010000
 800ffa0:	40010400 	.word	0x40010400
 800ffa4:	40014000 	.word	0x40014000
 800ffa8:	40014400 	.word	0x40014400
 800ffac:	40014800 	.word	0x40014800

0800ffb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ffb0:	b480      	push	{r7}
 800ffb2:	b087      	sub	sp, #28
 800ffb4:	af00      	add	r7, sp, #0
 800ffb6:	6078      	str	r0, [r7, #4]
 800ffb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	6a1b      	ldr	r3, [r3, #32]
 800ffbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	6a1b      	ldr	r3, [r3, #32]
 800ffc4:	f023 0210 	bic.w	r2, r3, #16
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	685b      	ldr	r3, [r3, #4]
 800ffd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	699b      	ldr	r3, [r3, #24]
 800ffd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ffd8:	68fa      	ldr	r2, [r7, #12]
 800ffda:	4b34      	ldr	r3, [pc, #208]	@ (80100ac <TIM_OC2_SetConfig+0xfc>)
 800ffdc:	4013      	ands	r3, r2
 800ffde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ffe6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ffe8:	683b      	ldr	r3, [r7, #0]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	021b      	lsls	r3, r3, #8
 800ffee:	68fa      	ldr	r2, [r7, #12]
 800fff0:	4313      	orrs	r3, r2
 800fff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fff4:	697b      	ldr	r3, [r7, #20]
 800fff6:	f023 0320 	bic.w	r3, r3, #32
 800fffa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fffc:	683b      	ldr	r3, [r7, #0]
 800fffe:	689b      	ldr	r3, [r3, #8]
 8010000:	011b      	lsls	r3, r3, #4
 8010002:	697a      	ldr	r2, [r7, #20]
 8010004:	4313      	orrs	r3, r2
 8010006:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	4a29      	ldr	r2, [pc, #164]	@ (80100b0 <TIM_OC2_SetConfig+0x100>)
 801000c:	4293      	cmp	r3, r2
 801000e:	d003      	beq.n	8010018 <TIM_OC2_SetConfig+0x68>
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	4a28      	ldr	r2, [pc, #160]	@ (80100b4 <TIM_OC2_SetConfig+0x104>)
 8010014:	4293      	cmp	r3, r2
 8010016:	d10d      	bne.n	8010034 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010018:	697b      	ldr	r3, [r7, #20]
 801001a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801001e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010020:	683b      	ldr	r3, [r7, #0]
 8010022:	68db      	ldr	r3, [r3, #12]
 8010024:	011b      	lsls	r3, r3, #4
 8010026:	697a      	ldr	r2, [r7, #20]
 8010028:	4313      	orrs	r3, r2
 801002a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010032:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	4a1e      	ldr	r2, [pc, #120]	@ (80100b0 <TIM_OC2_SetConfig+0x100>)
 8010038:	4293      	cmp	r3, r2
 801003a:	d00f      	beq.n	801005c <TIM_OC2_SetConfig+0xac>
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	4a1d      	ldr	r2, [pc, #116]	@ (80100b4 <TIM_OC2_SetConfig+0x104>)
 8010040:	4293      	cmp	r3, r2
 8010042:	d00b      	beq.n	801005c <TIM_OC2_SetConfig+0xac>
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	4a1c      	ldr	r2, [pc, #112]	@ (80100b8 <TIM_OC2_SetConfig+0x108>)
 8010048:	4293      	cmp	r3, r2
 801004a:	d007      	beq.n	801005c <TIM_OC2_SetConfig+0xac>
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	4a1b      	ldr	r2, [pc, #108]	@ (80100bc <TIM_OC2_SetConfig+0x10c>)
 8010050:	4293      	cmp	r3, r2
 8010052:	d003      	beq.n	801005c <TIM_OC2_SetConfig+0xac>
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	4a1a      	ldr	r2, [pc, #104]	@ (80100c0 <TIM_OC2_SetConfig+0x110>)
 8010058:	4293      	cmp	r3, r2
 801005a:	d113      	bne.n	8010084 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 801005c:	693b      	ldr	r3, [r7, #16]
 801005e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8010062:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010064:	693b      	ldr	r3, [r7, #16]
 8010066:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801006a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 801006c:	683b      	ldr	r3, [r7, #0]
 801006e:	695b      	ldr	r3, [r3, #20]
 8010070:	009b      	lsls	r3, r3, #2
 8010072:	693a      	ldr	r2, [r7, #16]
 8010074:	4313      	orrs	r3, r2
 8010076:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	699b      	ldr	r3, [r3, #24]
 801007c:	009b      	lsls	r3, r3, #2
 801007e:	693a      	ldr	r2, [r7, #16]
 8010080:	4313      	orrs	r3, r2
 8010082:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	693a      	ldr	r2, [r7, #16]
 8010088:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	68fa      	ldr	r2, [r7, #12]
 801008e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010090:	683b      	ldr	r3, [r7, #0]
 8010092:	685a      	ldr	r2, [r3, #4]
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	697a      	ldr	r2, [r7, #20]
 801009c:	621a      	str	r2, [r3, #32]
}
 801009e:	bf00      	nop
 80100a0:	371c      	adds	r7, #28
 80100a2:	46bd      	mov	sp, r7
 80100a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a8:	4770      	bx	lr
 80100aa:	bf00      	nop
 80100ac:	feff8fff 	.word	0xfeff8fff
 80100b0:	40010000 	.word	0x40010000
 80100b4:	40010400 	.word	0x40010400
 80100b8:	40014000 	.word	0x40014000
 80100bc:	40014400 	.word	0x40014400
 80100c0:	40014800 	.word	0x40014800

080100c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80100c4:	b480      	push	{r7}
 80100c6:	b087      	sub	sp, #28
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
 80100cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	6a1b      	ldr	r3, [r3, #32]
 80100d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	6a1b      	ldr	r3, [r3, #32]
 80100d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	685b      	ldr	r3, [r3, #4]
 80100e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	69db      	ldr	r3, [r3, #28]
 80100ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80100ec:	68fa      	ldr	r2, [r7, #12]
 80100ee:	4b33      	ldr	r3, [pc, #204]	@ (80101bc <TIM_OC3_SetConfig+0xf8>)
 80100f0:	4013      	ands	r3, r2
 80100f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	f023 0303 	bic.w	r3, r3, #3
 80100fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80100fc:	683b      	ldr	r3, [r7, #0]
 80100fe:	681b      	ldr	r3, [r3, #0]
 8010100:	68fa      	ldr	r2, [r7, #12]
 8010102:	4313      	orrs	r3, r2
 8010104:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8010106:	697b      	ldr	r3, [r7, #20]
 8010108:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801010c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801010e:	683b      	ldr	r3, [r7, #0]
 8010110:	689b      	ldr	r3, [r3, #8]
 8010112:	021b      	lsls	r3, r3, #8
 8010114:	697a      	ldr	r2, [r7, #20]
 8010116:	4313      	orrs	r3, r2
 8010118:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	4a28      	ldr	r2, [pc, #160]	@ (80101c0 <TIM_OC3_SetConfig+0xfc>)
 801011e:	4293      	cmp	r3, r2
 8010120:	d003      	beq.n	801012a <TIM_OC3_SetConfig+0x66>
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	4a27      	ldr	r2, [pc, #156]	@ (80101c4 <TIM_OC3_SetConfig+0x100>)
 8010126:	4293      	cmp	r3, r2
 8010128:	d10d      	bne.n	8010146 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801012a:	697b      	ldr	r3, [r7, #20]
 801012c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010130:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010132:	683b      	ldr	r3, [r7, #0]
 8010134:	68db      	ldr	r3, [r3, #12]
 8010136:	021b      	lsls	r3, r3, #8
 8010138:	697a      	ldr	r2, [r7, #20]
 801013a:	4313      	orrs	r3, r2
 801013c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801013e:	697b      	ldr	r3, [r7, #20]
 8010140:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8010144:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	4a1d      	ldr	r2, [pc, #116]	@ (80101c0 <TIM_OC3_SetConfig+0xfc>)
 801014a:	4293      	cmp	r3, r2
 801014c:	d00f      	beq.n	801016e <TIM_OC3_SetConfig+0xaa>
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	4a1c      	ldr	r2, [pc, #112]	@ (80101c4 <TIM_OC3_SetConfig+0x100>)
 8010152:	4293      	cmp	r3, r2
 8010154:	d00b      	beq.n	801016e <TIM_OC3_SetConfig+0xaa>
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	4a1b      	ldr	r2, [pc, #108]	@ (80101c8 <TIM_OC3_SetConfig+0x104>)
 801015a:	4293      	cmp	r3, r2
 801015c:	d007      	beq.n	801016e <TIM_OC3_SetConfig+0xaa>
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	4a1a      	ldr	r2, [pc, #104]	@ (80101cc <TIM_OC3_SetConfig+0x108>)
 8010162:	4293      	cmp	r3, r2
 8010164:	d003      	beq.n	801016e <TIM_OC3_SetConfig+0xaa>
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	4a19      	ldr	r2, [pc, #100]	@ (80101d0 <TIM_OC3_SetConfig+0x10c>)
 801016a:	4293      	cmp	r3, r2
 801016c:	d113      	bne.n	8010196 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801016e:	693b      	ldr	r3, [r7, #16]
 8010170:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010176:	693b      	ldr	r3, [r7, #16]
 8010178:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801017c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801017e:	683b      	ldr	r3, [r7, #0]
 8010180:	695b      	ldr	r3, [r3, #20]
 8010182:	011b      	lsls	r3, r3, #4
 8010184:	693a      	ldr	r2, [r7, #16]
 8010186:	4313      	orrs	r3, r2
 8010188:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801018a:	683b      	ldr	r3, [r7, #0]
 801018c:	699b      	ldr	r3, [r3, #24]
 801018e:	011b      	lsls	r3, r3, #4
 8010190:	693a      	ldr	r2, [r7, #16]
 8010192:	4313      	orrs	r3, r2
 8010194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	693a      	ldr	r2, [r7, #16]
 801019a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	68fa      	ldr	r2, [r7, #12]
 80101a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80101a2:	683b      	ldr	r3, [r7, #0]
 80101a4:	685a      	ldr	r2, [r3, #4]
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	697a      	ldr	r2, [r7, #20]
 80101ae:	621a      	str	r2, [r3, #32]
}
 80101b0:	bf00      	nop
 80101b2:	371c      	adds	r7, #28
 80101b4:	46bd      	mov	sp, r7
 80101b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ba:	4770      	bx	lr
 80101bc:	fffeff8f 	.word	0xfffeff8f
 80101c0:	40010000 	.word	0x40010000
 80101c4:	40010400 	.word	0x40010400
 80101c8:	40014000 	.word	0x40014000
 80101cc:	40014400 	.word	0x40014400
 80101d0:	40014800 	.word	0x40014800

080101d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80101d4:	b480      	push	{r7}
 80101d6:	b087      	sub	sp, #28
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
 80101dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	6a1b      	ldr	r3, [r3, #32]
 80101e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	6a1b      	ldr	r3, [r3, #32]
 80101e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	685b      	ldr	r3, [r3, #4]
 80101f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	69db      	ldr	r3, [r3, #28]
 80101fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80101fc:	68fa      	ldr	r2, [r7, #12]
 80101fe:	4b24      	ldr	r3, [pc, #144]	@ (8010290 <TIM_OC4_SetConfig+0xbc>)
 8010200:	4013      	ands	r3, r2
 8010202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801020a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801020c:	683b      	ldr	r3, [r7, #0]
 801020e:	681b      	ldr	r3, [r3, #0]
 8010210:	021b      	lsls	r3, r3, #8
 8010212:	68fa      	ldr	r2, [r7, #12]
 8010214:	4313      	orrs	r3, r2
 8010216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010218:	693b      	ldr	r3, [r7, #16]
 801021a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801021e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010220:	683b      	ldr	r3, [r7, #0]
 8010222:	689b      	ldr	r3, [r3, #8]
 8010224:	031b      	lsls	r3, r3, #12
 8010226:	693a      	ldr	r2, [r7, #16]
 8010228:	4313      	orrs	r3, r2
 801022a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	4a19      	ldr	r2, [pc, #100]	@ (8010294 <TIM_OC4_SetConfig+0xc0>)
 8010230:	4293      	cmp	r3, r2
 8010232:	d00f      	beq.n	8010254 <TIM_OC4_SetConfig+0x80>
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	4a18      	ldr	r2, [pc, #96]	@ (8010298 <TIM_OC4_SetConfig+0xc4>)
 8010238:	4293      	cmp	r3, r2
 801023a:	d00b      	beq.n	8010254 <TIM_OC4_SetConfig+0x80>
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	4a17      	ldr	r2, [pc, #92]	@ (801029c <TIM_OC4_SetConfig+0xc8>)
 8010240:	4293      	cmp	r3, r2
 8010242:	d007      	beq.n	8010254 <TIM_OC4_SetConfig+0x80>
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	4a16      	ldr	r2, [pc, #88]	@ (80102a0 <TIM_OC4_SetConfig+0xcc>)
 8010248:	4293      	cmp	r3, r2
 801024a:	d003      	beq.n	8010254 <TIM_OC4_SetConfig+0x80>
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	4a15      	ldr	r2, [pc, #84]	@ (80102a4 <TIM_OC4_SetConfig+0xd0>)
 8010250:	4293      	cmp	r3, r2
 8010252:	d109      	bne.n	8010268 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010254:	697b      	ldr	r3, [r7, #20]
 8010256:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801025a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801025c:	683b      	ldr	r3, [r7, #0]
 801025e:	695b      	ldr	r3, [r3, #20]
 8010260:	019b      	lsls	r3, r3, #6
 8010262:	697a      	ldr	r2, [r7, #20]
 8010264:	4313      	orrs	r3, r2
 8010266:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	697a      	ldr	r2, [r7, #20]
 801026c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	68fa      	ldr	r2, [r7, #12]
 8010272:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010274:	683b      	ldr	r3, [r7, #0]
 8010276:	685a      	ldr	r2, [r3, #4]
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	693a      	ldr	r2, [r7, #16]
 8010280:	621a      	str	r2, [r3, #32]
}
 8010282:	bf00      	nop
 8010284:	371c      	adds	r7, #28
 8010286:	46bd      	mov	sp, r7
 8010288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028c:	4770      	bx	lr
 801028e:	bf00      	nop
 8010290:	feff8fff 	.word	0xfeff8fff
 8010294:	40010000 	.word	0x40010000
 8010298:	40010400 	.word	0x40010400
 801029c:	40014000 	.word	0x40014000
 80102a0:	40014400 	.word	0x40014400
 80102a4:	40014800 	.word	0x40014800

080102a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80102a8:	b480      	push	{r7}
 80102aa:	b087      	sub	sp, #28
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
 80102b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	6a1b      	ldr	r3, [r3, #32]
 80102b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	6a1b      	ldr	r3, [r3, #32]
 80102bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	685b      	ldr	r3, [r3, #4]
 80102c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80102d0:	68fa      	ldr	r2, [r7, #12]
 80102d2:	4b21      	ldr	r3, [pc, #132]	@ (8010358 <TIM_OC5_SetConfig+0xb0>)
 80102d4:	4013      	ands	r3, r2
 80102d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80102d8:	683b      	ldr	r3, [r7, #0]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	68fa      	ldr	r2, [r7, #12]
 80102de:	4313      	orrs	r3, r2
 80102e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80102e2:	693b      	ldr	r3, [r7, #16]
 80102e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80102e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80102ea:	683b      	ldr	r3, [r7, #0]
 80102ec:	689b      	ldr	r3, [r3, #8]
 80102ee:	041b      	lsls	r3, r3, #16
 80102f0:	693a      	ldr	r2, [r7, #16]
 80102f2:	4313      	orrs	r3, r2
 80102f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	4a18      	ldr	r2, [pc, #96]	@ (801035c <TIM_OC5_SetConfig+0xb4>)
 80102fa:	4293      	cmp	r3, r2
 80102fc:	d00f      	beq.n	801031e <TIM_OC5_SetConfig+0x76>
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	4a17      	ldr	r2, [pc, #92]	@ (8010360 <TIM_OC5_SetConfig+0xb8>)
 8010302:	4293      	cmp	r3, r2
 8010304:	d00b      	beq.n	801031e <TIM_OC5_SetConfig+0x76>
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	4a16      	ldr	r2, [pc, #88]	@ (8010364 <TIM_OC5_SetConfig+0xbc>)
 801030a:	4293      	cmp	r3, r2
 801030c:	d007      	beq.n	801031e <TIM_OC5_SetConfig+0x76>
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	4a15      	ldr	r2, [pc, #84]	@ (8010368 <TIM_OC5_SetConfig+0xc0>)
 8010312:	4293      	cmp	r3, r2
 8010314:	d003      	beq.n	801031e <TIM_OC5_SetConfig+0x76>
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	4a14      	ldr	r2, [pc, #80]	@ (801036c <TIM_OC5_SetConfig+0xc4>)
 801031a:	4293      	cmp	r3, r2
 801031c:	d109      	bne.n	8010332 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801031e:	697b      	ldr	r3, [r7, #20]
 8010320:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010324:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8010326:	683b      	ldr	r3, [r7, #0]
 8010328:	695b      	ldr	r3, [r3, #20]
 801032a:	021b      	lsls	r3, r3, #8
 801032c:	697a      	ldr	r2, [r7, #20]
 801032e:	4313      	orrs	r3, r2
 8010330:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	697a      	ldr	r2, [r7, #20]
 8010336:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	68fa      	ldr	r2, [r7, #12]
 801033c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801033e:	683b      	ldr	r3, [r7, #0]
 8010340:	685a      	ldr	r2, [r3, #4]
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	693a      	ldr	r2, [r7, #16]
 801034a:	621a      	str	r2, [r3, #32]
}
 801034c:	bf00      	nop
 801034e:	371c      	adds	r7, #28
 8010350:	46bd      	mov	sp, r7
 8010352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010356:	4770      	bx	lr
 8010358:	fffeff8f 	.word	0xfffeff8f
 801035c:	40010000 	.word	0x40010000
 8010360:	40010400 	.word	0x40010400
 8010364:	40014000 	.word	0x40014000
 8010368:	40014400 	.word	0x40014400
 801036c:	40014800 	.word	0x40014800

08010370 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010370:	b480      	push	{r7}
 8010372:	b087      	sub	sp, #28
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
 8010378:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	6a1b      	ldr	r3, [r3, #32]
 801037e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	6a1b      	ldr	r3, [r3, #32]
 8010384:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	685b      	ldr	r3, [r3, #4]
 8010390:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010398:	68fa      	ldr	r2, [r7, #12]
 801039a:	4b22      	ldr	r3, [pc, #136]	@ (8010424 <TIM_OC6_SetConfig+0xb4>)
 801039c:	4013      	ands	r3, r2
 801039e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80103a0:	683b      	ldr	r3, [r7, #0]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	021b      	lsls	r3, r3, #8
 80103a6:	68fa      	ldr	r2, [r7, #12]
 80103a8:	4313      	orrs	r3, r2
 80103aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80103ac:	693b      	ldr	r3, [r7, #16]
 80103ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80103b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80103b4:	683b      	ldr	r3, [r7, #0]
 80103b6:	689b      	ldr	r3, [r3, #8]
 80103b8:	051b      	lsls	r3, r3, #20
 80103ba:	693a      	ldr	r2, [r7, #16]
 80103bc:	4313      	orrs	r3, r2
 80103be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	4a19      	ldr	r2, [pc, #100]	@ (8010428 <TIM_OC6_SetConfig+0xb8>)
 80103c4:	4293      	cmp	r3, r2
 80103c6:	d00f      	beq.n	80103e8 <TIM_OC6_SetConfig+0x78>
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	4a18      	ldr	r2, [pc, #96]	@ (801042c <TIM_OC6_SetConfig+0xbc>)
 80103cc:	4293      	cmp	r3, r2
 80103ce:	d00b      	beq.n	80103e8 <TIM_OC6_SetConfig+0x78>
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	4a17      	ldr	r2, [pc, #92]	@ (8010430 <TIM_OC6_SetConfig+0xc0>)
 80103d4:	4293      	cmp	r3, r2
 80103d6:	d007      	beq.n	80103e8 <TIM_OC6_SetConfig+0x78>
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	4a16      	ldr	r2, [pc, #88]	@ (8010434 <TIM_OC6_SetConfig+0xc4>)
 80103dc:	4293      	cmp	r3, r2
 80103de:	d003      	beq.n	80103e8 <TIM_OC6_SetConfig+0x78>
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	4a15      	ldr	r2, [pc, #84]	@ (8010438 <TIM_OC6_SetConfig+0xc8>)
 80103e4:	4293      	cmp	r3, r2
 80103e6:	d109      	bne.n	80103fc <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80103e8:	697b      	ldr	r3, [r7, #20]
 80103ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80103ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	695b      	ldr	r3, [r3, #20]
 80103f4:	029b      	lsls	r3, r3, #10
 80103f6:	697a      	ldr	r2, [r7, #20]
 80103f8:	4313      	orrs	r3, r2
 80103fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	697a      	ldr	r2, [r7, #20]
 8010400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	68fa      	ldr	r2, [r7, #12]
 8010406:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	685a      	ldr	r2, [r3, #4]
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	693a      	ldr	r2, [r7, #16]
 8010414:	621a      	str	r2, [r3, #32]
}
 8010416:	bf00      	nop
 8010418:	371c      	adds	r7, #28
 801041a:	46bd      	mov	sp, r7
 801041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010420:	4770      	bx	lr
 8010422:	bf00      	nop
 8010424:	feff8fff 	.word	0xfeff8fff
 8010428:	40010000 	.word	0x40010000
 801042c:	40010400 	.word	0x40010400
 8010430:	40014000 	.word	0x40014000
 8010434:	40014400 	.word	0x40014400
 8010438:	40014800 	.word	0x40014800

0801043c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801043c:	b480      	push	{r7}
 801043e:	b087      	sub	sp, #28
 8010440:	af00      	add	r7, sp, #0
 8010442:	60f8      	str	r0, [r7, #12]
 8010444:	60b9      	str	r1, [r7, #8]
 8010446:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	6a1b      	ldr	r3, [r3, #32]
 801044c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801044e:	68fb      	ldr	r3, [r7, #12]
 8010450:	6a1b      	ldr	r3, [r3, #32]
 8010452:	f023 0201 	bic.w	r2, r3, #1
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	699b      	ldr	r3, [r3, #24]
 801045e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010460:	693b      	ldr	r3, [r7, #16]
 8010462:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010466:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	011b      	lsls	r3, r3, #4
 801046c:	693a      	ldr	r2, [r7, #16]
 801046e:	4313      	orrs	r3, r2
 8010470:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010472:	697b      	ldr	r3, [r7, #20]
 8010474:	f023 030a 	bic.w	r3, r3, #10
 8010478:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801047a:	697a      	ldr	r2, [r7, #20]
 801047c:	68bb      	ldr	r3, [r7, #8]
 801047e:	4313      	orrs	r3, r2
 8010480:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	693a      	ldr	r2, [r7, #16]
 8010486:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	697a      	ldr	r2, [r7, #20]
 801048c:	621a      	str	r2, [r3, #32]
}
 801048e:	bf00      	nop
 8010490:	371c      	adds	r7, #28
 8010492:	46bd      	mov	sp, r7
 8010494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010498:	4770      	bx	lr

0801049a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801049a:	b480      	push	{r7}
 801049c:	b087      	sub	sp, #28
 801049e:	af00      	add	r7, sp, #0
 80104a0:	60f8      	str	r0, [r7, #12]
 80104a2:	60b9      	str	r1, [r7, #8]
 80104a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	6a1b      	ldr	r3, [r3, #32]
 80104aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	6a1b      	ldr	r3, [r3, #32]
 80104b0:	f023 0210 	bic.w	r2, r3, #16
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	699b      	ldr	r3, [r3, #24]
 80104bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80104be:	693b      	ldr	r3, [r7, #16]
 80104c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80104c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	031b      	lsls	r3, r3, #12
 80104ca:	693a      	ldr	r2, [r7, #16]
 80104cc:	4313      	orrs	r3, r2
 80104ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80104d0:	697b      	ldr	r3, [r7, #20]
 80104d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80104d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80104d8:	68bb      	ldr	r3, [r7, #8]
 80104da:	011b      	lsls	r3, r3, #4
 80104dc:	697a      	ldr	r2, [r7, #20]
 80104de:	4313      	orrs	r3, r2
 80104e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	693a      	ldr	r2, [r7, #16]
 80104e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	697a      	ldr	r2, [r7, #20]
 80104ec:	621a      	str	r2, [r3, #32]
}
 80104ee:	bf00      	nop
 80104f0:	371c      	adds	r7, #28
 80104f2:	46bd      	mov	sp, r7
 80104f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f8:	4770      	bx	lr
	...

080104fc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80104fc:	b480      	push	{r7}
 80104fe:	b085      	sub	sp, #20
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
 8010504:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	689b      	ldr	r3, [r3, #8]
 801050a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801050c:	68fa      	ldr	r2, [r7, #12]
 801050e:	4b09      	ldr	r3, [pc, #36]	@ (8010534 <TIM_ITRx_SetConfig+0x38>)
 8010510:	4013      	ands	r3, r2
 8010512:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010514:	683a      	ldr	r2, [r7, #0]
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	4313      	orrs	r3, r2
 801051a:	f043 0307 	orr.w	r3, r3, #7
 801051e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	68fa      	ldr	r2, [r7, #12]
 8010524:	609a      	str	r2, [r3, #8]
}
 8010526:	bf00      	nop
 8010528:	3714      	adds	r7, #20
 801052a:	46bd      	mov	sp, r7
 801052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010530:	4770      	bx	lr
 8010532:	bf00      	nop
 8010534:	ffcfff8f 	.word	0xffcfff8f

08010538 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010538:	b480      	push	{r7}
 801053a:	b087      	sub	sp, #28
 801053c:	af00      	add	r7, sp, #0
 801053e:	60f8      	str	r0, [r7, #12]
 8010540:	60b9      	str	r1, [r7, #8]
 8010542:	607a      	str	r2, [r7, #4]
 8010544:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	689b      	ldr	r3, [r3, #8]
 801054a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010552:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010554:	683b      	ldr	r3, [r7, #0]
 8010556:	021a      	lsls	r2, r3, #8
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	431a      	orrs	r2, r3
 801055c:	68bb      	ldr	r3, [r7, #8]
 801055e:	4313      	orrs	r3, r2
 8010560:	697a      	ldr	r2, [r7, #20]
 8010562:	4313      	orrs	r3, r2
 8010564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	697a      	ldr	r2, [r7, #20]
 801056a:	609a      	str	r2, [r3, #8]
}
 801056c:	bf00      	nop
 801056e:	371c      	adds	r7, #28
 8010570:	46bd      	mov	sp, r7
 8010572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010576:	4770      	bx	lr

08010578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010578:	b480      	push	{r7}
 801057a:	b085      	sub	sp, #20
 801057c:	af00      	add	r7, sp, #0
 801057e:	6078      	str	r0, [r7, #4]
 8010580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010588:	2b01      	cmp	r3, #1
 801058a:	d101      	bne.n	8010590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801058c:	2302      	movs	r3, #2
 801058e:	e06d      	b.n	801066c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	2201      	movs	r2, #1
 8010594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	2202      	movs	r2, #2
 801059c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	685b      	ldr	r3, [r3, #4]
 80105a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	689b      	ldr	r3, [r3, #8]
 80105ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	4a30      	ldr	r2, [pc, #192]	@ (8010678 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80105b6:	4293      	cmp	r3, r2
 80105b8:	d004      	beq.n	80105c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	4a2f      	ldr	r2, [pc, #188]	@ (801067c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80105c0:	4293      	cmp	r3, r2
 80105c2:	d108      	bne.n	80105d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80105ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80105cc:	683b      	ldr	r3, [r7, #0]
 80105ce:	685b      	ldr	r3, [r3, #4]
 80105d0:	68fa      	ldr	r2, [r7, #12]
 80105d2:	4313      	orrs	r3, r2
 80105d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80105dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80105de:	683b      	ldr	r3, [r7, #0]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	68fa      	ldr	r2, [r7, #12]
 80105e4:	4313      	orrs	r3, r2
 80105e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	68fa      	ldr	r2, [r7, #12]
 80105ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	4a20      	ldr	r2, [pc, #128]	@ (8010678 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80105f6:	4293      	cmp	r3, r2
 80105f8:	d022      	beq.n	8010640 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010602:	d01d      	beq.n	8010640 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	4a1d      	ldr	r2, [pc, #116]	@ (8010680 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 801060a:	4293      	cmp	r3, r2
 801060c:	d018      	beq.n	8010640 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	4a1c      	ldr	r2, [pc, #112]	@ (8010684 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8010614:	4293      	cmp	r3, r2
 8010616:	d013      	beq.n	8010640 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	4a1a      	ldr	r2, [pc, #104]	@ (8010688 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801061e:	4293      	cmp	r3, r2
 8010620:	d00e      	beq.n	8010640 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	4a15      	ldr	r2, [pc, #84]	@ (801067c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8010628:	4293      	cmp	r3, r2
 801062a:	d009      	beq.n	8010640 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	4a16      	ldr	r2, [pc, #88]	@ (801068c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010632:	4293      	cmp	r3, r2
 8010634:	d004      	beq.n	8010640 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	4a15      	ldr	r2, [pc, #84]	@ (8010690 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801063c:	4293      	cmp	r3, r2
 801063e:	d10c      	bne.n	801065a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010640:	68bb      	ldr	r3, [r7, #8]
 8010642:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010646:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	689b      	ldr	r3, [r3, #8]
 801064c:	68ba      	ldr	r2, [r7, #8]
 801064e:	4313      	orrs	r3, r2
 8010650:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	68ba      	ldr	r2, [r7, #8]
 8010658:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	2201      	movs	r2, #1
 801065e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	2200      	movs	r2, #0
 8010666:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801066a:	2300      	movs	r3, #0
}
 801066c:	4618      	mov	r0, r3
 801066e:	3714      	adds	r7, #20
 8010670:	46bd      	mov	sp, r7
 8010672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010676:	4770      	bx	lr
 8010678:	40010000 	.word	0x40010000
 801067c:	40010400 	.word	0x40010400
 8010680:	40000400 	.word	0x40000400
 8010684:	40000800 	.word	0x40000800
 8010688:	40000c00 	.word	0x40000c00
 801068c:	40001800 	.word	0x40001800
 8010690:	40014000 	.word	0x40014000

08010694 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010694:	b480      	push	{r7}
 8010696:	b085      	sub	sp, #20
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
 801069c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801069e:	2300      	movs	r3, #0
 80106a0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80106a8:	2b01      	cmp	r3, #1
 80106aa:	d101      	bne.n	80106b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80106ac:	2302      	movs	r3, #2
 80106ae:	e065      	b.n	801077c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	2201      	movs	r2, #1
 80106b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80106b8:	68fb      	ldr	r3, [r7, #12]
 80106ba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80106be:	683b      	ldr	r3, [r7, #0]
 80106c0:	68db      	ldr	r3, [r3, #12]
 80106c2:	4313      	orrs	r3, r2
 80106c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80106cc:	683b      	ldr	r3, [r7, #0]
 80106ce:	689b      	ldr	r3, [r3, #8]
 80106d0:	4313      	orrs	r3, r2
 80106d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80106d4:	68fb      	ldr	r3, [r7, #12]
 80106d6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80106da:	683b      	ldr	r3, [r7, #0]
 80106dc:	685b      	ldr	r3, [r3, #4]
 80106de:	4313      	orrs	r3, r2
 80106e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80106e2:	68fb      	ldr	r3, [r7, #12]
 80106e4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80106e8:	683b      	ldr	r3, [r7, #0]
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	4313      	orrs	r3, r2
 80106ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80106f6:	683b      	ldr	r3, [r7, #0]
 80106f8:	691b      	ldr	r3, [r3, #16]
 80106fa:	4313      	orrs	r3, r2
 80106fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8010704:	683b      	ldr	r3, [r7, #0]
 8010706:	695b      	ldr	r3, [r3, #20]
 8010708:	4313      	orrs	r3, r2
 801070a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8010712:	683b      	ldr	r3, [r7, #0]
 8010714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010716:	4313      	orrs	r3, r2
 8010718:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8010720:	683b      	ldr	r3, [r7, #0]
 8010722:	699b      	ldr	r3, [r3, #24]
 8010724:	041b      	lsls	r3, r3, #16
 8010726:	4313      	orrs	r3, r2
 8010728:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	4a16      	ldr	r2, [pc, #88]	@ (8010788 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8010730:	4293      	cmp	r3, r2
 8010732:	d004      	beq.n	801073e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	4a14      	ldr	r2, [pc, #80]	@ (801078c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 801073a:	4293      	cmp	r3, r2
 801073c:	d115      	bne.n	801076a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8010744:	683b      	ldr	r3, [r7, #0]
 8010746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010748:	051b      	lsls	r3, r3, #20
 801074a:	4313      	orrs	r3, r2
 801074c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8010754:	683b      	ldr	r3, [r7, #0]
 8010756:	69db      	ldr	r3, [r3, #28]
 8010758:	4313      	orrs	r3, r2
 801075a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	6a1b      	ldr	r3, [r3, #32]
 8010766:	4313      	orrs	r3, r2
 8010768:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	68fa      	ldr	r2, [r7, #12]
 8010770:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	2200      	movs	r2, #0
 8010776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801077a:	2300      	movs	r3, #0
}
 801077c:	4618      	mov	r0, r3
 801077e:	3714      	adds	r7, #20
 8010780:	46bd      	mov	sp, r7
 8010782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010786:	4770      	bx	lr
 8010788:	40010000 	.word	0x40010000
 801078c:	40010400 	.word	0x40010400

08010790 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010790:	b480      	push	{r7}
 8010792:	b083      	sub	sp, #12
 8010794:	af00      	add	r7, sp, #0
 8010796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010798:	bf00      	nop
 801079a:	370c      	adds	r7, #12
 801079c:	46bd      	mov	sp, r7
 801079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a2:	4770      	bx	lr

080107a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80107a4:	b480      	push	{r7}
 80107a6:	b083      	sub	sp, #12
 80107a8:	af00      	add	r7, sp, #0
 80107aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80107ac:	bf00      	nop
 80107ae:	370c      	adds	r7, #12
 80107b0:	46bd      	mov	sp, r7
 80107b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b6:	4770      	bx	lr

080107b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80107b8:	b480      	push	{r7}
 80107ba:	b083      	sub	sp, #12
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80107c0:	bf00      	nop
 80107c2:	370c      	adds	r7, #12
 80107c4:	46bd      	mov	sp, r7
 80107c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ca:	4770      	bx	lr

080107cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80107cc:	b580      	push	{r7, lr}
 80107ce:	b082      	sub	sp, #8
 80107d0:	af00      	add	r7, sp, #0
 80107d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d101      	bne.n	80107de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80107da:	2301      	movs	r3, #1
 80107dc:	e042      	b.n	8010864 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d106      	bne.n	80107f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	2200      	movs	r2, #0
 80107ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80107f0:	6878      	ldr	r0, [r7, #4]
 80107f2:	f7f4 fd9b 	bl	800532c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	2224      	movs	r2, #36	@ 0x24
 80107fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	681a      	ldr	r2, [r3, #0]
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	681b      	ldr	r3, [r3, #0]
 8010808:	f022 0201 	bic.w	r2, r2, #1
 801080c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010812:	2b00      	cmp	r3, #0
 8010814:	d002      	beq.n	801081c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8010816:	6878      	ldr	r0, [r7, #4]
 8010818:	f001 fa0e 	bl	8011c38 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801081c:	6878      	ldr	r0, [r7, #4]
 801081e:	f000 fca3 	bl	8011168 <UART_SetConfig>
 8010822:	4603      	mov	r3, r0
 8010824:	2b01      	cmp	r3, #1
 8010826:	d101      	bne.n	801082c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8010828:	2301      	movs	r3, #1
 801082a:	e01b      	b.n	8010864 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	685a      	ldr	r2, [r3, #4]
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801083a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	689a      	ldr	r2, [r3, #8]
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801084a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	681a      	ldr	r2, [r3, #0]
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	f042 0201 	orr.w	r2, r2, #1
 801085a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801085c:	6878      	ldr	r0, [r7, #4]
 801085e:	f001 fa8d 	bl	8011d7c <UART_CheckIdleState>
 8010862:	4603      	mov	r3, r0
}
 8010864:	4618      	mov	r0, r3
 8010866:	3708      	adds	r7, #8
 8010868:	46bd      	mov	sp, r7
 801086a:	bd80      	pop	{r7, pc}

0801086c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 801086c:	b580      	push	{r7, lr}
 801086e:	b08a      	sub	sp, #40	@ 0x28
 8010870:	af00      	add	r7, sp, #0
 8010872:	60f8      	str	r0, [r7, #12]
 8010874:	60b9      	str	r1, [r7, #8]
 8010876:	4613      	mov	r3, r2
 8010878:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010880:	2b20      	cmp	r3, #32
 8010882:	d167      	bne.n	8010954 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8010884:	68bb      	ldr	r3, [r7, #8]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d002      	beq.n	8010890 <HAL_UART_Transmit_DMA+0x24>
 801088a:	88fb      	ldrh	r3, [r7, #6]
 801088c:	2b00      	cmp	r3, #0
 801088e:	d101      	bne.n	8010894 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8010890:	2301      	movs	r3, #1
 8010892:	e060      	b.n	8010956 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	68ba      	ldr	r2, [r7, #8]
 8010898:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	88fa      	ldrh	r2, [r7, #6]
 801089e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	88fa      	ldrh	r2, [r7, #6]
 80108a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	2200      	movs	r2, #0
 80108ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	2221      	movs	r2, #33	@ 0x21
 80108b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d028      	beq.n	8010914 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108c6:	4a26      	ldr	r2, [pc, #152]	@ (8010960 <HAL_UART_Transmit_DMA+0xf4>)
 80108c8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108ce:	4a25      	ldr	r2, [pc, #148]	@ (8010964 <HAL_UART_Transmit_DMA+0xf8>)
 80108d0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108d6:	4a24      	ldr	r2, [pc, #144]	@ (8010968 <HAL_UART_Transmit_DMA+0xfc>)
 80108d8:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108de:	2200      	movs	r2, #0
 80108e0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80108ea:	4619      	mov	r1, r3
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	3328      	adds	r3, #40	@ 0x28
 80108f2:	461a      	mov	r2, r3
 80108f4:	88fb      	ldrh	r3, [r7, #6]
 80108f6:	f7f7 fcc1 	bl	800827c <HAL_DMA_Start_IT>
 80108fa:	4603      	mov	r3, r0
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d009      	beq.n	8010914 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	2210      	movs	r2, #16
 8010904:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	2220      	movs	r2, #32
 801090c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8010910:	2301      	movs	r3, #1
 8010912:	e020      	b.n	8010956 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	2240      	movs	r2, #64	@ 0x40
 801091a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	3308      	adds	r3, #8
 8010922:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010924:	697b      	ldr	r3, [r7, #20]
 8010926:	e853 3f00 	ldrex	r3, [r3]
 801092a:	613b      	str	r3, [r7, #16]
   return(result);
 801092c:	693b      	ldr	r3, [r7, #16]
 801092e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010932:	627b      	str	r3, [r7, #36]	@ 0x24
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	3308      	adds	r3, #8
 801093a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801093c:	623a      	str	r2, [r7, #32]
 801093e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010940:	69f9      	ldr	r1, [r7, #28]
 8010942:	6a3a      	ldr	r2, [r7, #32]
 8010944:	e841 2300 	strex	r3, r2, [r1]
 8010948:	61bb      	str	r3, [r7, #24]
   return(result);
 801094a:	69bb      	ldr	r3, [r7, #24]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d1e5      	bne.n	801091c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8010950:	2300      	movs	r3, #0
 8010952:	e000      	b.n	8010956 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8010954:	2302      	movs	r3, #2
  }
}
 8010956:	4618      	mov	r0, r3
 8010958:	3728      	adds	r7, #40	@ 0x28
 801095a:	46bd      	mov	sp, r7
 801095c:	bd80      	pop	{r7, pc}
 801095e:	bf00      	nop
 8010960:	08012249 	.word	0x08012249
 8010964:	080122df 	.word	0x080122df
 8010968:	08012461 	.word	0x08012461

0801096c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801096c:	b580      	push	{r7, lr}
 801096e:	b0ba      	sub	sp, #232	@ 0xe8
 8010970:	af00      	add	r7, sp, #0
 8010972:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	69db      	ldr	r3, [r3, #28]
 801097a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	689b      	ldr	r3, [r3, #8]
 801098e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8010992:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8010996:	f640 030f 	movw	r3, #2063	@ 0x80f
 801099a:	4013      	ands	r3, r2
 801099c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80109a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d11b      	bne.n	80109e0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80109a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80109ac:	f003 0320 	and.w	r3, r3, #32
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d015      	beq.n	80109e0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80109b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80109b8:	f003 0320 	and.w	r3, r3, #32
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d105      	bne.n	80109cc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80109c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80109c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d009      	beq.n	80109e0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	f000 8393 	beq.w	80110fc <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80109da:	6878      	ldr	r0, [r7, #4]
 80109dc:	4798      	blx	r3
      }
      return;
 80109de:	e38d      	b.n	80110fc <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80109e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	f000 8123 	beq.w	8010c30 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80109ea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80109ee:	4b8d      	ldr	r3, [pc, #564]	@ (8010c24 <HAL_UART_IRQHandler+0x2b8>)
 80109f0:	4013      	ands	r3, r2
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d106      	bne.n	8010a04 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80109f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80109fa:	4b8b      	ldr	r3, [pc, #556]	@ (8010c28 <HAL_UART_IRQHandler+0x2bc>)
 80109fc:	4013      	ands	r3, r2
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	f000 8116 	beq.w	8010c30 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010a08:	f003 0301 	and.w	r3, r3, #1
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d011      	beq.n	8010a34 <HAL_UART_IRQHandler+0xc8>
 8010a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d00b      	beq.n	8010a34 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	2201      	movs	r2, #1
 8010a22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010a2a:	f043 0201 	orr.w	r2, r3, #1
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010a38:	f003 0302 	and.w	r3, r3, #2
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d011      	beq.n	8010a64 <HAL_UART_IRQHandler+0xf8>
 8010a40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010a44:	f003 0301 	and.w	r3, r3, #1
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d00b      	beq.n	8010a64 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	2202      	movs	r2, #2
 8010a52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010a5a:	f043 0204 	orr.w	r2, r3, #4
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010a68:	f003 0304 	and.w	r3, r3, #4
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d011      	beq.n	8010a94 <HAL_UART_IRQHandler+0x128>
 8010a70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010a74:	f003 0301 	and.w	r3, r3, #1
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d00b      	beq.n	8010a94 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	2204      	movs	r2, #4
 8010a82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010a8a:	f043 0202 	orr.w	r2, r3, #2
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010a98:	f003 0308 	and.w	r3, r3, #8
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d017      	beq.n	8010ad0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010aa4:	f003 0320 	and.w	r3, r3, #32
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d105      	bne.n	8010ab8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010aac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010ab0:	4b5c      	ldr	r3, [pc, #368]	@ (8010c24 <HAL_UART_IRQHandler+0x2b8>)
 8010ab2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d00b      	beq.n	8010ad0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	2208      	movs	r2, #8
 8010abe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010ac6:	f043 0208 	orr.w	r2, r3, #8
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ad4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d012      	beq.n	8010b02 <HAL_UART_IRQHandler+0x196>
 8010adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010ae0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d00c      	beq.n	8010b02 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010af0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010af8:	f043 0220 	orr.w	r2, r3, #32
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	f000 82f9 	beq.w	8011100 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010b12:	f003 0320 	and.w	r3, r3, #32
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d013      	beq.n	8010b42 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010b1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010b1e:	f003 0320 	and.w	r3, r3, #32
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d105      	bne.n	8010b32 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010b26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010b2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d007      	beq.n	8010b42 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d003      	beq.n	8010b42 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010b3e:	6878      	ldr	r0, [r7, #4]
 8010b40:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	681b      	ldr	r3, [r3, #0]
 8010b50:	689b      	ldr	r3, [r3, #8]
 8010b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b56:	2b40      	cmp	r3, #64	@ 0x40
 8010b58:	d005      	beq.n	8010b66 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010b5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010b5e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d054      	beq.n	8010c10 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010b66:	6878      	ldr	r0, [r7, #4]
 8010b68:	f001 fb08 	bl	801217c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	689b      	ldr	r3, [r3, #8]
 8010b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b76:	2b40      	cmp	r3, #64	@ 0x40
 8010b78:	d146      	bne.n	8010c08 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	3308      	adds	r3, #8
 8010b80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010b88:	e853 3f00 	ldrex	r3, [r3]
 8010b8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010b90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010b94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010b98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	3308      	adds	r3, #8
 8010ba2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010ba6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010baa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010bb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010bb6:	e841 2300 	strex	r3, r2, [r1]
 8010bba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010bbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d1d9      	bne.n	8010b7a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d017      	beq.n	8010c00 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010bd6:	4a15      	ldr	r2, [pc, #84]	@ (8010c2c <HAL_UART_IRQHandler+0x2c0>)
 8010bd8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010be0:	4618      	mov	r0, r3
 8010be2:	f7f8 f8d3 	bl	8008d8c <HAL_DMA_Abort_IT>
 8010be6:	4603      	mov	r3, r0
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d019      	beq.n	8010c20 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010bf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010bf4:	687a      	ldr	r2, [r7, #4]
 8010bf6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8010bfa:	4610      	mov	r0, r2
 8010bfc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010bfe:	e00f      	b.n	8010c20 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010c00:	6878      	ldr	r0, [r7, #4]
 8010c02:	f000 faa7 	bl	8011154 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010c06:	e00b      	b.n	8010c20 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010c08:	6878      	ldr	r0, [r7, #4]
 8010c0a:	f000 faa3 	bl	8011154 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010c0e:	e007      	b.n	8010c20 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010c10:	6878      	ldr	r0, [r7, #4]
 8010c12:	f000 fa9f 	bl	8011154 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	2200      	movs	r2, #0
 8010c1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8010c1e:	e26f      	b.n	8011100 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010c20:	bf00      	nop
    return;
 8010c22:	e26d      	b.n	8011100 <HAL_UART_IRQHandler+0x794>
 8010c24:	10000001 	.word	0x10000001
 8010c28:	04000120 	.word	0x04000120
 8010c2c:	080124e1 	.word	0x080124e1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010c34:	2b01      	cmp	r3, #1
 8010c36:	f040 8203 	bne.w	8011040 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010c3e:	f003 0310 	and.w	r3, r3, #16
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	f000 81fc 	beq.w	8011040 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010c48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010c4c:	f003 0310 	and.w	r3, r3, #16
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	f000 81f5 	beq.w	8011040 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	2210      	movs	r2, #16
 8010c5c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	689b      	ldr	r3, [r3, #8]
 8010c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010c68:	2b40      	cmp	r3, #64	@ 0x40
 8010c6a:	f040 816d 	bne.w	8010f48 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	4aa4      	ldr	r2, [pc, #656]	@ (8010f08 <HAL_UART_IRQHandler+0x59c>)
 8010c78:	4293      	cmp	r3, r2
 8010c7a:	d068      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	4aa1      	ldr	r2, [pc, #644]	@ (8010f0c <HAL_UART_IRQHandler+0x5a0>)
 8010c86:	4293      	cmp	r3, r2
 8010c88:	d061      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c90:	681b      	ldr	r3, [r3, #0]
 8010c92:	4a9f      	ldr	r2, [pc, #636]	@ (8010f10 <HAL_UART_IRQHandler+0x5a4>)
 8010c94:	4293      	cmp	r3, r2
 8010c96:	d05a      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	4a9c      	ldr	r2, [pc, #624]	@ (8010f14 <HAL_UART_IRQHandler+0x5a8>)
 8010ca2:	4293      	cmp	r3, r2
 8010ca4:	d053      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cac:	681b      	ldr	r3, [r3, #0]
 8010cae:	4a9a      	ldr	r2, [pc, #616]	@ (8010f18 <HAL_UART_IRQHandler+0x5ac>)
 8010cb0:	4293      	cmp	r3, r2
 8010cb2:	d04c      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	4a97      	ldr	r2, [pc, #604]	@ (8010f1c <HAL_UART_IRQHandler+0x5b0>)
 8010cbe:	4293      	cmp	r3, r2
 8010cc0:	d045      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	4a95      	ldr	r2, [pc, #596]	@ (8010f20 <HAL_UART_IRQHandler+0x5b4>)
 8010ccc:	4293      	cmp	r3, r2
 8010cce:	d03e      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	4a92      	ldr	r2, [pc, #584]	@ (8010f24 <HAL_UART_IRQHandler+0x5b8>)
 8010cda:	4293      	cmp	r3, r2
 8010cdc:	d037      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	4a90      	ldr	r2, [pc, #576]	@ (8010f28 <HAL_UART_IRQHandler+0x5bc>)
 8010ce8:	4293      	cmp	r3, r2
 8010cea:	d030      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	4a8d      	ldr	r2, [pc, #564]	@ (8010f2c <HAL_UART_IRQHandler+0x5c0>)
 8010cf6:	4293      	cmp	r3, r2
 8010cf8:	d029      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	4a8b      	ldr	r2, [pc, #556]	@ (8010f30 <HAL_UART_IRQHandler+0x5c4>)
 8010d04:	4293      	cmp	r3, r2
 8010d06:	d022      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	4a88      	ldr	r2, [pc, #544]	@ (8010f34 <HAL_UART_IRQHandler+0x5c8>)
 8010d12:	4293      	cmp	r3, r2
 8010d14:	d01b      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	4a86      	ldr	r2, [pc, #536]	@ (8010f38 <HAL_UART_IRQHandler+0x5cc>)
 8010d20:	4293      	cmp	r3, r2
 8010d22:	d014      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	4a83      	ldr	r2, [pc, #524]	@ (8010f3c <HAL_UART_IRQHandler+0x5d0>)
 8010d2e:	4293      	cmp	r3, r2
 8010d30:	d00d      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	4a81      	ldr	r2, [pc, #516]	@ (8010f40 <HAL_UART_IRQHandler+0x5d4>)
 8010d3c:	4293      	cmp	r3, r2
 8010d3e:	d006      	beq.n	8010d4e <HAL_UART_IRQHandler+0x3e2>
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	4a7e      	ldr	r2, [pc, #504]	@ (8010f44 <HAL_UART_IRQHandler+0x5d8>)
 8010d4a:	4293      	cmp	r3, r2
 8010d4c:	d106      	bne.n	8010d5c <HAL_UART_IRQHandler+0x3f0>
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	685b      	ldr	r3, [r3, #4]
 8010d58:	b29b      	uxth	r3, r3
 8010d5a:	e005      	b.n	8010d68 <HAL_UART_IRQHandler+0x3fc>
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	685b      	ldr	r3, [r3, #4]
 8010d66:	b29b      	uxth	r3, r3
 8010d68:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010d6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	f000 80ad 	beq.w	8010ed0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010d7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010d80:	429a      	cmp	r2, r3
 8010d82:	f080 80a5 	bcs.w	8010ed0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010d8c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d96:	69db      	ldr	r3, [r3, #28]
 8010d98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010d9c:	f000 8087 	beq.w	8010eae <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010da8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010dac:	e853 3f00 	ldrex	r3, [r3]
 8010db0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010db4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010db8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010dbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	461a      	mov	r2, r3
 8010dc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010dca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010dce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8010dd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010dda:	e841 2300 	strex	r3, r2, [r1]
 8010dde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010de2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d1da      	bne.n	8010da0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	3308      	adds	r3, #8
 8010df0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010df2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010df4:	e853 3f00 	ldrex	r3, [r3]
 8010df8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8010dfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010dfc:	f023 0301 	bic.w	r3, r3, #1
 8010e00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	3308      	adds	r3, #8
 8010e0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010e0e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010e12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010e16:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010e1a:	e841 2300 	strex	r3, r2, [r1]
 8010e1e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010e20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d1e1      	bne.n	8010dea <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	3308      	adds	r3, #8
 8010e2c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010e30:	e853 3f00 	ldrex	r3, [r3]
 8010e34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010e36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010e3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	3308      	adds	r3, #8
 8010e46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010e4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010e4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e4e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010e50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010e52:	e841 2300 	strex	r3, r2, [r1]
 8010e56:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010e58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d1e3      	bne.n	8010e26 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	2220      	movs	r2, #32
 8010e62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	2200      	movs	r2, #0
 8010e6a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e74:	e853 3f00 	ldrex	r3, [r3]
 8010e78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e7c:	f023 0310 	bic.w	r3, r3, #16
 8010e80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	461a      	mov	r2, r3
 8010e8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010e90:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e92:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010e94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010e96:	e841 2300 	strex	r3, r2, [r1]
 8010e9a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010e9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d1e4      	bne.n	8010e6c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ea8:	4618      	mov	r0, r3
 8010eaa:	f7f7 fc51 	bl	8008750 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	2202      	movs	r2, #2
 8010eb2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010ec0:	b29b      	uxth	r3, r3
 8010ec2:	1ad3      	subs	r3, r2, r3
 8010ec4:	b29b      	uxth	r3, r3
 8010ec6:	4619      	mov	r1, r3
 8010ec8:	6878      	ldr	r0, [r7, #4]
 8010eca:	f7f3 ffc1 	bl	8004e50 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8010ece:	e119      	b.n	8011104 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010ed6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010eda:	429a      	cmp	r2, r3
 8010edc:	f040 8112 	bne.w	8011104 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ee6:	69db      	ldr	r3, [r3, #28]
 8010ee8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010eec:	f040 810a 	bne.w	8011104 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	2202      	movs	r2, #2
 8010ef4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010efc:	4619      	mov	r1, r3
 8010efe:	6878      	ldr	r0, [r7, #4]
 8010f00:	f7f3 ffa6 	bl	8004e50 <HAL_UARTEx_RxEventCallback>
      return;
 8010f04:	e0fe      	b.n	8011104 <HAL_UART_IRQHandler+0x798>
 8010f06:	bf00      	nop
 8010f08:	40020010 	.word	0x40020010
 8010f0c:	40020028 	.word	0x40020028
 8010f10:	40020040 	.word	0x40020040
 8010f14:	40020058 	.word	0x40020058
 8010f18:	40020070 	.word	0x40020070
 8010f1c:	40020088 	.word	0x40020088
 8010f20:	400200a0 	.word	0x400200a0
 8010f24:	400200b8 	.word	0x400200b8
 8010f28:	40020410 	.word	0x40020410
 8010f2c:	40020428 	.word	0x40020428
 8010f30:	40020440 	.word	0x40020440
 8010f34:	40020458 	.word	0x40020458
 8010f38:	40020470 	.word	0x40020470
 8010f3c:	40020488 	.word	0x40020488
 8010f40:	400204a0 	.word	0x400204a0
 8010f44:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010f54:	b29b      	uxth	r3, r3
 8010f56:	1ad3      	subs	r3, r2, r3
 8010f58:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010f62:	b29b      	uxth	r3, r3
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	f000 80cf 	beq.w	8011108 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8010f6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	f000 80ca 	beq.w	8011108 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f7c:	e853 3f00 	ldrex	r3, [r3]
 8010f80:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010f88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	461a      	mov	r2, r3
 8010f92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010f96:	647b      	str	r3, [r7, #68]	@ 0x44
 8010f98:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010f9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010f9e:	e841 2300 	strex	r3, r2, [r1]
 8010fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010fa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d1e4      	bne.n	8010f74 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	3308      	adds	r3, #8
 8010fb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fb4:	e853 3f00 	ldrex	r3, [r3]
 8010fb8:	623b      	str	r3, [r7, #32]
   return(result);
 8010fba:	6a3a      	ldr	r2, [r7, #32]
 8010fbc:	4b55      	ldr	r3, [pc, #340]	@ (8011114 <HAL_UART_IRQHandler+0x7a8>)
 8010fbe:	4013      	ands	r3, r2
 8010fc0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	3308      	adds	r3, #8
 8010fca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010fce:	633a      	str	r2, [r7, #48]	@ 0x30
 8010fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010fd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010fd6:	e841 2300 	strex	r3, r2, [r1]
 8010fda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d1e3      	bne.n	8010faa <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	2220      	movs	r2, #32
 8010fe6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	2200      	movs	r2, #0
 8010fee:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ffc:	693b      	ldr	r3, [r7, #16]
 8010ffe:	e853 3f00 	ldrex	r3, [r3]
 8011002:	60fb      	str	r3, [r7, #12]
   return(result);
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	f023 0310 	bic.w	r3, r3, #16
 801100a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	461a      	mov	r2, r3
 8011014:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8011018:	61fb      	str	r3, [r7, #28]
 801101a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801101c:	69b9      	ldr	r1, [r7, #24]
 801101e:	69fa      	ldr	r2, [r7, #28]
 8011020:	e841 2300 	strex	r3, r2, [r1]
 8011024:	617b      	str	r3, [r7, #20]
   return(result);
 8011026:	697b      	ldr	r3, [r7, #20]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d1e4      	bne.n	8010ff6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	2202      	movs	r2, #2
 8011030:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8011032:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011036:	4619      	mov	r1, r3
 8011038:	6878      	ldr	r0, [r7, #4]
 801103a:	f7f3 ff09 	bl	8004e50 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801103e:	e063      	b.n	8011108 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8011040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011044:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011048:	2b00      	cmp	r3, #0
 801104a:	d00e      	beq.n	801106a <HAL_UART_IRQHandler+0x6fe>
 801104c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011050:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011054:	2b00      	cmp	r3, #0
 8011056:	d008      	beq.n	801106a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8011060:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8011062:	6878      	ldr	r0, [r7, #4]
 8011064:	f001 fa79 	bl	801255a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011068:	e051      	b.n	801110e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801106a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801106e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011072:	2b00      	cmp	r3, #0
 8011074:	d014      	beq.n	80110a0 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8011076:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801107a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801107e:	2b00      	cmp	r3, #0
 8011080:	d105      	bne.n	801108e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011082:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011086:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801108a:	2b00      	cmp	r3, #0
 801108c:	d008      	beq.n	80110a0 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011092:	2b00      	cmp	r3, #0
 8011094:	d03a      	beq.n	801110c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801109a:	6878      	ldr	r0, [r7, #4]
 801109c:	4798      	blx	r3
    }
    return;
 801109e:	e035      	b.n	801110c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80110a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80110a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d009      	beq.n	80110c0 <HAL_UART_IRQHandler+0x754>
 80110ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80110b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d003      	beq.n	80110c0 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80110b8:	6878      	ldr	r0, [r7, #4]
 80110ba:	f001 fa23 	bl	8012504 <UART_EndTransmit_IT>
    return;
 80110be:	e026      	b.n	801110e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80110c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80110c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d009      	beq.n	80110e0 <HAL_UART_IRQHandler+0x774>
 80110cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80110d0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d003      	beq.n	80110e0 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80110d8:	6878      	ldr	r0, [r7, #4]
 80110da:	f001 fa52 	bl	8012582 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80110de:	e016      	b.n	801110e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80110e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80110e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d010      	beq.n	801110e <HAL_UART_IRQHandler+0x7a2>
 80110ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	da0c      	bge.n	801110e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80110f4:	6878      	ldr	r0, [r7, #4]
 80110f6:	f001 fa3a 	bl	801256e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80110fa:	e008      	b.n	801110e <HAL_UART_IRQHandler+0x7a2>
      return;
 80110fc:	bf00      	nop
 80110fe:	e006      	b.n	801110e <HAL_UART_IRQHandler+0x7a2>
    return;
 8011100:	bf00      	nop
 8011102:	e004      	b.n	801110e <HAL_UART_IRQHandler+0x7a2>
      return;
 8011104:	bf00      	nop
 8011106:	e002      	b.n	801110e <HAL_UART_IRQHandler+0x7a2>
      return;
 8011108:	bf00      	nop
 801110a:	e000      	b.n	801110e <HAL_UART_IRQHandler+0x7a2>
    return;
 801110c:	bf00      	nop
  }
}
 801110e:	37e8      	adds	r7, #232	@ 0xe8
 8011110:	46bd      	mov	sp, r7
 8011112:	bd80      	pop	{r7, pc}
 8011114:	effffffe 	.word	0xeffffffe

08011118 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8011118:	b480      	push	{r7}
 801111a:	b083      	sub	sp, #12
 801111c:	af00      	add	r7, sp, #0
 801111e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8011120:	bf00      	nop
 8011122:	370c      	adds	r7, #12
 8011124:	46bd      	mov	sp, r7
 8011126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801112a:	4770      	bx	lr

0801112c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801112c:	b480      	push	{r7}
 801112e:	b083      	sub	sp, #12
 8011130:	af00      	add	r7, sp, #0
 8011132:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8011134:	bf00      	nop
 8011136:	370c      	adds	r7, #12
 8011138:	46bd      	mov	sp, r7
 801113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801113e:	4770      	bx	lr

08011140 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8011140:	b480      	push	{r7}
 8011142:	b083      	sub	sp, #12
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8011148:	bf00      	nop
 801114a:	370c      	adds	r7, #12
 801114c:	46bd      	mov	sp, r7
 801114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011152:	4770      	bx	lr

08011154 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8011154:	b480      	push	{r7}
 8011156:	b083      	sub	sp, #12
 8011158:	af00      	add	r7, sp, #0
 801115a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801115c:	bf00      	nop
 801115e:	370c      	adds	r7, #12
 8011160:	46bd      	mov	sp, r7
 8011162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011166:	4770      	bx	lr

08011168 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011168:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801116c:	b092      	sub	sp, #72	@ 0x48
 801116e:	af00      	add	r7, sp, #0
 8011170:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011172:	2300      	movs	r3, #0
 8011174:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011178:	697b      	ldr	r3, [r7, #20]
 801117a:	689a      	ldr	r2, [r3, #8]
 801117c:	697b      	ldr	r3, [r7, #20]
 801117e:	691b      	ldr	r3, [r3, #16]
 8011180:	431a      	orrs	r2, r3
 8011182:	697b      	ldr	r3, [r7, #20]
 8011184:	695b      	ldr	r3, [r3, #20]
 8011186:	431a      	orrs	r2, r3
 8011188:	697b      	ldr	r3, [r7, #20]
 801118a:	69db      	ldr	r3, [r3, #28]
 801118c:	4313      	orrs	r3, r2
 801118e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011190:	697b      	ldr	r3, [r7, #20]
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	681a      	ldr	r2, [r3, #0]
 8011196:	4bbe      	ldr	r3, [pc, #760]	@ (8011490 <UART_SetConfig+0x328>)
 8011198:	4013      	ands	r3, r2
 801119a:	697a      	ldr	r2, [r7, #20]
 801119c:	6812      	ldr	r2, [r2, #0]
 801119e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80111a0:	430b      	orrs	r3, r1
 80111a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80111a4:	697b      	ldr	r3, [r7, #20]
 80111a6:	681b      	ldr	r3, [r3, #0]
 80111a8:	685b      	ldr	r3, [r3, #4]
 80111aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80111ae:	697b      	ldr	r3, [r7, #20]
 80111b0:	68da      	ldr	r2, [r3, #12]
 80111b2:	697b      	ldr	r3, [r7, #20]
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	430a      	orrs	r2, r1
 80111b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80111ba:	697b      	ldr	r3, [r7, #20]
 80111bc:	699b      	ldr	r3, [r3, #24]
 80111be:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80111c0:	697b      	ldr	r3, [r7, #20]
 80111c2:	681b      	ldr	r3, [r3, #0]
 80111c4:	4ab3      	ldr	r2, [pc, #716]	@ (8011494 <UART_SetConfig+0x32c>)
 80111c6:	4293      	cmp	r3, r2
 80111c8:	d004      	beq.n	80111d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80111ca:	697b      	ldr	r3, [r7, #20]
 80111cc:	6a1b      	ldr	r3, [r3, #32]
 80111ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80111d0:	4313      	orrs	r3, r2
 80111d2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80111d4:	697b      	ldr	r3, [r7, #20]
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	689a      	ldr	r2, [r3, #8]
 80111da:	4baf      	ldr	r3, [pc, #700]	@ (8011498 <UART_SetConfig+0x330>)
 80111dc:	4013      	ands	r3, r2
 80111de:	697a      	ldr	r2, [r7, #20]
 80111e0:	6812      	ldr	r2, [r2, #0]
 80111e2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80111e4:	430b      	orrs	r3, r1
 80111e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80111e8:	697b      	ldr	r3, [r7, #20]
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111ee:	f023 010f 	bic.w	r1, r3, #15
 80111f2:	697b      	ldr	r3, [r7, #20]
 80111f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80111f6:	697b      	ldr	r3, [r7, #20]
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	430a      	orrs	r2, r1
 80111fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80111fe:	697b      	ldr	r3, [r7, #20]
 8011200:	681b      	ldr	r3, [r3, #0]
 8011202:	4aa6      	ldr	r2, [pc, #664]	@ (801149c <UART_SetConfig+0x334>)
 8011204:	4293      	cmp	r3, r2
 8011206:	d177      	bne.n	80112f8 <UART_SetConfig+0x190>
 8011208:	4ba5      	ldr	r3, [pc, #660]	@ (80114a0 <UART_SetConfig+0x338>)
 801120a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801120c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011210:	2b28      	cmp	r3, #40	@ 0x28
 8011212:	d86d      	bhi.n	80112f0 <UART_SetConfig+0x188>
 8011214:	a201      	add	r2, pc, #4	@ (adr r2, 801121c <UART_SetConfig+0xb4>)
 8011216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801121a:	bf00      	nop
 801121c:	080112c1 	.word	0x080112c1
 8011220:	080112f1 	.word	0x080112f1
 8011224:	080112f1 	.word	0x080112f1
 8011228:	080112f1 	.word	0x080112f1
 801122c:	080112f1 	.word	0x080112f1
 8011230:	080112f1 	.word	0x080112f1
 8011234:	080112f1 	.word	0x080112f1
 8011238:	080112f1 	.word	0x080112f1
 801123c:	080112c9 	.word	0x080112c9
 8011240:	080112f1 	.word	0x080112f1
 8011244:	080112f1 	.word	0x080112f1
 8011248:	080112f1 	.word	0x080112f1
 801124c:	080112f1 	.word	0x080112f1
 8011250:	080112f1 	.word	0x080112f1
 8011254:	080112f1 	.word	0x080112f1
 8011258:	080112f1 	.word	0x080112f1
 801125c:	080112d1 	.word	0x080112d1
 8011260:	080112f1 	.word	0x080112f1
 8011264:	080112f1 	.word	0x080112f1
 8011268:	080112f1 	.word	0x080112f1
 801126c:	080112f1 	.word	0x080112f1
 8011270:	080112f1 	.word	0x080112f1
 8011274:	080112f1 	.word	0x080112f1
 8011278:	080112f1 	.word	0x080112f1
 801127c:	080112d9 	.word	0x080112d9
 8011280:	080112f1 	.word	0x080112f1
 8011284:	080112f1 	.word	0x080112f1
 8011288:	080112f1 	.word	0x080112f1
 801128c:	080112f1 	.word	0x080112f1
 8011290:	080112f1 	.word	0x080112f1
 8011294:	080112f1 	.word	0x080112f1
 8011298:	080112f1 	.word	0x080112f1
 801129c:	080112e1 	.word	0x080112e1
 80112a0:	080112f1 	.word	0x080112f1
 80112a4:	080112f1 	.word	0x080112f1
 80112a8:	080112f1 	.word	0x080112f1
 80112ac:	080112f1 	.word	0x080112f1
 80112b0:	080112f1 	.word	0x080112f1
 80112b4:	080112f1 	.word	0x080112f1
 80112b8:	080112f1 	.word	0x080112f1
 80112bc:	080112e9 	.word	0x080112e9
 80112c0:	2301      	movs	r3, #1
 80112c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80112c6:	e222      	b.n	801170e <UART_SetConfig+0x5a6>
 80112c8:	2304      	movs	r3, #4
 80112ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80112ce:	e21e      	b.n	801170e <UART_SetConfig+0x5a6>
 80112d0:	2308      	movs	r3, #8
 80112d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80112d6:	e21a      	b.n	801170e <UART_SetConfig+0x5a6>
 80112d8:	2310      	movs	r3, #16
 80112da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80112de:	e216      	b.n	801170e <UART_SetConfig+0x5a6>
 80112e0:	2320      	movs	r3, #32
 80112e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80112e6:	e212      	b.n	801170e <UART_SetConfig+0x5a6>
 80112e8:	2340      	movs	r3, #64	@ 0x40
 80112ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80112ee:	e20e      	b.n	801170e <UART_SetConfig+0x5a6>
 80112f0:	2380      	movs	r3, #128	@ 0x80
 80112f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80112f6:	e20a      	b.n	801170e <UART_SetConfig+0x5a6>
 80112f8:	697b      	ldr	r3, [r7, #20]
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	4a69      	ldr	r2, [pc, #420]	@ (80114a4 <UART_SetConfig+0x33c>)
 80112fe:	4293      	cmp	r3, r2
 8011300:	d130      	bne.n	8011364 <UART_SetConfig+0x1fc>
 8011302:	4b67      	ldr	r3, [pc, #412]	@ (80114a0 <UART_SetConfig+0x338>)
 8011304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011306:	f003 0307 	and.w	r3, r3, #7
 801130a:	2b05      	cmp	r3, #5
 801130c:	d826      	bhi.n	801135c <UART_SetConfig+0x1f4>
 801130e:	a201      	add	r2, pc, #4	@ (adr r2, 8011314 <UART_SetConfig+0x1ac>)
 8011310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011314:	0801132d 	.word	0x0801132d
 8011318:	08011335 	.word	0x08011335
 801131c:	0801133d 	.word	0x0801133d
 8011320:	08011345 	.word	0x08011345
 8011324:	0801134d 	.word	0x0801134d
 8011328:	08011355 	.word	0x08011355
 801132c:	2300      	movs	r3, #0
 801132e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011332:	e1ec      	b.n	801170e <UART_SetConfig+0x5a6>
 8011334:	2304      	movs	r3, #4
 8011336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801133a:	e1e8      	b.n	801170e <UART_SetConfig+0x5a6>
 801133c:	2308      	movs	r3, #8
 801133e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011342:	e1e4      	b.n	801170e <UART_SetConfig+0x5a6>
 8011344:	2310      	movs	r3, #16
 8011346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801134a:	e1e0      	b.n	801170e <UART_SetConfig+0x5a6>
 801134c:	2320      	movs	r3, #32
 801134e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011352:	e1dc      	b.n	801170e <UART_SetConfig+0x5a6>
 8011354:	2340      	movs	r3, #64	@ 0x40
 8011356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801135a:	e1d8      	b.n	801170e <UART_SetConfig+0x5a6>
 801135c:	2380      	movs	r3, #128	@ 0x80
 801135e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011362:	e1d4      	b.n	801170e <UART_SetConfig+0x5a6>
 8011364:	697b      	ldr	r3, [r7, #20]
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	4a4f      	ldr	r2, [pc, #316]	@ (80114a8 <UART_SetConfig+0x340>)
 801136a:	4293      	cmp	r3, r2
 801136c:	d130      	bne.n	80113d0 <UART_SetConfig+0x268>
 801136e:	4b4c      	ldr	r3, [pc, #304]	@ (80114a0 <UART_SetConfig+0x338>)
 8011370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011372:	f003 0307 	and.w	r3, r3, #7
 8011376:	2b05      	cmp	r3, #5
 8011378:	d826      	bhi.n	80113c8 <UART_SetConfig+0x260>
 801137a:	a201      	add	r2, pc, #4	@ (adr r2, 8011380 <UART_SetConfig+0x218>)
 801137c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011380:	08011399 	.word	0x08011399
 8011384:	080113a1 	.word	0x080113a1
 8011388:	080113a9 	.word	0x080113a9
 801138c:	080113b1 	.word	0x080113b1
 8011390:	080113b9 	.word	0x080113b9
 8011394:	080113c1 	.word	0x080113c1
 8011398:	2300      	movs	r3, #0
 801139a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801139e:	e1b6      	b.n	801170e <UART_SetConfig+0x5a6>
 80113a0:	2304      	movs	r3, #4
 80113a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80113a6:	e1b2      	b.n	801170e <UART_SetConfig+0x5a6>
 80113a8:	2308      	movs	r3, #8
 80113aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80113ae:	e1ae      	b.n	801170e <UART_SetConfig+0x5a6>
 80113b0:	2310      	movs	r3, #16
 80113b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80113b6:	e1aa      	b.n	801170e <UART_SetConfig+0x5a6>
 80113b8:	2320      	movs	r3, #32
 80113ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80113be:	e1a6      	b.n	801170e <UART_SetConfig+0x5a6>
 80113c0:	2340      	movs	r3, #64	@ 0x40
 80113c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80113c6:	e1a2      	b.n	801170e <UART_SetConfig+0x5a6>
 80113c8:	2380      	movs	r3, #128	@ 0x80
 80113ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80113ce:	e19e      	b.n	801170e <UART_SetConfig+0x5a6>
 80113d0:	697b      	ldr	r3, [r7, #20]
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	4a35      	ldr	r2, [pc, #212]	@ (80114ac <UART_SetConfig+0x344>)
 80113d6:	4293      	cmp	r3, r2
 80113d8:	d130      	bne.n	801143c <UART_SetConfig+0x2d4>
 80113da:	4b31      	ldr	r3, [pc, #196]	@ (80114a0 <UART_SetConfig+0x338>)
 80113dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80113de:	f003 0307 	and.w	r3, r3, #7
 80113e2:	2b05      	cmp	r3, #5
 80113e4:	d826      	bhi.n	8011434 <UART_SetConfig+0x2cc>
 80113e6:	a201      	add	r2, pc, #4	@ (adr r2, 80113ec <UART_SetConfig+0x284>)
 80113e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113ec:	08011405 	.word	0x08011405
 80113f0:	0801140d 	.word	0x0801140d
 80113f4:	08011415 	.word	0x08011415
 80113f8:	0801141d 	.word	0x0801141d
 80113fc:	08011425 	.word	0x08011425
 8011400:	0801142d 	.word	0x0801142d
 8011404:	2300      	movs	r3, #0
 8011406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801140a:	e180      	b.n	801170e <UART_SetConfig+0x5a6>
 801140c:	2304      	movs	r3, #4
 801140e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011412:	e17c      	b.n	801170e <UART_SetConfig+0x5a6>
 8011414:	2308      	movs	r3, #8
 8011416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801141a:	e178      	b.n	801170e <UART_SetConfig+0x5a6>
 801141c:	2310      	movs	r3, #16
 801141e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011422:	e174      	b.n	801170e <UART_SetConfig+0x5a6>
 8011424:	2320      	movs	r3, #32
 8011426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801142a:	e170      	b.n	801170e <UART_SetConfig+0x5a6>
 801142c:	2340      	movs	r3, #64	@ 0x40
 801142e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011432:	e16c      	b.n	801170e <UART_SetConfig+0x5a6>
 8011434:	2380      	movs	r3, #128	@ 0x80
 8011436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801143a:	e168      	b.n	801170e <UART_SetConfig+0x5a6>
 801143c:	697b      	ldr	r3, [r7, #20]
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	4a1b      	ldr	r2, [pc, #108]	@ (80114b0 <UART_SetConfig+0x348>)
 8011442:	4293      	cmp	r3, r2
 8011444:	d142      	bne.n	80114cc <UART_SetConfig+0x364>
 8011446:	4b16      	ldr	r3, [pc, #88]	@ (80114a0 <UART_SetConfig+0x338>)
 8011448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801144a:	f003 0307 	and.w	r3, r3, #7
 801144e:	2b05      	cmp	r3, #5
 8011450:	d838      	bhi.n	80114c4 <UART_SetConfig+0x35c>
 8011452:	a201      	add	r2, pc, #4	@ (adr r2, 8011458 <UART_SetConfig+0x2f0>)
 8011454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011458:	08011471 	.word	0x08011471
 801145c:	08011479 	.word	0x08011479
 8011460:	08011481 	.word	0x08011481
 8011464:	08011489 	.word	0x08011489
 8011468:	080114b5 	.word	0x080114b5
 801146c:	080114bd 	.word	0x080114bd
 8011470:	2300      	movs	r3, #0
 8011472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011476:	e14a      	b.n	801170e <UART_SetConfig+0x5a6>
 8011478:	2304      	movs	r3, #4
 801147a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801147e:	e146      	b.n	801170e <UART_SetConfig+0x5a6>
 8011480:	2308      	movs	r3, #8
 8011482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011486:	e142      	b.n	801170e <UART_SetConfig+0x5a6>
 8011488:	2310      	movs	r3, #16
 801148a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801148e:	e13e      	b.n	801170e <UART_SetConfig+0x5a6>
 8011490:	cfff69f3 	.word	0xcfff69f3
 8011494:	58000c00 	.word	0x58000c00
 8011498:	11fff4ff 	.word	0x11fff4ff
 801149c:	40011000 	.word	0x40011000
 80114a0:	58024400 	.word	0x58024400
 80114a4:	40004400 	.word	0x40004400
 80114a8:	40004800 	.word	0x40004800
 80114ac:	40004c00 	.word	0x40004c00
 80114b0:	40005000 	.word	0x40005000
 80114b4:	2320      	movs	r3, #32
 80114b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80114ba:	e128      	b.n	801170e <UART_SetConfig+0x5a6>
 80114bc:	2340      	movs	r3, #64	@ 0x40
 80114be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80114c2:	e124      	b.n	801170e <UART_SetConfig+0x5a6>
 80114c4:	2380      	movs	r3, #128	@ 0x80
 80114c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80114ca:	e120      	b.n	801170e <UART_SetConfig+0x5a6>
 80114cc:	697b      	ldr	r3, [r7, #20]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	4acb      	ldr	r2, [pc, #812]	@ (8011800 <UART_SetConfig+0x698>)
 80114d2:	4293      	cmp	r3, r2
 80114d4:	d176      	bne.n	80115c4 <UART_SetConfig+0x45c>
 80114d6:	4bcb      	ldr	r3, [pc, #812]	@ (8011804 <UART_SetConfig+0x69c>)
 80114d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80114da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80114de:	2b28      	cmp	r3, #40	@ 0x28
 80114e0:	d86c      	bhi.n	80115bc <UART_SetConfig+0x454>
 80114e2:	a201      	add	r2, pc, #4	@ (adr r2, 80114e8 <UART_SetConfig+0x380>)
 80114e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80114e8:	0801158d 	.word	0x0801158d
 80114ec:	080115bd 	.word	0x080115bd
 80114f0:	080115bd 	.word	0x080115bd
 80114f4:	080115bd 	.word	0x080115bd
 80114f8:	080115bd 	.word	0x080115bd
 80114fc:	080115bd 	.word	0x080115bd
 8011500:	080115bd 	.word	0x080115bd
 8011504:	080115bd 	.word	0x080115bd
 8011508:	08011595 	.word	0x08011595
 801150c:	080115bd 	.word	0x080115bd
 8011510:	080115bd 	.word	0x080115bd
 8011514:	080115bd 	.word	0x080115bd
 8011518:	080115bd 	.word	0x080115bd
 801151c:	080115bd 	.word	0x080115bd
 8011520:	080115bd 	.word	0x080115bd
 8011524:	080115bd 	.word	0x080115bd
 8011528:	0801159d 	.word	0x0801159d
 801152c:	080115bd 	.word	0x080115bd
 8011530:	080115bd 	.word	0x080115bd
 8011534:	080115bd 	.word	0x080115bd
 8011538:	080115bd 	.word	0x080115bd
 801153c:	080115bd 	.word	0x080115bd
 8011540:	080115bd 	.word	0x080115bd
 8011544:	080115bd 	.word	0x080115bd
 8011548:	080115a5 	.word	0x080115a5
 801154c:	080115bd 	.word	0x080115bd
 8011550:	080115bd 	.word	0x080115bd
 8011554:	080115bd 	.word	0x080115bd
 8011558:	080115bd 	.word	0x080115bd
 801155c:	080115bd 	.word	0x080115bd
 8011560:	080115bd 	.word	0x080115bd
 8011564:	080115bd 	.word	0x080115bd
 8011568:	080115ad 	.word	0x080115ad
 801156c:	080115bd 	.word	0x080115bd
 8011570:	080115bd 	.word	0x080115bd
 8011574:	080115bd 	.word	0x080115bd
 8011578:	080115bd 	.word	0x080115bd
 801157c:	080115bd 	.word	0x080115bd
 8011580:	080115bd 	.word	0x080115bd
 8011584:	080115bd 	.word	0x080115bd
 8011588:	080115b5 	.word	0x080115b5
 801158c:	2301      	movs	r3, #1
 801158e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011592:	e0bc      	b.n	801170e <UART_SetConfig+0x5a6>
 8011594:	2304      	movs	r3, #4
 8011596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801159a:	e0b8      	b.n	801170e <UART_SetConfig+0x5a6>
 801159c:	2308      	movs	r3, #8
 801159e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115a2:	e0b4      	b.n	801170e <UART_SetConfig+0x5a6>
 80115a4:	2310      	movs	r3, #16
 80115a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115aa:	e0b0      	b.n	801170e <UART_SetConfig+0x5a6>
 80115ac:	2320      	movs	r3, #32
 80115ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115b2:	e0ac      	b.n	801170e <UART_SetConfig+0x5a6>
 80115b4:	2340      	movs	r3, #64	@ 0x40
 80115b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115ba:	e0a8      	b.n	801170e <UART_SetConfig+0x5a6>
 80115bc:	2380      	movs	r3, #128	@ 0x80
 80115be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115c2:	e0a4      	b.n	801170e <UART_SetConfig+0x5a6>
 80115c4:	697b      	ldr	r3, [r7, #20]
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	4a8f      	ldr	r2, [pc, #572]	@ (8011808 <UART_SetConfig+0x6a0>)
 80115ca:	4293      	cmp	r3, r2
 80115cc:	d130      	bne.n	8011630 <UART_SetConfig+0x4c8>
 80115ce:	4b8d      	ldr	r3, [pc, #564]	@ (8011804 <UART_SetConfig+0x69c>)
 80115d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80115d2:	f003 0307 	and.w	r3, r3, #7
 80115d6:	2b05      	cmp	r3, #5
 80115d8:	d826      	bhi.n	8011628 <UART_SetConfig+0x4c0>
 80115da:	a201      	add	r2, pc, #4	@ (adr r2, 80115e0 <UART_SetConfig+0x478>)
 80115dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115e0:	080115f9 	.word	0x080115f9
 80115e4:	08011601 	.word	0x08011601
 80115e8:	08011609 	.word	0x08011609
 80115ec:	08011611 	.word	0x08011611
 80115f0:	08011619 	.word	0x08011619
 80115f4:	08011621 	.word	0x08011621
 80115f8:	2300      	movs	r3, #0
 80115fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80115fe:	e086      	b.n	801170e <UART_SetConfig+0x5a6>
 8011600:	2304      	movs	r3, #4
 8011602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011606:	e082      	b.n	801170e <UART_SetConfig+0x5a6>
 8011608:	2308      	movs	r3, #8
 801160a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801160e:	e07e      	b.n	801170e <UART_SetConfig+0x5a6>
 8011610:	2310      	movs	r3, #16
 8011612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011616:	e07a      	b.n	801170e <UART_SetConfig+0x5a6>
 8011618:	2320      	movs	r3, #32
 801161a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801161e:	e076      	b.n	801170e <UART_SetConfig+0x5a6>
 8011620:	2340      	movs	r3, #64	@ 0x40
 8011622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011626:	e072      	b.n	801170e <UART_SetConfig+0x5a6>
 8011628:	2380      	movs	r3, #128	@ 0x80
 801162a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801162e:	e06e      	b.n	801170e <UART_SetConfig+0x5a6>
 8011630:	697b      	ldr	r3, [r7, #20]
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	4a75      	ldr	r2, [pc, #468]	@ (801180c <UART_SetConfig+0x6a4>)
 8011636:	4293      	cmp	r3, r2
 8011638:	d130      	bne.n	801169c <UART_SetConfig+0x534>
 801163a:	4b72      	ldr	r3, [pc, #456]	@ (8011804 <UART_SetConfig+0x69c>)
 801163c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801163e:	f003 0307 	and.w	r3, r3, #7
 8011642:	2b05      	cmp	r3, #5
 8011644:	d826      	bhi.n	8011694 <UART_SetConfig+0x52c>
 8011646:	a201      	add	r2, pc, #4	@ (adr r2, 801164c <UART_SetConfig+0x4e4>)
 8011648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801164c:	08011665 	.word	0x08011665
 8011650:	0801166d 	.word	0x0801166d
 8011654:	08011675 	.word	0x08011675
 8011658:	0801167d 	.word	0x0801167d
 801165c:	08011685 	.word	0x08011685
 8011660:	0801168d 	.word	0x0801168d
 8011664:	2300      	movs	r3, #0
 8011666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801166a:	e050      	b.n	801170e <UART_SetConfig+0x5a6>
 801166c:	2304      	movs	r3, #4
 801166e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011672:	e04c      	b.n	801170e <UART_SetConfig+0x5a6>
 8011674:	2308      	movs	r3, #8
 8011676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801167a:	e048      	b.n	801170e <UART_SetConfig+0x5a6>
 801167c:	2310      	movs	r3, #16
 801167e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011682:	e044      	b.n	801170e <UART_SetConfig+0x5a6>
 8011684:	2320      	movs	r3, #32
 8011686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801168a:	e040      	b.n	801170e <UART_SetConfig+0x5a6>
 801168c:	2340      	movs	r3, #64	@ 0x40
 801168e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011692:	e03c      	b.n	801170e <UART_SetConfig+0x5a6>
 8011694:	2380      	movs	r3, #128	@ 0x80
 8011696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801169a:	e038      	b.n	801170e <UART_SetConfig+0x5a6>
 801169c:	697b      	ldr	r3, [r7, #20]
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	4a5b      	ldr	r2, [pc, #364]	@ (8011810 <UART_SetConfig+0x6a8>)
 80116a2:	4293      	cmp	r3, r2
 80116a4:	d130      	bne.n	8011708 <UART_SetConfig+0x5a0>
 80116a6:	4b57      	ldr	r3, [pc, #348]	@ (8011804 <UART_SetConfig+0x69c>)
 80116a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80116aa:	f003 0307 	and.w	r3, r3, #7
 80116ae:	2b05      	cmp	r3, #5
 80116b0:	d826      	bhi.n	8011700 <UART_SetConfig+0x598>
 80116b2:	a201      	add	r2, pc, #4	@ (adr r2, 80116b8 <UART_SetConfig+0x550>)
 80116b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116b8:	080116d1 	.word	0x080116d1
 80116bc:	080116d9 	.word	0x080116d9
 80116c0:	080116e1 	.word	0x080116e1
 80116c4:	080116e9 	.word	0x080116e9
 80116c8:	080116f1 	.word	0x080116f1
 80116cc:	080116f9 	.word	0x080116f9
 80116d0:	2302      	movs	r3, #2
 80116d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116d6:	e01a      	b.n	801170e <UART_SetConfig+0x5a6>
 80116d8:	2304      	movs	r3, #4
 80116da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116de:	e016      	b.n	801170e <UART_SetConfig+0x5a6>
 80116e0:	2308      	movs	r3, #8
 80116e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116e6:	e012      	b.n	801170e <UART_SetConfig+0x5a6>
 80116e8:	2310      	movs	r3, #16
 80116ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116ee:	e00e      	b.n	801170e <UART_SetConfig+0x5a6>
 80116f0:	2320      	movs	r3, #32
 80116f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116f6:	e00a      	b.n	801170e <UART_SetConfig+0x5a6>
 80116f8:	2340      	movs	r3, #64	@ 0x40
 80116fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80116fe:	e006      	b.n	801170e <UART_SetConfig+0x5a6>
 8011700:	2380      	movs	r3, #128	@ 0x80
 8011702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011706:	e002      	b.n	801170e <UART_SetConfig+0x5a6>
 8011708:	2380      	movs	r3, #128	@ 0x80
 801170a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801170e:	697b      	ldr	r3, [r7, #20]
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	4a3f      	ldr	r2, [pc, #252]	@ (8011810 <UART_SetConfig+0x6a8>)
 8011714:	4293      	cmp	r3, r2
 8011716:	f040 80f8 	bne.w	801190a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801171a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801171e:	2b20      	cmp	r3, #32
 8011720:	dc46      	bgt.n	80117b0 <UART_SetConfig+0x648>
 8011722:	2b02      	cmp	r3, #2
 8011724:	f2c0 8082 	blt.w	801182c <UART_SetConfig+0x6c4>
 8011728:	3b02      	subs	r3, #2
 801172a:	2b1e      	cmp	r3, #30
 801172c:	d87e      	bhi.n	801182c <UART_SetConfig+0x6c4>
 801172e:	a201      	add	r2, pc, #4	@ (adr r2, 8011734 <UART_SetConfig+0x5cc>)
 8011730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011734:	080117b7 	.word	0x080117b7
 8011738:	0801182d 	.word	0x0801182d
 801173c:	080117bf 	.word	0x080117bf
 8011740:	0801182d 	.word	0x0801182d
 8011744:	0801182d 	.word	0x0801182d
 8011748:	0801182d 	.word	0x0801182d
 801174c:	080117cf 	.word	0x080117cf
 8011750:	0801182d 	.word	0x0801182d
 8011754:	0801182d 	.word	0x0801182d
 8011758:	0801182d 	.word	0x0801182d
 801175c:	0801182d 	.word	0x0801182d
 8011760:	0801182d 	.word	0x0801182d
 8011764:	0801182d 	.word	0x0801182d
 8011768:	0801182d 	.word	0x0801182d
 801176c:	080117df 	.word	0x080117df
 8011770:	0801182d 	.word	0x0801182d
 8011774:	0801182d 	.word	0x0801182d
 8011778:	0801182d 	.word	0x0801182d
 801177c:	0801182d 	.word	0x0801182d
 8011780:	0801182d 	.word	0x0801182d
 8011784:	0801182d 	.word	0x0801182d
 8011788:	0801182d 	.word	0x0801182d
 801178c:	0801182d 	.word	0x0801182d
 8011790:	0801182d 	.word	0x0801182d
 8011794:	0801182d 	.word	0x0801182d
 8011798:	0801182d 	.word	0x0801182d
 801179c:	0801182d 	.word	0x0801182d
 80117a0:	0801182d 	.word	0x0801182d
 80117a4:	0801182d 	.word	0x0801182d
 80117a8:	0801182d 	.word	0x0801182d
 80117ac:	0801181f 	.word	0x0801181f
 80117b0:	2b40      	cmp	r3, #64	@ 0x40
 80117b2:	d037      	beq.n	8011824 <UART_SetConfig+0x6bc>
 80117b4:	e03a      	b.n	801182c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80117b6:	f7fc f9b5 	bl	800db24 <HAL_RCCEx_GetD3PCLK1Freq>
 80117ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80117bc:	e03c      	b.n	8011838 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80117be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80117c2:	4618      	mov	r0, r3
 80117c4:	f7fc f9c4 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80117c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80117cc:	e034      	b.n	8011838 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80117ce:	f107 0318 	add.w	r3, r7, #24
 80117d2:	4618      	mov	r0, r3
 80117d4:	f7fc fb10 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80117d8:	69fb      	ldr	r3, [r7, #28]
 80117da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80117dc:	e02c      	b.n	8011838 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80117de:	4b09      	ldr	r3, [pc, #36]	@ (8011804 <UART_SetConfig+0x69c>)
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	f003 0320 	and.w	r3, r3, #32
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d016      	beq.n	8011818 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80117ea:	4b06      	ldr	r3, [pc, #24]	@ (8011804 <UART_SetConfig+0x69c>)
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	08db      	lsrs	r3, r3, #3
 80117f0:	f003 0303 	and.w	r3, r3, #3
 80117f4:	4a07      	ldr	r2, [pc, #28]	@ (8011814 <UART_SetConfig+0x6ac>)
 80117f6:	fa22 f303 	lsr.w	r3, r2, r3
 80117fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80117fc:	e01c      	b.n	8011838 <UART_SetConfig+0x6d0>
 80117fe:	bf00      	nop
 8011800:	40011400 	.word	0x40011400
 8011804:	58024400 	.word	0x58024400
 8011808:	40007800 	.word	0x40007800
 801180c:	40007c00 	.word	0x40007c00
 8011810:	58000c00 	.word	0x58000c00
 8011814:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8011818:	4b9d      	ldr	r3, [pc, #628]	@ (8011a90 <UART_SetConfig+0x928>)
 801181a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801181c:	e00c      	b.n	8011838 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801181e:	4b9d      	ldr	r3, [pc, #628]	@ (8011a94 <UART_SetConfig+0x92c>)
 8011820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011822:	e009      	b.n	8011838 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011824:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801182a:	e005      	b.n	8011838 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 801182c:	2300      	movs	r3, #0
 801182e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8011830:	2301      	movs	r3, #1
 8011832:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8011836:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011838:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801183a:	2b00      	cmp	r3, #0
 801183c:	f000 81de 	beq.w	8011bfc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8011840:	697b      	ldr	r3, [r7, #20]
 8011842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011844:	4a94      	ldr	r2, [pc, #592]	@ (8011a98 <UART_SetConfig+0x930>)
 8011846:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801184a:	461a      	mov	r2, r3
 801184c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801184e:	fbb3 f3f2 	udiv	r3, r3, r2
 8011852:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011854:	697b      	ldr	r3, [r7, #20]
 8011856:	685a      	ldr	r2, [r3, #4]
 8011858:	4613      	mov	r3, r2
 801185a:	005b      	lsls	r3, r3, #1
 801185c:	4413      	add	r3, r2
 801185e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011860:	429a      	cmp	r2, r3
 8011862:	d305      	bcc.n	8011870 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011864:	697b      	ldr	r3, [r7, #20]
 8011866:	685b      	ldr	r3, [r3, #4]
 8011868:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801186a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801186c:	429a      	cmp	r2, r3
 801186e:	d903      	bls.n	8011878 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8011870:	2301      	movs	r3, #1
 8011872:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8011876:	e1c1      	b.n	8011bfc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011878:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801187a:	2200      	movs	r2, #0
 801187c:	60bb      	str	r3, [r7, #8]
 801187e:	60fa      	str	r2, [r7, #12]
 8011880:	697b      	ldr	r3, [r7, #20]
 8011882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011884:	4a84      	ldr	r2, [pc, #528]	@ (8011a98 <UART_SetConfig+0x930>)
 8011886:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801188a:	b29b      	uxth	r3, r3
 801188c:	2200      	movs	r2, #0
 801188e:	603b      	str	r3, [r7, #0]
 8011890:	607a      	str	r2, [r7, #4]
 8011892:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011896:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801189a:	f7ee ff35 	bl	8000708 <__aeabi_uldivmod>
 801189e:	4602      	mov	r2, r0
 80118a0:	460b      	mov	r3, r1
 80118a2:	4610      	mov	r0, r2
 80118a4:	4619      	mov	r1, r3
 80118a6:	f04f 0200 	mov.w	r2, #0
 80118aa:	f04f 0300 	mov.w	r3, #0
 80118ae:	020b      	lsls	r3, r1, #8
 80118b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80118b4:	0202      	lsls	r2, r0, #8
 80118b6:	6979      	ldr	r1, [r7, #20]
 80118b8:	6849      	ldr	r1, [r1, #4]
 80118ba:	0849      	lsrs	r1, r1, #1
 80118bc:	2000      	movs	r0, #0
 80118be:	460c      	mov	r4, r1
 80118c0:	4605      	mov	r5, r0
 80118c2:	eb12 0804 	adds.w	r8, r2, r4
 80118c6:	eb43 0905 	adc.w	r9, r3, r5
 80118ca:	697b      	ldr	r3, [r7, #20]
 80118cc:	685b      	ldr	r3, [r3, #4]
 80118ce:	2200      	movs	r2, #0
 80118d0:	469a      	mov	sl, r3
 80118d2:	4693      	mov	fp, r2
 80118d4:	4652      	mov	r2, sl
 80118d6:	465b      	mov	r3, fp
 80118d8:	4640      	mov	r0, r8
 80118da:	4649      	mov	r1, r9
 80118dc:	f7ee ff14 	bl	8000708 <__aeabi_uldivmod>
 80118e0:	4602      	mov	r2, r0
 80118e2:	460b      	mov	r3, r1
 80118e4:	4613      	mov	r3, r2
 80118e6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80118e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80118ee:	d308      	bcc.n	8011902 <UART_SetConfig+0x79a>
 80118f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80118f6:	d204      	bcs.n	8011902 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80118f8:	697b      	ldr	r3, [r7, #20]
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80118fe:	60da      	str	r2, [r3, #12]
 8011900:	e17c      	b.n	8011bfc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8011902:	2301      	movs	r3, #1
 8011904:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8011908:	e178      	b.n	8011bfc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801190a:	697b      	ldr	r3, [r7, #20]
 801190c:	69db      	ldr	r3, [r3, #28]
 801190e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011912:	f040 80c5 	bne.w	8011aa0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8011916:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801191a:	2b20      	cmp	r3, #32
 801191c:	dc48      	bgt.n	80119b0 <UART_SetConfig+0x848>
 801191e:	2b00      	cmp	r3, #0
 8011920:	db7b      	blt.n	8011a1a <UART_SetConfig+0x8b2>
 8011922:	2b20      	cmp	r3, #32
 8011924:	d879      	bhi.n	8011a1a <UART_SetConfig+0x8b2>
 8011926:	a201      	add	r2, pc, #4	@ (adr r2, 801192c <UART_SetConfig+0x7c4>)
 8011928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801192c:	080119b7 	.word	0x080119b7
 8011930:	080119bf 	.word	0x080119bf
 8011934:	08011a1b 	.word	0x08011a1b
 8011938:	08011a1b 	.word	0x08011a1b
 801193c:	080119c7 	.word	0x080119c7
 8011940:	08011a1b 	.word	0x08011a1b
 8011944:	08011a1b 	.word	0x08011a1b
 8011948:	08011a1b 	.word	0x08011a1b
 801194c:	080119d7 	.word	0x080119d7
 8011950:	08011a1b 	.word	0x08011a1b
 8011954:	08011a1b 	.word	0x08011a1b
 8011958:	08011a1b 	.word	0x08011a1b
 801195c:	08011a1b 	.word	0x08011a1b
 8011960:	08011a1b 	.word	0x08011a1b
 8011964:	08011a1b 	.word	0x08011a1b
 8011968:	08011a1b 	.word	0x08011a1b
 801196c:	080119e7 	.word	0x080119e7
 8011970:	08011a1b 	.word	0x08011a1b
 8011974:	08011a1b 	.word	0x08011a1b
 8011978:	08011a1b 	.word	0x08011a1b
 801197c:	08011a1b 	.word	0x08011a1b
 8011980:	08011a1b 	.word	0x08011a1b
 8011984:	08011a1b 	.word	0x08011a1b
 8011988:	08011a1b 	.word	0x08011a1b
 801198c:	08011a1b 	.word	0x08011a1b
 8011990:	08011a1b 	.word	0x08011a1b
 8011994:	08011a1b 	.word	0x08011a1b
 8011998:	08011a1b 	.word	0x08011a1b
 801199c:	08011a1b 	.word	0x08011a1b
 80119a0:	08011a1b 	.word	0x08011a1b
 80119a4:	08011a1b 	.word	0x08011a1b
 80119a8:	08011a1b 	.word	0x08011a1b
 80119ac:	08011a0d 	.word	0x08011a0d
 80119b0:	2b40      	cmp	r3, #64	@ 0x40
 80119b2:	d02e      	beq.n	8011a12 <UART_SetConfig+0x8aa>
 80119b4:	e031      	b.n	8011a1a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80119b6:	f7fa f8ff 	bl	800bbb8 <HAL_RCC_GetPCLK1Freq>
 80119ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80119bc:	e033      	b.n	8011a26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80119be:	f7fa f911 	bl	800bbe4 <HAL_RCC_GetPCLK2Freq>
 80119c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80119c4:	e02f      	b.n	8011a26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80119c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80119ca:	4618      	mov	r0, r3
 80119cc:	f7fc f8c0 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80119d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80119d4:	e027      	b.n	8011a26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80119d6:	f107 0318 	add.w	r3, r7, #24
 80119da:	4618      	mov	r0, r3
 80119dc:	f7fc fa0c 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80119e0:	69fb      	ldr	r3, [r7, #28]
 80119e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80119e4:	e01f      	b.n	8011a26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80119e6:	4b2d      	ldr	r3, [pc, #180]	@ (8011a9c <UART_SetConfig+0x934>)
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	f003 0320 	and.w	r3, r3, #32
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d009      	beq.n	8011a06 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80119f2:	4b2a      	ldr	r3, [pc, #168]	@ (8011a9c <UART_SetConfig+0x934>)
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	08db      	lsrs	r3, r3, #3
 80119f8:	f003 0303 	and.w	r3, r3, #3
 80119fc:	4a24      	ldr	r2, [pc, #144]	@ (8011a90 <UART_SetConfig+0x928>)
 80119fe:	fa22 f303 	lsr.w	r3, r2, r3
 8011a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011a04:	e00f      	b.n	8011a26 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8011a06:	4b22      	ldr	r3, [pc, #136]	@ (8011a90 <UART_SetConfig+0x928>)
 8011a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011a0a:	e00c      	b.n	8011a26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011a0c:	4b21      	ldr	r3, [pc, #132]	@ (8011a94 <UART_SetConfig+0x92c>)
 8011a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011a10:	e009      	b.n	8011a26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011a12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011a18:	e005      	b.n	8011a26 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8011a1a:	2300      	movs	r3, #0
 8011a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8011a1e:	2301      	movs	r3, #1
 8011a20:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8011a24:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011a26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	f000 80e7 	beq.w	8011bfc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011a2e:	697b      	ldr	r3, [r7, #20]
 8011a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a32:	4a19      	ldr	r2, [pc, #100]	@ (8011a98 <UART_SetConfig+0x930>)
 8011a34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011a38:	461a      	mov	r2, r3
 8011a3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011a40:	005a      	lsls	r2, r3, #1
 8011a42:	697b      	ldr	r3, [r7, #20]
 8011a44:	685b      	ldr	r3, [r3, #4]
 8011a46:	085b      	lsrs	r3, r3, #1
 8011a48:	441a      	add	r2, r3
 8011a4a:	697b      	ldr	r3, [r7, #20]
 8011a4c:	685b      	ldr	r3, [r3, #4]
 8011a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011a52:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a56:	2b0f      	cmp	r3, #15
 8011a58:	d916      	bls.n	8011a88 <UART_SetConfig+0x920>
 8011a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011a60:	d212      	bcs.n	8011a88 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a64:	b29b      	uxth	r3, r3
 8011a66:	f023 030f 	bic.w	r3, r3, #15
 8011a6a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a6e:	085b      	lsrs	r3, r3, #1
 8011a70:	b29b      	uxth	r3, r3
 8011a72:	f003 0307 	and.w	r3, r3, #7
 8011a76:	b29a      	uxth	r2, r3
 8011a78:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011a7a:	4313      	orrs	r3, r2
 8011a7c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8011a7e:	697b      	ldr	r3, [r7, #20]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8011a84:	60da      	str	r2, [r3, #12]
 8011a86:	e0b9      	b.n	8011bfc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8011a88:	2301      	movs	r3, #1
 8011a8a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8011a8e:	e0b5      	b.n	8011bfc <UART_SetConfig+0xa94>
 8011a90:	03d09000 	.word	0x03d09000
 8011a94:	003d0900 	.word	0x003d0900
 8011a98:	08017b30 	.word	0x08017b30
 8011a9c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8011aa0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8011aa4:	2b20      	cmp	r3, #32
 8011aa6:	dc49      	bgt.n	8011b3c <UART_SetConfig+0x9d4>
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	db7c      	blt.n	8011ba6 <UART_SetConfig+0xa3e>
 8011aac:	2b20      	cmp	r3, #32
 8011aae:	d87a      	bhi.n	8011ba6 <UART_SetConfig+0xa3e>
 8011ab0:	a201      	add	r2, pc, #4	@ (adr r2, 8011ab8 <UART_SetConfig+0x950>)
 8011ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ab6:	bf00      	nop
 8011ab8:	08011b43 	.word	0x08011b43
 8011abc:	08011b4b 	.word	0x08011b4b
 8011ac0:	08011ba7 	.word	0x08011ba7
 8011ac4:	08011ba7 	.word	0x08011ba7
 8011ac8:	08011b53 	.word	0x08011b53
 8011acc:	08011ba7 	.word	0x08011ba7
 8011ad0:	08011ba7 	.word	0x08011ba7
 8011ad4:	08011ba7 	.word	0x08011ba7
 8011ad8:	08011b63 	.word	0x08011b63
 8011adc:	08011ba7 	.word	0x08011ba7
 8011ae0:	08011ba7 	.word	0x08011ba7
 8011ae4:	08011ba7 	.word	0x08011ba7
 8011ae8:	08011ba7 	.word	0x08011ba7
 8011aec:	08011ba7 	.word	0x08011ba7
 8011af0:	08011ba7 	.word	0x08011ba7
 8011af4:	08011ba7 	.word	0x08011ba7
 8011af8:	08011b73 	.word	0x08011b73
 8011afc:	08011ba7 	.word	0x08011ba7
 8011b00:	08011ba7 	.word	0x08011ba7
 8011b04:	08011ba7 	.word	0x08011ba7
 8011b08:	08011ba7 	.word	0x08011ba7
 8011b0c:	08011ba7 	.word	0x08011ba7
 8011b10:	08011ba7 	.word	0x08011ba7
 8011b14:	08011ba7 	.word	0x08011ba7
 8011b18:	08011ba7 	.word	0x08011ba7
 8011b1c:	08011ba7 	.word	0x08011ba7
 8011b20:	08011ba7 	.word	0x08011ba7
 8011b24:	08011ba7 	.word	0x08011ba7
 8011b28:	08011ba7 	.word	0x08011ba7
 8011b2c:	08011ba7 	.word	0x08011ba7
 8011b30:	08011ba7 	.word	0x08011ba7
 8011b34:	08011ba7 	.word	0x08011ba7
 8011b38:	08011b99 	.word	0x08011b99
 8011b3c:	2b40      	cmp	r3, #64	@ 0x40
 8011b3e:	d02e      	beq.n	8011b9e <UART_SetConfig+0xa36>
 8011b40:	e031      	b.n	8011ba6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011b42:	f7fa f839 	bl	800bbb8 <HAL_RCC_GetPCLK1Freq>
 8011b46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011b48:	e033      	b.n	8011bb2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011b4a:	f7fa f84b 	bl	800bbe4 <HAL_RCC_GetPCLK2Freq>
 8011b4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011b50:	e02f      	b.n	8011bb2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011b52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011b56:	4618      	mov	r0, r3
 8011b58:	f7fb fffa 	bl	800db50 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011b60:	e027      	b.n	8011bb2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011b62:	f107 0318 	add.w	r3, r7, #24
 8011b66:	4618      	mov	r0, r3
 8011b68:	f7fc f946 	bl	800ddf8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011b6c:	69fb      	ldr	r3, [r7, #28]
 8011b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011b70:	e01f      	b.n	8011bb2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011b72:	4b2d      	ldr	r3, [pc, #180]	@ (8011c28 <UART_SetConfig+0xac0>)
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	f003 0320 	and.w	r3, r3, #32
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	d009      	beq.n	8011b92 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011b7e:	4b2a      	ldr	r3, [pc, #168]	@ (8011c28 <UART_SetConfig+0xac0>)
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	08db      	lsrs	r3, r3, #3
 8011b84:	f003 0303 	and.w	r3, r3, #3
 8011b88:	4a28      	ldr	r2, [pc, #160]	@ (8011c2c <UART_SetConfig+0xac4>)
 8011b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8011b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011b90:	e00f      	b.n	8011bb2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8011b92:	4b26      	ldr	r3, [pc, #152]	@ (8011c2c <UART_SetConfig+0xac4>)
 8011b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011b96:	e00c      	b.n	8011bb2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011b98:	4b25      	ldr	r3, [pc, #148]	@ (8011c30 <UART_SetConfig+0xac8>)
 8011b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011b9c:	e009      	b.n	8011bb2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011b9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011ba4:	e005      	b.n	8011bb2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8011ba6:	2300      	movs	r3, #0
 8011ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8011baa:	2301      	movs	r3, #1
 8011bac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8011bb0:	bf00      	nop
    }

    if (pclk != 0U)
 8011bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d021      	beq.n	8011bfc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011bb8:	697b      	ldr	r3, [r7, #20]
 8011bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8011c34 <UART_SetConfig+0xacc>)
 8011bbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011bc2:	461a      	mov	r2, r3
 8011bc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011bc6:	fbb3 f2f2 	udiv	r2, r3, r2
 8011bca:	697b      	ldr	r3, [r7, #20]
 8011bcc:	685b      	ldr	r3, [r3, #4]
 8011bce:	085b      	lsrs	r3, r3, #1
 8011bd0:	441a      	add	r2, r3
 8011bd2:	697b      	ldr	r3, [r7, #20]
 8011bd4:	685b      	ldr	r3, [r3, #4]
 8011bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8011bda:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bde:	2b0f      	cmp	r3, #15
 8011be0:	d909      	bls.n	8011bf6 <UART_SetConfig+0xa8e>
 8011be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011be8:	d205      	bcs.n	8011bf6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bec:	b29a      	uxth	r2, r3
 8011bee:	697b      	ldr	r3, [r7, #20]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	60da      	str	r2, [r3, #12]
 8011bf4:	e002      	b.n	8011bfc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8011bf6:	2301      	movs	r3, #1
 8011bf8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011bfc:	697b      	ldr	r3, [r7, #20]
 8011bfe:	2201      	movs	r2, #1
 8011c00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8011c04:	697b      	ldr	r3, [r7, #20]
 8011c06:	2201      	movs	r2, #1
 8011c08:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011c0c:	697b      	ldr	r3, [r7, #20]
 8011c0e:	2200      	movs	r2, #0
 8011c10:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8011c12:	697b      	ldr	r3, [r7, #20]
 8011c14:	2200      	movs	r2, #0
 8011c16:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8011c18:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8011c1c:	4618      	mov	r0, r3
 8011c1e:	3748      	adds	r7, #72	@ 0x48
 8011c20:	46bd      	mov	sp, r7
 8011c22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011c26:	bf00      	nop
 8011c28:	58024400 	.word	0x58024400
 8011c2c:	03d09000 	.word	0x03d09000
 8011c30:	003d0900 	.word	0x003d0900
 8011c34:	08017b30 	.word	0x08017b30

08011c38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011c38:	b480      	push	{r7}
 8011c3a:	b083      	sub	sp, #12
 8011c3c:	af00      	add	r7, sp, #0
 8011c3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c44:	f003 0308 	and.w	r3, r3, #8
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d00a      	beq.n	8011c62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	685b      	ldr	r3, [r3, #4]
 8011c52:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	430a      	orrs	r2, r1
 8011c60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c66:	f003 0301 	and.w	r3, r3, #1
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d00a      	beq.n	8011c84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	685b      	ldr	r3, [r3, #4]
 8011c74:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	430a      	orrs	r2, r1
 8011c82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c88:	f003 0302 	and.w	r3, r3, #2
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d00a      	beq.n	8011ca6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	685b      	ldr	r3, [r3, #4]
 8011c96:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	430a      	orrs	r2, r1
 8011ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011caa:	f003 0304 	and.w	r3, r3, #4
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d00a      	beq.n	8011cc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	685b      	ldr	r3, [r3, #4]
 8011cb8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	430a      	orrs	r2, r1
 8011cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ccc:	f003 0310 	and.w	r3, r3, #16
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d00a      	beq.n	8011cea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	689b      	ldr	r3, [r3, #8]
 8011cda:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	430a      	orrs	r2, r1
 8011ce8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011cee:	f003 0320 	and.w	r3, r3, #32
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d00a      	beq.n	8011d0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	681b      	ldr	r3, [r3, #0]
 8011cfa:	689b      	ldr	r3, [r3, #8]
 8011cfc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	430a      	orrs	r2, r1
 8011d0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d01a      	beq.n	8011d4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	685b      	ldr	r3, [r3, #4]
 8011d1e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	430a      	orrs	r2, r1
 8011d2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011d32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011d36:	d10a      	bne.n	8011d4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	685b      	ldr	r3, [r3, #4]
 8011d3e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	430a      	orrs	r2, r1
 8011d4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d00a      	beq.n	8011d70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	685b      	ldr	r3, [r3, #4]
 8011d60:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	430a      	orrs	r2, r1
 8011d6e:	605a      	str	r2, [r3, #4]
  }
}
 8011d70:	bf00      	nop
 8011d72:	370c      	adds	r7, #12
 8011d74:	46bd      	mov	sp, r7
 8011d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d7a:	4770      	bx	lr

08011d7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b098      	sub	sp, #96	@ 0x60
 8011d80:	af02      	add	r7, sp, #8
 8011d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	2200      	movs	r2, #0
 8011d88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011d8c:	f7f4 f8a8 	bl	8005ee0 <HAL_GetTick>
 8011d90:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	f003 0308 	and.w	r3, r3, #8
 8011d9c:	2b08      	cmp	r3, #8
 8011d9e:	d12f      	bne.n	8011e00 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011da0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011da4:	9300      	str	r3, [sp, #0]
 8011da6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011da8:	2200      	movs	r2, #0
 8011daa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8011dae:	6878      	ldr	r0, [r7, #4]
 8011db0:	f000 f88e 	bl	8011ed0 <UART_WaitOnFlagUntilTimeout>
 8011db4:	4603      	mov	r3, r0
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d022      	beq.n	8011e00 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dc2:	e853 3f00 	ldrex	r3, [r3]
 8011dc6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011dce:	653b      	str	r3, [r7, #80]	@ 0x50
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	461a      	mov	r2, r3
 8011dd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011dd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8011dda:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ddc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011dde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011de0:	e841 2300 	strex	r3, r2, [r1]
 8011de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d1e6      	bne.n	8011dba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	2220      	movs	r2, #32
 8011df0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	2200      	movs	r2, #0
 8011df8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011dfc:	2303      	movs	r3, #3
 8011dfe:	e063      	b.n	8011ec8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	f003 0304 	and.w	r3, r3, #4
 8011e0a:	2b04      	cmp	r3, #4
 8011e0c:	d149      	bne.n	8011ea2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011e0e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011e12:	9300      	str	r3, [sp, #0]
 8011e14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011e16:	2200      	movs	r2, #0
 8011e18:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8011e1c:	6878      	ldr	r0, [r7, #4]
 8011e1e:	f000 f857 	bl	8011ed0 <UART_WaitOnFlagUntilTimeout>
 8011e22:	4603      	mov	r3, r0
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d03c      	beq.n	8011ea2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	681b      	ldr	r3, [r3, #0]
 8011e2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e30:	e853 3f00 	ldrex	r3, [r3]
 8011e34:	623b      	str	r3, [r7, #32]
   return(result);
 8011e36:	6a3b      	ldr	r3, [r7, #32]
 8011e38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011e3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	461a      	mov	r2, r3
 8011e44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e46:	633b      	str	r3, [r7, #48]	@ 0x30
 8011e48:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011e4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011e4e:	e841 2300 	strex	r3, r2, [r1]
 8011e52:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	d1e6      	bne.n	8011e28 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	3308      	adds	r3, #8
 8011e60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e62:	693b      	ldr	r3, [r7, #16]
 8011e64:	e853 3f00 	ldrex	r3, [r3]
 8011e68:	60fb      	str	r3, [r7, #12]
   return(result);
 8011e6a:	68fb      	ldr	r3, [r7, #12]
 8011e6c:	f023 0301 	bic.w	r3, r3, #1
 8011e70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	3308      	adds	r3, #8
 8011e78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011e7a:	61fa      	str	r2, [r7, #28]
 8011e7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e7e:	69b9      	ldr	r1, [r7, #24]
 8011e80:	69fa      	ldr	r2, [r7, #28]
 8011e82:	e841 2300 	strex	r3, r2, [r1]
 8011e86:	617b      	str	r3, [r7, #20]
   return(result);
 8011e88:	697b      	ldr	r3, [r7, #20]
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d1e5      	bne.n	8011e5a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	2220      	movs	r2, #32
 8011e92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	2200      	movs	r2, #0
 8011e9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011e9e:	2303      	movs	r3, #3
 8011ea0:	e012      	b.n	8011ec8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	2220      	movs	r2, #32
 8011ea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	2220      	movs	r2, #32
 8011eae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	2200      	movs	r2, #0
 8011eb6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	2200      	movs	r2, #0
 8011ebc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	2200      	movs	r2, #0
 8011ec2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011ec6:	2300      	movs	r3, #0
}
 8011ec8:	4618      	mov	r0, r3
 8011eca:	3758      	adds	r7, #88	@ 0x58
 8011ecc:	46bd      	mov	sp, r7
 8011ece:	bd80      	pop	{r7, pc}

08011ed0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011ed0:	b580      	push	{r7, lr}
 8011ed2:	b084      	sub	sp, #16
 8011ed4:	af00      	add	r7, sp, #0
 8011ed6:	60f8      	str	r0, [r7, #12]
 8011ed8:	60b9      	str	r1, [r7, #8]
 8011eda:	603b      	str	r3, [r7, #0]
 8011edc:	4613      	mov	r3, r2
 8011ede:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011ee0:	e04f      	b.n	8011f82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011ee2:	69bb      	ldr	r3, [r7, #24]
 8011ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ee8:	d04b      	beq.n	8011f82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011eea:	f7f3 fff9 	bl	8005ee0 <HAL_GetTick>
 8011eee:	4602      	mov	r2, r0
 8011ef0:	683b      	ldr	r3, [r7, #0]
 8011ef2:	1ad3      	subs	r3, r2, r3
 8011ef4:	69ba      	ldr	r2, [r7, #24]
 8011ef6:	429a      	cmp	r2, r3
 8011ef8:	d302      	bcc.n	8011f00 <UART_WaitOnFlagUntilTimeout+0x30>
 8011efa:	69bb      	ldr	r3, [r7, #24]
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d101      	bne.n	8011f04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011f00:	2303      	movs	r3, #3
 8011f02:	e04e      	b.n	8011fa2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011f04:	68fb      	ldr	r3, [r7, #12]
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	f003 0304 	and.w	r3, r3, #4
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d037      	beq.n	8011f82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011f12:	68bb      	ldr	r3, [r7, #8]
 8011f14:	2b80      	cmp	r3, #128	@ 0x80
 8011f16:	d034      	beq.n	8011f82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011f18:	68bb      	ldr	r3, [r7, #8]
 8011f1a:	2b40      	cmp	r3, #64	@ 0x40
 8011f1c:	d031      	beq.n	8011f82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	69db      	ldr	r3, [r3, #28]
 8011f24:	f003 0308 	and.w	r3, r3, #8
 8011f28:	2b08      	cmp	r3, #8
 8011f2a:	d110      	bne.n	8011f4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	2208      	movs	r2, #8
 8011f32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011f34:	68f8      	ldr	r0, [r7, #12]
 8011f36:	f000 f921 	bl	801217c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	2208      	movs	r2, #8
 8011f3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	2200      	movs	r2, #0
 8011f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8011f4a:	2301      	movs	r3, #1
 8011f4c:	e029      	b.n	8011fa2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	69db      	ldr	r3, [r3, #28]
 8011f54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011f58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011f5c:	d111      	bne.n	8011f82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011f66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011f68:	68f8      	ldr	r0, [r7, #12]
 8011f6a:	f000 f907 	bl	801217c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	2220      	movs	r2, #32
 8011f72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	2200      	movs	r2, #0
 8011f7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8011f7e:	2303      	movs	r3, #3
 8011f80:	e00f      	b.n	8011fa2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	681b      	ldr	r3, [r3, #0]
 8011f86:	69da      	ldr	r2, [r3, #28]
 8011f88:	68bb      	ldr	r3, [r7, #8]
 8011f8a:	4013      	ands	r3, r2
 8011f8c:	68ba      	ldr	r2, [r7, #8]
 8011f8e:	429a      	cmp	r2, r3
 8011f90:	bf0c      	ite	eq
 8011f92:	2301      	moveq	r3, #1
 8011f94:	2300      	movne	r3, #0
 8011f96:	b2db      	uxtb	r3, r3
 8011f98:	461a      	mov	r2, r3
 8011f9a:	79fb      	ldrb	r3, [r7, #7]
 8011f9c:	429a      	cmp	r2, r3
 8011f9e:	d0a0      	beq.n	8011ee2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011fa0:	2300      	movs	r3, #0
}
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	3710      	adds	r7, #16
 8011fa6:	46bd      	mov	sp, r7
 8011fa8:	bd80      	pop	{r7, pc}
	...

08011fac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011fac:	b580      	push	{r7, lr}
 8011fae:	b096      	sub	sp, #88	@ 0x58
 8011fb0:	af00      	add	r7, sp, #0
 8011fb2:	60f8      	str	r0, [r7, #12]
 8011fb4:	60b9      	str	r1, [r7, #8]
 8011fb6:	4613      	mov	r3, r2
 8011fb8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8011fba:	68fb      	ldr	r3, [r7, #12]
 8011fbc:	68ba      	ldr	r2, [r7, #8]
 8011fbe:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	88fa      	ldrh	r2, [r7, #6]
 8011fc4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	2200      	movs	r2, #0
 8011fcc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	2222      	movs	r2, #34	@ 0x22
 8011fd4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8011fd8:	68fb      	ldr	r3, [r7, #12]
 8011fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d02d      	beq.n	801203e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011fe8:	4a40      	ldr	r2, [pc, #256]	@ (80120ec <UART_Start_Receive_DMA+0x140>)
 8011fea:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011ff2:	4a3f      	ldr	r2, [pc, #252]	@ (80120f0 <UART_Start_Receive_DMA+0x144>)
 8011ff4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011ffc:	4a3d      	ldr	r2, [pc, #244]	@ (80120f4 <UART_Start_Receive_DMA+0x148>)
 8011ffe:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012006:	2200      	movs	r2, #0
 8012008:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801200a:	68fb      	ldr	r3, [r7, #12]
 801200c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	3324      	adds	r3, #36	@ 0x24
 8012016:	4619      	mov	r1, r3
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801201c:	461a      	mov	r2, r3
 801201e:	88fb      	ldrh	r3, [r7, #6]
 8012020:	f7f6 f92c 	bl	800827c <HAL_DMA_Start_IT>
 8012024:	4603      	mov	r3, r0
 8012026:	2b00      	cmp	r3, #0
 8012028:	d009      	beq.n	801203e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	2210      	movs	r2, #16
 801202e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	2220      	movs	r2, #32
 8012036:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 801203a:	2301      	movs	r3, #1
 801203c:	e051      	b.n	80120e2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	691b      	ldr	r3, [r3, #16]
 8012042:	2b00      	cmp	r3, #0
 8012044:	d018      	beq.n	8012078 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801204c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801204e:	e853 3f00 	ldrex	r3, [r3]
 8012052:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801205a:	657b      	str	r3, [r7, #84]	@ 0x54
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	461a      	mov	r2, r3
 8012062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012064:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012066:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012068:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801206a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801206c:	e841 2300 	strex	r3, r2, [r1]
 8012070:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8012072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012074:	2b00      	cmp	r3, #0
 8012076:	d1e6      	bne.n	8012046 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	3308      	adds	r3, #8
 801207e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012082:	e853 3f00 	ldrex	r3, [r3]
 8012086:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801208a:	f043 0301 	orr.w	r3, r3, #1
 801208e:	653b      	str	r3, [r7, #80]	@ 0x50
 8012090:	68fb      	ldr	r3, [r7, #12]
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	3308      	adds	r3, #8
 8012096:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012098:	637a      	str	r2, [r7, #52]	@ 0x34
 801209a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801209c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801209e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80120a0:	e841 2300 	strex	r3, r2, [r1]
 80120a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80120a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d1e5      	bne.n	8012078 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	3308      	adds	r3, #8
 80120b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120b4:	697b      	ldr	r3, [r7, #20]
 80120b6:	e853 3f00 	ldrex	r3, [r3]
 80120ba:	613b      	str	r3, [r7, #16]
   return(result);
 80120bc:	693b      	ldr	r3, [r7, #16]
 80120be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80120c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80120c4:	68fb      	ldr	r3, [r7, #12]
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	3308      	adds	r3, #8
 80120ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80120cc:	623a      	str	r2, [r7, #32]
 80120ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120d0:	69f9      	ldr	r1, [r7, #28]
 80120d2:	6a3a      	ldr	r2, [r7, #32]
 80120d4:	e841 2300 	strex	r3, r2, [r1]
 80120d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80120da:	69bb      	ldr	r3, [r7, #24]
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d1e5      	bne.n	80120ac <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80120e0:	2300      	movs	r3, #0
}
 80120e2:	4618      	mov	r0, r3
 80120e4:	3758      	adds	r7, #88	@ 0x58
 80120e6:	46bd      	mov	sp, r7
 80120e8:	bd80      	pop	{r7, pc}
 80120ea:	bf00      	nop
 80120ec:	080122fb 	.word	0x080122fb
 80120f0:	08012423 	.word	0x08012423
 80120f4:	08012461 	.word	0x08012461

080120f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80120f8:	b480      	push	{r7}
 80120fa:	b08f      	sub	sp, #60	@ 0x3c
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	681b      	ldr	r3, [r3, #0]
 8012104:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012106:	6a3b      	ldr	r3, [r7, #32]
 8012108:	e853 3f00 	ldrex	r3, [r3]
 801210c:	61fb      	str	r3, [r7, #28]
   return(result);
 801210e:	69fb      	ldr	r3, [r7, #28]
 8012110:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8012114:	637b      	str	r3, [r7, #52]	@ 0x34
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	461a      	mov	r2, r3
 801211c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801211e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012120:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012122:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012124:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012126:	e841 2300 	strex	r3, r2, [r1]
 801212a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801212c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801212e:	2b00      	cmp	r3, #0
 8012130:	d1e6      	bne.n	8012100 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	3308      	adds	r3, #8
 8012138:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	e853 3f00 	ldrex	r3, [r3]
 8012140:	60bb      	str	r3, [r7, #8]
   return(result);
 8012142:	68bb      	ldr	r3, [r7, #8]
 8012144:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8012148:	633b      	str	r3, [r7, #48]	@ 0x30
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	3308      	adds	r3, #8
 8012150:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012152:	61ba      	str	r2, [r7, #24]
 8012154:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012156:	6979      	ldr	r1, [r7, #20]
 8012158:	69ba      	ldr	r2, [r7, #24]
 801215a:	e841 2300 	strex	r3, r2, [r1]
 801215e:	613b      	str	r3, [r7, #16]
   return(result);
 8012160:	693b      	ldr	r3, [r7, #16]
 8012162:	2b00      	cmp	r3, #0
 8012164:	d1e5      	bne.n	8012132 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	2220      	movs	r2, #32
 801216a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801216e:	bf00      	nop
 8012170:	373c      	adds	r7, #60	@ 0x3c
 8012172:	46bd      	mov	sp, r7
 8012174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012178:	4770      	bx	lr
	...

0801217c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801217c:	b480      	push	{r7}
 801217e:	b095      	sub	sp, #84	@ 0x54
 8012180:	af00      	add	r7, sp, #0
 8012182:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801218a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801218c:	e853 3f00 	ldrex	r3, [r3]
 8012190:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012194:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012198:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	461a      	mov	r2, r3
 80121a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80121a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80121a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80121aa:	e841 2300 	strex	r3, r2, [r1]
 80121ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80121b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d1e6      	bne.n	8012184 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	681b      	ldr	r3, [r3, #0]
 80121ba:	3308      	adds	r3, #8
 80121bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80121be:	6a3b      	ldr	r3, [r7, #32]
 80121c0:	e853 3f00 	ldrex	r3, [r3]
 80121c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80121c6:	69fa      	ldr	r2, [r7, #28]
 80121c8:	4b1e      	ldr	r3, [pc, #120]	@ (8012244 <UART_EndRxTransfer+0xc8>)
 80121ca:	4013      	ands	r3, r2
 80121cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	3308      	adds	r3, #8
 80121d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80121d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80121d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80121dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80121de:	e841 2300 	strex	r3, r2, [r1]
 80121e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80121e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d1e5      	bne.n	80121b6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80121ee:	2b01      	cmp	r3, #1
 80121f0:	d118      	bne.n	8012224 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80121f8:	68fb      	ldr	r3, [r7, #12]
 80121fa:	e853 3f00 	ldrex	r3, [r3]
 80121fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8012200:	68bb      	ldr	r3, [r7, #8]
 8012202:	f023 0310 	bic.w	r3, r3, #16
 8012206:	647b      	str	r3, [r7, #68]	@ 0x44
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	461a      	mov	r2, r3
 801220e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012210:	61bb      	str	r3, [r7, #24]
 8012212:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012214:	6979      	ldr	r1, [r7, #20]
 8012216:	69ba      	ldr	r2, [r7, #24]
 8012218:	e841 2300 	strex	r3, r2, [r1]
 801221c:	613b      	str	r3, [r7, #16]
   return(result);
 801221e:	693b      	ldr	r3, [r7, #16]
 8012220:	2b00      	cmp	r3, #0
 8012222:	d1e6      	bne.n	80121f2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	2220      	movs	r2, #32
 8012228:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	2200      	movs	r2, #0
 8012230:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	2200      	movs	r2, #0
 8012236:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8012238:	bf00      	nop
 801223a:	3754      	adds	r7, #84	@ 0x54
 801223c:	46bd      	mov	sp, r7
 801223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012242:	4770      	bx	lr
 8012244:	effffffe 	.word	0xeffffffe

08012248 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8012248:	b580      	push	{r7, lr}
 801224a:	b090      	sub	sp, #64	@ 0x40
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012254:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	69db      	ldr	r3, [r3, #28]
 801225a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801225e:	d037      	beq.n	80122d0 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8012260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012262:	2200      	movs	r2, #0
 8012264:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8012268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	3308      	adds	r3, #8
 801226e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012272:	e853 3f00 	ldrex	r3, [r3]
 8012276:	623b      	str	r3, [r7, #32]
   return(result);
 8012278:	6a3b      	ldr	r3, [r7, #32]
 801227a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801227e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012280:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	3308      	adds	r3, #8
 8012286:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012288:	633a      	str	r2, [r7, #48]	@ 0x30
 801228a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801228c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801228e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012290:	e841 2300 	strex	r3, r2, [r1]
 8012294:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012298:	2b00      	cmp	r3, #0
 801229a:	d1e5      	bne.n	8012268 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801229c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801229e:	681b      	ldr	r3, [r3, #0]
 80122a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80122a2:	693b      	ldr	r3, [r7, #16]
 80122a4:	e853 3f00 	ldrex	r3, [r3]
 80122a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80122b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80122b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	461a      	mov	r2, r3
 80122b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80122ba:	61fb      	str	r3, [r7, #28]
 80122bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80122be:	69b9      	ldr	r1, [r7, #24]
 80122c0:	69fa      	ldr	r2, [r7, #28]
 80122c2:	e841 2300 	strex	r3, r2, [r1]
 80122c6:	617b      	str	r3, [r7, #20]
   return(result);
 80122c8:	697b      	ldr	r3, [r7, #20]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d1e6      	bne.n	801229c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80122ce:	e002      	b.n	80122d6 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 80122d0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80122d2:	f7f2 fe09 	bl	8004ee8 <HAL_UART_TxCpltCallback>
}
 80122d6:	bf00      	nop
 80122d8:	3740      	adds	r7, #64	@ 0x40
 80122da:	46bd      	mov	sp, r7
 80122dc:	bd80      	pop	{r7, pc}

080122de <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80122de:	b580      	push	{r7, lr}
 80122e0:	b084      	sub	sp, #16
 80122e2:	af00      	add	r7, sp, #0
 80122e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80122ea:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80122ec:	68f8      	ldr	r0, [r7, #12]
 80122ee:	f7fe ff13 	bl	8011118 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80122f2:	bf00      	nop
 80122f4:	3710      	adds	r7, #16
 80122f6:	46bd      	mov	sp, r7
 80122f8:	bd80      	pop	{r7, pc}

080122fa <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80122fa:	b580      	push	{r7, lr}
 80122fc:	b09c      	sub	sp, #112	@ 0x70
 80122fe:	af00      	add	r7, sp, #0
 8012300:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012306:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	69db      	ldr	r3, [r3, #28]
 801230c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012310:	d071      	beq.n	80123f6 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8012312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012314:	2200      	movs	r2, #0
 8012316:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801231a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012320:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012322:	e853 3f00 	ldrex	r3, [r3]
 8012326:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8012328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801232a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801232e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012330:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	461a      	mov	r2, r3
 8012336:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012338:	65bb      	str	r3, [r7, #88]	@ 0x58
 801233a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801233c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801233e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012340:	e841 2300 	strex	r3, r2, [r1]
 8012344:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8012346:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012348:	2b00      	cmp	r3, #0
 801234a:	d1e6      	bne.n	801231a <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801234c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	3308      	adds	r3, #8
 8012352:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012356:	e853 3f00 	ldrex	r3, [r3]
 801235a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801235c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801235e:	f023 0301 	bic.w	r3, r3, #1
 8012362:	667b      	str	r3, [r7, #100]	@ 0x64
 8012364:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	3308      	adds	r3, #8
 801236a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801236c:	647a      	str	r2, [r7, #68]	@ 0x44
 801236e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012370:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012372:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012374:	e841 2300 	strex	r3, r2, [r1]
 8012378:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801237a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801237c:	2b00      	cmp	r3, #0
 801237e:	d1e5      	bne.n	801234c <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	3308      	adds	r3, #8
 8012386:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801238a:	e853 3f00 	ldrex	r3, [r3]
 801238e:	623b      	str	r3, [r7, #32]
   return(result);
 8012390:	6a3b      	ldr	r3, [r7, #32]
 8012392:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012396:	663b      	str	r3, [r7, #96]	@ 0x60
 8012398:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	3308      	adds	r3, #8
 801239e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80123a0:	633a      	str	r2, [r7, #48]	@ 0x30
 80123a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80123a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80123a8:	e841 2300 	strex	r3, r2, [r1]
 80123ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80123ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d1e5      	bne.n	8012380 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80123b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80123b6:	2220      	movs	r2, #32
 80123b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80123bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80123be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80123c0:	2b01      	cmp	r3, #1
 80123c2:	d118      	bne.n	80123f6 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80123c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80123ca:	693b      	ldr	r3, [r7, #16]
 80123cc:	e853 3f00 	ldrex	r3, [r3]
 80123d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	f023 0310 	bic.w	r3, r3, #16
 80123d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80123da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	461a      	mov	r2, r3
 80123e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80123e2:	61fb      	str	r3, [r7, #28]
 80123e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123e6:	69b9      	ldr	r1, [r7, #24]
 80123e8:	69fa      	ldr	r2, [r7, #28]
 80123ea:	e841 2300 	strex	r3, r2, [r1]
 80123ee:	617b      	str	r3, [r7, #20]
   return(result);
 80123f0:	697b      	ldr	r3, [r7, #20]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d1e6      	bne.n	80123c4 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80123f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80123f8:	2200      	movs	r2, #0
 80123fa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80123fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80123fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012400:	2b01      	cmp	r3, #1
 8012402:	d107      	bne.n	8012414 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012406:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801240a:	4619      	mov	r1, r3
 801240c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801240e:	f7f2 fd1f 	bl	8004e50 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8012412:	e002      	b.n	801241a <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8012414:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8012416:	f7fe fe89 	bl	801112c <HAL_UART_RxCpltCallback>
}
 801241a:	bf00      	nop
 801241c:	3770      	adds	r7, #112	@ 0x70
 801241e:	46bd      	mov	sp, r7
 8012420:	bd80      	pop	{r7, pc}

08012422 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8012422:	b580      	push	{r7, lr}
 8012424:	b084      	sub	sp, #16
 8012426:	af00      	add	r7, sp, #0
 8012428:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801242e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8012430:	68fb      	ldr	r3, [r7, #12]
 8012432:	2201      	movs	r2, #1
 8012434:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801243a:	2b01      	cmp	r3, #1
 801243c:	d109      	bne.n	8012452 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012444:	085b      	lsrs	r3, r3, #1
 8012446:	b29b      	uxth	r3, r3
 8012448:	4619      	mov	r1, r3
 801244a:	68f8      	ldr	r0, [r7, #12]
 801244c:	f7f2 fd00 	bl	8004e50 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8012450:	e002      	b.n	8012458 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8012452:	68f8      	ldr	r0, [r7, #12]
 8012454:	f7fe fe74 	bl	8011140 <HAL_UART_RxHalfCpltCallback>
}
 8012458:	bf00      	nop
 801245a:	3710      	adds	r7, #16
 801245c:	46bd      	mov	sp, r7
 801245e:	bd80      	pop	{r7, pc}

08012460 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8012460:	b580      	push	{r7, lr}
 8012462:	b086      	sub	sp, #24
 8012464:	af00      	add	r7, sp, #0
 8012466:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801246c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801246e:	697b      	ldr	r3, [r7, #20]
 8012470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012474:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8012476:	697b      	ldr	r3, [r7, #20]
 8012478:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801247c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801247e:	697b      	ldr	r3, [r7, #20]
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	689b      	ldr	r3, [r3, #8]
 8012484:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012488:	2b80      	cmp	r3, #128	@ 0x80
 801248a:	d109      	bne.n	80124a0 <UART_DMAError+0x40>
 801248c:	693b      	ldr	r3, [r7, #16]
 801248e:	2b21      	cmp	r3, #33	@ 0x21
 8012490:	d106      	bne.n	80124a0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8012492:	697b      	ldr	r3, [r7, #20]
 8012494:	2200      	movs	r2, #0
 8012496:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 801249a:	6978      	ldr	r0, [r7, #20]
 801249c:	f7ff fe2c 	bl	80120f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80124a0:	697b      	ldr	r3, [r7, #20]
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	689b      	ldr	r3, [r3, #8]
 80124a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80124aa:	2b40      	cmp	r3, #64	@ 0x40
 80124ac:	d109      	bne.n	80124c2 <UART_DMAError+0x62>
 80124ae:	68fb      	ldr	r3, [r7, #12]
 80124b0:	2b22      	cmp	r3, #34	@ 0x22
 80124b2:	d106      	bne.n	80124c2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80124b4:	697b      	ldr	r3, [r7, #20]
 80124b6:	2200      	movs	r2, #0
 80124b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80124bc:	6978      	ldr	r0, [r7, #20]
 80124be:	f7ff fe5d 	bl	801217c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80124c2:	697b      	ldr	r3, [r7, #20]
 80124c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80124c8:	f043 0210 	orr.w	r2, r3, #16
 80124cc:	697b      	ldr	r3, [r7, #20]
 80124ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80124d2:	6978      	ldr	r0, [r7, #20]
 80124d4:	f7fe fe3e 	bl	8011154 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80124d8:	bf00      	nop
 80124da:	3718      	adds	r7, #24
 80124dc:	46bd      	mov	sp, r7
 80124de:	bd80      	pop	{r7, pc}

080124e0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80124e0:	b580      	push	{r7, lr}
 80124e2:	b084      	sub	sp, #16
 80124e4:	af00      	add	r7, sp, #0
 80124e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80124ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80124ee:	68fb      	ldr	r3, [r7, #12]
 80124f0:	2200      	movs	r2, #0
 80124f2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80124f6:	68f8      	ldr	r0, [r7, #12]
 80124f8:	f7fe fe2c 	bl	8011154 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80124fc:	bf00      	nop
 80124fe:	3710      	adds	r7, #16
 8012500:	46bd      	mov	sp, r7
 8012502:	bd80      	pop	{r7, pc}

08012504 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8012504:	b580      	push	{r7, lr}
 8012506:	b088      	sub	sp, #32
 8012508:	af00      	add	r7, sp, #0
 801250a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	e853 3f00 	ldrex	r3, [r3]
 8012518:	60bb      	str	r3, [r7, #8]
   return(result);
 801251a:	68bb      	ldr	r3, [r7, #8]
 801251c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012520:	61fb      	str	r3, [r7, #28]
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	461a      	mov	r2, r3
 8012528:	69fb      	ldr	r3, [r7, #28]
 801252a:	61bb      	str	r3, [r7, #24]
 801252c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801252e:	6979      	ldr	r1, [r7, #20]
 8012530:	69ba      	ldr	r2, [r7, #24]
 8012532:	e841 2300 	strex	r3, r2, [r1]
 8012536:	613b      	str	r3, [r7, #16]
   return(result);
 8012538:	693b      	ldr	r3, [r7, #16]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d1e6      	bne.n	801250c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	2220      	movs	r2, #32
 8012542:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	2200      	movs	r2, #0
 801254a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801254c:	6878      	ldr	r0, [r7, #4]
 801254e:	f7f2 fccb 	bl	8004ee8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012552:	bf00      	nop
 8012554:	3720      	adds	r7, #32
 8012556:	46bd      	mov	sp, r7
 8012558:	bd80      	pop	{r7, pc}

0801255a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801255a:	b480      	push	{r7}
 801255c:	b083      	sub	sp, #12
 801255e:	af00      	add	r7, sp, #0
 8012560:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8012562:	bf00      	nop
 8012564:	370c      	adds	r7, #12
 8012566:	46bd      	mov	sp, r7
 8012568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801256c:	4770      	bx	lr

0801256e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801256e:	b480      	push	{r7}
 8012570:	b083      	sub	sp, #12
 8012572:	af00      	add	r7, sp, #0
 8012574:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8012576:	bf00      	nop
 8012578:	370c      	adds	r7, #12
 801257a:	46bd      	mov	sp, r7
 801257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012580:	4770      	bx	lr

08012582 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8012582:	b480      	push	{r7}
 8012584:	b083      	sub	sp, #12
 8012586:	af00      	add	r7, sp, #0
 8012588:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801258a:	bf00      	nop
 801258c:	370c      	adds	r7, #12
 801258e:	46bd      	mov	sp, r7
 8012590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012594:	4770      	bx	lr

08012596 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012596:	b480      	push	{r7}
 8012598:	b085      	sub	sp, #20
 801259a:	af00      	add	r7, sp, #0
 801259c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80125a4:	2b01      	cmp	r3, #1
 80125a6:	d101      	bne.n	80125ac <HAL_UARTEx_DisableFifoMode+0x16>
 80125a8:	2302      	movs	r3, #2
 80125aa:	e027      	b.n	80125fc <HAL_UARTEx_DisableFifoMode+0x66>
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	2201      	movs	r2, #1
 80125b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	2224      	movs	r2, #36	@ 0x24
 80125b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	681a      	ldr	r2, [r3, #0]
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	f022 0201 	bic.w	r2, r2, #1
 80125d2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80125da:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	2200      	movs	r2, #0
 80125e0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	681b      	ldr	r3, [r3, #0]
 80125e6:	68fa      	ldr	r2, [r7, #12]
 80125e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	2220      	movs	r2, #32
 80125ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	2200      	movs	r2, #0
 80125f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80125fa:	2300      	movs	r3, #0
}
 80125fc:	4618      	mov	r0, r3
 80125fe:	3714      	adds	r7, #20
 8012600:	46bd      	mov	sp, r7
 8012602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012606:	4770      	bx	lr

08012608 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012608:	b580      	push	{r7, lr}
 801260a:	b084      	sub	sp, #16
 801260c:	af00      	add	r7, sp, #0
 801260e:	6078      	str	r0, [r7, #4]
 8012610:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012618:	2b01      	cmp	r3, #1
 801261a:	d101      	bne.n	8012620 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801261c:	2302      	movs	r3, #2
 801261e:	e02d      	b.n	801267c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	2201      	movs	r2, #1
 8012624:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	2224      	movs	r2, #36	@ 0x24
 801262c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	681b      	ldr	r3, [r3, #0]
 801263c:	681a      	ldr	r2, [r3, #0]
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	f022 0201 	bic.w	r2, r2, #1
 8012646:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	689b      	ldr	r3, [r3, #8]
 801264e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	683a      	ldr	r2, [r7, #0]
 8012658:	430a      	orrs	r2, r1
 801265a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801265c:	6878      	ldr	r0, [r7, #4]
 801265e:	f000 f8a3 	bl	80127a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	68fa      	ldr	r2, [r7, #12]
 8012668:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	2220      	movs	r2, #32
 801266e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	2200      	movs	r2, #0
 8012676:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801267a:	2300      	movs	r3, #0
}
 801267c:	4618      	mov	r0, r3
 801267e:	3710      	adds	r7, #16
 8012680:	46bd      	mov	sp, r7
 8012682:	bd80      	pop	{r7, pc}

08012684 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012684:	b580      	push	{r7, lr}
 8012686:	b084      	sub	sp, #16
 8012688:	af00      	add	r7, sp, #0
 801268a:	6078      	str	r0, [r7, #4]
 801268c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012694:	2b01      	cmp	r3, #1
 8012696:	d101      	bne.n	801269c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012698:	2302      	movs	r3, #2
 801269a:	e02d      	b.n	80126f8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	2201      	movs	r2, #1
 80126a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	2224      	movs	r2, #36	@ 0x24
 80126a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	681a      	ldr	r2, [r3, #0]
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	f022 0201 	bic.w	r2, r2, #1
 80126c2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	681b      	ldr	r3, [r3, #0]
 80126c8:	689b      	ldr	r3, [r3, #8]
 80126ca:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	681b      	ldr	r3, [r3, #0]
 80126d2:	683a      	ldr	r2, [r7, #0]
 80126d4:	430a      	orrs	r2, r1
 80126d6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80126d8:	6878      	ldr	r0, [r7, #4]
 80126da:	f000 f865 	bl	80127a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	681b      	ldr	r3, [r3, #0]
 80126e2:	68fa      	ldr	r2, [r7, #12]
 80126e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	2220      	movs	r2, #32
 80126ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	2200      	movs	r2, #0
 80126f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80126f6:	2300      	movs	r3, #0
}
 80126f8:	4618      	mov	r0, r3
 80126fa:	3710      	adds	r7, #16
 80126fc:	46bd      	mov	sp, r7
 80126fe:	bd80      	pop	{r7, pc}

08012700 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012700:	b580      	push	{r7, lr}
 8012702:	b08c      	sub	sp, #48	@ 0x30
 8012704:	af00      	add	r7, sp, #0
 8012706:	60f8      	str	r0, [r7, #12]
 8012708:	60b9      	str	r1, [r7, #8]
 801270a:	4613      	mov	r3, r2
 801270c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801270e:	68fb      	ldr	r3, [r7, #12]
 8012710:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012714:	2b20      	cmp	r3, #32
 8012716:	d142      	bne.n	801279e <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8012718:	68bb      	ldr	r3, [r7, #8]
 801271a:	2b00      	cmp	r3, #0
 801271c:	d002      	beq.n	8012724 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 801271e:	88fb      	ldrh	r3, [r7, #6]
 8012720:	2b00      	cmp	r3, #0
 8012722:	d101      	bne.n	8012728 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8012724:	2301      	movs	r3, #1
 8012726:	e03b      	b.n	80127a0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	2201      	movs	r2, #1
 801272c:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 801272e:	68fb      	ldr	r3, [r7, #12]
 8012730:	2200      	movs	r2, #0
 8012732:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8012734:	88fb      	ldrh	r3, [r7, #6]
 8012736:	461a      	mov	r2, r3
 8012738:	68b9      	ldr	r1, [r7, #8]
 801273a:	68f8      	ldr	r0, [r7, #12]
 801273c:	f7ff fc36 	bl	8011fac <UART_Start_Receive_DMA>
 8012740:	4603      	mov	r3, r0
 8012742:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8012746:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801274a:	2b00      	cmp	r3, #0
 801274c:	d124      	bne.n	8012798 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012752:	2b01      	cmp	r3, #1
 8012754:	d11d      	bne.n	8012792 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8012756:	68fb      	ldr	r3, [r7, #12]
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	2210      	movs	r2, #16
 801275c:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	681b      	ldr	r3, [r3, #0]
 8012762:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012764:	69bb      	ldr	r3, [r7, #24]
 8012766:	e853 3f00 	ldrex	r3, [r3]
 801276a:	617b      	str	r3, [r7, #20]
   return(result);
 801276c:	697b      	ldr	r3, [r7, #20]
 801276e:	f043 0310 	orr.w	r3, r3, #16
 8012772:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	681b      	ldr	r3, [r3, #0]
 8012778:	461a      	mov	r2, r3
 801277a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801277c:	627b      	str	r3, [r7, #36]	@ 0x24
 801277e:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012780:	6a39      	ldr	r1, [r7, #32]
 8012782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012784:	e841 2300 	strex	r3, r2, [r1]
 8012788:	61fb      	str	r3, [r7, #28]
   return(result);
 801278a:	69fb      	ldr	r3, [r7, #28]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d1e6      	bne.n	801275e <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8012790:	e002      	b.n	8012798 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8012792:	2301      	movs	r3, #1
 8012794:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8012798:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801279c:	e000      	b.n	80127a0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 801279e:	2302      	movs	r3, #2
  }
}
 80127a0:	4618      	mov	r0, r3
 80127a2:	3730      	adds	r7, #48	@ 0x30
 80127a4:	46bd      	mov	sp, r7
 80127a6:	bd80      	pop	{r7, pc}

080127a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80127a8:	b480      	push	{r7}
 80127aa:	b085      	sub	sp, #20
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d108      	bne.n	80127ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	2201      	movs	r2, #1
 80127bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	2201      	movs	r2, #1
 80127c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80127c8:	e031      	b.n	801282e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80127ca:	2310      	movs	r3, #16
 80127cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80127ce:	2310      	movs	r3, #16
 80127d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	689b      	ldr	r3, [r3, #8]
 80127d8:	0e5b      	lsrs	r3, r3, #25
 80127da:	b2db      	uxtb	r3, r3
 80127dc:	f003 0307 	and.w	r3, r3, #7
 80127e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	689b      	ldr	r3, [r3, #8]
 80127e8:	0f5b      	lsrs	r3, r3, #29
 80127ea:	b2db      	uxtb	r3, r3
 80127ec:	f003 0307 	and.w	r3, r3, #7
 80127f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80127f2:	7bbb      	ldrb	r3, [r7, #14]
 80127f4:	7b3a      	ldrb	r2, [r7, #12]
 80127f6:	4911      	ldr	r1, [pc, #68]	@ (801283c <UARTEx_SetNbDataToProcess+0x94>)
 80127f8:	5c8a      	ldrb	r2, [r1, r2]
 80127fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80127fe:	7b3a      	ldrb	r2, [r7, #12]
 8012800:	490f      	ldr	r1, [pc, #60]	@ (8012840 <UARTEx_SetNbDataToProcess+0x98>)
 8012802:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012804:	fb93 f3f2 	sdiv	r3, r3, r2
 8012808:	b29a      	uxth	r2, r3
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012810:	7bfb      	ldrb	r3, [r7, #15]
 8012812:	7b7a      	ldrb	r2, [r7, #13]
 8012814:	4909      	ldr	r1, [pc, #36]	@ (801283c <UARTEx_SetNbDataToProcess+0x94>)
 8012816:	5c8a      	ldrb	r2, [r1, r2]
 8012818:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801281c:	7b7a      	ldrb	r2, [r7, #13]
 801281e:	4908      	ldr	r1, [pc, #32]	@ (8012840 <UARTEx_SetNbDataToProcess+0x98>)
 8012820:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012822:	fb93 f3f2 	sdiv	r3, r3, r2
 8012826:	b29a      	uxth	r2, r3
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801282e:	bf00      	nop
 8012830:	3714      	adds	r7, #20
 8012832:	46bd      	mov	sp, r7
 8012834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012838:	4770      	bx	lr
 801283a:	bf00      	nop
 801283c:	08017b48 	.word	0x08017b48
 8012840:	08017b50 	.word	0x08017b50

08012844 <__cvt>:
 8012844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012846:	ed2d 8b02 	vpush	{d8}
 801284a:	eeb0 8b40 	vmov.f64	d8, d0
 801284e:	b085      	sub	sp, #20
 8012850:	4617      	mov	r7, r2
 8012852:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8012854:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012856:	ee18 2a90 	vmov	r2, s17
 801285a:	f025 0520 	bic.w	r5, r5, #32
 801285e:	2a00      	cmp	r2, #0
 8012860:	bfb6      	itet	lt
 8012862:	222d      	movlt	r2, #45	@ 0x2d
 8012864:	2200      	movge	r2, #0
 8012866:	eeb1 8b40 	vneglt.f64	d8, d0
 801286a:	2d46      	cmp	r5, #70	@ 0x46
 801286c:	460c      	mov	r4, r1
 801286e:	701a      	strb	r2, [r3, #0]
 8012870:	d004      	beq.n	801287c <__cvt+0x38>
 8012872:	2d45      	cmp	r5, #69	@ 0x45
 8012874:	d100      	bne.n	8012878 <__cvt+0x34>
 8012876:	3401      	adds	r4, #1
 8012878:	2102      	movs	r1, #2
 801287a:	e000      	b.n	801287e <__cvt+0x3a>
 801287c:	2103      	movs	r1, #3
 801287e:	ab03      	add	r3, sp, #12
 8012880:	9301      	str	r3, [sp, #4]
 8012882:	ab02      	add	r3, sp, #8
 8012884:	9300      	str	r3, [sp, #0]
 8012886:	4622      	mov	r2, r4
 8012888:	4633      	mov	r3, r6
 801288a:	eeb0 0b48 	vmov.f64	d0, d8
 801288e:	f001 f963 	bl	8013b58 <_dtoa_r>
 8012892:	2d47      	cmp	r5, #71	@ 0x47
 8012894:	d114      	bne.n	80128c0 <__cvt+0x7c>
 8012896:	07fb      	lsls	r3, r7, #31
 8012898:	d50a      	bpl.n	80128b0 <__cvt+0x6c>
 801289a:	1902      	adds	r2, r0, r4
 801289c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80128a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128a4:	bf08      	it	eq
 80128a6:	9203      	streq	r2, [sp, #12]
 80128a8:	2130      	movs	r1, #48	@ 0x30
 80128aa:	9b03      	ldr	r3, [sp, #12]
 80128ac:	4293      	cmp	r3, r2
 80128ae:	d319      	bcc.n	80128e4 <__cvt+0xa0>
 80128b0:	9b03      	ldr	r3, [sp, #12]
 80128b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80128b4:	1a1b      	subs	r3, r3, r0
 80128b6:	6013      	str	r3, [r2, #0]
 80128b8:	b005      	add	sp, #20
 80128ba:	ecbd 8b02 	vpop	{d8}
 80128be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80128c0:	2d46      	cmp	r5, #70	@ 0x46
 80128c2:	eb00 0204 	add.w	r2, r0, r4
 80128c6:	d1e9      	bne.n	801289c <__cvt+0x58>
 80128c8:	7803      	ldrb	r3, [r0, #0]
 80128ca:	2b30      	cmp	r3, #48	@ 0x30
 80128cc:	d107      	bne.n	80128de <__cvt+0x9a>
 80128ce:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80128d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128d6:	bf1c      	itt	ne
 80128d8:	f1c4 0401 	rsbne	r4, r4, #1
 80128dc:	6034      	strne	r4, [r6, #0]
 80128de:	6833      	ldr	r3, [r6, #0]
 80128e0:	441a      	add	r2, r3
 80128e2:	e7db      	b.n	801289c <__cvt+0x58>
 80128e4:	1c5c      	adds	r4, r3, #1
 80128e6:	9403      	str	r4, [sp, #12]
 80128e8:	7019      	strb	r1, [r3, #0]
 80128ea:	e7de      	b.n	80128aa <__cvt+0x66>

080128ec <__exponent>:
 80128ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80128ee:	2900      	cmp	r1, #0
 80128f0:	bfba      	itte	lt
 80128f2:	4249      	neglt	r1, r1
 80128f4:	232d      	movlt	r3, #45	@ 0x2d
 80128f6:	232b      	movge	r3, #43	@ 0x2b
 80128f8:	2909      	cmp	r1, #9
 80128fa:	7002      	strb	r2, [r0, #0]
 80128fc:	7043      	strb	r3, [r0, #1]
 80128fe:	dd29      	ble.n	8012954 <__exponent+0x68>
 8012900:	f10d 0307 	add.w	r3, sp, #7
 8012904:	461d      	mov	r5, r3
 8012906:	270a      	movs	r7, #10
 8012908:	461a      	mov	r2, r3
 801290a:	fbb1 f6f7 	udiv	r6, r1, r7
 801290e:	fb07 1416 	mls	r4, r7, r6, r1
 8012912:	3430      	adds	r4, #48	@ 0x30
 8012914:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012918:	460c      	mov	r4, r1
 801291a:	2c63      	cmp	r4, #99	@ 0x63
 801291c:	f103 33ff 	add.w	r3, r3, #4294967295
 8012920:	4631      	mov	r1, r6
 8012922:	dcf1      	bgt.n	8012908 <__exponent+0x1c>
 8012924:	3130      	adds	r1, #48	@ 0x30
 8012926:	1e94      	subs	r4, r2, #2
 8012928:	f803 1c01 	strb.w	r1, [r3, #-1]
 801292c:	1c41      	adds	r1, r0, #1
 801292e:	4623      	mov	r3, r4
 8012930:	42ab      	cmp	r3, r5
 8012932:	d30a      	bcc.n	801294a <__exponent+0x5e>
 8012934:	f10d 0309 	add.w	r3, sp, #9
 8012938:	1a9b      	subs	r3, r3, r2
 801293a:	42ac      	cmp	r4, r5
 801293c:	bf88      	it	hi
 801293e:	2300      	movhi	r3, #0
 8012940:	3302      	adds	r3, #2
 8012942:	4403      	add	r3, r0
 8012944:	1a18      	subs	r0, r3, r0
 8012946:	b003      	add	sp, #12
 8012948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801294a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801294e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012952:	e7ed      	b.n	8012930 <__exponent+0x44>
 8012954:	2330      	movs	r3, #48	@ 0x30
 8012956:	3130      	adds	r1, #48	@ 0x30
 8012958:	7083      	strb	r3, [r0, #2]
 801295a:	70c1      	strb	r1, [r0, #3]
 801295c:	1d03      	adds	r3, r0, #4
 801295e:	e7f1      	b.n	8012944 <__exponent+0x58>

08012960 <_printf_float>:
 8012960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012964:	b08d      	sub	sp, #52	@ 0x34
 8012966:	460c      	mov	r4, r1
 8012968:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801296c:	4616      	mov	r6, r2
 801296e:	461f      	mov	r7, r3
 8012970:	4605      	mov	r5, r0
 8012972:	f000 ffdd 	bl	8013930 <_localeconv_r>
 8012976:	f8d0 b000 	ldr.w	fp, [r0]
 801297a:	4658      	mov	r0, fp
 801297c:	f7ed fd00 	bl	8000380 <strlen>
 8012980:	2300      	movs	r3, #0
 8012982:	930a      	str	r3, [sp, #40]	@ 0x28
 8012984:	f8d8 3000 	ldr.w	r3, [r8]
 8012988:	f894 9018 	ldrb.w	r9, [r4, #24]
 801298c:	6822      	ldr	r2, [r4, #0]
 801298e:	9005      	str	r0, [sp, #20]
 8012990:	3307      	adds	r3, #7
 8012992:	f023 0307 	bic.w	r3, r3, #7
 8012996:	f103 0108 	add.w	r1, r3, #8
 801299a:	f8c8 1000 	str.w	r1, [r8]
 801299e:	ed93 0b00 	vldr	d0, [r3]
 80129a2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8012c00 <_printf_float+0x2a0>
 80129a6:	eeb0 7bc0 	vabs.f64	d7, d0
 80129aa:	eeb4 7b46 	vcmp.f64	d7, d6
 80129ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129b2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80129b6:	dd24      	ble.n	8012a02 <_printf_float+0xa2>
 80129b8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80129bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129c0:	d502      	bpl.n	80129c8 <_printf_float+0x68>
 80129c2:	232d      	movs	r3, #45	@ 0x2d
 80129c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80129c8:	498f      	ldr	r1, [pc, #572]	@ (8012c08 <_printf_float+0x2a8>)
 80129ca:	4b90      	ldr	r3, [pc, #576]	@ (8012c0c <_printf_float+0x2ac>)
 80129cc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80129d0:	bf8c      	ite	hi
 80129d2:	4688      	movhi	r8, r1
 80129d4:	4698      	movls	r8, r3
 80129d6:	f022 0204 	bic.w	r2, r2, #4
 80129da:	2303      	movs	r3, #3
 80129dc:	6123      	str	r3, [r4, #16]
 80129de:	6022      	str	r2, [r4, #0]
 80129e0:	f04f 0a00 	mov.w	sl, #0
 80129e4:	9700      	str	r7, [sp, #0]
 80129e6:	4633      	mov	r3, r6
 80129e8:	aa0b      	add	r2, sp, #44	@ 0x2c
 80129ea:	4621      	mov	r1, r4
 80129ec:	4628      	mov	r0, r5
 80129ee:	f000 f9d1 	bl	8012d94 <_printf_common>
 80129f2:	3001      	adds	r0, #1
 80129f4:	f040 8089 	bne.w	8012b0a <_printf_float+0x1aa>
 80129f8:	f04f 30ff 	mov.w	r0, #4294967295
 80129fc:	b00d      	add	sp, #52	@ 0x34
 80129fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a02:	eeb4 0b40 	vcmp.f64	d0, d0
 8012a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a0a:	d709      	bvc.n	8012a20 <_printf_float+0xc0>
 8012a0c:	ee10 3a90 	vmov	r3, s1
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	bfbc      	itt	lt
 8012a14:	232d      	movlt	r3, #45	@ 0x2d
 8012a16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012a1a:	497d      	ldr	r1, [pc, #500]	@ (8012c10 <_printf_float+0x2b0>)
 8012a1c:	4b7d      	ldr	r3, [pc, #500]	@ (8012c14 <_printf_float+0x2b4>)
 8012a1e:	e7d5      	b.n	80129cc <_printf_float+0x6c>
 8012a20:	6863      	ldr	r3, [r4, #4]
 8012a22:	1c59      	adds	r1, r3, #1
 8012a24:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8012a28:	d139      	bne.n	8012a9e <_printf_float+0x13e>
 8012a2a:	2306      	movs	r3, #6
 8012a2c:	6063      	str	r3, [r4, #4]
 8012a2e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8012a32:	2300      	movs	r3, #0
 8012a34:	6022      	str	r2, [r4, #0]
 8012a36:	9303      	str	r3, [sp, #12]
 8012a38:	ab0a      	add	r3, sp, #40	@ 0x28
 8012a3a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8012a3e:	ab09      	add	r3, sp, #36	@ 0x24
 8012a40:	9300      	str	r3, [sp, #0]
 8012a42:	6861      	ldr	r1, [r4, #4]
 8012a44:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012a48:	4628      	mov	r0, r5
 8012a4a:	f7ff fefb 	bl	8012844 <__cvt>
 8012a4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012a52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012a54:	4680      	mov	r8, r0
 8012a56:	d129      	bne.n	8012aac <_printf_float+0x14c>
 8012a58:	1cc8      	adds	r0, r1, #3
 8012a5a:	db02      	blt.n	8012a62 <_printf_float+0x102>
 8012a5c:	6863      	ldr	r3, [r4, #4]
 8012a5e:	4299      	cmp	r1, r3
 8012a60:	dd41      	ble.n	8012ae6 <_printf_float+0x186>
 8012a62:	f1a9 0902 	sub.w	r9, r9, #2
 8012a66:	fa5f f989 	uxtb.w	r9, r9
 8012a6a:	3901      	subs	r1, #1
 8012a6c:	464a      	mov	r2, r9
 8012a6e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012a72:	9109      	str	r1, [sp, #36]	@ 0x24
 8012a74:	f7ff ff3a 	bl	80128ec <__exponent>
 8012a78:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012a7a:	1813      	adds	r3, r2, r0
 8012a7c:	2a01      	cmp	r2, #1
 8012a7e:	4682      	mov	sl, r0
 8012a80:	6123      	str	r3, [r4, #16]
 8012a82:	dc02      	bgt.n	8012a8a <_printf_float+0x12a>
 8012a84:	6822      	ldr	r2, [r4, #0]
 8012a86:	07d2      	lsls	r2, r2, #31
 8012a88:	d501      	bpl.n	8012a8e <_printf_float+0x12e>
 8012a8a:	3301      	adds	r3, #1
 8012a8c:	6123      	str	r3, [r4, #16]
 8012a8e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d0a6      	beq.n	80129e4 <_printf_float+0x84>
 8012a96:	232d      	movs	r3, #45	@ 0x2d
 8012a98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012a9c:	e7a2      	b.n	80129e4 <_printf_float+0x84>
 8012a9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012aa2:	d1c4      	bne.n	8012a2e <_printf_float+0xce>
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d1c2      	bne.n	8012a2e <_printf_float+0xce>
 8012aa8:	2301      	movs	r3, #1
 8012aaa:	e7bf      	b.n	8012a2c <_printf_float+0xcc>
 8012aac:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012ab0:	d9db      	bls.n	8012a6a <_printf_float+0x10a>
 8012ab2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8012ab6:	d118      	bne.n	8012aea <_printf_float+0x18a>
 8012ab8:	2900      	cmp	r1, #0
 8012aba:	6863      	ldr	r3, [r4, #4]
 8012abc:	dd0b      	ble.n	8012ad6 <_printf_float+0x176>
 8012abe:	6121      	str	r1, [r4, #16]
 8012ac0:	b913      	cbnz	r3, 8012ac8 <_printf_float+0x168>
 8012ac2:	6822      	ldr	r2, [r4, #0]
 8012ac4:	07d0      	lsls	r0, r2, #31
 8012ac6:	d502      	bpl.n	8012ace <_printf_float+0x16e>
 8012ac8:	3301      	adds	r3, #1
 8012aca:	440b      	add	r3, r1
 8012acc:	6123      	str	r3, [r4, #16]
 8012ace:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012ad0:	f04f 0a00 	mov.w	sl, #0
 8012ad4:	e7db      	b.n	8012a8e <_printf_float+0x12e>
 8012ad6:	b913      	cbnz	r3, 8012ade <_printf_float+0x17e>
 8012ad8:	6822      	ldr	r2, [r4, #0]
 8012ada:	07d2      	lsls	r2, r2, #31
 8012adc:	d501      	bpl.n	8012ae2 <_printf_float+0x182>
 8012ade:	3302      	adds	r3, #2
 8012ae0:	e7f4      	b.n	8012acc <_printf_float+0x16c>
 8012ae2:	2301      	movs	r3, #1
 8012ae4:	e7f2      	b.n	8012acc <_printf_float+0x16c>
 8012ae6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8012aea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012aec:	4299      	cmp	r1, r3
 8012aee:	db05      	blt.n	8012afc <_printf_float+0x19c>
 8012af0:	6823      	ldr	r3, [r4, #0]
 8012af2:	6121      	str	r1, [r4, #16]
 8012af4:	07d8      	lsls	r0, r3, #31
 8012af6:	d5ea      	bpl.n	8012ace <_printf_float+0x16e>
 8012af8:	1c4b      	adds	r3, r1, #1
 8012afa:	e7e7      	b.n	8012acc <_printf_float+0x16c>
 8012afc:	2900      	cmp	r1, #0
 8012afe:	bfd4      	ite	le
 8012b00:	f1c1 0202 	rsble	r2, r1, #2
 8012b04:	2201      	movgt	r2, #1
 8012b06:	4413      	add	r3, r2
 8012b08:	e7e0      	b.n	8012acc <_printf_float+0x16c>
 8012b0a:	6823      	ldr	r3, [r4, #0]
 8012b0c:	055a      	lsls	r2, r3, #21
 8012b0e:	d407      	bmi.n	8012b20 <_printf_float+0x1c0>
 8012b10:	6923      	ldr	r3, [r4, #16]
 8012b12:	4642      	mov	r2, r8
 8012b14:	4631      	mov	r1, r6
 8012b16:	4628      	mov	r0, r5
 8012b18:	47b8      	blx	r7
 8012b1a:	3001      	adds	r0, #1
 8012b1c:	d12a      	bne.n	8012b74 <_printf_float+0x214>
 8012b1e:	e76b      	b.n	80129f8 <_printf_float+0x98>
 8012b20:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012b24:	f240 80e0 	bls.w	8012ce8 <_printf_float+0x388>
 8012b28:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8012b2c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b34:	d133      	bne.n	8012b9e <_printf_float+0x23e>
 8012b36:	4a38      	ldr	r2, [pc, #224]	@ (8012c18 <_printf_float+0x2b8>)
 8012b38:	2301      	movs	r3, #1
 8012b3a:	4631      	mov	r1, r6
 8012b3c:	4628      	mov	r0, r5
 8012b3e:	47b8      	blx	r7
 8012b40:	3001      	adds	r0, #1
 8012b42:	f43f af59 	beq.w	80129f8 <_printf_float+0x98>
 8012b46:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8012b4a:	4543      	cmp	r3, r8
 8012b4c:	db02      	blt.n	8012b54 <_printf_float+0x1f4>
 8012b4e:	6823      	ldr	r3, [r4, #0]
 8012b50:	07d8      	lsls	r0, r3, #31
 8012b52:	d50f      	bpl.n	8012b74 <_printf_float+0x214>
 8012b54:	9b05      	ldr	r3, [sp, #20]
 8012b56:	465a      	mov	r2, fp
 8012b58:	4631      	mov	r1, r6
 8012b5a:	4628      	mov	r0, r5
 8012b5c:	47b8      	blx	r7
 8012b5e:	3001      	adds	r0, #1
 8012b60:	f43f af4a 	beq.w	80129f8 <_printf_float+0x98>
 8012b64:	f04f 0900 	mov.w	r9, #0
 8012b68:	f108 38ff 	add.w	r8, r8, #4294967295
 8012b6c:	f104 0a1a 	add.w	sl, r4, #26
 8012b70:	45c8      	cmp	r8, r9
 8012b72:	dc09      	bgt.n	8012b88 <_printf_float+0x228>
 8012b74:	6823      	ldr	r3, [r4, #0]
 8012b76:	079b      	lsls	r3, r3, #30
 8012b78:	f100 8107 	bmi.w	8012d8a <_printf_float+0x42a>
 8012b7c:	68e0      	ldr	r0, [r4, #12]
 8012b7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012b80:	4298      	cmp	r0, r3
 8012b82:	bfb8      	it	lt
 8012b84:	4618      	movlt	r0, r3
 8012b86:	e739      	b.n	80129fc <_printf_float+0x9c>
 8012b88:	2301      	movs	r3, #1
 8012b8a:	4652      	mov	r2, sl
 8012b8c:	4631      	mov	r1, r6
 8012b8e:	4628      	mov	r0, r5
 8012b90:	47b8      	blx	r7
 8012b92:	3001      	adds	r0, #1
 8012b94:	f43f af30 	beq.w	80129f8 <_printf_float+0x98>
 8012b98:	f109 0901 	add.w	r9, r9, #1
 8012b9c:	e7e8      	b.n	8012b70 <_printf_float+0x210>
 8012b9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	dc3b      	bgt.n	8012c1c <_printf_float+0x2bc>
 8012ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8012c18 <_printf_float+0x2b8>)
 8012ba6:	2301      	movs	r3, #1
 8012ba8:	4631      	mov	r1, r6
 8012baa:	4628      	mov	r0, r5
 8012bac:	47b8      	blx	r7
 8012bae:	3001      	adds	r0, #1
 8012bb0:	f43f af22 	beq.w	80129f8 <_printf_float+0x98>
 8012bb4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012bb8:	ea59 0303 	orrs.w	r3, r9, r3
 8012bbc:	d102      	bne.n	8012bc4 <_printf_float+0x264>
 8012bbe:	6823      	ldr	r3, [r4, #0]
 8012bc0:	07d9      	lsls	r1, r3, #31
 8012bc2:	d5d7      	bpl.n	8012b74 <_printf_float+0x214>
 8012bc4:	9b05      	ldr	r3, [sp, #20]
 8012bc6:	465a      	mov	r2, fp
 8012bc8:	4631      	mov	r1, r6
 8012bca:	4628      	mov	r0, r5
 8012bcc:	47b8      	blx	r7
 8012bce:	3001      	adds	r0, #1
 8012bd0:	f43f af12 	beq.w	80129f8 <_printf_float+0x98>
 8012bd4:	f04f 0a00 	mov.w	sl, #0
 8012bd8:	f104 0b1a 	add.w	fp, r4, #26
 8012bdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012bde:	425b      	negs	r3, r3
 8012be0:	4553      	cmp	r3, sl
 8012be2:	dc01      	bgt.n	8012be8 <_printf_float+0x288>
 8012be4:	464b      	mov	r3, r9
 8012be6:	e794      	b.n	8012b12 <_printf_float+0x1b2>
 8012be8:	2301      	movs	r3, #1
 8012bea:	465a      	mov	r2, fp
 8012bec:	4631      	mov	r1, r6
 8012bee:	4628      	mov	r0, r5
 8012bf0:	47b8      	blx	r7
 8012bf2:	3001      	adds	r0, #1
 8012bf4:	f43f af00 	beq.w	80129f8 <_printf_float+0x98>
 8012bf8:	f10a 0a01 	add.w	sl, sl, #1
 8012bfc:	e7ee      	b.n	8012bdc <_printf_float+0x27c>
 8012bfe:	bf00      	nop
 8012c00:	ffffffff 	.word	0xffffffff
 8012c04:	7fefffff 	.word	0x7fefffff
 8012c08:	08017b5c 	.word	0x08017b5c
 8012c0c:	08017b58 	.word	0x08017b58
 8012c10:	08017b64 	.word	0x08017b64
 8012c14:	08017b60 	.word	0x08017b60
 8012c18:	08017b68 	.word	0x08017b68
 8012c1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012c1e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012c22:	4553      	cmp	r3, sl
 8012c24:	bfa8      	it	ge
 8012c26:	4653      	movge	r3, sl
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	4699      	mov	r9, r3
 8012c2c:	dc37      	bgt.n	8012c9e <_printf_float+0x33e>
 8012c2e:	2300      	movs	r3, #0
 8012c30:	9307      	str	r3, [sp, #28]
 8012c32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012c36:	f104 021a 	add.w	r2, r4, #26
 8012c3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012c3c:	9907      	ldr	r1, [sp, #28]
 8012c3e:	9306      	str	r3, [sp, #24]
 8012c40:	eba3 0309 	sub.w	r3, r3, r9
 8012c44:	428b      	cmp	r3, r1
 8012c46:	dc31      	bgt.n	8012cac <_printf_float+0x34c>
 8012c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c4a:	459a      	cmp	sl, r3
 8012c4c:	dc3b      	bgt.n	8012cc6 <_printf_float+0x366>
 8012c4e:	6823      	ldr	r3, [r4, #0]
 8012c50:	07da      	lsls	r2, r3, #31
 8012c52:	d438      	bmi.n	8012cc6 <_printf_float+0x366>
 8012c54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c56:	ebaa 0903 	sub.w	r9, sl, r3
 8012c5a:	9b06      	ldr	r3, [sp, #24]
 8012c5c:	ebaa 0303 	sub.w	r3, sl, r3
 8012c60:	4599      	cmp	r9, r3
 8012c62:	bfa8      	it	ge
 8012c64:	4699      	movge	r9, r3
 8012c66:	f1b9 0f00 	cmp.w	r9, #0
 8012c6a:	dc34      	bgt.n	8012cd6 <_printf_float+0x376>
 8012c6c:	f04f 0800 	mov.w	r8, #0
 8012c70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012c74:	f104 0b1a 	add.w	fp, r4, #26
 8012c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c7a:	ebaa 0303 	sub.w	r3, sl, r3
 8012c7e:	eba3 0309 	sub.w	r3, r3, r9
 8012c82:	4543      	cmp	r3, r8
 8012c84:	f77f af76 	ble.w	8012b74 <_printf_float+0x214>
 8012c88:	2301      	movs	r3, #1
 8012c8a:	465a      	mov	r2, fp
 8012c8c:	4631      	mov	r1, r6
 8012c8e:	4628      	mov	r0, r5
 8012c90:	47b8      	blx	r7
 8012c92:	3001      	adds	r0, #1
 8012c94:	f43f aeb0 	beq.w	80129f8 <_printf_float+0x98>
 8012c98:	f108 0801 	add.w	r8, r8, #1
 8012c9c:	e7ec      	b.n	8012c78 <_printf_float+0x318>
 8012c9e:	4642      	mov	r2, r8
 8012ca0:	4631      	mov	r1, r6
 8012ca2:	4628      	mov	r0, r5
 8012ca4:	47b8      	blx	r7
 8012ca6:	3001      	adds	r0, #1
 8012ca8:	d1c1      	bne.n	8012c2e <_printf_float+0x2ce>
 8012caa:	e6a5      	b.n	80129f8 <_printf_float+0x98>
 8012cac:	2301      	movs	r3, #1
 8012cae:	4631      	mov	r1, r6
 8012cb0:	4628      	mov	r0, r5
 8012cb2:	9206      	str	r2, [sp, #24]
 8012cb4:	47b8      	blx	r7
 8012cb6:	3001      	adds	r0, #1
 8012cb8:	f43f ae9e 	beq.w	80129f8 <_printf_float+0x98>
 8012cbc:	9b07      	ldr	r3, [sp, #28]
 8012cbe:	9a06      	ldr	r2, [sp, #24]
 8012cc0:	3301      	adds	r3, #1
 8012cc2:	9307      	str	r3, [sp, #28]
 8012cc4:	e7b9      	b.n	8012c3a <_printf_float+0x2da>
 8012cc6:	9b05      	ldr	r3, [sp, #20]
 8012cc8:	465a      	mov	r2, fp
 8012cca:	4631      	mov	r1, r6
 8012ccc:	4628      	mov	r0, r5
 8012cce:	47b8      	blx	r7
 8012cd0:	3001      	adds	r0, #1
 8012cd2:	d1bf      	bne.n	8012c54 <_printf_float+0x2f4>
 8012cd4:	e690      	b.n	80129f8 <_printf_float+0x98>
 8012cd6:	9a06      	ldr	r2, [sp, #24]
 8012cd8:	464b      	mov	r3, r9
 8012cda:	4442      	add	r2, r8
 8012cdc:	4631      	mov	r1, r6
 8012cde:	4628      	mov	r0, r5
 8012ce0:	47b8      	blx	r7
 8012ce2:	3001      	adds	r0, #1
 8012ce4:	d1c2      	bne.n	8012c6c <_printf_float+0x30c>
 8012ce6:	e687      	b.n	80129f8 <_printf_float+0x98>
 8012ce8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8012cec:	f1b9 0f01 	cmp.w	r9, #1
 8012cf0:	dc01      	bgt.n	8012cf6 <_printf_float+0x396>
 8012cf2:	07db      	lsls	r3, r3, #31
 8012cf4:	d536      	bpl.n	8012d64 <_printf_float+0x404>
 8012cf6:	2301      	movs	r3, #1
 8012cf8:	4642      	mov	r2, r8
 8012cfa:	4631      	mov	r1, r6
 8012cfc:	4628      	mov	r0, r5
 8012cfe:	47b8      	blx	r7
 8012d00:	3001      	adds	r0, #1
 8012d02:	f43f ae79 	beq.w	80129f8 <_printf_float+0x98>
 8012d06:	9b05      	ldr	r3, [sp, #20]
 8012d08:	465a      	mov	r2, fp
 8012d0a:	4631      	mov	r1, r6
 8012d0c:	4628      	mov	r0, r5
 8012d0e:	47b8      	blx	r7
 8012d10:	3001      	adds	r0, #1
 8012d12:	f43f ae71 	beq.w	80129f8 <_printf_float+0x98>
 8012d16:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8012d1a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d22:	f109 39ff 	add.w	r9, r9, #4294967295
 8012d26:	d018      	beq.n	8012d5a <_printf_float+0x3fa>
 8012d28:	464b      	mov	r3, r9
 8012d2a:	f108 0201 	add.w	r2, r8, #1
 8012d2e:	4631      	mov	r1, r6
 8012d30:	4628      	mov	r0, r5
 8012d32:	47b8      	blx	r7
 8012d34:	3001      	adds	r0, #1
 8012d36:	d10c      	bne.n	8012d52 <_printf_float+0x3f2>
 8012d38:	e65e      	b.n	80129f8 <_printf_float+0x98>
 8012d3a:	2301      	movs	r3, #1
 8012d3c:	465a      	mov	r2, fp
 8012d3e:	4631      	mov	r1, r6
 8012d40:	4628      	mov	r0, r5
 8012d42:	47b8      	blx	r7
 8012d44:	3001      	adds	r0, #1
 8012d46:	f43f ae57 	beq.w	80129f8 <_printf_float+0x98>
 8012d4a:	f108 0801 	add.w	r8, r8, #1
 8012d4e:	45c8      	cmp	r8, r9
 8012d50:	dbf3      	blt.n	8012d3a <_printf_float+0x3da>
 8012d52:	4653      	mov	r3, sl
 8012d54:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012d58:	e6dc      	b.n	8012b14 <_printf_float+0x1b4>
 8012d5a:	f04f 0800 	mov.w	r8, #0
 8012d5e:	f104 0b1a 	add.w	fp, r4, #26
 8012d62:	e7f4      	b.n	8012d4e <_printf_float+0x3ee>
 8012d64:	2301      	movs	r3, #1
 8012d66:	4642      	mov	r2, r8
 8012d68:	e7e1      	b.n	8012d2e <_printf_float+0x3ce>
 8012d6a:	2301      	movs	r3, #1
 8012d6c:	464a      	mov	r2, r9
 8012d6e:	4631      	mov	r1, r6
 8012d70:	4628      	mov	r0, r5
 8012d72:	47b8      	blx	r7
 8012d74:	3001      	adds	r0, #1
 8012d76:	f43f ae3f 	beq.w	80129f8 <_printf_float+0x98>
 8012d7a:	f108 0801 	add.w	r8, r8, #1
 8012d7e:	68e3      	ldr	r3, [r4, #12]
 8012d80:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012d82:	1a5b      	subs	r3, r3, r1
 8012d84:	4543      	cmp	r3, r8
 8012d86:	dcf0      	bgt.n	8012d6a <_printf_float+0x40a>
 8012d88:	e6f8      	b.n	8012b7c <_printf_float+0x21c>
 8012d8a:	f04f 0800 	mov.w	r8, #0
 8012d8e:	f104 0919 	add.w	r9, r4, #25
 8012d92:	e7f4      	b.n	8012d7e <_printf_float+0x41e>

08012d94 <_printf_common>:
 8012d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012d98:	4616      	mov	r6, r2
 8012d9a:	4698      	mov	r8, r3
 8012d9c:	688a      	ldr	r2, [r1, #8]
 8012d9e:	690b      	ldr	r3, [r1, #16]
 8012da0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012da4:	4293      	cmp	r3, r2
 8012da6:	bfb8      	it	lt
 8012da8:	4613      	movlt	r3, r2
 8012daa:	6033      	str	r3, [r6, #0]
 8012dac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012db0:	4607      	mov	r7, r0
 8012db2:	460c      	mov	r4, r1
 8012db4:	b10a      	cbz	r2, 8012dba <_printf_common+0x26>
 8012db6:	3301      	adds	r3, #1
 8012db8:	6033      	str	r3, [r6, #0]
 8012dba:	6823      	ldr	r3, [r4, #0]
 8012dbc:	0699      	lsls	r1, r3, #26
 8012dbe:	bf42      	ittt	mi
 8012dc0:	6833      	ldrmi	r3, [r6, #0]
 8012dc2:	3302      	addmi	r3, #2
 8012dc4:	6033      	strmi	r3, [r6, #0]
 8012dc6:	6825      	ldr	r5, [r4, #0]
 8012dc8:	f015 0506 	ands.w	r5, r5, #6
 8012dcc:	d106      	bne.n	8012ddc <_printf_common+0x48>
 8012dce:	f104 0a19 	add.w	sl, r4, #25
 8012dd2:	68e3      	ldr	r3, [r4, #12]
 8012dd4:	6832      	ldr	r2, [r6, #0]
 8012dd6:	1a9b      	subs	r3, r3, r2
 8012dd8:	42ab      	cmp	r3, r5
 8012dda:	dc26      	bgt.n	8012e2a <_printf_common+0x96>
 8012ddc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012de0:	6822      	ldr	r2, [r4, #0]
 8012de2:	3b00      	subs	r3, #0
 8012de4:	bf18      	it	ne
 8012de6:	2301      	movne	r3, #1
 8012de8:	0692      	lsls	r2, r2, #26
 8012dea:	d42b      	bmi.n	8012e44 <_printf_common+0xb0>
 8012dec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012df0:	4641      	mov	r1, r8
 8012df2:	4638      	mov	r0, r7
 8012df4:	47c8      	blx	r9
 8012df6:	3001      	adds	r0, #1
 8012df8:	d01e      	beq.n	8012e38 <_printf_common+0xa4>
 8012dfa:	6823      	ldr	r3, [r4, #0]
 8012dfc:	6922      	ldr	r2, [r4, #16]
 8012dfe:	f003 0306 	and.w	r3, r3, #6
 8012e02:	2b04      	cmp	r3, #4
 8012e04:	bf02      	ittt	eq
 8012e06:	68e5      	ldreq	r5, [r4, #12]
 8012e08:	6833      	ldreq	r3, [r6, #0]
 8012e0a:	1aed      	subeq	r5, r5, r3
 8012e0c:	68a3      	ldr	r3, [r4, #8]
 8012e0e:	bf0c      	ite	eq
 8012e10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012e14:	2500      	movne	r5, #0
 8012e16:	4293      	cmp	r3, r2
 8012e18:	bfc4      	itt	gt
 8012e1a:	1a9b      	subgt	r3, r3, r2
 8012e1c:	18ed      	addgt	r5, r5, r3
 8012e1e:	2600      	movs	r6, #0
 8012e20:	341a      	adds	r4, #26
 8012e22:	42b5      	cmp	r5, r6
 8012e24:	d11a      	bne.n	8012e5c <_printf_common+0xc8>
 8012e26:	2000      	movs	r0, #0
 8012e28:	e008      	b.n	8012e3c <_printf_common+0xa8>
 8012e2a:	2301      	movs	r3, #1
 8012e2c:	4652      	mov	r2, sl
 8012e2e:	4641      	mov	r1, r8
 8012e30:	4638      	mov	r0, r7
 8012e32:	47c8      	blx	r9
 8012e34:	3001      	adds	r0, #1
 8012e36:	d103      	bne.n	8012e40 <_printf_common+0xac>
 8012e38:	f04f 30ff 	mov.w	r0, #4294967295
 8012e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e40:	3501      	adds	r5, #1
 8012e42:	e7c6      	b.n	8012dd2 <_printf_common+0x3e>
 8012e44:	18e1      	adds	r1, r4, r3
 8012e46:	1c5a      	adds	r2, r3, #1
 8012e48:	2030      	movs	r0, #48	@ 0x30
 8012e4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012e4e:	4422      	add	r2, r4
 8012e50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012e54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012e58:	3302      	adds	r3, #2
 8012e5a:	e7c7      	b.n	8012dec <_printf_common+0x58>
 8012e5c:	2301      	movs	r3, #1
 8012e5e:	4622      	mov	r2, r4
 8012e60:	4641      	mov	r1, r8
 8012e62:	4638      	mov	r0, r7
 8012e64:	47c8      	blx	r9
 8012e66:	3001      	adds	r0, #1
 8012e68:	d0e6      	beq.n	8012e38 <_printf_common+0xa4>
 8012e6a:	3601      	adds	r6, #1
 8012e6c:	e7d9      	b.n	8012e22 <_printf_common+0x8e>
	...

08012e70 <_printf_i>:
 8012e70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012e74:	7e0f      	ldrb	r7, [r1, #24]
 8012e76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012e78:	2f78      	cmp	r7, #120	@ 0x78
 8012e7a:	4691      	mov	r9, r2
 8012e7c:	4680      	mov	r8, r0
 8012e7e:	460c      	mov	r4, r1
 8012e80:	469a      	mov	sl, r3
 8012e82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012e86:	d807      	bhi.n	8012e98 <_printf_i+0x28>
 8012e88:	2f62      	cmp	r7, #98	@ 0x62
 8012e8a:	d80a      	bhi.n	8012ea2 <_printf_i+0x32>
 8012e8c:	2f00      	cmp	r7, #0
 8012e8e:	f000 80d1 	beq.w	8013034 <_printf_i+0x1c4>
 8012e92:	2f58      	cmp	r7, #88	@ 0x58
 8012e94:	f000 80b8 	beq.w	8013008 <_printf_i+0x198>
 8012e98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012e9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012ea0:	e03a      	b.n	8012f18 <_printf_i+0xa8>
 8012ea2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012ea6:	2b15      	cmp	r3, #21
 8012ea8:	d8f6      	bhi.n	8012e98 <_printf_i+0x28>
 8012eaa:	a101      	add	r1, pc, #4	@ (adr r1, 8012eb0 <_printf_i+0x40>)
 8012eac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012eb0:	08012f09 	.word	0x08012f09
 8012eb4:	08012f1d 	.word	0x08012f1d
 8012eb8:	08012e99 	.word	0x08012e99
 8012ebc:	08012e99 	.word	0x08012e99
 8012ec0:	08012e99 	.word	0x08012e99
 8012ec4:	08012e99 	.word	0x08012e99
 8012ec8:	08012f1d 	.word	0x08012f1d
 8012ecc:	08012e99 	.word	0x08012e99
 8012ed0:	08012e99 	.word	0x08012e99
 8012ed4:	08012e99 	.word	0x08012e99
 8012ed8:	08012e99 	.word	0x08012e99
 8012edc:	0801301b 	.word	0x0801301b
 8012ee0:	08012f47 	.word	0x08012f47
 8012ee4:	08012fd5 	.word	0x08012fd5
 8012ee8:	08012e99 	.word	0x08012e99
 8012eec:	08012e99 	.word	0x08012e99
 8012ef0:	0801303d 	.word	0x0801303d
 8012ef4:	08012e99 	.word	0x08012e99
 8012ef8:	08012f47 	.word	0x08012f47
 8012efc:	08012e99 	.word	0x08012e99
 8012f00:	08012e99 	.word	0x08012e99
 8012f04:	08012fdd 	.word	0x08012fdd
 8012f08:	6833      	ldr	r3, [r6, #0]
 8012f0a:	1d1a      	adds	r2, r3, #4
 8012f0c:	681b      	ldr	r3, [r3, #0]
 8012f0e:	6032      	str	r2, [r6, #0]
 8012f10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012f14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012f18:	2301      	movs	r3, #1
 8012f1a:	e09c      	b.n	8013056 <_printf_i+0x1e6>
 8012f1c:	6833      	ldr	r3, [r6, #0]
 8012f1e:	6820      	ldr	r0, [r4, #0]
 8012f20:	1d19      	adds	r1, r3, #4
 8012f22:	6031      	str	r1, [r6, #0]
 8012f24:	0606      	lsls	r6, r0, #24
 8012f26:	d501      	bpl.n	8012f2c <_printf_i+0xbc>
 8012f28:	681d      	ldr	r5, [r3, #0]
 8012f2a:	e003      	b.n	8012f34 <_printf_i+0xc4>
 8012f2c:	0645      	lsls	r5, r0, #25
 8012f2e:	d5fb      	bpl.n	8012f28 <_printf_i+0xb8>
 8012f30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012f34:	2d00      	cmp	r5, #0
 8012f36:	da03      	bge.n	8012f40 <_printf_i+0xd0>
 8012f38:	232d      	movs	r3, #45	@ 0x2d
 8012f3a:	426d      	negs	r5, r5
 8012f3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012f40:	4858      	ldr	r0, [pc, #352]	@ (80130a4 <_printf_i+0x234>)
 8012f42:	230a      	movs	r3, #10
 8012f44:	e011      	b.n	8012f6a <_printf_i+0xfa>
 8012f46:	6821      	ldr	r1, [r4, #0]
 8012f48:	6833      	ldr	r3, [r6, #0]
 8012f4a:	0608      	lsls	r0, r1, #24
 8012f4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8012f50:	d402      	bmi.n	8012f58 <_printf_i+0xe8>
 8012f52:	0649      	lsls	r1, r1, #25
 8012f54:	bf48      	it	mi
 8012f56:	b2ad      	uxthmi	r5, r5
 8012f58:	2f6f      	cmp	r7, #111	@ 0x6f
 8012f5a:	4852      	ldr	r0, [pc, #328]	@ (80130a4 <_printf_i+0x234>)
 8012f5c:	6033      	str	r3, [r6, #0]
 8012f5e:	bf14      	ite	ne
 8012f60:	230a      	movne	r3, #10
 8012f62:	2308      	moveq	r3, #8
 8012f64:	2100      	movs	r1, #0
 8012f66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012f6a:	6866      	ldr	r6, [r4, #4]
 8012f6c:	60a6      	str	r6, [r4, #8]
 8012f6e:	2e00      	cmp	r6, #0
 8012f70:	db05      	blt.n	8012f7e <_printf_i+0x10e>
 8012f72:	6821      	ldr	r1, [r4, #0]
 8012f74:	432e      	orrs	r6, r5
 8012f76:	f021 0104 	bic.w	r1, r1, #4
 8012f7a:	6021      	str	r1, [r4, #0]
 8012f7c:	d04b      	beq.n	8013016 <_printf_i+0x1a6>
 8012f7e:	4616      	mov	r6, r2
 8012f80:	fbb5 f1f3 	udiv	r1, r5, r3
 8012f84:	fb03 5711 	mls	r7, r3, r1, r5
 8012f88:	5dc7      	ldrb	r7, [r0, r7]
 8012f8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012f8e:	462f      	mov	r7, r5
 8012f90:	42bb      	cmp	r3, r7
 8012f92:	460d      	mov	r5, r1
 8012f94:	d9f4      	bls.n	8012f80 <_printf_i+0x110>
 8012f96:	2b08      	cmp	r3, #8
 8012f98:	d10b      	bne.n	8012fb2 <_printf_i+0x142>
 8012f9a:	6823      	ldr	r3, [r4, #0]
 8012f9c:	07df      	lsls	r7, r3, #31
 8012f9e:	d508      	bpl.n	8012fb2 <_printf_i+0x142>
 8012fa0:	6923      	ldr	r3, [r4, #16]
 8012fa2:	6861      	ldr	r1, [r4, #4]
 8012fa4:	4299      	cmp	r1, r3
 8012fa6:	bfde      	ittt	le
 8012fa8:	2330      	movle	r3, #48	@ 0x30
 8012faa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012fae:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012fb2:	1b92      	subs	r2, r2, r6
 8012fb4:	6122      	str	r2, [r4, #16]
 8012fb6:	f8cd a000 	str.w	sl, [sp]
 8012fba:	464b      	mov	r3, r9
 8012fbc:	aa03      	add	r2, sp, #12
 8012fbe:	4621      	mov	r1, r4
 8012fc0:	4640      	mov	r0, r8
 8012fc2:	f7ff fee7 	bl	8012d94 <_printf_common>
 8012fc6:	3001      	adds	r0, #1
 8012fc8:	d14a      	bne.n	8013060 <_printf_i+0x1f0>
 8012fca:	f04f 30ff 	mov.w	r0, #4294967295
 8012fce:	b004      	add	sp, #16
 8012fd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fd4:	6823      	ldr	r3, [r4, #0]
 8012fd6:	f043 0320 	orr.w	r3, r3, #32
 8012fda:	6023      	str	r3, [r4, #0]
 8012fdc:	4832      	ldr	r0, [pc, #200]	@ (80130a8 <_printf_i+0x238>)
 8012fde:	2778      	movs	r7, #120	@ 0x78
 8012fe0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012fe4:	6823      	ldr	r3, [r4, #0]
 8012fe6:	6831      	ldr	r1, [r6, #0]
 8012fe8:	061f      	lsls	r7, r3, #24
 8012fea:	f851 5b04 	ldr.w	r5, [r1], #4
 8012fee:	d402      	bmi.n	8012ff6 <_printf_i+0x186>
 8012ff0:	065f      	lsls	r7, r3, #25
 8012ff2:	bf48      	it	mi
 8012ff4:	b2ad      	uxthmi	r5, r5
 8012ff6:	6031      	str	r1, [r6, #0]
 8012ff8:	07d9      	lsls	r1, r3, #31
 8012ffa:	bf44      	itt	mi
 8012ffc:	f043 0320 	orrmi.w	r3, r3, #32
 8013000:	6023      	strmi	r3, [r4, #0]
 8013002:	b11d      	cbz	r5, 801300c <_printf_i+0x19c>
 8013004:	2310      	movs	r3, #16
 8013006:	e7ad      	b.n	8012f64 <_printf_i+0xf4>
 8013008:	4826      	ldr	r0, [pc, #152]	@ (80130a4 <_printf_i+0x234>)
 801300a:	e7e9      	b.n	8012fe0 <_printf_i+0x170>
 801300c:	6823      	ldr	r3, [r4, #0]
 801300e:	f023 0320 	bic.w	r3, r3, #32
 8013012:	6023      	str	r3, [r4, #0]
 8013014:	e7f6      	b.n	8013004 <_printf_i+0x194>
 8013016:	4616      	mov	r6, r2
 8013018:	e7bd      	b.n	8012f96 <_printf_i+0x126>
 801301a:	6833      	ldr	r3, [r6, #0]
 801301c:	6825      	ldr	r5, [r4, #0]
 801301e:	6961      	ldr	r1, [r4, #20]
 8013020:	1d18      	adds	r0, r3, #4
 8013022:	6030      	str	r0, [r6, #0]
 8013024:	062e      	lsls	r6, r5, #24
 8013026:	681b      	ldr	r3, [r3, #0]
 8013028:	d501      	bpl.n	801302e <_printf_i+0x1be>
 801302a:	6019      	str	r1, [r3, #0]
 801302c:	e002      	b.n	8013034 <_printf_i+0x1c4>
 801302e:	0668      	lsls	r0, r5, #25
 8013030:	d5fb      	bpl.n	801302a <_printf_i+0x1ba>
 8013032:	8019      	strh	r1, [r3, #0]
 8013034:	2300      	movs	r3, #0
 8013036:	6123      	str	r3, [r4, #16]
 8013038:	4616      	mov	r6, r2
 801303a:	e7bc      	b.n	8012fb6 <_printf_i+0x146>
 801303c:	6833      	ldr	r3, [r6, #0]
 801303e:	1d1a      	adds	r2, r3, #4
 8013040:	6032      	str	r2, [r6, #0]
 8013042:	681e      	ldr	r6, [r3, #0]
 8013044:	6862      	ldr	r2, [r4, #4]
 8013046:	2100      	movs	r1, #0
 8013048:	4630      	mov	r0, r6
 801304a:	f7ed f949 	bl	80002e0 <memchr>
 801304e:	b108      	cbz	r0, 8013054 <_printf_i+0x1e4>
 8013050:	1b80      	subs	r0, r0, r6
 8013052:	6060      	str	r0, [r4, #4]
 8013054:	6863      	ldr	r3, [r4, #4]
 8013056:	6123      	str	r3, [r4, #16]
 8013058:	2300      	movs	r3, #0
 801305a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801305e:	e7aa      	b.n	8012fb6 <_printf_i+0x146>
 8013060:	6923      	ldr	r3, [r4, #16]
 8013062:	4632      	mov	r2, r6
 8013064:	4649      	mov	r1, r9
 8013066:	4640      	mov	r0, r8
 8013068:	47d0      	blx	sl
 801306a:	3001      	adds	r0, #1
 801306c:	d0ad      	beq.n	8012fca <_printf_i+0x15a>
 801306e:	6823      	ldr	r3, [r4, #0]
 8013070:	079b      	lsls	r3, r3, #30
 8013072:	d413      	bmi.n	801309c <_printf_i+0x22c>
 8013074:	68e0      	ldr	r0, [r4, #12]
 8013076:	9b03      	ldr	r3, [sp, #12]
 8013078:	4298      	cmp	r0, r3
 801307a:	bfb8      	it	lt
 801307c:	4618      	movlt	r0, r3
 801307e:	e7a6      	b.n	8012fce <_printf_i+0x15e>
 8013080:	2301      	movs	r3, #1
 8013082:	4632      	mov	r2, r6
 8013084:	4649      	mov	r1, r9
 8013086:	4640      	mov	r0, r8
 8013088:	47d0      	blx	sl
 801308a:	3001      	adds	r0, #1
 801308c:	d09d      	beq.n	8012fca <_printf_i+0x15a>
 801308e:	3501      	adds	r5, #1
 8013090:	68e3      	ldr	r3, [r4, #12]
 8013092:	9903      	ldr	r1, [sp, #12]
 8013094:	1a5b      	subs	r3, r3, r1
 8013096:	42ab      	cmp	r3, r5
 8013098:	dcf2      	bgt.n	8013080 <_printf_i+0x210>
 801309a:	e7eb      	b.n	8013074 <_printf_i+0x204>
 801309c:	2500      	movs	r5, #0
 801309e:	f104 0619 	add.w	r6, r4, #25
 80130a2:	e7f5      	b.n	8013090 <_printf_i+0x220>
 80130a4:	08017b6a 	.word	0x08017b6a
 80130a8:	08017b7b 	.word	0x08017b7b

080130ac <_scanf_float>:
 80130ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130b0:	b087      	sub	sp, #28
 80130b2:	4691      	mov	r9, r2
 80130b4:	9303      	str	r3, [sp, #12]
 80130b6:	688b      	ldr	r3, [r1, #8]
 80130b8:	1e5a      	subs	r2, r3, #1
 80130ba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80130be:	bf81      	itttt	hi
 80130c0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80130c4:	eb03 0b05 	addhi.w	fp, r3, r5
 80130c8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80130cc:	608b      	strhi	r3, [r1, #8]
 80130ce:	680b      	ldr	r3, [r1, #0]
 80130d0:	460a      	mov	r2, r1
 80130d2:	f04f 0500 	mov.w	r5, #0
 80130d6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80130da:	f842 3b1c 	str.w	r3, [r2], #28
 80130de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80130e2:	4680      	mov	r8, r0
 80130e4:	460c      	mov	r4, r1
 80130e6:	bf98      	it	ls
 80130e8:	f04f 0b00 	movls.w	fp, #0
 80130ec:	9201      	str	r2, [sp, #4]
 80130ee:	4616      	mov	r6, r2
 80130f0:	46aa      	mov	sl, r5
 80130f2:	462f      	mov	r7, r5
 80130f4:	9502      	str	r5, [sp, #8]
 80130f6:	68a2      	ldr	r2, [r4, #8]
 80130f8:	b15a      	cbz	r2, 8013112 <_scanf_float+0x66>
 80130fa:	f8d9 3000 	ldr.w	r3, [r9]
 80130fe:	781b      	ldrb	r3, [r3, #0]
 8013100:	2b4e      	cmp	r3, #78	@ 0x4e
 8013102:	d863      	bhi.n	80131cc <_scanf_float+0x120>
 8013104:	2b40      	cmp	r3, #64	@ 0x40
 8013106:	d83b      	bhi.n	8013180 <_scanf_float+0xd4>
 8013108:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801310c:	b2c8      	uxtb	r0, r1
 801310e:	280e      	cmp	r0, #14
 8013110:	d939      	bls.n	8013186 <_scanf_float+0xda>
 8013112:	b11f      	cbz	r7, 801311c <_scanf_float+0x70>
 8013114:	6823      	ldr	r3, [r4, #0]
 8013116:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801311a:	6023      	str	r3, [r4, #0]
 801311c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013120:	f1ba 0f01 	cmp.w	sl, #1
 8013124:	f200 8114 	bhi.w	8013350 <_scanf_float+0x2a4>
 8013128:	9b01      	ldr	r3, [sp, #4]
 801312a:	429e      	cmp	r6, r3
 801312c:	f200 8105 	bhi.w	801333a <_scanf_float+0x28e>
 8013130:	2001      	movs	r0, #1
 8013132:	b007      	add	sp, #28
 8013134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013138:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801313c:	2a0d      	cmp	r2, #13
 801313e:	d8e8      	bhi.n	8013112 <_scanf_float+0x66>
 8013140:	a101      	add	r1, pc, #4	@ (adr r1, 8013148 <_scanf_float+0x9c>)
 8013142:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8013146:	bf00      	nop
 8013148:	08013291 	.word	0x08013291
 801314c:	08013113 	.word	0x08013113
 8013150:	08013113 	.word	0x08013113
 8013154:	08013113 	.word	0x08013113
 8013158:	080132ed 	.word	0x080132ed
 801315c:	080132c7 	.word	0x080132c7
 8013160:	08013113 	.word	0x08013113
 8013164:	08013113 	.word	0x08013113
 8013168:	0801329f 	.word	0x0801329f
 801316c:	08013113 	.word	0x08013113
 8013170:	08013113 	.word	0x08013113
 8013174:	08013113 	.word	0x08013113
 8013178:	08013113 	.word	0x08013113
 801317c:	0801325b 	.word	0x0801325b
 8013180:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8013184:	e7da      	b.n	801313c <_scanf_float+0x90>
 8013186:	290e      	cmp	r1, #14
 8013188:	d8c3      	bhi.n	8013112 <_scanf_float+0x66>
 801318a:	a001      	add	r0, pc, #4	@ (adr r0, 8013190 <_scanf_float+0xe4>)
 801318c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8013190:	0801324b 	.word	0x0801324b
 8013194:	08013113 	.word	0x08013113
 8013198:	0801324b 	.word	0x0801324b
 801319c:	080132db 	.word	0x080132db
 80131a0:	08013113 	.word	0x08013113
 80131a4:	080131ed 	.word	0x080131ed
 80131a8:	08013231 	.word	0x08013231
 80131ac:	08013231 	.word	0x08013231
 80131b0:	08013231 	.word	0x08013231
 80131b4:	08013231 	.word	0x08013231
 80131b8:	08013231 	.word	0x08013231
 80131bc:	08013231 	.word	0x08013231
 80131c0:	08013231 	.word	0x08013231
 80131c4:	08013231 	.word	0x08013231
 80131c8:	08013231 	.word	0x08013231
 80131cc:	2b6e      	cmp	r3, #110	@ 0x6e
 80131ce:	d809      	bhi.n	80131e4 <_scanf_float+0x138>
 80131d0:	2b60      	cmp	r3, #96	@ 0x60
 80131d2:	d8b1      	bhi.n	8013138 <_scanf_float+0x8c>
 80131d4:	2b54      	cmp	r3, #84	@ 0x54
 80131d6:	d07b      	beq.n	80132d0 <_scanf_float+0x224>
 80131d8:	2b59      	cmp	r3, #89	@ 0x59
 80131da:	d19a      	bne.n	8013112 <_scanf_float+0x66>
 80131dc:	2d07      	cmp	r5, #7
 80131de:	d198      	bne.n	8013112 <_scanf_float+0x66>
 80131e0:	2508      	movs	r5, #8
 80131e2:	e02f      	b.n	8013244 <_scanf_float+0x198>
 80131e4:	2b74      	cmp	r3, #116	@ 0x74
 80131e6:	d073      	beq.n	80132d0 <_scanf_float+0x224>
 80131e8:	2b79      	cmp	r3, #121	@ 0x79
 80131ea:	e7f6      	b.n	80131da <_scanf_float+0x12e>
 80131ec:	6821      	ldr	r1, [r4, #0]
 80131ee:	05c8      	lsls	r0, r1, #23
 80131f0:	d51e      	bpl.n	8013230 <_scanf_float+0x184>
 80131f2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80131f6:	6021      	str	r1, [r4, #0]
 80131f8:	3701      	adds	r7, #1
 80131fa:	f1bb 0f00 	cmp.w	fp, #0
 80131fe:	d003      	beq.n	8013208 <_scanf_float+0x15c>
 8013200:	3201      	adds	r2, #1
 8013202:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013206:	60a2      	str	r2, [r4, #8]
 8013208:	68a3      	ldr	r3, [r4, #8]
 801320a:	3b01      	subs	r3, #1
 801320c:	60a3      	str	r3, [r4, #8]
 801320e:	6923      	ldr	r3, [r4, #16]
 8013210:	3301      	adds	r3, #1
 8013212:	6123      	str	r3, [r4, #16]
 8013214:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8013218:	3b01      	subs	r3, #1
 801321a:	2b00      	cmp	r3, #0
 801321c:	f8c9 3004 	str.w	r3, [r9, #4]
 8013220:	f340 8082 	ble.w	8013328 <_scanf_float+0x27c>
 8013224:	f8d9 3000 	ldr.w	r3, [r9]
 8013228:	3301      	adds	r3, #1
 801322a:	f8c9 3000 	str.w	r3, [r9]
 801322e:	e762      	b.n	80130f6 <_scanf_float+0x4a>
 8013230:	eb1a 0105 	adds.w	r1, sl, r5
 8013234:	f47f af6d 	bne.w	8013112 <_scanf_float+0x66>
 8013238:	6822      	ldr	r2, [r4, #0]
 801323a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801323e:	6022      	str	r2, [r4, #0]
 8013240:	460d      	mov	r5, r1
 8013242:	468a      	mov	sl, r1
 8013244:	f806 3b01 	strb.w	r3, [r6], #1
 8013248:	e7de      	b.n	8013208 <_scanf_float+0x15c>
 801324a:	6822      	ldr	r2, [r4, #0]
 801324c:	0610      	lsls	r0, r2, #24
 801324e:	f57f af60 	bpl.w	8013112 <_scanf_float+0x66>
 8013252:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8013256:	6022      	str	r2, [r4, #0]
 8013258:	e7f4      	b.n	8013244 <_scanf_float+0x198>
 801325a:	f1ba 0f00 	cmp.w	sl, #0
 801325e:	d10c      	bne.n	801327a <_scanf_float+0x1ce>
 8013260:	b977      	cbnz	r7, 8013280 <_scanf_float+0x1d4>
 8013262:	6822      	ldr	r2, [r4, #0]
 8013264:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8013268:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801326c:	d108      	bne.n	8013280 <_scanf_float+0x1d4>
 801326e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8013272:	6022      	str	r2, [r4, #0]
 8013274:	f04f 0a01 	mov.w	sl, #1
 8013278:	e7e4      	b.n	8013244 <_scanf_float+0x198>
 801327a:	f1ba 0f02 	cmp.w	sl, #2
 801327e:	d050      	beq.n	8013322 <_scanf_float+0x276>
 8013280:	2d01      	cmp	r5, #1
 8013282:	d002      	beq.n	801328a <_scanf_float+0x1de>
 8013284:	2d04      	cmp	r5, #4
 8013286:	f47f af44 	bne.w	8013112 <_scanf_float+0x66>
 801328a:	3501      	adds	r5, #1
 801328c:	b2ed      	uxtb	r5, r5
 801328e:	e7d9      	b.n	8013244 <_scanf_float+0x198>
 8013290:	f1ba 0f01 	cmp.w	sl, #1
 8013294:	f47f af3d 	bne.w	8013112 <_scanf_float+0x66>
 8013298:	f04f 0a02 	mov.w	sl, #2
 801329c:	e7d2      	b.n	8013244 <_scanf_float+0x198>
 801329e:	b975      	cbnz	r5, 80132be <_scanf_float+0x212>
 80132a0:	2f00      	cmp	r7, #0
 80132a2:	f47f af37 	bne.w	8013114 <_scanf_float+0x68>
 80132a6:	6822      	ldr	r2, [r4, #0]
 80132a8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80132ac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80132b0:	f040 80fc 	bne.w	80134ac <_scanf_float+0x400>
 80132b4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80132b8:	6022      	str	r2, [r4, #0]
 80132ba:	2501      	movs	r5, #1
 80132bc:	e7c2      	b.n	8013244 <_scanf_float+0x198>
 80132be:	2d03      	cmp	r5, #3
 80132c0:	d0e3      	beq.n	801328a <_scanf_float+0x1de>
 80132c2:	2d05      	cmp	r5, #5
 80132c4:	e7df      	b.n	8013286 <_scanf_float+0x1da>
 80132c6:	2d02      	cmp	r5, #2
 80132c8:	f47f af23 	bne.w	8013112 <_scanf_float+0x66>
 80132cc:	2503      	movs	r5, #3
 80132ce:	e7b9      	b.n	8013244 <_scanf_float+0x198>
 80132d0:	2d06      	cmp	r5, #6
 80132d2:	f47f af1e 	bne.w	8013112 <_scanf_float+0x66>
 80132d6:	2507      	movs	r5, #7
 80132d8:	e7b4      	b.n	8013244 <_scanf_float+0x198>
 80132da:	6822      	ldr	r2, [r4, #0]
 80132dc:	0591      	lsls	r1, r2, #22
 80132de:	f57f af18 	bpl.w	8013112 <_scanf_float+0x66>
 80132e2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80132e6:	6022      	str	r2, [r4, #0]
 80132e8:	9702      	str	r7, [sp, #8]
 80132ea:	e7ab      	b.n	8013244 <_scanf_float+0x198>
 80132ec:	6822      	ldr	r2, [r4, #0]
 80132ee:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80132f2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80132f6:	d005      	beq.n	8013304 <_scanf_float+0x258>
 80132f8:	0550      	lsls	r0, r2, #21
 80132fa:	f57f af0a 	bpl.w	8013112 <_scanf_float+0x66>
 80132fe:	2f00      	cmp	r7, #0
 8013300:	f000 80d4 	beq.w	80134ac <_scanf_float+0x400>
 8013304:	0591      	lsls	r1, r2, #22
 8013306:	bf58      	it	pl
 8013308:	9902      	ldrpl	r1, [sp, #8]
 801330a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801330e:	bf58      	it	pl
 8013310:	1a79      	subpl	r1, r7, r1
 8013312:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8013316:	bf58      	it	pl
 8013318:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801331c:	6022      	str	r2, [r4, #0]
 801331e:	2700      	movs	r7, #0
 8013320:	e790      	b.n	8013244 <_scanf_float+0x198>
 8013322:	f04f 0a03 	mov.w	sl, #3
 8013326:	e78d      	b.n	8013244 <_scanf_float+0x198>
 8013328:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801332c:	4649      	mov	r1, r9
 801332e:	4640      	mov	r0, r8
 8013330:	4798      	blx	r3
 8013332:	2800      	cmp	r0, #0
 8013334:	f43f aedf 	beq.w	80130f6 <_scanf_float+0x4a>
 8013338:	e6eb      	b.n	8013112 <_scanf_float+0x66>
 801333a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801333e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013342:	464a      	mov	r2, r9
 8013344:	4640      	mov	r0, r8
 8013346:	4798      	blx	r3
 8013348:	6923      	ldr	r3, [r4, #16]
 801334a:	3b01      	subs	r3, #1
 801334c:	6123      	str	r3, [r4, #16]
 801334e:	e6eb      	b.n	8013128 <_scanf_float+0x7c>
 8013350:	1e6b      	subs	r3, r5, #1
 8013352:	2b06      	cmp	r3, #6
 8013354:	d824      	bhi.n	80133a0 <_scanf_float+0x2f4>
 8013356:	2d02      	cmp	r5, #2
 8013358:	d836      	bhi.n	80133c8 <_scanf_float+0x31c>
 801335a:	9b01      	ldr	r3, [sp, #4]
 801335c:	429e      	cmp	r6, r3
 801335e:	f67f aee7 	bls.w	8013130 <_scanf_float+0x84>
 8013362:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013366:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801336a:	464a      	mov	r2, r9
 801336c:	4640      	mov	r0, r8
 801336e:	4798      	blx	r3
 8013370:	6923      	ldr	r3, [r4, #16]
 8013372:	3b01      	subs	r3, #1
 8013374:	6123      	str	r3, [r4, #16]
 8013376:	e7f0      	b.n	801335a <_scanf_float+0x2ae>
 8013378:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801337c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8013380:	464a      	mov	r2, r9
 8013382:	4640      	mov	r0, r8
 8013384:	4798      	blx	r3
 8013386:	6923      	ldr	r3, [r4, #16]
 8013388:	3b01      	subs	r3, #1
 801338a:	6123      	str	r3, [r4, #16]
 801338c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013390:	fa5f fa8a 	uxtb.w	sl, sl
 8013394:	f1ba 0f02 	cmp.w	sl, #2
 8013398:	d1ee      	bne.n	8013378 <_scanf_float+0x2cc>
 801339a:	3d03      	subs	r5, #3
 801339c:	b2ed      	uxtb	r5, r5
 801339e:	1b76      	subs	r6, r6, r5
 80133a0:	6823      	ldr	r3, [r4, #0]
 80133a2:	05da      	lsls	r2, r3, #23
 80133a4:	d530      	bpl.n	8013408 <_scanf_float+0x35c>
 80133a6:	055b      	lsls	r3, r3, #21
 80133a8:	d511      	bpl.n	80133ce <_scanf_float+0x322>
 80133aa:	9b01      	ldr	r3, [sp, #4]
 80133ac:	429e      	cmp	r6, r3
 80133ae:	f67f aebf 	bls.w	8013130 <_scanf_float+0x84>
 80133b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80133b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80133ba:	464a      	mov	r2, r9
 80133bc:	4640      	mov	r0, r8
 80133be:	4798      	blx	r3
 80133c0:	6923      	ldr	r3, [r4, #16]
 80133c2:	3b01      	subs	r3, #1
 80133c4:	6123      	str	r3, [r4, #16]
 80133c6:	e7f0      	b.n	80133aa <_scanf_float+0x2fe>
 80133c8:	46aa      	mov	sl, r5
 80133ca:	46b3      	mov	fp, r6
 80133cc:	e7de      	b.n	801338c <_scanf_float+0x2e0>
 80133ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80133d2:	6923      	ldr	r3, [r4, #16]
 80133d4:	2965      	cmp	r1, #101	@ 0x65
 80133d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80133da:	f106 35ff 	add.w	r5, r6, #4294967295
 80133de:	6123      	str	r3, [r4, #16]
 80133e0:	d00c      	beq.n	80133fc <_scanf_float+0x350>
 80133e2:	2945      	cmp	r1, #69	@ 0x45
 80133e4:	d00a      	beq.n	80133fc <_scanf_float+0x350>
 80133e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80133ea:	464a      	mov	r2, r9
 80133ec:	4640      	mov	r0, r8
 80133ee:	4798      	blx	r3
 80133f0:	6923      	ldr	r3, [r4, #16]
 80133f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80133f6:	3b01      	subs	r3, #1
 80133f8:	1eb5      	subs	r5, r6, #2
 80133fa:	6123      	str	r3, [r4, #16]
 80133fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013400:	464a      	mov	r2, r9
 8013402:	4640      	mov	r0, r8
 8013404:	4798      	blx	r3
 8013406:	462e      	mov	r6, r5
 8013408:	6822      	ldr	r2, [r4, #0]
 801340a:	f012 0210 	ands.w	r2, r2, #16
 801340e:	d001      	beq.n	8013414 <_scanf_float+0x368>
 8013410:	2000      	movs	r0, #0
 8013412:	e68e      	b.n	8013132 <_scanf_float+0x86>
 8013414:	7032      	strb	r2, [r6, #0]
 8013416:	6823      	ldr	r3, [r4, #0]
 8013418:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801341c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013420:	d123      	bne.n	801346a <_scanf_float+0x3be>
 8013422:	9b02      	ldr	r3, [sp, #8]
 8013424:	429f      	cmp	r7, r3
 8013426:	d00a      	beq.n	801343e <_scanf_float+0x392>
 8013428:	1bda      	subs	r2, r3, r7
 801342a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801342e:	429e      	cmp	r6, r3
 8013430:	bf28      	it	cs
 8013432:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8013436:	491e      	ldr	r1, [pc, #120]	@ (80134b0 <_scanf_float+0x404>)
 8013438:	4630      	mov	r0, r6
 801343a:	f000 f977 	bl	801372c <siprintf>
 801343e:	9901      	ldr	r1, [sp, #4]
 8013440:	2200      	movs	r2, #0
 8013442:	4640      	mov	r0, r8
 8013444:	f002 fc42 	bl	8015ccc <_strtod_r>
 8013448:	9b03      	ldr	r3, [sp, #12]
 801344a:	6821      	ldr	r1, [r4, #0]
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	f011 0f02 	tst.w	r1, #2
 8013452:	f103 0204 	add.w	r2, r3, #4
 8013456:	d015      	beq.n	8013484 <_scanf_float+0x3d8>
 8013458:	9903      	ldr	r1, [sp, #12]
 801345a:	600a      	str	r2, [r1, #0]
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	ed83 0b00 	vstr	d0, [r3]
 8013462:	68e3      	ldr	r3, [r4, #12]
 8013464:	3301      	adds	r3, #1
 8013466:	60e3      	str	r3, [r4, #12]
 8013468:	e7d2      	b.n	8013410 <_scanf_float+0x364>
 801346a:	9b04      	ldr	r3, [sp, #16]
 801346c:	2b00      	cmp	r3, #0
 801346e:	d0e6      	beq.n	801343e <_scanf_float+0x392>
 8013470:	9905      	ldr	r1, [sp, #20]
 8013472:	230a      	movs	r3, #10
 8013474:	3101      	adds	r1, #1
 8013476:	4640      	mov	r0, r8
 8013478:	f002 fca8 	bl	8015dcc <_strtol_r>
 801347c:	9b04      	ldr	r3, [sp, #16]
 801347e:	9e05      	ldr	r6, [sp, #20]
 8013480:	1ac2      	subs	r2, r0, r3
 8013482:	e7d2      	b.n	801342a <_scanf_float+0x37e>
 8013484:	f011 0f04 	tst.w	r1, #4
 8013488:	9903      	ldr	r1, [sp, #12]
 801348a:	600a      	str	r2, [r1, #0]
 801348c:	d1e6      	bne.n	801345c <_scanf_float+0x3b0>
 801348e:	eeb4 0b40 	vcmp.f64	d0, d0
 8013492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013496:	681d      	ldr	r5, [r3, #0]
 8013498:	d705      	bvc.n	80134a6 <_scanf_float+0x3fa>
 801349a:	4806      	ldr	r0, [pc, #24]	@ (80134b4 <_scanf_float+0x408>)
 801349c:	f000 face 	bl	8013a3c <nanf>
 80134a0:	ed85 0a00 	vstr	s0, [r5]
 80134a4:	e7dd      	b.n	8013462 <_scanf_float+0x3b6>
 80134a6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80134aa:	e7f9      	b.n	80134a0 <_scanf_float+0x3f4>
 80134ac:	2700      	movs	r7, #0
 80134ae:	e635      	b.n	801311c <_scanf_float+0x70>
 80134b0:	08017b8c 	.word	0x08017b8c
 80134b4:	08017ccd 	.word	0x08017ccd

080134b8 <std>:
 80134b8:	2300      	movs	r3, #0
 80134ba:	b510      	push	{r4, lr}
 80134bc:	4604      	mov	r4, r0
 80134be:	e9c0 3300 	strd	r3, r3, [r0]
 80134c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80134c6:	6083      	str	r3, [r0, #8]
 80134c8:	8181      	strh	r1, [r0, #12]
 80134ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80134cc:	81c2      	strh	r2, [r0, #14]
 80134ce:	6183      	str	r3, [r0, #24]
 80134d0:	4619      	mov	r1, r3
 80134d2:	2208      	movs	r2, #8
 80134d4:	305c      	adds	r0, #92	@ 0x5c
 80134d6:	f000 fa23 	bl	8013920 <memset>
 80134da:	4b0d      	ldr	r3, [pc, #52]	@ (8013510 <std+0x58>)
 80134dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80134de:	4b0d      	ldr	r3, [pc, #52]	@ (8013514 <std+0x5c>)
 80134e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80134e2:	4b0d      	ldr	r3, [pc, #52]	@ (8013518 <std+0x60>)
 80134e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80134e6:	4b0d      	ldr	r3, [pc, #52]	@ (801351c <std+0x64>)
 80134e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80134ea:	4b0d      	ldr	r3, [pc, #52]	@ (8013520 <std+0x68>)
 80134ec:	6224      	str	r4, [r4, #32]
 80134ee:	429c      	cmp	r4, r3
 80134f0:	d006      	beq.n	8013500 <std+0x48>
 80134f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80134f6:	4294      	cmp	r4, r2
 80134f8:	d002      	beq.n	8013500 <std+0x48>
 80134fa:	33d0      	adds	r3, #208	@ 0xd0
 80134fc:	429c      	cmp	r4, r3
 80134fe:	d105      	bne.n	801350c <std+0x54>
 8013500:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013508:	f000 ba86 	b.w	8013a18 <__retarget_lock_init_recursive>
 801350c:	bd10      	pop	{r4, pc}
 801350e:	bf00      	nop
 8013510:	08013771 	.word	0x08013771
 8013514:	08013793 	.word	0x08013793
 8013518:	080137cb 	.word	0x080137cb
 801351c:	080137ef 	.word	0x080137ef
 8013520:	24001914 	.word	0x24001914

08013524 <stdio_exit_handler>:
 8013524:	4a02      	ldr	r2, [pc, #8]	@ (8013530 <stdio_exit_handler+0xc>)
 8013526:	4903      	ldr	r1, [pc, #12]	@ (8013534 <stdio_exit_handler+0x10>)
 8013528:	4803      	ldr	r0, [pc, #12]	@ (8013538 <stdio_exit_handler+0x14>)
 801352a:	f000 b869 	b.w	8013600 <_fwalk_sglue>
 801352e:	bf00      	nop
 8013530:	2400003c 	.word	0x2400003c
 8013534:	0801640d 	.word	0x0801640d
 8013538:	2400004c 	.word	0x2400004c

0801353c <cleanup_stdio>:
 801353c:	6841      	ldr	r1, [r0, #4]
 801353e:	4b0c      	ldr	r3, [pc, #48]	@ (8013570 <cleanup_stdio+0x34>)
 8013540:	4299      	cmp	r1, r3
 8013542:	b510      	push	{r4, lr}
 8013544:	4604      	mov	r4, r0
 8013546:	d001      	beq.n	801354c <cleanup_stdio+0x10>
 8013548:	f002 ff60 	bl	801640c <_fflush_r>
 801354c:	68a1      	ldr	r1, [r4, #8]
 801354e:	4b09      	ldr	r3, [pc, #36]	@ (8013574 <cleanup_stdio+0x38>)
 8013550:	4299      	cmp	r1, r3
 8013552:	d002      	beq.n	801355a <cleanup_stdio+0x1e>
 8013554:	4620      	mov	r0, r4
 8013556:	f002 ff59 	bl	801640c <_fflush_r>
 801355a:	68e1      	ldr	r1, [r4, #12]
 801355c:	4b06      	ldr	r3, [pc, #24]	@ (8013578 <cleanup_stdio+0x3c>)
 801355e:	4299      	cmp	r1, r3
 8013560:	d004      	beq.n	801356c <cleanup_stdio+0x30>
 8013562:	4620      	mov	r0, r4
 8013564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013568:	f002 bf50 	b.w	801640c <_fflush_r>
 801356c:	bd10      	pop	{r4, pc}
 801356e:	bf00      	nop
 8013570:	24001914 	.word	0x24001914
 8013574:	2400197c 	.word	0x2400197c
 8013578:	240019e4 	.word	0x240019e4

0801357c <global_stdio_init.part.0>:
 801357c:	b510      	push	{r4, lr}
 801357e:	4b0b      	ldr	r3, [pc, #44]	@ (80135ac <global_stdio_init.part.0+0x30>)
 8013580:	4c0b      	ldr	r4, [pc, #44]	@ (80135b0 <global_stdio_init.part.0+0x34>)
 8013582:	4a0c      	ldr	r2, [pc, #48]	@ (80135b4 <global_stdio_init.part.0+0x38>)
 8013584:	601a      	str	r2, [r3, #0]
 8013586:	4620      	mov	r0, r4
 8013588:	2200      	movs	r2, #0
 801358a:	2104      	movs	r1, #4
 801358c:	f7ff ff94 	bl	80134b8 <std>
 8013590:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013594:	2201      	movs	r2, #1
 8013596:	2109      	movs	r1, #9
 8013598:	f7ff ff8e 	bl	80134b8 <std>
 801359c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80135a0:	2202      	movs	r2, #2
 80135a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80135a6:	2112      	movs	r1, #18
 80135a8:	f7ff bf86 	b.w	80134b8 <std>
 80135ac:	24001a4c 	.word	0x24001a4c
 80135b0:	24001914 	.word	0x24001914
 80135b4:	08013525 	.word	0x08013525

080135b8 <__sfp_lock_acquire>:
 80135b8:	4801      	ldr	r0, [pc, #4]	@ (80135c0 <__sfp_lock_acquire+0x8>)
 80135ba:	f000 ba2e 	b.w	8013a1a <__retarget_lock_acquire_recursive>
 80135be:	bf00      	nop
 80135c0:	24001a55 	.word	0x24001a55

080135c4 <__sfp_lock_release>:
 80135c4:	4801      	ldr	r0, [pc, #4]	@ (80135cc <__sfp_lock_release+0x8>)
 80135c6:	f000 ba29 	b.w	8013a1c <__retarget_lock_release_recursive>
 80135ca:	bf00      	nop
 80135cc:	24001a55 	.word	0x24001a55

080135d0 <__sinit>:
 80135d0:	b510      	push	{r4, lr}
 80135d2:	4604      	mov	r4, r0
 80135d4:	f7ff fff0 	bl	80135b8 <__sfp_lock_acquire>
 80135d8:	6a23      	ldr	r3, [r4, #32]
 80135da:	b11b      	cbz	r3, 80135e4 <__sinit+0x14>
 80135dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80135e0:	f7ff bff0 	b.w	80135c4 <__sfp_lock_release>
 80135e4:	4b04      	ldr	r3, [pc, #16]	@ (80135f8 <__sinit+0x28>)
 80135e6:	6223      	str	r3, [r4, #32]
 80135e8:	4b04      	ldr	r3, [pc, #16]	@ (80135fc <__sinit+0x2c>)
 80135ea:	681b      	ldr	r3, [r3, #0]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d1f5      	bne.n	80135dc <__sinit+0xc>
 80135f0:	f7ff ffc4 	bl	801357c <global_stdio_init.part.0>
 80135f4:	e7f2      	b.n	80135dc <__sinit+0xc>
 80135f6:	bf00      	nop
 80135f8:	0801353d 	.word	0x0801353d
 80135fc:	24001a4c 	.word	0x24001a4c

08013600 <_fwalk_sglue>:
 8013600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013604:	4607      	mov	r7, r0
 8013606:	4688      	mov	r8, r1
 8013608:	4614      	mov	r4, r2
 801360a:	2600      	movs	r6, #0
 801360c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013610:	f1b9 0901 	subs.w	r9, r9, #1
 8013614:	d505      	bpl.n	8013622 <_fwalk_sglue+0x22>
 8013616:	6824      	ldr	r4, [r4, #0]
 8013618:	2c00      	cmp	r4, #0
 801361a:	d1f7      	bne.n	801360c <_fwalk_sglue+0xc>
 801361c:	4630      	mov	r0, r6
 801361e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013622:	89ab      	ldrh	r3, [r5, #12]
 8013624:	2b01      	cmp	r3, #1
 8013626:	d907      	bls.n	8013638 <_fwalk_sglue+0x38>
 8013628:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801362c:	3301      	adds	r3, #1
 801362e:	d003      	beq.n	8013638 <_fwalk_sglue+0x38>
 8013630:	4629      	mov	r1, r5
 8013632:	4638      	mov	r0, r7
 8013634:	47c0      	blx	r8
 8013636:	4306      	orrs	r6, r0
 8013638:	3568      	adds	r5, #104	@ 0x68
 801363a:	e7e9      	b.n	8013610 <_fwalk_sglue+0x10>

0801363c <iprintf>:
 801363c:	b40f      	push	{r0, r1, r2, r3}
 801363e:	b507      	push	{r0, r1, r2, lr}
 8013640:	4906      	ldr	r1, [pc, #24]	@ (801365c <iprintf+0x20>)
 8013642:	ab04      	add	r3, sp, #16
 8013644:	6808      	ldr	r0, [r1, #0]
 8013646:	f853 2b04 	ldr.w	r2, [r3], #4
 801364a:	6881      	ldr	r1, [r0, #8]
 801364c:	9301      	str	r3, [sp, #4]
 801364e:	f002 fd41 	bl	80160d4 <_vfiprintf_r>
 8013652:	b003      	add	sp, #12
 8013654:	f85d eb04 	ldr.w	lr, [sp], #4
 8013658:	b004      	add	sp, #16
 801365a:	4770      	bx	lr
 801365c:	24000048 	.word	0x24000048

08013660 <putchar>:
 8013660:	4b02      	ldr	r3, [pc, #8]	@ (801366c <putchar+0xc>)
 8013662:	4601      	mov	r1, r0
 8013664:	6818      	ldr	r0, [r3, #0]
 8013666:	6882      	ldr	r2, [r0, #8]
 8013668:	f002 bf5a 	b.w	8016520 <_putc_r>
 801366c:	24000048 	.word	0x24000048

08013670 <_puts_r>:
 8013670:	6a03      	ldr	r3, [r0, #32]
 8013672:	b570      	push	{r4, r5, r6, lr}
 8013674:	6884      	ldr	r4, [r0, #8]
 8013676:	4605      	mov	r5, r0
 8013678:	460e      	mov	r6, r1
 801367a:	b90b      	cbnz	r3, 8013680 <_puts_r+0x10>
 801367c:	f7ff ffa8 	bl	80135d0 <__sinit>
 8013680:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013682:	07db      	lsls	r3, r3, #31
 8013684:	d405      	bmi.n	8013692 <_puts_r+0x22>
 8013686:	89a3      	ldrh	r3, [r4, #12]
 8013688:	0598      	lsls	r0, r3, #22
 801368a:	d402      	bmi.n	8013692 <_puts_r+0x22>
 801368c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801368e:	f000 f9c4 	bl	8013a1a <__retarget_lock_acquire_recursive>
 8013692:	89a3      	ldrh	r3, [r4, #12]
 8013694:	0719      	lsls	r1, r3, #28
 8013696:	d502      	bpl.n	801369e <_puts_r+0x2e>
 8013698:	6923      	ldr	r3, [r4, #16]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d135      	bne.n	801370a <_puts_r+0x9a>
 801369e:	4621      	mov	r1, r4
 80136a0:	4628      	mov	r0, r5
 80136a2:	f000 f8e7 	bl	8013874 <__swsetup_r>
 80136a6:	b380      	cbz	r0, 801370a <_puts_r+0x9a>
 80136a8:	f04f 35ff 	mov.w	r5, #4294967295
 80136ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80136ae:	07da      	lsls	r2, r3, #31
 80136b0:	d405      	bmi.n	80136be <_puts_r+0x4e>
 80136b2:	89a3      	ldrh	r3, [r4, #12]
 80136b4:	059b      	lsls	r3, r3, #22
 80136b6:	d402      	bmi.n	80136be <_puts_r+0x4e>
 80136b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80136ba:	f000 f9af 	bl	8013a1c <__retarget_lock_release_recursive>
 80136be:	4628      	mov	r0, r5
 80136c0:	bd70      	pop	{r4, r5, r6, pc}
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	da04      	bge.n	80136d0 <_puts_r+0x60>
 80136c6:	69a2      	ldr	r2, [r4, #24]
 80136c8:	429a      	cmp	r2, r3
 80136ca:	dc17      	bgt.n	80136fc <_puts_r+0x8c>
 80136cc:	290a      	cmp	r1, #10
 80136ce:	d015      	beq.n	80136fc <_puts_r+0x8c>
 80136d0:	6823      	ldr	r3, [r4, #0]
 80136d2:	1c5a      	adds	r2, r3, #1
 80136d4:	6022      	str	r2, [r4, #0]
 80136d6:	7019      	strb	r1, [r3, #0]
 80136d8:	68a3      	ldr	r3, [r4, #8]
 80136da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80136de:	3b01      	subs	r3, #1
 80136e0:	60a3      	str	r3, [r4, #8]
 80136e2:	2900      	cmp	r1, #0
 80136e4:	d1ed      	bne.n	80136c2 <_puts_r+0x52>
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	da11      	bge.n	801370e <_puts_r+0x9e>
 80136ea:	4622      	mov	r2, r4
 80136ec:	210a      	movs	r1, #10
 80136ee:	4628      	mov	r0, r5
 80136f0:	f000 f881 	bl	80137f6 <__swbuf_r>
 80136f4:	3001      	adds	r0, #1
 80136f6:	d0d7      	beq.n	80136a8 <_puts_r+0x38>
 80136f8:	250a      	movs	r5, #10
 80136fa:	e7d7      	b.n	80136ac <_puts_r+0x3c>
 80136fc:	4622      	mov	r2, r4
 80136fe:	4628      	mov	r0, r5
 8013700:	f000 f879 	bl	80137f6 <__swbuf_r>
 8013704:	3001      	adds	r0, #1
 8013706:	d1e7      	bne.n	80136d8 <_puts_r+0x68>
 8013708:	e7ce      	b.n	80136a8 <_puts_r+0x38>
 801370a:	3e01      	subs	r6, #1
 801370c:	e7e4      	b.n	80136d8 <_puts_r+0x68>
 801370e:	6823      	ldr	r3, [r4, #0]
 8013710:	1c5a      	adds	r2, r3, #1
 8013712:	6022      	str	r2, [r4, #0]
 8013714:	220a      	movs	r2, #10
 8013716:	701a      	strb	r2, [r3, #0]
 8013718:	e7ee      	b.n	80136f8 <_puts_r+0x88>
	...

0801371c <puts>:
 801371c:	4b02      	ldr	r3, [pc, #8]	@ (8013728 <puts+0xc>)
 801371e:	4601      	mov	r1, r0
 8013720:	6818      	ldr	r0, [r3, #0]
 8013722:	f7ff bfa5 	b.w	8013670 <_puts_r>
 8013726:	bf00      	nop
 8013728:	24000048 	.word	0x24000048

0801372c <siprintf>:
 801372c:	b40e      	push	{r1, r2, r3}
 801372e:	b510      	push	{r4, lr}
 8013730:	b09d      	sub	sp, #116	@ 0x74
 8013732:	ab1f      	add	r3, sp, #124	@ 0x7c
 8013734:	9002      	str	r0, [sp, #8]
 8013736:	9006      	str	r0, [sp, #24]
 8013738:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801373c:	480a      	ldr	r0, [pc, #40]	@ (8013768 <siprintf+0x3c>)
 801373e:	9107      	str	r1, [sp, #28]
 8013740:	9104      	str	r1, [sp, #16]
 8013742:	490a      	ldr	r1, [pc, #40]	@ (801376c <siprintf+0x40>)
 8013744:	f853 2b04 	ldr.w	r2, [r3], #4
 8013748:	9105      	str	r1, [sp, #20]
 801374a:	2400      	movs	r4, #0
 801374c:	a902      	add	r1, sp, #8
 801374e:	6800      	ldr	r0, [r0, #0]
 8013750:	9301      	str	r3, [sp, #4]
 8013752:	941b      	str	r4, [sp, #108]	@ 0x6c
 8013754:	f002 fb98 	bl	8015e88 <_svfiprintf_r>
 8013758:	9b02      	ldr	r3, [sp, #8]
 801375a:	701c      	strb	r4, [r3, #0]
 801375c:	b01d      	add	sp, #116	@ 0x74
 801375e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013762:	b003      	add	sp, #12
 8013764:	4770      	bx	lr
 8013766:	bf00      	nop
 8013768:	24000048 	.word	0x24000048
 801376c:	ffff0208 	.word	0xffff0208

08013770 <__sread>:
 8013770:	b510      	push	{r4, lr}
 8013772:	460c      	mov	r4, r1
 8013774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013778:	f000 f900 	bl	801397c <_read_r>
 801377c:	2800      	cmp	r0, #0
 801377e:	bfab      	itete	ge
 8013780:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013782:	89a3      	ldrhlt	r3, [r4, #12]
 8013784:	181b      	addge	r3, r3, r0
 8013786:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801378a:	bfac      	ite	ge
 801378c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801378e:	81a3      	strhlt	r3, [r4, #12]
 8013790:	bd10      	pop	{r4, pc}

08013792 <__swrite>:
 8013792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013796:	461f      	mov	r7, r3
 8013798:	898b      	ldrh	r3, [r1, #12]
 801379a:	05db      	lsls	r3, r3, #23
 801379c:	4605      	mov	r5, r0
 801379e:	460c      	mov	r4, r1
 80137a0:	4616      	mov	r6, r2
 80137a2:	d505      	bpl.n	80137b0 <__swrite+0x1e>
 80137a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137a8:	2302      	movs	r3, #2
 80137aa:	2200      	movs	r2, #0
 80137ac:	f000 f8d4 	bl	8013958 <_lseek_r>
 80137b0:	89a3      	ldrh	r3, [r4, #12]
 80137b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80137b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80137ba:	81a3      	strh	r3, [r4, #12]
 80137bc:	4632      	mov	r2, r6
 80137be:	463b      	mov	r3, r7
 80137c0:	4628      	mov	r0, r5
 80137c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80137c6:	f000 b8eb 	b.w	80139a0 <_write_r>

080137ca <__sseek>:
 80137ca:	b510      	push	{r4, lr}
 80137cc:	460c      	mov	r4, r1
 80137ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137d2:	f000 f8c1 	bl	8013958 <_lseek_r>
 80137d6:	1c43      	adds	r3, r0, #1
 80137d8:	89a3      	ldrh	r3, [r4, #12]
 80137da:	bf15      	itete	ne
 80137dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80137de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80137e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80137e6:	81a3      	strheq	r3, [r4, #12]
 80137e8:	bf18      	it	ne
 80137ea:	81a3      	strhne	r3, [r4, #12]
 80137ec:	bd10      	pop	{r4, pc}

080137ee <__sclose>:
 80137ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137f2:	f000 b8a1 	b.w	8013938 <_close_r>

080137f6 <__swbuf_r>:
 80137f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80137f8:	460e      	mov	r6, r1
 80137fa:	4614      	mov	r4, r2
 80137fc:	4605      	mov	r5, r0
 80137fe:	b118      	cbz	r0, 8013808 <__swbuf_r+0x12>
 8013800:	6a03      	ldr	r3, [r0, #32]
 8013802:	b90b      	cbnz	r3, 8013808 <__swbuf_r+0x12>
 8013804:	f7ff fee4 	bl	80135d0 <__sinit>
 8013808:	69a3      	ldr	r3, [r4, #24]
 801380a:	60a3      	str	r3, [r4, #8]
 801380c:	89a3      	ldrh	r3, [r4, #12]
 801380e:	071a      	lsls	r2, r3, #28
 8013810:	d501      	bpl.n	8013816 <__swbuf_r+0x20>
 8013812:	6923      	ldr	r3, [r4, #16]
 8013814:	b943      	cbnz	r3, 8013828 <__swbuf_r+0x32>
 8013816:	4621      	mov	r1, r4
 8013818:	4628      	mov	r0, r5
 801381a:	f000 f82b 	bl	8013874 <__swsetup_r>
 801381e:	b118      	cbz	r0, 8013828 <__swbuf_r+0x32>
 8013820:	f04f 37ff 	mov.w	r7, #4294967295
 8013824:	4638      	mov	r0, r7
 8013826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013828:	6823      	ldr	r3, [r4, #0]
 801382a:	6922      	ldr	r2, [r4, #16]
 801382c:	1a98      	subs	r0, r3, r2
 801382e:	6963      	ldr	r3, [r4, #20]
 8013830:	b2f6      	uxtb	r6, r6
 8013832:	4283      	cmp	r3, r0
 8013834:	4637      	mov	r7, r6
 8013836:	dc05      	bgt.n	8013844 <__swbuf_r+0x4e>
 8013838:	4621      	mov	r1, r4
 801383a:	4628      	mov	r0, r5
 801383c:	f002 fde6 	bl	801640c <_fflush_r>
 8013840:	2800      	cmp	r0, #0
 8013842:	d1ed      	bne.n	8013820 <__swbuf_r+0x2a>
 8013844:	68a3      	ldr	r3, [r4, #8]
 8013846:	3b01      	subs	r3, #1
 8013848:	60a3      	str	r3, [r4, #8]
 801384a:	6823      	ldr	r3, [r4, #0]
 801384c:	1c5a      	adds	r2, r3, #1
 801384e:	6022      	str	r2, [r4, #0]
 8013850:	701e      	strb	r6, [r3, #0]
 8013852:	6962      	ldr	r2, [r4, #20]
 8013854:	1c43      	adds	r3, r0, #1
 8013856:	429a      	cmp	r2, r3
 8013858:	d004      	beq.n	8013864 <__swbuf_r+0x6e>
 801385a:	89a3      	ldrh	r3, [r4, #12]
 801385c:	07db      	lsls	r3, r3, #31
 801385e:	d5e1      	bpl.n	8013824 <__swbuf_r+0x2e>
 8013860:	2e0a      	cmp	r6, #10
 8013862:	d1df      	bne.n	8013824 <__swbuf_r+0x2e>
 8013864:	4621      	mov	r1, r4
 8013866:	4628      	mov	r0, r5
 8013868:	f002 fdd0 	bl	801640c <_fflush_r>
 801386c:	2800      	cmp	r0, #0
 801386e:	d0d9      	beq.n	8013824 <__swbuf_r+0x2e>
 8013870:	e7d6      	b.n	8013820 <__swbuf_r+0x2a>
	...

08013874 <__swsetup_r>:
 8013874:	b538      	push	{r3, r4, r5, lr}
 8013876:	4b29      	ldr	r3, [pc, #164]	@ (801391c <__swsetup_r+0xa8>)
 8013878:	4605      	mov	r5, r0
 801387a:	6818      	ldr	r0, [r3, #0]
 801387c:	460c      	mov	r4, r1
 801387e:	b118      	cbz	r0, 8013888 <__swsetup_r+0x14>
 8013880:	6a03      	ldr	r3, [r0, #32]
 8013882:	b90b      	cbnz	r3, 8013888 <__swsetup_r+0x14>
 8013884:	f7ff fea4 	bl	80135d0 <__sinit>
 8013888:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801388c:	0719      	lsls	r1, r3, #28
 801388e:	d422      	bmi.n	80138d6 <__swsetup_r+0x62>
 8013890:	06da      	lsls	r2, r3, #27
 8013892:	d407      	bmi.n	80138a4 <__swsetup_r+0x30>
 8013894:	2209      	movs	r2, #9
 8013896:	602a      	str	r2, [r5, #0]
 8013898:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801389c:	81a3      	strh	r3, [r4, #12]
 801389e:	f04f 30ff 	mov.w	r0, #4294967295
 80138a2:	e033      	b.n	801390c <__swsetup_r+0x98>
 80138a4:	0758      	lsls	r0, r3, #29
 80138a6:	d512      	bpl.n	80138ce <__swsetup_r+0x5a>
 80138a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80138aa:	b141      	cbz	r1, 80138be <__swsetup_r+0x4a>
 80138ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80138b0:	4299      	cmp	r1, r3
 80138b2:	d002      	beq.n	80138ba <__swsetup_r+0x46>
 80138b4:	4628      	mov	r0, r5
 80138b6:	f000 fead 	bl	8014614 <_free_r>
 80138ba:	2300      	movs	r3, #0
 80138bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80138be:	89a3      	ldrh	r3, [r4, #12]
 80138c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80138c4:	81a3      	strh	r3, [r4, #12]
 80138c6:	2300      	movs	r3, #0
 80138c8:	6063      	str	r3, [r4, #4]
 80138ca:	6923      	ldr	r3, [r4, #16]
 80138cc:	6023      	str	r3, [r4, #0]
 80138ce:	89a3      	ldrh	r3, [r4, #12]
 80138d0:	f043 0308 	orr.w	r3, r3, #8
 80138d4:	81a3      	strh	r3, [r4, #12]
 80138d6:	6923      	ldr	r3, [r4, #16]
 80138d8:	b94b      	cbnz	r3, 80138ee <__swsetup_r+0x7a>
 80138da:	89a3      	ldrh	r3, [r4, #12]
 80138dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80138e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80138e4:	d003      	beq.n	80138ee <__swsetup_r+0x7a>
 80138e6:	4621      	mov	r1, r4
 80138e8:	4628      	mov	r0, r5
 80138ea:	f002 fddd 	bl	80164a8 <__smakebuf_r>
 80138ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80138f2:	f013 0201 	ands.w	r2, r3, #1
 80138f6:	d00a      	beq.n	801390e <__swsetup_r+0x9a>
 80138f8:	2200      	movs	r2, #0
 80138fa:	60a2      	str	r2, [r4, #8]
 80138fc:	6962      	ldr	r2, [r4, #20]
 80138fe:	4252      	negs	r2, r2
 8013900:	61a2      	str	r2, [r4, #24]
 8013902:	6922      	ldr	r2, [r4, #16]
 8013904:	b942      	cbnz	r2, 8013918 <__swsetup_r+0xa4>
 8013906:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801390a:	d1c5      	bne.n	8013898 <__swsetup_r+0x24>
 801390c:	bd38      	pop	{r3, r4, r5, pc}
 801390e:	0799      	lsls	r1, r3, #30
 8013910:	bf58      	it	pl
 8013912:	6962      	ldrpl	r2, [r4, #20]
 8013914:	60a2      	str	r2, [r4, #8]
 8013916:	e7f4      	b.n	8013902 <__swsetup_r+0x8e>
 8013918:	2000      	movs	r0, #0
 801391a:	e7f7      	b.n	801390c <__swsetup_r+0x98>
 801391c:	24000048 	.word	0x24000048

08013920 <memset>:
 8013920:	4402      	add	r2, r0
 8013922:	4603      	mov	r3, r0
 8013924:	4293      	cmp	r3, r2
 8013926:	d100      	bne.n	801392a <memset+0xa>
 8013928:	4770      	bx	lr
 801392a:	f803 1b01 	strb.w	r1, [r3], #1
 801392e:	e7f9      	b.n	8013924 <memset+0x4>

08013930 <_localeconv_r>:
 8013930:	4800      	ldr	r0, [pc, #0]	@ (8013934 <_localeconv_r+0x4>)
 8013932:	4770      	bx	lr
 8013934:	24000188 	.word	0x24000188

08013938 <_close_r>:
 8013938:	b538      	push	{r3, r4, r5, lr}
 801393a:	4d06      	ldr	r5, [pc, #24]	@ (8013954 <_close_r+0x1c>)
 801393c:	2300      	movs	r3, #0
 801393e:	4604      	mov	r4, r0
 8013940:	4608      	mov	r0, r1
 8013942:	602b      	str	r3, [r5, #0]
 8013944:	f7f0 ff2c 	bl	80047a0 <_close>
 8013948:	1c43      	adds	r3, r0, #1
 801394a:	d102      	bne.n	8013952 <_close_r+0x1a>
 801394c:	682b      	ldr	r3, [r5, #0]
 801394e:	b103      	cbz	r3, 8013952 <_close_r+0x1a>
 8013950:	6023      	str	r3, [r4, #0]
 8013952:	bd38      	pop	{r3, r4, r5, pc}
 8013954:	24001a50 	.word	0x24001a50

08013958 <_lseek_r>:
 8013958:	b538      	push	{r3, r4, r5, lr}
 801395a:	4d07      	ldr	r5, [pc, #28]	@ (8013978 <_lseek_r+0x20>)
 801395c:	4604      	mov	r4, r0
 801395e:	4608      	mov	r0, r1
 8013960:	4611      	mov	r1, r2
 8013962:	2200      	movs	r2, #0
 8013964:	602a      	str	r2, [r5, #0]
 8013966:	461a      	mov	r2, r3
 8013968:	f7f0 ff41 	bl	80047ee <_lseek>
 801396c:	1c43      	adds	r3, r0, #1
 801396e:	d102      	bne.n	8013976 <_lseek_r+0x1e>
 8013970:	682b      	ldr	r3, [r5, #0]
 8013972:	b103      	cbz	r3, 8013976 <_lseek_r+0x1e>
 8013974:	6023      	str	r3, [r4, #0]
 8013976:	bd38      	pop	{r3, r4, r5, pc}
 8013978:	24001a50 	.word	0x24001a50

0801397c <_read_r>:
 801397c:	b538      	push	{r3, r4, r5, lr}
 801397e:	4d07      	ldr	r5, [pc, #28]	@ (801399c <_read_r+0x20>)
 8013980:	4604      	mov	r4, r0
 8013982:	4608      	mov	r0, r1
 8013984:	4611      	mov	r1, r2
 8013986:	2200      	movs	r2, #0
 8013988:	602a      	str	r2, [r5, #0]
 801398a:	461a      	mov	r2, r3
 801398c:	f7f0 feeb 	bl	8004766 <_read>
 8013990:	1c43      	adds	r3, r0, #1
 8013992:	d102      	bne.n	801399a <_read_r+0x1e>
 8013994:	682b      	ldr	r3, [r5, #0]
 8013996:	b103      	cbz	r3, 801399a <_read_r+0x1e>
 8013998:	6023      	str	r3, [r4, #0]
 801399a:	bd38      	pop	{r3, r4, r5, pc}
 801399c:	24001a50 	.word	0x24001a50

080139a0 <_write_r>:
 80139a0:	b538      	push	{r3, r4, r5, lr}
 80139a2:	4d07      	ldr	r5, [pc, #28]	@ (80139c0 <_write_r+0x20>)
 80139a4:	4604      	mov	r4, r0
 80139a6:	4608      	mov	r0, r1
 80139a8:	4611      	mov	r1, r2
 80139aa:	2200      	movs	r2, #0
 80139ac:	602a      	str	r2, [r5, #0]
 80139ae:	461a      	mov	r2, r3
 80139b0:	f7ee f866 	bl	8001a80 <_write>
 80139b4:	1c43      	adds	r3, r0, #1
 80139b6:	d102      	bne.n	80139be <_write_r+0x1e>
 80139b8:	682b      	ldr	r3, [r5, #0]
 80139ba:	b103      	cbz	r3, 80139be <_write_r+0x1e>
 80139bc:	6023      	str	r3, [r4, #0]
 80139be:	bd38      	pop	{r3, r4, r5, pc}
 80139c0:	24001a50 	.word	0x24001a50

080139c4 <__errno>:
 80139c4:	4b01      	ldr	r3, [pc, #4]	@ (80139cc <__errno+0x8>)
 80139c6:	6818      	ldr	r0, [r3, #0]
 80139c8:	4770      	bx	lr
 80139ca:	bf00      	nop
 80139cc:	24000048 	.word	0x24000048

080139d0 <__libc_init_array>:
 80139d0:	b570      	push	{r4, r5, r6, lr}
 80139d2:	4d0d      	ldr	r5, [pc, #52]	@ (8013a08 <__libc_init_array+0x38>)
 80139d4:	4c0d      	ldr	r4, [pc, #52]	@ (8013a0c <__libc_init_array+0x3c>)
 80139d6:	1b64      	subs	r4, r4, r5
 80139d8:	10a4      	asrs	r4, r4, #2
 80139da:	2600      	movs	r6, #0
 80139dc:	42a6      	cmp	r6, r4
 80139de:	d109      	bne.n	80139f4 <__libc_init_array+0x24>
 80139e0:	4d0b      	ldr	r5, [pc, #44]	@ (8013a10 <__libc_init_array+0x40>)
 80139e2:	4c0c      	ldr	r4, [pc, #48]	@ (8013a14 <__libc_init_array+0x44>)
 80139e4:	f003 fcc0 	bl	8017368 <_init>
 80139e8:	1b64      	subs	r4, r4, r5
 80139ea:	10a4      	asrs	r4, r4, #2
 80139ec:	2600      	movs	r6, #0
 80139ee:	42a6      	cmp	r6, r4
 80139f0:	d105      	bne.n	80139fe <__libc_init_array+0x2e>
 80139f2:	bd70      	pop	{r4, r5, r6, pc}
 80139f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80139f8:	4798      	blx	r3
 80139fa:	3601      	adds	r6, #1
 80139fc:	e7ee      	b.n	80139dc <__libc_init_array+0xc>
 80139fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8013a02:	4798      	blx	r3
 8013a04:	3601      	adds	r6, #1
 8013a06:	e7f2      	b.n	80139ee <__libc_init_array+0x1e>
 8013a08:	08018940 	.word	0x08018940
 8013a0c:	08018940 	.word	0x08018940
 8013a10:	08018940 	.word	0x08018940
 8013a14:	08018944 	.word	0x08018944

08013a18 <__retarget_lock_init_recursive>:
 8013a18:	4770      	bx	lr

08013a1a <__retarget_lock_acquire_recursive>:
 8013a1a:	4770      	bx	lr

08013a1c <__retarget_lock_release_recursive>:
 8013a1c:	4770      	bx	lr

08013a1e <memcpy>:
 8013a1e:	440a      	add	r2, r1
 8013a20:	4291      	cmp	r1, r2
 8013a22:	f100 33ff 	add.w	r3, r0, #4294967295
 8013a26:	d100      	bne.n	8013a2a <memcpy+0xc>
 8013a28:	4770      	bx	lr
 8013a2a:	b510      	push	{r4, lr}
 8013a2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013a30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013a34:	4291      	cmp	r1, r2
 8013a36:	d1f9      	bne.n	8013a2c <memcpy+0xe>
 8013a38:	bd10      	pop	{r4, pc}
	...

08013a3c <nanf>:
 8013a3c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013a44 <nanf+0x8>
 8013a40:	4770      	bx	lr
 8013a42:	bf00      	nop
 8013a44:	7fc00000 	.word	0x7fc00000

08013a48 <quorem>:
 8013a48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a4c:	6903      	ldr	r3, [r0, #16]
 8013a4e:	690c      	ldr	r4, [r1, #16]
 8013a50:	42a3      	cmp	r3, r4
 8013a52:	4607      	mov	r7, r0
 8013a54:	db7e      	blt.n	8013b54 <quorem+0x10c>
 8013a56:	3c01      	subs	r4, #1
 8013a58:	f101 0814 	add.w	r8, r1, #20
 8013a5c:	00a3      	lsls	r3, r4, #2
 8013a5e:	f100 0514 	add.w	r5, r0, #20
 8013a62:	9300      	str	r3, [sp, #0]
 8013a64:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013a68:	9301      	str	r3, [sp, #4]
 8013a6a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013a6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013a72:	3301      	adds	r3, #1
 8013a74:	429a      	cmp	r2, r3
 8013a76:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013a7a:	fbb2 f6f3 	udiv	r6, r2, r3
 8013a7e:	d32e      	bcc.n	8013ade <quorem+0x96>
 8013a80:	f04f 0a00 	mov.w	sl, #0
 8013a84:	46c4      	mov	ip, r8
 8013a86:	46ae      	mov	lr, r5
 8013a88:	46d3      	mov	fp, sl
 8013a8a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013a8e:	b298      	uxth	r0, r3
 8013a90:	fb06 a000 	mla	r0, r6, r0, sl
 8013a94:	0c02      	lsrs	r2, r0, #16
 8013a96:	0c1b      	lsrs	r3, r3, #16
 8013a98:	fb06 2303 	mla	r3, r6, r3, r2
 8013a9c:	f8de 2000 	ldr.w	r2, [lr]
 8013aa0:	b280      	uxth	r0, r0
 8013aa2:	b292      	uxth	r2, r2
 8013aa4:	1a12      	subs	r2, r2, r0
 8013aa6:	445a      	add	r2, fp
 8013aa8:	f8de 0000 	ldr.w	r0, [lr]
 8013aac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013ab0:	b29b      	uxth	r3, r3
 8013ab2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013ab6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013aba:	b292      	uxth	r2, r2
 8013abc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013ac0:	45e1      	cmp	r9, ip
 8013ac2:	f84e 2b04 	str.w	r2, [lr], #4
 8013ac6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013aca:	d2de      	bcs.n	8013a8a <quorem+0x42>
 8013acc:	9b00      	ldr	r3, [sp, #0]
 8013ace:	58eb      	ldr	r3, [r5, r3]
 8013ad0:	b92b      	cbnz	r3, 8013ade <quorem+0x96>
 8013ad2:	9b01      	ldr	r3, [sp, #4]
 8013ad4:	3b04      	subs	r3, #4
 8013ad6:	429d      	cmp	r5, r3
 8013ad8:	461a      	mov	r2, r3
 8013ada:	d32f      	bcc.n	8013b3c <quorem+0xf4>
 8013adc:	613c      	str	r4, [r7, #16]
 8013ade:	4638      	mov	r0, r7
 8013ae0:	f001 f954 	bl	8014d8c <__mcmp>
 8013ae4:	2800      	cmp	r0, #0
 8013ae6:	db25      	blt.n	8013b34 <quorem+0xec>
 8013ae8:	4629      	mov	r1, r5
 8013aea:	2000      	movs	r0, #0
 8013aec:	f858 2b04 	ldr.w	r2, [r8], #4
 8013af0:	f8d1 c000 	ldr.w	ip, [r1]
 8013af4:	fa1f fe82 	uxth.w	lr, r2
 8013af8:	fa1f f38c 	uxth.w	r3, ip
 8013afc:	eba3 030e 	sub.w	r3, r3, lr
 8013b00:	4403      	add	r3, r0
 8013b02:	0c12      	lsrs	r2, r2, #16
 8013b04:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013b08:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013b0c:	b29b      	uxth	r3, r3
 8013b0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013b12:	45c1      	cmp	r9, r8
 8013b14:	f841 3b04 	str.w	r3, [r1], #4
 8013b18:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013b1c:	d2e6      	bcs.n	8013aec <quorem+0xa4>
 8013b1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013b22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013b26:	b922      	cbnz	r2, 8013b32 <quorem+0xea>
 8013b28:	3b04      	subs	r3, #4
 8013b2a:	429d      	cmp	r5, r3
 8013b2c:	461a      	mov	r2, r3
 8013b2e:	d30b      	bcc.n	8013b48 <quorem+0x100>
 8013b30:	613c      	str	r4, [r7, #16]
 8013b32:	3601      	adds	r6, #1
 8013b34:	4630      	mov	r0, r6
 8013b36:	b003      	add	sp, #12
 8013b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b3c:	6812      	ldr	r2, [r2, #0]
 8013b3e:	3b04      	subs	r3, #4
 8013b40:	2a00      	cmp	r2, #0
 8013b42:	d1cb      	bne.n	8013adc <quorem+0x94>
 8013b44:	3c01      	subs	r4, #1
 8013b46:	e7c6      	b.n	8013ad6 <quorem+0x8e>
 8013b48:	6812      	ldr	r2, [r2, #0]
 8013b4a:	3b04      	subs	r3, #4
 8013b4c:	2a00      	cmp	r2, #0
 8013b4e:	d1ef      	bne.n	8013b30 <quorem+0xe8>
 8013b50:	3c01      	subs	r4, #1
 8013b52:	e7ea      	b.n	8013b2a <quorem+0xe2>
 8013b54:	2000      	movs	r0, #0
 8013b56:	e7ee      	b.n	8013b36 <quorem+0xee>

08013b58 <_dtoa_r>:
 8013b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b5c:	ed2d 8b02 	vpush	{d8}
 8013b60:	69c7      	ldr	r7, [r0, #28]
 8013b62:	b091      	sub	sp, #68	@ 0x44
 8013b64:	ed8d 0b02 	vstr	d0, [sp, #8]
 8013b68:	ec55 4b10 	vmov	r4, r5, d0
 8013b6c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8013b6e:	9107      	str	r1, [sp, #28]
 8013b70:	4681      	mov	r9, r0
 8013b72:	9209      	str	r2, [sp, #36]	@ 0x24
 8013b74:	930d      	str	r3, [sp, #52]	@ 0x34
 8013b76:	b97f      	cbnz	r7, 8013b98 <_dtoa_r+0x40>
 8013b78:	2010      	movs	r0, #16
 8013b7a:	f000 fd95 	bl	80146a8 <malloc>
 8013b7e:	4602      	mov	r2, r0
 8013b80:	f8c9 001c 	str.w	r0, [r9, #28]
 8013b84:	b920      	cbnz	r0, 8013b90 <_dtoa_r+0x38>
 8013b86:	4ba0      	ldr	r3, [pc, #640]	@ (8013e08 <_dtoa_r+0x2b0>)
 8013b88:	21ef      	movs	r1, #239	@ 0xef
 8013b8a:	48a0      	ldr	r0, [pc, #640]	@ (8013e0c <_dtoa_r+0x2b4>)
 8013b8c:	f002 fd64 	bl	8016658 <__assert_func>
 8013b90:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013b94:	6007      	str	r7, [r0, #0]
 8013b96:	60c7      	str	r7, [r0, #12]
 8013b98:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013b9c:	6819      	ldr	r1, [r3, #0]
 8013b9e:	b159      	cbz	r1, 8013bb8 <_dtoa_r+0x60>
 8013ba0:	685a      	ldr	r2, [r3, #4]
 8013ba2:	604a      	str	r2, [r1, #4]
 8013ba4:	2301      	movs	r3, #1
 8013ba6:	4093      	lsls	r3, r2
 8013ba8:	608b      	str	r3, [r1, #8]
 8013baa:	4648      	mov	r0, r9
 8013bac:	f000 fe72 	bl	8014894 <_Bfree>
 8013bb0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013bb4:	2200      	movs	r2, #0
 8013bb6:	601a      	str	r2, [r3, #0]
 8013bb8:	1e2b      	subs	r3, r5, #0
 8013bba:	bfbb      	ittet	lt
 8013bbc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013bc0:	9303      	strlt	r3, [sp, #12]
 8013bc2:	2300      	movge	r3, #0
 8013bc4:	2201      	movlt	r2, #1
 8013bc6:	bfac      	ite	ge
 8013bc8:	6033      	strge	r3, [r6, #0]
 8013bca:	6032      	strlt	r2, [r6, #0]
 8013bcc:	4b90      	ldr	r3, [pc, #576]	@ (8013e10 <_dtoa_r+0x2b8>)
 8013bce:	9e03      	ldr	r6, [sp, #12]
 8013bd0:	43b3      	bics	r3, r6
 8013bd2:	d110      	bne.n	8013bf6 <_dtoa_r+0x9e>
 8013bd4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013bd6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013bda:	6013      	str	r3, [r2, #0]
 8013bdc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8013be0:	4323      	orrs	r3, r4
 8013be2:	f000 84e6 	beq.w	80145b2 <_dtoa_r+0xa5a>
 8013be6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013be8:	4f8a      	ldr	r7, [pc, #552]	@ (8013e14 <_dtoa_r+0x2bc>)
 8013bea:	2b00      	cmp	r3, #0
 8013bec:	f000 84e8 	beq.w	80145c0 <_dtoa_r+0xa68>
 8013bf0:	1cfb      	adds	r3, r7, #3
 8013bf2:	f000 bce3 	b.w	80145bc <_dtoa_r+0xa64>
 8013bf6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8013bfa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c02:	d10a      	bne.n	8013c1a <_dtoa_r+0xc2>
 8013c04:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013c06:	2301      	movs	r3, #1
 8013c08:	6013      	str	r3, [r2, #0]
 8013c0a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013c0c:	b113      	cbz	r3, 8013c14 <_dtoa_r+0xbc>
 8013c0e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013c10:	4b81      	ldr	r3, [pc, #516]	@ (8013e18 <_dtoa_r+0x2c0>)
 8013c12:	6013      	str	r3, [r2, #0]
 8013c14:	4f81      	ldr	r7, [pc, #516]	@ (8013e1c <_dtoa_r+0x2c4>)
 8013c16:	f000 bcd3 	b.w	80145c0 <_dtoa_r+0xa68>
 8013c1a:	aa0e      	add	r2, sp, #56	@ 0x38
 8013c1c:	a90f      	add	r1, sp, #60	@ 0x3c
 8013c1e:	4648      	mov	r0, r9
 8013c20:	eeb0 0b48 	vmov.f64	d0, d8
 8013c24:	f001 f9d2 	bl	8014fcc <__d2b>
 8013c28:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8013c2c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013c2e:	9001      	str	r0, [sp, #4]
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d045      	beq.n	8013cc0 <_dtoa_r+0x168>
 8013c34:	eeb0 7b48 	vmov.f64	d7, d8
 8013c38:	ee18 1a90 	vmov	r1, s17
 8013c3c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013c40:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8013c44:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8013c48:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8013c4c:	2500      	movs	r5, #0
 8013c4e:	ee07 1a90 	vmov	s15, r1
 8013c52:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8013c56:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013df0 <_dtoa_r+0x298>
 8013c5a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013c5e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8013df8 <_dtoa_r+0x2a0>
 8013c62:	eea7 6b05 	vfma.f64	d6, d7, d5
 8013c66:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013e00 <_dtoa_r+0x2a8>
 8013c6a:	ee07 3a90 	vmov	s15, r3
 8013c6e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8013c72:	eeb0 7b46 	vmov.f64	d7, d6
 8013c76:	eea4 7b05 	vfma.f64	d7, d4, d5
 8013c7a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8013c7e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8013c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c86:	ee16 8a90 	vmov	r8, s13
 8013c8a:	d508      	bpl.n	8013c9e <_dtoa_r+0x146>
 8013c8c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8013c90:	eeb4 6b47 	vcmp.f64	d6, d7
 8013c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c98:	bf18      	it	ne
 8013c9a:	f108 38ff 	addne.w	r8, r8, #4294967295
 8013c9e:	f1b8 0f16 	cmp.w	r8, #22
 8013ca2:	d82b      	bhi.n	8013cfc <_dtoa_r+0x1a4>
 8013ca4:	495e      	ldr	r1, [pc, #376]	@ (8013e20 <_dtoa_r+0x2c8>)
 8013ca6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8013caa:	ed91 7b00 	vldr	d7, [r1]
 8013cae:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8013cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013cb6:	d501      	bpl.n	8013cbc <_dtoa_r+0x164>
 8013cb8:	f108 38ff 	add.w	r8, r8, #4294967295
 8013cbc:	2100      	movs	r1, #0
 8013cbe:	e01e      	b.n	8013cfe <_dtoa_r+0x1a6>
 8013cc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013cc2:	4413      	add	r3, r2
 8013cc4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8013cc8:	2920      	cmp	r1, #32
 8013cca:	bfc1      	itttt	gt
 8013ccc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8013cd0:	408e      	lslgt	r6, r1
 8013cd2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8013cd6:	fa24 f101 	lsrgt.w	r1, r4, r1
 8013cda:	bfd6      	itet	le
 8013cdc:	f1c1 0120 	rsble	r1, r1, #32
 8013ce0:	4331      	orrgt	r1, r6
 8013ce2:	fa04 f101 	lslle.w	r1, r4, r1
 8013ce6:	ee07 1a90 	vmov	s15, r1
 8013cea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8013cee:	3b01      	subs	r3, #1
 8013cf0:	ee17 1a90 	vmov	r1, s15
 8013cf4:	2501      	movs	r5, #1
 8013cf6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8013cfa:	e7a8      	b.n	8013c4e <_dtoa_r+0xf6>
 8013cfc:	2101      	movs	r1, #1
 8013cfe:	1ad2      	subs	r2, r2, r3
 8013d00:	1e53      	subs	r3, r2, #1
 8013d02:	9306      	str	r3, [sp, #24]
 8013d04:	bf45      	ittet	mi
 8013d06:	f1c2 0301 	rsbmi	r3, r2, #1
 8013d0a:	9304      	strmi	r3, [sp, #16]
 8013d0c:	2300      	movpl	r3, #0
 8013d0e:	2300      	movmi	r3, #0
 8013d10:	bf4c      	ite	mi
 8013d12:	9306      	strmi	r3, [sp, #24]
 8013d14:	9304      	strpl	r3, [sp, #16]
 8013d16:	f1b8 0f00 	cmp.w	r8, #0
 8013d1a:	910c      	str	r1, [sp, #48]	@ 0x30
 8013d1c:	db18      	blt.n	8013d50 <_dtoa_r+0x1f8>
 8013d1e:	9b06      	ldr	r3, [sp, #24]
 8013d20:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8013d24:	4443      	add	r3, r8
 8013d26:	9306      	str	r3, [sp, #24]
 8013d28:	2300      	movs	r3, #0
 8013d2a:	9a07      	ldr	r2, [sp, #28]
 8013d2c:	2a09      	cmp	r2, #9
 8013d2e:	d845      	bhi.n	8013dbc <_dtoa_r+0x264>
 8013d30:	2a05      	cmp	r2, #5
 8013d32:	bfc4      	itt	gt
 8013d34:	3a04      	subgt	r2, #4
 8013d36:	9207      	strgt	r2, [sp, #28]
 8013d38:	9a07      	ldr	r2, [sp, #28]
 8013d3a:	f1a2 0202 	sub.w	r2, r2, #2
 8013d3e:	bfcc      	ite	gt
 8013d40:	2400      	movgt	r4, #0
 8013d42:	2401      	movle	r4, #1
 8013d44:	2a03      	cmp	r2, #3
 8013d46:	d844      	bhi.n	8013dd2 <_dtoa_r+0x27a>
 8013d48:	e8df f002 	tbb	[pc, r2]
 8013d4c:	0b173634 	.word	0x0b173634
 8013d50:	9b04      	ldr	r3, [sp, #16]
 8013d52:	2200      	movs	r2, #0
 8013d54:	eba3 0308 	sub.w	r3, r3, r8
 8013d58:	9304      	str	r3, [sp, #16]
 8013d5a:	920a      	str	r2, [sp, #40]	@ 0x28
 8013d5c:	f1c8 0300 	rsb	r3, r8, #0
 8013d60:	e7e3      	b.n	8013d2a <_dtoa_r+0x1d2>
 8013d62:	2201      	movs	r2, #1
 8013d64:	9208      	str	r2, [sp, #32]
 8013d66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013d68:	eb08 0b02 	add.w	fp, r8, r2
 8013d6c:	f10b 0a01 	add.w	sl, fp, #1
 8013d70:	4652      	mov	r2, sl
 8013d72:	2a01      	cmp	r2, #1
 8013d74:	bfb8      	it	lt
 8013d76:	2201      	movlt	r2, #1
 8013d78:	e006      	b.n	8013d88 <_dtoa_r+0x230>
 8013d7a:	2201      	movs	r2, #1
 8013d7c:	9208      	str	r2, [sp, #32]
 8013d7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013d80:	2a00      	cmp	r2, #0
 8013d82:	dd29      	ble.n	8013dd8 <_dtoa_r+0x280>
 8013d84:	4693      	mov	fp, r2
 8013d86:	4692      	mov	sl, r2
 8013d88:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8013d8c:	2100      	movs	r1, #0
 8013d8e:	2004      	movs	r0, #4
 8013d90:	f100 0614 	add.w	r6, r0, #20
 8013d94:	4296      	cmp	r6, r2
 8013d96:	d926      	bls.n	8013de6 <_dtoa_r+0x28e>
 8013d98:	6079      	str	r1, [r7, #4]
 8013d9a:	4648      	mov	r0, r9
 8013d9c:	9305      	str	r3, [sp, #20]
 8013d9e:	f000 fd39 	bl	8014814 <_Balloc>
 8013da2:	9b05      	ldr	r3, [sp, #20]
 8013da4:	4607      	mov	r7, r0
 8013da6:	2800      	cmp	r0, #0
 8013da8:	d13e      	bne.n	8013e28 <_dtoa_r+0x2d0>
 8013daa:	4b1e      	ldr	r3, [pc, #120]	@ (8013e24 <_dtoa_r+0x2cc>)
 8013dac:	4602      	mov	r2, r0
 8013dae:	f240 11af 	movw	r1, #431	@ 0x1af
 8013db2:	e6ea      	b.n	8013b8a <_dtoa_r+0x32>
 8013db4:	2200      	movs	r2, #0
 8013db6:	e7e1      	b.n	8013d7c <_dtoa_r+0x224>
 8013db8:	2200      	movs	r2, #0
 8013dba:	e7d3      	b.n	8013d64 <_dtoa_r+0x20c>
 8013dbc:	2401      	movs	r4, #1
 8013dbe:	2200      	movs	r2, #0
 8013dc0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8013dc4:	f04f 3bff 	mov.w	fp, #4294967295
 8013dc8:	2100      	movs	r1, #0
 8013dca:	46da      	mov	sl, fp
 8013dcc:	2212      	movs	r2, #18
 8013dce:	9109      	str	r1, [sp, #36]	@ 0x24
 8013dd0:	e7da      	b.n	8013d88 <_dtoa_r+0x230>
 8013dd2:	2201      	movs	r2, #1
 8013dd4:	9208      	str	r2, [sp, #32]
 8013dd6:	e7f5      	b.n	8013dc4 <_dtoa_r+0x26c>
 8013dd8:	f04f 0b01 	mov.w	fp, #1
 8013ddc:	46da      	mov	sl, fp
 8013dde:	465a      	mov	r2, fp
 8013de0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8013de4:	e7d0      	b.n	8013d88 <_dtoa_r+0x230>
 8013de6:	3101      	adds	r1, #1
 8013de8:	0040      	lsls	r0, r0, #1
 8013dea:	e7d1      	b.n	8013d90 <_dtoa_r+0x238>
 8013dec:	f3af 8000 	nop.w
 8013df0:	636f4361 	.word	0x636f4361
 8013df4:	3fd287a7 	.word	0x3fd287a7
 8013df8:	8b60c8b3 	.word	0x8b60c8b3
 8013dfc:	3fc68a28 	.word	0x3fc68a28
 8013e00:	509f79fb 	.word	0x509f79fb
 8013e04:	3fd34413 	.word	0x3fd34413
 8013e08:	08017b9e 	.word	0x08017b9e
 8013e0c:	08017bb5 	.word	0x08017bb5
 8013e10:	7ff00000 	.word	0x7ff00000
 8013e14:	08017b9a 	.word	0x08017b9a
 8013e18:	08017b69 	.word	0x08017b69
 8013e1c:	08017b68 	.word	0x08017b68
 8013e20:	08017d68 	.word	0x08017d68
 8013e24:	08017c0d 	.word	0x08017c0d
 8013e28:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8013e2c:	f1ba 0f0e 	cmp.w	sl, #14
 8013e30:	6010      	str	r0, [r2, #0]
 8013e32:	d86e      	bhi.n	8013f12 <_dtoa_r+0x3ba>
 8013e34:	2c00      	cmp	r4, #0
 8013e36:	d06c      	beq.n	8013f12 <_dtoa_r+0x3ba>
 8013e38:	f1b8 0f00 	cmp.w	r8, #0
 8013e3c:	f340 80b4 	ble.w	8013fa8 <_dtoa_r+0x450>
 8013e40:	4ac8      	ldr	r2, [pc, #800]	@ (8014164 <_dtoa_r+0x60c>)
 8013e42:	f008 010f 	and.w	r1, r8, #15
 8013e46:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8013e4a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8013e4e:	ed92 7b00 	vldr	d7, [r2]
 8013e52:	ea4f 1128 	mov.w	r1, r8, asr #4
 8013e56:	f000 809b 	beq.w	8013f90 <_dtoa_r+0x438>
 8013e5a:	4ac3      	ldr	r2, [pc, #780]	@ (8014168 <_dtoa_r+0x610>)
 8013e5c:	ed92 6b08 	vldr	d6, [r2, #32]
 8013e60:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8013e64:	ed8d 6b02 	vstr	d6, [sp, #8]
 8013e68:	f001 010f 	and.w	r1, r1, #15
 8013e6c:	2203      	movs	r2, #3
 8013e6e:	48be      	ldr	r0, [pc, #760]	@ (8014168 <_dtoa_r+0x610>)
 8013e70:	2900      	cmp	r1, #0
 8013e72:	f040 808f 	bne.w	8013f94 <_dtoa_r+0x43c>
 8013e76:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013e7a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8013e7e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013e82:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013e84:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013e88:	2900      	cmp	r1, #0
 8013e8a:	f000 80b3 	beq.w	8013ff4 <_dtoa_r+0x49c>
 8013e8e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8013e92:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e9a:	f140 80ab 	bpl.w	8013ff4 <_dtoa_r+0x49c>
 8013e9e:	f1ba 0f00 	cmp.w	sl, #0
 8013ea2:	f000 80a7 	beq.w	8013ff4 <_dtoa_r+0x49c>
 8013ea6:	f1bb 0f00 	cmp.w	fp, #0
 8013eaa:	dd30      	ble.n	8013f0e <_dtoa_r+0x3b6>
 8013eac:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8013eb0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013eb4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013eb8:	f108 31ff 	add.w	r1, r8, #4294967295
 8013ebc:	9105      	str	r1, [sp, #20]
 8013ebe:	3201      	adds	r2, #1
 8013ec0:	465c      	mov	r4, fp
 8013ec2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013ec6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8013eca:	ee07 2a90 	vmov	s15, r2
 8013ece:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8013ed2:	eea7 5b06 	vfma.f64	d5, d7, d6
 8013ed6:	ee15 2a90 	vmov	r2, s11
 8013eda:	ec51 0b15 	vmov	r0, r1, d5
 8013ede:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8013ee2:	2c00      	cmp	r4, #0
 8013ee4:	f040 808a 	bne.w	8013ffc <_dtoa_r+0x4a4>
 8013ee8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8013eec:	ee36 6b47 	vsub.f64	d6, d6, d7
 8013ef0:	ec41 0b17 	vmov	d7, r0, r1
 8013ef4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013efc:	f300 826a 	bgt.w	80143d4 <_dtoa_r+0x87c>
 8013f00:	eeb1 7b47 	vneg.f64	d7, d7
 8013f04:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f0c:	d423      	bmi.n	8013f56 <_dtoa_r+0x3fe>
 8013f0e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8013f12:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013f14:	2a00      	cmp	r2, #0
 8013f16:	f2c0 8129 	blt.w	801416c <_dtoa_r+0x614>
 8013f1a:	f1b8 0f0e 	cmp.w	r8, #14
 8013f1e:	f300 8125 	bgt.w	801416c <_dtoa_r+0x614>
 8013f22:	4b90      	ldr	r3, [pc, #576]	@ (8014164 <_dtoa_r+0x60c>)
 8013f24:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013f28:	ed93 6b00 	vldr	d6, [r3]
 8013f2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	f280 80c8 	bge.w	80140c4 <_dtoa_r+0x56c>
 8013f34:	f1ba 0f00 	cmp.w	sl, #0
 8013f38:	f300 80c4 	bgt.w	80140c4 <_dtoa_r+0x56c>
 8013f3c:	d10b      	bne.n	8013f56 <_dtoa_r+0x3fe>
 8013f3e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8013f42:	ee26 6b07 	vmul.f64	d6, d6, d7
 8013f46:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013f4a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f52:	f2c0 823c 	blt.w	80143ce <_dtoa_r+0x876>
 8013f56:	2400      	movs	r4, #0
 8013f58:	4625      	mov	r5, r4
 8013f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f5c:	43db      	mvns	r3, r3
 8013f5e:	9305      	str	r3, [sp, #20]
 8013f60:	463e      	mov	r6, r7
 8013f62:	f04f 0800 	mov.w	r8, #0
 8013f66:	4621      	mov	r1, r4
 8013f68:	4648      	mov	r0, r9
 8013f6a:	f000 fc93 	bl	8014894 <_Bfree>
 8013f6e:	2d00      	cmp	r5, #0
 8013f70:	f000 80a2 	beq.w	80140b8 <_dtoa_r+0x560>
 8013f74:	f1b8 0f00 	cmp.w	r8, #0
 8013f78:	d005      	beq.n	8013f86 <_dtoa_r+0x42e>
 8013f7a:	45a8      	cmp	r8, r5
 8013f7c:	d003      	beq.n	8013f86 <_dtoa_r+0x42e>
 8013f7e:	4641      	mov	r1, r8
 8013f80:	4648      	mov	r0, r9
 8013f82:	f000 fc87 	bl	8014894 <_Bfree>
 8013f86:	4629      	mov	r1, r5
 8013f88:	4648      	mov	r0, r9
 8013f8a:	f000 fc83 	bl	8014894 <_Bfree>
 8013f8e:	e093      	b.n	80140b8 <_dtoa_r+0x560>
 8013f90:	2202      	movs	r2, #2
 8013f92:	e76c      	b.n	8013e6e <_dtoa_r+0x316>
 8013f94:	07cc      	lsls	r4, r1, #31
 8013f96:	d504      	bpl.n	8013fa2 <_dtoa_r+0x44a>
 8013f98:	ed90 6b00 	vldr	d6, [r0]
 8013f9c:	3201      	adds	r2, #1
 8013f9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013fa2:	1049      	asrs	r1, r1, #1
 8013fa4:	3008      	adds	r0, #8
 8013fa6:	e763      	b.n	8013e70 <_dtoa_r+0x318>
 8013fa8:	d022      	beq.n	8013ff0 <_dtoa_r+0x498>
 8013faa:	f1c8 0100 	rsb	r1, r8, #0
 8013fae:	4a6d      	ldr	r2, [pc, #436]	@ (8014164 <_dtoa_r+0x60c>)
 8013fb0:	f001 000f 	and.w	r0, r1, #15
 8013fb4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8013fb8:	ed92 7b00 	vldr	d7, [r2]
 8013fbc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8013fc0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013fc4:	4868      	ldr	r0, [pc, #416]	@ (8014168 <_dtoa_r+0x610>)
 8013fc6:	1109      	asrs	r1, r1, #4
 8013fc8:	2400      	movs	r4, #0
 8013fca:	2202      	movs	r2, #2
 8013fcc:	b929      	cbnz	r1, 8013fda <_dtoa_r+0x482>
 8013fce:	2c00      	cmp	r4, #0
 8013fd0:	f43f af57 	beq.w	8013e82 <_dtoa_r+0x32a>
 8013fd4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013fd8:	e753      	b.n	8013e82 <_dtoa_r+0x32a>
 8013fda:	07ce      	lsls	r6, r1, #31
 8013fdc:	d505      	bpl.n	8013fea <_dtoa_r+0x492>
 8013fde:	ed90 6b00 	vldr	d6, [r0]
 8013fe2:	3201      	adds	r2, #1
 8013fe4:	2401      	movs	r4, #1
 8013fe6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013fea:	1049      	asrs	r1, r1, #1
 8013fec:	3008      	adds	r0, #8
 8013fee:	e7ed      	b.n	8013fcc <_dtoa_r+0x474>
 8013ff0:	2202      	movs	r2, #2
 8013ff2:	e746      	b.n	8013e82 <_dtoa_r+0x32a>
 8013ff4:	f8cd 8014 	str.w	r8, [sp, #20]
 8013ff8:	4654      	mov	r4, sl
 8013ffa:	e762      	b.n	8013ec2 <_dtoa_r+0x36a>
 8013ffc:	4a59      	ldr	r2, [pc, #356]	@ (8014164 <_dtoa_r+0x60c>)
 8013ffe:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8014002:	ed12 4b02 	vldr	d4, [r2, #-8]
 8014006:	9a08      	ldr	r2, [sp, #32]
 8014008:	ec41 0b17 	vmov	d7, r0, r1
 801400c:	443c      	add	r4, r7
 801400e:	b34a      	cbz	r2, 8014064 <_dtoa_r+0x50c>
 8014010:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8014014:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8014018:	463e      	mov	r6, r7
 801401a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801401e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8014022:	ee35 7b47 	vsub.f64	d7, d5, d7
 8014026:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801402a:	ee14 2a90 	vmov	r2, s9
 801402e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014032:	3230      	adds	r2, #48	@ 0x30
 8014034:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014038:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801403c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014040:	f806 2b01 	strb.w	r2, [r6], #1
 8014044:	d438      	bmi.n	80140b8 <_dtoa_r+0x560>
 8014046:	ee32 5b46 	vsub.f64	d5, d2, d6
 801404a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801404e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014052:	d46e      	bmi.n	8014132 <_dtoa_r+0x5da>
 8014054:	42a6      	cmp	r6, r4
 8014056:	f43f af5a 	beq.w	8013f0e <_dtoa_r+0x3b6>
 801405a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801405e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014062:	e7e0      	b.n	8014026 <_dtoa_r+0x4ce>
 8014064:	4621      	mov	r1, r4
 8014066:	463e      	mov	r6, r7
 8014068:	ee27 7b04 	vmul.f64	d7, d7, d4
 801406c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8014070:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014074:	ee14 2a90 	vmov	r2, s9
 8014078:	3230      	adds	r2, #48	@ 0x30
 801407a:	f806 2b01 	strb.w	r2, [r6], #1
 801407e:	42a6      	cmp	r6, r4
 8014080:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014084:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014088:	d119      	bne.n	80140be <_dtoa_r+0x566>
 801408a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801408e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8014092:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8014096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801409a:	dc4a      	bgt.n	8014132 <_dtoa_r+0x5da>
 801409c:	ee35 5b47 	vsub.f64	d5, d5, d7
 80140a0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80140a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140a8:	f57f af31 	bpl.w	8013f0e <_dtoa_r+0x3b6>
 80140ac:	460e      	mov	r6, r1
 80140ae:	3901      	subs	r1, #1
 80140b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80140b4:	2b30      	cmp	r3, #48	@ 0x30
 80140b6:	d0f9      	beq.n	80140ac <_dtoa_r+0x554>
 80140b8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80140bc:	e027      	b.n	801410e <_dtoa_r+0x5b6>
 80140be:	ee26 6b03 	vmul.f64	d6, d6, d3
 80140c2:	e7d5      	b.n	8014070 <_dtoa_r+0x518>
 80140c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80140c8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80140cc:	463e      	mov	r6, r7
 80140ce:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80140d2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80140d6:	ee15 3a10 	vmov	r3, s10
 80140da:	3330      	adds	r3, #48	@ 0x30
 80140dc:	f806 3b01 	strb.w	r3, [r6], #1
 80140e0:	1bf3      	subs	r3, r6, r7
 80140e2:	459a      	cmp	sl, r3
 80140e4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80140e8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80140ec:	d132      	bne.n	8014154 <_dtoa_r+0x5fc>
 80140ee:	ee37 7b07 	vadd.f64	d7, d7, d7
 80140f2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80140f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140fa:	dc18      	bgt.n	801412e <_dtoa_r+0x5d6>
 80140fc:	eeb4 7b46 	vcmp.f64	d7, d6
 8014100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014104:	d103      	bne.n	801410e <_dtoa_r+0x5b6>
 8014106:	ee15 3a10 	vmov	r3, s10
 801410a:	07db      	lsls	r3, r3, #31
 801410c:	d40f      	bmi.n	801412e <_dtoa_r+0x5d6>
 801410e:	9901      	ldr	r1, [sp, #4]
 8014110:	4648      	mov	r0, r9
 8014112:	f000 fbbf 	bl	8014894 <_Bfree>
 8014116:	2300      	movs	r3, #0
 8014118:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801411a:	7033      	strb	r3, [r6, #0]
 801411c:	f108 0301 	add.w	r3, r8, #1
 8014120:	6013      	str	r3, [r2, #0]
 8014122:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014124:	2b00      	cmp	r3, #0
 8014126:	f000 824b 	beq.w	80145c0 <_dtoa_r+0xa68>
 801412a:	601e      	str	r6, [r3, #0]
 801412c:	e248      	b.n	80145c0 <_dtoa_r+0xa68>
 801412e:	f8cd 8014 	str.w	r8, [sp, #20]
 8014132:	4633      	mov	r3, r6
 8014134:	461e      	mov	r6, r3
 8014136:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801413a:	2a39      	cmp	r2, #57	@ 0x39
 801413c:	d106      	bne.n	801414c <_dtoa_r+0x5f4>
 801413e:	429f      	cmp	r7, r3
 8014140:	d1f8      	bne.n	8014134 <_dtoa_r+0x5dc>
 8014142:	9a05      	ldr	r2, [sp, #20]
 8014144:	3201      	adds	r2, #1
 8014146:	9205      	str	r2, [sp, #20]
 8014148:	2230      	movs	r2, #48	@ 0x30
 801414a:	703a      	strb	r2, [r7, #0]
 801414c:	781a      	ldrb	r2, [r3, #0]
 801414e:	3201      	adds	r2, #1
 8014150:	701a      	strb	r2, [r3, #0]
 8014152:	e7b1      	b.n	80140b8 <_dtoa_r+0x560>
 8014154:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014158:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801415c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014160:	d1b5      	bne.n	80140ce <_dtoa_r+0x576>
 8014162:	e7d4      	b.n	801410e <_dtoa_r+0x5b6>
 8014164:	08017d68 	.word	0x08017d68
 8014168:	08017d40 	.word	0x08017d40
 801416c:	9908      	ldr	r1, [sp, #32]
 801416e:	2900      	cmp	r1, #0
 8014170:	f000 80e9 	beq.w	8014346 <_dtoa_r+0x7ee>
 8014174:	9907      	ldr	r1, [sp, #28]
 8014176:	2901      	cmp	r1, #1
 8014178:	f300 80cb 	bgt.w	8014312 <_dtoa_r+0x7ba>
 801417c:	2d00      	cmp	r5, #0
 801417e:	f000 80c4 	beq.w	801430a <_dtoa_r+0x7b2>
 8014182:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014186:	9e04      	ldr	r6, [sp, #16]
 8014188:	461c      	mov	r4, r3
 801418a:	9305      	str	r3, [sp, #20]
 801418c:	9b04      	ldr	r3, [sp, #16]
 801418e:	4413      	add	r3, r2
 8014190:	9304      	str	r3, [sp, #16]
 8014192:	9b06      	ldr	r3, [sp, #24]
 8014194:	2101      	movs	r1, #1
 8014196:	4413      	add	r3, r2
 8014198:	4648      	mov	r0, r9
 801419a:	9306      	str	r3, [sp, #24]
 801419c:	f000 fc78 	bl	8014a90 <__i2b>
 80141a0:	9b05      	ldr	r3, [sp, #20]
 80141a2:	4605      	mov	r5, r0
 80141a4:	b166      	cbz	r6, 80141c0 <_dtoa_r+0x668>
 80141a6:	9a06      	ldr	r2, [sp, #24]
 80141a8:	2a00      	cmp	r2, #0
 80141aa:	dd09      	ble.n	80141c0 <_dtoa_r+0x668>
 80141ac:	42b2      	cmp	r2, r6
 80141ae:	9904      	ldr	r1, [sp, #16]
 80141b0:	bfa8      	it	ge
 80141b2:	4632      	movge	r2, r6
 80141b4:	1a89      	subs	r1, r1, r2
 80141b6:	9104      	str	r1, [sp, #16]
 80141b8:	9906      	ldr	r1, [sp, #24]
 80141ba:	1ab6      	subs	r6, r6, r2
 80141bc:	1a8a      	subs	r2, r1, r2
 80141be:	9206      	str	r2, [sp, #24]
 80141c0:	b30b      	cbz	r3, 8014206 <_dtoa_r+0x6ae>
 80141c2:	9a08      	ldr	r2, [sp, #32]
 80141c4:	2a00      	cmp	r2, #0
 80141c6:	f000 80c5 	beq.w	8014354 <_dtoa_r+0x7fc>
 80141ca:	2c00      	cmp	r4, #0
 80141cc:	f000 80bf 	beq.w	801434e <_dtoa_r+0x7f6>
 80141d0:	4629      	mov	r1, r5
 80141d2:	4622      	mov	r2, r4
 80141d4:	4648      	mov	r0, r9
 80141d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80141d8:	f000 fd12 	bl	8014c00 <__pow5mult>
 80141dc:	9a01      	ldr	r2, [sp, #4]
 80141de:	4601      	mov	r1, r0
 80141e0:	4605      	mov	r5, r0
 80141e2:	4648      	mov	r0, r9
 80141e4:	f000 fc6a 	bl	8014abc <__multiply>
 80141e8:	9901      	ldr	r1, [sp, #4]
 80141ea:	9005      	str	r0, [sp, #20]
 80141ec:	4648      	mov	r0, r9
 80141ee:	f000 fb51 	bl	8014894 <_Bfree>
 80141f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80141f4:	1b1b      	subs	r3, r3, r4
 80141f6:	f000 80b0 	beq.w	801435a <_dtoa_r+0x802>
 80141fa:	9905      	ldr	r1, [sp, #20]
 80141fc:	461a      	mov	r2, r3
 80141fe:	4648      	mov	r0, r9
 8014200:	f000 fcfe 	bl	8014c00 <__pow5mult>
 8014204:	9001      	str	r0, [sp, #4]
 8014206:	2101      	movs	r1, #1
 8014208:	4648      	mov	r0, r9
 801420a:	f000 fc41 	bl	8014a90 <__i2b>
 801420e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014210:	4604      	mov	r4, r0
 8014212:	2b00      	cmp	r3, #0
 8014214:	f000 81da 	beq.w	80145cc <_dtoa_r+0xa74>
 8014218:	461a      	mov	r2, r3
 801421a:	4601      	mov	r1, r0
 801421c:	4648      	mov	r0, r9
 801421e:	f000 fcef 	bl	8014c00 <__pow5mult>
 8014222:	9b07      	ldr	r3, [sp, #28]
 8014224:	2b01      	cmp	r3, #1
 8014226:	4604      	mov	r4, r0
 8014228:	f300 80a0 	bgt.w	801436c <_dtoa_r+0x814>
 801422c:	9b02      	ldr	r3, [sp, #8]
 801422e:	2b00      	cmp	r3, #0
 8014230:	f040 8096 	bne.w	8014360 <_dtoa_r+0x808>
 8014234:	9b03      	ldr	r3, [sp, #12]
 8014236:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801423a:	2a00      	cmp	r2, #0
 801423c:	f040 8092 	bne.w	8014364 <_dtoa_r+0x80c>
 8014240:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8014244:	0d12      	lsrs	r2, r2, #20
 8014246:	0512      	lsls	r2, r2, #20
 8014248:	2a00      	cmp	r2, #0
 801424a:	f000 808d 	beq.w	8014368 <_dtoa_r+0x810>
 801424e:	9b04      	ldr	r3, [sp, #16]
 8014250:	3301      	adds	r3, #1
 8014252:	9304      	str	r3, [sp, #16]
 8014254:	9b06      	ldr	r3, [sp, #24]
 8014256:	3301      	adds	r3, #1
 8014258:	9306      	str	r3, [sp, #24]
 801425a:	2301      	movs	r3, #1
 801425c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801425e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014260:	2b00      	cmp	r3, #0
 8014262:	f000 81b9 	beq.w	80145d8 <_dtoa_r+0xa80>
 8014266:	6922      	ldr	r2, [r4, #16]
 8014268:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801426c:	6910      	ldr	r0, [r2, #16]
 801426e:	f000 fbc3 	bl	80149f8 <__hi0bits>
 8014272:	f1c0 0020 	rsb	r0, r0, #32
 8014276:	9b06      	ldr	r3, [sp, #24]
 8014278:	4418      	add	r0, r3
 801427a:	f010 001f 	ands.w	r0, r0, #31
 801427e:	f000 8081 	beq.w	8014384 <_dtoa_r+0x82c>
 8014282:	f1c0 0220 	rsb	r2, r0, #32
 8014286:	2a04      	cmp	r2, #4
 8014288:	dd73      	ble.n	8014372 <_dtoa_r+0x81a>
 801428a:	9b04      	ldr	r3, [sp, #16]
 801428c:	f1c0 001c 	rsb	r0, r0, #28
 8014290:	4403      	add	r3, r0
 8014292:	9304      	str	r3, [sp, #16]
 8014294:	9b06      	ldr	r3, [sp, #24]
 8014296:	4406      	add	r6, r0
 8014298:	4403      	add	r3, r0
 801429a:	9306      	str	r3, [sp, #24]
 801429c:	9b04      	ldr	r3, [sp, #16]
 801429e:	2b00      	cmp	r3, #0
 80142a0:	dd05      	ble.n	80142ae <_dtoa_r+0x756>
 80142a2:	9901      	ldr	r1, [sp, #4]
 80142a4:	461a      	mov	r2, r3
 80142a6:	4648      	mov	r0, r9
 80142a8:	f000 fd04 	bl	8014cb4 <__lshift>
 80142ac:	9001      	str	r0, [sp, #4]
 80142ae:	9b06      	ldr	r3, [sp, #24]
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	dd05      	ble.n	80142c0 <_dtoa_r+0x768>
 80142b4:	4621      	mov	r1, r4
 80142b6:	461a      	mov	r2, r3
 80142b8:	4648      	mov	r0, r9
 80142ba:	f000 fcfb 	bl	8014cb4 <__lshift>
 80142be:	4604      	mov	r4, r0
 80142c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d060      	beq.n	8014388 <_dtoa_r+0x830>
 80142c6:	9801      	ldr	r0, [sp, #4]
 80142c8:	4621      	mov	r1, r4
 80142ca:	f000 fd5f 	bl	8014d8c <__mcmp>
 80142ce:	2800      	cmp	r0, #0
 80142d0:	da5a      	bge.n	8014388 <_dtoa_r+0x830>
 80142d2:	f108 33ff 	add.w	r3, r8, #4294967295
 80142d6:	9305      	str	r3, [sp, #20]
 80142d8:	9901      	ldr	r1, [sp, #4]
 80142da:	2300      	movs	r3, #0
 80142dc:	220a      	movs	r2, #10
 80142de:	4648      	mov	r0, r9
 80142e0:	f000 fafa 	bl	80148d8 <__multadd>
 80142e4:	9b08      	ldr	r3, [sp, #32]
 80142e6:	9001      	str	r0, [sp, #4]
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	f000 8177 	beq.w	80145dc <_dtoa_r+0xa84>
 80142ee:	4629      	mov	r1, r5
 80142f0:	2300      	movs	r3, #0
 80142f2:	220a      	movs	r2, #10
 80142f4:	4648      	mov	r0, r9
 80142f6:	f000 faef 	bl	80148d8 <__multadd>
 80142fa:	f1bb 0f00 	cmp.w	fp, #0
 80142fe:	4605      	mov	r5, r0
 8014300:	dc6e      	bgt.n	80143e0 <_dtoa_r+0x888>
 8014302:	9b07      	ldr	r3, [sp, #28]
 8014304:	2b02      	cmp	r3, #2
 8014306:	dc48      	bgt.n	801439a <_dtoa_r+0x842>
 8014308:	e06a      	b.n	80143e0 <_dtoa_r+0x888>
 801430a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801430c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014310:	e739      	b.n	8014186 <_dtoa_r+0x62e>
 8014312:	f10a 34ff 	add.w	r4, sl, #4294967295
 8014316:	42a3      	cmp	r3, r4
 8014318:	db07      	blt.n	801432a <_dtoa_r+0x7d2>
 801431a:	f1ba 0f00 	cmp.w	sl, #0
 801431e:	eba3 0404 	sub.w	r4, r3, r4
 8014322:	db0b      	blt.n	801433c <_dtoa_r+0x7e4>
 8014324:	9e04      	ldr	r6, [sp, #16]
 8014326:	4652      	mov	r2, sl
 8014328:	e72f      	b.n	801418a <_dtoa_r+0x632>
 801432a:	1ae2      	subs	r2, r4, r3
 801432c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801432e:	9e04      	ldr	r6, [sp, #16]
 8014330:	4413      	add	r3, r2
 8014332:	930a      	str	r3, [sp, #40]	@ 0x28
 8014334:	4652      	mov	r2, sl
 8014336:	4623      	mov	r3, r4
 8014338:	2400      	movs	r4, #0
 801433a:	e726      	b.n	801418a <_dtoa_r+0x632>
 801433c:	9a04      	ldr	r2, [sp, #16]
 801433e:	eba2 060a 	sub.w	r6, r2, sl
 8014342:	2200      	movs	r2, #0
 8014344:	e721      	b.n	801418a <_dtoa_r+0x632>
 8014346:	9e04      	ldr	r6, [sp, #16]
 8014348:	9d08      	ldr	r5, [sp, #32]
 801434a:	461c      	mov	r4, r3
 801434c:	e72a      	b.n	80141a4 <_dtoa_r+0x64c>
 801434e:	9a01      	ldr	r2, [sp, #4]
 8014350:	9205      	str	r2, [sp, #20]
 8014352:	e752      	b.n	80141fa <_dtoa_r+0x6a2>
 8014354:	9901      	ldr	r1, [sp, #4]
 8014356:	461a      	mov	r2, r3
 8014358:	e751      	b.n	80141fe <_dtoa_r+0x6a6>
 801435a:	9b05      	ldr	r3, [sp, #20]
 801435c:	9301      	str	r3, [sp, #4]
 801435e:	e752      	b.n	8014206 <_dtoa_r+0x6ae>
 8014360:	2300      	movs	r3, #0
 8014362:	e77b      	b.n	801425c <_dtoa_r+0x704>
 8014364:	9b02      	ldr	r3, [sp, #8]
 8014366:	e779      	b.n	801425c <_dtoa_r+0x704>
 8014368:	920b      	str	r2, [sp, #44]	@ 0x2c
 801436a:	e778      	b.n	801425e <_dtoa_r+0x706>
 801436c:	2300      	movs	r3, #0
 801436e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014370:	e779      	b.n	8014266 <_dtoa_r+0x70e>
 8014372:	d093      	beq.n	801429c <_dtoa_r+0x744>
 8014374:	9b04      	ldr	r3, [sp, #16]
 8014376:	321c      	adds	r2, #28
 8014378:	4413      	add	r3, r2
 801437a:	9304      	str	r3, [sp, #16]
 801437c:	9b06      	ldr	r3, [sp, #24]
 801437e:	4416      	add	r6, r2
 8014380:	4413      	add	r3, r2
 8014382:	e78a      	b.n	801429a <_dtoa_r+0x742>
 8014384:	4602      	mov	r2, r0
 8014386:	e7f5      	b.n	8014374 <_dtoa_r+0x81c>
 8014388:	f1ba 0f00 	cmp.w	sl, #0
 801438c:	f8cd 8014 	str.w	r8, [sp, #20]
 8014390:	46d3      	mov	fp, sl
 8014392:	dc21      	bgt.n	80143d8 <_dtoa_r+0x880>
 8014394:	9b07      	ldr	r3, [sp, #28]
 8014396:	2b02      	cmp	r3, #2
 8014398:	dd1e      	ble.n	80143d8 <_dtoa_r+0x880>
 801439a:	f1bb 0f00 	cmp.w	fp, #0
 801439e:	f47f addc 	bne.w	8013f5a <_dtoa_r+0x402>
 80143a2:	4621      	mov	r1, r4
 80143a4:	465b      	mov	r3, fp
 80143a6:	2205      	movs	r2, #5
 80143a8:	4648      	mov	r0, r9
 80143aa:	f000 fa95 	bl	80148d8 <__multadd>
 80143ae:	4601      	mov	r1, r0
 80143b0:	4604      	mov	r4, r0
 80143b2:	9801      	ldr	r0, [sp, #4]
 80143b4:	f000 fcea 	bl	8014d8c <__mcmp>
 80143b8:	2800      	cmp	r0, #0
 80143ba:	f77f adce 	ble.w	8013f5a <_dtoa_r+0x402>
 80143be:	463e      	mov	r6, r7
 80143c0:	2331      	movs	r3, #49	@ 0x31
 80143c2:	f806 3b01 	strb.w	r3, [r6], #1
 80143c6:	9b05      	ldr	r3, [sp, #20]
 80143c8:	3301      	adds	r3, #1
 80143ca:	9305      	str	r3, [sp, #20]
 80143cc:	e5c9      	b.n	8013f62 <_dtoa_r+0x40a>
 80143ce:	f8cd 8014 	str.w	r8, [sp, #20]
 80143d2:	4654      	mov	r4, sl
 80143d4:	4625      	mov	r5, r4
 80143d6:	e7f2      	b.n	80143be <_dtoa_r+0x866>
 80143d8:	9b08      	ldr	r3, [sp, #32]
 80143da:	2b00      	cmp	r3, #0
 80143dc:	f000 8102 	beq.w	80145e4 <_dtoa_r+0xa8c>
 80143e0:	2e00      	cmp	r6, #0
 80143e2:	dd05      	ble.n	80143f0 <_dtoa_r+0x898>
 80143e4:	4629      	mov	r1, r5
 80143e6:	4632      	mov	r2, r6
 80143e8:	4648      	mov	r0, r9
 80143ea:	f000 fc63 	bl	8014cb4 <__lshift>
 80143ee:	4605      	mov	r5, r0
 80143f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80143f2:	2b00      	cmp	r3, #0
 80143f4:	d058      	beq.n	80144a8 <_dtoa_r+0x950>
 80143f6:	6869      	ldr	r1, [r5, #4]
 80143f8:	4648      	mov	r0, r9
 80143fa:	f000 fa0b 	bl	8014814 <_Balloc>
 80143fe:	4606      	mov	r6, r0
 8014400:	b928      	cbnz	r0, 801440e <_dtoa_r+0x8b6>
 8014402:	4b82      	ldr	r3, [pc, #520]	@ (801460c <_dtoa_r+0xab4>)
 8014404:	4602      	mov	r2, r0
 8014406:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801440a:	f7ff bbbe 	b.w	8013b8a <_dtoa_r+0x32>
 801440e:	692a      	ldr	r2, [r5, #16]
 8014410:	3202      	adds	r2, #2
 8014412:	0092      	lsls	r2, r2, #2
 8014414:	f105 010c 	add.w	r1, r5, #12
 8014418:	300c      	adds	r0, #12
 801441a:	f7ff fb00 	bl	8013a1e <memcpy>
 801441e:	2201      	movs	r2, #1
 8014420:	4631      	mov	r1, r6
 8014422:	4648      	mov	r0, r9
 8014424:	f000 fc46 	bl	8014cb4 <__lshift>
 8014428:	1c7b      	adds	r3, r7, #1
 801442a:	9304      	str	r3, [sp, #16]
 801442c:	eb07 030b 	add.w	r3, r7, fp
 8014430:	9309      	str	r3, [sp, #36]	@ 0x24
 8014432:	9b02      	ldr	r3, [sp, #8]
 8014434:	f003 0301 	and.w	r3, r3, #1
 8014438:	46a8      	mov	r8, r5
 801443a:	9308      	str	r3, [sp, #32]
 801443c:	4605      	mov	r5, r0
 801443e:	9b04      	ldr	r3, [sp, #16]
 8014440:	9801      	ldr	r0, [sp, #4]
 8014442:	4621      	mov	r1, r4
 8014444:	f103 3bff 	add.w	fp, r3, #4294967295
 8014448:	f7ff fafe 	bl	8013a48 <quorem>
 801444c:	4641      	mov	r1, r8
 801444e:	9002      	str	r0, [sp, #8]
 8014450:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8014454:	9801      	ldr	r0, [sp, #4]
 8014456:	f000 fc99 	bl	8014d8c <__mcmp>
 801445a:	462a      	mov	r2, r5
 801445c:	9006      	str	r0, [sp, #24]
 801445e:	4621      	mov	r1, r4
 8014460:	4648      	mov	r0, r9
 8014462:	f000 fcaf 	bl	8014dc4 <__mdiff>
 8014466:	68c2      	ldr	r2, [r0, #12]
 8014468:	4606      	mov	r6, r0
 801446a:	b9fa      	cbnz	r2, 80144ac <_dtoa_r+0x954>
 801446c:	4601      	mov	r1, r0
 801446e:	9801      	ldr	r0, [sp, #4]
 8014470:	f000 fc8c 	bl	8014d8c <__mcmp>
 8014474:	4602      	mov	r2, r0
 8014476:	4631      	mov	r1, r6
 8014478:	4648      	mov	r0, r9
 801447a:	920a      	str	r2, [sp, #40]	@ 0x28
 801447c:	f000 fa0a 	bl	8014894 <_Bfree>
 8014480:	9b07      	ldr	r3, [sp, #28]
 8014482:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014484:	9e04      	ldr	r6, [sp, #16]
 8014486:	ea42 0103 	orr.w	r1, r2, r3
 801448a:	9b08      	ldr	r3, [sp, #32]
 801448c:	4319      	orrs	r1, r3
 801448e:	d10f      	bne.n	80144b0 <_dtoa_r+0x958>
 8014490:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8014494:	d028      	beq.n	80144e8 <_dtoa_r+0x990>
 8014496:	9b06      	ldr	r3, [sp, #24]
 8014498:	2b00      	cmp	r3, #0
 801449a:	dd02      	ble.n	80144a2 <_dtoa_r+0x94a>
 801449c:	9b02      	ldr	r3, [sp, #8]
 801449e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80144a2:	f88b a000 	strb.w	sl, [fp]
 80144a6:	e55e      	b.n	8013f66 <_dtoa_r+0x40e>
 80144a8:	4628      	mov	r0, r5
 80144aa:	e7bd      	b.n	8014428 <_dtoa_r+0x8d0>
 80144ac:	2201      	movs	r2, #1
 80144ae:	e7e2      	b.n	8014476 <_dtoa_r+0x91e>
 80144b0:	9b06      	ldr	r3, [sp, #24]
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	db04      	blt.n	80144c0 <_dtoa_r+0x968>
 80144b6:	9907      	ldr	r1, [sp, #28]
 80144b8:	430b      	orrs	r3, r1
 80144ba:	9908      	ldr	r1, [sp, #32]
 80144bc:	430b      	orrs	r3, r1
 80144be:	d120      	bne.n	8014502 <_dtoa_r+0x9aa>
 80144c0:	2a00      	cmp	r2, #0
 80144c2:	ddee      	ble.n	80144a2 <_dtoa_r+0x94a>
 80144c4:	9901      	ldr	r1, [sp, #4]
 80144c6:	2201      	movs	r2, #1
 80144c8:	4648      	mov	r0, r9
 80144ca:	f000 fbf3 	bl	8014cb4 <__lshift>
 80144ce:	4621      	mov	r1, r4
 80144d0:	9001      	str	r0, [sp, #4]
 80144d2:	f000 fc5b 	bl	8014d8c <__mcmp>
 80144d6:	2800      	cmp	r0, #0
 80144d8:	dc03      	bgt.n	80144e2 <_dtoa_r+0x98a>
 80144da:	d1e2      	bne.n	80144a2 <_dtoa_r+0x94a>
 80144dc:	f01a 0f01 	tst.w	sl, #1
 80144e0:	d0df      	beq.n	80144a2 <_dtoa_r+0x94a>
 80144e2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80144e6:	d1d9      	bne.n	801449c <_dtoa_r+0x944>
 80144e8:	2339      	movs	r3, #57	@ 0x39
 80144ea:	f88b 3000 	strb.w	r3, [fp]
 80144ee:	4633      	mov	r3, r6
 80144f0:	461e      	mov	r6, r3
 80144f2:	3b01      	subs	r3, #1
 80144f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80144f8:	2a39      	cmp	r2, #57	@ 0x39
 80144fa:	d052      	beq.n	80145a2 <_dtoa_r+0xa4a>
 80144fc:	3201      	adds	r2, #1
 80144fe:	701a      	strb	r2, [r3, #0]
 8014500:	e531      	b.n	8013f66 <_dtoa_r+0x40e>
 8014502:	2a00      	cmp	r2, #0
 8014504:	dd07      	ble.n	8014516 <_dtoa_r+0x9be>
 8014506:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801450a:	d0ed      	beq.n	80144e8 <_dtoa_r+0x990>
 801450c:	f10a 0301 	add.w	r3, sl, #1
 8014510:	f88b 3000 	strb.w	r3, [fp]
 8014514:	e527      	b.n	8013f66 <_dtoa_r+0x40e>
 8014516:	9b04      	ldr	r3, [sp, #16]
 8014518:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801451a:	f803 ac01 	strb.w	sl, [r3, #-1]
 801451e:	4293      	cmp	r3, r2
 8014520:	d029      	beq.n	8014576 <_dtoa_r+0xa1e>
 8014522:	9901      	ldr	r1, [sp, #4]
 8014524:	2300      	movs	r3, #0
 8014526:	220a      	movs	r2, #10
 8014528:	4648      	mov	r0, r9
 801452a:	f000 f9d5 	bl	80148d8 <__multadd>
 801452e:	45a8      	cmp	r8, r5
 8014530:	9001      	str	r0, [sp, #4]
 8014532:	f04f 0300 	mov.w	r3, #0
 8014536:	f04f 020a 	mov.w	r2, #10
 801453a:	4641      	mov	r1, r8
 801453c:	4648      	mov	r0, r9
 801453e:	d107      	bne.n	8014550 <_dtoa_r+0x9f8>
 8014540:	f000 f9ca 	bl	80148d8 <__multadd>
 8014544:	4680      	mov	r8, r0
 8014546:	4605      	mov	r5, r0
 8014548:	9b04      	ldr	r3, [sp, #16]
 801454a:	3301      	adds	r3, #1
 801454c:	9304      	str	r3, [sp, #16]
 801454e:	e776      	b.n	801443e <_dtoa_r+0x8e6>
 8014550:	f000 f9c2 	bl	80148d8 <__multadd>
 8014554:	4629      	mov	r1, r5
 8014556:	4680      	mov	r8, r0
 8014558:	2300      	movs	r3, #0
 801455a:	220a      	movs	r2, #10
 801455c:	4648      	mov	r0, r9
 801455e:	f000 f9bb 	bl	80148d8 <__multadd>
 8014562:	4605      	mov	r5, r0
 8014564:	e7f0      	b.n	8014548 <_dtoa_r+0x9f0>
 8014566:	f1bb 0f00 	cmp.w	fp, #0
 801456a:	bfcc      	ite	gt
 801456c:	465e      	movgt	r6, fp
 801456e:	2601      	movle	r6, #1
 8014570:	443e      	add	r6, r7
 8014572:	f04f 0800 	mov.w	r8, #0
 8014576:	9901      	ldr	r1, [sp, #4]
 8014578:	2201      	movs	r2, #1
 801457a:	4648      	mov	r0, r9
 801457c:	f000 fb9a 	bl	8014cb4 <__lshift>
 8014580:	4621      	mov	r1, r4
 8014582:	9001      	str	r0, [sp, #4]
 8014584:	f000 fc02 	bl	8014d8c <__mcmp>
 8014588:	2800      	cmp	r0, #0
 801458a:	dcb0      	bgt.n	80144ee <_dtoa_r+0x996>
 801458c:	d102      	bne.n	8014594 <_dtoa_r+0xa3c>
 801458e:	f01a 0f01 	tst.w	sl, #1
 8014592:	d1ac      	bne.n	80144ee <_dtoa_r+0x996>
 8014594:	4633      	mov	r3, r6
 8014596:	461e      	mov	r6, r3
 8014598:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801459c:	2a30      	cmp	r2, #48	@ 0x30
 801459e:	d0fa      	beq.n	8014596 <_dtoa_r+0xa3e>
 80145a0:	e4e1      	b.n	8013f66 <_dtoa_r+0x40e>
 80145a2:	429f      	cmp	r7, r3
 80145a4:	d1a4      	bne.n	80144f0 <_dtoa_r+0x998>
 80145a6:	9b05      	ldr	r3, [sp, #20]
 80145a8:	3301      	adds	r3, #1
 80145aa:	9305      	str	r3, [sp, #20]
 80145ac:	2331      	movs	r3, #49	@ 0x31
 80145ae:	703b      	strb	r3, [r7, #0]
 80145b0:	e4d9      	b.n	8013f66 <_dtoa_r+0x40e>
 80145b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80145b4:	4f16      	ldr	r7, [pc, #88]	@ (8014610 <_dtoa_r+0xab8>)
 80145b6:	b11b      	cbz	r3, 80145c0 <_dtoa_r+0xa68>
 80145b8:	f107 0308 	add.w	r3, r7, #8
 80145bc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80145be:	6013      	str	r3, [r2, #0]
 80145c0:	4638      	mov	r0, r7
 80145c2:	b011      	add	sp, #68	@ 0x44
 80145c4:	ecbd 8b02 	vpop	{d8}
 80145c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145cc:	9b07      	ldr	r3, [sp, #28]
 80145ce:	2b01      	cmp	r3, #1
 80145d0:	f77f ae2c 	ble.w	801422c <_dtoa_r+0x6d4>
 80145d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80145d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80145d8:	2001      	movs	r0, #1
 80145da:	e64c      	b.n	8014276 <_dtoa_r+0x71e>
 80145dc:	f1bb 0f00 	cmp.w	fp, #0
 80145e0:	f77f aed8 	ble.w	8014394 <_dtoa_r+0x83c>
 80145e4:	463e      	mov	r6, r7
 80145e6:	9801      	ldr	r0, [sp, #4]
 80145e8:	4621      	mov	r1, r4
 80145ea:	f7ff fa2d 	bl	8013a48 <quorem>
 80145ee:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80145f2:	f806 ab01 	strb.w	sl, [r6], #1
 80145f6:	1bf2      	subs	r2, r6, r7
 80145f8:	4593      	cmp	fp, r2
 80145fa:	ddb4      	ble.n	8014566 <_dtoa_r+0xa0e>
 80145fc:	9901      	ldr	r1, [sp, #4]
 80145fe:	2300      	movs	r3, #0
 8014600:	220a      	movs	r2, #10
 8014602:	4648      	mov	r0, r9
 8014604:	f000 f968 	bl	80148d8 <__multadd>
 8014608:	9001      	str	r0, [sp, #4]
 801460a:	e7ec      	b.n	80145e6 <_dtoa_r+0xa8e>
 801460c:	08017c0d 	.word	0x08017c0d
 8014610:	08017b91 	.word	0x08017b91

08014614 <_free_r>:
 8014614:	b538      	push	{r3, r4, r5, lr}
 8014616:	4605      	mov	r5, r0
 8014618:	2900      	cmp	r1, #0
 801461a:	d041      	beq.n	80146a0 <_free_r+0x8c>
 801461c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014620:	1f0c      	subs	r4, r1, #4
 8014622:	2b00      	cmp	r3, #0
 8014624:	bfb8      	it	lt
 8014626:	18e4      	addlt	r4, r4, r3
 8014628:	f000 f8e8 	bl	80147fc <__malloc_lock>
 801462c:	4a1d      	ldr	r2, [pc, #116]	@ (80146a4 <_free_r+0x90>)
 801462e:	6813      	ldr	r3, [r2, #0]
 8014630:	b933      	cbnz	r3, 8014640 <_free_r+0x2c>
 8014632:	6063      	str	r3, [r4, #4]
 8014634:	6014      	str	r4, [r2, #0]
 8014636:	4628      	mov	r0, r5
 8014638:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801463c:	f000 b8e4 	b.w	8014808 <__malloc_unlock>
 8014640:	42a3      	cmp	r3, r4
 8014642:	d908      	bls.n	8014656 <_free_r+0x42>
 8014644:	6820      	ldr	r0, [r4, #0]
 8014646:	1821      	adds	r1, r4, r0
 8014648:	428b      	cmp	r3, r1
 801464a:	bf01      	itttt	eq
 801464c:	6819      	ldreq	r1, [r3, #0]
 801464e:	685b      	ldreq	r3, [r3, #4]
 8014650:	1809      	addeq	r1, r1, r0
 8014652:	6021      	streq	r1, [r4, #0]
 8014654:	e7ed      	b.n	8014632 <_free_r+0x1e>
 8014656:	461a      	mov	r2, r3
 8014658:	685b      	ldr	r3, [r3, #4]
 801465a:	b10b      	cbz	r3, 8014660 <_free_r+0x4c>
 801465c:	42a3      	cmp	r3, r4
 801465e:	d9fa      	bls.n	8014656 <_free_r+0x42>
 8014660:	6811      	ldr	r1, [r2, #0]
 8014662:	1850      	adds	r0, r2, r1
 8014664:	42a0      	cmp	r0, r4
 8014666:	d10b      	bne.n	8014680 <_free_r+0x6c>
 8014668:	6820      	ldr	r0, [r4, #0]
 801466a:	4401      	add	r1, r0
 801466c:	1850      	adds	r0, r2, r1
 801466e:	4283      	cmp	r3, r0
 8014670:	6011      	str	r1, [r2, #0]
 8014672:	d1e0      	bne.n	8014636 <_free_r+0x22>
 8014674:	6818      	ldr	r0, [r3, #0]
 8014676:	685b      	ldr	r3, [r3, #4]
 8014678:	6053      	str	r3, [r2, #4]
 801467a:	4408      	add	r0, r1
 801467c:	6010      	str	r0, [r2, #0]
 801467e:	e7da      	b.n	8014636 <_free_r+0x22>
 8014680:	d902      	bls.n	8014688 <_free_r+0x74>
 8014682:	230c      	movs	r3, #12
 8014684:	602b      	str	r3, [r5, #0]
 8014686:	e7d6      	b.n	8014636 <_free_r+0x22>
 8014688:	6820      	ldr	r0, [r4, #0]
 801468a:	1821      	adds	r1, r4, r0
 801468c:	428b      	cmp	r3, r1
 801468e:	bf04      	itt	eq
 8014690:	6819      	ldreq	r1, [r3, #0]
 8014692:	685b      	ldreq	r3, [r3, #4]
 8014694:	6063      	str	r3, [r4, #4]
 8014696:	bf04      	itt	eq
 8014698:	1809      	addeq	r1, r1, r0
 801469a:	6021      	streq	r1, [r4, #0]
 801469c:	6054      	str	r4, [r2, #4]
 801469e:	e7ca      	b.n	8014636 <_free_r+0x22>
 80146a0:	bd38      	pop	{r3, r4, r5, pc}
 80146a2:	bf00      	nop
 80146a4:	24001a5c 	.word	0x24001a5c

080146a8 <malloc>:
 80146a8:	4b02      	ldr	r3, [pc, #8]	@ (80146b4 <malloc+0xc>)
 80146aa:	4601      	mov	r1, r0
 80146ac:	6818      	ldr	r0, [r3, #0]
 80146ae:	f000 b825 	b.w	80146fc <_malloc_r>
 80146b2:	bf00      	nop
 80146b4:	24000048 	.word	0x24000048

080146b8 <sbrk_aligned>:
 80146b8:	b570      	push	{r4, r5, r6, lr}
 80146ba:	4e0f      	ldr	r6, [pc, #60]	@ (80146f8 <sbrk_aligned+0x40>)
 80146bc:	460c      	mov	r4, r1
 80146be:	6831      	ldr	r1, [r6, #0]
 80146c0:	4605      	mov	r5, r0
 80146c2:	b911      	cbnz	r1, 80146ca <sbrk_aligned+0x12>
 80146c4:	f001 ffae 	bl	8016624 <_sbrk_r>
 80146c8:	6030      	str	r0, [r6, #0]
 80146ca:	4621      	mov	r1, r4
 80146cc:	4628      	mov	r0, r5
 80146ce:	f001 ffa9 	bl	8016624 <_sbrk_r>
 80146d2:	1c43      	adds	r3, r0, #1
 80146d4:	d103      	bne.n	80146de <sbrk_aligned+0x26>
 80146d6:	f04f 34ff 	mov.w	r4, #4294967295
 80146da:	4620      	mov	r0, r4
 80146dc:	bd70      	pop	{r4, r5, r6, pc}
 80146de:	1cc4      	adds	r4, r0, #3
 80146e0:	f024 0403 	bic.w	r4, r4, #3
 80146e4:	42a0      	cmp	r0, r4
 80146e6:	d0f8      	beq.n	80146da <sbrk_aligned+0x22>
 80146e8:	1a21      	subs	r1, r4, r0
 80146ea:	4628      	mov	r0, r5
 80146ec:	f001 ff9a 	bl	8016624 <_sbrk_r>
 80146f0:	3001      	adds	r0, #1
 80146f2:	d1f2      	bne.n	80146da <sbrk_aligned+0x22>
 80146f4:	e7ef      	b.n	80146d6 <sbrk_aligned+0x1e>
 80146f6:	bf00      	nop
 80146f8:	24001a58 	.word	0x24001a58

080146fc <_malloc_r>:
 80146fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014700:	1ccd      	adds	r5, r1, #3
 8014702:	f025 0503 	bic.w	r5, r5, #3
 8014706:	3508      	adds	r5, #8
 8014708:	2d0c      	cmp	r5, #12
 801470a:	bf38      	it	cc
 801470c:	250c      	movcc	r5, #12
 801470e:	2d00      	cmp	r5, #0
 8014710:	4606      	mov	r6, r0
 8014712:	db01      	blt.n	8014718 <_malloc_r+0x1c>
 8014714:	42a9      	cmp	r1, r5
 8014716:	d904      	bls.n	8014722 <_malloc_r+0x26>
 8014718:	230c      	movs	r3, #12
 801471a:	6033      	str	r3, [r6, #0]
 801471c:	2000      	movs	r0, #0
 801471e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014722:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80147f8 <_malloc_r+0xfc>
 8014726:	f000 f869 	bl	80147fc <__malloc_lock>
 801472a:	f8d8 3000 	ldr.w	r3, [r8]
 801472e:	461c      	mov	r4, r3
 8014730:	bb44      	cbnz	r4, 8014784 <_malloc_r+0x88>
 8014732:	4629      	mov	r1, r5
 8014734:	4630      	mov	r0, r6
 8014736:	f7ff ffbf 	bl	80146b8 <sbrk_aligned>
 801473a:	1c43      	adds	r3, r0, #1
 801473c:	4604      	mov	r4, r0
 801473e:	d158      	bne.n	80147f2 <_malloc_r+0xf6>
 8014740:	f8d8 4000 	ldr.w	r4, [r8]
 8014744:	4627      	mov	r7, r4
 8014746:	2f00      	cmp	r7, #0
 8014748:	d143      	bne.n	80147d2 <_malloc_r+0xd6>
 801474a:	2c00      	cmp	r4, #0
 801474c:	d04b      	beq.n	80147e6 <_malloc_r+0xea>
 801474e:	6823      	ldr	r3, [r4, #0]
 8014750:	4639      	mov	r1, r7
 8014752:	4630      	mov	r0, r6
 8014754:	eb04 0903 	add.w	r9, r4, r3
 8014758:	f001 ff64 	bl	8016624 <_sbrk_r>
 801475c:	4581      	cmp	r9, r0
 801475e:	d142      	bne.n	80147e6 <_malloc_r+0xea>
 8014760:	6821      	ldr	r1, [r4, #0]
 8014762:	1a6d      	subs	r5, r5, r1
 8014764:	4629      	mov	r1, r5
 8014766:	4630      	mov	r0, r6
 8014768:	f7ff ffa6 	bl	80146b8 <sbrk_aligned>
 801476c:	3001      	adds	r0, #1
 801476e:	d03a      	beq.n	80147e6 <_malloc_r+0xea>
 8014770:	6823      	ldr	r3, [r4, #0]
 8014772:	442b      	add	r3, r5
 8014774:	6023      	str	r3, [r4, #0]
 8014776:	f8d8 3000 	ldr.w	r3, [r8]
 801477a:	685a      	ldr	r2, [r3, #4]
 801477c:	bb62      	cbnz	r2, 80147d8 <_malloc_r+0xdc>
 801477e:	f8c8 7000 	str.w	r7, [r8]
 8014782:	e00f      	b.n	80147a4 <_malloc_r+0xa8>
 8014784:	6822      	ldr	r2, [r4, #0]
 8014786:	1b52      	subs	r2, r2, r5
 8014788:	d420      	bmi.n	80147cc <_malloc_r+0xd0>
 801478a:	2a0b      	cmp	r2, #11
 801478c:	d917      	bls.n	80147be <_malloc_r+0xc2>
 801478e:	1961      	adds	r1, r4, r5
 8014790:	42a3      	cmp	r3, r4
 8014792:	6025      	str	r5, [r4, #0]
 8014794:	bf18      	it	ne
 8014796:	6059      	strne	r1, [r3, #4]
 8014798:	6863      	ldr	r3, [r4, #4]
 801479a:	bf08      	it	eq
 801479c:	f8c8 1000 	streq.w	r1, [r8]
 80147a0:	5162      	str	r2, [r4, r5]
 80147a2:	604b      	str	r3, [r1, #4]
 80147a4:	4630      	mov	r0, r6
 80147a6:	f000 f82f 	bl	8014808 <__malloc_unlock>
 80147aa:	f104 000b 	add.w	r0, r4, #11
 80147ae:	1d23      	adds	r3, r4, #4
 80147b0:	f020 0007 	bic.w	r0, r0, #7
 80147b4:	1ac2      	subs	r2, r0, r3
 80147b6:	bf1c      	itt	ne
 80147b8:	1a1b      	subne	r3, r3, r0
 80147ba:	50a3      	strne	r3, [r4, r2]
 80147bc:	e7af      	b.n	801471e <_malloc_r+0x22>
 80147be:	6862      	ldr	r2, [r4, #4]
 80147c0:	42a3      	cmp	r3, r4
 80147c2:	bf0c      	ite	eq
 80147c4:	f8c8 2000 	streq.w	r2, [r8]
 80147c8:	605a      	strne	r2, [r3, #4]
 80147ca:	e7eb      	b.n	80147a4 <_malloc_r+0xa8>
 80147cc:	4623      	mov	r3, r4
 80147ce:	6864      	ldr	r4, [r4, #4]
 80147d0:	e7ae      	b.n	8014730 <_malloc_r+0x34>
 80147d2:	463c      	mov	r4, r7
 80147d4:	687f      	ldr	r7, [r7, #4]
 80147d6:	e7b6      	b.n	8014746 <_malloc_r+0x4a>
 80147d8:	461a      	mov	r2, r3
 80147da:	685b      	ldr	r3, [r3, #4]
 80147dc:	42a3      	cmp	r3, r4
 80147de:	d1fb      	bne.n	80147d8 <_malloc_r+0xdc>
 80147e0:	2300      	movs	r3, #0
 80147e2:	6053      	str	r3, [r2, #4]
 80147e4:	e7de      	b.n	80147a4 <_malloc_r+0xa8>
 80147e6:	230c      	movs	r3, #12
 80147e8:	6033      	str	r3, [r6, #0]
 80147ea:	4630      	mov	r0, r6
 80147ec:	f000 f80c 	bl	8014808 <__malloc_unlock>
 80147f0:	e794      	b.n	801471c <_malloc_r+0x20>
 80147f2:	6005      	str	r5, [r0, #0]
 80147f4:	e7d6      	b.n	80147a4 <_malloc_r+0xa8>
 80147f6:	bf00      	nop
 80147f8:	24001a5c 	.word	0x24001a5c

080147fc <__malloc_lock>:
 80147fc:	4801      	ldr	r0, [pc, #4]	@ (8014804 <__malloc_lock+0x8>)
 80147fe:	f7ff b90c 	b.w	8013a1a <__retarget_lock_acquire_recursive>
 8014802:	bf00      	nop
 8014804:	24001a54 	.word	0x24001a54

08014808 <__malloc_unlock>:
 8014808:	4801      	ldr	r0, [pc, #4]	@ (8014810 <__malloc_unlock+0x8>)
 801480a:	f7ff b907 	b.w	8013a1c <__retarget_lock_release_recursive>
 801480e:	bf00      	nop
 8014810:	24001a54 	.word	0x24001a54

08014814 <_Balloc>:
 8014814:	b570      	push	{r4, r5, r6, lr}
 8014816:	69c6      	ldr	r6, [r0, #28]
 8014818:	4604      	mov	r4, r0
 801481a:	460d      	mov	r5, r1
 801481c:	b976      	cbnz	r6, 801483c <_Balloc+0x28>
 801481e:	2010      	movs	r0, #16
 8014820:	f7ff ff42 	bl	80146a8 <malloc>
 8014824:	4602      	mov	r2, r0
 8014826:	61e0      	str	r0, [r4, #28]
 8014828:	b920      	cbnz	r0, 8014834 <_Balloc+0x20>
 801482a:	4b18      	ldr	r3, [pc, #96]	@ (801488c <_Balloc+0x78>)
 801482c:	4818      	ldr	r0, [pc, #96]	@ (8014890 <_Balloc+0x7c>)
 801482e:	216b      	movs	r1, #107	@ 0x6b
 8014830:	f001 ff12 	bl	8016658 <__assert_func>
 8014834:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014838:	6006      	str	r6, [r0, #0]
 801483a:	60c6      	str	r6, [r0, #12]
 801483c:	69e6      	ldr	r6, [r4, #28]
 801483e:	68f3      	ldr	r3, [r6, #12]
 8014840:	b183      	cbz	r3, 8014864 <_Balloc+0x50>
 8014842:	69e3      	ldr	r3, [r4, #28]
 8014844:	68db      	ldr	r3, [r3, #12]
 8014846:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801484a:	b9b8      	cbnz	r0, 801487c <_Balloc+0x68>
 801484c:	2101      	movs	r1, #1
 801484e:	fa01 f605 	lsl.w	r6, r1, r5
 8014852:	1d72      	adds	r2, r6, #5
 8014854:	0092      	lsls	r2, r2, #2
 8014856:	4620      	mov	r0, r4
 8014858:	f001 ff1c 	bl	8016694 <_calloc_r>
 801485c:	b160      	cbz	r0, 8014878 <_Balloc+0x64>
 801485e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014862:	e00e      	b.n	8014882 <_Balloc+0x6e>
 8014864:	2221      	movs	r2, #33	@ 0x21
 8014866:	2104      	movs	r1, #4
 8014868:	4620      	mov	r0, r4
 801486a:	f001 ff13 	bl	8016694 <_calloc_r>
 801486e:	69e3      	ldr	r3, [r4, #28]
 8014870:	60f0      	str	r0, [r6, #12]
 8014872:	68db      	ldr	r3, [r3, #12]
 8014874:	2b00      	cmp	r3, #0
 8014876:	d1e4      	bne.n	8014842 <_Balloc+0x2e>
 8014878:	2000      	movs	r0, #0
 801487a:	bd70      	pop	{r4, r5, r6, pc}
 801487c:	6802      	ldr	r2, [r0, #0]
 801487e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014882:	2300      	movs	r3, #0
 8014884:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014888:	e7f7      	b.n	801487a <_Balloc+0x66>
 801488a:	bf00      	nop
 801488c:	08017b9e 	.word	0x08017b9e
 8014890:	08017c1e 	.word	0x08017c1e

08014894 <_Bfree>:
 8014894:	b570      	push	{r4, r5, r6, lr}
 8014896:	69c6      	ldr	r6, [r0, #28]
 8014898:	4605      	mov	r5, r0
 801489a:	460c      	mov	r4, r1
 801489c:	b976      	cbnz	r6, 80148bc <_Bfree+0x28>
 801489e:	2010      	movs	r0, #16
 80148a0:	f7ff ff02 	bl	80146a8 <malloc>
 80148a4:	4602      	mov	r2, r0
 80148a6:	61e8      	str	r0, [r5, #28]
 80148a8:	b920      	cbnz	r0, 80148b4 <_Bfree+0x20>
 80148aa:	4b09      	ldr	r3, [pc, #36]	@ (80148d0 <_Bfree+0x3c>)
 80148ac:	4809      	ldr	r0, [pc, #36]	@ (80148d4 <_Bfree+0x40>)
 80148ae:	218f      	movs	r1, #143	@ 0x8f
 80148b0:	f001 fed2 	bl	8016658 <__assert_func>
 80148b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80148b8:	6006      	str	r6, [r0, #0]
 80148ba:	60c6      	str	r6, [r0, #12]
 80148bc:	b13c      	cbz	r4, 80148ce <_Bfree+0x3a>
 80148be:	69eb      	ldr	r3, [r5, #28]
 80148c0:	6862      	ldr	r2, [r4, #4]
 80148c2:	68db      	ldr	r3, [r3, #12]
 80148c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80148c8:	6021      	str	r1, [r4, #0]
 80148ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80148ce:	bd70      	pop	{r4, r5, r6, pc}
 80148d0:	08017b9e 	.word	0x08017b9e
 80148d4:	08017c1e 	.word	0x08017c1e

080148d8 <__multadd>:
 80148d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148dc:	690d      	ldr	r5, [r1, #16]
 80148de:	4607      	mov	r7, r0
 80148e0:	460c      	mov	r4, r1
 80148e2:	461e      	mov	r6, r3
 80148e4:	f101 0c14 	add.w	ip, r1, #20
 80148e8:	2000      	movs	r0, #0
 80148ea:	f8dc 3000 	ldr.w	r3, [ip]
 80148ee:	b299      	uxth	r1, r3
 80148f0:	fb02 6101 	mla	r1, r2, r1, r6
 80148f4:	0c1e      	lsrs	r6, r3, #16
 80148f6:	0c0b      	lsrs	r3, r1, #16
 80148f8:	fb02 3306 	mla	r3, r2, r6, r3
 80148fc:	b289      	uxth	r1, r1
 80148fe:	3001      	adds	r0, #1
 8014900:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8014904:	4285      	cmp	r5, r0
 8014906:	f84c 1b04 	str.w	r1, [ip], #4
 801490a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801490e:	dcec      	bgt.n	80148ea <__multadd+0x12>
 8014910:	b30e      	cbz	r6, 8014956 <__multadd+0x7e>
 8014912:	68a3      	ldr	r3, [r4, #8]
 8014914:	42ab      	cmp	r3, r5
 8014916:	dc19      	bgt.n	801494c <__multadd+0x74>
 8014918:	6861      	ldr	r1, [r4, #4]
 801491a:	4638      	mov	r0, r7
 801491c:	3101      	adds	r1, #1
 801491e:	f7ff ff79 	bl	8014814 <_Balloc>
 8014922:	4680      	mov	r8, r0
 8014924:	b928      	cbnz	r0, 8014932 <__multadd+0x5a>
 8014926:	4602      	mov	r2, r0
 8014928:	4b0c      	ldr	r3, [pc, #48]	@ (801495c <__multadd+0x84>)
 801492a:	480d      	ldr	r0, [pc, #52]	@ (8014960 <__multadd+0x88>)
 801492c:	21ba      	movs	r1, #186	@ 0xba
 801492e:	f001 fe93 	bl	8016658 <__assert_func>
 8014932:	6922      	ldr	r2, [r4, #16]
 8014934:	3202      	adds	r2, #2
 8014936:	f104 010c 	add.w	r1, r4, #12
 801493a:	0092      	lsls	r2, r2, #2
 801493c:	300c      	adds	r0, #12
 801493e:	f7ff f86e 	bl	8013a1e <memcpy>
 8014942:	4621      	mov	r1, r4
 8014944:	4638      	mov	r0, r7
 8014946:	f7ff ffa5 	bl	8014894 <_Bfree>
 801494a:	4644      	mov	r4, r8
 801494c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014950:	3501      	adds	r5, #1
 8014952:	615e      	str	r6, [r3, #20]
 8014954:	6125      	str	r5, [r4, #16]
 8014956:	4620      	mov	r0, r4
 8014958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801495c:	08017c0d 	.word	0x08017c0d
 8014960:	08017c1e 	.word	0x08017c1e

08014964 <__s2b>:
 8014964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014968:	460c      	mov	r4, r1
 801496a:	4615      	mov	r5, r2
 801496c:	461f      	mov	r7, r3
 801496e:	2209      	movs	r2, #9
 8014970:	3308      	adds	r3, #8
 8014972:	4606      	mov	r6, r0
 8014974:	fb93 f3f2 	sdiv	r3, r3, r2
 8014978:	2100      	movs	r1, #0
 801497a:	2201      	movs	r2, #1
 801497c:	429a      	cmp	r2, r3
 801497e:	db09      	blt.n	8014994 <__s2b+0x30>
 8014980:	4630      	mov	r0, r6
 8014982:	f7ff ff47 	bl	8014814 <_Balloc>
 8014986:	b940      	cbnz	r0, 801499a <__s2b+0x36>
 8014988:	4602      	mov	r2, r0
 801498a:	4b19      	ldr	r3, [pc, #100]	@ (80149f0 <__s2b+0x8c>)
 801498c:	4819      	ldr	r0, [pc, #100]	@ (80149f4 <__s2b+0x90>)
 801498e:	21d3      	movs	r1, #211	@ 0xd3
 8014990:	f001 fe62 	bl	8016658 <__assert_func>
 8014994:	0052      	lsls	r2, r2, #1
 8014996:	3101      	adds	r1, #1
 8014998:	e7f0      	b.n	801497c <__s2b+0x18>
 801499a:	9b08      	ldr	r3, [sp, #32]
 801499c:	6143      	str	r3, [r0, #20]
 801499e:	2d09      	cmp	r5, #9
 80149a0:	f04f 0301 	mov.w	r3, #1
 80149a4:	6103      	str	r3, [r0, #16]
 80149a6:	dd16      	ble.n	80149d6 <__s2b+0x72>
 80149a8:	f104 0909 	add.w	r9, r4, #9
 80149ac:	46c8      	mov	r8, r9
 80149ae:	442c      	add	r4, r5
 80149b0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80149b4:	4601      	mov	r1, r0
 80149b6:	3b30      	subs	r3, #48	@ 0x30
 80149b8:	220a      	movs	r2, #10
 80149ba:	4630      	mov	r0, r6
 80149bc:	f7ff ff8c 	bl	80148d8 <__multadd>
 80149c0:	45a0      	cmp	r8, r4
 80149c2:	d1f5      	bne.n	80149b0 <__s2b+0x4c>
 80149c4:	f1a5 0408 	sub.w	r4, r5, #8
 80149c8:	444c      	add	r4, r9
 80149ca:	1b2d      	subs	r5, r5, r4
 80149cc:	1963      	adds	r3, r4, r5
 80149ce:	42bb      	cmp	r3, r7
 80149d0:	db04      	blt.n	80149dc <__s2b+0x78>
 80149d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80149d6:	340a      	adds	r4, #10
 80149d8:	2509      	movs	r5, #9
 80149da:	e7f6      	b.n	80149ca <__s2b+0x66>
 80149dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80149e0:	4601      	mov	r1, r0
 80149e2:	3b30      	subs	r3, #48	@ 0x30
 80149e4:	220a      	movs	r2, #10
 80149e6:	4630      	mov	r0, r6
 80149e8:	f7ff ff76 	bl	80148d8 <__multadd>
 80149ec:	e7ee      	b.n	80149cc <__s2b+0x68>
 80149ee:	bf00      	nop
 80149f0:	08017c0d 	.word	0x08017c0d
 80149f4:	08017c1e 	.word	0x08017c1e

080149f8 <__hi0bits>:
 80149f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80149fc:	4603      	mov	r3, r0
 80149fe:	bf36      	itet	cc
 8014a00:	0403      	lslcc	r3, r0, #16
 8014a02:	2000      	movcs	r0, #0
 8014a04:	2010      	movcc	r0, #16
 8014a06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014a0a:	bf3c      	itt	cc
 8014a0c:	021b      	lslcc	r3, r3, #8
 8014a0e:	3008      	addcc	r0, #8
 8014a10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014a14:	bf3c      	itt	cc
 8014a16:	011b      	lslcc	r3, r3, #4
 8014a18:	3004      	addcc	r0, #4
 8014a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014a1e:	bf3c      	itt	cc
 8014a20:	009b      	lslcc	r3, r3, #2
 8014a22:	3002      	addcc	r0, #2
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	db05      	blt.n	8014a34 <__hi0bits+0x3c>
 8014a28:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8014a2c:	f100 0001 	add.w	r0, r0, #1
 8014a30:	bf08      	it	eq
 8014a32:	2020      	moveq	r0, #32
 8014a34:	4770      	bx	lr

08014a36 <__lo0bits>:
 8014a36:	6803      	ldr	r3, [r0, #0]
 8014a38:	4602      	mov	r2, r0
 8014a3a:	f013 0007 	ands.w	r0, r3, #7
 8014a3e:	d00b      	beq.n	8014a58 <__lo0bits+0x22>
 8014a40:	07d9      	lsls	r1, r3, #31
 8014a42:	d421      	bmi.n	8014a88 <__lo0bits+0x52>
 8014a44:	0798      	lsls	r0, r3, #30
 8014a46:	bf49      	itett	mi
 8014a48:	085b      	lsrmi	r3, r3, #1
 8014a4a:	089b      	lsrpl	r3, r3, #2
 8014a4c:	2001      	movmi	r0, #1
 8014a4e:	6013      	strmi	r3, [r2, #0]
 8014a50:	bf5c      	itt	pl
 8014a52:	6013      	strpl	r3, [r2, #0]
 8014a54:	2002      	movpl	r0, #2
 8014a56:	4770      	bx	lr
 8014a58:	b299      	uxth	r1, r3
 8014a5a:	b909      	cbnz	r1, 8014a60 <__lo0bits+0x2a>
 8014a5c:	0c1b      	lsrs	r3, r3, #16
 8014a5e:	2010      	movs	r0, #16
 8014a60:	b2d9      	uxtb	r1, r3
 8014a62:	b909      	cbnz	r1, 8014a68 <__lo0bits+0x32>
 8014a64:	3008      	adds	r0, #8
 8014a66:	0a1b      	lsrs	r3, r3, #8
 8014a68:	0719      	lsls	r1, r3, #28
 8014a6a:	bf04      	itt	eq
 8014a6c:	091b      	lsreq	r3, r3, #4
 8014a6e:	3004      	addeq	r0, #4
 8014a70:	0799      	lsls	r1, r3, #30
 8014a72:	bf04      	itt	eq
 8014a74:	089b      	lsreq	r3, r3, #2
 8014a76:	3002      	addeq	r0, #2
 8014a78:	07d9      	lsls	r1, r3, #31
 8014a7a:	d403      	bmi.n	8014a84 <__lo0bits+0x4e>
 8014a7c:	085b      	lsrs	r3, r3, #1
 8014a7e:	f100 0001 	add.w	r0, r0, #1
 8014a82:	d003      	beq.n	8014a8c <__lo0bits+0x56>
 8014a84:	6013      	str	r3, [r2, #0]
 8014a86:	4770      	bx	lr
 8014a88:	2000      	movs	r0, #0
 8014a8a:	4770      	bx	lr
 8014a8c:	2020      	movs	r0, #32
 8014a8e:	4770      	bx	lr

08014a90 <__i2b>:
 8014a90:	b510      	push	{r4, lr}
 8014a92:	460c      	mov	r4, r1
 8014a94:	2101      	movs	r1, #1
 8014a96:	f7ff febd 	bl	8014814 <_Balloc>
 8014a9a:	4602      	mov	r2, r0
 8014a9c:	b928      	cbnz	r0, 8014aaa <__i2b+0x1a>
 8014a9e:	4b05      	ldr	r3, [pc, #20]	@ (8014ab4 <__i2b+0x24>)
 8014aa0:	4805      	ldr	r0, [pc, #20]	@ (8014ab8 <__i2b+0x28>)
 8014aa2:	f240 1145 	movw	r1, #325	@ 0x145
 8014aa6:	f001 fdd7 	bl	8016658 <__assert_func>
 8014aaa:	2301      	movs	r3, #1
 8014aac:	6144      	str	r4, [r0, #20]
 8014aae:	6103      	str	r3, [r0, #16]
 8014ab0:	bd10      	pop	{r4, pc}
 8014ab2:	bf00      	nop
 8014ab4:	08017c0d 	.word	0x08017c0d
 8014ab8:	08017c1e 	.word	0x08017c1e

08014abc <__multiply>:
 8014abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ac0:	4617      	mov	r7, r2
 8014ac2:	690a      	ldr	r2, [r1, #16]
 8014ac4:	693b      	ldr	r3, [r7, #16]
 8014ac6:	429a      	cmp	r2, r3
 8014ac8:	bfa8      	it	ge
 8014aca:	463b      	movge	r3, r7
 8014acc:	4689      	mov	r9, r1
 8014ace:	bfa4      	itt	ge
 8014ad0:	460f      	movge	r7, r1
 8014ad2:	4699      	movge	r9, r3
 8014ad4:	693d      	ldr	r5, [r7, #16]
 8014ad6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014ada:	68bb      	ldr	r3, [r7, #8]
 8014adc:	6879      	ldr	r1, [r7, #4]
 8014ade:	eb05 060a 	add.w	r6, r5, sl
 8014ae2:	42b3      	cmp	r3, r6
 8014ae4:	b085      	sub	sp, #20
 8014ae6:	bfb8      	it	lt
 8014ae8:	3101      	addlt	r1, #1
 8014aea:	f7ff fe93 	bl	8014814 <_Balloc>
 8014aee:	b930      	cbnz	r0, 8014afe <__multiply+0x42>
 8014af0:	4602      	mov	r2, r0
 8014af2:	4b41      	ldr	r3, [pc, #260]	@ (8014bf8 <__multiply+0x13c>)
 8014af4:	4841      	ldr	r0, [pc, #260]	@ (8014bfc <__multiply+0x140>)
 8014af6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8014afa:	f001 fdad 	bl	8016658 <__assert_func>
 8014afe:	f100 0414 	add.w	r4, r0, #20
 8014b02:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8014b06:	4623      	mov	r3, r4
 8014b08:	2200      	movs	r2, #0
 8014b0a:	4573      	cmp	r3, lr
 8014b0c:	d320      	bcc.n	8014b50 <__multiply+0x94>
 8014b0e:	f107 0814 	add.w	r8, r7, #20
 8014b12:	f109 0114 	add.w	r1, r9, #20
 8014b16:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8014b1a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8014b1e:	9302      	str	r3, [sp, #8]
 8014b20:	1beb      	subs	r3, r5, r7
 8014b22:	3b15      	subs	r3, #21
 8014b24:	f023 0303 	bic.w	r3, r3, #3
 8014b28:	3304      	adds	r3, #4
 8014b2a:	3715      	adds	r7, #21
 8014b2c:	42bd      	cmp	r5, r7
 8014b2e:	bf38      	it	cc
 8014b30:	2304      	movcc	r3, #4
 8014b32:	9301      	str	r3, [sp, #4]
 8014b34:	9b02      	ldr	r3, [sp, #8]
 8014b36:	9103      	str	r1, [sp, #12]
 8014b38:	428b      	cmp	r3, r1
 8014b3a:	d80c      	bhi.n	8014b56 <__multiply+0x9a>
 8014b3c:	2e00      	cmp	r6, #0
 8014b3e:	dd03      	ble.n	8014b48 <__multiply+0x8c>
 8014b40:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014b44:	2b00      	cmp	r3, #0
 8014b46:	d055      	beq.n	8014bf4 <__multiply+0x138>
 8014b48:	6106      	str	r6, [r0, #16]
 8014b4a:	b005      	add	sp, #20
 8014b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b50:	f843 2b04 	str.w	r2, [r3], #4
 8014b54:	e7d9      	b.n	8014b0a <__multiply+0x4e>
 8014b56:	f8b1 a000 	ldrh.w	sl, [r1]
 8014b5a:	f1ba 0f00 	cmp.w	sl, #0
 8014b5e:	d01f      	beq.n	8014ba0 <__multiply+0xe4>
 8014b60:	46c4      	mov	ip, r8
 8014b62:	46a1      	mov	r9, r4
 8014b64:	2700      	movs	r7, #0
 8014b66:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014b6a:	f8d9 3000 	ldr.w	r3, [r9]
 8014b6e:	fa1f fb82 	uxth.w	fp, r2
 8014b72:	b29b      	uxth	r3, r3
 8014b74:	fb0a 330b 	mla	r3, sl, fp, r3
 8014b78:	443b      	add	r3, r7
 8014b7a:	f8d9 7000 	ldr.w	r7, [r9]
 8014b7e:	0c12      	lsrs	r2, r2, #16
 8014b80:	0c3f      	lsrs	r7, r7, #16
 8014b82:	fb0a 7202 	mla	r2, sl, r2, r7
 8014b86:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8014b8a:	b29b      	uxth	r3, r3
 8014b8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014b90:	4565      	cmp	r5, ip
 8014b92:	f849 3b04 	str.w	r3, [r9], #4
 8014b96:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8014b9a:	d8e4      	bhi.n	8014b66 <__multiply+0xaa>
 8014b9c:	9b01      	ldr	r3, [sp, #4]
 8014b9e:	50e7      	str	r7, [r4, r3]
 8014ba0:	9b03      	ldr	r3, [sp, #12]
 8014ba2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014ba6:	3104      	adds	r1, #4
 8014ba8:	f1b9 0f00 	cmp.w	r9, #0
 8014bac:	d020      	beq.n	8014bf0 <__multiply+0x134>
 8014bae:	6823      	ldr	r3, [r4, #0]
 8014bb0:	4647      	mov	r7, r8
 8014bb2:	46a4      	mov	ip, r4
 8014bb4:	f04f 0a00 	mov.w	sl, #0
 8014bb8:	f8b7 b000 	ldrh.w	fp, [r7]
 8014bbc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8014bc0:	fb09 220b 	mla	r2, r9, fp, r2
 8014bc4:	4452      	add	r2, sl
 8014bc6:	b29b      	uxth	r3, r3
 8014bc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014bcc:	f84c 3b04 	str.w	r3, [ip], #4
 8014bd0:	f857 3b04 	ldr.w	r3, [r7], #4
 8014bd4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014bd8:	f8bc 3000 	ldrh.w	r3, [ip]
 8014bdc:	fb09 330a 	mla	r3, r9, sl, r3
 8014be0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8014be4:	42bd      	cmp	r5, r7
 8014be6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014bea:	d8e5      	bhi.n	8014bb8 <__multiply+0xfc>
 8014bec:	9a01      	ldr	r2, [sp, #4]
 8014bee:	50a3      	str	r3, [r4, r2]
 8014bf0:	3404      	adds	r4, #4
 8014bf2:	e79f      	b.n	8014b34 <__multiply+0x78>
 8014bf4:	3e01      	subs	r6, #1
 8014bf6:	e7a1      	b.n	8014b3c <__multiply+0x80>
 8014bf8:	08017c0d 	.word	0x08017c0d
 8014bfc:	08017c1e 	.word	0x08017c1e

08014c00 <__pow5mult>:
 8014c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014c04:	4615      	mov	r5, r2
 8014c06:	f012 0203 	ands.w	r2, r2, #3
 8014c0a:	4607      	mov	r7, r0
 8014c0c:	460e      	mov	r6, r1
 8014c0e:	d007      	beq.n	8014c20 <__pow5mult+0x20>
 8014c10:	4c25      	ldr	r4, [pc, #148]	@ (8014ca8 <__pow5mult+0xa8>)
 8014c12:	3a01      	subs	r2, #1
 8014c14:	2300      	movs	r3, #0
 8014c16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014c1a:	f7ff fe5d 	bl	80148d8 <__multadd>
 8014c1e:	4606      	mov	r6, r0
 8014c20:	10ad      	asrs	r5, r5, #2
 8014c22:	d03d      	beq.n	8014ca0 <__pow5mult+0xa0>
 8014c24:	69fc      	ldr	r4, [r7, #28]
 8014c26:	b97c      	cbnz	r4, 8014c48 <__pow5mult+0x48>
 8014c28:	2010      	movs	r0, #16
 8014c2a:	f7ff fd3d 	bl	80146a8 <malloc>
 8014c2e:	4602      	mov	r2, r0
 8014c30:	61f8      	str	r0, [r7, #28]
 8014c32:	b928      	cbnz	r0, 8014c40 <__pow5mult+0x40>
 8014c34:	4b1d      	ldr	r3, [pc, #116]	@ (8014cac <__pow5mult+0xac>)
 8014c36:	481e      	ldr	r0, [pc, #120]	@ (8014cb0 <__pow5mult+0xb0>)
 8014c38:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014c3c:	f001 fd0c 	bl	8016658 <__assert_func>
 8014c40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014c44:	6004      	str	r4, [r0, #0]
 8014c46:	60c4      	str	r4, [r0, #12]
 8014c48:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014c4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014c50:	b94c      	cbnz	r4, 8014c66 <__pow5mult+0x66>
 8014c52:	f240 2171 	movw	r1, #625	@ 0x271
 8014c56:	4638      	mov	r0, r7
 8014c58:	f7ff ff1a 	bl	8014a90 <__i2b>
 8014c5c:	2300      	movs	r3, #0
 8014c5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8014c62:	4604      	mov	r4, r0
 8014c64:	6003      	str	r3, [r0, #0]
 8014c66:	f04f 0900 	mov.w	r9, #0
 8014c6a:	07eb      	lsls	r3, r5, #31
 8014c6c:	d50a      	bpl.n	8014c84 <__pow5mult+0x84>
 8014c6e:	4631      	mov	r1, r6
 8014c70:	4622      	mov	r2, r4
 8014c72:	4638      	mov	r0, r7
 8014c74:	f7ff ff22 	bl	8014abc <__multiply>
 8014c78:	4631      	mov	r1, r6
 8014c7a:	4680      	mov	r8, r0
 8014c7c:	4638      	mov	r0, r7
 8014c7e:	f7ff fe09 	bl	8014894 <_Bfree>
 8014c82:	4646      	mov	r6, r8
 8014c84:	106d      	asrs	r5, r5, #1
 8014c86:	d00b      	beq.n	8014ca0 <__pow5mult+0xa0>
 8014c88:	6820      	ldr	r0, [r4, #0]
 8014c8a:	b938      	cbnz	r0, 8014c9c <__pow5mult+0x9c>
 8014c8c:	4622      	mov	r2, r4
 8014c8e:	4621      	mov	r1, r4
 8014c90:	4638      	mov	r0, r7
 8014c92:	f7ff ff13 	bl	8014abc <__multiply>
 8014c96:	6020      	str	r0, [r4, #0]
 8014c98:	f8c0 9000 	str.w	r9, [r0]
 8014c9c:	4604      	mov	r4, r0
 8014c9e:	e7e4      	b.n	8014c6a <__pow5mult+0x6a>
 8014ca0:	4630      	mov	r0, r6
 8014ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014ca6:	bf00      	nop
 8014ca8:	08017d30 	.word	0x08017d30
 8014cac:	08017b9e 	.word	0x08017b9e
 8014cb0:	08017c1e 	.word	0x08017c1e

08014cb4 <__lshift>:
 8014cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014cb8:	460c      	mov	r4, r1
 8014cba:	6849      	ldr	r1, [r1, #4]
 8014cbc:	6923      	ldr	r3, [r4, #16]
 8014cbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014cc2:	68a3      	ldr	r3, [r4, #8]
 8014cc4:	4607      	mov	r7, r0
 8014cc6:	4691      	mov	r9, r2
 8014cc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014ccc:	f108 0601 	add.w	r6, r8, #1
 8014cd0:	42b3      	cmp	r3, r6
 8014cd2:	db0b      	blt.n	8014cec <__lshift+0x38>
 8014cd4:	4638      	mov	r0, r7
 8014cd6:	f7ff fd9d 	bl	8014814 <_Balloc>
 8014cda:	4605      	mov	r5, r0
 8014cdc:	b948      	cbnz	r0, 8014cf2 <__lshift+0x3e>
 8014cde:	4602      	mov	r2, r0
 8014ce0:	4b28      	ldr	r3, [pc, #160]	@ (8014d84 <__lshift+0xd0>)
 8014ce2:	4829      	ldr	r0, [pc, #164]	@ (8014d88 <__lshift+0xd4>)
 8014ce4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014ce8:	f001 fcb6 	bl	8016658 <__assert_func>
 8014cec:	3101      	adds	r1, #1
 8014cee:	005b      	lsls	r3, r3, #1
 8014cf0:	e7ee      	b.n	8014cd0 <__lshift+0x1c>
 8014cf2:	2300      	movs	r3, #0
 8014cf4:	f100 0114 	add.w	r1, r0, #20
 8014cf8:	f100 0210 	add.w	r2, r0, #16
 8014cfc:	4618      	mov	r0, r3
 8014cfe:	4553      	cmp	r3, sl
 8014d00:	db33      	blt.n	8014d6a <__lshift+0xb6>
 8014d02:	6920      	ldr	r0, [r4, #16]
 8014d04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014d08:	f104 0314 	add.w	r3, r4, #20
 8014d0c:	f019 091f 	ands.w	r9, r9, #31
 8014d10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014d14:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014d18:	d02b      	beq.n	8014d72 <__lshift+0xbe>
 8014d1a:	f1c9 0e20 	rsb	lr, r9, #32
 8014d1e:	468a      	mov	sl, r1
 8014d20:	2200      	movs	r2, #0
 8014d22:	6818      	ldr	r0, [r3, #0]
 8014d24:	fa00 f009 	lsl.w	r0, r0, r9
 8014d28:	4310      	orrs	r0, r2
 8014d2a:	f84a 0b04 	str.w	r0, [sl], #4
 8014d2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014d32:	459c      	cmp	ip, r3
 8014d34:	fa22 f20e 	lsr.w	r2, r2, lr
 8014d38:	d8f3      	bhi.n	8014d22 <__lshift+0x6e>
 8014d3a:	ebac 0304 	sub.w	r3, ip, r4
 8014d3e:	3b15      	subs	r3, #21
 8014d40:	f023 0303 	bic.w	r3, r3, #3
 8014d44:	3304      	adds	r3, #4
 8014d46:	f104 0015 	add.w	r0, r4, #21
 8014d4a:	4560      	cmp	r0, ip
 8014d4c:	bf88      	it	hi
 8014d4e:	2304      	movhi	r3, #4
 8014d50:	50ca      	str	r2, [r1, r3]
 8014d52:	b10a      	cbz	r2, 8014d58 <__lshift+0xa4>
 8014d54:	f108 0602 	add.w	r6, r8, #2
 8014d58:	3e01      	subs	r6, #1
 8014d5a:	4638      	mov	r0, r7
 8014d5c:	612e      	str	r6, [r5, #16]
 8014d5e:	4621      	mov	r1, r4
 8014d60:	f7ff fd98 	bl	8014894 <_Bfree>
 8014d64:	4628      	mov	r0, r5
 8014d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d6a:	f842 0f04 	str.w	r0, [r2, #4]!
 8014d6e:	3301      	adds	r3, #1
 8014d70:	e7c5      	b.n	8014cfe <__lshift+0x4a>
 8014d72:	3904      	subs	r1, #4
 8014d74:	f853 2b04 	ldr.w	r2, [r3], #4
 8014d78:	f841 2f04 	str.w	r2, [r1, #4]!
 8014d7c:	459c      	cmp	ip, r3
 8014d7e:	d8f9      	bhi.n	8014d74 <__lshift+0xc0>
 8014d80:	e7ea      	b.n	8014d58 <__lshift+0xa4>
 8014d82:	bf00      	nop
 8014d84:	08017c0d 	.word	0x08017c0d
 8014d88:	08017c1e 	.word	0x08017c1e

08014d8c <__mcmp>:
 8014d8c:	690a      	ldr	r2, [r1, #16]
 8014d8e:	4603      	mov	r3, r0
 8014d90:	6900      	ldr	r0, [r0, #16]
 8014d92:	1a80      	subs	r0, r0, r2
 8014d94:	b530      	push	{r4, r5, lr}
 8014d96:	d10e      	bne.n	8014db6 <__mcmp+0x2a>
 8014d98:	3314      	adds	r3, #20
 8014d9a:	3114      	adds	r1, #20
 8014d9c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014da0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014da4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014da8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014dac:	4295      	cmp	r5, r2
 8014dae:	d003      	beq.n	8014db8 <__mcmp+0x2c>
 8014db0:	d205      	bcs.n	8014dbe <__mcmp+0x32>
 8014db2:	f04f 30ff 	mov.w	r0, #4294967295
 8014db6:	bd30      	pop	{r4, r5, pc}
 8014db8:	42a3      	cmp	r3, r4
 8014dba:	d3f3      	bcc.n	8014da4 <__mcmp+0x18>
 8014dbc:	e7fb      	b.n	8014db6 <__mcmp+0x2a>
 8014dbe:	2001      	movs	r0, #1
 8014dc0:	e7f9      	b.n	8014db6 <__mcmp+0x2a>
	...

08014dc4 <__mdiff>:
 8014dc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dc8:	4689      	mov	r9, r1
 8014dca:	4606      	mov	r6, r0
 8014dcc:	4611      	mov	r1, r2
 8014dce:	4648      	mov	r0, r9
 8014dd0:	4614      	mov	r4, r2
 8014dd2:	f7ff ffdb 	bl	8014d8c <__mcmp>
 8014dd6:	1e05      	subs	r5, r0, #0
 8014dd8:	d112      	bne.n	8014e00 <__mdiff+0x3c>
 8014dda:	4629      	mov	r1, r5
 8014ddc:	4630      	mov	r0, r6
 8014dde:	f7ff fd19 	bl	8014814 <_Balloc>
 8014de2:	4602      	mov	r2, r0
 8014de4:	b928      	cbnz	r0, 8014df2 <__mdiff+0x2e>
 8014de6:	4b3f      	ldr	r3, [pc, #252]	@ (8014ee4 <__mdiff+0x120>)
 8014de8:	f240 2137 	movw	r1, #567	@ 0x237
 8014dec:	483e      	ldr	r0, [pc, #248]	@ (8014ee8 <__mdiff+0x124>)
 8014dee:	f001 fc33 	bl	8016658 <__assert_func>
 8014df2:	2301      	movs	r3, #1
 8014df4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014df8:	4610      	mov	r0, r2
 8014dfa:	b003      	add	sp, #12
 8014dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e00:	bfbc      	itt	lt
 8014e02:	464b      	movlt	r3, r9
 8014e04:	46a1      	movlt	r9, r4
 8014e06:	4630      	mov	r0, r6
 8014e08:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014e0c:	bfba      	itte	lt
 8014e0e:	461c      	movlt	r4, r3
 8014e10:	2501      	movlt	r5, #1
 8014e12:	2500      	movge	r5, #0
 8014e14:	f7ff fcfe 	bl	8014814 <_Balloc>
 8014e18:	4602      	mov	r2, r0
 8014e1a:	b918      	cbnz	r0, 8014e24 <__mdiff+0x60>
 8014e1c:	4b31      	ldr	r3, [pc, #196]	@ (8014ee4 <__mdiff+0x120>)
 8014e1e:	f240 2145 	movw	r1, #581	@ 0x245
 8014e22:	e7e3      	b.n	8014dec <__mdiff+0x28>
 8014e24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014e28:	6926      	ldr	r6, [r4, #16]
 8014e2a:	60c5      	str	r5, [r0, #12]
 8014e2c:	f109 0310 	add.w	r3, r9, #16
 8014e30:	f109 0514 	add.w	r5, r9, #20
 8014e34:	f104 0e14 	add.w	lr, r4, #20
 8014e38:	f100 0b14 	add.w	fp, r0, #20
 8014e3c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014e40:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014e44:	9301      	str	r3, [sp, #4]
 8014e46:	46d9      	mov	r9, fp
 8014e48:	f04f 0c00 	mov.w	ip, #0
 8014e4c:	9b01      	ldr	r3, [sp, #4]
 8014e4e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014e52:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014e56:	9301      	str	r3, [sp, #4]
 8014e58:	fa1f f38a 	uxth.w	r3, sl
 8014e5c:	4619      	mov	r1, r3
 8014e5e:	b283      	uxth	r3, r0
 8014e60:	1acb      	subs	r3, r1, r3
 8014e62:	0c00      	lsrs	r0, r0, #16
 8014e64:	4463      	add	r3, ip
 8014e66:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014e6a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014e6e:	b29b      	uxth	r3, r3
 8014e70:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014e74:	4576      	cmp	r6, lr
 8014e76:	f849 3b04 	str.w	r3, [r9], #4
 8014e7a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014e7e:	d8e5      	bhi.n	8014e4c <__mdiff+0x88>
 8014e80:	1b33      	subs	r3, r6, r4
 8014e82:	3b15      	subs	r3, #21
 8014e84:	f023 0303 	bic.w	r3, r3, #3
 8014e88:	3415      	adds	r4, #21
 8014e8a:	3304      	adds	r3, #4
 8014e8c:	42a6      	cmp	r6, r4
 8014e8e:	bf38      	it	cc
 8014e90:	2304      	movcc	r3, #4
 8014e92:	441d      	add	r5, r3
 8014e94:	445b      	add	r3, fp
 8014e96:	461e      	mov	r6, r3
 8014e98:	462c      	mov	r4, r5
 8014e9a:	4544      	cmp	r4, r8
 8014e9c:	d30e      	bcc.n	8014ebc <__mdiff+0xf8>
 8014e9e:	f108 0103 	add.w	r1, r8, #3
 8014ea2:	1b49      	subs	r1, r1, r5
 8014ea4:	f021 0103 	bic.w	r1, r1, #3
 8014ea8:	3d03      	subs	r5, #3
 8014eaa:	45a8      	cmp	r8, r5
 8014eac:	bf38      	it	cc
 8014eae:	2100      	movcc	r1, #0
 8014eb0:	440b      	add	r3, r1
 8014eb2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014eb6:	b191      	cbz	r1, 8014ede <__mdiff+0x11a>
 8014eb8:	6117      	str	r7, [r2, #16]
 8014eba:	e79d      	b.n	8014df8 <__mdiff+0x34>
 8014ebc:	f854 1b04 	ldr.w	r1, [r4], #4
 8014ec0:	46e6      	mov	lr, ip
 8014ec2:	0c08      	lsrs	r0, r1, #16
 8014ec4:	fa1c fc81 	uxtah	ip, ip, r1
 8014ec8:	4471      	add	r1, lr
 8014eca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014ece:	b289      	uxth	r1, r1
 8014ed0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014ed4:	f846 1b04 	str.w	r1, [r6], #4
 8014ed8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014edc:	e7dd      	b.n	8014e9a <__mdiff+0xd6>
 8014ede:	3f01      	subs	r7, #1
 8014ee0:	e7e7      	b.n	8014eb2 <__mdiff+0xee>
 8014ee2:	bf00      	nop
 8014ee4:	08017c0d 	.word	0x08017c0d
 8014ee8:	08017c1e 	.word	0x08017c1e

08014eec <__ulp>:
 8014eec:	b082      	sub	sp, #8
 8014eee:	ed8d 0b00 	vstr	d0, [sp]
 8014ef2:	9a01      	ldr	r2, [sp, #4]
 8014ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8014f34 <__ulp+0x48>)
 8014ef6:	4013      	ands	r3, r2
 8014ef8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	dc08      	bgt.n	8014f12 <__ulp+0x26>
 8014f00:	425b      	negs	r3, r3
 8014f02:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8014f06:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014f0a:	da04      	bge.n	8014f16 <__ulp+0x2a>
 8014f0c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014f10:	4113      	asrs	r3, r2
 8014f12:	2200      	movs	r2, #0
 8014f14:	e008      	b.n	8014f28 <__ulp+0x3c>
 8014f16:	f1a2 0314 	sub.w	r3, r2, #20
 8014f1a:	2b1e      	cmp	r3, #30
 8014f1c:	bfda      	itte	le
 8014f1e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8014f22:	40da      	lsrle	r2, r3
 8014f24:	2201      	movgt	r2, #1
 8014f26:	2300      	movs	r3, #0
 8014f28:	4619      	mov	r1, r3
 8014f2a:	4610      	mov	r0, r2
 8014f2c:	ec41 0b10 	vmov	d0, r0, r1
 8014f30:	b002      	add	sp, #8
 8014f32:	4770      	bx	lr
 8014f34:	7ff00000 	.word	0x7ff00000

08014f38 <__b2d>:
 8014f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f3c:	6906      	ldr	r6, [r0, #16]
 8014f3e:	f100 0814 	add.w	r8, r0, #20
 8014f42:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014f46:	1f37      	subs	r7, r6, #4
 8014f48:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014f4c:	4610      	mov	r0, r2
 8014f4e:	f7ff fd53 	bl	80149f8 <__hi0bits>
 8014f52:	f1c0 0320 	rsb	r3, r0, #32
 8014f56:	280a      	cmp	r0, #10
 8014f58:	600b      	str	r3, [r1, #0]
 8014f5a:	491b      	ldr	r1, [pc, #108]	@ (8014fc8 <__b2d+0x90>)
 8014f5c:	dc15      	bgt.n	8014f8a <__b2d+0x52>
 8014f5e:	f1c0 0c0b 	rsb	ip, r0, #11
 8014f62:	fa22 f30c 	lsr.w	r3, r2, ip
 8014f66:	45b8      	cmp	r8, r7
 8014f68:	ea43 0501 	orr.w	r5, r3, r1
 8014f6c:	bf34      	ite	cc
 8014f6e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014f72:	2300      	movcs	r3, #0
 8014f74:	3015      	adds	r0, #21
 8014f76:	fa02 f000 	lsl.w	r0, r2, r0
 8014f7a:	fa23 f30c 	lsr.w	r3, r3, ip
 8014f7e:	4303      	orrs	r3, r0
 8014f80:	461c      	mov	r4, r3
 8014f82:	ec45 4b10 	vmov	d0, r4, r5
 8014f86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f8a:	45b8      	cmp	r8, r7
 8014f8c:	bf3a      	itte	cc
 8014f8e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014f92:	f1a6 0708 	subcc.w	r7, r6, #8
 8014f96:	2300      	movcs	r3, #0
 8014f98:	380b      	subs	r0, #11
 8014f9a:	d012      	beq.n	8014fc2 <__b2d+0x8a>
 8014f9c:	f1c0 0120 	rsb	r1, r0, #32
 8014fa0:	fa23 f401 	lsr.w	r4, r3, r1
 8014fa4:	4082      	lsls	r2, r0
 8014fa6:	4322      	orrs	r2, r4
 8014fa8:	4547      	cmp	r7, r8
 8014faa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8014fae:	bf8c      	ite	hi
 8014fb0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8014fb4:	2200      	movls	r2, #0
 8014fb6:	4083      	lsls	r3, r0
 8014fb8:	40ca      	lsrs	r2, r1
 8014fba:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014fbe:	4313      	orrs	r3, r2
 8014fc0:	e7de      	b.n	8014f80 <__b2d+0x48>
 8014fc2:	ea42 0501 	orr.w	r5, r2, r1
 8014fc6:	e7db      	b.n	8014f80 <__b2d+0x48>
 8014fc8:	3ff00000 	.word	0x3ff00000

08014fcc <__d2b>:
 8014fcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014fd0:	460f      	mov	r7, r1
 8014fd2:	2101      	movs	r1, #1
 8014fd4:	ec59 8b10 	vmov	r8, r9, d0
 8014fd8:	4616      	mov	r6, r2
 8014fda:	f7ff fc1b 	bl	8014814 <_Balloc>
 8014fde:	4604      	mov	r4, r0
 8014fe0:	b930      	cbnz	r0, 8014ff0 <__d2b+0x24>
 8014fe2:	4602      	mov	r2, r0
 8014fe4:	4b23      	ldr	r3, [pc, #140]	@ (8015074 <__d2b+0xa8>)
 8014fe6:	4824      	ldr	r0, [pc, #144]	@ (8015078 <__d2b+0xac>)
 8014fe8:	f240 310f 	movw	r1, #783	@ 0x30f
 8014fec:	f001 fb34 	bl	8016658 <__assert_func>
 8014ff0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014ff4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014ff8:	b10d      	cbz	r5, 8014ffe <__d2b+0x32>
 8014ffa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014ffe:	9301      	str	r3, [sp, #4]
 8015000:	f1b8 0300 	subs.w	r3, r8, #0
 8015004:	d023      	beq.n	801504e <__d2b+0x82>
 8015006:	4668      	mov	r0, sp
 8015008:	9300      	str	r3, [sp, #0]
 801500a:	f7ff fd14 	bl	8014a36 <__lo0bits>
 801500e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015012:	b1d0      	cbz	r0, 801504a <__d2b+0x7e>
 8015014:	f1c0 0320 	rsb	r3, r0, #32
 8015018:	fa02 f303 	lsl.w	r3, r2, r3
 801501c:	430b      	orrs	r3, r1
 801501e:	40c2      	lsrs	r2, r0
 8015020:	6163      	str	r3, [r4, #20]
 8015022:	9201      	str	r2, [sp, #4]
 8015024:	9b01      	ldr	r3, [sp, #4]
 8015026:	61a3      	str	r3, [r4, #24]
 8015028:	2b00      	cmp	r3, #0
 801502a:	bf0c      	ite	eq
 801502c:	2201      	moveq	r2, #1
 801502e:	2202      	movne	r2, #2
 8015030:	6122      	str	r2, [r4, #16]
 8015032:	b1a5      	cbz	r5, 801505e <__d2b+0x92>
 8015034:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015038:	4405      	add	r5, r0
 801503a:	603d      	str	r5, [r7, #0]
 801503c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015040:	6030      	str	r0, [r6, #0]
 8015042:	4620      	mov	r0, r4
 8015044:	b003      	add	sp, #12
 8015046:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801504a:	6161      	str	r1, [r4, #20]
 801504c:	e7ea      	b.n	8015024 <__d2b+0x58>
 801504e:	a801      	add	r0, sp, #4
 8015050:	f7ff fcf1 	bl	8014a36 <__lo0bits>
 8015054:	9b01      	ldr	r3, [sp, #4]
 8015056:	6163      	str	r3, [r4, #20]
 8015058:	3020      	adds	r0, #32
 801505a:	2201      	movs	r2, #1
 801505c:	e7e8      	b.n	8015030 <__d2b+0x64>
 801505e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015062:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015066:	6038      	str	r0, [r7, #0]
 8015068:	6918      	ldr	r0, [r3, #16]
 801506a:	f7ff fcc5 	bl	80149f8 <__hi0bits>
 801506e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015072:	e7e5      	b.n	8015040 <__d2b+0x74>
 8015074:	08017c0d 	.word	0x08017c0d
 8015078:	08017c1e 	.word	0x08017c1e

0801507c <__ratio>:
 801507c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015080:	4688      	mov	r8, r1
 8015082:	4669      	mov	r1, sp
 8015084:	4681      	mov	r9, r0
 8015086:	f7ff ff57 	bl	8014f38 <__b2d>
 801508a:	a901      	add	r1, sp, #4
 801508c:	4640      	mov	r0, r8
 801508e:	ec55 4b10 	vmov	r4, r5, d0
 8015092:	f7ff ff51 	bl	8014f38 <__b2d>
 8015096:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801509a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801509e:	1ad2      	subs	r2, r2, r3
 80150a0:	e9dd 3100 	ldrd	r3, r1, [sp]
 80150a4:	1a5b      	subs	r3, r3, r1
 80150a6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80150aa:	ec57 6b10 	vmov	r6, r7, d0
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	bfd6      	itet	le
 80150b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80150b6:	462a      	movgt	r2, r5
 80150b8:	463a      	movle	r2, r7
 80150ba:	46ab      	mov	fp, r5
 80150bc:	46a2      	mov	sl, r4
 80150be:	bfce      	itee	gt
 80150c0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80150c4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80150c8:	ee00 3a90 	vmovle	s1, r3
 80150cc:	ec4b ab17 	vmov	d7, sl, fp
 80150d0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80150d4:	b003      	add	sp, #12
 80150d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080150da <__copybits>:
 80150da:	3901      	subs	r1, #1
 80150dc:	b570      	push	{r4, r5, r6, lr}
 80150de:	1149      	asrs	r1, r1, #5
 80150e0:	6914      	ldr	r4, [r2, #16]
 80150e2:	3101      	adds	r1, #1
 80150e4:	f102 0314 	add.w	r3, r2, #20
 80150e8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80150ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80150f0:	1f05      	subs	r5, r0, #4
 80150f2:	42a3      	cmp	r3, r4
 80150f4:	d30c      	bcc.n	8015110 <__copybits+0x36>
 80150f6:	1aa3      	subs	r3, r4, r2
 80150f8:	3b11      	subs	r3, #17
 80150fa:	f023 0303 	bic.w	r3, r3, #3
 80150fe:	3211      	adds	r2, #17
 8015100:	42a2      	cmp	r2, r4
 8015102:	bf88      	it	hi
 8015104:	2300      	movhi	r3, #0
 8015106:	4418      	add	r0, r3
 8015108:	2300      	movs	r3, #0
 801510a:	4288      	cmp	r0, r1
 801510c:	d305      	bcc.n	801511a <__copybits+0x40>
 801510e:	bd70      	pop	{r4, r5, r6, pc}
 8015110:	f853 6b04 	ldr.w	r6, [r3], #4
 8015114:	f845 6f04 	str.w	r6, [r5, #4]!
 8015118:	e7eb      	b.n	80150f2 <__copybits+0x18>
 801511a:	f840 3b04 	str.w	r3, [r0], #4
 801511e:	e7f4      	b.n	801510a <__copybits+0x30>

08015120 <__any_on>:
 8015120:	f100 0214 	add.w	r2, r0, #20
 8015124:	6900      	ldr	r0, [r0, #16]
 8015126:	114b      	asrs	r3, r1, #5
 8015128:	4298      	cmp	r0, r3
 801512a:	b510      	push	{r4, lr}
 801512c:	db11      	blt.n	8015152 <__any_on+0x32>
 801512e:	dd0a      	ble.n	8015146 <__any_on+0x26>
 8015130:	f011 011f 	ands.w	r1, r1, #31
 8015134:	d007      	beq.n	8015146 <__any_on+0x26>
 8015136:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801513a:	fa24 f001 	lsr.w	r0, r4, r1
 801513e:	fa00 f101 	lsl.w	r1, r0, r1
 8015142:	428c      	cmp	r4, r1
 8015144:	d10b      	bne.n	801515e <__any_on+0x3e>
 8015146:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801514a:	4293      	cmp	r3, r2
 801514c:	d803      	bhi.n	8015156 <__any_on+0x36>
 801514e:	2000      	movs	r0, #0
 8015150:	bd10      	pop	{r4, pc}
 8015152:	4603      	mov	r3, r0
 8015154:	e7f7      	b.n	8015146 <__any_on+0x26>
 8015156:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801515a:	2900      	cmp	r1, #0
 801515c:	d0f5      	beq.n	801514a <__any_on+0x2a>
 801515e:	2001      	movs	r0, #1
 8015160:	e7f6      	b.n	8015150 <__any_on+0x30>

08015162 <sulp>:
 8015162:	b570      	push	{r4, r5, r6, lr}
 8015164:	4604      	mov	r4, r0
 8015166:	460d      	mov	r5, r1
 8015168:	4616      	mov	r6, r2
 801516a:	ec45 4b10 	vmov	d0, r4, r5
 801516e:	f7ff febd 	bl	8014eec <__ulp>
 8015172:	b17e      	cbz	r6, 8015194 <sulp+0x32>
 8015174:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015178:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801517c:	2b00      	cmp	r3, #0
 801517e:	dd09      	ble.n	8015194 <sulp+0x32>
 8015180:	051b      	lsls	r3, r3, #20
 8015182:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8015186:	2000      	movs	r0, #0
 8015188:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801518c:	ec41 0b17 	vmov	d7, r0, r1
 8015190:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015194:	bd70      	pop	{r4, r5, r6, pc}
	...

08015198 <_strtod_l>:
 8015198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801519c:	ed2d 8b0a 	vpush	{d8-d12}
 80151a0:	b097      	sub	sp, #92	@ 0x5c
 80151a2:	4688      	mov	r8, r1
 80151a4:	920e      	str	r2, [sp, #56]	@ 0x38
 80151a6:	2200      	movs	r2, #0
 80151a8:	9212      	str	r2, [sp, #72]	@ 0x48
 80151aa:	9005      	str	r0, [sp, #20]
 80151ac:	f04f 0a00 	mov.w	sl, #0
 80151b0:	f04f 0b00 	mov.w	fp, #0
 80151b4:	460a      	mov	r2, r1
 80151b6:	9211      	str	r2, [sp, #68]	@ 0x44
 80151b8:	7811      	ldrb	r1, [r2, #0]
 80151ba:	292b      	cmp	r1, #43	@ 0x2b
 80151bc:	d04c      	beq.n	8015258 <_strtod_l+0xc0>
 80151be:	d839      	bhi.n	8015234 <_strtod_l+0x9c>
 80151c0:	290d      	cmp	r1, #13
 80151c2:	d833      	bhi.n	801522c <_strtod_l+0x94>
 80151c4:	2908      	cmp	r1, #8
 80151c6:	d833      	bhi.n	8015230 <_strtod_l+0x98>
 80151c8:	2900      	cmp	r1, #0
 80151ca:	d03c      	beq.n	8015246 <_strtod_l+0xae>
 80151cc:	2200      	movs	r2, #0
 80151ce:	9208      	str	r2, [sp, #32]
 80151d0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80151d2:	782a      	ldrb	r2, [r5, #0]
 80151d4:	2a30      	cmp	r2, #48	@ 0x30
 80151d6:	f040 80b7 	bne.w	8015348 <_strtod_l+0x1b0>
 80151da:	786a      	ldrb	r2, [r5, #1]
 80151dc:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80151e0:	2a58      	cmp	r2, #88	@ 0x58
 80151e2:	d170      	bne.n	80152c6 <_strtod_l+0x12e>
 80151e4:	9302      	str	r3, [sp, #8]
 80151e6:	9b08      	ldr	r3, [sp, #32]
 80151e8:	9301      	str	r3, [sp, #4]
 80151ea:	ab12      	add	r3, sp, #72	@ 0x48
 80151ec:	9300      	str	r3, [sp, #0]
 80151ee:	4a90      	ldr	r2, [pc, #576]	@ (8015430 <_strtod_l+0x298>)
 80151f0:	9805      	ldr	r0, [sp, #20]
 80151f2:	ab13      	add	r3, sp, #76	@ 0x4c
 80151f4:	a911      	add	r1, sp, #68	@ 0x44
 80151f6:	f001 fac9 	bl	801678c <__gethex>
 80151fa:	f010 060f 	ands.w	r6, r0, #15
 80151fe:	4604      	mov	r4, r0
 8015200:	d005      	beq.n	801520e <_strtod_l+0x76>
 8015202:	2e06      	cmp	r6, #6
 8015204:	d12a      	bne.n	801525c <_strtod_l+0xc4>
 8015206:	3501      	adds	r5, #1
 8015208:	2300      	movs	r3, #0
 801520a:	9511      	str	r5, [sp, #68]	@ 0x44
 801520c:	9308      	str	r3, [sp, #32]
 801520e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015210:	2b00      	cmp	r3, #0
 8015212:	f040 8537 	bne.w	8015c84 <_strtod_l+0xaec>
 8015216:	9b08      	ldr	r3, [sp, #32]
 8015218:	ec4b ab10 	vmov	d0, sl, fp
 801521c:	b1cb      	cbz	r3, 8015252 <_strtod_l+0xba>
 801521e:	eeb1 0b40 	vneg.f64	d0, d0
 8015222:	b017      	add	sp, #92	@ 0x5c
 8015224:	ecbd 8b0a 	vpop	{d8-d12}
 8015228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801522c:	2920      	cmp	r1, #32
 801522e:	d1cd      	bne.n	80151cc <_strtod_l+0x34>
 8015230:	3201      	adds	r2, #1
 8015232:	e7c0      	b.n	80151b6 <_strtod_l+0x1e>
 8015234:	292d      	cmp	r1, #45	@ 0x2d
 8015236:	d1c9      	bne.n	80151cc <_strtod_l+0x34>
 8015238:	2101      	movs	r1, #1
 801523a:	9108      	str	r1, [sp, #32]
 801523c:	1c51      	adds	r1, r2, #1
 801523e:	9111      	str	r1, [sp, #68]	@ 0x44
 8015240:	7852      	ldrb	r2, [r2, #1]
 8015242:	2a00      	cmp	r2, #0
 8015244:	d1c4      	bne.n	80151d0 <_strtod_l+0x38>
 8015246:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015248:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801524c:	2b00      	cmp	r3, #0
 801524e:	f040 8517 	bne.w	8015c80 <_strtod_l+0xae8>
 8015252:	ec4b ab10 	vmov	d0, sl, fp
 8015256:	e7e4      	b.n	8015222 <_strtod_l+0x8a>
 8015258:	2100      	movs	r1, #0
 801525a:	e7ee      	b.n	801523a <_strtod_l+0xa2>
 801525c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801525e:	b13a      	cbz	r2, 8015270 <_strtod_l+0xd8>
 8015260:	2135      	movs	r1, #53	@ 0x35
 8015262:	a814      	add	r0, sp, #80	@ 0x50
 8015264:	f7ff ff39 	bl	80150da <__copybits>
 8015268:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801526a:	9805      	ldr	r0, [sp, #20]
 801526c:	f7ff fb12 	bl	8014894 <_Bfree>
 8015270:	1e73      	subs	r3, r6, #1
 8015272:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8015274:	2b04      	cmp	r3, #4
 8015276:	d806      	bhi.n	8015286 <_strtod_l+0xee>
 8015278:	e8df f003 	tbb	[pc, r3]
 801527c:	201d0314 	.word	0x201d0314
 8015280:	14          	.byte	0x14
 8015281:	00          	.byte	0x00
 8015282:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8015286:	05e3      	lsls	r3, r4, #23
 8015288:	bf48      	it	mi
 801528a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801528e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015292:	0d1b      	lsrs	r3, r3, #20
 8015294:	051b      	lsls	r3, r3, #20
 8015296:	2b00      	cmp	r3, #0
 8015298:	d1b9      	bne.n	801520e <_strtod_l+0x76>
 801529a:	f7fe fb93 	bl	80139c4 <__errno>
 801529e:	2322      	movs	r3, #34	@ 0x22
 80152a0:	6003      	str	r3, [r0, #0]
 80152a2:	e7b4      	b.n	801520e <_strtod_l+0x76>
 80152a4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80152a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80152ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80152b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80152b4:	e7e7      	b.n	8015286 <_strtod_l+0xee>
 80152b6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8015438 <_strtod_l+0x2a0>
 80152ba:	e7e4      	b.n	8015286 <_strtod_l+0xee>
 80152bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80152c0:	f04f 3aff 	mov.w	sl, #4294967295
 80152c4:	e7df      	b.n	8015286 <_strtod_l+0xee>
 80152c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80152c8:	1c5a      	adds	r2, r3, #1
 80152ca:	9211      	str	r2, [sp, #68]	@ 0x44
 80152cc:	785b      	ldrb	r3, [r3, #1]
 80152ce:	2b30      	cmp	r3, #48	@ 0x30
 80152d0:	d0f9      	beq.n	80152c6 <_strtod_l+0x12e>
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d09b      	beq.n	801520e <_strtod_l+0x76>
 80152d6:	2301      	movs	r3, #1
 80152d8:	9307      	str	r3, [sp, #28]
 80152da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80152dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80152de:	2300      	movs	r3, #0
 80152e0:	9306      	str	r3, [sp, #24]
 80152e2:	4699      	mov	r9, r3
 80152e4:	461d      	mov	r5, r3
 80152e6:	220a      	movs	r2, #10
 80152e8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80152ea:	7804      	ldrb	r4, [r0, #0]
 80152ec:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80152f0:	b2d9      	uxtb	r1, r3
 80152f2:	2909      	cmp	r1, #9
 80152f4:	d92a      	bls.n	801534c <_strtod_l+0x1b4>
 80152f6:	494f      	ldr	r1, [pc, #316]	@ (8015434 <_strtod_l+0x29c>)
 80152f8:	2201      	movs	r2, #1
 80152fa:	f001 f95f 	bl	80165bc <strncmp>
 80152fe:	b398      	cbz	r0, 8015368 <_strtod_l+0x1d0>
 8015300:	2000      	movs	r0, #0
 8015302:	4622      	mov	r2, r4
 8015304:	462b      	mov	r3, r5
 8015306:	4607      	mov	r7, r0
 8015308:	4601      	mov	r1, r0
 801530a:	2a65      	cmp	r2, #101	@ 0x65
 801530c:	d001      	beq.n	8015312 <_strtod_l+0x17a>
 801530e:	2a45      	cmp	r2, #69	@ 0x45
 8015310:	d118      	bne.n	8015344 <_strtod_l+0x1ac>
 8015312:	b91b      	cbnz	r3, 801531c <_strtod_l+0x184>
 8015314:	9b07      	ldr	r3, [sp, #28]
 8015316:	4303      	orrs	r3, r0
 8015318:	d095      	beq.n	8015246 <_strtod_l+0xae>
 801531a:	2300      	movs	r3, #0
 801531c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8015320:	f108 0201 	add.w	r2, r8, #1
 8015324:	9211      	str	r2, [sp, #68]	@ 0x44
 8015326:	f898 2001 	ldrb.w	r2, [r8, #1]
 801532a:	2a2b      	cmp	r2, #43	@ 0x2b
 801532c:	d074      	beq.n	8015418 <_strtod_l+0x280>
 801532e:	2a2d      	cmp	r2, #45	@ 0x2d
 8015330:	d07a      	beq.n	8015428 <_strtod_l+0x290>
 8015332:	f04f 0e00 	mov.w	lr, #0
 8015336:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801533a:	2c09      	cmp	r4, #9
 801533c:	f240 8082 	bls.w	8015444 <_strtod_l+0x2ac>
 8015340:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8015344:	2400      	movs	r4, #0
 8015346:	e09d      	b.n	8015484 <_strtod_l+0x2ec>
 8015348:	2300      	movs	r3, #0
 801534a:	e7c5      	b.n	80152d8 <_strtod_l+0x140>
 801534c:	2d08      	cmp	r5, #8
 801534e:	bfc8      	it	gt
 8015350:	9906      	ldrgt	r1, [sp, #24]
 8015352:	f100 0001 	add.w	r0, r0, #1
 8015356:	bfca      	itet	gt
 8015358:	fb02 3301 	mlagt	r3, r2, r1, r3
 801535c:	fb02 3909 	mlale	r9, r2, r9, r3
 8015360:	9306      	strgt	r3, [sp, #24]
 8015362:	3501      	adds	r5, #1
 8015364:	9011      	str	r0, [sp, #68]	@ 0x44
 8015366:	e7bf      	b.n	80152e8 <_strtod_l+0x150>
 8015368:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801536a:	1c5a      	adds	r2, r3, #1
 801536c:	9211      	str	r2, [sp, #68]	@ 0x44
 801536e:	785a      	ldrb	r2, [r3, #1]
 8015370:	b3bd      	cbz	r5, 80153e2 <_strtod_l+0x24a>
 8015372:	4607      	mov	r7, r0
 8015374:	462b      	mov	r3, r5
 8015376:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801537a:	2909      	cmp	r1, #9
 801537c:	d912      	bls.n	80153a4 <_strtod_l+0x20c>
 801537e:	2101      	movs	r1, #1
 8015380:	e7c3      	b.n	801530a <_strtod_l+0x172>
 8015382:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015384:	1c5a      	adds	r2, r3, #1
 8015386:	9211      	str	r2, [sp, #68]	@ 0x44
 8015388:	785a      	ldrb	r2, [r3, #1]
 801538a:	3001      	adds	r0, #1
 801538c:	2a30      	cmp	r2, #48	@ 0x30
 801538e:	d0f8      	beq.n	8015382 <_strtod_l+0x1ea>
 8015390:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8015394:	2b08      	cmp	r3, #8
 8015396:	f200 847a 	bhi.w	8015c8e <_strtod_l+0xaf6>
 801539a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801539c:	930a      	str	r3, [sp, #40]	@ 0x28
 801539e:	4607      	mov	r7, r0
 80153a0:	2000      	movs	r0, #0
 80153a2:	4603      	mov	r3, r0
 80153a4:	3a30      	subs	r2, #48	@ 0x30
 80153a6:	f100 0101 	add.w	r1, r0, #1
 80153aa:	d014      	beq.n	80153d6 <_strtod_l+0x23e>
 80153ac:	440f      	add	r7, r1
 80153ae:	469c      	mov	ip, r3
 80153b0:	f04f 0e0a 	mov.w	lr, #10
 80153b4:	f10c 0401 	add.w	r4, ip, #1
 80153b8:	1ae6      	subs	r6, r4, r3
 80153ba:	42b1      	cmp	r1, r6
 80153bc:	dc13      	bgt.n	80153e6 <_strtod_l+0x24e>
 80153be:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80153c2:	1819      	adds	r1, r3, r0
 80153c4:	2908      	cmp	r1, #8
 80153c6:	f103 0301 	add.w	r3, r3, #1
 80153ca:	4403      	add	r3, r0
 80153cc:	dc19      	bgt.n	8015402 <_strtod_l+0x26a>
 80153ce:	210a      	movs	r1, #10
 80153d0:	fb01 2909 	mla	r9, r1, r9, r2
 80153d4:	2100      	movs	r1, #0
 80153d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80153d8:	1c50      	adds	r0, r2, #1
 80153da:	9011      	str	r0, [sp, #68]	@ 0x44
 80153dc:	7852      	ldrb	r2, [r2, #1]
 80153de:	4608      	mov	r0, r1
 80153e0:	e7c9      	b.n	8015376 <_strtod_l+0x1de>
 80153e2:	4628      	mov	r0, r5
 80153e4:	e7d2      	b.n	801538c <_strtod_l+0x1f4>
 80153e6:	f1bc 0f08 	cmp.w	ip, #8
 80153ea:	dc03      	bgt.n	80153f4 <_strtod_l+0x25c>
 80153ec:	fb0e f909 	mul.w	r9, lr, r9
 80153f0:	46a4      	mov	ip, r4
 80153f2:	e7df      	b.n	80153b4 <_strtod_l+0x21c>
 80153f4:	2c10      	cmp	r4, #16
 80153f6:	bfde      	ittt	le
 80153f8:	9e06      	ldrle	r6, [sp, #24]
 80153fa:	fb0e f606 	mulle.w	r6, lr, r6
 80153fe:	9606      	strle	r6, [sp, #24]
 8015400:	e7f6      	b.n	80153f0 <_strtod_l+0x258>
 8015402:	290f      	cmp	r1, #15
 8015404:	bfdf      	itttt	le
 8015406:	9806      	ldrle	r0, [sp, #24]
 8015408:	210a      	movle	r1, #10
 801540a:	fb01 2200 	mlale	r2, r1, r0, r2
 801540e:	9206      	strle	r2, [sp, #24]
 8015410:	e7e0      	b.n	80153d4 <_strtod_l+0x23c>
 8015412:	2700      	movs	r7, #0
 8015414:	2101      	movs	r1, #1
 8015416:	e77d      	b.n	8015314 <_strtod_l+0x17c>
 8015418:	f04f 0e00 	mov.w	lr, #0
 801541c:	f108 0202 	add.w	r2, r8, #2
 8015420:	9211      	str	r2, [sp, #68]	@ 0x44
 8015422:	f898 2002 	ldrb.w	r2, [r8, #2]
 8015426:	e786      	b.n	8015336 <_strtod_l+0x19e>
 8015428:	f04f 0e01 	mov.w	lr, #1
 801542c:	e7f6      	b.n	801541c <_strtod_l+0x284>
 801542e:	bf00      	nop
 8015430:	08017e44 	.word	0x08017e44
 8015434:	08017c77 	.word	0x08017c77
 8015438:	7ff00000 	.word	0x7ff00000
 801543c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801543e:	1c54      	adds	r4, r2, #1
 8015440:	9411      	str	r4, [sp, #68]	@ 0x44
 8015442:	7852      	ldrb	r2, [r2, #1]
 8015444:	2a30      	cmp	r2, #48	@ 0x30
 8015446:	d0f9      	beq.n	801543c <_strtod_l+0x2a4>
 8015448:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801544c:	2c08      	cmp	r4, #8
 801544e:	f63f af79 	bhi.w	8015344 <_strtod_l+0x1ac>
 8015452:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8015456:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015458:	9209      	str	r2, [sp, #36]	@ 0x24
 801545a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801545c:	1c54      	adds	r4, r2, #1
 801545e:	9411      	str	r4, [sp, #68]	@ 0x44
 8015460:	7852      	ldrb	r2, [r2, #1]
 8015462:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8015466:	2e09      	cmp	r6, #9
 8015468:	d937      	bls.n	80154da <_strtod_l+0x342>
 801546a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801546c:	1ba4      	subs	r4, r4, r6
 801546e:	2c08      	cmp	r4, #8
 8015470:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8015474:	dc02      	bgt.n	801547c <_strtod_l+0x2e4>
 8015476:	4564      	cmp	r4, ip
 8015478:	bfa8      	it	ge
 801547a:	4664      	movge	r4, ip
 801547c:	f1be 0f00 	cmp.w	lr, #0
 8015480:	d000      	beq.n	8015484 <_strtod_l+0x2ec>
 8015482:	4264      	negs	r4, r4
 8015484:	2b00      	cmp	r3, #0
 8015486:	d14d      	bne.n	8015524 <_strtod_l+0x38c>
 8015488:	9b07      	ldr	r3, [sp, #28]
 801548a:	4318      	orrs	r0, r3
 801548c:	f47f aebf 	bne.w	801520e <_strtod_l+0x76>
 8015490:	2900      	cmp	r1, #0
 8015492:	f47f aed8 	bne.w	8015246 <_strtod_l+0xae>
 8015496:	2a69      	cmp	r2, #105	@ 0x69
 8015498:	d027      	beq.n	80154ea <_strtod_l+0x352>
 801549a:	dc24      	bgt.n	80154e6 <_strtod_l+0x34e>
 801549c:	2a49      	cmp	r2, #73	@ 0x49
 801549e:	d024      	beq.n	80154ea <_strtod_l+0x352>
 80154a0:	2a4e      	cmp	r2, #78	@ 0x4e
 80154a2:	f47f aed0 	bne.w	8015246 <_strtod_l+0xae>
 80154a6:	4997      	ldr	r1, [pc, #604]	@ (8015704 <_strtod_l+0x56c>)
 80154a8:	a811      	add	r0, sp, #68	@ 0x44
 80154aa:	f001 fb91 	bl	8016bd0 <__match>
 80154ae:	2800      	cmp	r0, #0
 80154b0:	f43f aec9 	beq.w	8015246 <_strtod_l+0xae>
 80154b4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80154b6:	781b      	ldrb	r3, [r3, #0]
 80154b8:	2b28      	cmp	r3, #40	@ 0x28
 80154ba:	d12d      	bne.n	8015518 <_strtod_l+0x380>
 80154bc:	4992      	ldr	r1, [pc, #584]	@ (8015708 <_strtod_l+0x570>)
 80154be:	aa14      	add	r2, sp, #80	@ 0x50
 80154c0:	a811      	add	r0, sp, #68	@ 0x44
 80154c2:	f001 fb99 	bl	8016bf8 <__hexnan>
 80154c6:	2805      	cmp	r0, #5
 80154c8:	d126      	bne.n	8015518 <_strtod_l+0x380>
 80154ca:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80154cc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 80154d0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80154d4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80154d8:	e699      	b.n	801520e <_strtod_l+0x76>
 80154da:	240a      	movs	r4, #10
 80154dc:	fb04 2c0c 	mla	ip, r4, ip, r2
 80154e0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80154e4:	e7b9      	b.n	801545a <_strtod_l+0x2c2>
 80154e6:	2a6e      	cmp	r2, #110	@ 0x6e
 80154e8:	e7db      	b.n	80154a2 <_strtod_l+0x30a>
 80154ea:	4988      	ldr	r1, [pc, #544]	@ (801570c <_strtod_l+0x574>)
 80154ec:	a811      	add	r0, sp, #68	@ 0x44
 80154ee:	f001 fb6f 	bl	8016bd0 <__match>
 80154f2:	2800      	cmp	r0, #0
 80154f4:	f43f aea7 	beq.w	8015246 <_strtod_l+0xae>
 80154f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80154fa:	4985      	ldr	r1, [pc, #532]	@ (8015710 <_strtod_l+0x578>)
 80154fc:	3b01      	subs	r3, #1
 80154fe:	a811      	add	r0, sp, #68	@ 0x44
 8015500:	9311      	str	r3, [sp, #68]	@ 0x44
 8015502:	f001 fb65 	bl	8016bd0 <__match>
 8015506:	b910      	cbnz	r0, 801550e <_strtod_l+0x376>
 8015508:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801550a:	3301      	adds	r3, #1
 801550c:	9311      	str	r3, [sp, #68]	@ 0x44
 801550e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8015724 <_strtod_l+0x58c>
 8015512:	f04f 0a00 	mov.w	sl, #0
 8015516:	e67a      	b.n	801520e <_strtod_l+0x76>
 8015518:	487e      	ldr	r0, [pc, #504]	@ (8015714 <_strtod_l+0x57c>)
 801551a:	f001 f895 	bl	8016648 <nan>
 801551e:	ec5b ab10 	vmov	sl, fp, d0
 8015522:	e674      	b.n	801520e <_strtod_l+0x76>
 8015524:	ee07 9a90 	vmov	s15, r9
 8015528:	1be2      	subs	r2, r4, r7
 801552a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801552e:	2d00      	cmp	r5, #0
 8015530:	bf08      	it	eq
 8015532:	461d      	moveq	r5, r3
 8015534:	2b10      	cmp	r3, #16
 8015536:	9209      	str	r2, [sp, #36]	@ 0x24
 8015538:	461a      	mov	r2, r3
 801553a:	bfa8      	it	ge
 801553c:	2210      	movge	r2, #16
 801553e:	2b09      	cmp	r3, #9
 8015540:	ec5b ab17 	vmov	sl, fp, d7
 8015544:	dc15      	bgt.n	8015572 <_strtod_l+0x3da>
 8015546:	1be1      	subs	r1, r4, r7
 8015548:	2900      	cmp	r1, #0
 801554a:	f43f ae60 	beq.w	801520e <_strtod_l+0x76>
 801554e:	eba4 0107 	sub.w	r1, r4, r7
 8015552:	dd72      	ble.n	801563a <_strtod_l+0x4a2>
 8015554:	2916      	cmp	r1, #22
 8015556:	dc59      	bgt.n	801560c <_strtod_l+0x474>
 8015558:	4b6f      	ldr	r3, [pc, #444]	@ (8015718 <_strtod_l+0x580>)
 801555a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801555c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015560:	ed93 7b00 	vldr	d7, [r3]
 8015564:	ec4b ab16 	vmov	d6, sl, fp
 8015568:	ee27 7b06 	vmul.f64	d7, d7, d6
 801556c:	ec5b ab17 	vmov	sl, fp, d7
 8015570:	e64d      	b.n	801520e <_strtod_l+0x76>
 8015572:	4969      	ldr	r1, [pc, #420]	@ (8015718 <_strtod_l+0x580>)
 8015574:	eddd 6a06 	vldr	s13, [sp, #24]
 8015578:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801557c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8015580:	2b0f      	cmp	r3, #15
 8015582:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8015586:	eea7 6b05 	vfma.f64	d6, d7, d5
 801558a:	ec5b ab16 	vmov	sl, fp, d6
 801558e:	ddda      	ble.n	8015546 <_strtod_l+0x3ae>
 8015590:	1a9a      	subs	r2, r3, r2
 8015592:	1be1      	subs	r1, r4, r7
 8015594:	440a      	add	r2, r1
 8015596:	2a00      	cmp	r2, #0
 8015598:	f340 8094 	ble.w	80156c4 <_strtod_l+0x52c>
 801559c:	f012 000f 	ands.w	r0, r2, #15
 80155a0:	d00a      	beq.n	80155b8 <_strtod_l+0x420>
 80155a2:	495d      	ldr	r1, [pc, #372]	@ (8015718 <_strtod_l+0x580>)
 80155a4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80155a8:	ed91 7b00 	vldr	d7, [r1]
 80155ac:	ec4b ab16 	vmov	d6, sl, fp
 80155b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80155b4:	ec5b ab17 	vmov	sl, fp, d7
 80155b8:	f032 020f 	bics.w	r2, r2, #15
 80155bc:	d073      	beq.n	80156a6 <_strtod_l+0x50e>
 80155be:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 80155c2:	dd47      	ble.n	8015654 <_strtod_l+0x4bc>
 80155c4:	2400      	movs	r4, #0
 80155c6:	4625      	mov	r5, r4
 80155c8:	9407      	str	r4, [sp, #28]
 80155ca:	4626      	mov	r6, r4
 80155cc:	9a05      	ldr	r2, [sp, #20]
 80155ce:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8015724 <_strtod_l+0x58c>
 80155d2:	2322      	movs	r3, #34	@ 0x22
 80155d4:	6013      	str	r3, [r2, #0]
 80155d6:	f04f 0a00 	mov.w	sl, #0
 80155da:	9b07      	ldr	r3, [sp, #28]
 80155dc:	2b00      	cmp	r3, #0
 80155de:	f43f ae16 	beq.w	801520e <_strtod_l+0x76>
 80155e2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80155e4:	9805      	ldr	r0, [sp, #20]
 80155e6:	f7ff f955 	bl	8014894 <_Bfree>
 80155ea:	9805      	ldr	r0, [sp, #20]
 80155ec:	4631      	mov	r1, r6
 80155ee:	f7ff f951 	bl	8014894 <_Bfree>
 80155f2:	9805      	ldr	r0, [sp, #20]
 80155f4:	4629      	mov	r1, r5
 80155f6:	f7ff f94d 	bl	8014894 <_Bfree>
 80155fa:	9907      	ldr	r1, [sp, #28]
 80155fc:	9805      	ldr	r0, [sp, #20]
 80155fe:	f7ff f949 	bl	8014894 <_Bfree>
 8015602:	9805      	ldr	r0, [sp, #20]
 8015604:	4621      	mov	r1, r4
 8015606:	f7ff f945 	bl	8014894 <_Bfree>
 801560a:	e600      	b.n	801520e <_strtod_l+0x76>
 801560c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8015610:	1be0      	subs	r0, r4, r7
 8015612:	4281      	cmp	r1, r0
 8015614:	dbbc      	blt.n	8015590 <_strtod_l+0x3f8>
 8015616:	4a40      	ldr	r2, [pc, #256]	@ (8015718 <_strtod_l+0x580>)
 8015618:	f1c3 030f 	rsb	r3, r3, #15
 801561c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8015620:	ed91 7b00 	vldr	d7, [r1]
 8015624:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015626:	ec4b ab16 	vmov	d6, sl, fp
 801562a:	1acb      	subs	r3, r1, r3
 801562c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8015630:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015634:	ed92 6b00 	vldr	d6, [r2]
 8015638:	e796      	b.n	8015568 <_strtod_l+0x3d0>
 801563a:	3116      	adds	r1, #22
 801563c:	dba8      	blt.n	8015590 <_strtod_l+0x3f8>
 801563e:	4b36      	ldr	r3, [pc, #216]	@ (8015718 <_strtod_l+0x580>)
 8015640:	1b3c      	subs	r4, r7, r4
 8015642:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8015646:	ed94 7b00 	vldr	d7, [r4]
 801564a:	ec4b ab16 	vmov	d6, sl, fp
 801564e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8015652:	e78b      	b.n	801556c <_strtod_l+0x3d4>
 8015654:	2000      	movs	r0, #0
 8015656:	ec4b ab17 	vmov	d7, sl, fp
 801565a:	4e30      	ldr	r6, [pc, #192]	@ (801571c <_strtod_l+0x584>)
 801565c:	1112      	asrs	r2, r2, #4
 801565e:	4601      	mov	r1, r0
 8015660:	2a01      	cmp	r2, #1
 8015662:	dc23      	bgt.n	80156ac <_strtod_l+0x514>
 8015664:	b108      	cbz	r0, 801566a <_strtod_l+0x4d2>
 8015666:	ec5b ab17 	vmov	sl, fp, d7
 801566a:	4a2c      	ldr	r2, [pc, #176]	@ (801571c <_strtod_l+0x584>)
 801566c:	482c      	ldr	r0, [pc, #176]	@ (8015720 <_strtod_l+0x588>)
 801566e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8015672:	ed92 7b00 	vldr	d7, [r2]
 8015676:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801567a:	ec4b ab16 	vmov	d6, sl, fp
 801567e:	4a29      	ldr	r2, [pc, #164]	@ (8015724 <_strtod_l+0x58c>)
 8015680:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015684:	ee17 1a90 	vmov	r1, s15
 8015688:	400a      	ands	r2, r1
 801568a:	4282      	cmp	r2, r0
 801568c:	ec5b ab17 	vmov	sl, fp, d7
 8015690:	d898      	bhi.n	80155c4 <_strtod_l+0x42c>
 8015692:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8015696:	4282      	cmp	r2, r0
 8015698:	bf86      	itte	hi
 801569a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8015728 <_strtod_l+0x590>
 801569e:	f04f 3aff 	movhi.w	sl, #4294967295
 80156a2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 80156a6:	2200      	movs	r2, #0
 80156a8:	9206      	str	r2, [sp, #24]
 80156aa:	e076      	b.n	801579a <_strtod_l+0x602>
 80156ac:	f012 0f01 	tst.w	r2, #1
 80156b0:	d004      	beq.n	80156bc <_strtod_l+0x524>
 80156b2:	ed96 6b00 	vldr	d6, [r6]
 80156b6:	2001      	movs	r0, #1
 80156b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80156bc:	3101      	adds	r1, #1
 80156be:	1052      	asrs	r2, r2, #1
 80156c0:	3608      	adds	r6, #8
 80156c2:	e7cd      	b.n	8015660 <_strtod_l+0x4c8>
 80156c4:	d0ef      	beq.n	80156a6 <_strtod_l+0x50e>
 80156c6:	4252      	negs	r2, r2
 80156c8:	f012 000f 	ands.w	r0, r2, #15
 80156cc:	d00a      	beq.n	80156e4 <_strtod_l+0x54c>
 80156ce:	4912      	ldr	r1, [pc, #72]	@ (8015718 <_strtod_l+0x580>)
 80156d0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80156d4:	ed91 7b00 	vldr	d7, [r1]
 80156d8:	ec4b ab16 	vmov	d6, sl, fp
 80156dc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80156e0:	ec5b ab17 	vmov	sl, fp, d7
 80156e4:	1112      	asrs	r2, r2, #4
 80156e6:	d0de      	beq.n	80156a6 <_strtod_l+0x50e>
 80156e8:	2a1f      	cmp	r2, #31
 80156ea:	dd1f      	ble.n	801572c <_strtod_l+0x594>
 80156ec:	2400      	movs	r4, #0
 80156ee:	4625      	mov	r5, r4
 80156f0:	9407      	str	r4, [sp, #28]
 80156f2:	4626      	mov	r6, r4
 80156f4:	9a05      	ldr	r2, [sp, #20]
 80156f6:	2322      	movs	r3, #34	@ 0x22
 80156f8:	f04f 0a00 	mov.w	sl, #0
 80156fc:	f04f 0b00 	mov.w	fp, #0
 8015700:	6013      	str	r3, [r2, #0]
 8015702:	e76a      	b.n	80155da <_strtod_l+0x442>
 8015704:	08017b65 	.word	0x08017b65
 8015708:	08017e30 	.word	0x08017e30
 801570c:	08017b5d 	.word	0x08017b5d
 8015710:	08017b94 	.word	0x08017b94
 8015714:	08017ccd 	.word	0x08017ccd
 8015718:	08017d68 	.word	0x08017d68
 801571c:	08017d40 	.word	0x08017d40
 8015720:	7ca00000 	.word	0x7ca00000
 8015724:	7ff00000 	.word	0x7ff00000
 8015728:	7fefffff 	.word	0x7fefffff
 801572c:	f012 0110 	ands.w	r1, r2, #16
 8015730:	bf18      	it	ne
 8015732:	216a      	movne	r1, #106	@ 0x6a
 8015734:	9106      	str	r1, [sp, #24]
 8015736:	ec4b ab17 	vmov	d7, sl, fp
 801573a:	49af      	ldr	r1, [pc, #700]	@ (80159f8 <_strtod_l+0x860>)
 801573c:	2000      	movs	r0, #0
 801573e:	07d6      	lsls	r6, r2, #31
 8015740:	d504      	bpl.n	801574c <_strtod_l+0x5b4>
 8015742:	ed91 6b00 	vldr	d6, [r1]
 8015746:	2001      	movs	r0, #1
 8015748:	ee27 7b06 	vmul.f64	d7, d7, d6
 801574c:	1052      	asrs	r2, r2, #1
 801574e:	f101 0108 	add.w	r1, r1, #8
 8015752:	d1f4      	bne.n	801573e <_strtod_l+0x5a6>
 8015754:	b108      	cbz	r0, 801575a <_strtod_l+0x5c2>
 8015756:	ec5b ab17 	vmov	sl, fp, d7
 801575a:	9a06      	ldr	r2, [sp, #24]
 801575c:	b1b2      	cbz	r2, 801578c <_strtod_l+0x5f4>
 801575e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8015762:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8015766:	2a00      	cmp	r2, #0
 8015768:	4658      	mov	r0, fp
 801576a:	dd0f      	ble.n	801578c <_strtod_l+0x5f4>
 801576c:	2a1f      	cmp	r2, #31
 801576e:	dd55      	ble.n	801581c <_strtod_l+0x684>
 8015770:	2a34      	cmp	r2, #52	@ 0x34
 8015772:	bfde      	ittt	le
 8015774:	f04f 32ff 	movle.w	r2, #4294967295
 8015778:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801577c:	408a      	lslle	r2, r1
 801577e:	f04f 0a00 	mov.w	sl, #0
 8015782:	bfcc      	ite	gt
 8015784:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8015788:	ea02 0b00 	andle.w	fp, r2, r0
 801578c:	ec4b ab17 	vmov	d7, sl, fp
 8015790:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015798:	d0a8      	beq.n	80156ec <_strtod_l+0x554>
 801579a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801579c:	9805      	ldr	r0, [sp, #20]
 801579e:	f8cd 9000 	str.w	r9, [sp]
 80157a2:	462a      	mov	r2, r5
 80157a4:	f7ff f8de 	bl	8014964 <__s2b>
 80157a8:	9007      	str	r0, [sp, #28]
 80157aa:	2800      	cmp	r0, #0
 80157ac:	f43f af0a 	beq.w	80155c4 <_strtod_l+0x42c>
 80157b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80157b2:	1b3f      	subs	r7, r7, r4
 80157b4:	2b00      	cmp	r3, #0
 80157b6:	bfb4      	ite	lt
 80157b8:	463b      	movlt	r3, r7
 80157ba:	2300      	movge	r3, #0
 80157bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80157be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80157c0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 80159e8 <_strtod_l+0x850>
 80157c4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80157c8:	2400      	movs	r4, #0
 80157ca:	930d      	str	r3, [sp, #52]	@ 0x34
 80157cc:	4625      	mov	r5, r4
 80157ce:	9b07      	ldr	r3, [sp, #28]
 80157d0:	9805      	ldr	r0, [sp, #20]
 80157d2:	6859      	ldr	r1, [r3, #4]
 80157d4:	f7ff f81e 	bl	8014814 <_Balloc>
 80157d8:	4606      	mov	r6, r0
 80157da:	2800      	cmp	r0, #0
 80157dc:	f43f aef6 	beq.w	80155cc <_strtod_l+0x434>
 80157e0:	9b07      	ldr	r3, [sp, #28]
 80157e2:	691a      	ldr	r2, [r3, #16]
 80157e4:	ec4b ab19 	vmov	d9, sl, fp
 80157e8:	3202      	adds	r2, #2
 80157ea:	f103 010c 	add.w	r1, r3, #12
 80157ee:	0092      	lsls	r2, r2, #2
 80157f0:	300c      	adds	r0, #12
 80157f2:	f7fe f914 	bl	8013a1e <memcpy>
 80157f6:	eeb0 0b49 	vmov.f64	d0, d9
 80157fa:	9805      	ldr	r0, [sp, #20]
 80157fc:	aa14      	add	r2, sp, #80	@ 0x50
 80157fe:	a913      	add	r1, sp, #76	@ 0x4c
 8015800:	f7ff fbe4 	bl	8014fcc <__d2b>
 8015804:	9012      	str	r0, [sp, #72]	@ 0x48
 8015806:	2800      	cmp	r0, #0
 8015808:	f43f aee0 	beq.w	80155cc <_strtod_l+0x434>
 801580c:	9805      	ldr	r0, [sp, #20]
 801580e:	2101      	movs	r1, #1
 8015810:	f7ff f93e 	bl	8014a90 <__i2b>
 8015814:	4605      	mov	r5, r0
 8015816:	b940      	cbnz	r0, 801582a <_strtod_l+0x692>
 8015818:	2500      	movs	r5, #0
 801581a:	e6d7      	b.n	80155cc <_strtod_l+0x434>
 801581c:	f04f 31ff 	mov.w	r1, #4294967295
 8015820:	fa01 f202 	lsl.w	r2, r1, r2
 8015824:	ea02 0a0a 	and.w	sl, r2, sl
 8015828:	e7b0      	b.n	801578c <_strtod_l+0x5f4>
 801582a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801582c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801582e:	2f00      	cmp	r7, #0
 8015830:	bfab      	itete	ge
 8015832:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8015834:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8015836:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801583a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801583e:	bfac      	ite	ge
 8015840:	eb07 0903 	addge.w	r9, r7, r3
 8015844:	eba3 0807 	sublt.w	r8, r3, r7
 8015848:	9b06      	ldr	r3, [sp, #24]
 801584a:	1aff      	subs	r7, r7, r3
 801584c:	4417      	add	r7, r2
 801584e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8015852:	4a6a      	ldr	r2, [pc, #424]	@ (80159fc <_strtod_l+0x864>)
 8015854:	3f01      	subs	r7, #1
 8015856:	4297      	cmp	r7, r2
 8015858:	da51      	bge.n	80158fe <_strtod_l+0x766>
 801585a:	1bd1      	subs	r1, r2, r7
 801585c:	291f      	cmp	r1, #31
 801585e:	eba3 0301 	sub.w	r3, r3, r1
 8015862:	f04f 0201 	mov.w	r2, #1
 8015866:	dc3e      	bgt.n	80158e6 <_strtod_l+0x74e>
 8015868:	408a      	lsls	r2, r1
 801586a:	920c      	str	r2, [sp, #48]	@ 0x30
 801586c:	2200      	movs	r2, #0
 801586e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8015870:	eb09 0703 	add.w	r7, r9, r3
 8015874:	4498      	add	r8, r3
 8015876:	9b06      	ldr	r3, [sp, #24]
 8015878:	45b9      	cmp	r9, r7
 801587a:	4498      	add	r8, r3
 801587c:	464b      	mov	r3, r9
 801587e:	bfa8      	it	ge
 8015880:	463b      	movge	r3, r7
 8015882:	4543      	cmp	r3, r8
 8015884:	bfa8      	it	ge
 8015886:	4643      	movge	r3, r8
 8015888:	2b00      	cmp	r3, #0
 801588a:	bfc2      	ittt	gt
 801588c:	1aff      	subgt	r7, r7, r3
 801588e:	eba8 0803 	subgt.w	r8, r8, r3
 8015892:	eba9 0903 	subgt.w	r9, r9, r3
 8015896:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015898:	2b00      	cmp	r3, #0
 801589a:	dd16      	ble.n	80158ca <_strtod_l+0x732>
 801589c:	4629      	mov	r1, r5
 801589e:	9805      	ldr	r0, [sp, #20]
 80158a0:	461a      	mov	r2, r3
 80158a2:	f7ff f9ad 	bl	8014c00 <__pow5mult>
 80158a6:	4605      	mov	r5, r0
 80158a8:	2800      	cmp	r0, #0
 80158aa:	d0b5      	beq.n	8015818 <_strtod_l+0x680>
 80158ac:	4601      	mov	r1, r0
 80158ae:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80158b0:	9805      	ldr	r0, [sp, #20]
 80158b2:	f7ff f903 	bl	8014abc <__multiply>
 80158b6:	900f      	str	r0, [sp, #60]	@ 0x3c
 80158b8:	2800      	cmp	r0, #0
 80158ba:	f43f ae87 	beq.w	80155cc <_strtod_l+0x434>
 80158be:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80158c0:	9805      	ldr	r0, [sp, #20]
 80158c2:	f7fe ffe7 	bl	8014894 <_Bfree>
 80158c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80158c8:	9312      	str	r3, [sp, #72]	@ 0x48
 80158ca:	2f00      	cmp	r7, #0
 80158cc:	dc1b      	bgt.n	8015906 <_strtod_l+0x76e>
 80158ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	dd21      	ble.n	8015918 <_strtod_l+0x780>
 80158d4:	4631      	mov	r1, r6
 80158d6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80158d8:	9805      	ldr	r0, [sp, #20]
 80158da:	f7ff f991 	bl	8014c00 <__pow5mult>
 80158de:	4606      	mov	r6, r0
 80158e0:	b9d0      	cbnz	r0, 8015918 <_strtod_l+0x780>
 80158e2:	2600      	movs	r6, #0
 80158e4:	e672      	b.n	80155cc <_strtod_l+0x434>
 80158e6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80158ea:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80158ee:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80158f2:	37e2      	adds	r7, #226	@ 0xe2
 80158f4:	fa02 f107 	lsl.w	r1, r2, r7
 80158f8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80158fa:	920c      	str	r2, [sp, #48]	@ 0x30
 80158fc:	e7b8      	b.n	8015870 <_strtod_l+0x6d8>
 80158fe:	2200      	movs	r2, #0
 8015900:	920b      	str	r2, [sp, #44]	@ 0x2c
 8015902:	2201      	movs	r2, #1
 8015904:	e7f9      	b.n	80158fa <_strtod_l+0x762>
 8015906:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8015908:	9805      	ldr	r0, [sp, #20]
 801590a:	463a      	mov	r2, r7
 801590c:	f7ff f9d2 	bl	8014cb4 <__lshift>
 8015910:	9012      	str	r0, [sp, #72]	@ 0x48
 8015912:	2800      	cmp	r0, #0
 8015914:	d1db      	bne.n	80158ce <_strtod_l+0x736>
 8015916:	e659      	b.n	80155cc <_strtod_l+0x434>
 8015918:	f1b8 0f00 	cmp.w	r8, #0
 801591c:	dd07      	ble.n	801592e <_strtod_l+0x796>
 801591e:	4631      	mov	r1, r6
 8015920:	9805      	ldr	r0, [sp, #20]
 8015922:	4642      	mov	r2, r8
 8015924:	f7ff f9c6 	bl	8014cb4 <__lshift>
 8015928:	4606      	mov	r6, r0
 801592a:	2800      	cmp	r0, #0
 801592c:	d0d9      	beq.n	80158e2 <_strtod_l+0x74a>
 801592e:	f1b9 0f00 	cmp.w	r9, #0
 8015932:	dd08      	ble.n	8015946 <_strtod_l+0x7ae>
 8015934:	4629      	mov	r1, r5
 8015936:	9805      	ldr	r0, [sp, #20]
 8015938:	464a      	mov	r2, r9
 801593a:	f7ff f9bb 	bl	8014cb4 <__lshift>
 801593e:	4605      	mov	r5, r0
 8015940:	2800      	cmp	r0, #0
 8015942:	f43f ae43 	beq.w	80155cc <_strtod_l+0x434>
 8015946:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8015948:	9805      	ldr	r0, [sp, #20]
 801594a:	4632      	mov	r2, r6
 801594c:	f7ff fa3a 	bl	8014dc4 <__mdiff>
 8015950:	4604      	mov	r4, r0
 8015952:	2800      	cmp	r0, #0
 8015954:	f43f ae3a 	beq.w	80155cc <_strtod_l+0x434>
 8015958:	2300      	movs	r3, #0
 801595a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801595e:	60c3      	str	r3, [r0, #12]
 8015960:	4629      	mov	r1, r5
 8015962:	f7ff fa13 	bl	8014d8c <__mcmp>
 8015966:	2800      	cmp	r0, #0
 8015968:	da4c      	bge.n	8015a04 <_strtod_l+0x86c>
 801596a:	ea58 080a 	orrs.w	r8, r8, sl
 801596e:	d172      	bne.n	8015a56 <_strtod_l+0x8be>
 8015970:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015974:	2b00      	cmp	r3, #0
 8015976:	d16e      	bne.n	8015a56 <_strtod_l+0x8be>
 8015978:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801597c:	0d1b      	lsrs	r3, r3, #20
 801597e:	051b      	lsls	r3, r3, #20
 8015980:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8015984:	d967      	bls.n	8015a56 <_strtod_l+0x8be>
 8015986:	6963      	ldr	r3, [r4, #20]
 8015988:	b913      	cbnz	r3, 8015990 <_strtod_l+0x7f8>
 801598a:	6923      	ldr	r3, [r4, #16]
 801598c:	2b01      	cmp	r3, #1
 801598e:	dd62      	ble.n	8015a56 <_strtod_l+0x8be>
 8015990:	4621      	mov	r1, r4
 8015992:	2201      	movs	r2, #1
 8015994:	9805      	ldr	r0, [sp, #20]
 8015996:	f7ff f98d 	bl	8014cb4 <__lshift>
 801599a:	4629      	mov	r1, r5
 801599c:	4604      	mov	r4, r0
 801599e:	f7ff f9f5 	bl	8014d8c <__mcmp>
 80159a2:	2800      	cmp	r0, #0
 80159a4:	dd57      	ble.n	8015a56 <_strtod_l+0x8be>
 80159a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80159aa:	9a06      	ldr	r2, [sp, #24]
 80159ac:	0d1b      	lsrs	r3, r3, #20
 80159ae:	051b      	lsls	r3, r3, #20
 80159b0:	2a00      	cmp	r2, #0
 80159b2:	d06e      	beq.n	8015a92 <_strtod_l+0x8fa>
 80159b4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80159b8:	d86b      	bhi.n	8015a92 <_strtod_l+0x8fa>
 80159ba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80159be:	f67f ae99 	bls.w	80156f4 <_strtod_l+0x55c>
 80159c2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80159f0 <_strtod_l+0x858>
 80159c6:	ec4b ab16 	vmov	d6, sl, fp
 80159ca:	4b0d      	ldr	r3, [pc, #52]	@ (8015a00 <_strtod_l+0x868>)
 80159cc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80159d0:	ee17 2a90 	vmov	r2, s15
 80159d4:	4013      	ands	r3, r2
 80159d6:	ec5b ab17 	vmov	sl, fp, d7
 80159da:	2b00      	cmp	r3, #0
 80159dc:	f47f ae01 	bne.w	80155e2 <_strtod_l+0x44a>
 80159e0:	9a05      	ldr	r2, [sp, #20]
 80159e2:	2322      	movs	r3, #34	@ 0x22
 80159e4:	6013      	str	r3, [r2, #0]
 80159e6:	e5fc      	b.n	80155e2 <_strtod_l+0x44a>
 80159e8:	ffc00000 	.word	0xffc00000
 80159ec:	41dfffff 	.word	0x41dfffff
 80159f0:	00000000 	.word	0x00000000
 80159f4:	39500000 	.word	0x39500000
 80159f8:	08017e58 	.word	0x08017e58
 80159fc:	fffffc02 	.word	0xfffffc02
 8015a00:	7ff00000 	.word	0x7ff00000
 8015a04:	46d9      	mov	r9, fp
 8015a06:	d15d      	bne.n	8015ac4 <_strtod_l+0x92c>
 8015a08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015a0c:	f1b8 0f00 	cmp.w	r8, #0
 8015a10:	d02a      	beq.n	8015a68 <_strtod_l+0x8d0>
 8015a12:	4aa9      	ldr	r2, [pc, #676]	@ (8015cb8 <_strtod_l+0xb20>)
 8015a14:	4293      	cmp	r3, r2
 8015a16:	d12a      	bne.n	8015a6e <_strtod_l+0x8d6>
 8015a18:	9b06      	ldr	r3, [sp, #24]
 8015a1a:	4652      	mov	r2, sl
 8015a1c:	b1fb      	cbz	r3, 8015a5e <_strtod_l+0x8c6>
 8015a1e:	4ba7      	ldr	r3, [pc, #668]	@ (8015cbc <_strtod_l+0xb24>)
 8015a20:	ea0b 0303 	and.w	r3, fp, r3
 8015a24:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8015a28:	f04f 31ff 	mov.w	r1, #4294967295
 8015a2c:	d81a      	bhi.n	8015a64 <_strtod_l+0x8cc>
 8015a2e:	0d1b      	lsrs	r3, r3, #20
 8015a30:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8015a34:	fa01 f303 	lsl.w	r3, r1, r3
 8015a38:	429a      	cmp	r2, r3
 8015a3a:	d118      	bne.n	8015a6e <_strtod_l+0x8d6>
 8015a3c:	4ba0      	ldr	r3, [pc, #640]	@ (8015cc0 <_strtod_l+0xb28>)
 8015a3e:	4599      	cmp	r9, r3
 8015a40:	d102      	bne.n	8015a48 <_strtod_l+0x8b0>
 8015a42:	3201      	adds	r2, #1
 8015a44:	f43f adc2 	beq.w	80155cc <_strtod_l+0x434>
 8015a48:	4b9c      	ldr	r3, [pc, #624]	@ (8015cbc <_strtod_l+0xb24>)
 8015a4a:	ea09 0303 	and.w	r3, r9, r3
 8015a4e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8015a52:	f04f 0a00 	mov.w	sl, #0
 8015a56:	9b06      	ldr	r3, [sp, #24]
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	d1b2      	bne.n	80159c2 <_strtod_l+0x82a>
 8015a5c:	e5c1      	b.n	80155e2 <_strtod_l+0x44a>
 8015a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8015a62:	e7e9      	b.n	8015a38 <_strtod_l+0x8a0>
 8015a64:	460b      	mov	r3, r1
 8015a66:	e7e7      	b.n	8015a38 <_strtod_l+0x8a0>
 8015a68:	ea53 030a 	orrs.w	r3, r3, sl
 8015a6c:	d09b      	beq.n	80159a6 <_strtod_l+0x80e>
 8015a6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015a70:	b1c3      	cbz	r3, 8015aa4 <_strtod_l+0x90c>
 8015a72:	ea13 0f09 	tst.w	r3, r9
 8015a76:	d0ee      	beq.n	8015a56 <_strtod_l+0x8be>
 8015a78:	9a06      	ldr	r2, [sp, #24]
 8015a7a:	4650      	mov	r0, sl
 8015a7c:	4659      	mov	r1, fp
 8015a7e:	f1b8 0f00 	cmp.w	r8, #0
 8015a82:	d013      	beq.n	8015aac <_strtod_l+0x914>
 8015a84:	f7ff fb6d 	bl	8015162 <sulp>
 8015a88:	ee39 7b00 	vadd.f64	d7, d9, d0
 8015a8c:	ec5b ab17 	vmov	sl, fp, d7
 8015a90:	e7e1      	b.n	8015a56 <_strtod_l+0x8be>
 8015a92:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8015a96:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8015a9a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8015a9e:	f04f 3aff 	mov.w	sl, #4294967295
 8015aa2:	e7d8      	b.n	8015a56 <_strtod_l+0x8be>
 8015aa4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015aa6:	ea13 0f0a 	tst.w	r3, sl
 8015aaa:	e7e4      	b.n	8015a76 <_strtod_l+0x8de>
 8015aac:	f7ff fb59 	bl	8015162 <sulp>
 8015ab0:	ee39 0b40 	vsub.f64	d0, d9, d0
 8015ab4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8015ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015abc:	ec5b ab10 	vmov	sl, fp, d0
 8015ac0:	d1c9      	bne.n	8015a56 <_strtod_l+0x8be>
 8015ac2:	e617      	b.n	80156f4 <_strtod_l+0x55c>
 8015ac4:	4629      	mov	r1, r5
 8015ac6:	4620      	mov	r0, r4
 8015ac8:	f7ff fad8 	bl	801507c <__ratio>
 8015acc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8015ad0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8015ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ad8:	d85d      	bhi.n	8015b96 <_strtod_l+0x9fe>
 8015ada:	f1b8 0f00 	cmp.w	r8, #0
 8015ade:	d164      	bne.n	8015baa <_strtod_l+0xa12>
 8015ae0:	f1ba 0f00 	cmp.w	sl, #0
 8015ae4:	d14b      	bne.n	8015b7e <_strtod_l+0x9e6>
 8015ae6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015aea:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	d160      	bne.n	8015bb4 <_strtod_l+0xa1c>
 8015af2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8015af6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8015afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015afe:	d401      	bmi.n	8015b04 <_strtod_l+0x96c>
 8015b00:	ee20 8b08 	vmul.f64	d8, d0, d8
 8015b04:	eeb1 ab48 	vneg.f64	d10, d8
 8015b08:	486c      	ldr	r0, [pc, #432]	@ (8015cbc <_strtod_l+0xb24>)
 8015b0a:	496e      	ldr	r1, [pc, #440]	@ (8015cc4 <_strtod_l+0xb2c>)
 8015b0c:	ea09 0700 	and.w	r7, r9, r0
 8015b10:	428f      	cmp	r7, r1
 8015b12:	ec53 2b1a 	vmov	r2, r3, d10
 8015b16:	d17d      	bne.n	8015c14 <_strtod_l+0xa7c>
 8015b18:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8015b1c:	ec4b ab1c 	vmov	d12, sl, fp
 8015b20:	eeb0 0b4c 	vmov.f64	d0, d12
 8015b24:	f7ff f9e2 	bl	8014eec <__ulp>
 8015b28:	4864      	ldr	r0, [pc, #400]	@ (8015cbc <_strtod_l+0xb24>)
 8015b2a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8015b2e:	ee1c 3a90 	vmov	r3, s25
 8015b32:	4a65      	ldr	r2, [pc, #404]	@ (8015cc8 <_strtod_l+0xb30>)
 8015b34:	ea03 0100 	and.w	r1, r3, r0
 8015b38:	4291      	cmp	r1, r2
 8015b3a:	ec5b ab1c 	vmov	sl, fp, d12
 8015b3e:	d93c      	bls.n	8015bba <_strtod_l+0xa22>
 8015b40:	ee19 2a90 	vmov	r2, s19
 8015b44:	4b5e      	ldr	r3, [pc, #376]	@ (8015cc0 <_strtod_l+0xb28>)
 8015b46:	429a      	cmp	r2, r3
 8015b48:	d104      	bne.n	8015b54 <_strtod_l+0x9bc>
 8015b4a:	ee19 3a10 	vmov	r3, s18
 8015b4e:	3301      	adds	r3, #1
 8015b50:	f43f ad3c 	beq.w	80155cc <_strtod_l+0x434>
 8015b54:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8015cc0 <_strtod_l+0xb28>
 8015b58:	f04f 3aff 	mov.w	sl, #4294967295
 8015b5c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8015b5e:	9805      	ldr	r0, [sp, #20]
 8015b60:	f7fe fe98 	bl	8014894 <_Bfree>
 8015b64:	9805      	ldr	r0, [sp, #20]
 8015b66:	4631      	mov	r1, r6
 8015b68:	f7fe fe94 	bl	8014894 <_Bfree>
 8015b6c:	9805      	ldr	r0, [sp, #20]
 8015b6e:	4629      	mov	r1, r5
 8015b70:	f7fe fe90 	bl	8014894 <_Bfree>
 8015b74:	9805      	ldr	r0, [sp, #20]
 8015b76:	4621      	mov	r1, r4
 8015b78:	f7fe fe8c 	bl	8014894 <_Bfree>
 8015b7c:	e627      	b.n	80157ce <_strtod_l+0x636>
 8015b7e:	f1ba 0f01 	cmp.w	sl, #1
 8015b82:	d103      	bne.n	8015b8c <_strtod_l+0x9f4>
 8015b84:	f1bb 0f00 	cmp.w	fp, #0
 8015b88:	f43f adb4 	beq.w	80156f4 <_strtod_l+0x55c>
 8015b8c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8015b90:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8015b94:	e7b8      	b.n	8015b08 <_strtod_l+0x970>
 8015b96:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8015b9a:	ee20 8b08 	vmul.f64	d8, d0, d8
 8015b9e:	f1b8 0f00 	cmp.w	r8, #0
 8015ba2:	d0af      	beq.n	8015b04 <_strtod_l+0x96c>
 8015ba4:	eeb0 ab48 	vmov.f64	d10, d8
 8015ba8:	e7ae      	b.n	8015b08 <_strtod_l+0x970>
 8015baa:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8015bae:	eeb0 8b4a 	vmov.f64	d8, d10
 8015bb2:	e7a9      	b.n	8015b08 <_strtod_l+0x970>
 8015bb4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8015bb8:	e7a6      	b.n	8015b08 <_strtod_l+0x970>
 8015bba:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8015bbe:	9b06      	ldr	r3, [sp, #24]
 8015bc0:	46d9      	mov	r9, fp
 8015bc2:	2b00      	cmp	r3, #0
 8015bc4:	d1ca      	bne.n	8015b5c <_strtod_l+0x9c4>
 8015bc6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015bca:	0d1b      	lsrs	r3, r3, #20
 8015bcc:	051b      	lsls	r3, r3, #20
 8015bce:	429f      	cmp	r7, r3
 8015bd0:	d1c4      	bne.n	8015b5c <_strtod_l+0x9c4>
 8015bd2:	ec51 0b18 	vmov	r0, r1, d8
 8015bd6:	f7ea fdaf 	bl	8000738 <__aeabi_d2lz>
 8015bda:	f7ea fd67 	bl	80006ac <__aeabi_l2d>
 8015bde:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8015be2:	ec41 0b17 	vmov	d7, r0, r1
 8015be6:	ea49 090a 	orr.w	r9, r9, sl
 8015bea:	ea59 0908 	orrs.w	r9, r9, r8
 8015bee:	ee38 8b47 	vsub.f64	d8, d8, d7
 8015bf2:	d03c      	beq.n	8015c6e <_strtod_l+0xad6>
 8015bf4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8015ca0 <_strtod_l+0xb08>
 8015bf8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8015bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c00:	f53f acef 	bmi.w	80155e2 <_strtod_l+0x44a>
 8015c04:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8015ca8 <_strtod_l+0xb10>
 8015c08:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8015c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c10:	dda4      	ble.n	8015b5c <_strtod_l+0x9c4>
 8015c12:	e4e6      	b.n	80155e2 <_strtod_l+0x44a>
 8015c14:	9906      	ldr	r1, [sp, #24]
 8015c16:	b1e1      	cbz	r1, 8015c52 <_strtod_l+0xaba>
 8015c18:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8015c1c:	d819      	bhi.n	8015c52 <_strtod_l+0xaba>
 8015c1e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8015c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c26:	d811      	bhi.n	8015c4c <_strtod_l+0xab4>
 8015c28:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8015c2c:	ee18 3a10 	vmov	r3, s16
 8015c30:	2b01      	cmp	r3, #1
 8015c32:	bf38      	it	cc
 8015c34:	2301      	movcc	r3, #1
 8015c36:	ee08 3a10 	vmov	s16, r3
 8015c3a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8015c3e:	f1b8 0f00 	cmp.w	r8, #0
 8015c42:	d111      	bne.n	8015c68 <_strtod_l+0xad0>
 8015c44:	eeb1 7b48 	vneg.f64	d7, d8
 8015c48:	ec53 2b17 	vmov	r2, r3, d7
 8015c4c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8015c50:	1bcb      	subs	r3, r1, r7
 8015c52:	eeb0 0b49 	vmov.f64	d0, d9
 8015c56:	ec43 2b1a 	vmov	d10, r2, r3
 8015c5a:	f7ff f947 	bl	8014eec <__ulp>
 8015c5e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8015c62:	ec5b ab19 	vmov	sl, fp, d9
 8015c66:	e7aa      	b.n	8015bbe <_strtod_l+0xa26>
 8015c68:	eeb0 7b48 	vmov.f64	d7, d8
 8015c6c:	e7ec      	b.n	8015c48 <_strtod_l+0xab0>
 8015c6e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8015cb0 <_strtod_l+0xb18>
 8015c72:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8015c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c7a:	f57f af6f 	bpl.w	8015b5c <_strtod_l+0x9c4>
 8015c7e:	e4b0      	b.n	80155e2 <_strtod_l+0x44a>
 8015c80:	2300      	movs	r3, #0
 8015c82:	9308      	str	r3, [sp, #32]
 8015c84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015c86:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015c88:	6013      	str	r3, [r2, #0]
 8015c8a:	f7ff bac4 	b.w	8015216 <_strtod_l+0x7e>
 8015c8e:	2a65      	cmp	r2, #101	@ 0x65
 8015c90:	f43f abbf 	beq.w	8015412 <_strtod_l+0x27a>
 8015c94:	2a45      	cmp	r2, #69	@ 0x45
 8015c96:	f43f abbc 	beq.w	8015412 <_strtod_l+0x27a>
 8015c9a:	2101      	movs	r1, #1
 8015c9c:	f7ff bbf4 	b.w	8015488 <_strtod_l+0x2f0>
 8015ca0:	94a03595 	.word	0x94a03595
 8015ca4:	3fdfffff 	.word	0x3fdfffff
 8015ca8:	35afe535 	.word	0x35afe535
 8015cac:	3fe00000 	.word	0x3fe00000
 8015cb0:	94a03595 	.word	0x94a03595
 8015cb4:	3fcfffff 	.word	0x3fcfffff
 8015cb8:	000fffff 	.word	0x000fffff
 8015cbc:	7ff00000 	.word	0x7ff00000
 8015cc0:	7fefffff 	.word	0x7fefffff
 8015cc4:	7fe00000 	.word	0x7fe00000
 8015cc8:	7c9fffff 	.word	0x7c9fffff

08015ccc <_strtod_r>:
 8015ccc:	4b01      	ldr	r3, [pc, #4]	@ (8015cd4 <_strtod_r+0x8>)
 8015cce:	f7ff ba63 	b.w	8015198 <_strtod_l>
 8015cd2:	bf00      	nop
 8015cd4:	24000098 	.word	0x24000098

08015cd8 <_strtol_l.isra.0>:
 8015cd8:	2b24      	cmp	r3, #36	@ 0x24
 8015cda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015cde:	4686      	mov	lr, r0
 8015ce0:	4690      	mov	r8, r2
 8015ce2:	d801      	bhi.n	8015ce8 <_strtol_l.isra.0+0x10>
 8015ce4:	2b01      	cmp	r3, #1
 8015ce6:	d106      	bne.n	8015cf6 <_strtol_l.isra.0+0x1e>
 8015ce8:	f7fd fe6c 	bl	80139c4 <__errno>
 8015cec:	2316      	movs	r3, #22
 8015cee:	6003      	str	r3, [r0, #0]
 8015cf0:	2000      	movs	r0, #0
 8015cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015cf6:	4834      	ldr	r0, [pc, #208]	@ (8015dc8 <_strtol_l.isra.0+0xf0>)
 8015cf8:	460d      	mov	r5, r1
 8015cfa:	462a      	mov	r2, r5
 8015cfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015d00:	5d06      	ldrb	r6, [r0, r4]
 8015d02:	f016 0608 	ands.w	r6, r6, #8
 8015d06:	d1f8      	bne.n	8015cfa <_strtol_l.isra.0+0x22>
 8015d08:	2c2d      	cmp	r4, #45	@ 0x2d
 8015d0a:	d110      	bne.n	8015d2e <_strtol_l.isra.0+0x56>
 8015d0c:	782c      	ldrb	r4, [r5, #0]
 8015d0e:	2601      	movs	r6, #1
 8015d10:	1c95      	adds	r5, r2, #2
 8015d12:	f033 0210 	bics.w	r2, r3, #16
 8015d16:	d115      	bne.n	8015d44 <_strtol_l.isra.0+0x6c>
 8015d18:	2c30      	cmp	r4, #48	@ 0x30
 8015d1a:	d10d      	bne.n	8015d38 <_strtol_l.isra.0+0x60>
 8015d1c:	782a      	ldrb	r2, [r5, #0]
 8015d1e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015d22:	2a58      	cmp	r2, #88	@ 0x58
 8015d24:	d108      	bne.n	8015d38 <_strtol_l.isra.0+0x60>
 8015d26:	786c      	ldrb	r4, [r5, #1]
 8015d28:	3502      	adds	r5, #2
 8015d2a:	2310      	movs	r3, #16
 8015d2c:	e00a      	b.n	8015d44 <_strtol_l.isra.0+0x6c>
 8015d2e:	2c2b      	cmp	r4, #43	@ 0x2b
 8015d30:	bf04      	itt	eq
 8015d32:	782c      	ldrbeq	r4, [r5, #0]
 8015d34:	1c95      	addeq	r5, r2, #2
 8015d36:	e7ec      	b.n	8015d12 <_strtol_l.isra.0+0x3a>
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d1f6      	bne.n	8015d2a <_strtol_l.isra.0+0x52>
 8015d3c:	2c30      	cmp	r4, #48	@ 0x30
 8015d3e:	bf14      	ite	ne
 8015d40:	230a      	movne	r3, #10
 8015d42:	2308      	moveq	r3, #8
 8015d44:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8015d48:	f10c 3cff 	add.w	ip, ip, #4294967295
 8015d4c:	2200      	movs	r2, #0
 8015d4e:	fbbc f9f3 	udiv	r9, ip, r3
 8015d52:	4610      	mov	r0, r2
 8015d54:	fb03 ca19 	mls	sl, r3, r9, ip
 8015d58:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8015d5c:	2f09      	cmp	r7, #9
 8015d5e:	d80f      	bhi.n	8015d80 <_strtol_l.isra.0+0xa8>
 8015d60:	463c      	mov	r4, r7
 8015d62:	42a3      	cmp	r3, r4
 8015d64:	dd1b      	ble.n	8015d9e <_strtol_l.isra.0+0xc6>
 8015d66:	1c57      	adds	r7, r2, #1
 8015d68:	d007      	beq.n	8015d7a <_strtol_l.isra.0+0xa2>
 8015d6a:	4581      	cmp	r9, r0
 8015d6c:	d314      	bcc.n	8015d98 <_strtol_l.isra.0+0xc0>
 8015d6e:	d101      	bne.n	8015d74 <_strtol_l.isra.0+0x9c>
 8015d70:	45a2      	cmp	sl, r4
 8015d72:	db11      	blt.n	8015d98 <_strtol_l.isra.0+0xc0>
 8015d74:	fb00 4003 	mla	r0, r0, r3, r4
 8015d78:	2201      	movs	r2, #1
 8015d7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015d7e:	e7eb      	b.n	8015d58 <_strtol_l.isra.0+0x80>
 8015d80:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8015d84:	2f19      	cmp	r7, #25
 8015d86:	d801      	bhi.n	8015d8c <_strtol_l.isra.0+0xb4>
 8015d88:	3c37      	subs	r4, #55	@ 0x37
 8015d8a:	e7ea      	b.n	8015d62 <_strtol_l.isra.0+0x8a>
 8015d8c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8015d90:	2f19      	cmp	r7, #25
 8015d92:	d804      	bhi.n	8015d9e <_strtol_l.isra.0+0xc6>
 8015d94:	3c57      	subs	r4, #87	@ 0x57
 8015d96:	e7e4      	b.n	8015d62 <_strtol_l.isra.0+0x8a>
 8015d98:	f04f 32ff 	mov.w	r2, #4294967295
 8015d9c:	e7ed      	b.n	8015d7a <_strtol_l.isra.0+0xa2>
 8015d9e:	1c53      	adds	r3, r2, #1
 8015da0:	d108      	bne.n	8015db4 <_strtol_l.isra.0+0xdc>
 8015da2:	2322      	movs	r3, #34	@ 0x22
 8015da4:	f8ce 3000 	str.w	r3, [lr]
 8015da8:	4660      	mov	r0, ip
 8015daa:	f1b8 0f00 	cmp.w	r8, #0
 8015dae:	d0a0      	beq.n	8015cf2 <_strtol_l.isra.0+0x1a>
 8015db0:	1e69      	subs	r1, r5, #1
 8015db2:	e006      	b.n	8015dc2 <_strtol_l.isra.0+0xea>
 8015db4:	b106      	cbz	r6, 8015db8 <_strtol_l.isra.0+0xe0>
 8015db6:	4240      	negs	r0, r0
 8015db8:	f1b8 0f00 	cmp.w	r8, #0
 8015dbc:	d099      	beq.n	8015cf2 <_strtol_l.isra.0+0x1a>
 8015dbe:	2a00      	cmp	r2, #0
 8015dc0:	d1f6      	bne.n	8015db0 <_strtol_l.isra.0+0xd8>
 8015dc2:	f8c8 1000 	str.w	r1, [r8]
 8015dc6:	e794      	b.n	8015cf2 <_strtol_l.isra.0+0x1a>
 8015dc8:	08017e81 	.word	0x08017e81

08015dcc <_strtol_r>:
 8015dcc:	f7ff bf84 	b.w	8015cd8 <_strtol_l.isra.0>

08015dd0 <__ssputs_r>:
 8015dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015dd4:	688e      	ldr	r6, [r1, #8]
 8015dd6:	461f      	mov	r7, r3
 8015dd8:	42be      	cmp	r6, r7
 8015dda:	680b      	ldr	r3, [r1, #0]
 8015ddc:	4682      	mov	sl, r0
 8015dde:	460c      	mov	r4, r1
 8015de0:	4690      	mov	r8, r2
 8015de2:	d82d      	bhi.n	8015e40 <__ssputs_r+0x70>
 8015de4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015de8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015dec:	d026      	beq.n	8015e3c <__ssputs_r+0x6c>
 8015dee:	6965      	ldr	r5, [r4, #20]
 8015df0:	6909      	ldr	r1, [r1, #16]
 8015df2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015df6:	eba3 0901 	sub.w	r9, r3, r1
 8015dfa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015dfe:	1c7b      	adds	r3, r7, #1
 8015e00:	444b      	add	r3, r9
 8015e02:	106d      	asrs	r5, r5, #1
 8015e04:	429d      	cmp	r5, r3
 8015e06:	bf38      	it	cc
 8015e08:	461d      	movcc	r5, r3
 8015e0a:	0553      	lsls	r3, r2, #21
 8015e0c:	d527      	bpl.n	8015e5e <__ssputs_r+0x8e>
 8015e0e:	4629      	mov	r1, r5
 8015e10:	f7fe fc74 	bl	80146fc <_malloc_r>
 8015e14:	4606      	mov	r6, r0
 8015e16:	b360      	cbz	r0, 8015e72 <__ssputs_r+0xa2>
 8015e18:	6921      	ldr	r1, [r4, #16]
 8015e1a:	464a      	mov	r2, r9
 8015e1c:	f7fd fdff 	bl	8013a1e <memcpy>
 8015e20:	89a3      	ldrh	r3, [r4, #12]
 8015e22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015e26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015e2a:	81a3      	strh	r3, [r4, #12]
 8015e2c:	6126      	str	r6, [r4, #16]
 8015e2e:	6165      	str	r5, [r4, #20]
 8015e30:	444e      	add	r6, r9
 8015e32:	eba5 0509 	sub.w	r5, r5, r9
 8015e36:	6026      	str	r6, [r4, #0]
 8015e38:	60a5      	str	r5, [r4, #8]
 8015e3a:	463e      	mov	r6, r7
 8015e3c:	42be      	cmp	r6, r7
 8015e3e:	d900      	bls.n	8015e42 <__ssputs_r+0x72>
 8015e40:	463e      	mov	r6, r7
 8015e42:	6820      	ldr	r0, [r4, #0]
 8015e44:	4632      	mov	r2, r6
 8015e46:	4641      	mov	r1, r8
 8015e48:	f000 fb9e 	bl	8016588 <memmove>
 8015e4c:	68a3      	ldr	r3, [r4, #8]
 8015e4e:	1b9b      	subs	r3, r3, r6
 8015e50:	60a3      	str	r3, [r4, #8]
 8015e52:	6823      	ldr	r3, [r4, #0]
 8015e54:	4433      	add	r3, r6
 8015e56:	6023      	str	r3, [r4, #0]
 8015e58:	2000      	movs	r0, #0
 8015e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e5e:	462a      	mov	r2, r5
 8015e60:	f000 ff77 	bl	8016d52 <_realloc_r>
 8015e64:	4606      	mov	r6, r0
 8015e66:	2800      	cmp	r0, #0
 8015e68:	d1e0      	bne.n	8015e2c <__ssputs_r+0x5c>
 8015e6a:	6921      	ldr	r1, [r4, #16]
 8015e6c:	4650      	mov	r0, sl
 8015e6e:	f7fe fbd1 	bl	8014614 <_free_r>
 8015e72:	230c      	movs	r3, #12
 8015e74:	f8ca 3000 	str.w	r3, [sl]
 8015e78:	89a3      	ldrh	r3, [r4, #12]
 8015e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015e7e:	81a3      	strh	r3, [r4, #12]
 8015e80:	f04f 30ff 	mov.w	r0, #4294967295
 8015e84:	e7e9      	b.n	8015e5a <__ssputs_r+0x8a>
	...

08015e88 <_svfiprintf_r>:
 8015e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e8c:	4698      	mov	r8, r3
 8015e8e:	898b      	ldrh	r3, [r1, #12]
 8015e90:	061b      	lsls	r3, r3, #24
 8015e92:	b09d      	sub	sp, #116	@ 0x74
 8015e94:	4607      	mov	r7, r0
 8015e96:	460d      	mov	r5, r1
 8015e98:	4614      	mov	r4, r2
 8015e9a:	d510      	bpl.n	8015ebe <_svfiprintf_r+0x36>
 8015e9c:	690b      	ldr	r3, [r1, #16]
 8015e9e:	b973      	cbnz	r3, 8015ebe <_svfiprintf_r+0x36>
 8015ea0:	2140      	movs	r1, #64	@ 0x40
 8015ea2:	f7fe fc2b 	bl	80146fc <_malloc_r>
 8015ea6:	6028      	str	r0, [r5, #0]
 8015ea8:	6128      	str	r0, [r5, #16]
 8015eaa:	b930      	cbnz	r0, 8015eba <_svfiprintf_r+0x32>
 8015eac:	230c      	movs	r3, #12
 8015eae:	603b      	str	r3, [r7, #0]
 8015eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8015eb4:	b01d      	add	sp, #116	@ 0x74
 8015eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015eba:	2340      	movs	r3, #64	@ 0x40
 8015ebc:	616b      	str	r3, [r5, #20]
 8015ebe:	2300      	movs	r3, #0
 8015ec0:	9309      	str	r3, [sp, #36]	@ 0x24
 8015ec2:	2320      	movs	r3, #32
 8015ec4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015ec8:	f8cd 800c 	str.w	r8, [sp, #12]
 8015ecc:	2330      	movs	r3, #48	@ 0x30
 8015ece:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801606c <_svfiprintf_r+0x1e4>
 8015ed2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015ed6:	f04f 0901 	mov.w	r9, #1
 8015eda:	4623      	mov	r3, r4
 8015edc:	469a      	mov	sl, r3
 8015ede:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015ee2:	b10a      	cbz	r2, 8015ee8 <_svfiprintf_r+0x60>
 8015ee4:	2a25      	cmp	r2, #37	@ 0x25
 8015ee6:	d1f9      	bne.n	8015edc <_svfiprintf_r+0x54>
 8015ee8:	ebba 0b04 	subs.w	fp, sl, r4
 8015eec:	d00b      	beq.n	8015f06 <_svfiprintf_r+0x7e>
 8015eee:	465b      	mov	r3, fp
 8015ef0:	4622      	mov	r2, r4
 8015ef2:	4629      	mov	r1, r5
 8015ef4:	4638      	mov	r0, r7
 8015ef6:	f7ff ff6b 	bl	8015dd0 <__ssputs_r>
 8015efa:	3001      	adds	r0, #1
 8015efc:	f000 80a7 	beq.w	801604e <_svfiprintf_r+0x1c6>
 8015f00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015f02:	445a      	add	r2, fp
 8015f04:	9209      	str	r2, [sp, #36]	@ 0x24
 8015f06:	f89a 3000 	ldrb.w	r3, [sl]
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	f000 809f 	beq.w	801604e <_svfiprintf_r+0x1c6>
 8015f10:	2300      	movs	r3, #0
 8015f12:	f04f 32ff 	mov.w	r2, #4294967295
 8015f16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015f1a:	f10a 0a01 	add.w	sl, sl, #1
 8015f1e:	9304      	str	r3, [sp, #16]
 8015f20:	9307      	str	r3, [sp, #28]
 8015f22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015f26:	931a      	str	r3, [sp, #104]	@ 0x68
 8015f28:	4654      	mov	r4, sl
 8015f2a:	2205      	movs	r2, #5
 8015f2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f30:	484e      	ldr	r0, [pc, #312]	@ (801606c <_svfiprintf_r+0x1e4>)
 8015f32:	f7ea f9d5 	bl	80002e0 <memchr>
 8015f36:	9a04      	ldr	r2, [sp, #16]
 8015f38:	b9d8      	cbnz	r0, 8015f72 <_svfiprintf_r+0xea>
 8015f3a:	06d0      	lsls	r0, r2, #27
 8015f3c:	bf44      	itt	mi
 8015f3e:	2320      	movmi	r3, #32
 8015f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015f44:	0711      	lsls	r1, r2, #28
 8015f46:	bf44      	itt	mi
 8015f48:	232b      	movmi	r3, #43	@ 0x2b
 8015f4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015f4e:	f89a 3000 	ldrb.w	r3, [sl]
 8015f52:	2b2a      	cmp	r3, #42	@ 0x2a
 8015f54:	d015      	beq.n	8015f82 <_svfiprintf_r+0xfa>
 8015f56:	9a07      	ldr	r2, [sp, #28]
 8015f58:	4654      	mov	r4, sl
 8015f5a:	2000      	movs	r0, #0
 8015f5c:	f04f 0c0a 	mov.w	ip, #10
 8015f60:	4621      	mov	r1, r4
 8015f62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015f66:	3b30      	subs	r3, #48	@ 0x30
 8015f68:	2b09      	cmp	r3, #9
 8015f6a:	d94b      	bls.n	8016004 <_svfiprintf_r+0x17c>
 8015f6c:	b1b0      	cbz	r0, 8015f9c <_svfiprintf_r+0x114>
 8015f6e:	9207      	str	r2, [sp, #28]
 8015f70:	e014      	b.n	8015f9c <_svfiprintf_r+0x114>
 8015f72:	eba0 0308 	sub.w	r3, r0, r8
 8015f76:	fa09 f303 	lsl.w	r3, r9, r3
 8015f7a:	4313      	orrs	r3, r2
 8015f7c:	9304      	str	r3, [sp, #16]
 8015f7e:	46a2      	mov	sl, r4
 8015f80:	e7d2      	b.n	8015f28 <_svfiprintf_r+0xa0>
 8015f82:	9b03      	ldr	r3, [sp, #12]
 8015f84:	1d19      	adds	r1, r3, #4
 8015f86:	681b      	ldr	r3, [r3, #0]
 8015f88:	9103      	str	r1, [sp, #12]
 8015f8a:	2b00      	cmp	r3, #0
 8015f8c:	bfbb      	ittet	lt
 8015f8e:	425b      	neglt	r3, r3
 8015f90:	f042 0202 	orrlt.w	r2, r2, #2
 8015f94:	9307      	strge	r3, [sp, #28]
 8015f96:	9307      	strlt	r3, [sp, #28]
 8015f98:	bfb8      	it	lt
 8015f9a:	9204      	strlt	r2, [sp, #16]
 8015f9c:	7823      	ldrb	r3, [r4, #0]
 8015f9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8015fa0:	d10a      	bne.n	8015fb8 <_svfiprintf_r+0x130>
 8015fa2:	7863      	ldrb	r3, [r4, #1]
 8015fa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8015fa6:	d132      	bne.n	801600e <_svfiprintf_r+0x186>
 8015fa8:	9b03      	ldr	r3, [sp, #12]
 8015faa:	1d1a      	adds	r2, r3, #4
 8015fac:	681b      	ldr	r3, [r3, #0]
 8015fae:	9203      	str	r2, [sp, #12]
 8015fb0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015fb4:	3402      	adds	r4, #2
 8015fb6:	9305      	str	r3, [sp, #20]
 8015fb8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801607c <_svfiprintf_r+0x1f4>
 8015fbc:	7821      	ldrb	r1, [r4, #0]
 8015fbe:	2203      	movs	r2, #3
 8015fc0:	4650      	mov	r0, sl
 8015fc2:	f7ea f98d 	bl	80002e0 <memchr>
 8015fc6:	b138      	cbz	r0, 8015fd8 <_svfiprintf_r+0x150>
 8015fc8:	9b04      	ldr	r3, [sp, #16]
 8015fca:	eba0 000a 	sub.w	r0, r0, sl
 8015fce:	2240      	movs	r2, #64	@ 0x40
 8015fd0:	4082      	lsls	r2, r0
 8015fd2:	4313      	orrs	r3, r2
 8015fd4:	3401      	adds	r4, #1
 8015fd6:	9304      	str	r3, [sp, #16]
 8015fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015fdc:	4824      	ldr	r0, [pc, #144]	@ (8016070 <_svfiprintf_r+0x1e8>)
 8015fde:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015fe2:	2206      	movs	r2, #6
 8015fe4:	f7ea f97c 	bl	80002e0 <memchr>
 8015fe8:	2800      	cmp	r0, #0
 8015fea:	d036      	beq.n	801605a <_svfiprintf_r+0x1d2>
 8015fec:	4b21      	ldr	r3, [pc, #132]	@ (8016074 <_svfiprintf_r+0x1ec>)
 8015fee:	bb1b      	cbnz	r3, 8016038 <_svfiprintf_r+0x1b0>
 8015ff0:	9b03      	ldr	r3, [sp, #12]
 8015ff2:	3307      	adds	r3, #7
 8015ff4:	f023 0307 	bic.w	r3, r3, #7
 8015ff8:	3308      	adds	r3, #8
 8015ffa:	9303      	str	r3, [sp, #12]
 8015ffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015ffe:	4433      	add	r3, r6
 8016000:	9309      	str	r3, [sp, #36]	@ 0x24
 8016002:	e76a      	b.n	8015eda <_svfiprintf_r+0x52>
 8016004:	fb0c 3202 	mla	r2, ip, r2, r3
 8016008:	460c      	mov	r4, r1
 801600a:	2001      	movs	r0, #1
 801600c:	e7a8      	b.n	8015f60 <_svfiprintf_r+0xd8>
 801600e:	2300      	movs	r3, #0
 8016010:	3401      	adds	r4, #1
 8016012:	9305      	str	r3, [sp, #20]
 8016014:	4619      	mov	r1, r3
 8016016:	f04f 0c0a 	mov.w	ip, #10
 801601a:	4620      	mov	r0, r4
 801601c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016020:	3a30      	subs	r2, #48	@ 0x30
 8016022:	2a09      	cmp	r2, #9
 8016024:	d903      	bls.n	801602e <_svfiprintf_r+0x1a6>
 8016026:	2b00      	cmp	r3, #0
 8016028:	d0c6      	beq.n	8015fb8 <_svfiprintf_r+0x130>
 801602a:	9105      	str	r1, [sp, #20]
 801602c:	e7c4      	b.n	8015fb8 <_svfiprintf_r+0x130>
 801602e:	fb0c 2101 	mla	r1, ip, r1, r2
 8016032:	4604      	mov	r4, r0
 8016034:	2301      	movs	r3, #1
 8016036:	e7f0      	b.n	801601a <_svfiprintf_r+0x192>
 8016038:	ab03      	add	r3, sp, #12
 801603a:	9300      	str	r3, [sp, #0]
 801603c:	462a      	mov	r2, r5
 801603e:	4b0e      	ldr	r3, [pc, #56]	@ (8016078 <_svfiprintf_r+0x1f0>)
 8016040:	a904      	add	r1, sp, #16
 8016042:	4638      	mov	r0, r7
 8016044:	f7fc fc8c 	bl	8012960 <_printf_float>
 8016048:	1c42      	adds	r2, r0, #1
 801604a:	4606      	mov	r6, r0
 801604c:	d1d6      	bne.n	8015ffc <_svfiprintf_r+0x174>
 801604e:	89ab      	ldrh	r3, [r5, #12]
 8016050:	065b      	lsls	r3, r3, #25
 8016052:	f53f af2d 	bmi.w	8015eb0 <_svfiprintf_r+0x28>
 8016056:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016058:	e72c      	b.n	8015eb4 <_svfiprintf_r+0x2c>
 801605a:	ab03      	add	r3, sp, #12
 801605c:	9300      	str	r3, [sp, #0]
 801605e:	462a      	mov	r2, r5
 8016060:	4b05      	ldr	r3, [pc, #20]	@ (8016078 <_svfiprintf_r+0x1f0>)
 8016062:	a904      	add	r1, sp, #16
 8016064:	4638      	mov	r0, r7
 8016066:	f7fc ff03 	bl	8012e70 <_printf_i>
 801606a:	e7ed      	b.n	8016048 <_svfiprintf_r+0x1c0>
 801606c:	08017c79 	.word	0x08017c79
 8016070:	08017c83 	.word	0x08017c83
 8016074:	08012961 	.word	0x08012961
 8016078:	08015dd1 	.word	0x08015dd1
 801607c:	08017c7f 	.word	0x08017c7f

08016080 <__sfputc_r>:
 8016080:	6893      	ldr	r3, [r2, #8]
 8016082:	3b01      	subs	r3, #1
 8016084:	2b00      	cmp	r3, #0
 8016086:	b410      	push	{r4}
 8016088:	6093      	str	r3, [r2, #8]
 801608a:	da08      	bge.n	801609e <__sfputc_r+0x1e>
 801608c:	6994      	ldr	r4, [r2, #24]
 801608e:	42a3      	cmp	r3, r4
 8016090:	db01      	blt.n	8016096 <__sfputc_r+0x16>
 8016092:	290a      	cmp	r1, #10
 8016094:	d103      	bne.n	801609e <__sfputc_r+0x1e>
 8016096:	f85d 4b04 	ldr.w	r4, [sp], #4
 801609a:	f7fd bbac 	b.w	80137f6 <__swbuf_r>
 801609e:	6813      	ldr	r3, [r2, #0]
 80160a0:	1c58      	adds	r0, r3, #1
 80160a2:	6010      	str	r0, [r2, #0]
 80160a4:	7019      	strb	r1, [r3, #0]
 80160a6:	4608      	mov	r0, r1
 80160a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80160ac:	4770      	bx	lr

080160ae <__sfputs_r>:
 80160ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160b0:	4606      	mov	r6, r0
 80160b2:	460f      	mov	r7, r1
 80160b4:	4614      	mov	r4, r2
 80160b6:	18d5      	adds	r5, r2, r3
 80160b8:	42ac      	cmp	r4, r5
 80160ba:	d101      	bne.n	80160c0 <__sfputs_r+0x12>
 80160bc:	2000      	movs	r0, #0
 80160be:	e007      	b.n	80160d0 <__sfputs_r+0x22>
 80160c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80160c4:	463a      	mov	r2, r7
 80160c6:	4630      	mov	r0, r6
 80160c8:	f7ff ffda 	bl	8016080 <__sfputc_r>
 80160cc:	1c43      	adds	r3, r0, #1
 80160ce:	d1f3      	bne.n	80160b8 <__sfputs_r+0xa>
 80160d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080160d4 <_vfiprintf_r>:
 80160d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160d8:	460d      	mov	r5, r1
 80160da:	b09d      	sub	sp, #116	@ 0x74
 80160dc:	4614      	mov	r4, r2
 80160de:	4698      	mov	r8, r3
 80160e0:	4606      	mov	r6, r0
 80160e2:	b118      	cbz	r0, 80160ec <_vfiprintf_r+0x18>
 80160e4:	6a03      	ldr	r3, [r0, #32]
 80160e6:	b90b      	cbnz	r3, 80160ec <_vfiprintf_r+0x18>
 80160e8:	f7fd fa72 	bl	80135d0 <__sinit>
 80160ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80160ee:	07d9      	lsls	r1, r3, #31
 80160f0:	d405      	bmi.n	80160fe <_vfiprintf_r+0x2a>
 80160f2:	89ab      	ldrh	r3, [r5, #12]
 80160f4:	059a      	lsls	r2, r3, #22
 80160f6:	d402      	bmi.n	80160fe <_vfiprintf_r+0x2a>
 80160f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80160fa:	f7fd fc8e 	bl	8013a1a <__retarget_lock_acquire_recursive>
 80160fe:	89ab      	ldrh	r3, [r5, #12]
 8016100:	071b      	lsls	r3, r3, #28
 8016102:	d501      	bpl.n	8016108 <_vfiprintf_r+0x34>
 8016104:	692b      	ldr	r3, [r5, #16]
 8016106:	b99b      	cbnz	r3, 8016130 <_vfiprintf_r+0x5c>
 8016108:	4629      	mov	r1, r5
 801610a:	4630      	mov	r0, r6
 801610c:	f7fd fbb2 	bl	8013874 <__swsetup_r>
 8016110:	b170      	cbz	r0, 8016130 <_vfiprintf_r+0x5c>
 8016112:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016114:	07dc      	lsls	r4, r3, #31
 8016116:	d504      	bpl.n	8016122 <_vfiprintf_r+0x4e>
 8016118:	f04f 30ff 	mov.w	r0, #4294967295
 801611c:	b01d      	add	sp, #116	@ 0x74
 801611e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016122:	89ab      	ldrh	r3, [r5, #12]
 8016124:	0598      	lsls	r0, r3, #22
 8016126:	d4f7      	bmi.n	8016118 <_vfiprintf_r+0x44>
 8016128:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801612a:	f7fd fc77 	bl	8013a1c <__retarget_lock_release_recursive>
 801612e:	e7f3      	b.n	8016118 <_vfiprintf_r+0x44>
 8016130:	2300      	movs	r3, #0
 8016132:	9309      	str	r3, [sp, #36]	@ 0x24
 8016134:	2320      	movs	r3, #32
 8016136:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801613a:	f8cd 800c 	str.w	r8, [sp, #12]
 801613e:	2330      	movs	r3, #48	@ 0x30
 8016140:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80162f0 <_vfiprintf_r+0x21c>
 8016144:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016148:	f04f 0901 	mov.w	r9, #1
 801614c:	4623      	mov	r3, r4
 801614e:	469a      	mov	sl, r3
 8016150:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016154:	b10a      	cbz	r2, 801615a <_vfiprintf_r+0x86>
 8016156:	2a25      	cmp	r2, #37	@ 0x25
 8016158:	d1f9      	bne.n	801614e <_vfiprintf_r+0x7a>
 801615a:	ebba 0b04 	subs.w	fp, sl, r4
 801615e:	d00b      	beq.n	8016178 <_vfiprintf_r+0xa4>
 8016160:	465b      	mov	r3, fp
 8016162:	4622      	mov	r2, r4
 8016164:	4629      	mov	r1, r5
 8016166:	4630      	mov	r0, r6
 8016168:	f7ff ffa1 	bl	80160ae <__sfputs_r>
 801616c:	3001      	adds	r0, #1
 801616e:	f000 80a7 	beq.w	80162c0 <_vfiprintf_r+0x1ec>
 8016172:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016174:	445a      	add	r2, fp
 8016176:	9209      	str	r2, [sp, #36]	@ 0x24
 8016178:	f89a 3000 	ldrb.w	r3, [sl]
 801617c:	2b00      	cmp	r3, #0
 801617e:	f000 809f 	beq.w	80162c0 <_vfiprintf_r+0x1ec>
 8016182:	2300      	movs	r3, #0
 8016184:	f04f 32ff 	mov.w	r2, #4294967295
 8016188:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801618c:	f10a 0a01 	add.w	sl, sl, #1
 8016190:	9304      	str	r3, [sp, #16]
 8016192:	9307      	str	r3, [sp, #28]
 8016194:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016198:	931a      	str	r3, [sp, #104]	@ 0x68
 801619a:	4654      	mov	r4, sl
 801619c:	2205      	movs	r2, #5
 801619e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80161a2:	4853      	ldr	r0, [pc, #332]	@ (80162f0 <_vfiprintf_r+0x21c>)
 80161a4:	f7ea f89c 	bl	80002e0 <memchr>
 80161a8:	9a04      	ldr	r2, [sp, #16]
 80161aa:	b9d8      	cbnz	r0, 80161e4 <_vfiprintf_r+0x110>
 80161ac:	06d1      	lsls	r1, r2, #27
 80161ae:	bf44      	itt	mi
 80161b0:	2320      	movmi	r3, #32
 80161b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80161b6:	0713      	lsls	r3, r2, #28
 80161b8:	bf44      	itt	mi
 80161ba:	232b      	movmi	r3, #43	@ 0x2b
 80161bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80161c0:	f89a 3000 	ldrb.w	r3, [sl]
 80161c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80161c6:	d015      	beq.n	80161f4 <_vfiprintf_r+0x120>
 80161c8:	9a07      	ldr	r2, [sp, #28]
 80161ca:	4654      	mov	r4, sl
 80161cc:	2000      	movs	r0, #0
 80161ce:	f04f 0c0a 	mov.w	ip, #10
 80161d2:	4621      	mov	r1, r4
 80161d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80161d8:	3b30      	subs	r3, #48	@ 0x30
 80161da:	2b09      	cmp	r3, #9
 80161dc:	d94b      	bls.n	8016276 <_vfiprintf_r+0x1a2>
 80161de:	b1b0      	cbz	r0, 801620e <_vfiprintf_r+0x13a>
 80161e0:	9207      	str	r2, [sp, #28]
 80161e2:	e014      	b.n	801620e <_vfiprintf_r+0x13a>
 80161e4:	eba0 0308 	sub.w	r3, r0, r8
 80161e8:	fa09 f303 	lsl.w	r3, r9, r3
 80161ec:	4313      	orrs	r3, r2
 80161ee:	9304      	str	r3, [sp, #16]
 80161f0:	46a2      	mov	sl, r4
 80161f2:	e7d2      	b.n	801619a <_vfiprintf_r+0xc6>
 80161f4:	9b03      	ldr	r3, [sp, #12]
 80161f6:	1d19      	adds	r1, r3, #4
 80161f8:	681b      	ldr	r3, [r3, #0]
 80161fa:	9103      	str	r1, [sp, #12]
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	bfbb      	ittet	lt
 8016200:	425b      	neglt	r3, r3
 8016202:	f042 0202 	orrlt.w	r2, r2, #2
 8016206:	9307      	strge	r3, [sp, #28]
 8016208:	9307      	strlt	r3, [sp, #28]
 801620a:	bfb8      	it	lt
 801620c:	9204      	strlt	r2, [sp, #16]
 801620e:	7823      	ldrb	r3, [r4, #0]
 8016210:	2b2e      	cmp	r3, #46	@ 0x2e
 8016212:	d10a      	bne.n	801622a <_vfiprintf_r+0x156>
 8016214:	7863      	ldrb	r3, [r4, #1]
 8016216:	2b2a      	cmp	r3, #42	@ 0x2a
 8016218:	d132      	bne.n	8016280 <_vfiprintf_r+0x1ac>
 801621a:	9b03      	ldr	r3, [sp, #12]
 801621c:	1d1a      	adds	r2, r3, #4
 801621e:	681b      	ldr	r3, [r3, #0]
 8016220:	9203      	str	r2, [sp, #12]
 8016222:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016226:	3402      	adds	r4, #2
 8016228:	9305      	str	r3, [sp, #20]
 801622a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016300 <_vfiprintf_r+0x22c>
 801622e:	7821      	ldrb	r1, [r4, #0]
 8016230:	2203      	movs	r2, #3
 8016232:	4650      	mov	r0, sl
 8016234:	f7ea f854 	bl	80002e0 <memchr>
 8016238:	b138      	cbz	r0, 801624a <_vfiprintf_r+0x176>
 801623a:	9b04      	ldr	r3, [sp, #16]
 801623c:	eba0 000a 	sub.w	r0, r0, sl
 8016240:	2240      	movs	r2, #64	@ 0x40
 8016242:	4082      	lsls	r2, r0
 8016244:	4313      	orrs	r3, r2
 8016246:	3401      	adds	r4, #1
 8016248:	9304      	str	r3, [sp, #16]
 801624a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801624e:	4829      	ldr	r0, [pc, #164]	@ (80162f4 <_vfiprintf_r+0x220>)
 8016250:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016254:	2206      	movs	r2, #6
 8016256:	f7ea f843 	bl	80002e0 <memchr>
 801625a:	2800      	cmp	r0, #0
 801625c:	d03f      	beq.n	80162de <_vfiprintf_r+0x20a>
 801625e:	4b26      	ldr	r3, [pc, #152]	@ (80162f8 <_vfiprintf_r+0x224>)
 8016260:	bb1b      	cbnz	r3, 80162aa <_vfiprintf_r+0x1d6>
 8016262:	9b03      	ldr	r3, [sp, #12]
 8016264:	3307      	adds	r3, #7
 8016266:	f023 0307 	bic.w	r3, r3, #7
 801626a:	3308      	adds	r3, #8
 801626c:	9303      	str	r3, [sp, #12]
 801626e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016270:	443b      	add	r3, r7
 8016272:	9309      	str	r3, [sp, #36]	@ 0x24
 8016274:	e76a      	b.n	801614c <_vfiprintf_r+0x78>
 8016276:	fb0c 3202 	mla	r2, ip, r2, r3
 801627a:	460c      	mov	r4, r1
 801627c:	2001      	movs	r0, #1
 801627e:	e7a8      	b.n	80161d2 <_vfiprintf_r+0xfe>
 8016280:	2300      	movs	r3, #0
 8016282:	3401      	adds	r4, #1
 8016284:	9305      	str	r3, [sp, #20]
 8016286:	4619      	mov	r1, r3
 8016288:	f04f 0c0a 	mov.w	ip, #10
 801628c:	4620      	mov	r0, r4
 801628e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016292:	3a30      	subs	r2, #48	@ 0x30
 8016294:	2a09      	cmp	r2, #9
 8016296:	d903      	bls.n	80162a0 <_vfiprintf_r+0x1cc>
 8016298:	2b00      	cmp	r3, #0
 801629a:	d0c6      	beq.n	801622a <_vfiprintf_r+0x156>
 801629c:	9105      	str	r1, [sp, #20]
 801629e:	e7c4      	b.n	801622a <_vfiprintf_r+0x156>
 80162a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80162a4:	4604      	mov	r4, r0
 80162a6:	2301      	movs	r3, #1
 80162a8:	e7f0      	b.n	801628c <_vfiprintf_r+0x1b8>
 80162aa:	ab03      	add	r3, sp, #12
 80162ac:	9300      	str	r3, [sp, #0]
 80162ae:	462a      	mov	r2, r5
 80162b0:	4b12      	ldr	r3, [pc, #72]	@ (80162fc <_vfiprintf_r+0x228>)
 80162b2:	a904      	add	r1, sp, #16
 80162b4:	4630      	mov	r0, r6
 80162b6:	f7fc fb53 	bl	8012960 <_printf_float>
 80162ba:	4607      	mov	r7, r0
 80162bc:	1c78      	adds	r0, r7, #1
 80162be:	d1d6      	bne.n	801626e <_vfiprintf_r+0x19a>
 80162c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80162c2:	07d9      	lsls	r1, r3, #31
 80162c4:	d405      	bmi.n	80162d2 <_vfiprintf_r+0x1fe>
 80162c6:	89ab      	ldrh	r3, [r5, #12]
 80162c8:	059a      	lsls	r2, r3, #22
 80162ca:	d402      	bmi.n	80162d2 <_vfiprintf_r+0x1fe>
 80162cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80162ce:	f7fd fba5 	bl	8013a1c <__retarget_lock_release_recursive>
 80162d2:	89ab      	ldrh	r3, [r5, #12]
 80162d4:	065b      	lsls	r3, r3, #25
 80162d6:	f53f af1f 	bmi.w	8016118 <_vfiprintf_r+0x44>
 80162da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80162dc:	e71e      	b.n	801611c <_vfiprintf_r+0x48>
 80162de:	ab03      	add	r3, sp, #12
 80162e0:	9300      	str	r3, [sp, #0]
 80162e2:	462a      	mov	r2, r5
 80162e4:	4b05      	ldr	r3, [pc, #20]	@ (80162fc <_vfiprintf_r+0x228>)
 80162e6:	a904      	add	r1, sp, #16
 80162e8:	4630      	mov	r0, r6
 80162ea:	f7fc fdc1 	bl	8012e70 <_printf_i>
 80162ee:	e7e4      	b.n	80162ba <_vfiprintf_r+0x1e6>
 80162f0:	08017c79 	.word	0x08017c79
 80162f4:	08017c83 	.word	0x08017c83
 80162f8:	08012961 	.word	0x08012961
 80162fc:	080160af 	.word	0x080160af
 8016300:	08017c7f 	.word	0x08017c7f

08016304 <__sflush_r>:
 8016304:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801630c:	0716      	lsls	r6, r2, #28
 801630e:	4605      	mov	r5, r0
 8016310:	460c      	mov	r4, r1
 8016312:	d454      	bmi.n	80163be <__sflush_r+0xba>
 8016314:	684b      	ldr	r3, [r1, #4]
 8016316:	2b00      	cmp	r3, #0
 8016318:	dc02      	bgt.n	8016320 <__sflush_r+0x1c>
 801631a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801631c:	2b00      	cmp	r3, #0
 801631e:	dd48      	ble.n	80163b2 <__sflush_r+0xae>
 8016320:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016322:	2e00      	cmp	r6, #0
 8016324:	d045      	beq.n	80163b2 <__sflush_r+0xae>
 8016326:	2300      	movs	r3, #0
 8016328:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801632c:	682f      	ldr	r7, [r5, #0]
 801632e:	6a21      	ldr	r1, [r4, #32]
 8016330:	602b      	str	r3, [r5, #0]
 8016332:	d030      	beq.n	8016396 <__sflush_r+0x92>
 8016334:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016336:	89a3      	ldrh	r3, [r4, #12]
 8016338:	0759      	lsls	r1, r3, #29
 801633a:	d505      	bpl.n	8016348 <__sflush_r+0x44>
 801633c:	6863      	ldr	r3, [r4, #4]
 801633e:	1ad2      	subs	r2, r2, r3
 8016340:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016342:	b10b      	cbz	r3, 8016348 <__sflush_r+0x44>
 8016344:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016346:	1ad2      	subs	r2, r2, r3
 8016348:	2300      	movs	r3, #0
 801634a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801634c:	6a21      	ldr	r1, [r4, #32]
 801634e:	4628      	mov	r0, r5
 8016350:	47b0      	blx	r6
 8016352:	1c43      	adds	r3, r0, #1
 8016354:	89a3      	ldrh	r3, [r4, #12]
 8016356:	d106      	bne.n	8016366 <__sflush_r+0x62>
 8016358:	6829      	ldr	r1, [r5, #0]
 801635a:	291d      	cmp	r1, #29
 801635c:	d82b      	bhi.n	80163b6 <__sflush_r+0xb2>
 801635e:	4a2a      	ldr	r2, [pc, #168]	@ (8016408 <__sflush_r+0x104>)
 8016360:	40ca      	lsrs	r2, r1
 8016362:	07d6      	lsls	r6, r2, #31
 8016364:	d527      	bpl.n	80163b6 <__sflush_r+0xb2>
 8016366:	2200      	movs	r2, #0
 8016368:	6062      	str	r2, [r4, #4]
 801636a:	04d9      	lsls	r1, r3, #19
 801636c:	6922      	ldr	r2, [r4, #16]
 801636e:	6022      	str	r2, [r4, #0]
 8016370:	d504      	bpl.n	801637c <__sflush_r+0x78>
 8016372:	1c42      	adds	r2, r0, #1
 8016374:	d101      	bne.n	801637a <__sflush_r+0x76>
 8016376:	682b      	ldr	r3, [r5, #0]
 8016378:	b903      	cbnz	r3, 801637c <__sflush_r+0x78>
 801637a:	6560      	str	r0, [r4, #84]	@ 0x54
 801637c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801637e:	602f      	str	r7, [r5, #0]
 8016380:	b1b9      	cbz	r1, 80163b2 <__sflush_r+0xae>
 8016382:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016386:	4299      	cmp	r1, r3
 8016388:	d002      	beq.n	8016390 <__sflush_r+0x8c>
 801638a:	4628      	mov	r0, r5
 801638c:	f7fe f942 	bl	8014614 <_free_r>
 8016390:	2300      	movs	r3, #0
 8016392:	6363      	str	r3, [r4, #52]	@ 0x34
 8016394:	e00d      	b.n	80163b2 <__sflush_r+0xae>
 8016396:	2301      	movs	r3, #1
 8016398:	4628      	mov	r0, r5
 801639a:	47b0      	blx	r6
 801639c:	4602      	mov	r2, r0
 801639e:	1c50      	adds	r0, r2, #1
 80163a0:	d1c9      	bne.n	8016336 <__sflush_r+0x32>
 80163a2:	682b      	ldr	r3, [r5, #0]
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d0c6      	beq.n	8016336 <__sflush_r+0x32>
 80163a8:	2b1d      	cmp	r3, #29
 80163aa:	d001      	beq.n	80163b0 <__sflush_r+0xac>
 80163ac:	2b16      	cmp	r3, #22
 80163ae:	d11e      	bne.n	80163ee <__sflush_r+0xea>
 80163b0:	602f      	str	r7, [r5, #0]
 80163b2:	2000      	movs	r0, #0
 80163b4:	e022      	b.n	80163fc <__sflush_r+0xf8>
 80163b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80163ba:	b21b      	sxth	r3, r3
 80163bc:	e01b      	b.n	80163f6 <__sflush_r+0xf2>
 80163be:	690f      	ldr	r7, [r1, #16]
 80163c0:	2f00      	cmp	r7, #0
 80163c2:	d0f6      	beq.n	80163b2 <__sflush_r+0xae>
 80163c4:	0793      	lsls	r3, r2, #30
 80163c6:	680e      	ldr	r6, [r1, #0]
 80163c8:	bf08      	it	eq
 80163ca:	694b      	ldreq	r3, [r1, #20]
 80163cc:	600f      	str	r7, [r1, #0]
 80163ce:	bf18      	it	ne
 80163d0:	2300      	movne	r3, #0
 80163d2:	eba6 0807 	sub.w	r8, r6, r7
 80163d6:	608b      	str	r3, [r1, #8]
 80163d8:	f1b8 0f00 	cmp.w	r8, #0
 80163dc:	dde9      	ble.n	80163b2 <__sflush_r+0xae>
 80163de:	6a21      	ldr	r1, [r4, #32]
 80163e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80163e2:	4643      	mov	r3, r8
 80163e4:	463a      	mov	r2, r7
 80163e6:	4628      	mov	r0, r5
 80163e8:	47b0      	blx	r6
 80163ea:	2800      	cmp	r0, #0
 80163ec:	dc08      	bgt.n	8016400 <__sflush_r+0xfc>
 80163ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80163f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80163f6:	81a3      	strh	r3, [r4, #12]
 80163f8:	f04f 30ff 	mov.w	r0, #4294967295
 80163fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016400:	4407      	add	r7, r0
 8016402:	eba8 0800 	sub.w	r8, r8, r0
 8016406:	e7e7      	b.n	80163d8 <__sflush_r+0xd4>
 8016408:	20400001 	.word	0x20400001

0801640c <_fflush_r>:
 801640c:	b538      	push	{r3, r4, r5, lr}
 801640e:	690b      	ldr	r3, [r1, #16]
 8016410:	4605      	mov	r5, r0
 8016412:	460c      	mov	r4, r1
 8016414:	b913      	cbnz	r3, 801641c <_fflush_r+0x10>
 8016416:	2500      	movs	r5, #0
 8016418:	4628      	mov	r0, r5
 801641a:	bd38      	pop	{r3, r4, r5, pc}
 801641c:	b118      	cbz	r0, 8016426 <_fflush_r+0x1a>
 801641e:	6a03      	ldr	r3, [r0, #32]
 8016420:	b90b      	cbnz	r3, 8016426 <_fflush_r+0x1a>
 8016422:	f7fd f8d5 	bl	80135d0 <__sinit>
 8016426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801642a:	2b00      	cmp	r3, #0
 801642c:	d0f3      	beq.n	8016416 <_fflush_r+0xa>
 801642e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016430:	07d0      	lsls	r0, r2, #31
 8016432:	d404      	bmi.n	801643e <_fflush_r+0x32>
 8016434:	0599      	lsls	r1, r3, #22
 8016436:	d402      	bmi.n	801643e <_fflush_r+0x32>
 8016438:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801643a:	f7fd faee 	bl	8013a1a <__retarget_lock_acquire_recursive>
 801643e:	4628      	mov	r0, r5
 8016440:	4621      	mov	r1, r4
 8016442:	f7ff ff5f 	bl	8016304 <__sflush_r>
 8016446:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016448:	07da      	lsls	r2, r3, #31
 801644a:	4605      	mov	r5, r0
 801644c:	d4e4      	bmi.n	8016418 <_fflush_r+0xc>
 801644e:	89a3      	ldrh	r3, [r4, #12]
 8016450:	059b      	lsls	r3, r3, #22
 8016452:	d4e1      	bmi.n	8016418 <_fflush_r+0xc>
 8016454:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016456:	f7fd fae1 	bl	8013a1c <__retarget_lock_release_recursive>
 801645a:	e7dd      	b.n	8016418 <_fflush_r+0xc>

0801645c <__swhatbuf_r>:
 801645c:	b570      	push	{r4, r5, r6, lr}
 801645e:	460c      	mov	r4, r1
 8016460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016464:	2900      	cmp	r1, #0
 8016466:	b096      	sub	sp, #88	@ 0x58
 8016468:	4615      	mov	r5, r2
 801646a:	461e      	mov	r6, r3
 801646c:	da0d      	bge.n	801648a <__swhatbuf_r+0x2e>
 801646e:	89a3      	ldrh	r3, [r4, #12]
 8016470:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016474:	f04f 0100 	mov.w	r1, #0
 8016478:	bf14      	ite	ne
 801647a:	2340      	movne	r3, #64	@ 0x40
 801647c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016480:	2000      	movs	r0, #0
 8016482:	6031      	str	r1, [r6, #0]
 8016484:	602b      	str	r3, [r5, #0]
 8016486:	b016      	add	sp, #88	@ 0x58
 8016488:	bd70      	pop	{r4, r5, r6, pc}
 801648a:	466a      	mov	r2, sp
 801648c:	f000 f8a8 	bl	80165e0 <_fstat_r>
 8016490:	2800      	cmp	r0, #0
 8016492:	dbec      	blt.n	801646e <__swhatbuf_r+0x12>
 8016494:	9901      	ldr	r1, [sp, #4]
 8016496:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801649a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801649e:	4259      	negs	r1, r3
 80164a0:	4159      	adcs	r1, r3
 80164a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80164a6:	e7eb      	b.n	8016480 <__swhatbuf_r+0x24>

080164a8 <__smakebuf_r>:
 80164a8:	898b      	ldrh	r3, [r1, #12]
 80164aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80164ac:	079d      	lsls	r5, r3, #30
 80164ae:	4606      	mov	r6, r0
 80164b0:	460c      	mov	r4, r1
 80164b2:	d507      	bpl.n	80164c4 <__smakebuf_r+0x1c>
 80164b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80164b8:	6023      	str	r3, [r4, #0]
 80164ba:	6123      	str	r3, [r4, #16]
 80164bc:	2301      	movs	r3, #1
 80164be:	6163      	str	r3, [r4, #20]
 80164c0:	b003      	add	sp, #12
 80164c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80164c4:	ab01      	add	r3, sp, #4
 80164c6:	466a      	mov	r2, sp
 80164c8:	f7ff ffc8 	bl	801645c <__swhatbuf_r>
 80164cc:	9f00      	ldr	r7, [sp, #0]
 80164ce:	4605      	mov	r5, r0
 80164d0:	4639      	mov	r1, r7
 80164d2:	4630      	mov	r0, r6
 80164d4:	f7fe f912 	bl	80146fc <_malloc_r>
 80164d8:	b948      	cbnz	r0, 80164ee <__smakebuf_r+0x46>
 80164da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80164de:	059a      	lsls	r2, r3, #22
 80164e0:	d4ee      	bmi.n	80164c0 <__smakebuf_r+0x18>
 80164e2:	f023 0303 	bic.w	r3, r3, #3
 80164e6:	f043 0302 	orr.w	r3, r3, #2
 80164ea:	81a3      	strh	r3, [r4, #12]
 80164ec:	e7e2      	b.n	80164b4 <__smakebuf_r+0xc>
 80164ee:	89a3      	ldrh	r3, [r4, #12]
 80164f0:	6020      	str	r0, [r4, #0]
 80164f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80164f6:	81a3      	strh	r3, [r4, #12]
 80164f8:	9b01      	ldr	r3, [sp, #4]
 80164fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80164fe:	b15b      	cbz	r3, 8016518 <__smakebuf_r+0x70>
 8016500:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016504:	4630      	mov	r0, r6
 8016506:	f000 f87d 	bl	8016604 <_isatty_r>
 801650a:	b128      	cbz	r0, 8016518 <__smakebuf_r+0x70>
 801650c:	89a3      	ldrh	r3, [r4, #12]
 801650e:	f023 0303 	bic.w	r3, r3, #3
 8016512:	f043 0301 	orr.w	r3, r3, #1
 8016516:	81a3      	strh	r3, [r4, #12]
 8016518:	89a3      	ldrh	r3, [r4, #12]
 801651a:	431d      	orrs	r5, r3
 801651c:	81a5      	strh	r5, [r4, #12]
 801651e:	e7cf      	b.n	80164c0 <__smakebuf_r+0x18>

08016520 <_putc_r>:
 8016520:	b570      	push	{r4, r5, r6, lr}
 8016522:	460d      	mov	r5, r1
 8016524:	4614      	mov	r4, r2
 8016526:	4606      	mov	r6, r0
 8016528:	b118      	cbz	r0, 8016532 <_putc_r+0x12>
 801652a:	6a03      	ldr	r3, [r0, #32]
 801652c:	b90b      	cbnz	r3, 8016532 <_putc_r+0x12>
 801652e:	f7fd f84f 	bl	80135d0 <__sinit>
 8016532:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016534:	07d8      	lsls	r0, r3, #31
 8016536:	d405      	bmi.n	8016544 <_putc_r+0x24>
 8016538:	89a3      	ldrh	r3, [r4, #12]
 801653a:	0599      	lsls	r1, r3, #22
 801653c:	d402      	bmi.n	8016544 <_putc_r+0x24>
 801653e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016540:	f7fd fa6b 	bl	8013a1a <__retarget_lock_acquire_recursive>
 8016544:	68a3      	ldr	r3, [r4, #8]
 8016546:	3b01      	subs	r3, #1
 8016548:	2b00      	cmp	r3, #0
 801654a:	60a3      	str	r3, [r4, #8]
 801654c:	da05      	bge.n	801655a <_putc_r+0x3a>
 801654e:	69a2      	ldr	r2, [r4, #24]
 8016550:	4293      	cmp	r3, r2
 8016552:	db12      	blt.n	801657a <_putc_r+0x5a>
 8016554:	b2eb      	uxtb	r3, r5
 8016556:	2b0a      	cmp	r3, #10
 8016558:	d00f      	beq.n	801657a <_putc_r+0x5a>
 801655a:	6823      	ldr	r3, [r4, #0]
 801655c:	1c5a      	adds	r2, r3, #1
 801655e:	6022      	str	r2, [r4, #0]
 8016560:	701d      	strb	r5, [r3, #0]
 8016562:	b2ed      	uxtb	r5, r5
 8016564:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016566:	07da      	lsls	r2, r3, #31
 8016568:	d405      	bmi.n	8016576 <_putc_r+0x56>
 801656a:	89a3      	ldrh	r3, [r4, #12]
 801656c:	059b      	lsls	r3, r3, #22
 801656e:	d402      	bmi.n	8016576 <_putc_r+0x56>
 8016570:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016572:	f7fd fa53 	bl	8013a1c <__retarget_lock_release_recursive>
 8016576:	4628      	mov	r0, r5
 8016578:	bd70      	pop	{r4, r5, r6, pc}
 801657a:	4629      	mov	r1, r5
 801657c:	4622      	mov	r2, r4
 801657e:	4630      	mov	r0, r6
 8016580:	f7fd f939 	bl	80137f6 <__swbuf_r>
 8016584:	4605      	mov	r5, r0
 8016586:	e7ed      	b.n	8016564 <_putc_r+0x44>

08016588 <memmove>:
 8016588:	4288      	cmp	r0, r1
 801658a:	b510      	push	{r4, lr}
 801658c:	eb01 0402 	add.w	r4, r1, r2
 8016590:	d902      	bls.n	8016598 <memmove+0x10>
 8016592:	4284      	cmp	r4, r0
 8016594:	4623      	mov	r3, r4
 8016596:	d807      	bhi.n	80165a8 <memmove+0x20>
 8016598:	1e43      	subs	r3, r0, #1
 801659a:	42a1      	cmp	r1, r4
 801659c:	d008      	beq.n	80165b0 <memmove+0x28>
 801659e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80165a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80165a6:	e7f8      	b.n	801659a <memmove+0x12>
 80165a8:	4402      	add	r2, r0
 80165aa:	4601      	mov	r1, r0
 80165ac:	428a      	cmp	r2, r1
 80165ae:	d100      	bne.n	80165b2 <memmove+0x2a>
 80165b0:	bd10      	pop	{r4, pc}
 80165b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80165b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80165ba:	e7f7      	b.n	80165ac <memmove+0x24>

080165bc <strncmp>:
 80165bc:	b510      	push	{r4, lr}
 80165be:	b16a      	cbz	r2, 80165dc <strncmp+0x20>
 80165c0:	3901      	subs	r1, #1
 80165c2:	1884      	adds	r4, r0, r2
 80165c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80165c8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80165cc:	429a      	cmp	r2, r3
 80165ce:	d103      	bne.n	80165d8 <strncmp+0x1c>
 80165d0:	42a0      	cmp	r0, r4
 80165d2:	d001      	beq.n	80165d8 <strncmp+0x1c>
 80165d4:	2a00      	cmp	r2, #0
 80165d6:	d1f5      	bne.n	80165c4 <strncmp+0x8>
 80165d8:	1ad0      	subs	r0, r2, r3
 80165da:	bd10      	pop	{r4, pc}
 80165dc:	4610      	mov	r0, r2
 80165de:	e7fc      	b.n	80165da <strncmp+0x1e>

080165e0 <_fstat_r>:
 80165e0:	b538      	push	{r3, r4, r5, lr}
 80165e2:	4d07      	ldr	r5, [pc, #28]	@ (8016600 <_fstat_r+0x20>)
 80165e4:	2300      	movs	r3, #0
 80165e6:	4604      	mov	r4, r0
 80165e8:	4608      	mov	r0, r1
 80165ea:	4611      	mov	r1, r2
 80165ec:	602b      	str	r3, [r5, #0]
 80165ee:	f7ee f8e3 	bl	80047b8 <_fstat>
 80165f2:	1c43      	adds	r3, r0, #1
 80165f4:	d102      	bne.n	80165fc <_fstat_r+0x1c>
 80165f6:	682b      	ldr	r3, [r5, #0]
 80165f8:	b103      	cbz	r3, 80165fc <_fstat_r+0x1c>
 80165fa:	6023      	str	r3, [r4, #0]
 80165fc:	bd38      	pop	{r3, r4, r5, pc}
 80165fe:	bf00      	nop
 8016600:	24001a50 	.word	0x24001a50

08016604 <_isatty_r>:
 8016604:	b538      	push	{r3, r4, r5, lr}
 8016606:	4d06      	ldr	r5, [pc, #24]	@ (8016620 <_isatty_r+0x1c>)
 8016608:	2300      	movs	r3, #0
 801660a:	4604      	mov	r4, r0
 801660c:	4608      	mov	r0, r1
 801660e:	602b      	str	r3, [r5, #0]
 8016610:	f7ee f8e2 	bl	80047d8 <_isatty>
 8016614:	1c43      	adds	r3, r0, #1
 8016616:	d102      	bne.n	801661e <_isatty_r+0x1a>
 8016618:	682b      	ldr	r3, [r5, #0]
 801661a:	b103      	cbz	r3, 801661e <_isatty_r+0x1a>
 801661c:	6023      	str	r3, [r4, #0]
 801661e:	bd38      	pop	{r3, r4, r5, pc}
 8016620:	24001a50 	.word	0x24001a50

08016624 <_sbrk_r>:
 8016624:	b538      	push	{r3, r4, r5, lr}
 8016626:	4d06      	ldr	r5, [pc, #24]	@ (8016640 <_sbrk_r+0x1c>)
 8016628:	2300      	movs	r3, #0
 801662a:	4604      	mov	r4, r0
 801662c:	4608      	mov	r0, r1
 801662e:	602b      	str	r3, [r5, #0]
 8016630:	f7ee f8ea 	bl	8004808 <_sbrk>
 8016634:	1c43      	adds	r3, r0, #1
 8016636:	d102      	bne.n	801663e <_sbrk_r+0x1a>
 8016638:	682b      	ldr	r3, [r5, #0]
 801663a:	b103      	cbz	r3, 801663e <_sbrk_r+0x1a>
 801663c:	6023      	str	r3, [r4, #0]
 801663e:	bd38      	pop	{r3, r4, r5, pc}
 8016640:	24001a50 	.word	0x24001a50
 8016644:	00000000 	.word	0x00000000

08016648 <nan>:
 8016648:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016650 <nan+0x8>
 801664c:	4770      	bx	lr
 801664e:	bf00      	nop
 8016650:	00000000 	.word	0x00000000
 8016654:	7ff80000 	.word	0x7ff80000

08016658 <__assert_func>:
 8016658:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801665a:	4614      	mov	r4, r2
 801665c:	461a      	mov	r2, r3
 801665e:	4b09      	ldr	r3, [pc, #36]	@ (8016684 <__assert_func+0x2c>)
 8016660:	681b      	ldr	r3, [r3, #0]
 8016662:	4605      	mov	r5, r0
 8016664:	68d8      	ldr	r0, [r3, #12]
 8016666:	b14c      	cbz	r4, 801667c <__assert_func+0x24>
 8016668:	4b07      	ldr	r3, [pc, #28]	@ (8016688 <__assert_func+0x30>)
 801666a:	9100      	str	r1, [sp, #0]
 801666c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016670:	4906      	ldr	r1, [pc, #24]	@ (801668c <__assert_func+0x34>)
 8016672:	462b      	mov	r3, r5
 8016674:	f000 fba8 	bl	8016dc8 <fiprintf>
 8016678:	f000 fbb8 	bl	8016dec <abort>
 801667c:	4b04      	ldr	r3, [pc, #16]	@ (8016690 <__assert_func+0x38>)
 801667e:	461c      	mov	r4, r3
 8016680:	e7f3      	b.n	801666a <__assert_func+0x12>
 8016682:	bf00      	nop
 8016684:	24000048 	.word	0x24000048
 8016688:	08017c92 	.word	0x08017c92
 801668c:	08017c9f 	.word	0x08017c9f
 8016690:	08017ccd 	.word	0x08017ccd

08016694 <_calloc_r>:
 8016694:	b570      	push	{r4, r5, r6, lr}
 8016696:	fba1 5402 	umull	r5, r4, r1, r2
 801669a:	b934      	cbnz	r4, 80166aa <_calloc_r+0x16>
 801669c:	4629      	mov	r1, r5
 801669e:	f7fe f82d 	bl	80146fc <_malloc_r>
 80166a2:	4606      	mov	r6, r0
 80166a4:	b928      	cbnz	r0, 80166b2 <_calloc_r+0x1e>
 80166a6:	4630      	mov	r0, r6
 80166a8:	bd70      	pop	{r4, r5, r6, pc}
 80166aa:	220c      	movs	r2, #12
 80166ac:	6002      	str	r2, [r0, #0]
 80166ae:	2600      	movs	r6, #0
 80166b0:	e7f9      	b.n	80166a6 <_calloc_r+0x12>
 80166b2:	462a      	mov	r2, r5
 80166b4:	4621      	mov	r1, r4
 80166b6:	f7fd f933 	bl	8013920 <memset>
 80166ba:	e7f4      	b.n	80166a6 <_calloc_r+0x12>

080166bc <rshift>:
 80166bc:	6903      	ldr	r3, [r0, #16]
 80166be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80166c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80166c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80166ca:	f100 0414 	add.w	r4, r0, #20
 80166ce:	dd45      	ble.n	801675c <rshift+0xa0>
 80166d0:	f011 011f 	ands.w	r1, r1, #31
 80166d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80166d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80166dc:	d10c      	bne.n	80166f8 <rshift+0x3c>
 80166de:	f100 0710 	add.w	r7, r0, #16
 80166e2:	4629      	mov	r1, r5
 80166e4:	42b1      	cmp	r1, r6
 80166e6:	d334      	bcc.n	8016752 <rshift+0x96>
 80166e8:	1a9b      	subs	r3, r3, r2
 80166ea:	009b      	lsls	r3, r3, #2
 80166ec:	1eea      	subs	r2, r5, #3
 80166ee:	4296      	cmp	r6, r2
 80166f0:	bf38      	it	cc
 80166f2:	2300      	movcc	r3, #0
 80166f4:	4423      	add	r3, r4
 80166f6:	e015      	b.n	8016724 <rshift+0x68>
 80166f8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80166fc:	f1c1 0820 	rsb	r8, r1, #32
 8016700:	40cf      	lsrs	r7, r1
 8016702:	f105 0e04 	add.w	lr, r5, #4
 8016706:	46a1      	mov	r9, r4
 8016708:	4576      	cmp	r6, lr
 801670a:	46f4      	mov	ip, lr
 801670c:	d815      	bhi.n	801673a <rshift+0x7e>
 801670e:	1a9a      	subs	r2, r3, r2
 8016710:	0092      	lsls	r2, r2, #2
 8016712:	3a04      	subs	r2, #4
 8016714:	3501      	adds	r5, #1
 8016716:	42ae      	cmp	r6, r5
 8016718:	bf38      	it	cc
 801671a:	2200      	movcc	r2, #0
 801671c:	18a3      	adds	r3, r4, r2
 801671e:	50a7      	str	r7, [r4, r2]
 8016720:	b107      	cbz	r7, 8016724 <rshift+0x68>
 8016722:	3304      	adds	r3, #4
 8016724:	1b1a      	subs	r2, r3, r4
 8016726:	42a3      	cmp	r3, r4
 8016728:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801672c:	bf08      	it	eq
 801672e:	2300      	moveq	r3, #0
 8016730:	6102      	str	r2, [r0, #16]
 8016732:	bf08      	it	eq
 8016734:	6143      	streq	r3, [r0, #20]
 8016736:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801673a:	f8dc c000 	ldr.w	ip, [ip]
 801673e:	fa0c fc08 	lsl.w	ip, ip, r8
 8016742:	ea4c 0707 	orr.w	r7, ip, r7
 8016746:	f849 7b04 	str.w	r7, [r9], #4
 801674a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801674e:	40cf      	lsrs	r7, r1
 8016750:	e7da      	b.n	8016708 <rshift+0x4c>
 8016752:	f851 cb04 	ldr.w	ip, [r1], #4
 8016756:	f847 cf04 	str.w	ip, [r7, #4]!
 801675a:	e7c3      	b.n	80166e4 <rshift+0x28>
 801675c:	4623      	mov	r3, r4
 801675e:	e7e1      	b.n	8016724 <rshift+0x68>

08016760 <__hexdig_fun>:
 8016760:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8016764:	2b09      	cmp	r3, #9
 8016766:	d802      	bhi.n	801676e <__hexdig_fun+0xe>
 8016768:	3820      	subs	r0, #32
 801676a:	b2c0      	uxtb	r0, r0
 801676c:	4770      	bx	lr
 801676e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8016772:	2b05      	cmp	r3, #5
 8016774:	d801      	bhi.n	801677a <__hexdig_fun+0x1a>
 8016776:	3847      	subs	r0, #71	@ 0x47
 8016778:	e7f7      	b.n	801676a <__hexdig_fun+0xa>
 801677a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801677e:	2b05      	cmp	r3, #5
 8016780:	d801      	bhi.n	8016786 <__hexdig_fun+0x26>
 8016782:	3827      	subs	r0, #39	@ 0x27
 8016784:	e7f1      	b.n	801676a <__hexdig_fun+0xa>
 8016786:	2000      	movs	r0, #0
 8016788:	4770      	bx	lr
	...

0801678c <__gethex>:
 801678c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016790:	b085      	sub	sp, #20
 8016792:	468a      	mov	sl, r1
 8016794:	9302      	str	r3, [sp, #8]
 8016796:	680b      	ldr	r3, [r1, #0]
 8016798:	9001      	str	r0, [sp, #4]
 801679a:	4690      	mov	r8, r2
 801679c:	1c9c      	adds	r4, r3, #2
 801679e:	46a1      	mov	r9, r4
 80167a0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80167a4:	2830      	cmp	r0, #48	@ 0x30
 80167a6:	d0fa      	beq.n	801679e <__gethex+0x12>
 80167a8:	eba9 0303 	sub.w	r3, r9, r3
 80167ac:	f1a3 0b02 	sub.w	fp, r3, #2
 80167b0:	f7ff ffd6 	bl	8016760 <__hexdig_fun>
 80167b4:	4605      	mov	r5, r0
 80167b6:	2800      	cmp	r0, #0
 80167b8:	d168      	bne.n	801688c <__gethex+0x100>
 80167ba:	49a0      	ldr	r1, [pc, #640]	@ (8016a3c <__gethex+0x2b0>)
 80167bc:	2201      	movs	r2, #1
 80167be:	4648      	mov	r0, r9
 80167c0:	f7ff fefc 	bl	80165bc <strncmp>
 80167c4:	4607      	mov	r7, r0
 80167c6:	2800      	cmp	r0, #0
 80167c8:	d167      	bne.n	801689a <__gethex+0x10e>
 80167ca:	f899 0001 	ldrb.w	r0, [r9, #1]
 80167ce:	4626      	mov	r6, r4
 80167d0:	f7ff ffc6 	bl	8016760 <__hexdig_fun>
 80167d4:	2800      	cmp	r0, #0
 80167d6:	d062      	beq.n	801689e <__gethex+0x112>
 80167d8:	4623      	mov	r3, r4
 80167da:	7818      	ldrb	r0, [r3, #0]
 80167dc:	2830      	cmp	r0, #48	@ 0x30
 80167de:	4699      	mov	r9, r3
 80167e0:	f103 0301 	add.w	r3, r3, #1
 80167e4:	d0f9      	beq.n	80167da <__gethex+0x4e>
 80167e6:	f7ff ffbb 	bl	8016760 <__hexdig_fun>
 80167ea:	fab0 f580 	clz	r5, r0
 80167ee:	096d      	lsrs	r5, r5, #5
 80167f0:	f04f 0b01 	mov.w	fp, #1
 80167f4:	464a      	mov	r2, r9
 80167f6:	4616      	mov	r6, r2
 80167f8:	3201      	adds	r2, #1
 80167fa:	7830      	ldrb	r0, [r6, #0]
 80167fc:	f7ff ffb0 	bl	8016760 <__hexdig_fun>
 8016800:	2800      	cmp	r0, #0
 8016802:	d1f8      	bne.n	80167f6 <__gethex+0x6a>
 8016804:	498d      	ldr	r1, [pc, #564]	@ (8016a3c <__gethex+0x2b0>)
 8016806:	2201      	movs	r2, #1
 8016808:	4630      	mov	r0, r6
 801680a:	f7ff fed7 	bl	80165bc <strncmp>
 801680e:	2800      	cmp	r0, #0
 8016810:	d13f      	bne.n	8016892 <__gethex+0x106>
 8016812:	b944      	cbnz	r4, 8016826 <__gethex+0x9a>
 8016814:	1c74      	adds	r4, r6, #1
 8016816:	4622      	mov	r2, r4
 8016818:	4616      	mov	r6, r2
 801681a:	3201      	adds	r2, #1
 801681c:	7830      	ldrb	r0, [r6, #0]
 801681e:	f7ff ff9f 	bl	8016760 <__hexdig_fun>
 8016822:	2800      	cmp	r0, #0
 8016824:	d1f8      	bne.n	8016818 <__gethex+0x8c>
 8016826:	1ba4      	subs	r4, r4, r6
 8016828:	00a7      	lsls	r7, r4, #2
 801682a:	7833      	ldrb	r3, [r6, #0]
 801682c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8016830:	2b50      	cmp	r3, #80	@ 0x50
 8016832:	d13e      	bne.n	80168b2 <__gethex+0x126>
 8016834:	7873      	ldrb	r3, [r6, #1]
 8016836:	2b2b      	cmp	r3, #43	@ 0x2b
 8016838:	d033      	beq.n	80168a2 <__gethex+0x116>
 801683a:	2b2d      	cmp	r3, #45	@ 0x2d
 801683c:	d034      	beq.n	80168a8 <__gethex+0x11c>
 801683e:	1c71      	adds	r1, r6, #1
 8016840:	2400      	movs	r4, #0
 8016842:	7808      	ldrb	r0, [r1, #0]
 8016844:	f7ff ff8c 	bl	8016760 <__hexdig_fun>
 8016848:	1e43      	subs	r3, r0, #1
 801684a:	b2db      	uxtb	r3, r3
 801684c:	2b18      	cmp	r3, #24
 801684e:	d830      	bhi.n	80168b2 <__gethex+0x126>
 8016850:	f1a0 0210 	sub.w	r2, r0, #16
 8016854:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016858:	f7ff ff82 	bl	8016760 <__hexdig_fun>
 801685c:	f100 3cff 	add.w	ip, r0, #4294967295
 8016860:	fa5f fc8c 	uxtb.w	ip, ip
 8016864:	f1bc 0f18 	cmp.w	ip, #24
 8016868:	f04f 030a 	mov.w	r3, #10
 801686c:	d91e      	bls.n	80168ac <__gethex+0x120>
 801686e:	b104      	cbz	r4, 8016872 <__gethex+0xe6>
 8016870:	4252      	negs	r2, r2
 8016872:	4417      	add	r7, r2
 8016874:	f8ca 1000 	str.w	r1, [sl]
 8016878:	b1ed      	cbz	r5, 80168b6 <__gethex+0x12a>
 801687a:	f1bb 0f00 	cmp.w	fp, #0
 801687e:	bf0c      	ite	eq
 8016880:	2506      	moveq	r5, #6
 8016882:	2500      	movne	r5, #0
 8016884:	4628      	mov	r0, r5
 8016886:	b005      	add	sp, #20
 8016888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801688c:	2500      	movs	r5, #0
 801688e:	462c      	mov	r4, r5
 8016890:	e7b0      	b.n	80167f4 <__gethex+0x68>
 8016892:	2c00      	cmp	r4, #0
 8016894:	d1c7      	bne.n	8016826 <__gethex+0x9a>
 8016896:	4627      	mov	r7, r4
 8016898:	e7c7      	b.n	801682a <__gethex+0x9e>
 801689a:	464e      	mov	r6, r9
 801689c:	462f      	mov	r7, r5
 801689e:	2501      	movs	r5, #1
 80168a0:	e7c3      	b.n	801682a <__gethex+0x9e>
 80168a2:	2400      	movs	r4, #0
 80168a4:	1cb1      	adds	r1, r6, #2
 80168a6:	e7cc      	b.n	8016842 <__gethex+0xb6>
 80168a8:	2401      	movs	r4, #1
 80168aa:	e7fb      	b.n	80168a4 <__gethex+0x118>
 80168ac:	fb03 0002 	mla	r0, r3, r2, r0
 80168b0:	e7ce      	b.n	8016850 <__gethex+0xc4>
 80168b2:	4631      	mov	r1, r6
 80168b4:	e7de      	b.n	8016874 <__gethex+0xe8>
 80168b6:	eba6 0309 	sub.w	r3, r6, r9
 80168ba:	3b01      	subs	r3, #1
 80168bc:	4629      	mov	r1, r5
 80168be:	2b07      	cmp	r3, #7
 80168c0:	dc0a      	bgt.n	80168d8 <__gethex+0x14c>
 80168c2:	9801      	ldr	r0, [sp, #4]
 80168c4:	f7fd ffa6 	bl	8014814 <_Balloc>
 80168c8:	4604      	mov	r4, r0
 80168ca:	b940      	cbnz	r0, 80168de <__gethex+0x152>
 80168cc:	4b5c      	ldr	r3, [pc, #368]	@ (8016a40 <__gethex+0x2b4>)
 80168ce:	4602      	mov	r2, r0
 80168d0:	21e4      	movs	r1, #228	@ 0xe4
 80168d2:	485c      	ldr	r0, [pc, #368]	@ (8016a44 <__gethex+0x2b8>)
 80168d4:	f7ff fec0 	bl	8016658 <__assert_func>
 80168d8:	3101      	adds	r1, #1
 80168da:	105b      	asrs	r3, r3, #1
 80168dc:	e7ef      	b.n	80168be <__gethex+0x132>
 80168de:	f100 0a14 	add.w	sl, r0, #20
 80168e2:	2300      	movs	r3, #0
 80168e4:	4655      	mov	r5, sl
 80168e6:	469b      	mov	fp, r3
 80168e8:	45b1      	cmp	r9, r6
 80168ea:	d337      	bcc.n	801695c <__gethex+0x1d0>
 80168ec:	f845 bb04 	str.w	fp, [r5], #4
 80168f0:	eba5 050a 	sub.w	r5, r5, sl
 80168f4:	10ad      	asrs	r5, r5, #2
 80168f6:	6125      	str	r5, [r4, #16]
 80168f8:	4658      	mov	r0, fp
 80168fa:	f7fe f87d 	bl	80149f8 <__hi0bits>
 80168fe:	016d      	lsls	r5, r5, #5
 8016900:	f8d8 6000 	ldr.w	r6, [r8]
 8016904:	1a2d      	subs	r5, r5, r0
 8016906:	42b5      	cmp	r5, r6
 8016908:	dd54      	ble.n	80169b4 <__gethex+0x228>
 801690a:	1bad      	subs	r5, r5, r6
 801690c:	4629      	mov	r1, r5
 801690e:	4620      	mov	r0, r4
 8016910:	f7fe fc06 	bl	8015120 <__any_on>
 8016914:	4681      	mov	r9, r0
 8016916:	b178      	cbz	r0, 8016938 <__gethex+0x1ac>
 8016918:	1e6b      	subs	r3, r5, #1
 801691a:	1159      	asrs	r1, r3, #5
 801691c:	f003 021f 	and.w	r2, r3, #31
 8016920:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8016924:	f04f 0901 	mov.w	r9, #1
 8016928:	fa09 f202 	lsl.w	r2, r9, r2
 801692c:	420a      	tst	r2, r1
 801692e:	d003      	beq.n	8016938 <__gethex+0x1ac>
 8016930:	454b      	cmp	r3, r9
 8016932:	dc36      	bgt.n	80169a2 <__gethex+0x216>
 8016934:	f04f 0902 	mov.w	r9, #2
 8016938:	4629      	mov	r1, r5
 801693a:	4620      	mov	r0, r4
 801693c:	f7ff febe 	bl	80166bc <rshift>
 8016940:	442f      	add	r7, r5
 8016942:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016946:	42bb      	cmp	r3, r7
 8016948:	da42      	bge.n	80169d0 <__gethex+0x244>
 801694a:	9801      	ldr	r0, [sp, #4]
 801694c:	4621      	mov	r1, r4
 801694e:	f7fd ffa1 	bl	8014894 <_Bfree>
 8016952:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016954:	2300      	movs	r3, #0
 8016956:	6013      	str	r3, [r2, #0]
 8016958:	25a3      	movs	r5, #163	@ 0xa3
 801695a:	e793      	b.n	8016884 <__gethex+0xf8>
 801695c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8016960:	2a2e      	cmp	r2, #46	@ 0x2e
 8016962:	d012      	beq.n	801698a <__gethex+0x1fe>
 8016964:	2b20      	cmp	r3, #32
 8016966:	d104      	bne.n	8016972 <__gethex+0x1e6>
 8016968:	f845 bb04 	str.w	fp, [r5], #4
 801696c:	f04f 0b00 	mov.w	fp, #0
 8016970:	465b      	mov	r3, fp
 8016972:	7830      	ldrb	r0, [r6, #0]
 8016974:	9303      	str	r3, [sp, #12]
 8016976:	f7ff fef3 	bl	8016760 <__hexdig_fun>
 801697a:	9b03      	ldr	r3, [sp, #12]
 801697c:	f000 000f 	and.w	r0, r0, #15
 8016980:	4098      	lsls	r0, r3
 8016982:	ea4b 0b00 	orr.w	fp, fp, r0
 8016986:	3304      	adds	r3, #4
 8016988:	e7ae      	b.n	80168e8 <__gethex+0x15c>
 801698a:	45b1      	cmp	r9, r6
 801698c:	d8ea      	bhi.n	8016964 <__gethex+0x1d8>
 801698e:	492b      	ldr	r1, [pc, #172]	@ (8016a3c <__gethex+0x2b0>)
 8016990:	9303      	str	r3, [sp, #12]
 8016992:	2201      	movs	r2, #1
 8016994:	4630      	mov	r0, r6
 8016996:	f7ff fe11 	bl	80165bc <strncmp>
 801699a:	9b03      	ldr	r3, [sp, #12]
 801699c:	2800      	cmp	r0, #0
 801699e:	d1e1      	bne.n	8016964 <__gethex+0x1d8>
 80169a0:	e7a2      	b.n	80168e8 <__gethex+0x15c>
 80169a2:	1ea9      	subs	r1, r5, #2
 80169a4:	4620      	mov	r0, r4
 80169a6:	f7fe fbbb 	bl	8015120 <__any_on>
 80169aa:	2800      	cmp	r0, #0
 80169ac:	d0c2      	beq.n	8016934 <__gethex+0x1a8>
 80169ae:	f04f 0903 	mov.w	r9, #3
 80169b2:	e7c1      	b.n	8016938 <__gethex+0x1ac>
 80169b4:	da09      	bge.n	80169ca <__gethex+0x23e>
 80169b6:	1b75      	subs	r5, r6, r5
 80169b8:	4621      	mov	r1, r4
 80169ba:	9801      	ldr	r0, [sp, #4]
 80169bc:	462a      	mov	r2, r5
 80169be:	f7fe f979 	bl	8014cb4 <__lshift>
 80169c2:	1b7f      	subs	r7, r7, r5
 80169c4:	4604      	mov	r4, r0
 80169c6:	f100 0a14 	add.w	sl, r0, #20
 80169ca:	f04f 0900 	mov.w	r9, #0
 80169ce:	e7b8      	b.n	8016942 <__gethex+0x1b6>
 80169d0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80169d4:	42bd      	cmp	r5, r7
 80169d6:	dd6f      	ble.n	8016ab8 <__gethex+0x32c>
 80169d8:	1bed      	subs	r5, r5, r7
 80169da:	42ae      	cmp	r6, r5
 80169dc:	dc34      	bgt.n	8016a48 <__gethex+0x2bc>
 80169de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80169e2:	2b02      	cmp	r3, #2
 80169e4:	d022      	beq.n	8016a2c <__gethex+0x2a0>
 80169e6:	2b03      	cmp	r3, #3
 80169e8:	d024      	beq.n	8016a34 <__gethex+0x2a8>
 80169ea:	2b01      	cmp	r3, #1
 80169ec:	d115      	bne.n	8016a1a <__gethex+0x28e>
 80169ee:	42ae      	cmp	r6, r5
 80169f0:	d113      	bne.n	8016a1a <__gethex+0x28e>
 80169f2:	2e01      	cmp	r6, #1
 80169f4:	d10b      	bne.n	8016a0e <__gethex+0x282>
 80169f6:	9a02      	ldr	r2, [sp, #8]
 80169f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80169fc:	6013      	str	r3, [r2, #0]
 80169fe:	2301      	movs	r3, #1
 8016a00:	6123      	str	r3, [r4, #16]
 8016a02:	f8ca 3000 	str.w	r3, [sl]
 8016a06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016a08:	2562      	movs	r5, #98	@ 0x62
 8016a0a:	601c      	str	r4, [r3, #0]
 8016a0c:	e73a      	b.n	8016884 <__gethex+0xf8>
 8016a0e:	1e71      	subs	r1, r6, #1
 8016a10:	4620      	mov	r0, r4
 8016a12:	f7fe fb85 	bl	8015120 <__any_on>
 8016a16:	2800      	cmp	r0, #0
 8016a18:	d1ed      	bne.n	80169f6 <__gethex+0x26a>
 8016a1a:	9801      	ldr	r0, [sp, #4]
 8016a1c:	4621      	mov	r1, r4
 8016a1e:	f7fd ff39 	bl	8014894 <_Bfree>
 8016a22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016a24:	2300      	movs	r3, #0
 8016a26:	6013      	str	r3, [r2, #0]
 8016a28:	2550      	movs	r5, #80	@ 0x50
 8016a2a:	e72b      	b.n	8016884 <__gethex+0xf8>
 8016a2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d1f3      	bne.n	8016a1a <__gethex+0x28e>
 8016a32:	e7e0      	b.n	80169f6 <__gethex+0x26a>
 8016a34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d1dd      	bne.n	80169f6 <__gethex+0x26a>
 8016a3a:	e7ee      	b.n	8016a1a <__gethex+0x28e>
 8016a3c:	08017c77 	.word	0x08017c77
 8016a40:	08017c0d 	.word	0x08017c0d
 8016a44:	08017cce 	.word	0x08017cce
 8016a48:	1e6f      	subs	r7, r5, #1
 8016a4a:	f1b9 0f00 	cmp.w	r9, #0
 8016a4e:	d130      	bne.n	8016ab2 <__gethex+0x326>
 8016a50:	b127      	cbz	r7, 8016a5c <__gethex+0x2d0>
 8016a52:	4639      	mov	r1, r7
 8016a54:	4620      	mov	r0, r4
 8016a56:	f7fe fb63 	bl	8015120 <__any_on>
 8016a5a:	4681      	mov	r9, r0
 8016a5c:	117a      	asrs	r2, r7, #5
 8016a5e:	2301      	movs	r3, #1
 8016a60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8016a64:	f007 071f 	and.w	r7, r7, #31
 8016a68:	40bb      	lsls	r3, r7
 8016a6a:	4213      	tst	r3, r2
 8016a6c:	4629      	mov	r1, r5
 8016a6e:	4620      	mov	r0, r4
 8016a70:	bf18      	it	ne
 8016a72:	f049 0902 	orrne.w	r9, r9, #2
 8016a76:	f7ff fe21 	bl	80166bc <rshift>
 8016a7a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8016a7e:	1b76      	subs	r6, r6, r5
 8016a80:	2502      	movs	r5, #2
 8016a82:	f1b9 0f00 	cmp.w	r9, #0
 8016a86:	d047      	beq.n	8016b18 <__gethex+0x38c>
 8016a88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016a8c:	2b02      	cmp	r3, #2
 8016a8e:	d015      	beq.n	8016abc <__gethex+0x330>
 8016a90:	2b03      	cmp	r3, #3
 8016a92:	d017      	beq.n	8016ac4 <__gethex+0x338>
 8016a94:	2b01      	cmp	r3, #1
 8016a96:	d109      	bne.n	8016aac <__gethex+0x320>
 8016a98:	f019 0f02 	tst.w	r9, #2
 8016a9c:	d006      	beq.n	8016aac <__gethex+0x320>
 8016a9e:	f8da 3000 	ldr.w	r3, [sl]
 8016aa2:	ea49 0903 	orr.w	r9, r9, r3
 8016aa6:	f019 0f01 	tst.w	r9, #1
 8016aaa:	d10e      	bne.n	8016aca <__gethex+0x33e>
 8016aac:	f045 0510 	orr.w	r5, r5, #16
 8016ab0:	e032      	b.n	8016b18 <__gethex+0x38c>
 8016ab2:	f04f 0901 	mov.w	r9, #1
 8016ab6:	e7d1      	b.n	8016a5c <__gethex+0x2d0>
 8016ab8:	2501      	movs	r5, #1
 8016aba:	e7e2      	b.n	8016a82 <__gethex+0x2f6>
 8016abc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016abe:	f1c3 0301 	rsb	r3, r3, #1
 8016ac2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8016ac4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	d0f0      	beq.n	8016aac <__gethex+0x320>
 8016aca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8016ace:	f104 0314 	add.w	r3, r4, #20
 8016ad2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8016ad6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8016ada:	f04f 0c00 	mov.w	ip, #0
 8016ade:	4618      	mov	r0, r3
 8016ae0:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ae4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016ae8:	d01b      	beq.n	8016b22 <__gethex+0x396>
 8016aea:	3201      	adds	r2, #1
 8016aec:	6002      	str	r2, [r0, #0]
 8016aee:	2d02      	cmp	r5, #2
 8016af0:	f104 0314 	add.w	r3, r4, #20
 8016af4:	d13c      	bne.n	8016b70 <__gethex+0x3e4>
 8016af6:	f8d8 2000 	ldr.w	r2, [r8]
 8016afa:	3a01      	subs	r2, #1
 8016afc:	42b2      	cmp	r2, r6
 8016afe:	d109      	bne.n	8016b14 <__gethex+0x388>
 8016b00:	1171      	asrs	r1, r6, #5
 8016b02:	2201      	movs	r2, #1
 8016b04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016b08:	f006 061f 	and.w	r6, r6, #31
 8016b0c:	fa02 f606 	lsl.w	r6, r2, r6
 8016b10:	421e      	tst	r6, r3
 8016b12:	d13a      	bne.n	8016b8a <__gethex+0x3fe>
 8016b14:	f045 0520 	orr.w	r5, r5, #32
 8016b18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016b1a:	601c      	str	r4, [r3, #0]
 8016b1c:	9b02      	ldr	r3, [sp, #8]
 8016b1e:	601f      	str	r7, [r3, #0]
 8016b20:	e6b0      	b.n	8016884 <__gethex+0xf8>
 8016b22:	4299      	cmp	r1, r3
 8016b24:	f843 cc04 	str.w	ip, [r3, #-4]
 8016b28:	d8d9      	bhi.n	8016ade <__gethex+0x352>
 8016b2a:	68a3      	ldr	r3, [r4, #8]
 8016b2c:	459b      	cmp	fp, r3
 8016b2e:	db17      	blt.n	8016b60 <__gethex+0x3d4>
 8016b30:	6861      	ldr	r1, [r4, #4]
 8016b32:	9801      	ldr	r0, [sp, #4]
 8016b34:	3101      	adds	r1, #1
 8016b36:	f7fd fe6d 	bl	8014814 <_Balloc>
 8016b3a:	4681      	mov	r9, r0
 8016b3c:	b918      	cbnz	r0, 8016b46 <__gethex+0x3ba>
 8016b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8016ba8 <__gethex+0x41c>)
 8016b40:	4602      	mov	r2, r0
 8016b42:	2184      	movs	r1, #132	@ 0x84
 8016b44:	e6c5      	b.n	80168d2 <__gethex+0x146>
 8016b46:	6922      	ldr	r2, [r4, #16]
 8016b48:	3202      	adds	r2, #2
 8016b4a:	f104 010c 	add.w	r1, r4, #12
 8016b4e:	0092      	lsls	r2, r2, #2
 8016b50:	300c      	adds	r0, #12
 8016b52:	f7fc ff64 	bl	8013a1e <memcpy>
 8016b56:	4621      	mov	r1, r4
 8016b58:	9801      	ldr	r0, [sp, #4]
 8016b5a:	f7fd fe9b 	bl	8014894 <_Bfree>
 8016b5e:	464c      	mov	r4, r9
 8016b60:	6923      	ldr	r3, [r4, #16]
 8016b62:	1c5a      	adds	r2, r3, #1
 8016b64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016b68:	6122      	str	r2, [r4, #16]
 8016b6a:	2201      	movs	r2, #1
 8016b6c:	615a      	str	r2, [r3, #20]
 8016b6e:	e7be      	b.n	8016aee <__gethex+0x362>
 8016b70:	6922      	ldr	r2, [r4, #16]
 8016b72:	455a      	cmp	r2, fp
 8016b74:	dd0b      	ble.n	8016b8e <__gethex+0x402>
 8016b76:	2101      	movs	r1, #1
 8016b78:	4620      	mov	r0, r4
 8016b7a:	f7ff fd9f 	bl	80166bc <rshift>
 8016b7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016b82:	3701      	adds	r7, #1
 8016b84:	42bb      	cmp	r3, r7
 8016b86:	f6ff aee0 	blt.w	801694a <__gethex+0x1be>
 8016b8a:	2501      	movs	r5, #1
 8016b8c:	e7c2      	b.n	8016b14 <__gethex+0x388>
 8016b8e:	f016 061f 	ands.w	r6, r6, #31
 8016b92:	d0fa      	beq.n	8016b8a <__gethex+0x3fe>
 8016b94:	4453      	add	r3, sl
 8016b96:	f1c6 0620 	rsb	r6, r6, #32
 8016b9a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8016b9e:	f7fd ff2b 	bl	80149f8 <__hi0bits>
 8016ba2:	42b0      	cmp	r0, r6
 8016ba4:	dbe7      	blt.n	8016b76 <__gethex+0x3ea>
 8016ba6:	e7f0      	b.n	8016b8a <__gethex+0x3fe>
 8016ba8:	08017c0d 	.word	0x08017c0d

08016bac <L_shift>:
 8016bac:	f1c2 0208 	rsb	r2, r2, #8
 8016bb0:	0092      	lsls	r2, r2, #2
 8016bb2:	b570      	push	{r4, r5, r6, lr}
 8016bb4:	f1c2 0620 	rsb	r6, r2, #32
 8016bb8:	6843      	ldr	r3, [r0, #4]
 8016bba:	6804      	ldr	r4, [r0, #0]
 8016bbc:	fa03 f506 	lsl.w	r5, r3, r6
 8016bc0:	432c      	orrs	r4, r5
 8016bc2:	40d3      	lsrs	r3, r2
 8016bc4:	6004      	str	r4, [r0, #0]
 8016bc6:	f840 3f04 	str.w	r3, [r0, #4]!
 8016bca:	4288      	cmp	r0, r1
 8016bcc:	d3f4      	bcc.n	8016bb8 <L_shift+0xc>
 8016bce:	bd70      	pop	{r4, r5, r6, pc}

08016bd0 <__match>:
 8016bd0:	b530      	push	{r4, r5, lr}
 8016bd2:	6803      	ldr	r3, [r0, #0]
 8016bd4:	3301      	adds	r3, #1
 8016bd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016bda:	b914      	cbnz	r4, 8016be2 <__match+0x12>
 8016bdc:	6003      	str	r3, [r0, #0]
 8016bde:	2001      	movs	r0, #1
 8016be0:	bd30      	pop	{r4, r5, pc}
 8016be2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016be6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8016bea:	2d19      	cmp	r5, #25
 8016bec:	bf98      	it	ls
 8016bee:	3220      	addls	r2, #32
 8016bf0:	42a2      	cmp	r2, r4
 8016bf2:	d0f0      	beq.n	8016bd6 <__match+0x6>
 8016bf4:	2000      	movs	r0, #0
 8016bf6:	e7f3      	b.n	8016be0 <__match+0x10>

08016bf8 <__hexnan>:
 8016bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016bfc:	680b      	ldr	r3, [r1, #0]
 8016bfe:	6801      	ldr	r1, [r0, #0]
 8016c00:	115e      	asrs	r6, r3, #5
 8016c02:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8016c06:	f013 031f 	ands.w	r3, r3, #31
 8016c0a:	b087      	sub	sp, #28
 8016c0c:	bf18      	it	ne
 8016c0e:	3604      	addne	r6, #4
 8016c10:	2500      	movs	r5, #0
 8016c12:	1f37      	subs	r7, r6, #4
 8016c14:	4682      	mov	sl, r0
 8016c16:	4690      	mov	r8, r2
 8016c18:	9301      	str	r3, [sp, #4]
 8016c1a:	f846 5c04 	str.w	r5, [r6, #-4]
 8016c1e:	46b9      	mov	r9, r7
 8016c20:	463c      	mov	r4, r7
 8016c22:	9502      	str	r5, [sp, #8]
 8016c24:	46ab      	mov	fp, r5
 8016c26:	784a      	ldrb	r2, [r1, #1]
 8016c28:	1c4b      	adds	r3, r1, #1
 8016c2a:	9303      	str	r3, [sp, #12]
 8016c2c:	b342      	cbz	r2, 8016c80 <__hexnan+0x88>
 8016c2e:	4610      	mov	r0, r2
 8016c30:	9105      	str	r1, [sp, #20]
 8016c32:	9204      	str	r2, [sp, #16]
 8016c34:	f7ff fd94 	bl	8016760 <__hexdig_fun>
 8016c38:	2800      	cmp	r0, #0
 8016c3a:	d151      	bne.n	8016ce0 <__hexnan+0xe8>
 8016c3c:	9a04      	ldr	r2, [sp, #16]
 8016c3e:	9905      	ldr	r1, [sp, #20]
 8016c40:	2a20      	cmp	r2, #32
 8016c42:	d818      	bhi.n	8016c76 <__hexnan+0x7e>
 8016c44:	9b02      	ldr	r3, [sp, #8]
 8016c46:	459b      	cmp	fp, r3
 8016c48:	dd13      	ble.n	8016c72 <__hexnan+0x7a>
 8016c4a:	454c      	cmp	r4, r9
 8016c4c:	d206      	bcs.n	8016c5c <__hexnan+0x64>
 8016c4e:	2d07      	cmp	r5, #7
 8016c50:	dc04      	bgt.n	8016c5c <__hexnan+0x64>
 8016c52:	462a      	mov	r2, r5
 8016c54:	4649      	mov	r1, r9
 8016c56:	4620      	mov	r0, r4
 8016c58:	f7ff ffa8 	bl	8016bac <L_shift>
 8016c5c:	4544      	cmp	r4, r8
 8016c5e:	d952      	bls.n	8016d06 <__hexnan+0x10e>
 8016c60:	2300      	movs	r3, #0
 8016c62:	f1a4 0904 	sub.w	r9, r4, #4
 8016c66:	f844 3c04 	str.w	r3, [r4, #-4]
 8016c6a:	f8cd b008 	str.w	fp, [sp, #8]
 8016c6e:	464c      	mov	r4, r9
 8016c70:	461d      	mov	r5, r3
 8016c72:	9903      	ldr	r1, [sp, #12]
 8016c74:	e7d7      	b.n	8016c26 <__hexnan+0x2e>
 8016c76:	2a29      	cmp	r2, #41	@ 0x29
 8016c78:	d157      	bne.n	8016d2a <__hexnan+0x132>
 8016c7a:	3102      	adds	r1, #2
 8016c7c:	f8ca 1000 	str.w	r1, [sl]
 8016c80:	f1bb 0f00 	cmp.w	fp, #0
 8016c84:	d051      	beq.n	8016d2a <__hexnan+0x132>
 8016c86:	454c      	cmp	r4, r9
 8016c88:	d206      	bcs.n	8016c98 <__hexnan+0xa0>
 8016c8a:	2d07      	cmp	r5, #7
 8016c8c:	dc04      	bgt.n	8016c98 <__hexnan+0xa0>
 8016c8e:	462a      	mov	r2, r5
 8016c90:	4649      	mov	r1, r9
 8016c92:	4620      	mov	r0, r4
 8016c94:	f7ff ff8a 	bl	8016bac <L_shift>
 8016c98:	4544      	cmp	r4, r8
 8016c9a:	d936      	bls.n	8016d0a <__hexnan+0x112>
 8016c9c:	f1a8 0204 	sub.w	r2, r8, #4
 8016ca0:	4623      	mov	r3, r4
 8016ca2:	f853 1b04 	ldr.w	r1, [r3], #4
 8016ca6:	f842 1f04 	str.w	r1, [r2, #4]!
 8016caa:	429f      	cmp	r7, r3
 8016cac:	d2f9      	bcs.n	8016ca2 <__hexnan+0xaa>
 8016cae:	1b3b      	subs	r3, r7, r4
 8016cb0:	f023 0303 	bic.w	r3, r3, #3
 8016cb4:	3304      	adds	r3, #4
 8016cb6:	3401      	adds	r4, #1
 8016cb8:	3e03      	subs	r6, #3
 8016cba:	42b4      	cmp	r4, r6
 8016cbc:	bf88      	it	hi
 8016cbe:	2304      	movhi	r3, #4
 8016cc0:	4443      	add	r3, r8
 8016cc2:	2200      	movs	r2, #0
 8016cc4:	f843 2b04 	str.w	r2, [r3], #4
 8016cc8:	429f      	cmp	r7, r3
 8016cca:	d2fb      	bcs.n	8016cc4 <__hexnan+0xcc>
 8016ccc:	683b      	ldr	r3, [r7, #0]
 8016cce:	b91b      	cbnz	r3, 8016cd8 <__hexnan+0xe0>
 8016cd0:	4547      	cmp	r7, r8
 8016cd2:	d128      	bne.n	8016d26 <__hexnan+0x12e>
 8016cd4:	2301      	movs	r3, #1
 8016cd6:	603b      	str	r3, [r7, #0]
 8016cd8:	2005      	movs	r0, #5
 8016cda:	b007      	add	sp, #28
 8016cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ce0:	3501      	adds	r5, #1
 8016ce2:	2d08      	cmp	r5, #8
 8016ce4:	f10b 0b01 	add.w	fp, fp, #1
 8016ce8:	dd06      	ble.n	8016cf8 <__hexnan+0x100>
 8016cea:	4544      	cmp	r4, r8
 8016cec:	d9c1      	bls.n	8016c72 <__hexnan+0x7a>
 8016cee:	2300      	movs	r3, #0
 8016cf0:	f844 3c04 	str.w	r3, [r4, #-4]
 8016cf4:	2501      	movs	r5, #1
 8016cf6:	3c04      	subs	r4, #4
 8016cf8:	6822      	ldr	r2, [r4, #0]
 8016cfa:	f000 000f 	and.w	r0, r0, #15
 8016cfe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016d02:	6020      	str	r0, [r4, #0]
 8016d04:	e7b5      	b.n	8016c72 <__hexnan+0x7a>
 8016d06:	2508      	movs	r5, #8
 8016d08:	e7b3      	b.n	8016c72 <__hexnan+0x7a>
 8016d0a:	9b01      	ldr	r3, [sp, #4]
 8016d0c:	2b00      	cmp	r3, #0
 8016d0e:	d0dd      	beq.n	8016ccc <__hexnan+0xd4>
 8016d10:	f1c3 0320 	rsb	r3, r3, #32
 8016d14:	f04f 32ff 	mov.w	r2, #4294967295
 8016d18:	40da      	lsrs	r2, r3
 8016d1a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8016d1e:	4013      	ands	r3, r2
 8016d20:	f846 3c04 	str.w	r3, [r6, #-4]
 8016d24:	e7d2      	b.n	8016ccc <__hexnan+0xd4>
 8016d26:	3f04      	subs	r7, #4
 8016d28:	e7d0      	b.n	8016ccc <__hexnan+0xd4>
 8016d2a:	2004      	movs	r0, #4
 8016d2c:	e7d5      	b.n	8016cda <__hexnan+0xe2>

08016d2e <__ascii_mbtowc>:
 8016d2e:	b082      	sub	sp, #8
 8016d30:	b901      	cbnz	r1, 8016d34 <__ascii_mbtowc+0x6>
 8016d32:	a901      	add	r1, sp, #4
 8016d34:	b142      	cbz	r2, 8016d48 <__ascii_mbtowc+0x1a>
 8016d36:	b14b      	cbz	r3, 8016d4c <__ascii_mbtowc+0x1e>
 8016d38:	7813      	ldrb	r3, [r2, #0]
 8016d3a:	600b      	str	r3, [r1, #0]
 8016d3c:	7812      	ldrb	r2, [r2, #0]
 8016d3e:	1e10      	subs	r0, r2, #0
 8016d40:	bf18      	it	ne
 8016d42:	2001      	movne	r0, #1
 8016d44:	b002      	add	sp, #8
 8016d46:	4770      	bx	lr
 8016d48:	4610      	mov	r0, r2
 8016d4a:	e7fb      	b.n	8016d44 <__ascii_mbtowc+0x16>
 8016d4c:	f06f 0001 	mvn.w	r0, #1
 8016d50:	e7f8      	b.n	8016d44 <__ascii_mbtowc+0x16>

08016d52 <_realloc_r>:
 8016d52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d56:	4607      	mov	r7, r0
 8016d58:	4614      	mov	r4, r2
 8016d5a:	460d      	mov	r5, r1
 8016d5c:	b921      	cbnz	r1, 8016d68 <_realloc_r+0x16>
 8016d5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016d62:	4611      	mov	r1, r2
 8016d64:	f7fd bcca 	b.w	80146fc <_malloc_r>
 8016d68:	b92a      	cbnz	r2, 8016d76 <_realloc_r+0x24>
 8016d6a:	f7fd fc53 	bl	8014614 <_free_r>
 8016d6e:	4625      	mov	r5, r4
 8016d70:	4628      	mov	r0, r5
 8016d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d76:	f000 f840 	bl	8016dfa <_malloc_usable_size_r>
 8016d7a:	4284      	cmp	r4, r0
 8016d7c:	4606      	mov	r6, r0
 8016d7e:	d802      	bhi.n	8016d86 <_realloc_r+0x34>
 8016d80:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016d84:	d8f4      	bhi.n	8016d70 <_realloc_r+0x1e>
 8016d86:	4621      	mov	r1, r4
 8016d88:	4638      	mov	r0, r7
 8016d8a:	f7fd fcb7 	bl	80146fc <_malloc_r>
 8016d8e:	4680      	mov	r8, r0
 8016d90:	b908      	cbnz	r0, 8016d96 <_realloc_r+0x44>
 8016d92:	4645      	mov	r5, r8
 8016d94:	e7ec      	b.n	8016d70 <_realloc_r+0x1e>
 8016d96:	42b4      	cmp	r4, r6
 8016d98:	4622      	mov	r2, r4
 8016d9a:	4629      	mov	r1, r5
 8016d9c:	bf28      	it	cs
 8016d9e:	4632      	movcs	r2, r6
 8016da0:	f7fc fe3d 	bl	8013a1e <memcpy>
 8016da4:	4629      	mov	r1, r5
 8016da6:	4638      	mov	r0, r7
 8016da8:	f7fd fc34 	bl	8014614 <_free_r>
 8016dac:	e7f1      	b.n	8016d92 <_realloc_r+0x40>

08016dae <__ascii_wctomb>:
 8016dae:	4603      	mov	r3, r0
 8016db0:	4608      	mov	r0, r1
 8016db2:	b141      	cbz	r1, 8016dc6 <__ascii_wctomb+0x18>
 8016db4:	2aff      	cmp	r2, #255	@ 0xff
 8016db6:	d904      	bls.n	8016dc2 <__ascii_wctomb+0x14>
 8016db8:	228a      	movs	r2, #138	@ 0x8a
 8016dba:	601a      	str	r2, [r3, #0]
 8016dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8016dc0:	4770      	bx	lr
 8016dc2:	700a      	strb	r2, [r1, #0]
 8016dc4:	2001      	movs	r0, #1
 8016dc6:	4770      	bx	lr

08016dc8 <fiprintf>:
 8016dc8:	b40e      	push	{r1, r2, r3}
 8016dca:	b503      	push	{r0, r1, lr}
 8016dcc:	4601      	mov	r1, r0
 8016dce:	ab03      	add	r3, sp, #12
 8016dd0:	4805      	ldr	r0, [pc, #20]	@ (8016de8 <fiprintf+0x20>)
 8016dd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8016dd6:	6800      	ldr	r0, [r0, #0]
 8016dd8:	9301      	str	r3, [sp, #4]
 8016dda:	f7ff f97b 	bl	80160d4 <_vfiprintf_r>
 8016dde:	b002      	add	sp, #8
 8016de0:	f85d eb04 	ldr.w	lr, [sp], #4
 8016de4:	b003      	add	sp, #12
 8016de6:	4770      	bx	lr
 8016de8:	24000048 	.word	0x24000048

08016dec <abort>:
 8016dec:	b508      	push	{r3, lr}
 8016dee:	2006      	movs	r0, #6
 8016df0:	f000 f834 	bl	8016e5c <raise>
 8016df4:	2001      	movs	r0, #1
 8016df6:	f7ed fcab 	bl	8004750 <_exit>

08016dfa <_malloc_usable_size_r>:
 8016dfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016dfe:	1f18      	subs	r0, r3, #4
 8016e00:	2b00      	cmp	r3, #0
 8016e02:	bfbc      	itt	lt
 8016e04:	580b      	ldrlt	r3, [r1, r0]
 8016e06:	18c0      	addlt	r0, r0, r3
 8016e08:	4770      	bx	lr

08016e0a <_raise_r>:
 8016e0a:	291f      	cmp	r1, #31
 8016e0c:	b538      	push	{r3, r4, r5, lr}
 8016e0e:	4605      	mov	r5, r0
 8016e10:	460c      	mov	r4, r1
 8016e12:	d904      	bls.n	8016e1e <_raise_r+0x14>
 8016e14:	2316      	movs	r3, #22
 8016e16:	6003      	str	r3, [r0, #0]
 8016e18:	f04f 30ff 	mov.w	r0, #4294967295
 8016e1c:	bd38      	pop	{r3, r4, r5, pc}
 8016e1e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016e20:	b112      	cbz	r2, 8016e28 <_raise_r+0x1e>
 8016e22:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016e26:	b94b      	cbnz	r3, 8016e3c <_raise_r+0x32>
 8016e28:	4628      	mov	r0, r5
 8016e2a:	f000 f831 	bl	8016e90 <_getpid_r>
 8016e2e:	4622      	mov	r2, r4
 8016e30:	4601      	mov	r1, r0
 8016e32:	4628      	mov	r0, r5
 8016e34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016e38:	f000 b818 	b.w	8016e6c <_kill_r>
 8016e3c:	2b01      	cmp	r3, #1
 8016e3e:	d00a      	beq.n	8016e56 <_raise_r+0x4c>
 8016e40:	1c59      	adds	r1, r3, #1
 8016e42:	d103      	bne.n	8016e4c <_raise_r+0x42>
 8016e44:	2316      	movs	r3, #22
 8016e46:	6003      	str	r3, [r0, #0]
 8016e48:	2001      	movs	r0, #1
 8016e4a:	e7e7      	b.n	8016e1c <_raise_r+0x12>
 8016e4c:	2100      	movs	r1, #0
 8016e4e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016e52:	4620      	mov	r0, r4
 8016e54:	4798      	blx	r3
 8016e56:	2000      	movs	r0, #0
 8016e58:	e7e0      	b.n	8016e1c <_raise_r+0x12>
	...

08016e5c <raise>:
 8016e5c:	4b02      	ldr	r3, [pc, #8]	@ (8016e68 <raise+0xc>)
 8016e5e:	4601      	mov	r1, r0
 8016e60:	6818      	ldr	r0, [r3, #0]
 8016e62:	f7ff bfd2 	b.w	8016e0a <_raise_r>
 8016e66:	bf00      	nop
 8016e68:	24000048 	.word	0x24000048

08016e6c <_kill_r>:
 8016e6c:	b538      	push	{r3, r4, r5, lr}
 8016e6e:	4d07      	ldr	r5, [pc, #28]	@ (8016e8c <_kill_r+0x20>)
 8016e70:	2300      	movs	r3, #0
 8016e72:	4604      	mov	r4, r0
 8016e74:	4608      	mov	r0, r1
 8016e76:	4611      	mov	r1, r2
 8016e78:	602b      	str	r3, [r5, #0]
 8016e7a:	f7ed fc59 	bl	8004730 <_kill>
 8016e7e:	1c43      	adds	r3, r0, #1
 8016e80:	d102      	bne.n	8016e88 <_kill_r+0x1c>
 8016e82:	682b      	ldr	r3, [r5, #0]
 8016e84:	b103      	cbz	r3, 8016e88 <_kill_r+0x1c>
 8016e86:	6023      	str	r3, [r4, #0]
 8016e88:	bd38      	pop	{r3, r4, r5, pc}
 8016e8a:	bf00      	nop
 8016e8c:	24001a50 	.word	0x24001a50

08016e90 <_getpid_r>:
 8016e90:	f7ed bc46 	b.w	8004720 <_getpid>
 8016e94:	0000      	movs	r0, r0
	...

08016e98 <log10>:
 8016e98:	b508      	push	{r3, lr}
 8016e9a:	ed2d 8b02 	vpush	{d8}
 8016e9e:	eeb0 8b40 	vmov.f64	d8, d0
 8016ea2:	f000 f8c1 	bl	8017028 <__ieee754_log10>
 8016ea6:	eeb4 8b48 	vcmp.f64	d8, d8
 8016eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016eae:	d60f      	bvs.n	8016ed0 <log10+0x38>
 8016eb0:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8016eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016eb8:	d80a      	bhi.n	8016ed0 <log10+0x38>
 8016eba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8016ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016ec2:	d108      	bne.n	8016ed6 <log10+0x3e>
 8016ec4:	f7fc fd7e 	bl	80139c4 <__errno>
 8016ec8:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8016ef0 <log10+0x58>
 8016ecc:	2322      	movs	r3, #34	@ 0x22
 8016ece:	6003      	str	r3, [r0, #0]
 8016ed0:	ecbd 8b02 	vpop	{d8}
 8016ed4:	bd08      	pop	{r3, pc}
 8016ed6:	f7fc fd75 	bl	80139c4 <__errno>
 8016eda:	ecbd 8b02 	vpop	{d8}
 8016ede:	2321      	movs	r3, #33	@ 0x21
 8016ee0:	6003      	str	r3, [r0, #0]
 8016ee2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8016ee6:	4804      	ldr	r0, [pc, #16]	@ (8016ef8 <log10+0x60>)
 8016ee8:	f7ff bbae 	b.w	8016648 <nan>
 8016eec:	f3af 8000 	nop.w
 8016ef0:	00000000 	.word	0x00000000
 8016ef4:	fff00000 	.word	0xfff00000
 8016ef8:	08017ccd 	.word	0x08017ccd

08016efc <logf>:
 8016efc:	ee10 3a10 	vmov	r3, s0
 8016f00:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8016f04:	b410      	push	{r4}
 8016f06:	d055      	beq.n	8016fb4 <logf+0xb8>
 8016f08:	f5a3 0200 	sub.w	r2, r3, #8388608	@ 0x800000
 8016f0c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8016f10:	d31a      	bcc.n	8016f48 <logf+0x4c>
 8016f12:	005a      	lsls	r2, r3, #1
 8016f14:	d104      	bne.n	8016f20 <logf+0x24>
 8016f16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016f1a:	2001      	movs	r0, #1
 8016f1c:	f000 b862 	b.w	8016fe4 <__math_divzerof>
 8016f20:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8016f24:	d043      	beq.n	8016fae <logf+0xb2>
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	db02      	blt.n	8016f30 <logf+0x34>
 8016f2a:	f1b2 4f7f 	cmp.w	r2, #4278190080	@ 0xff000000
 8016f2e:	d303      	bcc.n	8016f38 <logf+0x3c>
 8016f30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016f34:	f000 b868 	b.w	8017008 <__math_invalidf>
 8016f38:	eddf 7a20 	vldr	s15, [pc, #128]	@ 8016fbc <logf+0xc0>
 8016f3c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016f40:	ee10 3a10 	vmov	r3, s0
 8016f44:	f1a3 6338 	sub.w	r3, r3, #192937984	@ 0xb800000
 8016f48:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
 8016f4c:	491c      	ldr	r1, [pc, #112]	@ (8016fc0 <logf+0xc4>)
 8016f4e:	eebf 0b00 	vmov.f64	d0, #240	@ 0xbf800000 -1.0
 8016f52:	f502 024d 	add.w	r2, r2, #13434880	@ 0xcd0000
 8016f56:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 8016f5a:	0dd4      	lsrs	r4, r2, #23
 8016f5c:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 8016f60:	05e4      	lsls	r4, r4, #23
 8016f62:	ed90 5b00 	vldr	d5, [r0]
 8016f66:	1b1b      	subs	r3, r3, r4
 8016f68:	ee07 3a90 	vmov	s15, r3
 8016f6c:	ed90 6b02 	vldr	d6, [r0, #8]
 8016f70:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8016f74:	15d2      	asrs	r2, r2, #23
 8016f76:	eea5 0b07 	vfma.f64	d0, d5, d7
 8016f7a:	ed91 5b40 	vldr	d5, [r1, #256]	@ 0x100
 8016f7e:	ee20 4b00 	vmul.f64	d4, d0, d0
 8016f82:	ee07 2a90 	vmov	s15, r2
 8016f86:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8016f8a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8016f8e:	ed91 5b44 	vldr	d5, [r1, #272]	@ 0x110
 8016f92:	ed91 7b46 	vldr	d7, [r1, #280]	@ 0x118
 8016f96:	eea5 7b00 	vfma.f64	d7, d5, d0
 8016f9a:	ed91 5b42 	vldr	d5, [r1, #264]	@ 0x108
 8016f9e:	ee30 0b06 	vadd.f64	d0, d0, d6
 8016fa2:	eea5 7b04 	vfma.f64	d7, d5, d4
 8016fa6:	eea4 0b07 	vfma.f64	d0, d4, d7
 8016faa:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8016fae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016fb2:	4770      	bx	lr
 8016fb4:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8016fc4 <logf+0xc8>
 8016fb8:	e7f9      	b.n	8016fae <logf+0xb2>
 8016fba:	bf00      	nop
 8016fbc:	4b000000 	.word	0x4b000000
 8016fc0:	08017f88 	.word	0x08017f88
 8016fc4:	00000000 	.word	0x00000000

08016fc8 <with_errnof>:
 8016fc8:	b510      	push	{r4, lr}
 8016fca:	ed2d 8b02 	vpush	{d8}
 8016fce:	eeb0 8a40 	vmov.f32	s16, s0
 8016fd2:	4604      	mov	r4, r0
 8016fd4:	f7fc fcf6 	bl	80139c4 <__errno>
 8016fd8:	eeb0 0a48 	vmov.f32	s0, s16
 8016fdc:	ecbd 8b02 	vpop	{d8}
 8016fe0:	6004      	str	r4, [r0, #0]
 8016fe2:	bd10      	pop	{r4, pc}

08016fe4 <__math_divzerof>:
 8016fe4:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8017004 <__math_divzerof+0x20>
 8016fe8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8016fec:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8016ff0:	2800      	cmp	r0, #0
 8016ff2:	f04f 0022 	mov.w	r0, #34	@ 0x22
 8016ff6:	fe47 7a87 	vseleq.f32	s15, s15, s14
 8016ffa:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8016ffe:	f7ff bfe3 	b.w	8016fc8 <with_errnof>
 8017002:	bf00      	nop
 8017004:	00000000 	.word	0x00000000

08017008 <__math_invalidf>:
 8017008:	eef0 7a40 	vmov.f32	s15, s0
 801700c:	ee30 7a40 	vsub.f32	s14, s0, s0
 8017010:	eef4 7a67 	vcmp.f32	s15, s15
 8017014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017018:	ee87 0a07 	vdiv.f32	s0, s14, s14
 801701c:	d602      	bvs.n	8017024 <__math_invalidf+0x1c>
 801701e:	2021      	movs	r0, #33	@ 0x21
 8017020:	f7ff bfd2 	b.w	8016fc8 <with_errnof>
 8017024:	4770      	bx	lr
	...

08017028 <__ieee754_log10>:
 8017028:	b510      	push	{r4, lr}
 801702a:	ee10 3a90 	vmov	r3, s1
 801702e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8017032:	ed2d 8b02 	vpush	{d8}
 8017036:	da21      	bge.n	801707c <__ieee754_log10+0x54>
 8017038:	ee10 1a10 	vmov	r1, s0
 801703c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8017040:	430a      	orrs	r2, r1
 8017042:	d108      	bne.n	8017056 <__ieee754_log10+0x2e>
 8017044:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 80170d0 <__ieee754_log10+0xa8>
 8017048:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 80170d8 <__ieee754_log10+0xb0>
 801704c:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8017050:	ecbd 8b02 	vpop	{d8}
 8017054:	bd10      	pop	{r4, pc}
 8017056:	2b00      	cmp	r3, #0
 8017058:	da02      	bge.n	8017060 <__ieee754_log10+0x38>
 801705a:	ee30 6b40 	vsub.f64	d6, d0, d0
 801705e:	e7f3      	b.n	8017048 <__ieee754_log10+0x20>
 8017060:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ 80170e0 <__ieee754_log10+0xb8>
 8017064:	ee20 0b07 	vmul.f64	d0, d0, d7
 8017068:	ee10 3a90 	vmov	r3, s1
 801706c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8017070:	4923      	ldr	r1, [pc, #140]	@ (8017100 <__ieee754_log10+0xd8>)
 8017072:	428b      	cmp	r3, r1
 8017074:	dd04      	ble.n	8017080 <__ieee754_log10+0x58>
 8017076:	ee30 0b00 	vadd.f64	d0, d0, d0
 801707a:	e7e9      	b.n	8017050 <__ieee754_log10+0x28>
 801707c:	2200      	movs	r2, #0
 801707e:	e7f7      	b.n	8017070 <__ieee754_log10+0x48>
 8017080:	1518      	asrs	r0, r3, #20
 8017082:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 8017086:	4410      	add	r0, r2
 8017088:	f3c3 0113 	ubfx	r1, r3, #0, #20
 801708c:	f240 34ff 	movw	r4, #1023	@ 0x3ff
 8017090:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8017094:	ee08 3a10 	vmov	s16, r3
 8017098:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 801709c:	ec53 2b10 	vmov	r2, r3, d0
 80170a0:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80170a4:	ec43 2b10 	vmov	d0, r2, r3
 80170a8:	f000 f82e 	bl	8017108 <log>
 80170ac:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 80170e8 <__ieee754_log10+0xc0>
 80170b0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80170b4:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 80170f0 <__ieee754_log10+0xc8>
 80170b8:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 80170bc:	eea8 0b07 	vfma.f64	d0, d8, d7
 80170c0:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80170f8 <__ieee754_log10+0xd0>
 80170c4:	eea8 0b07 	vfma.f64	d0, d8, d7
 80170c8:	e7c2      	b.n	8017050 <__ieee754_log10+0x28>
 80170ca:	bf00      	nop
 80170cc:	f3af 8000 	nop.w
 80170d0:	00000000 	.word	0x00000000
 80170d4:	c3500000 	.word	0xc3500000
	...
 80170e4:	43500000 	.word	0x43500000
 80170e8:	1526e50e 	.word	0x1526e50e
 80170ec:	3fdbcb7b 	.word	0x3fdbcb7b
 80170f0:	11f12b36 	.word	0x11f12b36
 80170f4:	3d59fef3 	.word	0x3d59fef3
 80170f8:	509f6000 	.word	0x509f6000
 80170fc:	3fd34413 	.word	0x3fd34413
 8017100:	7fefffff 	.word	0x7fefffff
 8017104:	00000000 	.word	0x00000000

08017108 <log>:
 8017108:	b4f0      	push	{r4, r5, r6, r7}
 801710a:	ee10 0a90 	vmov	r0, s1
 801710e:	ee10 3a10 	vmov	r3, s0
 8017112:	f04f 34ff 	mov.w	r4, #4294967295
 8017116:	429c      	cmp	r4, r3
 8017118:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 801711c:	4c72      	ldr	r4, [pc, #456]	@ (80172e8 <log+0x1e0>)
 801711e:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 8017122:	418c      	sbcs	r4, r1
 8017124:	ed2d 8b02 	vpush	{d8}
 8017128:	ea4f 4210 	mov.w	r2, r0, lsr #16
 801712c:	d35a      	bcc.n	80171e4 <log+0xdc>
 801712e:	4a6f      	ldr	r2, [pc, #444]	@ (80172ec <log+0x1e4>)
 8017130:	4290      	cmp	r0, r2
 8017132:	bf08      	it	eq
 8017134:	2b00      	cmpeq	r3, #0
 8017136:	f000 80c7 	beq.w	80172c8 <log+0x1c0>
 801713a:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 801713e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8017142:	4b6b      	ldr	r3, [pc, #428]	@ (80172f0 <log+0x1e8>)
 8017144:	ee20 2b00 	vmul.f64	d2, d0, d0
 8017148:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 801714c:	ee20 4b02 	vmul.f64	d4, d0, d2
 8017150:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 8017154:	eea6 7b00 	vfma.f64	d7, d6, d0
 8017158:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 801715c:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8017160:	eea6 7b02 	vfma.f64	d7, d6, d2
 8017164:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 8017168:	eea5 6b00 	vfma.f64	d6, d5, d0
 801716c:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8017170:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 8017174:	eea5 6b02 	vfma.f64	d6, d5, d2
 8017178:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 801717c:	eea3 5b00 	vfma.f64	d5, d3, d0
 8017180:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 8017184:	eea3 5b02 	vfma.f64	d5, d3, d2
 8017188:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 801718c:	eea3 5b04 	vfma.f64	d5, d3, d4
 8017190:	eea5 6b04 	vfma.f64	d6, d5, d4
 8017194:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 8017198:	eea6 7b04 	vfma.f64	d7, d6, d4
 801719c:	eeb0 2b47 	vmov.f64	d2, d7
 80171a0:	ed9f 7b4b 	vldr	d7, [pc, #300]	@ 80172d0 <log+0x1c8>
 80171a4:	eeb0 6b40 	vmov.f64	d6, d0
 80171a8:	eeb0 3b40 	vmov.f64	d3, d0
 80171ac:	eea0 6b07 	vfma.f64	d6, d0, d7
 80171b0:	eea0 6b47 	vfms.f64	d6, d0, d7
 80171b4:	ee30 8b46 	vsub.f64	d8, d0, d6
 80171b8:	ee26 1b06 	vmul.f64	d1, d6, d6
 80171bc:	eea1 3b05 	vfma.f64	d3, d1, d5
 80171c0:	ee30 7b43 	vsub.f64	d7, d0, d3
 80171c4:	ee30 0b06 	vadd.f64	d0, d0, d6
 80171c8:	eea1 7b05 	vfma.f64	d7, d1, d5
 80171cc:	ee25 5b08 	vmul.f64	d5, d5, d8
 80171d0:	eea5 7b00 	vfma.f64	d7, d5, d0
 80171d4:	eea2 7b04 	vfma.f64	d7, d2, d4
 80171d8:	ee33 0b07 	vadd.f64	d0, d3, d7
 80171dc:	ecbd 8b02 	vpop	{d8}
 80171e0:	bcf0      	pop	{r4, r5, r6, r7}
 80171e2:	4770      	bx	lr
 80171e4:	f1a2 0410 	sub.w	r4, r2, #16
 80171e8:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 80171ec:	428c      	cmp	r4, r1
 80171ee:	d923      	bls.n	8017238 <log+0x130>
 80171f0:	18d9      	adds	r1, r3, r3
 80171f2:	eb40 0400 	adc.w	r4, r0, r0
 80171f6:	4321      	orrs	r1, r4
 80171f8:	d105      	bne.n	8017206 <log+0xfe>
 80171fa:	ecbd 8b02 	vpop	{d8}
 80171fe:	2001      	movs	r0, #1
 8017200:	bcf0      	pop	{r4, r5, r6, r7}
 8017202:	f000 b889 	b.w	8017318 <__math_divzero>
 8017206:	493b      	ldr	r1, [pc, #236]	@ (80172f4 <log+0x1ec>)
 8017208:	4288      	cmp	r0, r1
 801720a:	bf08      	it	eq
 801720c:	2b00      	cmpeq	r3, #0
 801720e:	d0e5      	beq.n	80171dc <log+0xd4>
 8017210:	0413      	lsls	r3, r2, #16
 8017212:	d403      	bmi.n	801721c <log+0x114>
 8017214:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8017218:	4393      	bics	r3, r2
 801721a:	d104      	bne.n	8017226 <log+0x11e>
 801721c:	ecbd 8b02 	vpop	{d8}
 8017220:	bcf0      	pop	{r4, r5, r6, r7}
 8017222:	f000 b891 	b.w	8017348 <__math_invalid>
 8017226:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80172d8 <log+0x1d0>
 801722a:	ee20 7b07 	vmul.f64	d7, d0, d7
 801722e:	ec53 2b17 	vmov	r2, r3, d7
 8017232:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 8017236:	4613      	mov	r3, r2
 8017238:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 801723c:	492c      	ldr	r1, [pc, #176]	@ (80172f0 <log+0x1e8>)
 801723e:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 8017242:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 8017246:	f3c2 3446 	ubfx	r4, r2, #13, #7
 801724a:	ea4f 5c12 	mov.w	ip, r2, lsr #20
 801724e:	eb01 1504 	add.w	r5, r1, r4, lsl #4
 8017252:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
 8017256:	ed95 7b24 	vldr	d7, [r5, #144]	@ 0x90
 801725a:	1e1e      	subs	r6, r3, #0
 801725c:	eba0 070c 	sub.w	r7, r0, ip
 8017260:	ec47 6b16 	vmov	d6, r6, r7
 8017264:	1512      	asrs	r2, r2, #20
 8017266:	eea7 5b06 	vfma.f64	d5, d7, d6
 801726a:	ee07 2a90 	vmov	s15, r2
 801726e:	ee25 2b05 	vmul.f64	d2, d5, d5
 8017272:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8017276:	ed91 4b00 	vldr	d4, [r1]
 801727a:	ee25 1b02 	vmul.f64	d1, d5, d2
 801727e:	ed95 7b26 	vldr	d7, [r5, #152]	@ 0x98
 8017282:	eea4 7b06 	vfma.f64	d7, d4, d6
 8017286:	ee35 4b07 	vadd.f64	d4, d5, d7
 801728a:	ee37 0b44 	vsub.f64	d0, d7, d4
 801728e:	ed91 7b02 	vldr	d7, [r1, #8]
 8017292:	ee30 0b05 	vadd.f64	d0, d0, d5
 8017296:	eea7 0b06 	vfma.f64	d0, d7, d6
 801729a:	ed91 7b04 	vldr	d7, [r1, #16]
 801729e:	ed91 6b08 	vldr	d6, [r1, #32]
 80172a2:	eea7 0b02 	vfma.f64	d0, d7, d2
 80172a6:	ed91 7b06 	vldr	d7, [r1, #24]
 80172aa:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 80172ae:	eea6 7b05 	vfma.f64	d7, d6, d5
 80172b2:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 80172b6:	eea3 6b05 	vfma.f64	d6, d3, d5
 80172ba:	eea6 7b02 	vfma.f64	d7, d6, d2
 80172be:	eea1 0b07 	vfma.f64	d0, d1, d7
 80172c2:	ee30 0b04 	vadd.f64	d0, d0, d4
 80172c6:	e789      	b.n	80171dc <log+0xd4>
 80172c8:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 80172e0 <log+0x1d8>
 80172cc:	e786      	b.n	80171dc <log+0xd4>
 80172ce:	bf00      	nop
 80172d0:	00000000 	.word	0x00000000
 80172d4:	41a00000 	.word	0x41a00000
 80172d8:	00000000 	.word	0x00000000
 80172dc:	43300000 	.word	0x43300000
	...
 80172e8:	000308ff 	.word	0x000308ff
 80172ec:	3ff00000 	.word	0x3ff00000
 80172f0:	080180a8 	.word	0x080180a8
 80172f4:	7ff00000 	.word	0x7ff00000

080172f8 <with_errno>:
 80172f8:	b510      	push	{r4, lr}
 80172fa:	ed2d 8b02 	vpush	{d8}
 80172fe:	eeb0 8b40 	vmov.f64	d8, d0
 8017302:	4604      	mov	r4, r0
 8017304:	f7fc fb5e 	bl	80139c4 <__errno>
 8017308:	eeb0 0b48 	vmov.f64	d0, d8
 801730c:	ecbd 8b02 	vpop	{d8}
 8017310:	6004      	str	r4, [r0, #0]
 8017312:	bd10      	pop	{r4, pc}
 8017314:	0000      	movs	r0, r0
	...

08017318 <__math_divzero>:
 8017318:	b082      	sub	sp, #8
 801731a:	2800      	cmp	r0, #0
 801731c:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8017320:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8017324:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8017328:	ed8d 7b00 	vstr	d7, [sp]
 801732c:	ed9d 0b00 	vldr	d0, [sp]
 8017330:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8017340 <__math_divzero+0x28>
 8017334:	2022      	movs	r0, #34	@ 0x22
 8017336:	ee80 0b07 	vdiv.f64	d0, d0, d7
 801733a:	b002      	add	sp, #8
 801733c:	f7ff bfdc 	b.w	80172f8 <with_errno>
	...

08017348 <__math_invalid>:
 8017348:	eeb0 7b40 	vmov.f64	d7, d0
 801734c:	eeb4 7b47 	vcmp.f64	d7, d7
 8017350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017354:	ee30 6b40 	vsub.f64	d6, d0, d0
 8017358:	ee86 0b06 	vdiv.f64	d0, d6, d6
 801735c:	d602      	bvs.n	8017364 <__math_invalid+0x1c>
 801735e:	2021      	movs	r0, #33	@ 0x21
 8017360:	f7ff bfca 	b.w	80172f8 <with_errno>
 8017364:	4770      	bx	lr
	...

08017368 <_init>:
 8017368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801736a:	bf00      	nop
 801736c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801736e:	bc08      	pop	{r3}
 8017370:	469e      	mov	lr, r3
 8017372:	4770      	bx	lr

08017374 <_fini>:
 8017374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017376:	bf00      	nop
 8017378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801737a:	bc08      	pop	{r3}
 801737c:	469e      	mov	lr, r3
 801737e:	4770      	bx	lr
