// Seed: 3347678465
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  tri   id_2,
    input  wor   id_3
);
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    output uwire id_6,
    output uwire id_7,
    input wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    output tri0 id_11
    , id_19,
    output tri1 id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri1 id_15,
    output wire id_16,
    output tri id_17
);
  wire id_20;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_15,
      id_4
  );
endmodule
