// Seed: 2704187380
module module_0 (
    output tri   id_0,
    input  wire  id_1,
    input  wand  module_0,
    input  tri   id_3,
    input  wire  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    output wire  id_7,
    output uwire id_8,
    output wor   id_9
    , id_13,
    output wor   id_10,
    input  tri   id_11
);
  final $display(1'h0 == 1 < id_3);
  id_14 :
  assert property (@(posedge id_1) 1)
  else $display(id_11);
endmodule
module module_1 (
    inout uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wand id_5,
    input wire id_6
);
  module_0(
      id_0, id_1, id_6, id_2, id_3, id_0, id_1, id_0, id_0, id_5, id_0, id_2
  );
  wire id_8;
  assign id_5 = id_0;
endmodule
