15:14:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\temp_xsdb_launch_script.tcl
15:14:35 INFO  : XSCT server has started successfully.
15:14:36 INFO  : Successfully done setting XSCT server connection channel  
15:14:36 INFO  : plnx-install-location is set to ''
15:14:36 INFO  : Successfully done query RDI_DATADIR 
15:14:36 INFO  : Successfully done setting workspace for the tool. 
15:14:37 INFO  : Registering command handlers for Vitis TCF services
15:20:43 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:20:43 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:59:22 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:59:31 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:00:12 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:00:54 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:01:11 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:04:30 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:52 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:05:52 INFO  : 'jtag frequency' command is executed.
16:05:52 INFO  : Context for 'APU' is selected.
16:05:52 INFO  : System reset is completed.
16:05:55 INFO  : 'after 3000' command is executed.
16:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:05:57 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
16:05:57 INFO  : Context for 'APU' is selected.
16:05:57 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
16:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:57 INFO  : Context for 'APU' is selected.
16:05:57 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
16:05:57 INFO  : 'ps7_init' command is executed.
16:05:57 INFO  : 'ps7_post_config' command is executed.
16:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:58 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:58 INFO  : Memory regions updated for context APU
16:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:58 INFO  : 'con' command is executed.
16:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:58 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
16:12:12 INFO  : Disconnected from the channel tcfchan#12.
16:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:13 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:12:13 INFO  : 'jtag frequency' command is executed.
16:12:13 INFO  : Context for 'APU' is selected.
16:12:13 INFO  : System reset is completed.
16:12:16 INFO  : 'after 3000' command is executed.
16:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:12:17 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
16:12:17 INFO  : Context for 'APU' is selected.
16:12:17 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
16:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:17 INFO  : Context for 'APU' is selected.
16:12:17 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
16:12:18 INFO  : 'ps7_init' command is executed.
16:12:18 INFO  : 'ps7_post_config' command is executed.
16:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:18 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:18 INFO  : Memory regions updated for context APU
16:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:18 INFO  : 'con' command is executed.
16:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:18 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
16:29:31 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:31:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:34:04 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:35:21 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:48:31 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:49:43 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:53:40 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:54:05 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:55:43 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:56:11 INFO  : Disconnected from the channel tcfchan#14.
16:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:12 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:56:12 INFO  : 'jtag frequency' command is executed.
16:56:12 INFO  : Context for 'APU' is selected.
16:56:12 INFO  : System reset is completed.
16:56:15 INFO  : 'after 3000' command is executed.
16:56:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:56:16 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
16:56:16 INFO  : Context for 'APU' is selected.
16:56:16 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
16:56:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:17 INFO  : Context for 'APU' is selected.
16:56:17 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
16:56:17 INFO  : 'ps7_init' command is executed.
16:56:17 INFO  : 'ps7_post_config' command is executed.
16:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:17 ERROR : Memory write error at 0x100000. MMU section translation fault
16:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
----------------End of Script----------------

16:56:17 ERROR : Memory write error at 0x100000. MMU section translation fault
16:56:46 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:57:04 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:57:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:49 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:57:49 INFO  : 'jtag frequency' command is executed.
16:57:49 INFO  : Context for 'APU' is selected.
16:57:49 INFO  : System reset is completed.
16:57:52 INFO  : 'after 3000' command is executed.
16:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:57:54 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
16:57:54 INFO  : Context for 'APU' is selected.
16:57:54 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
16:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:54 INFO  : Context for 'APU' is selected.
16:57:54 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
16:57:55 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
16:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:57:55 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
16:58:18 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
16:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:34 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:58:34 INFO  : 'jtag frequency' command is executed.
16:58:34 INFO  : Context for 'APU' is selected.
16:58:34 INFO  : System reset is completed.
16:58:37 INFO  : 'after 3000' command is executed.
16:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:58:39 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
16:58:39 INFO  : Context for 'APU' is selected.
16:58:39 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
16:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:39 INFO  : Context for 'APU' is selected.
16:58:39 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
16:58:40 INFO  : 'ps7_init' command is executed.
16:58:40 INFO  : 'ps7_post_config' command is executed.
16:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:40 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:40 INFO  : Memory regions updated for context APU
16:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:40 INFO  : 'con' command is executed.
16:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:40 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
17:01:13 INFO  : Disconnected from the channel tcfchan#34.
17:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:13 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:01:13 INFO  : 'jtag frequency' command is executed.
17:01:13 INFO  : Context for 'APU' is selected.
17:01:13 INFO  : System reset is completed.
17:01:16 INFO  : 'after 3000' command is executed.
17:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:01:18 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
17:01:18 INFO  : Context for 'APU' is selected.
17:01:18 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
17:01:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:18 INFO  : Context for 'APU' is selected.
17:01:18 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
17:01:18 ERROR : Memory read error at 0xE0001034. AP transaction timeout
17:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:01:18 ERROR : Memory read error at 0xE0001034. AP transaction timeout
17:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:30 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:02:30 INFO  : 'jtag frequency' command is executed.
17:02:30 INFO  : Context for 'APU' is selected.
17:02:30 INFO  : System reset is completed.
17:02:33 INFO  : 'after 3000' command is executed.
17:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:02:35 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
17:02:35 INFO  : Context for 'APU' is selected.
17:02:35 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
17:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:35 INFO  : Context for 'APU' is selected.
17:02:35 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
17:02:36 INFO  : 'ps7_init' command is executed.
17:02:36 INFO  : 'ps7_post_config' command is executed.
17:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:36 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:36 INFO  : Memory regions updated for context APU
17:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:36 INFO  : 'con' command is executed.
17:02:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:36 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
17:06:26 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
17:07:36 INFO  : Disconnected from the channel tcfchan#39.
17:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:37 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:07:37 INFO  : 'jtag frequency' command is executed.
17:07:37 INFO  : Context for 'APU' is selected.
17:07:37 INFO  : System reset is completed.
17:07:40 INFO  : 'after 3000' command is executed.
17:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:07:42 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
17:07:42 INFO  : Context for 'APU' is selected.
17:07:42 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
17:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:42 INFO  : Context for 'APU' is selected.
17:07:42 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
17:07:42 INFO  : 'ps7_init' command is executed.
17:07:42 INFO  : 'ps7_post_config' command is executed.
17:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:42 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:42 INFO  : Memory regions updated for context APU
17:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:43 INFO  : 'con' command is executed.
17:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:43 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
17:14:26 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
17:14:54 INFO  : Disconnected from the channel tcfchan#42.
17:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:54 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:14:54 INFO  : 'jtag frequency' command is executed.
17:14:54 INFO  : Context for 'APU' is selected.
17:14:54 INFO  : System reset is completed.
17:14:57 INFO  : 'after 3000' command is executed.
17:14:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:14:58 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
17:14:59 INFO  : Context for 'APU' is selected.
17:14:59 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
17:14:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:59 INFO  : Context for 'APU' is selected.
17:14:59 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
17:14:59 INFO  : 'ps7_init' command is executed.
17:14:59 INFO  : 'ps7_post_config' command is executed.
17:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:59 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:59 INFO  : Memory regions updated for context APU
17:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:59 INFO  : 'con' command is executed.
17:14:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:59 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
17:48:31 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
17:48:50 INFO  : Disconnected from the channel tcfchan#44.
17:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:50 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:48:50 INFO  : 'jtag frequency' command is executed.
17:48:50 INFO  : Context for 'APU' is selected.
17:48:50 INFO  : System reset is completed.
17:48:53 INFO  : 'after 3000' command is executed.
17:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:48:55 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
17:48:55 INFO  : Context for 'APU' is selected.
17:48:55 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
17:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:55 INFO  : Context for 'APU' is selected.
17:48:55 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
17:48:55 INFO  : 'ps7_init' command is executed.
17:48:55 INFO  : 'ps7_post_config' command is executed.
17:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:56 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:56 INFO  : Memory regions updated for context APU
17:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:56 INFO  : 'con' command is executed.
17:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:56 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
18:08:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:09:33 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:09:48 INFO  : Disconnected from the channel tcfchan#46.
18:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:10:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:26 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:10:26 INFO  : 'jtag frequency' command is executed.
18:10:26 INFO  : Context for 'APU' is selected.
18:10:26 INFO  : System reset is completed.
18:10:29 INFO  : 'after 3000' command is executed.
18:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:10:31 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:10:31 INFO  : Context for 'APU' is selected.
18:10:31 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:10:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:31 INFO  : Context for 'APU' is selected.
18:10:31 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:10:31 INFO  : 'ps7_init' command is executed.
18:10:31 INFO  : 'ps7_post_config' command is executed.
18:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:31 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:31 INFO  : Memory regions updated for context APU
18:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:32 INFO  : 'con' command is executed.
18:10:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:32 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
18:14:50 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:15:15 INFO  : Disconnected from the channel tcfchan#49.
18:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:15 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:15:15 INFO  : 'jtag frequency' command is executed.
18:15:16 INFO  : Context for 'APU' is selected.
18:15:16 INFO  : System reset is completed.
18:15:19 INFO  : 'after 3000' command is executed.
18:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:15:20 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:15:20 INFO  : Context for 'APU' is selected.
18:15:20 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:20 INFO  : Context for 'APU' is selected.
18:15:20 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:15:21 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
18:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:15:21 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
18:15:40 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:34 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:16:34 INFO  : 'jtag frequency' command is executed.
18:16:34 INFO  : Context for 'APU' is selected.
18:16:34 INFO  : System reset is completed.
18:16:37 INFO  : 'after 3000' command is executed.
18:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:16:38 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:16:39 INFO  : Context for 'APU' is selected.
18:16:39 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:16:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:39 INFO  : Context for 'APU' is selected.
18:16:39 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:16:39 ERROR : Memory read error at 0xF8006018. AHB Memory access port is disabled
18:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:16:39 ERROR : Memory read error at 0xF8006018. AHB Memory access port is disabled
18:16:51 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:11 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:17:11 INFO  : 'jtag frequency' command is executed.
18:17:11 INFO  : Context for 'APU' is selected.
18:17:11 INFO  : System reset is completed.
18:17:14 INFO  : 'after 3000' command is executed.
18:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:17:16 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:17:16 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:16 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:17:16 INFO  : 'ps7_init' command is executed.
18:17:16 INFO  : 'ps7_post_config' command is executed.
18:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:16 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:16 INFO  : Memory regions updated for context APU
18:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:17 INFO  : 'con' command is executed.
18:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:17 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
18:19:28 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:19:42 INFO  : Disconnected from the channel tcfchan#51.
18:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:43 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:19:43 INFO  : 'jtag frequency' command is executed.
18:19:43 INFO  : Context for 'APU' is selected.
18:19:43 INFO  : System reset is completed.
18:19:46 INFO  : 'after 3000' command is executed.
18:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:19:47 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:19:47 INFO  : Context for 'APU' is selected.
18:19:47 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:47 INFO  : Context for 'APU' is selected.
18:19:47 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:19:48 INFO  : 'ps7_init' command is executed.
18:19:48 INFO  : 'ps7_post_config' command is executed.
18:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:48 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:48 INFO  : Memory regions updated for context APU
18:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:48 INFO  : 'con' command is executed.
18:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:48 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
18:31:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:31:58 INFO  : Disconnected from the channel tcfchan#55.
18:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:59 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:31:59 INFO  : 'jtag frequency' command is executed.
18:31:59 INFO  : Context for 'APU' is selected.
18:31:59 INFO  : System reset is completed.
18:32:02 INFO  : 'after 3000' command is executed.
18:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:32:03 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:32:03 INFO  : Context for 'APU' is selected.
18:32:03 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:03 INFO  : Context for 'APU' is selected.
18:32:03 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:32:04 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
18:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:32:04 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
18:32:12 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
18:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:25 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
18:32:25 INFO  : 'jtag frequency' command is executed.
18:32:25 INFO  : Context for 'APU' is selected.
18:32:25 INFO  : System reset is completed.
18:32:28 INFO  : 'after 3000' command is executed.
18:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
18:32:30 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
18:32:30 INFO  : Context for 'APU' is selected.
18:32:30 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
18:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:30 INFO  : Context for 'APU' is selected.
18:32:30 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
18:32:30 INFO  : 'ps7_init' command is executed.
18:32:30 INFO  : 'ps7_post_config' command is executed.
18:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:31 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:31 INFO  : Memory regions updated for context APU
18:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:31 INFO  : 'con' command is executed.
18:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:31 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
19:28:37 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:31:30 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:32:14 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:32:35 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:33:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:33:35 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:33:53 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:34:53 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:36:14 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:37:34 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:40:50 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:42:10 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:42:46 INFO  : Disconnected from the channel tcfchan#57.
19:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:47 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
19:42:47 INFO  : 'jtag frequency' command is executed.
19:42:47 INFO  : Context for 'APU' is selected.
19:42:47 INFO  : System reset is completed.
19:42:50 INFO  : 'after 3000' command is executed.
19:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
19:42:51 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
19:42:51 INFO  : Context for 'APU' is selected.
19:42:51 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
19:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:51 INFO  : Context for 'APU' is selected.
19:42:51 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
19:42:52 INFO  : 'ps7_init' command is executed.
19:42:52 INFO  : 'ps7_post_config' command is executed.
19:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:52 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:52 INFO  : Memory regions updated for context APU
19:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:52 INFO  : 'con' command is executed.
19:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:52 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
19:46:02 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:46:23 INFO  : Disconnected from the channel tcfchan#71.
19:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:23 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
19:46:23 INFO  : 'jtag frequency' command is executed.
19:46:23 INFO  : Context for 'APU' is selected.
19:46:23 INFO  : System reset is completed.
19:46:26 INFO  : 'after 3000' command is executed.
19:46:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
19:46:27 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
19:46:27 INFO  : Context for 'APU' is selected.
19:46:27 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
19:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:27 INFO  : Context for 'APU' is selected.
19:46:27 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
19:46:28 INFO  : 'ps7_init' command is executed.
19:46:28 INFO  : 'ps7_post_config' command is executed.
19:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:28 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:28 INFO  : Memory regions updated for context APU
19:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:28 INFO  : 'con' command is executed.
19:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:28 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
19:50:13 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:50:31 INFO  : Disconnected from the channel tcfchan#73.
19:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:31 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
19:50:31 INFO  : 'jtag frequency' command is executed.
19:50:31 INFO  : Context for 'APU' is selected.
19:50:31 INFO  : System reset is completed.
19:50:35 INFO  : 'after 3000' command is executed.
19:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
19:50:36 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
19:50:36 INFO  : Context for 'APU' is selected.
19:50:36 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
19:50:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:36 INFO  : Context for 'APU' is selected.
19:50:36 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
19:50:36 INFO  : 'ps7_init' command is executed.
19:50:36 INFO  : 'ps7_post_config' command is executed.
19:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:36 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:37 INFO  : Memory regions updated for context APU
19:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:37 INFO  : 'con' command is executed.
19:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:50:37 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
19:51:39 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:51:54 INFO  : Disconnected from the channel tcfchan#75.
19:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:54 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
19:51:54 INFO  : 'jtag frequency' command is executed.
19:51:54 INFO  : Context for 'APU' is selected.
19:51:54 INFO  : System reset is completed.
19:51:57 INFO  : 'after 3000' command is executed.
19:51:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
19:51:59 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
19:51:59 INFO  : Context for 'APU' is selected.
19:51:59 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
19:51:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:59 INFO  : Context for 'APU' is selected.
19:51:59 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
19:51:59 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
19:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

19:51:59 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
19:52:07 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
19:52:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:23 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
19:52:23 INFO  : 'jtag frequency' command is executed.
19:52:23 INFO  : Context for 'APU' is selected.
19:52:23 INFO  : System reset is completed.
19:52:26 INFO  : 'after 3000' command is executed.
19:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
19:52:27 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
19:52:27 INFO  : Context for 'APU' is selected.
19:52:27 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
19:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:27 INFO  : Context for 'APU' is selected.
19:52:27 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
19:52:28 INFO  : 'ps7_init' command is executed.
19:52:28 INFO  : 'ps7_post_config' command is executed.
19:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:28 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:28 INFO  : Memory regions updated for context APU
19:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:28 INFO  : 'con' command is executed.
19:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:52:28 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
20:01:23 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:02:03 INFO  : Disconnected from the channel tcfchan#77.
20:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:04 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:02:04 INFO  : 'jtag frequency' command is executed.
20:02:04 INFO  : Context for 'APU' is selected.
20:02:04 INFO  : System reset is completed.
20:02:07 INFO  : 'after 3000' command is executed.
20:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:02:08 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:02:08 INFO  : Context for 'APU' is selected.
20:02:08 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:02:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:08 INFO  : Context for 'APU' is selected.
20:02:08 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:02:09 INFO  : 'ps7_init' command is executed.
20:02:09 INFO  : 'ps7_post_config' command is executed.
20:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:09 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:09 INFO  : Memory regions updated for context APU
20:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:09 INFO  : 'con' command is executed.
20:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:02:09 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
20:02:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:03:04 INFO  : Disconnected from the channel tcfchan#80.
20:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:04 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:03:04 INFO  : 'jtag frequency' command is executed.
20:03:04 INFO  : Context for 'APU' is selected.
20:03:04 INFO  : System reset is completed.
20:03:07 INFO  : 'after 3000' command is executed.
20:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:03:09 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:03:09 INFO  : Context for 'APU' is selected.
20:03:09 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:03:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:09 INFO  : Context for 'APU' is selected.
20:03:09 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:03:09 ERROR : Memory write error at 0xF8006008. AHB Memory access port is disabled
20:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

20:03:09 ERROR : Memory write error at 0xF8006008. AHB Memory access port is disabled
20:04:05 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:19 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:04:19 INFO  : 'jtag frequency' command is executed.
20:04:19 INFO  : Context for 'APU' is selected.
20:04:20 INFO  : System reset is completed.
20:04:23 INFO  : 'after 3000' command is executed.
20:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:04:24 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:04:24 INFO  : Context for 'APU' is selected.
20:04:24 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:04:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:24 INFO  : Context for 'APU' is selected.
20:04:24 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:04:24 INFO  : 'ps7_init' command is executed.
20:04:24 INFO  : 'ps7_post_config' command is executed.
20:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:25 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:25 INFO  : Memory regions updated for context APU
20:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:25 INFO  : 'con' command is executed.
20:04:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:25 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
20:09:46 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:10:01 INFO  : Disconnected from the channel tcfchan#82.
20:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:02 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:10:02 INFO  : 'jtag frequency' command is executed.
20:10:02 INFO  : Context for 'APU' is selected.
20:10:02 INFO  : System reset is completed.
20:10:05 INFO  : 'after 3000' command is executed.
20:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:10:06 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:10:06 INFO  : Context for 'APU' is selected.
20:10:06 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:06 INFO  : Context for 'APU' is selected.
20:10:06 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:10:07 INFO  : 'ps7_init' command is executed.
20:10:07 INFO  : 'ps7_post_config' command is executed.
20:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:07 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:07 INFO  : Memory regions updated for context APU
20:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:07 INFO  : 'con' command is executed.
20:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:07 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
20:20:21 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:20:42 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:22:35 INFO  : Disconnected from the channel tcfchan#85.
20:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:36 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:22:36 INFO  : 'jtag frequency' command is executed.
20:22:36 INFO  : Context for 'APU' is selected.
20:22:36 INFO  : System reset is completed.
20:22:39 INFO  : 'after 3000' command is executed.
20:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:22:40 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:22:40 INFO  : Context for 'APU' is selected.
20:22:40 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:40 INFO  : Context for 'APU' is selected.
20:22:40 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:22:41 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
20:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

20:22:41 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
20:23:18 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:24 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:24:24 INFO  : 'jtag frequency' command is executed.
20:24:24 INFO  : Context for 'APU' is selected.
20:24:24 INFO  : System reset is completed.
20:24:27 INFO  : 'after 3000' command is executed.
20:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:24:28 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:24:28 INFO  : Context for 'APU' is selected.
20:24:28 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:28 INFO  : Context for 'APU' is selected.
20:24:28 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:24:29 INFO  : 'ps7_init' command is executed.
20:24:29 INFO  : 'ps7_post_config' command is executed.
20:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:29 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:29 INFO  : Memory regions updated for context APU
20:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:29 INFO  : 'con' command is executed.
20:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:24:29 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
20:29:48 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:30:04 INFO  : Disconnected from the channel tcfchan#88.
20:30:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:05 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:30:05 INFO  : 'jtag frequency' command is executed.
20:30:05 INFO  : Context for 'APU' is selected.
20:30:05 INFO  : System reset is completed.
20:30:08 INFO  : 'after 3000' command is executed.
20:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:30:09 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:30:10 INFO  : Context for 'APU' is selected.
20:30:10 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:30:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:10 INFO  : Context for 'APU' is selected.
20:30:10 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:30:10 ERROR : Memory write error at 0xF800600C. AHB Memory access port is disabled
20:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

20:30:10 ERROR : Memory write error at 0xF800600C. AHB Memory access port is disabled
20:30:16 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:33 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:30:33 INFO  : 'jtag frequency' command is executed.
20:30:33 INFO  : Context for 'APU' is selected.
20:30:33 INFO  : System reset is completed.
20:30:36 INFO  : 'after 3000' command is executed.
20:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:30:38 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:30:38 INFO  : Context for 'APU' is selected.
20:30:38 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:30:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:38 INFO  : Context for 'APU' is selected.
20:30:38 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:30:38 ERROR : Memory read error at 0xF8006020. AHB Memory access port is disabled
20:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

20:30:38 ERROR : Memory read error at 0xF8006020. AHB Memory access port is disabled
20:30:46 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:08 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:31:08 INFO  : 'jtag frequency' command is executed.
20:31:09 INFO  : Context for 'APU' is selected.
20:31:09 INFO  : System reset is completed.
20:31:12 INFO  : 'after 3000' command is executed.
20:31:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:31:15 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:31:15 INFO  : Context for 'APU' is selected.
20:31:15 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:31:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:15 INFO  : Context for 'APU' is selected.
20:31:15 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:31:16 ERROR : Memory read error at 0xE0001034. AP transaction timeout
20:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

20:31:16 ERROR : Memory read error at 0xE0001034. AP transaction timeout
20:31:26 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:55 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:31:55 INFO  : 'jtag frequency' command is executed.
20:31:55 INFO  : Context for 'APU' is selected.
20:31:55 INFO  : System reset is completed.
20:31:58 INFO  : 'after 3000' command is executed.
20:31:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:32:00 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:32:00 INFO  : Context for 'APU' is selected.
20:32:00 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:32:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:00 INFO  : Context for 'APU' is selected.
20:32:00 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:32:00 INFO  : 'ps7_init' command is executed.
20:32:00 INFO  : 'ps7_post_config' command is executed.
20:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:01 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:01 INFO  : Memory regions updated for context APU
20:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:01 INFO  : 'con' command is executed.
20:32:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:01 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
20:35:12 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
20:35:30 INFO  : Disconnected from the channel tcfchan#91.
20:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:32 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:35:32 INFO  : 'jtag frequency' command is executed.
20:35:32 INFO  : Context for 'APU' is selected.
20:35:32 INFO  : System reset is completed.
20:35:35 INFO  : 'after 3000' command is executed.
20:35:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:35:36 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:35:36 INFO  : Context for 'APU' is selected.
20:35:36 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:35:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:36 INFO  : Context for 'APU' is selected.
20:35:36 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:35:37 INFO  : 'ps7_init' command is executed.
20:35:37 INFO  : 'ps7_post_config' command is executed.
20:35:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:37 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:35:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:37 INFO  : Memory regions updated for context APU
20:35:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:37 INFO  : 'con' command is executed.
20:35:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:35:37 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
20:42:00 INFO  : Disconnected from the channel tcfchan#96.
20:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:01 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:42:01 INFO  : 'jtag frequency' command is executed.
20:42:01 INFO  : Context for 'APU' is selected.
20:42:01 INFO  : System reset is completed.
20:42:04 INFO  : 'after 3000' command is executed.
20:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:42:05 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
20:42:05 INFO  : Context for 'APU' is selected.
20:42:05 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
20:42:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:05 INFO  : Context for 'APU' is selected.
20:42:05 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
20:42:06 INFO  : 'ps7_init' command is executed.
20:42:06 INFO  : 'ps7_post_config' command is executed.
20:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:06 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:06 INFO  : Memory regions updated for context APU
20:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:06 INFO  : 'con' command is executed.
20:42:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:06 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
20:44:38 INFO  : Disconnected from the channel tcfchan#97.
13:18:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\temp_xsdb_launch_script.tcl
13:18:05 INFO  : XSCT server has started successfully.
13:18:05 INFO  : plnx-install-location is set to ''
13:18:05 INFO  : Successfully done setting XSCT server connection channel  
13:18:05 INFO  : Successfully done setting workspace for the tool. 
13:18:09 INFO  : Registering command handlers for Vitis TCF services
13:18:09 INFO  : Successfully done query RDI_DATADIR 
13:44:41 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
13:44:41 ERROR : Failed to get platform details for the project 'cpu_test1'. Cannot sync application flags.
13:45:41 INFO  : Hardware specification for platform project 'cpu_test' is updated.
13:45:58 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
13:50:08 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:50:08 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:59:04 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:05:18 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:06:20 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
14:18:26 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:18:41 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:19:41 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
14:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:17 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
14:20:17 INFO  : 'jtag frequency' command is executed.
14:20:17 INFO  : Context for 'APU' is selected.
14:20:17 INFO  : System reset is completed.
14:20:20 INFO  : 'after 3000' command is executed.
14:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
14:20:21 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
14:20:21 INFO  : Context for 'APU' is selected.
14:20:22 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
14:20:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:22 INFO  : Context for 'APU' is selected.
14:20:22 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
14:20:22 ERROR : Memory read error at 0xF800602C. AHB Memory access port is disabled
14:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

14:20:22 ERROR : Memory read error at 0xF800602C. AHB Memory access port is disabled
14:20:53 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:22:02 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
14:22:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:47 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
14:22:47 INFO  : 'jtag frequency' command is executed.
14:22:47 INFO  : Context for 'APU' is selected.
14:22:47 INFO  : System reset is completed.
14:22:50 INFO  : 'after 3000' command is executed.
14:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
14:22:51 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
14:22:51 INFO  : Context for 'APU' is selected.
14:22:51 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
14:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:52 INFO  : Context for 'APU' is selected.
14:22:52 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
14:22:52 INFO  : 'ps7_init' command is executed.
14:22:52 INFO  : 'ps7_post_config' command is executed.
14:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:52 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:52 INFO  : Memory regions updated for context APU
14:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:52 INFO  : 'con' command is executed.
14:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:22:52 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
14:29:12 INFO  : Disconnected from the channel tcfchan#15.
14:35:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\temp_xsdb_launch_script.tcl
14:35:43 INFO  : XSCT server has started successfully.
14:35:43 INFO  : plnx-install-location is set to ''
14:35:43 INFO  : Successfully done setting XSCT server connection channel  
14:35:43 INFO  : Successfully done setting workspace for the tool. 
14:35:46 INFO  : Registering command handlers for Vitis TCF services
14:35:46 INFO  : Successfully done query RDI_DATADIR 
15:42:26 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
15:42:49 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
15:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:05 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
15:43:05 INFO  : 'jtag frequency' command is executed.
15:43:05 INFO  : Context for 'APU' is selected.
15:43:05 INFO  : System reset is completed.
15:43:08 INFO  : 'after 3000' command is executed.
15:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
15:43:10 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
15:43:10 INFO  : Context for 'APU' is selected.
15:43:10 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
15:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:10 INFO  : Context for 'APU' is selected.
15:43:10 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
15:43:10 ERROR : Memory read error at 0xF800601C. AHB Memory access port is disabled
15:43:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:43:10 ERROR : Memory read error at 0xF800601C. AHB Memory access port is disabled
15:43:23 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
15:43:39 INFO  : Checking for BSP changes to sync application flags for project 'cpu_test1'...
15:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:48 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
15:43:48 INFO  : 'jtag frequency' command is executed.
15:43:48 INFO  : Context for 'APU' is selected.
15:43:48 INFO  : System reset is completed.
15:43:51 INFO  : 'after 3000' command is executed.
15:43:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
15:43:52 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
15:43:52 INFO  : Context for 'APU' is selected.
15:43:52 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
15:43:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:52 INFO  : Context for 'APU' is selected.
15:43:52 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
15:43:53 INFO  : 'ps7_init' command is executed.
15:43:53 INFO  : 'ps7_post_config' command is executed.
15:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:53 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:53 INFO  : Memory regions updated for context APU
15:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:53 INFO  : 'con' command is executed.
15:43:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:53 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
15:44:27 INFO  : Disconnected from the channel tcfchan#5.
15:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:28 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
15:44:28 INFO  : 'jtag frequency' command is executed.
15:44:28 INFO  : Context for 'APU' is selected.
15:44:28 INFO  : System reset is completed.
15:44:31 INFO  : 'after 3000' command is executed.
15:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
15:44:32 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit"
15:44:32 INFO  : Context for 'APU' is selected.
15:44:32 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa'.
15:44:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:32 INFO  : Context for 'APU' is selected.
15:44:32 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl' is done.
15:44:33 INFO  : 'ps7_init' command is executed.
15:44:33 INFO  : 'ps7_post_config' command is executed.
15:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:33 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test/export/cpu_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/cpu_test1/Debug/cpu_test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:33 INFO  : Memory regions updated for context APU
15:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:33 INFO  : 'con' command is executed.
15:44:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:33 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_cpu_test1_system_standalone.tcl'
16:43:50 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:43:50 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:57:44 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
16:58:05 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
16:58:18 INFO  : Disconnected from the channel tcfchan#8.
16:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:19 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:58:19 INFO  : 'jtag frequency' command is executed.
16:58:19 INFO  : Context for 'APU' is selected.
16:58:19 INFO  : System reset is completed.
16:58:22 INFO  : 'after 3000' command is executed.
16:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:58:24 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
16:58:24 INFO  : Context for 'APU' is selected.
16:58:24 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
16:58:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:24 INFO  : Context for 'APU' is selected.
16:58:24 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
16:58:24 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:58:24 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:58:28 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
16:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:38 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:58:38 INFO  : 'jtag frequency' command is executed.
16:58:38 INFO  : Context for 'APU' is selected.
16:58:38 INFO  : System reset is completed.
16:58:41 INFO  : 'after 3000' command is executed.
16:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:58:43 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
16:58:43 INFO  : Context for 'APU' is selected.
16:58:43 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
16:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:43 INFO  : Context for 'APU' is selected.
16:58:43 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
16:58:43 INFO  : 'ps7_init' command is executed.
16:58:43 INFO  : 'ps7_post_config' command is executed.
16:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:43 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:43 INFO  : Memory regions updated for context APU
16:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:43 INFO  : 'con' command is executed.
16:58:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:43 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
17:06:52 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
17:07:05 INFO  : Disconnected from the channel tcfchan#13.
17:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:06 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:07:06 INFO  : 'jtag frequency' command is executed.
17:07:06 INFO  : Context for 'APU' is selected.
17:07:06 INFO  : System reset is completed.
17:07:09 INFO  : 'after 3000' command is executed.
17:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:07:10 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
17:07:10 INFO  : Context for 'APU' is selected.
17:07:10 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
17:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:10 INFO  : Context for 'APU' is selected.
17:07:10 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
17:07:10 INFO  : 'ps7_init' command is executed.
17:07:10 INFO  : 'ps7_post_config' command is executed.
17:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:11 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:11 INFO  : Memory regions updated for context APU
17:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:11 INFO  : 'con' command is executed.
17:07:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:11 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
17:09:22 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
17:10:48 INFO  : Disconnected from the channel tcfchan#16.
17:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:48 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:10:48 INFO  : 'jtag frequency' command is executed.
17:10:48 INFO  : Context for 'APU' is selected.
17:10:48 INFO  : System reset is completed.
17:10:51 INFO  : 'after 3000' command is executed.
17:10:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:10:52 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
17:10:52 INFO  : Context for 'APU' is selected.
17:10:52 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
17:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:52 INFO  : Context for 'APU' is selected.
17:10:52 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
17:10:53 INFO  : 'ps7_init' command is executed.
17:10:53 INFO  : 'ps7_post_config' command is executed.
17:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:53 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:53 INFO  : Memory regions updated for context APU
17:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:53 INFO  : 'con' command is executed.
17:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:53 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
17:12:06 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
17:12:21 INFO  : Disconnected from the channel tcfchan#18.
17:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:22 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
17:12:22 INFO  : 'jtag frequency' command is executed.
17:12:22 INFO  : Context for 'APU' is selected.
17:12:22 INFO  : System reset is completed.
17:12:25 INFO  : 'after 3000' command is executed.
17:12:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
17:12:26 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
17:12:26 INFO  : Context for 'APU' is selected.
17:12:26 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
17:12:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:26 INFO  : Context for 'APU' is selected.
17:12:26 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
17:12:26 INFO  : 'ps7_init' command is executed.
17:12:26 INFO  : 'ps7_post_config' command is executed.
17:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:27 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:27 INFO  : Memory regions updated for context APU
17:12:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:27 INFO  : 'con' command is executed.
17:12:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:12:27 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
19:58:49 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:00:08 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
20:00:59 INFO  : Disconnected from the channel tcfchan#20.
20:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:01:17 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:22 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:02:22 INFO  : 'jtag frequency' command is executed.
20:02:23 INFO  : Context for 'APU' is selected.
20:02:23 INFO  : System reset is completed.
20:02:26 INFO  : 'after 3000' command is executed.
20:02:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:02:27 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
20:02:27 INFO  : Context for 'APU' is selected.
20:02:27 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
20:02:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:27 INFO  : Context for 'APU' is selected.
20:02:27 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
20:02:28 ERROR : Memory write error at 0xF8006004. AHB Memory access port is disabled
20:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

20:02:28 ERROR : Memory write error at 0xF8006004. AHB Memory access port is disabled
20:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:34 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:02:34 INFO  : 'jtag frequency' command is executed.
20:02:34 INFO  : Context for 'APU' is selected.
20:02:34 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
20:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:02:34 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
20:02:38 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
20:03:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:39 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:03:39 INFO  : 'jtag frequency' command is executed.
20:03:39 INFO  : Context for 'APU' is selected.
20:03:39 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
20:03:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:03:39 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
20:03:54 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:05:24 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
20:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:36 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:08:36 INFO  : 'jtag frequency' command is executed.
20:08:36 INFO  : Context for 'APU' is selected.
20:08:36 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
20:08:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:08:36 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
20:09:06 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
20:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:24 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:09:24 INFO  : 'jtag frequency' command is executed.
20:09:24 INFO  : Context for 'APU' is selected.
20:09:24 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
20:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:09:24 ERROR : Cannot reset APU. AP transaction error, DAP status 0xF0000021
20:09:36 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
20:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:51 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:09:51 INFO  : 'jtag frequency' command is executed.
20:09:51 INFO  : Context for 'APU' is selected.
20:09:51 INFO  : System reset is completed.
20:09:54 INFO  : 'after 3000' command is executed.
20:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:09:55 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
20:09:56 INFO  : Context for 'APU' is selected.
20:09:56 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
20:09:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:56 INFO  : Context for 'APU' is selected.
20:09:56 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
20:09:56 INFO  : 'ps7_init' command is executed.
20:09:56 INFO  : 'ps7_post_config' command is executed.
20:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:56 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:57 INFO  : Memory regions updated for context APU
20:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:57 INFO  : 'con' command is executed.
20:09:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:09:57 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
20:13:20 INFO  : Disconnected from the channel tcfchan#26.
20:13:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:21 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:13:21 INFO  : 'jtag frequency' command is executed.
20:13:21 INFO  : Context for 'APU' is selected.
20:13:21 INFO  : System reset is completed.
20:13:24 INFO  : 'after 3000' command is executed.
20:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:13:25 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
20:13:25 INFO  : Context for 'APU' is selected.
20:13:25 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
20:13:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:25 INFO  : Context for 'APU' is selected.
20:13:25 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
20:13:26 INFO  : 'ps7_init' command is executed.
20:13:26 INFO  : 'ps7_post_config' command is executed.
20:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:26 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:27 INFO  : Memory regions updated for context APU
20:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:27 INFO  : 'con' command is executed.
20:13:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:13:27 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
22:45:11 INFO  : Disconnected from the channel tcfchan#33.
14:55:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\temp_xsdb_launch_script.tcl
14:55:40 INFO  : XSCT server has started successfully.
14:55:40 INFO  : plnx-install-location is set to ''
14:55:40 INFO  : Successfully done setting XSCT server connection channel  
14:55:40 INFO  : Successfully done setting workspace for the tool. 
14:55:41 INFO  : Registering command handlers for Vitis TCF services
14:55:47 INFO  : Successfully done query RDI_DATADIR 
15:30:21 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:31:28 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
15:42:42 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:42:58 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:42:59 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:44:37 INFO  : Hardware specification for platform project 'pl_ps_write_to_bram' is updated.
15:44:45 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:44:45 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:47:21 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:51:48 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
15:51:48 INFO  : Updating application flags with new BSP settings...
15:51:49 INFO  : Successfully updated application flags for project pl_ps_app1.
15:51:52 INFO  : The hardware specfication used by project 'pl_ps_app1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:51:52 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
15:51:52 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.mmi' stored in project is removed.
15:51:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream' in project 'pl_ps_app1'.
15:51:52 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:52:04 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit' in project 'pl_ps_app1'.
16:27:00 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
16:27:53 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
16:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:14 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:30:14 INFO  : 'jtag frequency' command is executed.
16:30:14 INFO  : Context for 'APU' is selected.
16:30:14 INFO  : System reset is completed.
16:30:17 INFO  : 'after 3000' command is executed.
16:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:30:19 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
16:30:19 INFO  : Context for 'APU' is selected.
16:30:19 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
16:30:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:19 INFO  : Context for 'APU' is selected.
16:30:19 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
16:30:19 INFO  : 'ps7_init' command is executed.
16:30:19 INFO  : 'ps7_post_config' command is executed.
16:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:20 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:20 INFO  : Memory regions updated for context APU
16:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:20 INFO  : 'con' command is executed.
16:30:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:20 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
20:56:19 INFO  : Disconnected from the channel tcfchan#16.
10:21:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\temp_xsdb_launch_script.tcl
10:21:19 INFO  : XSCT server has started successfully.
10:21:19 INFO  : plnx-install-location is set to ''
10:21:19 INFO  : Successfully done setting XSCT server connection channel  
10:21:19 INFO  : Successfully done setting workspace for the tool. 
10:21:22 INFO  : Registering command handlers for Vitis TCF services
10:21:28 INFO  : Successfully done query RDI_DATADIR 
10:25:15 INFO  : The hardware specfication used by project 'pl_ps_app1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:25:17 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
10:25:17 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.mmi' stored in project is removed.
10:25:17 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream' in project 'pl_ps_app1'.
10:25:17 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:25:26 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit' in project 'pl_ps_app1'.
10:27:06 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
10:27:06 INFO  : Updating application flags with new BSP settings...
10:27:07 INFO  : Successfully updated application flags for project pl_ps_app1.
10:29:21 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
10:29:58 INFO  : The hardware specfication used by project 'pl_ps_app1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:29:58 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
10:29:58 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
10:29:58 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream' in project 'pl_ps_app1'.
10:29:58 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:30:06 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit' in project 'pl_ps_app1'.
10:30:12 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
10:30:12 INFO  : Updating application flags with new BSP settings...
10:30:13 INFO  : Successfully updated application flags for project pl_ps_app1.
10:34:34 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
10:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:35:15 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:39 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:35:39 INFO  : 'jtag frequency' command is executed.
10:35:39 INFO  : Context for 'APU' is selected.
10:35:39 INFO  : System reset is completed.
10:35:42 INFO  : 'after 3000' command is executed.
10:35:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:35:44 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
10:35:44 INFO  : Context for 'APU' is selected.
10:35:44 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
10:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:44 INFO  : Context for 'APU' is selected.
10:35:44 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
10:35:44 INFO  : 'ps7_init' command is executed.
10:35:44 INFO  : 'ps7_post_config' command is executed.
10:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:45 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:45 INFO  : Memory regions updated for context APU
10:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:45 INFO  : 'con' command is executed.
10:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:35:45 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
10:37:20 INFO  : Disconnected from the channel tcfchan#10.
10:37:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:20 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
10:37:20 INFO  : 'jtag frequency' command is executed.
10:37:20 INFO  : Context for 'APU' is selected.
10:37:20 INFO  : System reset is completed.
10:37:23 INFO  : 'after 3000' command is executed.
10:37:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
10:37:25 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
10:37:25 INFO  : Context for 'APU' is selected.
10:37:25 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
10:37:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:25 INFO  : Context for 'APU' is selected.
10:37:25 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
10:37:25 INFO  : 'ps7_init' command is executed.
10:37:25 INFO  : 'ps7_post_config' command is executed.
10:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:25 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:26 INFO  : Memory regions updated for context APU
10:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:26 INFO  : 'con' command is executed.
10:37:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:37:26 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
10:47:33 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
10:49:52 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
10:52:25 INFO  : Disconnected from the channel tcfchan#11.
10:53:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\temp_xsdb_launch_script.tcl
10:53:16 INFO  : XSCT server has started successfully.
10:53:16 INFO  : plnx-install-location is set to ''
10:53:16 INFO  : Successfully done setting XSCT server connection channel  
10:53:16 INFO  : Successfully done setting workspace for the tool. 
10:53:20 INFO  : Registering command handlers for Vitis TCF services
10:53:27 INFO  : Successfully done query RDI_DATADIR 
11:00:12 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:28 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:00:28 INFO  : 'jtag frequency' command is executed.
11:00:28 INFO  : Context for 'APU' is selected.
11:00:29 INFO  : System reset is completed.
11:00:32 INFO  : 'after 3000' command is executed.
11:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:00:33 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:00:33 INFO  : Context for 'APU' is selected.
11:00:33 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:33 INFO  : Context for 'APU' is selected.
11:00:33 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:00:34 ERROR : Memory read error at 0xE0001034. AP transaction timeout
11:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:00:34 ERROR : Memory read error at 0xE0001034. AP transaction timeout
11:01:21 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:01 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:02:01 INFO  : 'jtag frequency' command is executed.
11:02:01 INFO  : Context for 'APU' is selected.
11:02:01 INFO  : System reset is completed.
11:02:04 INFO  : 'after 3000' command is executed.
11:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:02:06 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:02:06 INFO  : Context for 'APU' is selected.
11:02:06 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:02:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:06 INFO  : Context for 'APU' is selected.
11:02:06 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:02:06 INFO  : 'ps7_init' command is executed.
11:02:06 INFO  : 'ps7_post_config' command is executed.
11:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:06 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:07 INFO  : Memory regions updated for context APU
11:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:07 INFO  : 'con' command is executed.
11:02:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:02:07 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
11:04:31 INFO  : Hardware specification for platform project 'pl_ps_write_to_bram' is updated.
11:04:56 INFO  : Hardware specification for platform project 'pl_ps_write_to_bram' is updated.
11:10:10 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:10:12 INFO  : The hardware specfication used by project 'pl_ps_app1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:10:12 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
11:10:12 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.mmi' stored in project is removed.
11:10:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream' in project 'pl_ps_app1'.
11:10:12 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:10:20 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit' in project 'pl_ps_app1'.
11:13:42 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:15:10 INFO  : Disconnected from the channel tcfchan#4.
11:15:18 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:46 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:15:46 INFO  : 'jtag frequency' command is executed.
11:15:46 INFO  : Context for 'APU' is selected.
11:15:46 INFO  : System reset is completed.
11:15:49 INFO  : 'after 3000' command is executed.
11:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:15:50 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:15:50 INFO  : Context for 'APU' is selected.
11:15:50 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:15:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:51 INFO  : Context for 'APU' is selected.
11:15:51 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:15:51 ERROR : Memory read error at 0xE0001034. AP transaction timeout
11:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:15:51 ERROR : Memory read error at 0xE0001034. AP transaction timeout
11:16:03 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:18 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:16:18 INFO  : 'jtag frequency' command is executed.
11:16:18 INFO  : Context for 'APU' is selected.
11:16:18 INFO  : System reset is completed.
11:16:21 INFO  : 'after 3000' command is executed.
11:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:16:22 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:16:22 INFO  : Context for 'APU' is selected.
11:16:22 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:22 INFO  : Context for 'APU' is selected.
11:16:22 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:16:23 INFO  : 'ps7_init' command is executed.
11:16:23 INFO  : 'ps7_post_config' command is executed.
11:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:23 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:23 INFO  : Memory regions updated for context APU
11:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:23 INFO  : 'con' command is executed.
11:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:16:23 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
11:31:26 INFO  : Hardware specification for platform project 'pl_ps_write_to_bram' is updated.
11:34:30 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:34:30 INFO  : Updating application flags with new BSP settings...
11:34:31 INFO  : Successfully updated application flags for project pl_ps_app1.
11:34:34 INFO  : The hardware specfication used by project 'pl_ps_app1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:34:34 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
11:34:34 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.mmi' stored in project is removed.
11:34:34 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream' in project 'pl_ps_app1'.
11:34:34 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:34:43 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit' in project 'pl_ps_app1'.
11:34:52 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:35:24 INFO  : Disconnected from the channel tcfchan#18.
11:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:24 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:35:24 INFO  : 'jtag frequency' command is executed.
11:35:24 INFO  : Context for 'APU' is selected.
11:35:24 INFO  : System reset is completed.
11:35:27 INFO  : 'after 3000' command is executed.
11:35:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:35:29 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:35:29 INFO  : Context for 'APU' is selected.
11:35:29 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:29 INFO  : Context for 'APU' is selected.
11:35:29 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:35:29 INFO  : 'ps7_init' command is executed.
11:35:29 INFO  : 'ps7_post_config' command is executed.
11:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:29 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:30 INFO  : Memory regions updated for context APU
11:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:30 INFO  : 'con' command is executed.
11:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:30 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
11:37:03 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:37:44 INFO  : Disconnected from the channel tcfchan#26.
11:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:45 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:37:45 INFO  : 'jtag frequency' command is executed.
11:37:45 INFO  : Context for 'APU' is selected.
11:37:45 INFO  : System reset is completed.
11:37:48 INFO  : 'after 3000' command is executed.
11:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:37:49 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:37:49 INFO  : Context for 'APU' is selected.
11:37:49 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:37:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:49 INFO  : Context for 'APU' is selected.
11:37:49 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:37:49 INFO  : 'ps7_init' command is executed.
11:37:50 INFO  : 'ps7_post_config' command is executed.
11:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:50 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:50 INFO  : Memory regions updated for context APU
11:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:50 INFO  : 'con' command is executed.
11:37:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:50 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
11:43:54 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:44:14 INFO  : Disconnected from the channel tcfchan#28.
11:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:14 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:44:14 INFO  : 'jtag frequency' command is executed.
11:44:14 INFO  : Context for 'APU' is selected.
11:44:14 INFO  : System reset is completed.
11:44:17 INFO  : 'after 3000' command is executed.
11:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:44:19 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:44:19 INFO  : Context for 'APU' is selected.
11:44:19 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:44:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:19 INFO  : Context for 'APU' is selected.
11:44:19 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:44:19 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
11:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:44:19 ERROR : Memory read error at 0xF8F00208. AP transaction timeout
11:44:27 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:44:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:53 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:44:53 INFO  : 'jtag frequency' command is executed.
11:44:53 INFO  : Context for 'APU' is selected.
11:44:53 INFO  : System reset is completed.
11:44:56 INFO  : 'after 3000' command is executed.
11:44:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:44:57 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:44:57 INFO  : Context for 'APU' is selected.
11:44:57 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:57 INFO  : Context for 'APU' is selected.
11:44:57 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:44:58 INFO  : 'ps7_init' command is executed.
11:44:58 INFO  : 'ps7_post_config' command is executed.
11:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:58 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:59 INFO  : Memory regions updated for context APU
11:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:59 INFO  : 'con' command is executed.
11:44:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:44:59 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
11:45:13 INFO  : Disconnected from the channel tcfchan#30.
11:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:14 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:45:14 INFO  : 'jtag frequency' command is executed.
11:45:14 INFO  : Context for 'APU' is selected.
11:45:14 INFO  : System reset is completed.
11:45:17 INFO  : 'after 3000' command is executed.
11:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:45:18 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:45:18 INFO  : Context for 'APU' is selected.
11:45:18 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:45:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:18 INFO  : Context for 'APU' is selected.
11:45:18 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:45:19 ERROR : Memory read error at 0xE0001034. AP transaction timeout
11:45:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:45:19 ERROR : Memory read error at 0xE0001034. AP transaction timeout
11:45:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:36 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:45:36 INFO  : 'jtag frequency' command is executed.
11:45:36 INFO  : Context for 'APU' is selected.
11:45:36 INFO  : System reset is completed.
11:45:39 INFO  : 'after 3000' command is executed.
11:45:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:45:40 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:45:40 INFO  : Context for 'APU' is selected.
11:45:41 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:45:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:41 INFO  : Context for 'APU' is selected.
11:45:41 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:45:41 INFO  : 'ps7_init' command is executed.
11:45:41 INFO  : 'ps7_post_config' command is executed.
11:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:41 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:42 INFO  : Memory regions updated for context APU
11:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:42 INFO  : 'con' command is executed.
11:45:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:45:42 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
11:48:33 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
11:49:10 INFO  : Disconnected from the channel tcfchan#32.
11:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:11 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
11:49:11 INFO  : 'jtag frequency' command is executed.
11:49:11 INFO  : Context for 'APU' is selected.
11:49:11 INFO  : System reset is completed.
11:49:14 INFO  : 'after 3000' command is executed.
11:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
11:49:15 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
11:49:15 INFO  : Context for 'APU' is selected.
11:49:15 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
11:49:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:15 INFO  : Context for 'APU' is selected.
11:49:16 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
11:49:16 INFO  : 'ps7_init' command is executed.
11:49:16 INFO  : 'ps7_post_config' command is executed.
11:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:17 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:17 INFO  : Memory regions updated for context APU
11:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:17 INFO  : 'con' command is executed.
11:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:17 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
12:04:01 INFO  : Hardware specification for platform project 'pl_ps_write_to_bram' is updated.
12:06:24 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
12:06:33 INFO  : The hardware specfication used by project 'pl_ps_app1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:06:33 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
12:06:33 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.mmi' stored in project is removed.
12:06:33 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream' in project 'pl_ps_app1'.
12:06:33 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:06:48 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit' in project 'pl_ps_app1'.
12:07:06 INFO  : Disconnected from the channel tcfchan#34.
12:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:06 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:07:06 INFO  : 'jtag frequency' command is executed.
12:07:06 INFO  : Context for 'APU' is selected.
12:07:07 INFO  : System reset is completed.
12:07:10 INFO  : 'after 3000' command is executed.
12:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:07:11 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
12:07:11 INFO  : Context for 'APU' is selected.
12:07:11 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
12:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:11 INFO  : Context for 'APU' is selected.
12:07:11 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
12:07:12 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
12:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:07:12 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
12:07:18 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
12:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:42 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:07:42 INFO  : 'jtag frequency' command is executed.
12:07:42 INFO  : Context for 'APU' is selected.
12:07:42 INFO  : System reset is completed.
12:07:45 INFO  : 'after 3000' command is executed.
12:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:07:46 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
12:07:46 INFO  : Context for 'APU' is selected.
12:07:46 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
12:07:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:46 INFO  : Context for 'APU' is selected.
12:07:46 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
12:07:47 INFO  : 'ps7_init' command is executed.
12:07:47 INFO  : 'ps7_post_config' command is executed.
12:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:48 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:48 INFO  : Memory regions updated for context APU
12:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:48 INFO  : 'con' command is executed.
12:07:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:48 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
12:19:31 INFO  : Hardware specification for platform project 'pl_ps_write_to_bram' is updated.
12:22:59 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
12:23:03 INFO  : The hardware specfication used by project 'pl_ps_app1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:23:03 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
12:23:03 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.mmi' stored in project is removed.
12:23:04 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream' in project 'pl_ps_app1'.
12:23:04 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:23:27 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit' in project 'pl_ps_app1'.
12:24:07 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
12:24:35 INFO  : Disconnected from the channel tcfchan#38.
12:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:37 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:24:37 INFO  : 'jtag frequency' command is executed.
12:24:37 INFO  : Context for 'APU' is selected.
12:24:37 INFO  : System reset is completed.
12:24:40 INFO  : 'after 3000' command is executed.
12:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:24:41 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
12:24:41 INFO  : Context for 'APU' is selected.
12:24:42 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
12:24:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:42 INFO  : Context for 'APU' is selected.
12:24:42 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
12:24:43 ERROR : Memory read error at 0xE0001034. AP transaction timeout
12:24:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:24:43 ERROR : Memory read error at 0xE0001034. AP transaction timeout
12:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:52 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:24:52 INFO  : 'jtag frequency' command is executed.
12:24:52 INFO  : Context for 'APU' is selected.
12:24:52 INFO  : System reset is completed.
12:24:55 INFO  : 'after 3000' command is executed.
12:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:24:57 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
12:24:58 INFO  : Context for 'APU' is selected.
12:24:58 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
12:24:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:58 INFO  : Context for 'APU' is selected.
12:24:58 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
12:24:59 INFO  : 'ps7_init' command is executed.
12:24:59 INFO  : 'ps7_post_config' command is executed.
12:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:59 ERROR : Invalid DAP IDCODE. Invalid DAP ACK value: 7
12:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
----------------End of Script----------------

12:24:59 ERROR : Invalid DAP IDCODE. Invalid DAP ACK value: 7
12:25:07 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
12:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:43 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:25:43 INFO  : 'jtag frequency' command is executed.
12:25:43 INFO  : Context for 'APU' is selected.
12:25:44 INFO  : System reset is completed.
12:25:47 INFO  : 'after 3000' command is executed.
12:25:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:25:48 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
12:25:48 INFO  : Context for 'APU' is selected.
12:25:49 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
12:25:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:49 INFO  : Context for 'APU' is selected.
12:25:49 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
12:25:50 ERROR : Memory read error at 0xE0001034. AP transaction timeout
12:25:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:25:50 ERROR : Memory read error at 0xE0001034. AP transaction timeout
12:25:59 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
12:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:25 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:26:25 INFO  : 'jtag frequency' command is executed.
12:26:25 INFO  : Context for 'APU' is selected.
12:26:25 INFO  : System reset is completed.
12:26:28 INFO  : 'after 3000' command is executed.
12:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:26:30 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
12:26:30 INFO  : Context for 'APU' is selected.
12:26:30 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
12:26:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:30 INFO  : Context for 'APU' is selected.
12:26:30 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
12:26:31 INFO  : 'ps7_init' command is executed.
12:26:31 INFO  : 'ps7_post_config' command is executed.
12:26:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:31 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:31 INFO  : Memory regions updated for context APU
12:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:33 INFO  : 'con' command is executed.
12:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:26:33 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
12:44:25 INFO  : Hardware specification for platform project 'pl_ps_write_to_bram' is updated.
12:53:36 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
12:53:36 INFO  : Updating application flags with new BSP settings...
12:53:36 ERROR : Failed to update application flags from BSP for 'pl_ps_app1'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
12:53:51 INFO  : The hardware specfication used by project 'pl_ps_app1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:53:51 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
12:53:51 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.mmi' stored in project is removed.
12:53:51 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream' in project 'pl_ps_app1'.
12:53:51 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:54:15 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit' in project 'pl_ps_app1'.
12:54:41 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
12:54:41 INFO  : Updating application flags with new BSP settings...
12:54:41 ERROR : Failed to update application flags from BSP for 'pl_ps_app1'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
12:55:58 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
12:55:58 INFO  : Updating application flags with new BSP settings...
12:55:58 ERROR : Failed to update application flags from BSP for 'pl_ps_app1'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
12:56:48 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
12:56:48 INFO  : Updating application flags with new BSP settings...
12:56:49 ERROR : Failed to update application flags from BSP for 'pl_ps_app1'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
12:57:25 INFO  : Disconnected from the channel tcfchan#44.
12:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:28 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
12:57:28 INFO  : 'jtag frequency' command is executed.
12:57:28 INFO  : Context for 'APU' is selected.
12:57:29 INFO  : System reset is completed.
12:57:32 INFO  : 'after 3000' command is executed.
12:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
12:57:33 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
12:57:34 INFO  : Context for 'APU' is selected.
12:57:34 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
12:57:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:34 INFO  : Context for 'APU' is selected.
12:57:34 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
12:57:36 INFO  : 'ps7_init' command is executed.
12:57:36 INFO  : 'ps7_post_config' command is executed.
12:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:37 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:37 INFO  : Memory regions updated for context APU
12:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:39 INFO  : 'con' command is executed.
12:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:39 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
13:29:17 INFO  : Disconnected from the channel tcfchan#53.
21:08:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\temp_xsdb_launch_script.tcl
21:08:19 INFO  : XSCT server has started successfully.
21:08:19 INFO  : plnx-install-location is set to ''
21:08:19 INFO  : Successfully done setting XSCT server connection channel  
21:08:19 INFO  : Successfully done setting workspace for the tool. 
21:08:22 INFO  : Registering command handlers for Vitis TCF services
21:08:27 INFO  : Successfully done query RDI_DATADIR 
21:09:04 INFO  : Hardware specification for platform project 'pl_ps_write_to_bram' is updated.
21:11:08 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
21:11:08 INFO  : Updating application flags with new BSP settings...
21:11:09 INFO  : Successfully updated application flags for project pl_ps_app1.
21:11:13 INFO  : The hardware specfication used by project 'pl_ps_app1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:11:13 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
21:11:13 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.mmi' stored in project is removed.
21:11:13 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream' in project 'pl_ps_app1'.
21:11:13 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:11:23 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit' in project 'pl_ps_app1'.
21:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:45 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
21:12:45 INFO  : 'jtag frequency' command is executed.
21:12:45 INFO  : Context for 'APU' is selected.
21:12:45 INFO  : System reset is completed.
21:12:48 INFO  : 'after 3000' command is executed.
21:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
21:12:49 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
21:12:50 INFO  : Context for 'APU' is selected.
21:12:50 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
21:12:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:50 INFO  : Context for 'APU' is selected.
21:12:50 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
21:12:50 INFO  : 'ps7_init' command is executed.
21:12:50 INFO  : 'ps7_post_config' command is executed.
21:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:51 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:51 INFO  : Memory regions updated for context APU
21:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:51 INFO  : 'con' command is executed.
21:12:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:51 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
22:06:18 INFO  : Hardware specification for platform project 'pl_ps_write_to_bram' is updated.
22:09:16 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
22:09:37 INFO  : Disconnected from the channel tcfchan#4.
22:09:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:09:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:11:12 INFO  : Hardware specification for platform project 'pl_ps_write_to_bram' is updated.
22:13:08 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
22:13:11 INFO  : The hardware specfication used by project 'pl_ps_app1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:13:11 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
22:13:11 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream\design_2_wrapper.mmi' stored in project is removed.
22:13:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\bitstream' in project 'pl_ps_app1'.
22:13:12 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:13:22 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\pl_ps_app1\_ide\psinit' in project 'pl_ps_app1'.
22:14:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:26 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
22:14:26 INFO  : 'jtag frequency' command is executed.
22:14:26 INFO  : Context for 'APU' is selected.
22:14:26 INFO  : System reset is completed.
22:14:29 INFO  : 'after 3000' command is executed.
22:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
22:14:30 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
22:14:31 INFO  : Context for 'APU' is selected.
22:14:31 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
22:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:31 INFO  : Context for 'APU' is selected.
22:14:31 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
22:14:31 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
22:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

22:14:31 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
22:14:36 INFO  : Checking for BSP changes to sync application flags for project 'pl_ps_app1'...
22:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:55 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
22:14:55 INFO  : 'jtag frequency' command is executed.
22:14:55 INFO  : Context for 'APU' is selected.
22:14:55 INFO  : System reset is completed.
22:14:58 INFO  : 'after 3000' command is executed.
22:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
22:15:00 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit"
22:15:00 INFO  : Context for 'APU' is selected.
22:15:00 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa'.
22:15:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:00 INFO  : Context for 'APU' is selected.
22:15:00 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl' is done.
22:15:00 INFO  : 'ps7_init' command is executed.
22:15:00 INFO  : 'ps7_post_config' command is executed.
22:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:01 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_write_to_bram/export/pl_ps_write_to_bram/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/pl_ps_app1/Debug/pl_ps_app1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:01 INFO  : Memory regions updated for context APU
22:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:01 INFO  : 'con' command is executed.
22:15:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:15:01 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\projects\8_20_PL_PS\.sdk\launch_scripts\single_application_debug\systemdebugger_pl_ps_app1_system_standalone.tcl'
22:41:52 INFO  : Disconnected from the channel tcfchan#8.
