{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625103282288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625103282295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 09:34:42 2021 " "Processing started: Thu Jul 01 09:34:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625103282295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103282295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CTRL -c CTRL " "Command: quartus_map --read_settings_files=on --write_settings_files=off CTRL -c CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103282295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625103282628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625103282628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-CTRL_arch " "Found design unit 1: CTRL-CTRL_arch" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625103318053 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625103318053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CTRL " "Elaborating entity \"CTRL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625103318091 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMAR CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"IMAR\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IIR CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"IIR\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IA CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"IA\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IDR CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"IDR\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_ADD CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"ALU_ADD\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SUB CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"ALU_SUB\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_AND CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"ALU_AND\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SHL CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"ALU_SHL\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ESUM CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"ESUM\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EA CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"EA\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EDR CTRL.vhd(16) " "VHDL Process Statement warning at CTRL.vhd(16): inferring latch(es) for signal or variable \"EDR\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625103318099 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDR CTRL.vhd(16) " "Inferred latch for \"EDR\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EA CTRL.vhd(16) " "Inferred latch for \"EA\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESUM CTRL.vhd(16) " "Inferred latch for \"ESUM\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SHL CTRL.vhd(16) " "Inferred latch for \"ALU_SHL\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_AND CTRL.vhd(16) " "Inferred latch for \"ALU_AND\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SUB CTRL.vhd(16) " "Inferred latch for \"ALU_SUB\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ADD CTRL.vhd(16) " "Inferred latch for \"ALU_ADD\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDR CTRL.vhd(16) " "Inferred latch for \"IDR\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IA CTRL.vhd(16) " "Inferred latch for \"IA\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IIR CTRL.vhd(16) " "Inferred latch for \"IIR\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMAR CTRL.vhd(16) " "Inferred latch for \"IMAR\" at CTRL.vhd(16)" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318101 "|CTRL"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625103318533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625103318931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625103318931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "CTRL.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/CTRL/CTRL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625103318969 "|CTRL|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625103318969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625103318969 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625103318969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625103318969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625103318969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625103318982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 01 09:35:18 2021 " "Processing ended: Thu Jul 01 09:35:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625103318982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625103318982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625103318982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625103318982 ""}
