Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar  1 17:45:04 2023
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGAController_timing_summary_routed.rpt -pb VGAController_timing_summary_routed.pb -rpx VGAController_timing_summary_routed.rpx -warn_on_violation
| Design       : VGAController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  130         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (491)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1466)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (491)
--------------------------
 There are 91 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1466)
---------------------------------------------------
 There are 1466 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1480          inf        0.000                      0                 1480           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1480 Endpoints
Min Delay          1480 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ImageData/MemoryArray_reg_7_4/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.717ns  (logic 4.717ns (22.769%)  route 16.000ns (77.231%))
  Logic Levels:           4  (DSP48E1=1 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X79Y137        FDCE (Prop_fdce_C_Q)         0.628     0.628 f  Display/vPos_reg[5]/Q
                         net (fo=20, routed)          1.521     2.149    Display/vPos_reg_n_0_[5]
    SLICE_X81Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  Display/imgAddress_i_8/O
                         net (fo=2, routed)           0.538     2.810    B[1]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     6.651 r  imgAddress/P[17]
                         net (fo=46, routed)          7.835    14.486    ImageData/P[17]
    SLICE_X58Y126        LUT3 (Prop_lut3_I2_O)        0.124    14.610 r  ImageData/MemoryArray_reg_6_0_i_1/O
                         net (fo=9, routed)           6.107    20.717    ImageData/MemoryArray_reg_6_0_i_1_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  ImageData/MemoryArray_reg_7_4/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ImageData/MemoryArray_reg_7_7/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.905ns  (logic 4.717ns (24.952%)  route 14.188ns (75.048%))
  Logic Levels:           4  (DSP48E1=1 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X79Y137        FDCE (Prop_fdce_C_Q)         0.628     0.628 f  Display/vPos_reg[5]/Q
                         net (fo=20, routed)          1.521     2.149    Display/vPos_reg_n_0_[5]
    SLICE_X81Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  Display/imgAddress_i_8/O
                         net (fo=2, routed)           0.538     2.810    B[1]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     6.651 r  imgAddress/P[17]
                         net (fo=46, routed)          7.835    14.486    ImageData/P[17]
    SLICE_X58Y126        LUT3 (Prop_lut3_I2_O)        0.124    14.610 r  ImageData/MemoryArray_reg_6_0_i_1/O
                         net (fo=9, routed)           4.294    18.905    ImageData/MemoryArray_reg_6_0_i_1_n_0
    RAMB36_X0Y29         RAMB36E1                                     r  ImageData/MemoryArray_reg_7_7/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ImageData/MemoryArray_reg_7_0/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.386ns  (logic 4.717ns (25.655%)  route 13.669ns (74.345%))
  Logic Levels:           4  (DSP48E1=1 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X79Y137        FDCE (Prop_fdce_C_Q)         0.628     0.628 f  Display/vPos_reg[5]/Q
                         net (fo=20, routed)          1.521     2.149    Display/vPos_reg_n_0_[5]
    SLICE_X81Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  Display/imgAddress_i_8/O
                         net (fo=2, routed)           0.538     2.810    B[1]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     6.651 r  imgAddress/P[17]
                         net (fo=46, routed)          7.835    14.486    ImageData/P[17]
    SLICE_X58Y126        LUT3 (Prop_lut3_I2_O)        0.124    14.610 r  ImageData/MemoryArray_reg_6_0_i_1/O
                         net (fo=9, routed)           3.776    18.386    ImageData/MemoryArray_reg_6_0_i_1_n_0
    RAMB36_X0Y31         RAMB36E1                                     r  ImageData/MemoryArray_reg_7_0/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ImageData/MemoryArray_reg_7_3/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.875ns  (logic 4.717ns (26.389%)  route 13.158ns (73.611%))
  Logic Levels:           4  (DSP48E1=1 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X79Y137        FDCE (Prop_fdce_C_Q)         0.628     0.628 f  Display/vPos_reg[5]/Q
                         net (fo=20, routed)          1.521     2.149    Display/vPos_reg_n_0_[5]
    SLICE_X81Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  Display/imgAddress_i_8/O
                         net (fo=2, routed)           0.538     2.810    B[1]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     6.651 r  imgAddress/P[17]
                         net (fo=46, routed)          7.835    14.486    ImageData/P[17]
    SLICE_X58Y126        LUT3 (Prop_lut3_I2_O)        0.124    14.610 r  ImageData/MemoryArray_reg_6_0_i_1/O
                         net (fo=9, routed)           3.265    17.875    ImageData/MemoryArray_reg_6_0_i_1_n_0
    RAMB36_X0Y33         RAMB36E1                                     r  ImageData/MemoryArray_reg_7_3/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ImageData/MemoryArray_reg_2_1/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.715ns  (logic 4.717ns (26.627%)  route 12.998ns (73.373%))
  Logic Levels:           4  (DSP48E1=1 FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X79Y137        FDCE (Prop_fdce_C_Q)         0.628     0.628 f  Display/vPos_reg[5]/Q
                         net (fo=20, routed)          1.521     2.149    Display/vPos_reg_n_0_[5]
    SLICE_X81Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  Display/imgAddress_i_8/O
                         net (fo=2, routed)           0.538     2.810    B[1]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      3.841     6.651 f  imgAddress/P[15]
                         net (fo=120, routed)         9.821    16.472    ImageData/P[15]
    SLICE_X72Y176        LUT5 (Prop_lut5_I3_O)        0.124    16.596 r  ImageData/MemoryArray_reg_2_1_ENARDEN_cooolgate_en_gate_21_LOPT_REMAP/O
                         net (fo=1, routed)           1.119    17.715    ImageData/MemoryArray_reg_2_1_ENARDEN_cooolgate_en_sig_12
    RAMB36_X2Y37         RAMB36E1                                     r  ImageData/MemoryArray_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ImageData/MemoryArray_reg_6_0/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.430ns  (logic 4.717ns (27.062%)  route 12.713ns (72.938%))
  Logic Levels:           4  (DSP48E1=1 FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X79Y137        FDCE (Prop_fdce_C_Q)         0.628     0.628 f  Display/vPos_reg[5]/Q
                         net (fo=20, routed)          1.521     2.149    Display/vPos_reg_n_0_[5]
    SLICE_X81Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  Display/imgAddress_i_8/O
                         net (fo=2, routed)           0.538     2.810    B[1]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     6.651 r  imgAddress/P[17]
                         net (fo=46, routed)         10.312    16.964    ImageData/P[17]
    SLICE_X8Y152         LUT5 (Prop_lut5_I2_O)        0.124    17.088 r  ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_gate_53_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    17.430    ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_sig_29
    RAMB36_X0Y30         RAMB36E1                                     r  ImageData/MemoryArray_reg_6_0/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ImageData/MemoryArray_reg_6_3/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.412ns  (logic 4.717ns (27.090%)  route 12.695ns (72.910%))
  Logic Levels:           4  (DSP48E1=1 FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X79Y137        FDCE (Prop_fdce_C_Q)         0.628     0.628 f  Display/vPos_reg[5]/Q
                         net (fo=20, routed)          1.521     2.149    Display/vPos_reg_n_0_[5]
    SLICE_X81Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  Display/imgAddress_i_8/O
                         net (fo=2, routed)           0.538     2.810    B[1]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     6.651 r  imgAddress/P[17]
                         net (fo=46, routed)         10.294    16.946    ImageData/P[17]
    SLICE_X8Y162         LUT5 (Prop_lut5_I2_O)        0.124    17.070 r  ImageData/MemoryArray_reg_6_3_ENARDEN_cooolgate_en_gate_59_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    17.412    ImageData/MemoryArray_reg_6_3_ENARDEN_cooolgate_en_sig_32
    RAMB36_X0Y32         RAMB36E1                                     r  ImageData/MemoryArray_reg_6_3/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ImageData/MemoryArray_reg_2_2/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.191ns  (logic 4.717ns (27.438%)  route 12.474ns (72.562%))
  Logic Levels:           4  (DSP48E1=1 FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X79Y137        FDCE (Prop_fdce_C_Q)         0.628     0.628 f  Display/vPos_reg[5]/Q
                         net (fo=20, routed)          1.521     2.149    Display/vPos_reg_n_0_[5]
    SLICE_X81Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  Display/imgAddress_i_8/O
                         net (fo=2, routed)           0.538     2.810    B[1]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      3.841     6.651 f  imgAddress/P[15]
                         net (fo=120, routed)         9.296    15.947    ImageData/P[15]
    SLICE_X62Y176        LUT5 (Prop_lut5_I3_O)        0.124    16.071 r  ImageData/MemoryArray_reg_2_2_ENARDEN_cooolgate_en_gate_23_LOPT_REMAP/O
                         net (fo=1, routed)           1.120    17.191    ImageData/MemoryArray_reg_2_2_ENARDEN_cooolgate_en_sig_13
    RAMB36_X1Y37         RAMB36E1                                     r  ImageData/MemoryArray_reg_2_2/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ImageData/MemoryArray_reg_6_4/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.168ns  (logic 4.717ns (27.475%)  route 12.451ns (72.525%))
  Logic Levels:           4  (DSP48E1=1 FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X79Y137        FDCE (Prop_fdce_C_Q)         0.628     0.628 f  Display/vPos_reg[5]/Q
                         net (fo=20, routed)          1.521     2.149    Display/vPos_reg_n_0_[5]
    SLICE_X81Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  Display/imgAddress_i_8/O
                         net (fo=2, routed)           0.538     2.810    B[1]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     6.651 r  imgAddress/P[17]
                         net (fo=46, routed)         10.050    16.702    ImageData/P[17]
    SLICE_X8Y92          LUT5 (Prop_lut5_I2_O)        0.124    16.826 r  ImageData/MemoryArray_reg_6_4_ENARDEN_cooolgate_en_gate_61_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    17.168    ImageData/MemoryArray_reg_6_4_ENARDEN_cooolgate_en_sig_33
    RAMB36_X0Y18         RAMB36E1                                     r  ImageData/MemoryArray_reg_6_4/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ImageData/MemoryArray_reg_0_5/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.036ns  (logic 4.717ns (27.688%)  route 12.319ns (72.312%))
  Logic Levels:           4  (DSP48E1=1 FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X79Y137        FDCE (Prop_fdce_C_Q)         0.628     0.628 f  Display/vPos_reg[5]/Q
                         net (fo=20, routed)          1.521     2.149    Display/vPos_reg_n_0_[5]
    SLICE_X81Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  Display/imgAddress_i_8/O
                         net (fo=2, routed)           0.538     2.810    B[1]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     6.651 f  imgAddress/P[17]
                         net (fo=46, routed)          9.730    16.381    ImageData/P[17]
    SLICE_X12Y102        LUT5 (Prop_lut5_I2_O)        0.124    16.505 r  ImageData/MemoryArray_reg_0_5_ENARDEN_cooolgate_en_gate_12_LOPT_REMAP/O
                         net (fo=1, routed)           0.531    17.036    ImageData/MemoryArray_reg_0_5_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y20         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_5/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sqY_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sqY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE                         0.000     0.000 r  sqY_reg[0]/C
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sqY_reg[0]/Q
                         net (fo=3, routed)           0.179     0.320    sqY_reg[0]
    SLICE_X81Y135        LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  sqY[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    sqY[0]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  sqY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sqX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.738%)  route 0.196ns (51.262%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDRE                         0.000     0.000 r  sqX_reg[0]/C
    SLICE_X72Y135        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sqX_reg[0]/Q
                         net (fo=3, routed)           0.196     0.337    sqX_reg[0]
    SLICE_X72Y135        LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  sqX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    p_0_in[0]
    SLICE_X72Y135        FDRE                                         r  sqX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixCounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE                         0.000     0.000 r  pixCounter_reg[0]/C
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.219     0.360    pixCounter_reg_n_0_[0]
    SLICE_X77Y135        LUT2 (Prop_lut2_I0_O)        0.043     0.403 r  pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.403    pixCounter[1]_i_1_n_0
    SLICE_X77Y135        FDRE                                         r  pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE                         0.000     0.000 r  pixCounter_reg[0]/C
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.219     0.360    pixCounter_reg_n_0_[0]
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.045     0.405 r  pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    pixCounter[0]_i_1_n_0
    SLICE_X77Y135        FDRE                                         r  pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqX_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sqX_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE                         0.000     0.000 r  sqX_reg[8]/C
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sqX_reg[8]/Q
                         net (fo=3, routed)           0.170     0.311    sqX_reg[8]
    SLICE_X73Y136        LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  sqX[8]_i_2/O
                         net (fo=1, routed)           0.000     0.356    sqX[8]_i_2_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  sqX_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    sqX_reg[8]_i_1_n_4
    SLICE_X73Y136        FDRE                                         r  sqX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqX_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sqX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDRE                         0.000     0.000 r  sqX_reg[9]/C
    SLICE_X73Y137        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sqX_reg[9]/Q
                         net (fo=3, routed)           0.168     0.309    sqX_reg[9]
    SLICE_X73Y137        LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  sqX[9]_i_4/O
                         net (fo=1, routed)           0.000     0.354    sqX[9]_i_4_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  sqX_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.424    sqX_reg[9]_i_2_n_7
    SLICE_X73Y137        FDRE                                         r  sqX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display/hPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.262ns (61.708%)  route 0.163ns (38.292%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDCE                         0.000     0.000 r  Display/hPos_reg[6]/C
    SLICE_X74Y135        FDCE (Prop_fdce_C_Q)         0.217     0.217 r  Display/hPos_reg[6]/Q
                         net (fo=10, routed)          0.163     0.380    Display/hPos_reg_n_0_[6]
    SLICE_X74Y135        LUT6 (Prop_lut6_I1_O)        0.045     0.425 r  Display/hPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.425    Display/hPos[5]
    SLICE_X74Y135        FDCE                                         r  Display/hPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sqX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDRE                         0.000     0.000 r  sqX_reg[4]/C
    SLICE_X73Y135        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sqX_reg[4]/Q
                         net (fo=4, routed)           0.182     0.323    sqX_reg[4]
    SLICE_X73Y135        LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  sqX[4]_i_2/O
                         net (fo=1, routed)           0.000     0.368    sqX[4]_i_2_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  sqX_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    sqX_reg[4]_i_1_n_4
    SLICE_X73Y135        FDRE                                         r  sqX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqY_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sqY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136        FDRE                         0.000     0.000 r  sqY_reg[8]/C
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sqY_reg[8]/Q
                         net (fo=3, routed)           0.160     0.324    sqY_reg[8]
    SLICE_X80Y136        LUT2 (Prop_lut2_I1_O)        0.045     0.369 r  sqY[8]_i_3/O
                         net (fo=1, routed)           0.000     0.369    sqY[8]_i_3_n_0
    SLICE_X80Y136        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.433 r  sqY_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.433    sqY_reg[8]_i_2_n_4
    SLICE_X80Y136        FDRE                                         r  sqY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sqY_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE                         0.000     0.000 r  sqY_reg[4]/C
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sqY_reg[4]/Q
                         net (fo=4, routed)           0.161     0.325    sqY_reg[4]
    SLICE_X80Y135        LUT2 (Prop_lut2_I1_O)        0.045     0.370 r  sqY[4]_i_2/O
                         net (fo=1, routed)           0.000     0.370    sqY[4]_i_2_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.434 r  sqY_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.434    sqY_reg[4]_i_1_n_4
    SLICE_X80Y135        FDRE                                         r  sqY_reg[4]/D
  -------------------------------------------------------------------    -------------------





