$date
	Sat Sep 30 13:18:01 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! data_out [0:7] $end
$var reg 5 " addr_in [0:4] $end
$var reg 5 # addr_out [0:4] $end
$var reg 1 $ clk $end
$var reg 8 % data_in [0:7] $end
$var reg 1 & reset $end
$var reg 1 ' write $end
$scope module rbank $end
$var wire 5 ( addr_in [0:4] $end
$var wire 5 ) addr_out [0:4] $end
$var wire 1 $ clk $end
$var wire 8 * data_in [0:7] $end
$var wire 8 + data_out [0:7] $end
$var wire 1 & reset $end
$var wire 1 ' write $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 ,
b0 +
b1 *
b0 )
b0 (
0'
1&
b1 %
0$
b0 #
b0 "
b0 !
$end
#2
0&
#3
b1 "
b1 (
#10
1$
#13
1'
b100 %
b100 *
b100 #
b100 )
#20
0$
#23
b100 !
b100 +
b1 #
b1 )
#30
1$
#33
