############################################################################
## 
##  Xilinx, Inc. 2006            www.xilinx.com 
##  Mon Jun 20 11:29:10 2011
##  Generated by MIG Version 3.8
##  
############################################################################
##  File name :       example_top.ucf
## 
##  Details :     Constraints file
##                    FPGA family:       virtex6
##                    FPGA:              xc6vlx240t-ff1156
##                    Speedgrade:        -1
##                    Design Entry:      VERILOG
##                    Design:            with Test bench
##                    No.Of Controllers: 1
##
############################################################################ 
##  Modifications for ML605 with LX240T FPGA
##  Start with UCF file generated by MIG
##     
##  1. Majority of ML605 board specific pin assignments entered via MIG3.4 GUI!
##     A. Add LOC and IOSTANDARD for LED indicator "heartbeat" 
##     B. Add LOC and IOSTANDARD for LED indicator "pll_lock" 
##     C. Comment out "sda" and "scl" signals 
##     D. ML605 DCI_CASCADE is correct as defined in MIG3.4 GUI.
##        BANK 26 = left column I/O master; BANK 36 = right column I/O master 
##  2. Change IOSTANDARD for sys_rst to SSTL15 
##  3. Board specific clocking definitions
##     A. Default MIG 3.5 example design assumes 2 clock inputs to design:
##        1. clk_ref to IDELAY_CTRL element (200 MHz)
##        2. sys_clk to PLL circuit (SMA inputs)
##     B. ML605 single clock source, modify constraint file to use 200 MHz 
##        LVDS clock "clk_ref" input for DDR3 SODIMM design @800 Mbps data rate. 
##        - Delete sys_clk_p and sys_clk_n inputs (HDL and LOC constraints)
##        - Comment out sys_clk timing specification
##        - Modify TS_MC_PHY_INIT_SEL to use value "2.5 ns" in multiplication 
##  4. Optional: comment out CONFIG_PROHIBIT lines (pins reserved for MIG)
##     Since this design has LOC'ed I/O don't need to reserve these pins.
##  5. ML605 MIG3.4 BUFIO pin assignments
##         BUFIO:0 pin C13 => X2Y137
##         BUFIO:1 pin L13 => X2Y141
##         BUFIO:2 pin K14 => X2Y143
##         BUFIO:3 pin F21 => X1Y179
##         BUFIO:4 pin B20 => X1Y181
##         BUFIO:5 pin F25 => X1Y137
##         BUFIO:6 pin C28 => X1Y141
##         BUFIO:7 pin D24 => X1Y143
##  6. ML605 MIG3.4 BUFR pin assignments
##         BUFR:0 pin M12 => X2Y139
##         BUFR:1 pin C29 => X1Y139
##
############################################################################
# Timing constraints                                                        #
############################################################################
# Constrain BUFR clocks used to synchronize data from IOB to fabric logic
# Note that ISE cannot infer this from other PERIOD constraints because
# of the use of OSERDES blocks in the BUFR clock generation path
NET "u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[?]" TNM_NET = TNM_clk_rsync;
TIMESPEC "TS_clk_rsync" = PERIOD "TNM_clk_rsync" 5 ns;

# Paths between DQ/DQS ISERDES.Q outputs and CLB flops clocked by falling
# edge of BUFR will by design only be used if DYNCLKDIVSEL is asserted for
# that particular flop. Mark this path as being a full-cycle, rather than
# a half cycle path for timing purposes. NOTE: This constraint forces full-
# cycle timing to be applied globally for all rising->falling edge paths
# in all resynchronizaton clock domains. If the user had modified the logic
# in the resync clock domain such that other rising->falling edge paths
# exist, then constraint below should be modified to utilize pattern
# matching to specific affect only the DQ/DQS ISERDES.Q outputs
TIMEGRP "TG_clk_rsync_rise" = RISING  "TNM_clk_rsync";
TIMEGRP "TG_clk_rsync_fall" = FALLING "TNM_clk_rsync";
TIMESPEC "TS_clk_rsync_rise_to_fall" =
  FROM "TG_clk_rsync_rise" TO "TG_clk_rsync_fall" "TS_sys_clk" * 2;

# Signal to select between controller and physical layer signals. Four divided by two clock
# cycles (4 memory clock cycles) are provided by design for the signal to settle down.
# Used only by the phy modules.
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel" TNM = "TNM_PHY_INIT_SEL";
TIMESPEC "TS_MC_PHY_INIT_SEL" = FROM "TNM_PHY_INIT_SEL" TO FFS = "TS_sys_clk"*4;

disable = reg_sr_o;
disable = reg_sr_r;
############################################################################
########################################################################
# Controller 0
# Memory Device: DDR3_SDRAM->SODIMMs->MT4JSF6464HY-1G1
# Data Width:     64
# Frequency:      400
# Time Period:      2500
# Data Mask:     1
########################################################################

################################################################################
# I/O STANDARDS
################################################################################
NET  "ddr3_dq[*]"                               IOSTANDARD = SSTL15_T_DCI;
NET  "ddr3_addr[*]"                             IOSTANDARD = SSTL15;
NET  "ddr3_ba[*]"                               IOSTANDARD = SSTL15;
NET  "ddr3_ras_n"                               IOSTANDARD = SSTL15;
NET  "ddr3_cas_n"                               IOSTANDARD = SSTL15;
NET  "ddr3_we_n"                                IOSTANDARD = SSTL15;
NET  "ddr3_reset_n"                             IOSTANDARD = SSTL15;
NET  "ddr3_cke[*]"                              IOSTANDARD = SSTL15;
NET  "ddr3_odt[*]"                              IOSTANDARD = SSTL15;
NET  "ddr3_cs_n[*]"                             IOSTANDARD = SSTL15;
NET  "ddr3_dm[*]"                               IOSTANDARD = SSTL15;
## NET  "sys_clk_p"                                IOSTANDARD = LVDS_25;
## NET  "sys_clk_n"                                IOSTANDARD = LVDS_25;
## NET  "sda"                                      IOSTANDARD = LVCMOS25;
## NET  "scl"                                      IOSTANDARD = LVCMOS25;
NET  "sys_rst"                                  IOSTANDARD = SSTL15;      ## ML605 
NET  "ddr3_dqs_p[*]"                            IOSTANDARD = DIFF_SSTL15_T_DCI;
NET  "ddr3_dqs_n[*]"                            IOSTANDARD = DIFF_SSTL15_T_DCI;
NET  "ddr3_ck_p[*]"                             IOSTANDARD = DIFF_SSTL15;
NET  "ddr3_ck_n[*]"                             IOSTANDARD = DIFF_SSTL15;

################################################################################
##SAVE attributes to reserve the pins
################################################################################
## NET  "sda"                                      S;
## NET  "scl"                                      S;
###############################################################################
#DCI_CASCADING
#Syntax : CONFIG DCI_CASCADE = "<master> <slave1> <slave2> ..";
###############################################################################
CONFIG DCI_CASCADE = "26 25";
CONFIG DCI_CASCADE = "36 35";


##################################################################################
# Location Constraints
##################################################################################
NET  "ddr3_dq[0]"                                LOC = "J11" ;          #Bank 35
NET  "ddr3_dq[1]"                                LOC = "E13" ;          #Bank 35
NET  "ddr3_dq[2]"                                LOC = "F13" ;          #Bank 35
NET  "ddr3_dq[3]"                                LOC = "K11" ;          #Bank 35
NET  "ddr3_dq[4]"                                LOC = "L11" ;          #Bank 35
NET  "ddr3_dq[5]"                                LOC = "K13" ;          #Bank 35
NET  "ddr3_dq[6]"                                LOC = "K12" ;          #Bank 35
NET  "ddr3_dq[7]"                                LOC = "D11" ;          #Bank 35
NET  "ddr3_dq[8]"                                LOC = "M13" ;          #Bank 35
NET  "ddr3_dq[9]"                                LOC = "J14" ;          #Bank 35
NET  "ddr3_dq[10]"                               LOC = "B13" ;          #Bank 35
NET  "ddr3_dq[11]"                               LOC = "B12" ;          #Bank 35
NET  "ddr3_dq[12]"                               LOC = "G10" ;          #Bank 35
NET  "ddr3_dq[13]"                               LOC = "M11" ;          #Bank 35
NET  "ddr3_dq[14]"                               LOC = "C12" ;          #Bank 35
NET  "ddr3_dq[15]"                               LOC = "A11" ;          #Bank 35
NET  "ddr3_dq[16]"                               LOC = "G11" ;          #Bank 35
NET  "ddr3_dq[17]"                               LOC = "F11" ;          #Bank 35
NET  "ddr3_dq[18]"                               LOC = "D14" ;          #Bank 35
NET  "ddr3_dq[19]"                               LOC = "C14" ;          #Bank 35
NET  "ddr3_dq[20]"                               LOC = "G12" ;          #Bank 35
NET  "ddr3_dq[21]"                               LOC = "G13" ;          #Bank 35
NET  "ddr3_dq[22]"                               LOC = "F14" ;          #Bank 35
NET  "ddr3_dq[23]"                               LOC = "H14" ;          #Bank 35
NET  "ddr3_dq[24]"                               LOC = "C19" ;          #Bank 26
NET  "ddr3_dq[25]"                               LOC = "G20" ;          #Bank 26
NET  "ddr3_dq[26]"                               LOC = "E19" ;          #Bank 26
NET  "ddr3_dq[27]"                               LOC = "F20" ;          #Bank 26
NET  "ddr3_dq[28]"                               LOC = "A20" ;          #Bank 26
NET  "ddr3_dq[29]"                               LOC = "A21" ;          #Bank 26
NET  "ddr3_dq[30]"                               LOC = "E22" ;          #Bank 26
NET  "ddr3_dq[31]"                               LOC = "E23" ;          #Bank 26
NET  "ddr3_dq[32]"                               LOC = "G21" ;          #Bank 26
NET  "ddr3_dq[33]"                               LOC = "B21" ;          #Bank 26
NET  "ddr3_dq[34]"                               LOC = "A23" ;          #Bank 26
NET  "ddr3_dq[35]"                               LOC = "A24" ;          #Bank 26
NET  "ddr3_dq[36]"                               LOC = "C20" ;          #Bank 26
NET  "ddr3_dq[37]"                               LOC = "D20" ;          #Bank 26
NET  "ddr3_dq[38]"                               LOC = "J20" ;          #Bank 26
NET  "ddr3_dq[39]"                               LOC = "G22" ;          #Bank 26
NET  "ddr3_dq[40]"                               LOC = "D26" ;          #Bank 25
NET  "ddr3_dq[41]"                               LOC = "F26" ;          #Bank 25
NET  "ddr3_dq[42]"                               LOC = "B26" ;          #Bank 25
NET  "ddr3_dq[43]"                               LOC = "E26" ;          #Bank 25
NET  "ddr3_dq[44]"                               LOC = "C24" ;          #Bank 25
NET  "ddr3_dq[45]"                               LOC = "D25" ;          #Bank 25
NET  "ddr3_dq[46]"                               LOC = "D27" ;          #Bank 25
NET  "ddr3_dq[47]"                               LOC = "C25" ;          #Bank 25
NET  "ddr3_dq[48]"                               LOC = "C27" ;          #Bank 25
NET  "ddr3_dq[49]"                               LOC = "B28" ;          #Bank 25
NET  "ddr3_dq[50]"                               LOC = "D29" ;          #Bank 25
NET  "ddr3_dq[51]"                               LOC = "B27" ;          #Bank 25
NET  "ddr3_dq[52]"                               LOC = "G27" ;          #Bank 25
NET  "ddr3_dq[53]"                               LOC = "A28" ;          #Bank 25
NET  "ddr3_dq[54]"                               LOC = "E24" ;          #Bank 25
NET  "ddr3_dq[55]"                               LOC = "G25" ;          #Bank 25
NET  "ddr3_dq[56]"                               LOC = "F28" ;          #Bank 25
NET  "ddr3_dq[57]"                               LOC = "B31" ;          #Bank 25
NET  "ddr3_dq[58]"                               LOC = "H29" ;          #Bank 25
NET  "ddr3_dq[59]"                               LOC = "H28" ;          #Bank 25
NET  "ddr3_dq[60]"                               LOC = "B30" ;          #Bank 25
NET  "ddr3_dq[61]"                               LOC = "A30" ;          #Bank 25
NET  "ddr3_dq[62]"                               LOC = "E29" ;          #Bank 25
NET  "ddr3_dq[63]"                               LOC = "F29" ;          #Bank 25
NET  "ddr3_addr[12]"                             LOC = "H15" ;          #Bank 36
NET  "ddr3_addr[11]"                             LOC = "M15" ;          #Bank 36
NET  "ddr3_addr[10]"                             LOC = "M16" ;          #Bank 36
NET  "ddr3_addr[9]"                              LOC = "F15" ;          #Bank 36
NET  "ddr3_addr[8]"                              LOC = "G15" ;          #Bank 36
NET  "ddr3_addr[7]"                              LOC = "B15" ;          #Bank 36
NET  "ddr3_addr[6]"                              LOC = "A15" ;          #Bank 36
NET  "ddr3_addr[5]"                              LOC = "J17" ;          #Bank 36
NET  "ddr3_addr[4]"                              LOC = "D16" ;          #Bank 36
NET  "ddr3_addr[3]"                              LOC = "E16" ;          #Bank 36
NET  "ddr3_addr[2]"                              LOC = "B16" ;          #Bank 36
NET  "ddr3_addr[1]"                              LOC = "A16" ;          #Bank 36
NET  "ddr3_addr[0]"                              LOC = "L14" ;          #Bank 36
NET  "ddr3_ba[2]"                                LOC = "L15" ;          #Bank 36
NET  "ddr3_ba[1]"                                LOC = "J19" ;          #Bank 36
NET  "ddr3_ba[0]"                                LOC = "K19" ;          #Bank 36
NET  "ddr3_ras_n"                                LOC = "L19" ;          #Bank 36
NET  "ddr3_cas_n"                                LOC = "C17" ;          #Bank 36
NET  "ddr3_we_n"                                 LOC = "B17" ;          #Bank 36
NET  "ddr3_reset_n"                              LOC = "E18" ;          #Bank 36
NET  "ddr3_cke[0]"                               LOC = "M18" ;          #Bank 36
NET  "ddr3_odt[0]"                               LOC = "F18" ;          #Bank 36
NET  "ddr3_cs_n[0]"                              LOC = "K18" ;          #Bank 36
NET  "ddr3_dm[0]"                                LOC = "E11" ;          #Bank 35
NET  "ddr3_dm[1]"                                LOC = "B11" ;          #Bank 35
NET  "ddr3_dm[2]"                                LOC = "E14" ;          #Bank 35
NET  "ddr3_dm[3]"                                LOC = "D19" ;          #Bank 26
NET  "ddr3_dm[4]"                                LOC = "B22" ;          #Bank 26
NET  "ddr3_dm[5]"                                LOC = "A26" ;          #Bank 25
NET  "ddr3_dm[6]"                                LOC = "A29" ;          #Bank 25
NET  "ddr3_dm[7]"                                LOC = "A31" ;          #Bank 25
## NET  "sda"                                       LOC = "F9" ;          #Bank 34
## NET  "scl"                                       LOC = "F10" ;          #Bank 34
NET  "sys_rst"                                   LOC = "H10" ;          #ML605 CPU_RESET switch
NET  "ddr3_dqs_p[0]"                             LOC = "D12" ;          #Bank 35
NET  "ddr3_dqs_n[0]"                             LOC = "E12" ;          #Bank 35
NET  "ddr3_dqs_p[1]"                             LOC = "H12" ;          #Bank 35
NET  "ddr3_dqs_n[1]"                             LOC = "J12" ;          #Bank 35
NET  "ddr3_dqs_p[2]"                             LOC = "A13" ;          #Bank 35
NET  "ddr3_dqs_n[2]"                             LOC = "A14" ;          #Bank 35
NET  "ddr3_dqs_p[3]"                             LOC = "H19" ;          #Bank 26
NET  "ddr3_dqs_n[3]"                             LOC = "H20" ;          #Bank 26
NET  "ddr3_dqs_p[4]"                             LOC = "B23" ;          #Bank 26
NET  "ddr3_dqs_n[4]"                             LOC = "C23" ;          #Bank 26
NET  "ddr3_dqs_p[5]"                             LOC = "B25" ;          #Bank 25
NET  "ddr3_dqs_n[5]"                             LOC = "A25" ;          #Bank 25
NET  "ddr3_dqs_p[6]"                             LOC = "H27" ;          #Bank 25
NET  "ddr3_dqs_n[6]"                             LOC = "G28" ;          #Bank 25
NET  "ddr3_dqs_p[7]"                             LOC = "C30" ;          #Bank 25
NET  "ddr3_dqs_n[7]"                             LOC = "D30" ;          #Bank 25
NET  "ddr3_ck_p[0]"                              LOC = "G18" ;          #Bank 36
NET  "ddr3_ck_n[0]"                              LOC = "H18" ;          #Bank 36

##################################################################################################
##The following locations must be reserved and cannot be used for external I/O because          ##
##the I/O elements associated with these sites (IODELAY, OSERDES, and associated routing)       ##
##are used to generate and route the clocks necessary for read data capture and synchronization ##
##to the core clock domain. These pins should not be routed out on the user's PCB               ##
##################################################################################################
##################################################################################################
##The logic of this pin is used internally to drive a BUFR in the column. This chosen pin must  ##
##be a clock pin capable of spanning to all of the banks containing data bytes in the particular##
##column. That is, all byte groups must be within +/- 1 bank of this pin. This pin cannot be    ##
##used for other functions and should not be connected externally. If a different pin is chosen,##
##he corresponding LOC constraint must also be changed.                                         ##
##################################################################################################
CONFIG PROHIBIT = C29,M12;

######################################################################################
##Place RSYNC OSERDES and IODELAY:                                                  ##
######################################################################################
##Site: C29 -- Bank 25
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_oserdes_rsync"
  LOC = "OLOGIC_X1Y139";
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_odelay_rsync"
  LOC = "IODELAY_X1Y139";

INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync"
  LOC = "BUFR_X1Y6";

##Site: M12 -- Bank 35
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_oserdes_rsync"
  LOC = "OLOGIC_X2Y139";
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_odelay_rsync"
  LOC = "IODELAY_X2Y139";

INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
  LOC = "BUFR_X2Y6";

##################################################################################################
##The logic of this pin is used internally to drive a BUFIO for the byte group. Any clock       ##
##capable pin in the same bank as the data byte group (DQS, DQ, DM if used) can be used for     ##
##this pin. This pin cannot be used for other functions and should not be connected externally. ##
##If a different pin is chosen, the corresponding LOC constraint must also be changed.          ##
##################################################################################################
CONFIG PROHIBIT = B20,C13,C28,D24,F21,F25,K14,L13;

######################################################################################
##Place CPT OSERDES and IODELAY:                                                    ##
######################################################################################
##Site: C13 -- Bank 35
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_oserdes_cpt"
  LOC = "OLOGIC_X2Y137";
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_odelay_cpt"
  LOC = "IODELAY_X2Y137";

##Site: L13 -- Bank 35
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_oserdes_cpt"
  LOC = "OLOGIC_X2Y141";
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_odelay_cpt"
  LOC = "IODELAY_X2Y141";

##Site: K14 -- Bank 35
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_oserdes_cpt"
  LOC = "OLOGIC_X2Y143";
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_odelay_cpt"
  LOC = "IODELAY_X2Y143";

##Site: F21 -- Bank 26
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_oserdes_cpt"
  LOC = "OLOGIC_X1Y179";
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_odelay_cpt"
  LOC = "IODELAY_X1Y179";

##Site: B20 -- Bank 26
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[4].u_oserdes_cpt"
  LOC = "OLOGIC_X1Y181";
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[4].u_odelay_cpt"
  LOC = "IODELAY_X1Y181";

##Site: F25 -- Bank 25
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[5].u_oserdes_cpt"
  LOC = "OLOGIC_X1Y137";
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[5].u_odelay_cpt"
  LOC = "IODELAY_X1Y137";

##Site: C28 -- Bank 25
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[6].u_oserdes_cpt"
  LOC = "OLOGIC_X1Y141";
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[6].u_odelay_cpt"
  LOC = "IODELAY_X1Y141";

##Site: D24 -- Bank 25
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_oserdes_cpt"
  LOC = "OLOGIC_X1Y143";
INST "u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_odelay_cpt"
  LOC = "IODELAY_X1Y143";


######################################################################################
## MMCM_ADV CONSTRAINTS                                                             ##
######################################################################################
INST "u_infrastructure/u_mmcm_adv"      LOC = "MMCM_ADV_X0Y8"; #Banks 16, 26, 36
