
F_version1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000998  08006754  08006754  00016754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070ec  080070ec  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080070ec  080070ec  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080070ec  080070ec  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070ec  080070ec  000170ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080070f0  080070f0  000170f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080070f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000aed8  20000078  0800716c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000af50  0800716c  0002af50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016d91  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e54  00000000  00000000  00036e39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  00039c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f38  00000000  00000000  0003ad28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000285a4  00000000  00000000  0003bc60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b6d  00000000  00000000  00064204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f51fa  00000000  00000000  00075d71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c8  00000000  00000000  0016af6b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ed4  00000000  00000000  0016b034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000000fa  00000000  00000000  0016ff08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800673c 	.word	0x0800673c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800673c 	.word	0x0800673c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2uiz>:
 8000a0c:	004a      	lsls	r2, r1, #1
 8000a0e:	d211      	bcs.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d211      	bcs.n	8000a3a <__aeabi_d2uiz+0x2e>
 8000a16:	d50d      	bpl.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d40e      	bmi.n	8000a40 <__aeabi_d2uiz+0x34>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_d2uiz+0x3a>
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	0000      	movs	r0, r0
	...

08000af0 <get_C6>:



//Tone 1 C6 1046.5 Hz
	uint8_t C6[42];
void get_C6(){
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
	for(int i = 0; i < 42; i++){
 8000af6:	2300      	movs	r3, #0
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	e043      	b.n	8000b84 <get_C6+0x94>
		C6[i] =  0.33*(1 + arm_sin_f32(2*pi*i/42))*256;
 8000afc:	6878      	ldr	r0, [r7, #4]
 8000afe:	f7ff fd09 	bl	8000514 <__aeabi_i2d>
 8000b02:	a32a      	add	r3, pc, #168	; (adr r3, 8000bac <get_C6+0xbc>)
 8000b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b08:	f7ff fd6e 	bl	80005e8 <__aeabi_dmul>
 8000b0c:	4602      	mov	r2, r0
 8000b0e:	460b      	mov	r3, r1
 8000b10:	4610      	mov	r0, r2
 8000b12:	4619      	mov	r1, r3
 8000b14:	f04f 0200 	mov.w	r2, #0
 8000b18:	4b21      	ldr	r3, [pc, #132]	; (8000ba0 <get_C6+0xb0>)
 8000b1a:	f7ff fe8f 	bl	800083c <__aeabi_ddiv>
 8000b1e:	4602      	mov	r2, r0
 8000b20:	460b      	mov	r3, r1
 8000b22:	4610      	mov	r0, r2
 8000b24:	4619      	mov	r1, r3
 8000b26:	f7ff ff91 	bl	8000a4c <__aeabi_d2f>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	ee00 3a10 	vmov	s0, r3
 8000b30:	f004 fd8a 	bl	8005648 <arm_sin_f32>
 8000b34:	eef0 7a40 	vmov.f32	s15, s0
 8000b38:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000b3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b40:	ee17 0a90 	vmov	r0, s15
 8000b44:	f7ff fcf8 	bl	8000538 <__aeabi_f2d>
 8000b48:	a313      	add	r3, pc, #76	; (adr r3, 8000b98 <get_C6+0xa8>)
 8000b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b4e:	f7ff fd4b 	bl	80005e8 <__aeabi_dmul>
 8000b52:	4602      	mov	r2, r0
 8000b54:	460b      	mov	r3, r1
 8000b56:	4610      	mov	r0, r2
 8000b58:	4619      	mov	r1, r3
 8000b5a:	f04f 0200 	mov.w	r2, #0
 8000b5e:	4b11      	ldr	r3, [pc, #68]	; (8000ba4 <get_C6+0xb4>)
 8000b60:	f7ff fd42 	bl	80005e8 <__aeabi_dmul>
 8000b64:	4602      	mov	r2, r0
 8000b66:	460b      	mov	r3, r1
 8000b68:	4610      	mov	r0, r2
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	f7ff ff4e 	bl	8000a0c <__aeabi_d2uiz>
 8000b70:	4603      	mov	r3, r0
 8000b72:	b2d9      	uxtb	r1, r3
 8000b74:	4a0c      	ldr	r2, [pc, #48]	; (8000ba8 <get_C6+0xb8>)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4413      	add	r3, r2
 8000b7a:	460a      	mov	r2, r1
 8000b7c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 42; i++){
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	3301      	adds	r3, #1
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2b29      	cmp	r3, #41	; 0x29
 8000b88:	ddb8      	ble.n	8000afc <get_C6+0xc>
	}
}
 8000b8a:	bf00      	nop
 8000b8c:	bf00      	nop
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	f3af 8000 	nop.w
 8000b98:	51eb851f 	.word	0x51eb851f
 8000b9c:	3fd51eb8 	.word	0x3fd51eb8
 8000ba0:	40450000 	.word	0x40450000
 8000ba4:	40700000 	.word	0x40700000
 8000ba8:	2000adb8 	.word	0x2000adb8
 8000bac:	53c8d4f1 	.word	0x53c8d4f1
 8000bb0:	401921fb 	.word	0x401921fb
 8000bb4:	00000000 	.word	0x00000000

08000bb8 <get_E6>:

//Tone 2 E6 1318.5 Hz
	uint8_t E6[34];
void get_E6(){
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
	for(int i = 0; i < 34; i++){
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	607b      	str	r3, [r7, #4]
 8000bc2:	e043      	b.n	8000c4c <get_E6+0x94>
		E6[i] =  0.33*(1 + arm_sin_f32(2*pi*i/34))*256;
 8000bc4:	6878      	ldr	r0, [r7, #4]
 8000bc6:	f7ff fca5 	bl	8000514 <__aeabi_i2d>
 8000bca:	a32a      	add	r3, pc, #168	; (adr r3, 8000c74 <get_E6+0xbc>)
 8000bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bd0:	f7ff fd0a 	bl	80005e8 <__aeabi_dmul>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	460b      	mov	r3, r1
 8000bd8:	4610      	mov	r0, r2
 8000bda:	4619      	mov	r1, r3
 8000bdc:	f04f 0200 	mov.w	r2, #0
 8000be0:	4b21      	ldr	r3, [pc, #132]	; (8000c68 <get_E6+0xb0>)
 8000be2:	f7ff fe2b 	bl	800083c <__aeabi_ddiv>
 8000be6:	4602      	mov	r2, r0
 8000be8:	460b      	mov	r3, r1
 8000bea:	4610      	mov	r0, r2
 8000bec:	4619      	mov	r1, r3
 8000bee:	f7ff ff2d 	bl	8000a4c <__aeabi_d2f>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	ee00 3a10 	vmov	s0, r3
 8000bf8:	f004 fd26 	bl	8005648 <arm_sin_f32>
 8000bfc:	eef0 7a40 	vmov.f32	s15, s0
 8000c00:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000c04:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000c08:	ee17 0a90 	vmov	r0, s15
 8000c0c:	f7ff fc94 	bl	8000538 <__aeabi_f2d>
 8000c10:	a313      	add	r3, pc, #76	; (adr r3, 8000c60 <get_E6+0xa8>)
 8000c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c16:	f7ff fce7 	bl	80005e8 <__aeabi_dmul>
 8000c1a:	4602      	mov	r2, r0
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	4610      	mov	r0, r2
 8000c20:	4619      	mov	r1, r3
 8000c22:	f04f 0200 	mov.w	r2, #0
 8000c26:	4b11      	ldr	r3, [pc, #68]	; (8000c6c <get_E6+0xb4>)
 8000c28:	f7ff fcde 	bl	80005e8 <__aeabi_dmul>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	460b      	mov	r3, r1
 8000c30:	4610      	mov	r0, r2
 8000c32:	4619      	mov	r1, r3
 8000c34:	f7ff feea 	bl	8000a0c <__aeabi_d2uiz>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	b2d9      	uxtb	r1, r3
 8000c3c:	4a0c      	ldr	r2, [pc, #48]	; (8000c70 <get_E6+0xb8>)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	460a      	mov	r2, r1
 8000c44:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 34; i++){
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2b21      	cmp	r3, #33	; 0x21
 8000c50:	ddb8      	ble.n	8000bc4 <get_E6+0xc>
	}
}
 8000c52:	bf00      	nop
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	f3af 8000 	nop.w
 8000c60:	51eb851f 	.word	0x51eb851f
 8000c64:	3fd51eb8 	.word	0x3fd51eb8
 8000c68:	40410000 	.word	0x40410000
 8000c6c:	40700000 	.word	0x40700000
 8000c70:	2000ad04 	.word	0x2000ad04
 8000c74:	53c8d4f1 	.word	0x53c8d4f1
 8000c78:	401921fb 	.word	0x401921fb
 8000c7c:	00000000 	.word	0x00000000

08000c80 <get_G6>:

//Tone 3 G6 1568.0 Hz
	uint8_t G6[28];
void get_G6(){
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
	for(int i = 0; i < 28; i++){
 8000c86:	2300      	movs	r3, #0
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	e043      	b.n	8000d14 <get_G6+0x94>
		G6[i] =  0.33*(1 + arm_sin_f32(2*pi*i/28))*256;
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f7ff fc41 	bl	8000514 <__aeabi_i2d>
 8000c92:	a32a      	add	r3, pc, #168	; (adr r3, 8000d3c <get_G6+0xbc>)
 8000c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c98:	f7ff fca6 	bl	80005e8 <__aeabi_dmul>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4610      	mov	r0, r2
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	f04f 0200 	mov.w	r2, #0
 8000ca8:	4b21      	ldr	r3, [pc, #132]	; (8000d30 <get_G6+0xb0>)
 8000caa:	f7ff fdc7 	bl	800083c <__aeabi_ddiv>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	4610      	mov	r0, r2
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f7ff fec9 	bl	8000a4c <__aeabi_d2f>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	ee00 3a10 	vmov	s0, r3
 8000cc0:	f004 fcc2 	bl	8005648 <arm_sin_f32>
 8000cc4:	eef0 7a40 	vmov.f32	s15, s0
 8000cc8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000ccc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cd0:	ee17 0a90 	vmov	r0, s15
 8000cd4:	f7ff fc30 	bl	8000538 <__aeabi_f2d>
 8000cd8:	a313      	add	r3, pc, #76	; (adr r3, 8000d28 <get_G6+0xa8>)
 8000cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cde:	f7ff fc83 	bl	80005e8 <__aeabi_dmul>
 8000ce2:	4602      	mov	r2, r0
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	4610      	mov	r0, r2
 8000ce8:	4619      	mov	r1, r3
 8000cea:	f04f 0200 	mov.w	r2, #0
 8000cee:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <get_G6+0xb4>)
 8000cf0:	f7ff fc7a 	bl	80005e8 <__aeabi_dmul>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	460b      	mov	r3, r1
 8000cf8:	4610      	mov	r0, r2
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	f7ff fe86 	bl	8000a0c <__aeabi_d2uiz>
 8000d00:	4603      	mov	r3, r0
 8000d02:	b2d9      	uxtb	r1, r3
 8000d04:	4a0c      	ldr	r2, [pc, #48]	; (8000d38 <get_G6+0xb8>)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	460a      	mov	r2, r1
 8000d0c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 28; i++){
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	3301      	adds	r3, #1
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b1b      	cmp	r3, #27
 8000d18:	ddb8      	ble.n	8000c8c <get_G6+0xc>
	}
}
 8000d1a:	bf00      	nop
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	f3af 8000 	nop.w
 8000d28:	51eb851f 	.word	0x51eb851f
 8000d2c:	3fd51eb8 	.word	0x3fd51eb8
 8000d30:	403c0000 	.word	0x403c0000
 8000d34:	40700000 	.word	0x40700000
 8000d38:	2000ade4 	.word	0x2000ade4
 8000d3c:	53c8d4f1 	.word	0x53c8d4f1
 8000d40:	401921fb 	.word	0x401921fb
 8000d44:	00000000 	.word	0x00000000

08000d48 <get_A6>:

//Tone 4 A6 1760.0 Hz

	uint8_t A6[25];
void get_A6(){
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
	for(int i = 0; i < 25; i++){
 8000d4e:	2300      	movs	r3, #0
 8000d50:	607b      	str	r3, [r7, #4]
 8000d52:	e043      	b.n	8000ddc <get_A6+0x94>
		A6[i] =  0.33*(1 + arm_sin_f32(2*pi*i/25))*256;
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff fbdd 	bl	8000514 <__aeabi_i2d>
 8000d5a:	a32a      	add	r3, pc, #168	; (adr r3, 8000e04 <get_A6+0xbc>)
 8000d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d60:	f7ff fc42 	bl	80005e8 <__aeabi_dmul>
 8000d64:	4602      	mov	r2, r0
 8000d66:	460b      	mov	r3, r1
 8000d68:	4610      	mov	r0, r2
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	f04f 0200 	mov.w	r2, #0
 8000d70:	4b21      	ldr	r3, [pc, #132]	; (8000df8 <get_A6+0xb0>)
 8000d72:	f7ff fd63 	bl	800083c <__aeabi_ddiv>
 8000d76:	4602      	mov	r2, r0
 8000d78:	460b      	mov	r3, r1
 8000d7a:	4610      	mov	r0, r2
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f7ff fe65 	bl	8000a4c <__aeabi_d2f>
 8000d82:	4603      	mov	r3, r0
 8000d84:	ee00 3a10 	vmov	s0, r3
 8000d88:	f004 fc5e 	bl	8005648 <arm_sin_f32>
 8000d8c:	eef0 7a40 	vmov.f32	s15, s0
 8000d90:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000d94:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d98:	ee17 0a90 	vmov	r0, s15
 8000d9c:	f7ff fbcc 	bl	8000538 <__aeabi_f2d>
 8000da0:	a313      	add	r3, pc, #76	; (adr r3, 8000df0 <get_A6+0xa8>)
 8000da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000da6:	f7ff fc1f 	bl	80005e8 <__aeabi_dmul>
 8000daa:	4602      	mov	r2, r0
 8000dac:	460b      	mov	r3, r1
 8000dae:	4610      	mov	r0, r2
 8000db0:	4619      	mov	r1, r3
 8000db2:	f04f 0200 	mov.w	r2, #0
 8000db6:	4b11      	ldr	r3, [pc, #68]	; (8000dfc <get_A6+0xb4>)
 8000db8:	f7ff fc16 	bl	80005e8 <__aeabi_dmul>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	4610      	mov	r0, r2
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	f7ff fe22 	bl	8000a0c <__aeabi_d2uiz>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	b2d9      	uxtb	r1, r3
 8000dcc:	4a0c      	ldr	r2, [pc, #48]	; (8000e00 <get_A6+0xb8>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	460a      	mov	r2, r1
 8000dd4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 25; i++){
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	607b      	str	r3, [r7, #4]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2b18      	cmp	r3, #24
 8000de0:	ddb8      	ble.n	8000d54 <get_A6+0xc>
	}
}
 8000de2:	bf00      	nop
 8000de4:	bf00      	nop
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	f3af 8000 	nop.w
 8000df0:	51eb851f 	.word	0x51eb851f
 8000df4:	3fd51eb8 	.word	0x3fd51eb8
 8000df8:	40390000 	.word	0x40390000
 8000dfc:	40700000 	.word	0x40700000
 8000e00:	2000ae90 	.word	0x2000ae90
 8000e04:	53c8d4f1 	.word	0x53c8d4f1
 8000e08:	401921fb 	.word	0x401921fb
 8000e0c:	00000000 	.word	0x00000000

08000e10 <get_B6>:

//Tone 5 B6 1975.53 Hz
	uint8_t B6[22];
void get_B6(){
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
	for(int i = 0; i < 22; i++){
 8000e16:	2300      	movs	r3, #0
 8000e18:	607b      	str	r3, [r7, #4]
 8000e1a:	e043      	b.n	8000ea4 <get_B6+0x94>
		B6[i] =  0.33*(1 + arm_sin_f32(2*pi*i/22))*256;
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff fb79 	bl	8000514 <__aeabi_i2d>
 8000e22:	a32a      	add	r3, pc, #168	; (adr r3, 8000ecc <get_B6+0xbc>)
 8000e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e28:	f7ff fbde 	bl	80005e8 <__aeabi_dmul>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	460b      	mov	r3, r1
 8000e30:	4610      	mov	r0, r2
 8000e32:	4619      	mov	r1, r3
 8000e34:	f04f 0200 	mov.w	r2, #0
 8000e38:	4b21      	ldr	r3, [pc, #132]	; (8000ec0 <get_B6+0xb0>)
 8000e3a:	f7ff fcff 	bl	800083c <__aeabi_ddiv>
 8000e3e:	4602      	mov	r2, r0
 8000e40:	460b      	mov	r3, r1
 8000e42:	4610      	mov	r0, r2
 8000e44:	4619      	mov	r1, r3
 8000e46:	f7ff fe01 	bl	8000a4c <__aeabi_d2f>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	ee00 3a10 	vmov	s0, r3
 8000e50:	f004 fbfa 	bl	8005648 <arm_sin_f32>
 8000e54:	eef0 7a40 	vmov.f32	s15, s0
 8000e58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000e5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e60:	ee17 0a90 	vmov	r0, s15
 8000e64:	f7ff fb68 	bl	8000538 <__aeabi_f2d>
 8000e68:	a313      	add	r3, pc, #76	; (adr r3, 8000eb8 <get_B6+0xa8>)
 8000e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e6e:	f7ff fbbb 	bl	80005e8 <__aeabi_dmul>
 8000e72:	4602      	mov	r2, r0
 8000e74:	460b      	mov	r3, r1
 8000e76:	4610      	mov	r0, r2
 8000e78:	4619      	mov	r1, r3
 8000e7a:	f04f 0200 	mov.w	r2, #0
 8000e7e:	4b11      	ldr	r3, [pc, #68]	; (8000ec4 <get_B6+0xb4>)
 8000e80:	f7ff fbb2 	bl	80005e8 <__aeabi_dmul>
 8000e84:	4602      	mov	r2, r0
 8000e86:	460b      	mov	r3, r1
 8000e88:	4610      	mov	r0, r2
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	f7ff fdbe 	bl	8000a0c <__aeabi_d2uiz>
 8000e90:	4603      	mov	r3, r0
 8000e92:	b2d9      	uxtb	r1, r3
 8000e94:	4a0c      	ldr	r2, [pc, #48]	; (8000ec8 <get_B6+0xb8>)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4413      	add	r3, r2
 8000e9a:	460a      	mov	r2, r1
 8000e9c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 22; i++){
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	607b      	str	r3, [r7, #4]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2b15      	cmp	r3, #21
 8000ea8:	ddb8      	ble.n	8000e1c <get_B6+0xc>
	}
}
 8000eaa:	bf00      	nop
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	f3af 8000 	nop.w
 8000eb8:	51eb851f 	.word	0x51eb851f
 8000ebc:	3fd51eb8 	.word	0x3fd51eb8
 8000ec0:	40360000 	.word	0x40360000
 8000ec4:	40700000 	.word	0x40700000
 8000ec8:	2000ad28 	.word	0x2000ad28
 8000ecc:	53c8d4f1 	.word	0x53c8d4f1
 8000ed0:	401921fb 	.word	0x401921fb
 8000ed4:	00000000 	.word	0x00000000

08000ed8 <get_B5>:

//Tone 6 B5 987.78 Hz
	uint8_t B5[45];
void get_B5(){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
	for(int i = 0; i < 45; i++){
 8000ede:	2300      	movs	r3, #0
 8000ee0:	607b      	str	r3, [r7, #4]
 8000ee2:	e043      	b.n	8000f6c <get_B5+0x94>
		B5[i] =  0.33*(1 + arm_sin_f32(2*pi*i/45))*256;
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f7ff fb15 	bl	8000514 <__aeabi_i2d>
 8000eea:	a32a      	add	r3, pc, #168	; (adr r3, 8000f94 <get_B5+0xbc>)
 8000eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef0:	f7ff fb7a 	bl	80005e8 <__aeabi_dmul>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	4610      	mov	r0, r2
 8000efa:	4619      	mov	r1, r3
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	4b21      	ldr	r3, [pc, #132]	; (8000f88 <get_B5+0xb0>)
 8000f02:	f7ff fc9b 	bl	800083c <__aeabi_ddiv>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4610      	mov	r0, r2
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f7ff fd9d 	bl	8000a4c <__aeabi_d2f>
 8000f12:	4603      	mov	r3, r0
 8000f14:	ee00 3a10 	vmov	s0, r3
 8000f18:	f004 fb96 	bl	8005648 <arm_sin_f32>
 8000f1c:	eef0 7a40 	vmov.f32	s15, s0
 8000f20:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f28:	ee17 0a90 	vmov	r0, s15
 8000f2c:	f7ff fb04 	bl	8000538 <__aeabi_f2d>
 8000f30:	a313      	add	r3, pc, #76	; (adr r3, 8000f80 <get_B5+0xa8>)
 8000f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f36:	f7ff fb57 	bl	80005e8 <__aeabi_dmul>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	4610      	mov	r0, r2
 8000f40:	4619      	mov	r1, r3
 8000f42:	f04f 0200 	mov.w	r2, #0
 8000f46:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <get_B5+0xb4>)
 8000f48:	f7ff fb4e 	bl	80005e8 <__aeabi_dmul>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	460b      	mov	r3, r1
 8000f50:	4610      	mov	r0, r2
 8000f52:	4619      	mov	r1, r3
 8000f54:	f7ff fd5a 	bl	8000a0c <__aeabi_d2uiz>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	b2d9      	uxtb	r1, r3
 8000f5c:	4a0c      	ldr	r2, [pc, #48]	; (8000f90 <get_B5+0xb8>)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4413      	add	r3, r2
 8000f62:	460a      	mov	r2, r1
 8000f64:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 45; i++){
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	607b      	str	r3, [r7, #4]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2b2c      	cmp	r3, #44	; 0x2c
 8000f70:	ddb8      	ble.n	8000ee4 <get_B5+0xc>
	}
}
 8000f72:	bf00      	nop
 8000f74:	bf00      	nop
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	f3af 8000 	nop.w
 8000f80:	51eb851f 	.word	0x51eb851f
 8000f84:	3fd51eb8 	.word	0x3fd51eb8
 8000f88:	40468000 	.word	0x40468000
 8000f8c:	40700000 	.word	0x40700000
 8000f90:	2000ad88 	.word	0x2000ad88
 8000f94:	53c8d4f1 	.word	0x53c8d4f1
 8000f98:	401921fb 	.word	0x401921fb

08000f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08c      	sub	sp, #48	; 0x30
 8000fa0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa2:	f001 fa52 	bl	800244a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa6:	f000 f947 	bl	8001238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000faa:	f000 fa5b 	bl	8001464 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fae:	f000 fa3b 	bl	8001428 <MX_DMA_Init>
  MX_DAC1_Init();
 8000fb2:	f000 f993 	bl	80012dc <MX_DAC1_Init>
  MX_QUADSPI_Init();
 8000fb6:	f000 f9c3 	bl	8001340 <MX_QUADSPI_Init>
  MX_TIM2_Init();
 8000fba:	f000 f9e7 	bl	800138c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  BSP_QSPI_Init();
 8000fbe:	f000 fb69 	bl	8001694 <BSP_QSPI_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8000fc2:	488c      	ldr	r0, [pc, #560]	; (80011f4 <main+0x258>)
 8000fc4:	f003 fee8 	bl	8004d98 <HAL_TIM_Base_Start_IT>




  get_B5();
 8000fc8:	f7ff ff86 	bl	8000ed8 <get_B5>
  get_C6();
 8000fcc:	f7ff fd90 	bl	8000af0 <get_C6>
  get_E6();
 8000fd0:	f7ff fdf2 	bl	8000bb8 <get_E6>
  get_G6();
 8000fd4:	f7ff fe54 	bl	8000c80 <get_G6>
  get_A6();
 8000fd8:	f7ff feb6 	bl	8000d48 <get_A6>
  get_B6();
 8000fdc:	f7ff ff18 	bl	8000e10 <get_B6>
  uint32_t addr = 0x000000;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	607b      	str	r3, [r7, #4]
  for(int i = 0; i < 3; i++){
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8000fe8:	e00f      	b.n	800100a <main+0x6e>
	  if(BSP_QSPI_Erase_Block(addr + i * 0x010000) != QSPI_OK){
 8000fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fec:	041b      	lsls	r3, r3, #16
 8000fee:	461a      	mov	r2, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f000 fc7d 	bl	80018f4 <BSP_QSPI_Erase_Block>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <main+0x68>
		  Error_Handler();
 8001000:	f000 fb40 	bl	8001684 <Error_Handler>
  for(int i = 0; i < 3; i++){
 8001004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001006:	3301      	adds	r3, #1
 8001008:	627b      	str	r3, [r7, #36]	; 0x24
 800100a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100c:	2b02      	cmp	r3, #2
 800100e:	ddec      	ble.n	8000fea <main+0x4e>
	  }
  }

  uint32_t tone_addr = 0x000000;
 8001010:	2300      	movs	r3, #0
 8001012:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 490; i++){
 8001014:	2300      	movs	r3, #0
 8001016:	61fb      	str	r3, [r7, #28]
 8001018:	e00f      	b.n	800103a <main+0x9e>
	  if(BSP_QSPI_Write((uint8_t *)B5, tone_addr, 45) != QSPI_OK){
 800101a:	222d      	movs	r2, #45	; 0x2d
 800101c:	6a39      	ldr	r1, [r7, #32]
 800101e:	4876      	ldr	r0, [pc, #472]	; (80011f8 <main+0x25c>)
 8001020:	f000 fbea 	bl	80017f8 <BSP_QSPI_Write>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <main+0x92>
		  Error_Handler();
 800102a:	f000 fb2b 	bl	8001684 <Error_Handler>
	  }
	  tone_addr += 45;
 800102e:	6a3b      	ldr	r3, [r7, #32]
 8001030:	332d      	adds	r3, #45	; 0x2d
 8001032:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 490; i++){
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	3301      	adds	r3, #1
 8001038:	61fb      	str	r3, [r7, #28]
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	f5b3 7ff5 	cmp.w	r3, #490	; 0x1ea
 8001040:	dbeb      	blt.n	800101a <main+0x7e>
  }
  for(int i = 0; i < 525; i++){
 8001042:	2300      	movs	r3, #0
 8001044:	61bb      	str	r3, [r7, #24]
 8001046:	e00f      	b.n	8001068 <main+0xcc>
	  if(BSP_QSPI_Write((uint8_t *)C6, tone_addr, 42) != QSPI_OK){
 8001048:	222a      	movs	r2, #42	; 0x2a
 800104a:	6a39      	ldr	r1, [r7, #32]
 800104c:	486b      	ldr	r0, [pc, #428]	; (80011fc <main+0x260>)
 800104e:	f000 fbd3 	bl	80017f8 <BSP_QSPI_Write>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <main+0xc0>
		  Error_Handler();
 8001058:	f000 fb14 	bl	8001684 <Error_Handler>
	  }
	  tone_addr += 42;
 800105c:	6a3b      	ldr	r3, [r7, #32]
 800105e:	332a      	adds	r3, #42	; 0x2a
 8001060:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 525; i++){
 8001062:	69bb      	ldr	r3, [r7, #24]
 8001064:	3301      	adds	r3, #1
 8001066:	61bb      	str	r3, [r7, #24]
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 800106e:	ddeb      	ble.n	8001048 <main+0xac>
  }
  for(int i = 0; i < 648; i++){
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
 8001074:	e00f      	b.n	8001096 <main+0xfa>
	  if(BSP_QSPI_Write((uint8_t *)E6, tone_addr, 34) != QSPI_OK){
 8001076:	2222      	movs	r2, #34	; 0x22
 8001078:	6a39      	ldr	r1, [r7, #32]
 800107a:	4861      	ldr	r0, [pc, #388]	; (8001200 <main+0x264>)
 800107c:	f000 fbbc 	bl	80017f8 <BSP_QSPI_Write>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <main+0xee>
		  Error_Handler();
 8001086:	f000 fafd 	bl	8001684 <Error_Handler>
	  }
	  tone_addr += 34;
 800108a:	6a3b      	ldr	r3, [r7, #32]
 800108c:	3322      	adds	r3, #34	; 0x22
 800108e:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 648; i++){
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	3301      	adds	r3, #1
 8001094:	617b      	str	r3, [r7, #20]
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	f5b3 7f22 	cmp.w	r3, #648	; 0x288
 800109c:	dbeb      	blt.n	8001076 <main+0xda>
  }
  tone_addr = 0x010266;
 800109e:	4b59      	ldr	r3, [pc, #356]	; (8001204 <main+0x268>)
 80010a0:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 787; i++){
 80010a2:	2300      	movs	r3, #0
 80010a4:	613b      	str	r3, [r7, #16]
 80010a6:	e00f      	b.n	80010c8 <main+0x12c>
	  if(BSP_QSPI_Write((uint8_t *)G6, tone_addr, 28) != QSPI_OK){
 80010a8:	221c      	movs	r2, #28
 80010aa:	6a39      	ldr	r1, [r7, #32]
 80010ac:	4856      	ldr	r0, [pc, #344]	; (8001208 <main+0x26c>)
 80010ae:	f000 fba3 	bl	80017f8 <BSP_QSPI_Write>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <main+0x120>
		  Error_Handler();
 80010b8:	f000 fae4 	bl	8001684 <Error_Handler>
	  }
	  tone_addr += 28;
 80010bc:	6a3b      	ldr	r3, [r7, #32]
 80010be:	331c      	adds	r3, #28
 80010c0:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 787; i++){
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	3301      	adds	r3, #1
 80010c6:	613b      	str	r3, [r7, #16]
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	f240 3212 	movw	r2, #786	; 0x312
 80010ce:	4293      	cmp	r3, r2
 80010d0:	ddea      	ble.n	80010a8 <main+0x10c>
  }
  tone_addr = 0x015888;
 80010d2:	4b4e      	ldr	r3, [pc, #312]	; (800120c <main+0x270>)
 80010d4:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 882; i++){
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	e00f      	b.n	80010fc <main+0x160>
	  if(BSP_QSPI_Write((uint8_t *)A6, tone_addr, 25) != QSPI_OK){
 80010dc:	2219      	movs	r2, #25
 80010de:	6a39      	ldr	r1, [r7, #32]
 80010e0:	484b      	ldr	r0, [pc, #300]	; (8001210 <main+0x274>)
 80010e2:	f000 fb89 	bl	80017f8 <BSP_QSPI_Write>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <main+0x154>
		  Error_Handler();
 80010ec:	f000 faca 	bl	8001684 <Error_Handler>
	  }
	  tone_addr += 25;
 80010f0:	6a3b      	ldr	r3, [r7, #32]
 80010f2:	3319      	adds	r3, #25
 80010f4:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 882; i++){
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	3301      	adds	r3, #1
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f240 3271 	movw	r2, #881	; 0x371
 8001102:	4293      	cmp	r3, r2
 8001104:	ddea      	ble.n	80010dc <main+0x140>
  }
  for(int i = 0; i < 1002; i++){
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]
 800110a:	e00f      	b.n	800112c <main+0x190>
	  if(BSP_QSPI_Write((uint8_t *)B6, tone_addr, 22) != QSPI_OK){
 800110c:	2216      	movs	r2, #22
 800110e:	6a39      	ldr	r1, [r7, #32]
 8001110:	4840      	ldr	r0, [pc, #256]	; (8001214 <main+0x278>)
 8001112:	f000 fb71 	bl	80017f8 <BSP_QSPI_Write>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <main+0x184>
		  Error_Handler();
 800111c:	f000 fab2 	bl	8001684 <Error_Handler>
	  }
	  tone_addr += 22;
 8001120:	6a3b      	ldr	r3, [r7, #32]
 8001122:	3316      	adds	r3, #22
 8001124:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 1002; i++){
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	3301      	adds	r3, #1
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8001132:	4293      	cmp	r3, r2
 8001134:	ddea      	ble.n	800110c <main+0x170>
  }

  //Read the data
  if(BSP_QSPI_Read((uint8_t *)play, 0x00000000, 22050) != QSPI_OK){
 8001136:	f245 6222 	movw	r2, #22050	; 0x5622
 800113a:	2100      	movs	r1, #0
 800113c:	4836      	ldr	r0, [pc, #216]	; (8001218 <main+0x27c>)
 800113e:	f000 fb15 	bl	800176c <BSP_QSPI_Read>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <main+0x1b0>
	  Error_Handler();
 8001148:	f000 fa9c 	bl	8001684 <Error_Handler>
  }

  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, 22050, DAC_ALIGN_8B_R);
 800114c:	2308      	movs	r3, #8
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	f245 6322 	movw	r3, #22050	; 0x5622
 8001154:	4a30      	ldr	r2, [pc, #192]	; (8001218 <main+0x27c>)
 8001156:	2100      	movs	r1, #0
 8001158:	4830      	ldr	r0, [pc, #192]	; (800121c <main+0x280>)
 800115a:	f001 fad7 	bl	800270c <HAL_DAC_Start_DMA>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  int GPIO_PinState = 0;//When you press the button, status is 0
 800115e:	2300      	movs	r3, #0
 8001160:	603b      	str	r3, [r7, #0]
	  GPIO_PinState =  HAL_GPIO_ReadPin (Button_GPIO_Port, Button_Pin);
 8001162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001166:	482e      	ldr	r0, [pc, #184]	; (8001220 <main+0x284>)
 8001168:	f002 fa28 	bl	80035bc <HAL_GPIO_ReadPin>
 800116c:	4603      	mov	r3, r0
 800116e:	603b      	str	r3, [r7, #0]
	  if(GPIO_PinState==1){
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d0f3      	beq.n	800115e <main+0x1c2>
		  //HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
	  }
	  else
	  {
		  if(HAL_GPIO_ReadPin (LED_GPIO_Port, LED_Pin)){
 8001176:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800117a:	482a      	ldr	r0, [pc, #168]	; (8001224 <main+0x288>)
 800117c:	f002 fa1e 	bl	80035bc <HAL_GPIO_ReadPin>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d0eb      	beq.n	800115e <main+0x1c2>
			  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	2108      	movs	r1, #8
 800118a:	4827      	ldr	r0, [pc, #156]	; (8001228 <main+0x28c>)
 800118c:	f002 fa2e 	bl	80035ec <HAL_GPIO_WritePin>
			  if(BSP_QSPI_Read((uint8_t *)play, 0x01AEAA, 22050) != QSPI_OK){
 8001190:	f245 6222 	movw	r2, #22050	; 0x5622
 8001194:	4925      	ldr	r1, [pc, #148]	; (800122c <main+0x290>)
 8001196:	4820      	ldr	r0, [pc, #128]	; (8001218 <main+0x27c>)
 8001198:	f000 fae8 	bl	800176c <BSP_QSPI_Read>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <main+0x20a>
			  			  Error_Handler();
 80011a2:	f000 fa6f 	bl	8001684 <Error_Handler>
			  		  }
			  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, 22050, DAC_ALIGN_8B_R);
 80011a6:	2308      	movs	r3, #8
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	f245 6322 	movw	r3, #22050	; 0x5622
 80011ae:	4a1a      	ldr	r2, [pc, #104]	; (8001218 <main+0x27c>)
 80011b0:	2100      	movs	r1, #0
 80011b2:	481a      	ldr	r0, [pc, #104]	; (800121c <main+0x280>)
 80011b4:	f001 faaa 	bl	800270c <HAL_DAC_Start_DMA>
			  HAL_Delay(500);
 80011b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011bc:	f001 f97e 	bl	80024bc <HAL_Delay>
			  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80011c0:	2201      	movs	r2, #1
 80011c2:	2108      	movs	r1, #8
 80011c4:	4818      	ldr	r0, [pc, #96]	; (8001228 <main+0x28c>)
 80011c6:	f002 fa11 	bl	80035ec <HAL_GPIO_WritePin>
			  if(BSP_QSPI_Read((uint8_t *)play, 0x02AEAA, 22050) != QSPI_OK){
 80011ca:	f245 6222 	movw	r2, #22050	; 0x5622
 80011ce:	4918      	ldr	r1, [pc, #96]	; (8001230 <main+0x294>)
 80011d0:	4811      	ldr	r0, [pc, #68]	; (8001218 <main+0x27c>)
 80011d2:	f000 facb 	bl	800176c <BSP_QSPI_Read>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <main+0x244>
			  					  Error_Handler();
 80011dc:	f000 fa52 	bl	8001684 <Error_Handler>
			  		}
			  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, empty, 22050, DAC_ALIGN_8B_R);
 80011e0:	2308      	movs	r3, #8
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	f245 6322 	movw	r3, #22050	; 0x5622
 80011e8:	4a12      	ldr	r2, [pc, #72]	; (8001234 <main+0x298>)
 80011ea:	2100      	movs	r1, #0
 80011ec:	480b      	ldr	r0, [pc, #44]	; (800121c <main+0x280>)
 80011ee:	f001 fa8d 	bl	800270c <HAL_DAC_Start_DMA>
  {
 80011f2:	e7b4      	b.n	800115e <main+0x1c2>
 80011f4:	2000ae00 	.word	0x2000ae00
 80011f8:	2000ad88 	.word	0x2000ad88
 80011fc:	2000adb8 	.word	0x2000adb8
 8001200:	2000ad04 	.word	0x2000ad04
 8001204:	00010266 	.word	0x00010266
 8001208:	2000ade4 	.word	0x2000ade4
 800120c:	00015888 	.word	0x00015888
 8001210:	2000ae90 	.word	0x2000ae90
 8001214:	2000ad28 	.word	0x2000ad28
 8001218:	20000094 	.word	0x20000094
 800121c:	2000acf0 	.word	0x2000acf0
 8001220:	48000800 	.word	0x48000800
 8001224:	48000400 	.word	0x48000400
 8001228:	48001000 	.word	0x48001000
 800122c:	0001aeaa 	.word	0x0001aeaa
 8001230:	0002aeaa 	.word	0x0002aeaa
 8001234:	200056b8 	.word	0x200056b8

08001238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b096      	sub	sp, #88	; 0x58
 800123c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800123e:	f107 0314 	add.w	r3, r7, #20
 8001242:	2244      	movs	r2, #68	; 0x44
 8001244:	2100      	movs	r1, #0
 8001246:	4618      	mov	r0, r3
 8001248:	f004 fa6e 	bl	8005728 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800124c:	463b      	mov	r3, r7
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
 8001254:	609a      	str	r2, [r3, #8]
 8001256:	60da      	str	r2, [r3, #12]
 8001258:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800125a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800125e:	f002 fa05 	bl	800366c <HAL_PWREx_ControlVoltageScaling>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001268:	f000 fa0c 	bl	8001684 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800126c:	2310      	movs	r3, #16
 800126e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001270:	2301      	movs	r3, #1
 8001272:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001274:	2300      	movs	r3, #0
 8001276:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001278:	2360      	movs	r3, #96	; 0x60
 800127a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800127c:	2302      	movs	r3, #2
 800127e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001280:	2301      	movs	r3, #1
 8001282:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001284:	2301      	movs	r3, #1
 8001286:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001288:	2328      	movs	r3, #40	; 0x28
 800128a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800128c:	2307      	movs	r3, #7
 800128e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001290:	2302      	movs	r3, #2
 8001292:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001294:	2302      	movs	r3, #2
 8001296:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	4618      	mov	r0, r3
 800129e:	f002 ff1b 	bl	80040d8 <HAL_RCC_OscConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <SystemClock_Config+0x74>
  {
    Error_Handler();
 80012a8:	f000 f9ec 	bl	8001684 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ac:	230f      	movs	r3, #15
 80012ae:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012b0:	2303      	movs	r3, #3
 80012b2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012bc:	2300      	movs	r3, #0
 80012be:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012c0:	463b      	mov	r3, r7
 80012c2:	2104      	movs	r1, #4
 80012c4:	4618      	mov	r0, r3
 80012c6:	f003 faed 	bl	80048a4 <HAL_RCC_ClockConfig>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80012d0:	f000 f9d8 	bl	8001684 <Error_Handler>
  }
}
 80012d4:	bf00      	nop
 80012d6:	3758      	adds	r7, #88	; 0x58
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08a      	sub	sp, #40	; 0x28
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80012e2:	1d3b      	adds	r3, r7, #4
 80012e4:	2224      	movs	r2, #36	; 0x24
 80012e6:	2100      	movs	r1, #0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f004 fa1d 	bl	8005728 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80012ee:	4b12      	ldr	r3, [pc, #72]	; (8001338 <MX_DAC1_Init+0x5c>)
 80012f0:	4a12      	ldr	r2, [pc, #72]	; (800133c <MX_DAC1_Init+0x60>)
 80012f2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80012f4:	4810      	ldr	r0, [pc, #64]	; (8001338 <MX_DAC1_Init+0x5c>)
 80012f6:	f001 f9e7 	bl	80026c8 <HAL_DAC_Init>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001300:	f000 f9c0 	bl	8001684 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001304:	2300      	movs	r3, #0
 8001306:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001308:	2324      	movs	r3, #36	; 0x24
 800130a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800130c:	2300      	movs	r3, #0
 800130e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001310:	2300      	movs	r3, #0
 8001312:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	2200      	movs	r2, #0
 800131c:	4619      	mov	r1, r3
 800131e:	4806      	ldr	r0, [pc, #24]	; (8001338 <MX_DAC1_Init+0x5c>)
 8001320:	f001 fad4 	bl	80028cc <HAL_DAC_ConfigChannel>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800132a:	f000 f9ab 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	3728      	adds	r7, #40	; 0x28
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000acf0 	.word	0x2000acf0
 800133c:	40007400 	.word	0x40007400

08001340 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001344:	4b0f      	ldr	r3, [pc, #60]	; (8001384 <MX_QUADSPI_Init+0x44>)
 8001346:	4a10      	ldr	r2, [pc, #64]	; (8001388 <MX_QUADSPI_Init+0x48>)
 8001348:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 800134a:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <MX_QUADSPI_Init+0x44>)
 800134c:	22ff      	movs	r2, #255	; 0xff
 800134e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001350:	4b0c      	ldr	r3, [pc, #48]	; (8001384 <MX_QUADSPI_Init+0x44>)
 8001352:	2201      	movs	r2, #1
 8001354:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001356:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <MX_QUADSPI_Init+0x44>)
 8001358:	2200      	movs	r2, #0
 800135a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 800135c:	4b09      	ldr	r3, [pc, #36]	; (8001384 <MX_QUADSPI_Init+0x44>)
 800135e:	2201      	movs	r2, #1
 8001360:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001362:	4b08      	ldr	r3, [pc, #32]	; (8001384 <MX_QUADSPI_Init+0x44>)
 8001364:	2200      	movs	r2, #0
 8001366:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001368:	4b06      	ldr	r3, [pc, #24]	; (8001384 <MX_QUADSPI_Init+0x44>)
 800136a:	2200      	movs	r2, #0
 800136c:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800136e:	4805      	ldr	r0, [pc, #20]	; (8001384 <MX_QUADSPI_Init+0x44>)
 8001370:	f002 f9d2 	bl	8003718 <HAL_QSPI_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 800137a:	f000 f983 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	2000ae4c 	.word	0x2000ae4c
 8001388:	a0001000 	.word	0xa0001000

0800138c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b088      	sub	sp, #32
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001392:	f107 0310 	add.w	r3, r7, #16
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013aa:	4b1e      	ldr	r3, [pc, #120]	; (8001424 <MX_TIM2_Init+0x98>)
 80013ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013b2:	4b1c      	ldr	r3, [pc, #112]	; (8001424 <MX_TIM2_Init+0x98>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b8:	4b1a      	ldr	r3, [pc, #104]	; (8001424 <MX_TIM2_Init+0x98>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1814;
 80013be:	4b19      	ldr	r3, [pc, #100]	; (8001424 <MX_TIM2_Init+0x98>)
 80013c0:	f240 7216 	movw	r2, #1814	; 0x716
 80013c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c6:	4b17      	ldr	r3, [pc, #92]	; (8001424 <MX_TIM2_Init+0x98>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013cc:	4b15      	ldr	r3, [pc, #84]	; (8001424 <MX_TIM2_Init+0x98>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013d2:	4814      	ldr	r0, [pc, #80]	; (8001424 <MX_TIM2_Init+0x98>)
 80013d4:	f003 fc88 	bl	8004ce8 <HAL_TIM_Base_Init>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80013de:	f000 f951 	bl	8001684 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013e8:	f107 0310 	add.w	r3, r7, #16
 80013ec:	4619      	mov	r1, r3
 80013ee:	480d      	ldr	r0, [pc, #52]	; (8001424 <MX_TIM2_Init+0x98>)
 80013f0:	f003 fe61 	bl	80050b6 <HAL_TIM_ConfigClockSource>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80013fa:	f000 f943 	bl	8001684 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013fe:	2320      	movs	r3, #32
 8001400:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001402:	2300      	movs	r3, #0
 8001404:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001406:	1d3b      	adds	r3, r7, #4
 8001408:	4619      	mov	r1, r3
 800140a:	4806      	ldr	r0, [pc, #24]	; (8001424 <MX_TIM2_Init+0x98>)
 800140c:	f004 f876 	bl	80054fc <HAL_TIMEx_MasterConfigSynchronization>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001416:	f000 f935 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800141a:	bf00      	nop
 800141c:	3720      	adds	r7, #32
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	2000ae00 	.word	0x2000ae00

08001428 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800142e:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <MX_DMA_Init+0x38>)
 8001430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001432:	4a0b      	ldr	r2, [pc, #44]	; (8001460 <MX_DMA_Init+0x38>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6493      	str	r3, [r2, #72]	; 0x48
 800143a:	4b09      	ldr	r3, [pc, #36]	; (8001460 <MX_DMA_Init+0x38>)
 800143c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	607b      	str	r3, [r7, #4]
 8001444:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001446:	2200      	movs	r2, #0
 8001448:	2100      	movs	r1, #0
 800144a:	200d      	movs	r0, #13
 800144c:	f001 f912 	bl	8002674 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001450:	200d      	movs	r0, #13
 8001452:	f001 f92b 	bl	80026ac <HAL_NVIC_EnableIRQ>

}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40021000 	.word	0x40021000

08001464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	; 0x28
 8001468:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
 8001478:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800147a:	4b34      	ldr	r3, [pc, #208]	; (800154c <MX_GPIO_Init+0xe8>)
 800147c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147e:	4a33      	ldr	r2, [pc, #204]	; (800154c <MX_GPIO_Init+0xe8>)
 8001480:	f043 0310 	orr.w	r3, r3, #16
 8001484:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001486:	4b31      	ldr	r3, [pc, #196]	; (800154c <MX_GPIO_Init+0xe8>)
 8001488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148a:	f003 0310 	and.w	r3, r3, #16
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001492:	4b2e      	ldr	r3, [pc, #184]	; (800154c <MX_GPIO_Init+0xe8>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001496:	4a2d      	ldr	r2, [pc, #180]	; (800154c <MX_GPIO_Init+0xe8>)
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800149e:	4b2b      	ldr	r3, [pc, #172]	; (800154c <MX_GPIO_Init+0xe8>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014aa:	4b28      	ldr	r3, [pc, #160]	; (800154c <MX_GPIO_Init+0xe8>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ae:	4a27      	ldr	r2, [pc, #156]	; (800154c <MX_GPIO_Init+0xe8>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014b6:	4b25      	ldr	r3, [pc, #148]	; (800154c <MX_GPIO_Init+0xe8>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c2:	4b22      	ldr	r3, [pc, #136]	; (800154c <MX_GPIO_Init+0xe8>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c6:	4a21      	ldr	r2, [pc, #132]	; (800154c <MX_GPIO_Init+0xe8>)
 80014c8:	f043 0302 	orr.w	r3, r3, #2
 80014cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ce:	4b1f      	ldr	r3, [pc, #124]	; (800154c <MX_GPIO_Init+0xe8>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80014da:	2201      	movs	r2, #1
 80014dc:	2108      	movs	r1, #8
 80014de:	481c      	ldr	r0, [pc, #112]	; (8001550 <MX_GPIO_Init+0xec>)
 80014e0:	f002 f884 	bl	80035ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80014e4:	2200      	movs	r2, #0
 80014e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014ea:	481a      	ldr	r0, [pc, #104]	; (8001554 <MX_GPIO_Init+0xf0>)
 80014ec:	f002 f87e 	bl	80035ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 80014f0:	2308      	movs	r3, #8
 80014f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f4:	2301      	movs	r3, #1
 80014f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	2300      	movs	r3, #0
 80014fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fc:	2300      	movs	r3, #0
 80014fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	4619      	mov	r1, r3
 8001506:	4812      	ldr	r0, [pc, #72]	; (8001550 <MX_GPIO_Init+0xec>)
 8001508:	f001 fdba 	bl	8003080 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 800150c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001510:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001512:	4b11      	ldr	r3, [pc, #68]	; (8001558 <MX_GPIO_Init+0xf4>)
 8001514:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	4619      	mov	r1, r3
 8001520:	480e      	ldr	r0, [pc, #56]	; (800155c <MX_GPIO_Init+0xf8>)
 8001522:	f001 fdad 	bl	8003080 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001526:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800152a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152c:	2301      	movs	r3, #1
 800152e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001534:	2300      	movs	r3, #0
 8001536:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	4619      	mov	r1, r3
 800153e:	4805      	ldr	r0, [pc, #20]	; (8001554 <MX_GPIO_Init+0xf0>)
 8001540:	f001 fd9e 	bl	8003080 <HAL_GPIO_Init>

}
 8001544:	bf00      	nop
 8001546:	3728      	adds	r7, #40	; 0x28
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40021000 	.word	0x40021000
 8001550:	48001000 	.word	0x48001000
 8001554:	48000400 	.word	0x48000400
 8001558:	10110000 	.word	0x10110000
 800155c:	48000800 	.word	0x48000800

08001560 <HAL_DAC_ConvCpltCallbackCh1>:
/* USER CODE BEGIN 4 */
int lower = 1;
int upper = 3;
int DAC_status = 0;
int LED_status2 = 0;
void HAL_DAC_ConvCpltCallbackCh1 (DAC_HandleTypeDef * hdac){
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af02      	add	r7, sp, #8
 8001566:	6078      	str	r0, [r7, #4]

	if(DAC_status == 1){
 8001568:	4b33      	ldr	r3, [pc, #204]	; (8001638 <HAL_DAC_ConvCpltCallbackCh1+0xd8>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d116      	bne.n	800159e <HAL_DAC_ConvCpltCallbackCh1+0x3e>
		if(BSP_QSPI_Read((uint8_t *)play, 0x02AEAA, 22050) != QSPI_OK){
 8001570:	f245 6222 	movw	r2, #22050	; 0x5622
 8001574:	4931      	ldr	r1, [pc, #196]	; (800163c <HAL_DAC_ConvCpltCallbackCh1+0xdc>)
 8001576:	4832      	ldr	r0, [pc, #200]	; (8001640 <HAL_DAC_ConvCpltCallbackCh1+0xe0>)
 8001578:	f000 f8f8 	bl	800176c <BSP_QSPI_Read>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <HAL_DAC_ConvCpltCallbackCh1+0x26>
					  Error_Handler();
 8001582:	f000 f87f 	bl	8001684 <Error_Handler>
		}
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, empty, 22050, DAC_ALIGN_8B_R);
 8001586:	2308      	movs	r3, #8
 8001588:	9300      	str	r3, [sp, #0]
 800158a:	f245 6322 	movw	r3, #22050	; 0x5622
 800158e:	4a2d      	ldr	r2, [pc, #180]	; (8001644 <HAL_DAC_ConvCpltCallbackCh1+0xe4>)
 8001590:	2100      	movs	r1, #0
 8001592:	482d      	ldr	r0, [pc, #180]	; (8001648 <HAL_DAC_ConvCpltCallbackCh1+0xe8>)
 8001594:	f001 f8ba 	bl	800270c <HAL_DAC_Start_DMA>
		DAC_status = 0;
 8001598:	4b27      	ldr	r3, [pc, #156]	; (8001638 <HAL_DAC_ConvCpltCallbackCh1+0xd8>)
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
	}
	int randomnumber = (rand() % (upper - lower + 1)) + lower;
 800159e:	f004 f8cb 	bl	8005738 <rand>
 80015a2:	4602      	mov	r2, r0
 80015a4:	4b29      	ldr	r3, [pc, #164]	; (800164c <HAL_DAC_ConvCpltCallbackCh1+0xec>)
 80015a6:	6819      	ldr	r1, [r3, #0]
 80015a8:	4b29      	ldr	r3, [pc, #164]	; (8001650 <HAL_DAC_ConvCpltCallbackCh1+0xf0>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	1acb      	subs	r3, r1, r3
 80015ae:	3301      	adds	r3, #1
 80015b0:	fb92 f1f3 	sdiv	r1, r2, r3
 80015b4:	fb03 f301 	mul.w	r3, r3, r1
 80015b8:	1ad2      	subs	r2, r2, r3
 80015ba:	4b25      	ldr	r3, [pc, #148]	; (8001650 <HAL_DAC_ConvCpltCallbackCh1+0xf0>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4413      	add	r3, r2
 80015c0:	60fb      	str	r3, [r7, #12]
	if(randomnumber%3 == 0){
 80015c2:	68f9      	ldr	r1, [r7, #12]
 80015c4:	4b23      	ldr	r3, [pc, #140]	; (8001654 <HAL_DAC_ConvCpltCallbackCh1+0xf4>)
 80015c6:	fb83 3201 	smull	r3, r2, r3, r1
 80015ca:	17cb      	asrs	r3, r1, #31
 80015cc:	1ad2      	subs	r2, r2, r3
 80015ce:	4613      	mov	r3, r2
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	4413      	add	r3, r2
 80015d4:	1aca      	subs	r2, r1, r3
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d129      	bne.n	800162e <HAL_DAC_ConvCpltCallbackCh1+0xce>
		LED_status2 = (LED_status2 + 1) % 2;
 80015da:	4b1f      	ldr	r3, [pc, #124]	; (8001658 <HAL_DAC_ConvCpltCallbackCh1+0xf8>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	3301      	adds	r3, #1
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	bfb8      	it	lt
 80015e8:	425b      	neglt	r3, r3
 80015ea:	4a1b      	ldr	r2, [pc, #108]	; (8001658 <HAL_DAC_ConvCpltCallbackCh1+0xf8>)
 80015ec:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80015ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015f2:	481a      	ldr	r0, [pc, #104]	; (800165c <HAL_DAC_ConvCpltCallbackCh1+0xfc>)
 80015f4:	f002 f812 	bl	800361c <HAL_GPIO_TogglePin>
		if(LED_status2){
 80015f8:	4b17      	ldr	r3, [pc, #92]	; (8001658 <HAL_DAC_ConvCpltCallbackCh1+0xf8>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d016      	beq.n	800162e <HAL_DAC_ConvCpltCallbackCh1+0xce>
			DAC_status = 1;
 8001600:	4b0d      	ldr	r3, [pc, #52]	; (8001638 <HAL_DAC_ConvCpltCallbackCh1+0xd8>)
 8001602:	2201      	movs	r2, #1
 8001604:	601a      	str	r2, [r3, #0]
			if(BSP_QSPI_Read((uint8_t *)play, 0x000000, 22050) != QSPI_OK){
 8001606:	f245 6222 	movw	r2, #22050	; 0x5622
 800160a:	2100      	movs	r1, #0
 800160c:	480c      	ldr	r0, [pc, #48]	; (8001640 <HAL_DAC_ConvCpltCallbackCh1+0xe0>)
 800160e:	f000 f8ad 	bl	800176c <BSP_QSPI_Read>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <HAL_DAC_ConvCpltCallbackCh1+0xbc>
								  Error_Handler();
 8001618:	f000 f834 	bl	8001684 <Error_Handler>
			}
			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, 22050, DAC_ALIGN_8B_R);
 800161c:	2308      	movs	r3, #8
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	f245 6322 	movw	r3, #22050	; 0x5622
 8001624:	4a06      	ldr	r2, [pc, #24]	; (8001640 <HAL_DAC_ConvCpltCallbackCh1+0xe0>)
 8001626:	2100      	movs	r1, #0
 8001628:	4807      	ldr	r0, [pc, #28]	; (8001648 <HAL_DAC_ConvCpltCallbackCh1+0xe8>)
 800162a:	f001 f86f 	bl	800270c <HAL_DAC_Start_DMA>
		  }
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, 22050, DAC_ALIGN_8B_R);
		counter=0;
	}
	counter++;*/
}
 800162e:	bf00      	nop
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	2000acdc 	.word	0x2000acdc
 800163c:	0002aeaa 	.word	0x0002aeaa
 8001640:	20000094 	.word	0x20000094
 8001644:	200056b8 	.word	0x200056b8
 8001648:	2000acf0 	.word	0x2000acf0
 800164c:	20000004 	.word	0x20000004
 8001650:	20000000 	.word	0x20000000
 8001654:	55555556 	.word	0x55555556
 8001658:	2000ace0 	.word	0x2000ace0
 800165c:	48000400 	.word	0x48000400

08001660 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a04      	ldr	r2, [pc, #16]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d101      	bne.n	8001676 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001672:	f000 ff03 	bl	800247c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40014800 	.word	0x40014800

08001684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	__BKPT();
 8001688:	be00      	bkpt	0x0000

  /* USER CODE END Error_Handler_Debug */
}
 800168a:	bf00      	nop
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 800169a:	4b32      	ldr	r3, [pc, #200]	; (8001764 <BSP_QSPI_Init+0xd0>)
 800169c:	4a32      	ldr	r2, [pc, #200]	; (8001768 <BSP_QSPI_Init+0xd4>)
 800169e:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 80016a0:	4830      	ldr	r0, [pc, #192]	; (8001764 <BSP_QSPI_Init+0xd0>)
 80016a2:	f002 f8af 	bl	8003804 <HAL_QSPI_DeInit>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e054      	b.n	800175a <BSP_QSPI_Init+0xc6>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 80016b0:	f000 f964 	bl	800197c <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 2; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 26.67MHz */
 80016b4:	4b2b      	ldr	r3, [pc, #172]	; (8001764 <BSP_QSPI_Init+0xd0>)
 80016b6:	2202      	movs	r2, #2
 80016b8:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 80016ba:	4b2a      	ldr	r3, [pc, #168]	; (8001764 <BSP_QSPI_Init+0xd0>)
 80016bc:	2204      	movs	r2, #4
 80016be:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80016c0:	4b28      	ldr	r3, [pc, #160]	; (8001764 <BSP_QSPI_Init+0xd0>)
 80016c2:	2210      	movs	r2, #16
 80016c4:	60da      	str	r2, [r3, #12]
 80016c6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80016ca:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	fa93 f3a3 	rbit	r3, r3
 80016d2:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d101      	bne.n	80016e2 <BSP_QSPI_Init+0x4e>
  {
    return 32U;
 80016de:	2320      	movs	r3, #32
 80016e0:	e003      	b.n	80016ea <BSP_QSPI_Init+0x56>
  }
  return __builtin_clz(value);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	fab3 f383 	clz	r3, r3
 80016e8:	b2db      	uxtb	r3, r3
  QSPIHandle.Init.FlashSize          = POSITION_VAL(MX25R6435F_FLASH_SIZE) - 1;
 80016ea:	3b01      	subs	r3, #1
 80016ec:	461a      	mov	r2, r3
 80016ee:	4b1d      	ldr	r3, [pc, #116]	; (8001764 <BSP_QSPI_Init+0xd0>)
 80016f0:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80016f2:	4b1c      	ldr	r3, [pc, #112]	; (8001764 <BSP_QSPI_Init+0xd0>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 80016f8:	4b1a      	ldr	r3, [pc, #104]	; (8001764 <BSP_QSPI_Init+0xd0>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 80016fe:	4819      	ldr	r0, [pc, #100]	; (8001764 <BSP_QSPI_Init+0xd0>)
 8001700:	f002 f80a 	bl	8003718 <HAL_QSPI_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <BSP_QSPI_Init+0x7a>
  {
    return QSPI_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e025      	b.n	800175a <BSP_QSPI_Init+0xc6>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 800170e:	4815      	ldr	r0, [pc, #84]	; (8001764 <BSP_QSPI_Init+0xd0>)
 8001710:	f000 f974 	bl	80019fc <QSPI_ResetMemory>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 800171a:	2304      	movs	r3, #4
 800171c:	e01d      	b.n	800175a <BSP_QSPI_Init+0xc6>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&QSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 800171e:	2101      	movs	r1, #1
 8001720:	4810      	ldr	r0, [pc, #64]	; (8001764 <BSP_QSPI_Init+0xd0>)
 8001722:	f000 fa35 	bl	8001b90 <QSPI_QuadMode>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <BSP_QSPI_Init+0x9c>
  {
    return QSPI_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	e014      	b.n	800175a <BSP_QSPI_Init+0xc6>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&QSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8001730:	2101      	movs	r1, #1
 8001732:	480c      	ldr	r0, [pc, #48]	; (8001764 <BSP_QSPI_Init+0xd0>)
 8001734:	f000 fad4 	bl	8001ce0 <QSPI_HighPerfMode>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <BSP_QSPI_Init+0xae>
  {
    return QSPI_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e00b      	b.n	800175a <BSP_QSPI_Init+0xc6>
  }
  
  /* Re-configure the clock for the high performance mode */
  QSPIHandle.Init.ClockPrescaler = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8001742:	4b08      	ldr	r3, [pc, #32]	; (8001764 <BSP_QSPI_Init+0xd0>)
 8001744:	2201      	movs	r2, #1
 8001746:	605a      	str	r2, [r3, #4]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8001748:	4806      	ldr	r0, [pc, #24]	; (8001764 <BSP_QSPI_Init+0xd0>)
 800174a:	f001 ffe5 	bl	8003718 <HAL_QSPI_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <BSP_QSPI_Init+0xc4>
  {
    return QSPI_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e000      	b.n	800175a <BSP_QSPI_Init+0xc6>
  }

  return QSPI_OK;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	2000aeac 	.word	0x2000aeac
 8001768:	a0001000 	.word	0xa0001000

0800176c <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b092      	sub	sp, #72	; 0x48
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 8001778:	f44f 7380 	mov.w	r3, #256	; 0x100
 800177c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction        = QUAD_INOUT_READ_CMD;
 800177e:	23eb      	movs	r3, #235	; 0xeb
 8001780:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode        = QSPI_ADDRESS_4_LINES;
 8001782:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001786:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize        = QSPI_ADDRESS_24_BITS;
 8001788:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800178c:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = ReadAddr;
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode  = QSPI_ALTERNATE_BYTES_4_LINES;
 8001792:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001796:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 8001798:	2300      	movs	r3, #0
 800179a:	623b      	str	r3, [r7, #32]
  sCommand.AlternateBytes     = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 800179c:	23aa      	movs	r3, #170	; 0xaa
 800179e:	61bb      	str	r3, [r7, #24]
  sCommand.DataMode           = QSPI_DATA_4_LINES;
 80017a0:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80017a4:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles        = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 80017a6:	2304      	movs	r3, #4
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData             = Size;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode            = QSPI_DDR_MODE_DISABLE;
 80017ae:	2300      	movs	r3, #0
 80017b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 80017b2:	2300      	movs	r3, #0
 80017b4:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 80017b6:	2300      	movs	r3, #0
 80017b8:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80017ba:	f107 0310 	add.w	r3, r7, #16
 80017be:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c2:	4619      	mov	r1, r3
 80017c4:	480b      	ldr	r0, [pc, #44]	; (80017f4 <BSP_QSPI_Read+0x88>)
 80017c6:	f002 f841 	bl	800384c <HAL_QSPI_Command>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <BSP_QSPI_Read+0x68>
  {
    return QSPI_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e00b      	b.n	80017ec <BSP_QSPI_Read+0x80>
  }
  
  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80017d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d8:	68f9      	ldr	r1, [r7, #12]
 80017da:	4806      	ldr	r0, [pc, #24]	; (80017f4 <BSP_QSPI_Read+0x88>)
 80017dc:	f002 f92b 	bl	8003a36 <HAL_QSPI_Receive>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e000      	b.n	80017ec <BSP_QSPI_Read+0x80>
  }

  return QSPI_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3748      	adds	r7, #72	; 0x48
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	2000aeac 	.word	0x2000aeac

080017f8 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b096      	sub	sp, #88	; 0x58
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	b2db      	uxtb	r3, r3
 8001808:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800180c:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 800180e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	429a      	cmp	r2, r3
 8001814:	d901      	bls.n	800181a <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 800181e:	68ba      	ldr	r2, [r7, #8]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4413      	add	r3, r2
 8001824:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001826:	f44f 7380 	mov.w	r3, #256	; 0x100
 800182a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = QUAD_PAGE_PROG_CMD;
 800182c:	2338      	movs	r3, #56	; 0x38
 800182e:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001830:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001834:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001836:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800183a:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800183c:	2300      	movs	r3, #0
 800183e:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8001840:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001844:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800184a:	2300      	movs	r3, #0
 800184c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800184e:	2300      	movs	r3, #0
 8001850:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001852:	2300      	movs	r3, #0
 8001854:	64bb      	str	r3, [r7, #72]	; 0x48
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8001856:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001858:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 800185a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800185c:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800185e:	4824      	ldr	r0, [pc, #144]	; (80018f0 <BSP_QSPI_Write+0xf8>)
 8001860:	f000 f910 	bl	8001a84 <QSPI_WriteEnable>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e03b      	b.n	80018e6 <BSP_QSPI_Write+0xee>
    }
    
    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800186e:	f107 0314 	add.w	r3, r7, #20
 8001872:	f241 3288 	movw	r2, #5000	; 0x1388
 8001876:	4619      	mov	r1, r3
 8001878:	481d      	ldr	r0, [pc, #116]	; (80018f0 <BSP_QSPI_Write+0xf8>)
 800187a:	f001 ffe7 	bl	800384c <HAL_QSPI_Command>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e02e      	b.n	80018e6 <BSP_QSPI_Write+0xee>
    }
    
    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001888:	f241 3288 	movw	r2, #5000	; 0x1388
 800188c:	68f9      	ldr	r1, [r7, #12]
 800188e:	4818      	ldr	r0, [pc, #96]	; (80018f0 <BSP_QSPI_Write+0xf8>)
 8001890:	f002 f83a 	bl	8003908 <HAL_QSPI_Transmit>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e023      	b.n	80018e6 <BSP_QSPI_Write+0xee>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800189e:	f241 3188 	movw	r1, #5000	; 0x1388
 80018a2:	4813      	ldr	r0, [pc, #76]	; (80018f0 <BSP_QSPI_Write+0xf8>)
 80018a4:	f000 f93a 	bl	8001b1c <QSPI_AutoPollingMemReady>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e019      	b.n	80018e6 <BSP_QSPI_Write+0xee>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 80018b2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80018b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018b6:	4413      	add	r3, r2
 80018b8:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018be:	4413      	add	r3, r2
 80018c0:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 80018c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018c4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80018c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d203      	bcs.n	80018d6 <BSP_QSPI_Write+0xde>
 80018ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80018d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	e001      	b.n	80018da <BSP_QSPI_Write+0xe2>
 80018d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018da:	657b      	str	r3, [r7, #84]	; 0x54
  } while (current_addr < end_addr);
 80018dc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80018de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d3b8      	bcc.n	8001856 <BSP_QSPI_Write+0x5e>
  
  return QSPI_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3758      	adds	r7, #88	; 0x58
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	2000aeac 	.word	0x2000aeac

080018f4 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b090      	sub	sp, #64	; 0x40
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80018fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001900:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = BLOCK_ERASE_CMD;
 8001902:	23d8      	movs	r3, #216	; 0xd8
 8001904:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8001906:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800190a:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 800190c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001910:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001916:	2300      	movs	r3, #0
 8001918:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 800191a:	2300      	movs	r3, #0
 800191c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001922:	2300      	movs	r3, #0
 8001924:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001926:	2300      	movs	r3, #0
 8001928:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800192a:	2300      	movs	r3, #0
 800192c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800192e:	4812      	ldr	r0, [pc, #72]	; (8001978 <BSP_QSPI_Erase_Block+0x84>)
 8001930:	f000 f8a8 	bl	8001a84 <QSPI_WriteEnable>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e017      	b.n	800196e <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800193e:	f107 0308 	add.w	r3, r7, #8
 8001942:	f241 3288 	movw	r2, #5000	; 0x1388
 8001946:	4619      	mov	r1, r3
 8001948:	480b      	ldr	r0, [pc, #44]	; (8001978 <BSP_QSPI_Erase_Block+0x84>)
 800194a:	f001 ff7f 	bl	800384c <HAL_QSPI_Command>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e00a      	b.n	800196e <BSP_QSPI_Erase_Block+0x7a>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8001958:	f640 51ac 	movw	r1, #3500	; 0xdac
 800195c:	4806      	ldr	r0, [pc, #24]	; (8001978 <BSP_QSPI_Erase_Block+0x84>)
 800195e:	f000 f8dd 	bl	8001b1c <QSPI_AutoPollingMemReady>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e000      	b.n	800196e <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3740      	adds	r7, #64	; 0x40
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	2000aeac 	.word	0x2000aeac

0800197c <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b088      	sub	sp, #32
 8001980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8001982:	4b1c      	ldr	r3, [pc, #112]	; (80019f4 <BSP_QSPI_MspInit+0x78>)
 8001984:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001986:	4a1b      	ldr	r2, [pc, #108]	; (80019f4 <BSP_QSPI_MspInit+0x78>)
 8001988:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800198c:	6513      	str	r3, [r2, #80]	; 0x50
 800198e:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <BSP_QSPI_MspInit+0x78>)
 8001990:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 800199a:	4b16      	ldr	r3, [pc, #88]	; (80019f4 <BSP_QSPI_MspInit+0x78>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	4a15      	ldr	r2, [pc, #84]	; (80019f4 <BSP_QSPI_MspInit+0x78>)
 80019a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019a4:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 80019a6:	4b13      	ldr	r3, [pc, #76]	; (80019f4 <BSP_QSPI_MspInit+0x78>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	4a12      	ldr	r2, [pc, #72]	; (80019f4 <BSP_QSPI_MspInit+0x78>)
 80019ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019b0:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019b2:	4b10      	ldr	r3, [pc, #64]	; (80019f4 <BSP_QSPI_MspInit+0x78>)
 80019b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b6:	4a0f      	ldr	r2, [pc, #60]	; (80019f4 <BSP_QSPI_MspInit+0x78>)
 80019b8:	f043 0310 	orr.w	r3, r3, #16
 80019bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019be:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <BSP_QSPI_MspInit+0x78>)
 80019c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c2:	f003 0310 	and.w	r3, r3, #16
 80019c6:	607b      	str	r3, [r7, #4]
 80019c8:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 80019ca:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80019ce:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80019d0:	2302      	movs	r3, #2
 80019d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d8:	2303      	movs	r3, #3
 80019da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80019dc:	230a      	movs	r3, #10
 80019de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	4619      	mov	r1, r3
 80019e6:	4804      	ldr	r0, [pc, #16]	; (80019f8 <BSP_QSPI_MspInit+0x7c>)
 80019e8:	f001 fb4a 	bl	8003080 <HAL_GPIO_Init>
}
 80019ec:	bf00      	nop
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40021000 	.word	0x40021000
 80019f8:	48001000 	.word	0x48001000

080019fc <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b090      	sub	sp, #64	; 0x40
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001a04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a08:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8001a0a:	2366      	movs	r3, #102	; 0x66
 8001a0c:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001a22:	2300      	movs	r3, #0
 8001a24:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001a26:	2300      	movs	r3, #0
 8001a28:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a2a:	f107 0308 	add.w	r3, r7, #8
 8001a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a32:	4619      	mov	r1, r3
 8001a34:	4812      	ldr	r0, [pc, #72]	; (8001a80 <QSPI_ResetMemory+0x84>)
 8001a36:	f001 ff09 	bl	800384c <HAL_QSPI_Command>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e019      	b.n	8001a78 <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001a44:	2399      	movs	r3, #153	; 0x99
 8001a46:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a48:	f107 0308 	add.w	r3, r7, #8
 8001a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a50:	4619      	mov	r1, r3
 8001a52:	480b      	ldr	r0, [pc, #44]	; (8001a80 <QSPI_ResetMemory+0x84>)
 8001a54:	f001 fefa 	bl	800384c <HAL_QSPI_Command>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00a      	b.n	8001a78 <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001a62:	f241 3188 	movw	r1, #5000	; 0x1388
 8001a66:	4806      	ldr	r0, [pc, #24]	; (8001a80 <QSPI_ResetMemory+0x84>)
 8001a68:	f000 f858 	bl	8001b1c <QSPI_AutoPollingMemReady>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e000      	b.n	8001a78 <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3740      	adds	r7, #64	; 0x40
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	2000aeac 	.word	0x2000aeac

08001a84 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b096      	sub	sp, #88	; 0x58
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001a8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a90:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8001a92:	2306      	movs	r3, #6
 8001a94:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001a96:	2300      	movs	r3, #0
 8001a98:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ab2:	f107 0320 	add.w	r3, r7, #32
 8001ab6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aba:	4619      	mov	r1, r3
 8001abc:	4816      	ldr	r0, [pc, #88]	; (8001b18 <QSPI_WriteEnable+0x94>)
 8001abe:	f001 fec5 	bl	800384c <HAL_QSPI_Command>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e020      	b.n	8001b0e <QSPI_WriteEnable+0x8a>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match           = MX25R6435F_SR_WEL;
 8001acc:	2302      	movs	r3, #2
 8001ace:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = MX25R6435F_SR_WEL;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8001adc:	2310      	movs	r3, #16
 8001ade:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001ae0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ae4:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 8001ae6:	2305      	movs	r3, #5
 8001ae8:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8001aea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001aee:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001af0:	f107 0208 	add.w	r2, r7, #8
 8001af4:	f107 0120 	add.w	r1, r7, #32
 8001af8:	f241 3388 	movw	r3, #5000	; 0x1388
 8001afc:	4806      	ldr	r0, [pc, #24]	; (8001b18 <QSPI_WriteEnable+0x94>)
 8001afe:	f002 f83c 	bl	8003b7a <HAL_QSPI_AutoPolling>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e000      	b.n	8001b0e <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3758      	adds	r7, #88	; 0x58
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	2000aeac 	.word	0x2000aeac

08001b1c <QSPI_AutoPollingMemReady>:
  * @param  hqspi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b096      	sub	sp, #88	; 0x58
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001b26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b2a:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001b2c:	2305      	movs	r3, #5
 8001b2e:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001b30:	2300      	movs	r3, #0
 8001b32:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001b38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b3c:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001b42:	2300      	movs	r3, #0
 8001b44:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001b46:	2300      	movs	r3, #0
 8001b48:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = MX25R6435F_SR_WIP;
 8001b52:	2301      	movs	r3, #1
 8001b54:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8001b5e:	2310      	movs	r3, #16
 8001b60:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001b62:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b66:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8001b68:	f107 0208 	add.w	r2, r7, #8
 8001b6c:	f107 0120 	add.w	r1, r7, #32
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	4806      	ldr	r0, [pc, #24]	; (8001b8c <QSPI_AutoPollingMemReady+0x70>)
 8001b74:	f002 f801 	bl	8003b7a <HAL_QSPI_AutoPolling>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e000      	b.n	8001b84 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3758      	adds	r7, #88	; 0x58
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	2000aeac 	.word	0x2000aeac

08001b90 <QSPI_QuadMode>:
  * @param  hqspi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b092      	sub	sp, #72	; 0x48
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	460b      	mov	r3, r1
 8001b9a:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001b9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ba0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001ba2:	2305      	movs	r3, #5
 8001ba4:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001bae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001bb2:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bc8:	f107 0310 	add.w	r3, r7, #16
 8001bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4842      	ldr	r0, [pc, #264]	; (8001cdc <QSPI_QuadMode+0x14c>)
 8001bd4:	f001 fe3a 	bl	800384c <HAL_QSPI_Command>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <QSPI_QuadMode+0x52>
  {
    return QSPI_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e077      	b.n	8001cd2 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001be2:	f107 030f 	add.w	r3, r7, #15
 8001be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bea:	4619      	mov	r1, r3
 8001bec:	483b      	ldr	r0, [pc, #236]	; (8001cdc <QSPI_QuadMode+0x14c>)
 8001bee:	f001 ff22 	bl	8003a36 <HAL_QSPI_Receive>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <QSPI_QuadMode+0x6c>
  {
    return QSPI_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e06a      	b.n	8001cd2 <QSPI_QuadMode+0x142>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001bfc:	4837      	ldr	r0, [pc, #220]	; (8001cdc <QSPI_QuadMode+0x14c>)
 8001bfe:	f7ff ff41 	bl	8001a84 <QSPI_WriteEnable>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <QSPI_QuadMode+0x7c>
  {
    return QSPI_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e062      	b.n	8001cd2 <QSPI_QuadMode+0x142>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8001c0c:	78fb      	ldrb	r3, [r7, #3]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d105      	bne.n	8001c1e <QSPI_QuadMode+0x8e>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8001c12:	7bfb      	ldrb	r3, [r7, #15]
 8001c14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	73fb      	strb	r3, [r7, #15]
 8001c1c:	e004      	b.n	8001c28 <QSPI_QuadMode+0x98>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	613b      	str	r3, [r7, #16]

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c2c:	f107 0310 	add.w	r3, r7, #16
 8001c30:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c34:	4619      	mov	r1, r3
 8001c36:	4829      	ldr	r0, [pc, #164]	; (8001cdc <QSPI_QuadMode+0x14c>)
 8001c38:	f001 fe08 	bl	800384c <HAL_QSPI_Command>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <QSPI_QuadMode+0xb6>
  {
    return QSPI_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e045      	b.n	8001cd2 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c46:	f107 030f 	add.w	r3, r7, #15
 8001c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4822      	ldr	r0, [pc, #136]	; (8001cdc <QSPI_QuadMode+0x14c>)
 8001c52:	f001 fe59 	bl	8003908 <HAL_QSPI_Transmit>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <QSPI_QuadMode+0xd0>
  {
    return QSPI_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e038      	b.n	8001cd2 <QSPI_QuadMode+0x142>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001c60:	f241 3188 	movw	r1, #5000	; 0x1388
 8001c64:	481d      	ldr	r0, [pc, #116]	; (8001cdc <QSPI_QuadMode+0x14c>)
 8001c66:	f7ff ff59 	bl	8001b1c <QSPI_AutoPollingMemReady>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <QSPI_QuadMode+0xe4>
  {
    return QSPI_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e02e      	b.n	8001cd2 <QSPI_QuadMode+0x142>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001c74:	2305      	movs	r3, #5
 8001c76:	613b      	str	r3, [r7, #16]

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c78:	f107 0310 	add.w	r3, r7, #16
 8001c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c80:	4619      	mov	r1, r3
 8001c82:	4816      	ldr	r0, [pc, #88]	; (8001cdc <QSPI_QuadMode+0x14c>)
 8001c84:	f001 fde2 	bl	800384c <HAL_QSPI_Command>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <QSPI_QuadMode+0x102>
  {
    return QSPI_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e01f      	b.n	8001cd2 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c92:	f107 030f 	add.w	r3, r7, #15
 8001c96:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	480f      	ldr	r0, [pc, #60]	; (8001cdc <QSPI_QuadMode+0x14c>)
 8001c9e:	f001 feca 	bl	8003a36 <HAL_QSPI_Receive>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <QSPI_QuadMode+0x11c>
  {
    return QSPI_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e012      	b.n	8001cd2 <QSPI_QuadMode+0x142>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
 8001cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d102      	bne.n	8001cbc <QSPI_QuadMode+0x12c>
 8001cb6:	78fb      	ldrb	r3, [r7, #3]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d007      	beq.n	8001ccc <QSPI_QuadMode+0x13c>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
 8001cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d004      	beq.n	8001cd0 <QSPI_QuadMode+0x140>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001cc6:	78fb      	ldrb	r3, [r7, #3]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <QSPI_QuadMode+0x140>
  {
    return QSPI_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e000      	b.n	8001cd2 <QSPI_QuadMode+0x142>
  }

  return QSPI_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3748      	adds	r7, #72	; 0x48
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	2000aeac 	.word	0x2000aeac

08001ce0 <QSPI_HighPerfMode>:
  * @param  hqspi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b092      	sub	sp, #72	; 0x48
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	460b      	mov	r3, r1
 8001cea:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001cec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cf0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001cf2:	2305      	movs	r3, #5
 8001cf4:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001cfe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d02:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001d10:	2300      	movs	r3, #0
 8001d12:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001d14:	2300      	movs	r3, #0
 8001d16:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d18:	f107 0310 	add.w	r3, r7, #16
 8001d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d20:	4619      	mov	r1, r3
 8001d22:	4853      	ldr	r0, [pc, #332]	; (8001e70 <QSPI_HighPerfMode+0x190>)
 8001d24:	f001 fd92 	bl	800384c <HAL_QSPI_Command>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <QSPI_HighPerfMode+0x52>
  {
    return QSPI_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e09a      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d32:	f107 030c 	add.w	r3, r7, #12
 8001d36:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	484c      	ldr	r0, [pc, #304]	; (8001e70 <QSPI_HighPerfMode+0x190>)
 8001d3e:	f001 fe7a 	bl	8003a36 <HAL_QSPI_Receive>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <QSPI_HighPerfMode+0x6c>
  {
    return QSPI_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e08d      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001d4c:	2315      	movs	r3, #21
 8001d4e:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 2;
 8001d50:	2302      	movs	r3, #2
 8001d52:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d54:	f107 0310 	add.w	r3, r7, #16
 8001d58:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4844      	ldr	r0, [pc, #272]	; (8001e70 <QSPI_HighPerfMode+0x190>)
 8001d60:	f001 fd74 	bl	800384c <HAL_QSPI_Command>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <QSPI_HighPerfMode+0x8e>
  {
    return QSPI_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e07c      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d6e:	f107 030c 	add.w	r3, r7, #12
 8001d72:	3301      	adds	r3, #1
 8001d74:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d78:	4619      	mov	r1, r3
 8001d7a:	483d      	ldr	r0, [pc, #244]	; (8001e70 <QSPI_HighPerfMode+0x190>)
 8001d7c:	f001 fe5b 	bl	8003a36 <HAL_QSPI_Receive>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <QSPI_HighPerfMode+0xaa>
  {
    return QSPI_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e06e      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001d8a:	4839      	ldr	r0, [pc, #228]	; (8001e70 <QSPI_HighPerfMode+0x190>)
 8001d8c:	f7ff fe7a 	bl	8001a84 <QSPI_WriteEnable>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <QSPI_HighPerfMode+0xba>
  {
    return QSPI_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e066      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8001d9a:	78fb      	ldrb	r3, [r7, #3]
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d105      	bne.n	8001dac <QSPI_HighPerfMode+0xcc>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001da0:	7bbb      	ldrb	r3, [r7, #14]
 8001da2:	f043 0302 	orr.w	r3, r3, #2
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	73bb      	strb	r3, [r7, #14]
 8001daa:	e004      	b.n	8001db6 <QSPI_HighPerfMode+0xd6>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001dac:	7bbb      	ldrb	r3, [r7, #14]
 8001dae:	f023 0302 	bic.w	r3, r3, #2
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001db6:	2301      	movs	r3, #1
 8001db8:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 3;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001dbe:	f107 0310 	add.w	r3, r7, #16
 8001dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4829      	ldr	r0, [pc, #164]	; (8001e70 <QSPI_HighPerfMode+0x190>)
 8001dca:	f001 fd3f 	bl	800384c <HAL_QSPI_Command>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <QSPI_HighPerfMode+0xf8>
  {
    return QSPI_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e047      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Transmit(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001dd8:	f107 030c 	add.w	r3, r7, #12
 8001ddc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001de0:	4619      	mov	r1, r3
 8001de2:	4823      	ldr	r0, [pc, #140]	; (8001e70 <QSPI_HighPerfMode+0x190>)
 8001de4:	f001 fd90 	bl	8003908 <HAL_QSPI_Transmit>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <QSPI_HighPerfMode+0x112>
  {
    return QSPI_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e03a      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001df2:	f241 3188 	movw	r1, #5000	; 0x1388
 8001df6:	481e      	ldr	r0, [pc, #120]	; (8001e70 <QSPI_HighPerfMode+0x190>)
 8001df8:	f7ff fe90 	bl	8001b1c <QSPI_AutoPollingMemReady>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <QSPI_HighPerfMode+0x126>
  {
    return QSPI_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e030      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001e06:	2315      	movs	r3, #21
 8001e08:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 2;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e0e:	f107 0310 	add.w	r3, r7, #16
 8001e12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e16:	4619      	mov	r1, r3
 8001e18:	4815      	ldr	r0, [pc, #84]	; (8001e70 <QSPI_HighPerfMode+0x190>)
 8001e1a:	f001 fd17 	bl	800384c <HAL_QSPI_Command>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <QSPI_HighPerfMode+0x148>
  {
    return QSPI_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e01f      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e28:	f107 030c 	add.w	r3, r7, #12
 8001e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e30:	4619      	mov	r1, r3
 8001e32:	480f      	ldr	r0, [pc, #60]	; (8001e70 <QSPI_HighPerfMode+0x190>)
 8001e34:	f001 fdff 	bl	8003a36 <HAL_QSPI_Receive>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <QSPI_HighPerfMode+0x162>
  {
    return QSPI_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e012      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001e42:	7b7b      	ldrb	r3, [r7, #13]
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d102      	bne.n	8001e52 <QSPI_HighPerfMode+0x172>
 8001e4c:	78fb      	ldrb	r3, [r7, #3]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d007      	beq.n	8001e62 <QSPI_HighPerfMode+0x182>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001e52:	7b7b      	ldrb	r3, [r7, #13]
 8001e54:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d004      	beq.n	8001e66 <QSPI_HighPerfMode+0x186>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001e5c:	78fb      	ldrb	r3, [r7, #3]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d101      	bne.n	8001e66 <QSPI_HighPerfMode+0x186>
  {
    return QSPI_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e000      	b.n	8001e68 <QSPI_HighPerfMode+0x188>
  }

  return QSPI_OK;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3748      	adds	r7, #72	; 0x48
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	2000aeac 	.word	0x2000aeac

08001e74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7a:	4b0f      	ldr	r3, [pc, #60]	; (8001eb8 <HAL_MspInit+0x44>)
 8001e7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e7e:	4a0e      	ldr	r2, [pc, #56]	; (8001eb8 <HAL_MspInit+0x44>)
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	6613      	str	r3, [r2, #96]	; 0x60
 8001e86:	4b0c      	ldr	r3, [pc, #48]	; (8001eb8 <HAL_MspInit+0x44>)
 8001e88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	607b      	str	r3, [r7, #4]
 8001e90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e92:	4b09      	ldr	r3, [pc, #36]	; (8001eb8 <HAL_MspInit+0x44>)
 8001e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e96:	4a08      	ldr	r2, [pc, #32]	; (8001eb8 <HAL_MspInit+0x44>)
 8001e98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e9c:	6593      	str	r3, [r2, #88]	; 0x58
 8001e9e:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <HAL_MspInit+0x44>)
 8001ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea6:	603b      	str	r3, [r7, #0]
 8001ea8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	40021000 	.word	0x40021000

08001ebc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08a      	sub	sp, #40	; 0x28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec4:	f107 0314 	add.w	r3, r7, #20
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
 8001ed2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a2a      	ldr	r2, [pc, #168]	; (8001f84 <HAL_DAC_MspInit+0xc8>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d14d      	bne.n	8001f7a <HAL_DAC_MspInit+0xbe>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001ede:	4b2a      	ldr	r3, [pc, #168]	; (8001f88 <HAL_DAC_MspInit+0xcc>)
 8001ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee2:	4a29      	ldr	r2, [pc, #164]	; (8001f88 <HAL_DAC_MspInit+0xcc>)
 8001ee4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001ee8:	6593      	str	r3, [r2, #88]	; 0x58
 8001eea:	4b27      	ldr	r3, [pc, #156]	; (8001f88 <HAL_DAC_MspInit+0xcc>)
 8001eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001ef2:	613b      	str	r3, [r7, #16]
 8001ef4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef6:	4b24      	ldr	r3, [pc, #144]	; (8001f88 <HAL_DAC_MspInit+0xcc>)
 8001ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001efa:	4a23      	ldr	r2, [pc, #140]	; (8001f88 <HAL_DAC_MspInit+0xcc>)
 8001efc:	f043 0301 	orr.w	r3, r3, #1
 8001f00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f02:	4b21      	ldr	r3, [pc, #132]	; (8001f88 <HAL_DAC_MspInit+0xcc>)
 8001f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f0e:	2310      	movs	r3, #16
 8001f10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f12:	2303      	movs	r3, #3
 8001f14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1a:	f107 0314 	add.w	r3, r7, #20
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f24:	f001 f8ac 	bl	8003080 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8001f28:	4b18      	ldr	r3, [pc, #96]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f2a:	4a19      	ldr	r2, [pc, #100]	; (8001f90 <HAL_DAC_MspInit+0xd4>)
 8001f2c:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8001f2e:	4b17      	ldr	r3, [pc, #92]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f30:	2206      	movs	r2, #6
 8001f32:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f34:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f36:	2210      	movs	r2, #16
 8001f38:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f3a:	4b14      	ldr	r3, [pc, #80]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001f40:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f42:	2280      	movs	r2, #128	; 0x80
 8001f44:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f46:	4b11      	ldr	r3, [pc, #68]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f4c:	4b0f      	ldr	r3, [pc, #60]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8001f52:	4b0e      	ldr	r3, [pc, #56]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f54:	2220      	movs	r2, #32
 8001f56:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001f58:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8001f5e:	480b      	ldr	r0, [pc, #44]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f60:	f000 fe58 	bl	8002c14 <HAL_DMA_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <HAL_DAC_MspInit+0xb2>
    {
      Error_Handler();
 8001f6a:	f7ff fb8b 	bl	8001684 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a06      	ldr	r2, [pc, #24]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	4a05      	ldr	r2, [pc, #20]	; (8001f8c <HAL_DAC_MspInit+0xd0>)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001f7a:	bf00      	nop
 8001f7c:	3728      	adds	r7, #40	; 0x28
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40007400 	.word	0x40007400
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	2000ad40 	.word	0x2000ad40
 8001f90:	40020030 	.word	0x40020030

08001f94 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	; 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a26      	ldr	r2, [pc, #152]	; (800204c <HAL_QSPI_MspInit+0xb8>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d145      	bne.n	8002042 <HAL_QSPI_MspInit+0xae>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001fb6:	4b26      	ldr	r3, [pc, #152]	; (8002050 <HAL_QSPI_MspInit+0xbc>)
 8001fb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fba:	4a25      	ldr	r2, [pc, #148]	; (8002050 <HAL_QSPI_MspInit+0xbc>)
 8001fbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fc0:	6513      	str	r3, [r2, #80]	; 0x50
 8001fc2:	4b23      	ldr	r3, [pc, #140]	; (8002050 <HAL_QSPI_MspInit+0xbc>)
 8001fc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fce:	4b20      	ldr	r3, [pc, #128]	; (8002050 <HAL_QSPI_MspInit+0xbc>)
 8001fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd2:	4a1f      	ldr	r2, [pc, #124]	; (8002050 <HAL_QSPI_MspInit+0xbc>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fda:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <HAL_QSPI_MspInit+0xbc>)
 8001fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fe6:	4b1a      	ldr	r3, [pc, #104]	; (8002050 <HAL_QSPI_MspInit+0xbc>)
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fea:	4a19      	ldr	r2, [pc, #100]	; (8002050 <HAL_QSPI_MspInit+0xbc>)
 8001fec:	f043 0310 	orr.w	r3, r3, #16
 8001ff0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ff2:	4b17      	ldr	r3, [pc, #92]	; (8002050 <HAL_QSPI_MspInit+0xbc>)
 8001ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff6:	f003 0310 	and.w	r3, r3, #16
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
    PE10     ------> QUADSPI_CLK
    PE11     ------> QUADSPI_NCS
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ffe:	23c0      	movs	r3, #192	; 0xc0
 8002000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002002:	2302      	movs	r3, #2
 8002004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200a:	2303      	movs	r3, #3
 800200c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800200e:	230a      	movs	r3, #10
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002012:	f107 0314 	add.w	r3, r7, #20
 8002016:	4619      	mov	r1, r3
 8002018:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800201c:	f001 f830 	bl	8003080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8002020:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002024:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002026:	2302      	movs	r3, #2
 8002028:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800202e:	2303      	movs	r3, #3
 8002030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002032:	230a      	movs	r3, #10
 8002034:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002036:	f107 0314 	add.w	r3, r7, #20
 800203a:	4619      	mov	r1, r3
 800203c:	4805      	ldr	r0, [pc, #20]	; (8002054 <HAL_QSPI_MspInit+0xc0>)
 800203e:	f001 f81f 	bl	8003080 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002042:	bf00      	nop
 8002044:	3728      	adds	r7, #40	; 0x28
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	a0001000 	.word	0xa0001000
 8002050:	40021000 	.word	0x40021000
 8002054:	48001000 	.word	0x48001000

08002058 <HAL_QSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  if(hqspi->Instance==QUADSPI)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a0b      	ldr	r2, [pc, #44]	; (8002094 <HAL_QSPI_MspDeInit+0x3c>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d10f      	bne.n	800208a <HAL_QSPI_MspDeInit+0x32>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 800206a:	4b0b      	ldr	r3, [pc, #44]	; (8002098 <HAL_QSPI_MspDeInit+0x40>)
 800206c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800206e:	4a0a      	ldr	r2, [pc, #40]	; (8002098 <HAL_QSPI_MspDeInit+0x40>)
 8002070:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002074:	6513      	str	r3, [r2, #80]	; 0x50
    PE10     ------> QUADSPI_CLK
    PE11     ------> QUADSPI_NCS
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 8002076:	21c0      	movs	r1, #192	; 0xc0
 8002078:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800207c:	f001 f9aa 	bl	80033d4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13);
 8002080:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 8002084:	4805      	ldr	r0, [pc, #20]	; (800209c <HAL_QSPI_MspDeInit+0x44>)
 8002086:	f001 f9a5 	bl	80033d4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }

}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	a0001000 	.word	0xa0001000
 8002098:	40021000 	.word	0x40021000
 800209c:	48001000 	.word	0x48001000

080020a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020b0:	d10b      	bne.n	80020ca <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020b2:	4b09      	ldr	r3, [pc, #36]	; (80020d8 <HAL_TIM_Base_MspInit+0x38>)
 80020b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b6:	4a08      	ldr	r2, [pc, #32]	; (80020d8 <HAL_TIM_Base_MspInit+0x38>)
 80020b8:	f043 0301 	orr.w	r3, r3, #1
 80020bc:	6593      	str	r3, [r2, #88]	; 0x58
 80020be:	4b06      	ldr	r3, [pc, #24]	; (80020d8 <HAL_TIM_Base_MspInit+0x38>)
 80020c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c2:	f003 0301 	and.w	r3, r3, #1
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80020ca:	bf00      	nop
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	40021000 	.word	0x40021000

080020dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08c      	sub	sp, #48	; 0x30
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80020e8:	2300      	movs	r3, #0
 80020ea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 80020ec:	2200      	movs	r2, #0
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	201a      	movs	r0, #26
 80020f2:	f000 fabf 	bl	8002674 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80020f6:	201a      	movs	r0, #26
 80020f8:	f000 fad8 	bl	80026ac <HAL_NVIC_EnableIRQ>

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80020fc:	4b1e      	ldr	r3, [pc, #120]	; (8002178 <HAL_InitTick+0x9c>)
 80020fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002100:	4a1d      	ldr	r2, [pc, #116]	; (8002178 <HAL_InitTick+0x9c>)
 8002102:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002106:	6613      	str	r3, [r2, #96]	; 0x60
 8002108:	4b1b      	ldr	r3, [pc, #108]	; (8002178 <HAL_InitTick+0x9c>)
 800210a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800210c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002114:	f107 0210 	add.w	r2, r7, #16
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	4611      	mov	r1, r2
 800211e:	4618      	mov	r0, r3
 8002120:	f002 fd50 	bl	8004bc4 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002124:	f002 fd38 	bl	8004b98 <HAL_RCC_GetPCLK2Freq>
 8002128:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800212a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800212c:	4a13      	ldr	r2, [pc, #76]	; (800217c <HAL_InitTick+0xa0>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	0c9b      	lsrs	r3, r3, #18
 8002134:	3b01      	subs	r3, #1
 8002136:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8002138:	4b11      	ldr	r3, [pc, #68]	; (8002180 <HAL_InitTick+0xa4>)
 800213a:	4a12      	ldr	r2, [pc, #72]	; (8002184 <HAL_InitTick+0xa8>)
 800213c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 800213e:	4b10      	ldr	r3, [pc, #64]	; (8002180 <HAL_InitTick+0xa4>)
 8002140:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002144:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8002146:	4a0e      	ldr	r2, [pc, #56]	; (8002180 <HAL_InitTick+0xa4>)
 8002148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800214a:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 800214c:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <HAL_InitTick+0xa4>)
 800214e:	2200      	movs	r2, #0
 8002150:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002152:	4b0b      	ldr	r3, [pc, #44]	; (8002180 <HAL_InitTick+0xa4>)
 8002154:	2200      	movs	r2, #0
 8002156:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8002158:	4809      	ldr	r0, [pc, #36]	; (8002180 <HAL_InitTick+0xa4>)
 800215a:	f002 fdc5 	bl	8004ce8 <HAL_TIM_Base_Init>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d104      	bne.n	800216e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8002164:	4806      	ldr	r0, [pc, #24]	; (8002180 <HAL_InitTick+0xa4>)
 8002166:	f002 fe17 	bl	8004d98 <HAL_TIM_Base_Start_IT>
 800216a:	4603      	mov	r3, r0
 800216c:	e000      	b.n	8002170 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
}
 8002170:	4618      	mov	r0, r3
 8002172:	3730      	adds	r7, #48	; 0x30
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40021000 	.word	0x40021000
 800217c:	431bde83 	.word	0x431bde83
 8002180:	2000aef0 	.word	0x2000aef0
 8002184:	40014800 	.word	0x40014800

08002188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800218c:	e7fe      	b.n	800218c <NMI_Handler+0x4>

0800218e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800218e:	b480      	push	{r7}
 8002190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002192:	e7fe      	b.n	8002192 <HardFault_Handler+0x4>

08002194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002198:	e7fe      	b.n	8002198 <MemManage_Handler+0x4>

0800219a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800219a:	b480      	push	{r7}
 800219c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800219e:	e7fe      	b.n	800219e <BusFault_Handler+0x4>

080021a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a4:	e7fe      	b.n	80021a4 <UsageFault_Handler+0x4>

080021a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021a6:	b480      	push	{r7}
 80021a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021aa:	bf00      	nop
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr

080021c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
	...

080021e0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80021e4:	4802      	ldr	r0, [pc, #8]	; (80021f0 <DMA1_Channel3_IRQHandler+0x10>)
 80021e6:	f000 fe6b 	bl	8002ec0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	2000ad40 	.word	0x2000ad40

080021f4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80021f8:	4802      	ldr	r0, [pc, #8]	; (8002204 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80021fa:	f002 fe3d 	bl	8004e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	2000aef0 	.word	0x2000aef0

08002208 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
	return 1;
 800220c:	2301      	movs	r3, #1
}
 800220e:	4618      	mov	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <_kill>:

int _kill(int pid, int sig)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002222:	f003 fa57 	bl	80056d4 <__errno>
 8002226:	4603      	mov	r3, r0
 8002228:	2216      	movs	r2, #22
 800222a:	601a      	str	r2, [r3, #0]
	return -1;
 800222c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002230:	4618      	mov	r0, r3
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <_exit>:

void _exit (int status)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002240:	f04f 31ff 	mov.w	r1, #4294967295
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff ffe7 	bl	8002218 <_kill>
	while (1) {}		/* Make sure we hang here */
 800224a:	e7fe      	b.n	800224a <_exit+0x12>

0800224c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]
 800225c:	e00a      	b.n	8002274 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800225e:	f3af 8000 	nop.w
 8002262:	4601      	mov	r1, r0
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	1c5a      	adds	r2, r3, #1
 8002268:	60ba      	str	r2, [r7, #8]
 800226a:	b2ca      	uxtb	r2, r1
 800226c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	3301      	adds	r3, #1
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	429a      	cmp	r2, r3
 800227a:	dbf0      	blt.n	800225e <_read+0x12>
	}

return len;
 800227c:	687b      	ldr	r3, [r7, #4]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b086      	sub	sp, #24
 800228a:	af00      	add	r7, sp, #0
 800228c:	60f8      	str	r0, [r7, #12]
 800228e:	60b9      	str	r1, [r7, #8]
 8002290:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]
 8002296:	e009      	b.n	80022ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	1c5a      	adds	r2, r3, #1
 800229c:	60ba      	str	r2, [r7, #8]
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	3301      	adds	r3, #1
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	697a      	ldr	r2, [r7, #20]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	dbf1      	blt.n	8002298 <_write+0x12>
	}
	return len;
 80022b4:	687b      	ldr	r3, [r7, #4]
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3718      	adds	r7, #24
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <_close>:

int _close(int file)
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
	return -1;
 80022c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022d6:	b480      	push	{r7}
 80022d8:	b083      	sub	sp, #12
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
 80022de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022e6:	605a      	str	r2, [r3, #4]
	return 0;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <_isatty>:

int _isatty(int file)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b083      	sub	sp, #12
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
	return 1;
 80022fe:	2301      	movs	r3, #1
}
 8002300:	4618      	mov	r0, r3
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
	return 0;
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3714      	adds	r7, #20
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002330:	4a14      	ldr	r2, [pc, #80]	; (8002384 <_sbrk+0x5c>)
 8002332:	4b15      	ldr	r3, [pc, #84]	; (8002388 <_sbrk+0x60>)
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800233c:	4b13      	ldr	r3, [pc, #76]	; (800238c <_sbrk+0x64>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d102      	bne.n	800234a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002344:	4b11      	ldr	r3, [pc, #68]	; (800238c <_sbrk+0x64>)
 8002346:	4a12      	ldr	r2, [pc, #72]	; (8002390 <_sbrk+0x68>)
 8002348:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800234a:	4b10      	ldr	r3, [pc, #64]	; (800238c <_sbrk+0x64>)
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4413      	add	r3, r2
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	429a      	cmp	r2, r3
 8002356:	d207      	bcs.n	8002368 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002358:	f003 f9bc 	bl	80056d4 <__errno>
 800235c:	4603      	mov	r3, r0
 800235e:	220c      	movs	r2, #12
 8002360:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002362:	f04f 33ff 	mov.w	r3, #4294967295
 8002366:	e009      	b.n	800237c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002368:	4b08      	ldr	r3, [pc, #32]	; (800238c <_sbrk+0x64>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800236e:	4b07      	ldr	r3, [pc, #28]	; (800238c <_sbrk+0x64>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4413      	add	r3, r2
 8002376:	4a05      	ldr	r2, [pc, #20]	; (800238c <_sbrk+0x64>)
 8002378:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800237a:	68fb      	ldr	r3, [r7, #12]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	20018000 	.word	0x20018000
 8002388:	00000400 	.word	0x00000400
 800238c:	2000ace4 	.word	0x2000ace4
 8002390:	2000af50 	.word	0x2000af50

08002394 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002398:	4b15      	ldr	r3, [pc, #84]	; (80023f0 <SystemInit+0x5c>)
 800239a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800239e:	4a14      	ldr	r2, [pc, #80]	; (80023f0 <SystemInit+0x5c>)
 80023a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80023a8:	4b12      	ldr	r3, [pc, #72]	; (80023f4 <SystemInit+0x60>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a11      	ldr	r2, [pc, #68]	; (80023f4 <SystemInit+0x60>)
 80023ae:	f043 0301 	orr.w	r3, r3, #1
 80023b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80023b4:	4b0f      	ldr	r3, [pc, #60]	; (80023f4 <SystemInit+0x60>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80023ba:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <SystemInit+0x60>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a0d      	ldr	r2, [pc, #52]	; (80023f4 <SystemInit+0x60>)
 80023c0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80023c4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80023c8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80023ca:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <SystemInit+0x60>)
 80023cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023d0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80023d2:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <SystemInit+0x60>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a07      	ldr	r2, [pc, #28]	; (80023f4 <SystemInit+0x60>)
 80023d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023dc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80023de:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <SystemInit+0x60>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	619a      	str	r2, [r3, #24]
}
 80023e4:	bf00      	nop
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	e000ed00 	.word	0xe000ed00
 80023f4:	40021000 	.word	0x40021000

080023f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80023f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002430 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023fc:	f7ff ffca 	bl	8002394 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002400:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002402:	e003      	b.n	800240c <LoopCopyDataInit>

08002404 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002404:	4b0b      	ldr	r3, [pc, #44]	; (8002434 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002406:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002408:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800240a:	3104      	adds	r1, #4

0800240c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800240c:	480a      	ldr	r0, [pc, #40]	; (8002438 <LoopForever+0xa>)
	ldr	r3, =_edata
 800240e:	4b0b      	ldr	r3, [pc, #44]	; (800243c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002410:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002412:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002414:	d3f6      	bcc.n	8002404 <CopyDataInit>
	ldr	r2, =_sbss
 8002416:	4a0a      	ldr	r2, [pc, #40]	; (8002440 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002418:	e002      	b.n	8002420 <LoopFillZerobss>

0800241a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800241a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800241c:	f842 3b04 	str.w	r3, [r2], #4

08002420 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002420:	4b08      	ldr	r3, [pc, #32]	; (8002444 <LoopForever+0x16>)
	cmp	r2, r3
 8002422:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002424:	d3f9      	bcc.n	800241a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002426:	f003 f95b 	bl	80056e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800242a:	f7fe fdb7 	bl	8000f9c <main>

0800242e <LoopForever>:

LoopForever:
    b LoopForever
 800242e:	e7fe      	b.n	800242e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002430:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002434:	080070f4 	.word	0x080070f4
	ldr	r0, =_sdata
 8002438:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800243c:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 8002440:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 8002444:	2000af50 	.word	0x2000af50

08002448 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002448:	e7fe      	b.n	8002448 <ADC1_2_IRQHandler>

0800244a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002450:	2300      	movs	r3, #0
 8002452:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002454:	2003      	movs	r0, #3
 8002456:	f000 f902 	bl	800265e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800245a:	200f      	movs	r0, #15
 800245c:	f7ff fe3e 	bl	80020dc <HAL_InitTick>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d002      	beq.n	800246c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	71fb      	strb	r3, [r7, #7]
 800246a:	e001      	b.n	8002470 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800246c:	f7ff fd02 	bl	8001e74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002470:	79fb      	ldrb	r3, [r7, #7]
}
 8002472:	4618      	mov	r0, r3
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
	...

0800247c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002480:	4b06      	ldr	r3, [pc, #24]	; (800249c <HAL_IncTick+0x20>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	461a      	mov	r2, r3
 8002486:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <HAL_IncTick+0x24>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4413      	add	r3, r2
 800248c:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <HAL_IncTick+0x24>)
 800248e:	6013      	str	r3, [r2, #0]
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20000010 	.word	0x20000010
 80024a0:	2000af3c 	.word	0x2000af3c

080024a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return uwTick;
 80024a8:	4b03      	ldr	r3, [pc, #12]	; (80024b8 <HAL_GetTick+0x14>)
 80024aa:	681b      	ldr	r3, [r3, #0]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	2000af3c 	.word	0x2000af3c

080024bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c4:	f7ff ffee 	bl	80024a4 <HAL_GetTick>
 80024c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d4:	d005      	beq.n	80024e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80024d6:	4b0a      	ldr	r3, [pc, #40]	; (8002500 <HAL_Delay+0x44>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	4413      	add	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024e2:	bf00      	nop
 80024e4:	f7ff ffde 	bl	80024a4 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d8f7      	bhi.n	80024e4 <HAL_Delay+0x28>
  {
  }
}
 80024f4:	bf00      	nop
 80024f6:	bf00      	nop
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000010 	.word	0x20000010

08002504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002514:	4b0c      	ldr	r3, [pc, #48]	; (8002548 <__NVIC_SetPriorityGrouping+0x44>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002520:	4013      	ands	r3, r2
 8002522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800252c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002530:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002536:	4a04      	ldr	r2, [pc, #16]	; (8002548 <__NVIC_SetPriorityGrouping+0x44>)
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	60d3      	str	r3, [r2, #12]
}
 800253c:	bf00      	nop
 800253e:	3714      	adds	r7, #20
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002550:	4b04      	ldr	r3, [pc, #16]	; (8002564 <__NVIC_GetPriorityGrouping+0x18>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	0a1b      	lsrs	r3, r3, #8
 8002556:	f003 0307 	and.w	r3, r3, #7
}
 800255a:	4618      	mov	r0, r3
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	e000ed00 	.word	0xe000ed00

08002568 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	2b00      	cmp	r3, #0
 8002578:	db0b      	blt.n	8002592 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	f003 021f 	and.w	r2, r3, #31
 8002580:	4907      	ldr	r1, [pc, #28]	; (80025a0 <__NVIC_EnableIRQ+0x38>)
 8002582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002586:	095b      	lsrs	r3, r3, #5
 8002588:	2001      	movs	r0, #1
 800258a:	fa00 f202 	lsl.w	r2, r0, r2
 800258e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	e000e100 	.word	0xe000e100

080025a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	4603      	mov	r3, r0
 80025ac:	6039      	str	r1, [r7, #0]
 80025ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	db0a      	blt.n	80025ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	b2da      	uxtb	r2, r3
 80025bc:	490c      	ldr	r1, [pc, #48]	; (80025f0 <__NVIC_SetPriority+0x4c>)
 80025be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c2:	0112      	lsls	r2, r2, #4
 80025c4:	b2d2      	uxtb	r2, r2
 80025c6:	440b      	add	r3, r1
 80025c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025cc:	e00a      	b.n	80025e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	b2da      	uxtb	r2, r3
 80025d2:	4908      	ldr	r1, [pc, #32]	; (80025f4 <__NVIC_SetPriority+0x50>)
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	3b04      	subs	r3, #4
 80025dc:	0112      	lsls	r2, r2, #4
 80025de:	b2d2      	uxtb	r2, r2
 80025e0:	440b      	add	r3, r1
 80025e2:	761a      	strb	r2, [r3, #24]
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr
 80025f0:	e000e100 	.word	0xe000e100
 80025f4:	e000ed00 	.word	0xe000ed00

080025f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b089      	sub	sp, #36	; 0x24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	f1c3 0307 	rsb	r3, r3, #7
 8002612:	2b04      	cmp	r3, #4
 8002614:	bf28      	it	cs
 8002616:	2304      	movcs	r3, #4
 8002618:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	3304      	adds	r3, #4
 800261e:	2b06      	cmp	r3, #6
 8002620:	d902      	bls.n	8002628 <NVIC_EncodePriority+0x30>
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	3b03      	subs	r3, #3
 8002626:	e000      	b.n	800262a <NVIC_EncodePriority+0x32>
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800262c:	f04f 32ff 	mov.w	r2, #4294967295
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	fa02 f303 	lsl.w	r3, r2, r3
 8002636:	43da      	mvns	r2, r3
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	401a      	ands	r2, r3
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002640:	f04f 31ff 	mov.w	r1, #4294967295
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	fa01 f303 	lsl.w	r3, r1, r3
 800264a:	43d9      	mvns	r1, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002650:	4313      	orrs	r3, r2
         );
}
 8002652:	4618      	mov	r0, r3
 8002654:	3724      	adds	r7, #36	; 0x24
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr

0800265e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b082      	sub	sp, #8
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f7ff ff4c 	bl	8002504 <__NVIC_SetPriorityGrouping>
}
 800266c:	bf00      	nop
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	4603      	mov	r3, r0
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
 8002680:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002682:	2300      	movs	r3, #0
 8002684:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002686:	f7ff ff61 	bl	800254c <__NVIC_GetPriorityGrouping>
 800268a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	68b9      	ldr	r1, [r7, #8]
 8002690:	6978      	ldr	r0, [r7, #20]
 8002692:	f7ff ffb1 	bl	80025f8 <NVIC_EncodePriority>
 8002696:	4602      	mov	r2, r0
 8002698:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800269c:	4611      	mov	r1, r2
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff ff80 	bl	80025a4 <__NVIC_SetPriority>
}
 80026a4:	bf00      	nop
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff ff54 	bl	8002568 <__NVIC_EnableIRQ>
}
 80026c0:	bf00      	nop
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e014      	b.n	8002704 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	791b      	ldrb	r3, [r3, #4]
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d105      	bne.n	80026f0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff fbe6 	bl	8001ebc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2202      	movs	r2, #2
 80026f4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]
 8002718:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800271a:	2300      	movs	r3, #0
 800271c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	795b      	ldrb	r3, [r3, #5]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d101      	bne.n	800272a <HAL_DAC_Start_DMA+0x1e>
 8002726:	2302      	movs	r3, #2
 8002728:	e0ab      	b.n	8002882 <HAL_DAC_Start_DMA+0x176>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2201      	movs	r2, #1
 800272e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2202      	movs	r2, #2
 8002734:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d12f      	bne.n	800279c <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	4a52      	ldr	r2, [pc, #328]	; (800288c <HAL_DAC_Start_DMA+0x180>)
 8002742:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	4a51      	ldr	r2, [pc, #324]	; (8002890 <HAL_DAC_Start_DMA+0x184>)
 800274a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	4a50      	ldr	r2, [pc, #320]	; (8002894 <HAL_DAC_Start_DMA+0x188>)
 8002752:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002762:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002764:	6a3b      	ldr	r3, [r7, #32]
 8002766:	2b08      	cmp	r3, #8
 8002768:	d013      	beq.n	8002792 <HAL_DAC_Start_DMA+0x86>
 800276a:	6a3b      	ldr	r3, [r7, #32]
 800276c:	2b08      	cmp	r3, #8
 800276e:	d845      	bhi.n	80027fc <HAL_DAC_Start_DMA+0xf0>
 8002770:	6a3b      	ldr	r3, [r7, #32]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d003      	beq.n	800277e <HAL_DAC_Start_DMA+0x72>
 8002776:	6a3b      	ldr	r3, [r7, #32]
 8002778:	2b04      	cmp	r3, #4
 800277a:	d005      	beq.n	8002788 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800277c:	e03e      	b.n	80027fc <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	3308      	adds	r3, #8
 8002784:	613b      	str	r3, [r7, #16]
        break;
 8002786:	e03c      	b.n	8002802 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	330c      	adds	r3, #12
 800278e:	613b      	str	r3, [r7, #16]
        break;
 8002790:	e037      	b.n	8002802 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	3310      	adds	r3, #16
 8002798:	613b      	str	r3, [r7, #16]
        break;
 800279a:	e032      	b.n	8002802 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	4a3d      	ldr	r2, [pc, #244]	; (8002898 <HAL_DAC_Start_DMA+0x18c>)
 80027a2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	4a3c      	ldr	r2, [pc, #240]	; (800289c <HAL_DAC_Start_DMA+0x190>)
 80027aa:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	4a3b      	ldr	r2, [pc, #236]	; (80028a0 <HAL_DAC_Start_DMA+0x194>)
 80027b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80027c2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80027c4:	6a3b      	ldr	r3, [r7, #32]
 80027c6:	2b08      	cmp	r3, #8
 80027c8:	d013      	beq.n	80027f2 <HAL_DAC_Start_DMA+0xe6>
 80027ca:	6a3b      	ldr	r3, [r7, #32]
 80027cc:	2b08      	cmp	r3, #8
 80027ce:	d817      	bhi.n	8002800 <HAL_DAC_Start_DMA+0xf4>
 80027d0:	6a3b      	ldr	r3, [r7, #32]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d003      	beq.n	80027de <HAL_DAC_Start_DMA+0xd2>
 80027d6:	6a3b      	ldr	r3, [r7, #32]
 80027d8:	2b04      	cmp	r3, #4
 80027da:	d005      	beq.n	80027e8 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80027dc:	e010      	b.n	8002800 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	3314      	adds	r3, #20
 80027e4:	613b      	str	r3, [r7, #16]
        break;
 80027e6:	e00c      	b.n	8002802 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	3318      	adds	r3, #24
 80027ee:	613b      	str	r3, [r7, #16]
        break;
 80027f0:	e007      	b.n	8002802 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	331c      	adds	r3, #28
 80027f8:	613b      	str	r3, [r7, #16]
        break;
 80027fa:	e002      	b.n	8002802 <HAL_DAC_Start_DMA+0xf6>
        break;
 80027fc:	bf00      	nop
 80027fe:	e000      	b.n	8002802 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002800:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d111      	bne.n	800282c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002816:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6898      	ldr	r0, [r3, #8]
 800281c:	6879      	ldr	r1, [r7, #4]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	693a      	ldr	r2, [r7, #16]
 8002822:	f000 faaf 	bl	8002d84 <HAL_DMA_Start_IT>
 8002826:	4603      	mov	r3, r0
 8002828:	75fb      	strb	r3, [r7, #23]
 800282a:	e010      	b.n	800284e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800283a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	68d8      	ldr	r0, [r3, #12]
 8002840:	6879      	ldr	r1, [r7, #4]
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	f000 fa9d 	bl	8002d84 <HAL_DMA_Start_IT>
 800284a:	4603      	mov	r3, r0
 800284c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002854:	7dfb      	ldrb	r3, [r7, #23]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10c      	bne.n	8002874 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	6819      	ldr	r1, [r3, #0]
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f003 0310 	and.w	r3, r3, #16
 8002866:	2201      	movs	r2, #1
 8002868:	409a      	lsls	r2, r3
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	601a      	str	r2, [r3, #0]
 8002872:	e005      	b.n	8002880 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	691b      	ldr	r3, [r3, #16]
 8002878:	f043 0204 	orr.w	r2, r3, #4
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002880:	7dfb      	ldrb	r3, [r7, #23]
}
 8002882:	4618      	mov	r0, r3
 8002884:	3718      	adds	r7, #24
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	08002b01 	.word	0x08002b01
 8002890:	08002b23 	.word	0x08002b23
 8002894:	08002b3f 	.word	0x08002b3f
 8002898:	08002ba9 	.word	0x08002ba9
 800289c:	08002bcb 	.word	0x08002bcb
 80028a0:	08002be7 	.word	0x08002be7

080028a4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80028c0:	bf00      	nop
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80028d8:	2300      	movs	r3, #0
 80028da:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	795b      	ldrb	r3, [r3, #5]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d101      	bne.n	80028e8 <HAL_DAC_ConfigChannel+0x1c>
 80028e4:	2302      	movs	r3, #2
 80028e6:	e107      	b.n	8002af8 <HAL_DAC_ConfigChannel+0x22c>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2201      	movs	r2, #1
 80028ec:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2202      	movs	r2, #2
 80028f2:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b04      	cmp	r3, #4
 80028fa:	d174      	bne.n	80029e6 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80028fc:	f7ff fdd2 	bl	80024a4 <HAL_GetTick>
 8002900:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d134      	bne.n	8002972 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002908:	e011      	b.n	800292e <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800290a:	f7ff fdcb 	bl	80024a4 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b01      	cmp	r3, #1
 8002916:	d90a      	bls.n	800292e <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	691b      	ldr	r3, [r3, #16]
 800291c:	f043 0208 	orr.w	r2, r3, #8
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2203      	movs	r2, #3
 8002928:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e0e4      	b.n	8002af8 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002934:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1e6      	bne.n	800290a <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800293c:	2001      	movs	r0, #1
 800293e:	f7ff fdbd 	bl	80024bc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	6992      	ldr	r2, [r2, #24]
 800294a:	641a      	str	r2, [r3, #64]	; 0x40
 800294c:	e01e      	b.n	800298c <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800294e:	f7ff fda9 	bl	80024a4 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b01      	cmp	r3, #1
 800295a:	d90a      	bls.n	8002972 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	f043 0208 	orr.w	r2, r3, #8
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2203      	movs	r2, #3
 800296c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e0c2      	b.n	8002af8 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002978:	2b00      	cmp	r3, #0
 800297a:	dbe8      	blt.n	800294e <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 800297c:	2001      	movs	r0, #1
 800297e:	f7ff fd9d 	bl	80024bc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	6992      	ldr	r2, [r2, #24]
 800298a:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f003 0310 	and.w	r3, r3, #16
 8002998:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800299c:	fa01 f303 	lsl.w	r3, r1, r3
 80029a0:	43db      	mvns	r3, r3
 80029a2:	ea02 0103 	and.w	r1, r2, r3
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	69da      	ldr	r2, [r3, #28]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f003 0310 	and.w	r3, r3, #16
 80029b0:	409a      	lsls	r2, r3
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f003 0310 	and.w	r3, r3, #16
 80029c6:	21ff      	movs	r1, #255	; 0xff
 80029c8:	fa01 f303 	lsl.w	r3, r1, r3
 80029cc:	43db      	mvns	r3, r3
 80029ce:	ea02 0103 	and.w	r1, r2, r3
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	6a1a      	ldr	r2, [r3, #32]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f003 0310 	and.w	r3, r3, #16
 80029dc:	409a      	lsls	r2, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d11d      	bne.n	8002a2a <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029f4:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f003 0310 	and.w	r3, r3, #16
 80029fc:	221f      	movs	r2, #31
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43db      	mvns	r3, r3
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	4013      	ands	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f003 0310 	and.w	r3, r3, #16
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a30:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f003 0310 	and.w	r3, r3, #16
 8002a38:	2207      	movs	r2, #7
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	4013      	ands	r3, r2
 8002a44:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f003 0310 	and.w	r3, r3, #16
 8002a5e:	697a      	ldr	r2, [r7, #20]
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	6819      	ldr	r1, [r3, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f003 0310 	and.w	r3, r3, #16
 8002a7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	43da      	mvns	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	400a      	ands	r2, r1
 8002a8e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f003 0310 	and.w	r3, r3, #16
 8002a9e:	f640 72fc 	movw	r2, #4092	; 0xffc
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f003 0310 	and.w	r3, r3, #16
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6819      	ldr	r1, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f003 0310 	and.w	r3, r3, #16
 8002ada:	22c0      	movs	r2, #192	; 0xc0
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	43da      	mvns	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	400a      	ands	r2, r1
 8002ae8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2201      	movs	r2, #1
 8002aee:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3720      	adds	r7, #32
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f7fe fd26 	bl	8001560 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2201      	movs	r2, #1
 8002b18:	711a      	strb	r2, [r3, #4]
}
 8002b1a:	bf00      	nop
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b084      	sub	sp, #16
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f7ff feb7 	bl	80028a4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002b36:	bf00      	nop
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b084      	sub	sp, #16
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b4a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	f043 0204 	orr.w	r2, r3, #4
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f7ff fead 	bl	80028b8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2201      	movs	r2, #1
 8002b62:	711a      	strb	r2, [r3, #4]
}
 8002b64:	bf00      	nop
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	f7ff ffd8 	bl	8002b6c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	711a      	strb	r2, [r3, #4]
}
 8002bc2:	bf00      	nop
 8002bc4:	3710      	adds	r7, #16
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f7ff ffd1 	bl	8002b80 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002bde:	bf00      	nop
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b084      	sub	sp, #16
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	f043 0204 	orr.w	r2, r3, #4
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f7ff ffc7 	bl	8002b94 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	711a      	strb	r2, [r3, #4]
}
 8002c0c:	bf00      	nop
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d101      	bne.n	8002c26 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e098      	b.n	8002d58 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	4b4d      	ldr	r3, [pc, #308]	; (8002d64 <HAL_DMA_Init+0x150>)
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d80f      	bhi.n	8002c52 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	461a      	mov	r2, r3
 8002c38:	4b4b      	ldr	r3, [pc, #300]	; (8002d68 <HAL_DMA_Init+0x154>)
 8002c3a:	4413      	add	r3, r2
 8002c3c:	4a4b      	ldr	r2, [pc, #300]	; (8002d6c <HAL_DMA_Init+0x158>)
 8002c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c42:	091b      	lsrs	r3, r3, #4
 8002c44:	009a      	lsls	r2, r3, #2
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a48      	ldr	r2, [pc, #288]	; (8002d70 <HAL_DMA_Init+0x15c>)
 8002c4e:	641a      	str	r2, [r3, #64]	; 0x40
 8002c50:	e00e      	b.n	8002c70 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	461a      	mov	r2, r3
 8002c58:	4b46      	ldr	r3, [pc, #280]	; (8002d74 <HAL_DMA_Init+0x160>)
 8002c5a:	4413      	add	r3, r2
 8002c5c:	4a43      	ldr	r2, [pc, #268]	; (8002d6c <HAL_DMA_Init+0x158>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	091b      	lsrs	r3, r3, #4
 8002c64:	009a      	lsls	r2, r3, #2
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a42      	ldr	r2, [pc, #264]	; (8002d78 <HAL_DMA_Init+0x164>)
 8002c6e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2202      	movs	r2, #2
 8002c74:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c8a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002c94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	691b      	ldr	r3, [r3, #16]
 8002c9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ca0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002cca:	d039      	beq.n	8002d40 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	4a27      	ldr	r2, [pc, #156]	; (8002d70 <HAL_DMA_Init+0x15c>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d11a      	bne.n	8002d0c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002cd6:	4b29      	ldr	r3, [pc, #164]	; (8002d7c <HAL_DMA_Init+0x168>)
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cde:	f003 031c 	and.w	r3, r3, #28
 8002ce2:	210f      	movs	r1, #15
 8002ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	4924      	ldr	r1, [pc, #144]	; (8002d7c <HAL_DMA_Init+0x168>)
 8002cec:	4013      	ands	r3, r2
 8002cee:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002cf0:	4b22      	ldr	r3, [pc, #136]	; (8002d7c <HAL_DMA_Init+0x168>)
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6859      	ldr	r1, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfc:	f003 031c 	and.w	r3, r3, #28
 8002d00:	fa01 f303 	lsl.w	r3, r1, r3
 8002d04:	491d      	ldr	r1, [pc, #116]	; (8002d7c <HAL_DMA_Init+0x168>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	600b      	str	r3, [r1, #0]
 8002d0a:	e019      	b.n	8002d40 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002d0c:	4b1c      	ldr	r3, [pc, #112]	; (8002d80 <HAL_DMA_Init+0x16c>)
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d14:	f003 031c 	and.w	r3, r3, #28
 8002d18:	210f      	movs	r1, #15
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	4917      	ldr	r1, [pc, #92]	; (8002d80 <HAL_DMA_Init+0x16c>)
 8002d22:	4013      	ands	r3, r2
 8002d24:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002d26:	4b16      	ldr	r3, [pc, #88]	; (8002d80 <HAL_DMA_Init+0x16c>)
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6859      	ldr	r1, [r3, #4]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d32:	f003 031c 	and.w	r3, r3, #28
 8002d36:	fa01 f303 	lsl.w	r3, r1, r3
 8002d3a:	4911      	ldr	r1, [pc, #68]	; (8002d80 <HAL_DMA_Init+0x16c>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	40020407 	.word	0x40020407
 8002d68:	bffdfff8 	.word	0xbffdfff8
 8002d6c:	cccccccd 	.word	0xcccccccd
 8002d70:	40020000 	.word	0x40020000
 8002d74:	bffdfbf8 	.word	0xbffdfbf8
 8002d78:	40020400 	.word	0x40020400
 8002d7c:	400200a8 	.word	0x400200a8
 8002d80:	400204a8 	.word	0x400204a8

08002d84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
 8002d90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d92:	2300      	movs	r3, #0
 8002d94:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d101      	bne.n	8002da4 <HAL_DMA_Start_IT+0x20>
 8002da0:	2302      	movs	r3, #2
 8002da2:	e04b      	b.n	8002e3c <HAL_DMA_Start_IT+0xb8>
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d13a      	bne.n	8002e2e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2202      	movs	r2, #2
 8002dbc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f022 0201 	bic.w	r2, r2, #1
 8002dd4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	68b9      	ldr	r1, [r7, #8]
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f000 f91e 	bl	800301e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d008      	beq.n	8002dfc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f042 020e 	orr.w	r2, r2, #14
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	e00f      	b.n	8002e1c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 0204 	bic.w	r2, r2, #4
 8002e0a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f042 020a 	orr.w	r2, r2, #10
 8002e1a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0201 	orr.w	r2, r2, #1
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	e005      	b.n	8002e3a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002e36:	2302      	movs	r3, #2
 8002e38:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002e3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d008      	beq.n	8002e6e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2204      	movs	r2, #4
 8002e60:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e022      	b.n	8002eb4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 020e 	bic.w	r2, r2, #14
 8002e7c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 0201 	bic.w	r2, r2, #1
 8002e8c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e92:	f003 021c 	and.w	r2, r3, #28
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002eb2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002edc:	f003 031c 	and.w	r3, r3, #28
 8002ee0:	2204      	movs	r2, #4
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d026      	beq.n	8002f3a <HAL_DMA_IRQHandler+0x7a>
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	f003 0304 	and.w	r3, r3, #4
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d021      	beq.n	8002f3a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0320 	and.w	r3, r3, #32
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d107      	bne.n	8002f14 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 0204 	bic.w	r2, r2, #4
 8002f12:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f18:	f003 021c 	and.w	r2, r3, #28
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f20:	2104      	movs	r1, #4
 8002f22:	fa01 f202 	lsl.w	r2, r1, r2
 8002f26:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d071      	beq.n	8003014 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002f38:	e06c      	b.n	8003014 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f3e:	f003 031c 	and.w	r3, r3, #28
 8002f42:	2202      	movs	r2, #2
 8002f44:	409a      	lsls	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d02e      	beq.n	8002fac <HAL_DMA_IRQHandler+0xec>
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d029      	beq.n	8002fac <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0320 	and.w	r3, r3, #32
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10b      	bne.n	8002f7e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 020a 	bic.w	r2, r2, #10
 8002f74:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f82:	f003 021c 	and.w	r2, r3, #28
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	2102      	movs	r1, #2
 8002f8c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f90:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d038      	beq.n	8003014 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002faa:	e033      	b.n	8003014 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb0:	f003 031c 	and.w	r3, r3, #28
 8002fb4:	2208      	movs	r2, #8
 8002fb6:	409a      	lsls	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d02a      	beq.n	8003016 <HAL_DMA_IRQHandler+0x156>
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	f003 0308 	and.w	r3, r3, #8
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d025      	beq.n	8003016 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 020e 	bic.w	r2, r2, #14
 8002fd8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fde:	f003 021c 	and.w	r2, r3, #28
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fec:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003008:	2b00      	cmp	r3, #0
 800300a:	d004      	beq.n	8003016 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003014:	bf00      	nop
 8003016:	bf00      	nop
}
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800301e:	b480      	push	{r7}
 8003020:	b085      	sub	sp, #20
 8003022:	af00      	add	r7, sp, #0
 8003024:	60f8      	str	r0, [r7, #12]
 8003026:	60b9      	str	r1, [r7, #8]
 8003028:	607a      	str	r2, [r7, #4]
 800302a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003030:	f003 021c 	and.w	r2, r3, #28
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003038:	2101      	movs	r1, #1
 800303a:	fa01 f202 	lsl.w	r2, r1, r2
 800303e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	683a      	ldr	r2, [r7, #0]
 8003046:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	2b10      	cmp	r3, #16
 800304e:	d108      	bne.n	8003062 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003060:	e007      	b.n	8003072 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	60da      	str	r2, [r3, #12]
}
 8003072:	bf00      	nop
 8003074:	3714      	adds	r7, #20
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
	...

08003080 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003080:	b480      	push	{r7}
 8003082:	b087      	sub	sp, #28
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800308a:	2300      	movs	r3, #0
 800308c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800308e:	e17f      	b.n	8003390 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	2101      	movs	r1, #1
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	fa01 f303 	lsl.w	r3, r1, r3
 800309c:	4013      	ands	r3, r2
 800309e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	f000 8171 	beq.w	800338a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d00b      	beq.n	80030c8 <HAL_GPIO_Init+0x48>
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d007      	beq.n	80030c8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80030bc:	2b11      	cmp	r3, #17
 80030be:	d003      	beq.n	80030c8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	2b12      	cmp	r3, #18
 80030c6:	d130      	bne.n	800312a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	2203      	movs	r2, #3
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	43db      	mvns	r3, r3
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	4013      	ands	r3, r2
 80030de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	68da      	ldr	r2, [r3, #12]
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	005b      	lsls	r3, r3, #1
 80030e8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ec:	693a      	ldr	r2, [r7, #16]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030fe:	2201      	movs	r2, #1
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	fa02 f303 	lsl.w	r3, r2, r3
 8003106:	43db      	mvns	r3, r3
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	4013      	ands	r3, r2
 800310c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	091b      	lsrs	r3, r3, #4
 8003114:	f003 0201 	and.w	r2, r3, #1
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	4313      	orrs	r3, r2
 8003122:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f003 0303 	and.w	r3, r3, #3
 8003132:	2b03      	cmp	r3, #3
 8003134:	d118      	bne.n	8003168 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800313a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800313c:	2201      	movs	r2, #1
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	43db      	mvns	r3, r3
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	4013      	ands	r3, r2
 800314a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	08db      	lsrs	r3, r3, #3
 8003152:	f003 0201 	and.w	r2, r3, #1
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	4313      	orrs	r3, r2
 8003160:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	2203      	movs	r2, #3
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	43db      	mvns	r3, r3
 800317a:	693a      	ldr	r2, [r7, #16]
 800317c:	4013      	ands	r3, r2
 800317e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	693a      	ldr	r2, [r7, #16]
 800318e:	4313      	orrs	r3, r2
 8003190:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	693a      	ldr	r2, [r7, #16]
 8003196:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	2b02      	cmp	r3, #2
 800319e:	d003      	beq.n	80031a8 <HAL_GPIO_Init+0x128>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	2b12      	cmp	r3, #18
 80031a6:	d123      	bne.n	80031f0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	08da      	lsrs	r2, r3, #3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3208      	adds	r2, #8
 80031b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	f003 0307 	and.w	r3, r3, #7
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	220f      	movs	r2, #15
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	43db      	mvns	r3, r3
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	4013      	ands	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	691a      	ldr	r2, [r3, #16]
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	693a      	ldr	r2, [r7, #16]
 80031de:	4313      	orrs	r3, r2
 80031e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	08da      	lsrs	r2, r3, #3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	3208      	adds	r2, #8
 80031ea:	6939      	ldr	r1, [r7, #16]
 80031ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	2203      	movs	r2, #3
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	43db      	mvns	r3, r3
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	4013      	ands	r3, r2
 8003206:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f003 0203 	and.w	r2, r3, #3
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	693a      	ldr	r2, [r7, #16]
 800321a:	4313      	orrs	r3, r2
 800321c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	693a      	ldr	r2, [r7, #16]
 8003222:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800322c:	2b00      	cmp	r3, #0
 800322e:	f000 80ac 	beq.w	800338a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003232:	4b5f      	ldr	r3, [pc, #380]	; (80033b0 <HAL_GPIO_Init+0x330>)
 8003234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003236:	4a5e      	ldr	r2, [pc, #376]	; (80033b0 <HAL_GPIO_Init+0x330>)
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	6613      	str	r3, [r2, #96]	; 0x60
 800323e:	4b5c      	ldr	r3, [pc, #368]	; (80033b0 <HAL_GPIO_Init+0x330>)
 8003240:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	60bb      	str	r3, [r7, #8]
 8003248:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800324a:	4a5a      	ldr	r2, [pc, #360]	; (80033b4 <HAL_GPIO_Init+0x334>)
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	089b      	lsrs	r3, r3, #2
 8003250:	3302      	adds	r3, #2
 8003252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003256:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	f003 0303 	and.w	r3, r3, #3
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	220f      	movs	r2, #15
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	43db      	mvns	r3, r3
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	4013      	ands	r3, r2
 800326c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003274:	d025      	beq.n	80032c2 <HAL_GPIO_Init+0x242>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a4f      	ldr	r2, [pc, #316]	; (80033b8 <HAL_GPIO_Init+0x338>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d01f      	beq.n	80032be <HAL_GPIO_Init+0x23e>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a4e      	ldr	r2, [pc, #312]	; (80033bc <HAL_GPIO_Init+0x33c>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d019      	beq.n	80032ba <HAL_GPIO_Init+0x23a>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a4d      	ldr	r2, [pc, #308]	; (80033c0 <HAL_GPIO_Init+0x340>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d013      	beq.n	80032b6 <HAL_GPIO_Init+0x236>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a4c      	ldr	r2, [pc, #304]	; (80033c4 <HAL_GPIO_Init+0x344>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d00d      	beq.n	80032b2 <HAL_GPIO_Init+0x232>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a4b      	ldr	r2, [pc, #300]	; (80033c8 <HAL_GPIO_Init+0x348>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d007      	beq.n	80032ae <HAL_GPIO_Init+0x22e>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a4a      	ldr	r2, [pc, #296]	; (80033cc <HAL_GPIO_Init+0x34c>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d101      	bne.n	80032aa <HAL_GPIO_Init+0x22a>
 80032a6:	2306      	movs	r3, #6
 80032a8:	e00c      	b.n	80032c4 <HAL_GPIO_Init+0x244>
 80032aa:	2307      	movs	r3, #7
 80032ac:	e00a      	b.n	80032c4 <HAL_GPIO_Init+0x244>
 80032ae:	2305      	movs	r3, #5
 80032b0:	e008      	b.n	80032c4 <HAL_GPIO_Init+0x244>
 80032b2:	2304      	movs	r3, #4
 80032b4:	e006      	b.n	80032c4 <HAL_GPIO_Init+0x244>
 80032b6:	2303      	movs	r3, #3
 80032b8:	e004      	b.n	80032c4 <HAL_GPIO_Init+0x244>
 80032ba:	2302      	movs	r3, #2
 80032bc:	e002      	b.n	80032c4 <HAL_GPIO_Init+0x244>
 80032be:	2301      	movs	r3, #1
 80032c0:	e000      	b.n	80032c4 <HAL_GPIO_Init+0x244>
 80032c2:	2300      	movs	r3, #0
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	f002 0203 	and.w	r2, r2, #3
 80032ca:	0092      	lsls	r2, r2, #2
 80032cc:	4093      	lsls	r3, r2
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032d4:	4937      	ldr	r1, [pc, #220]	; (80033b4 <HAL_GPIO_Init+0x334>)
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	089b      	lsrs	r3, r3, #2
 80032da:	3302      	adds	r3, #2
 80032dc:	693a      	ldr	r2, [r7, #16]
 80032de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80032e2:	4b3b      	ldr	r3, [pc, #236]	; (80033d0 <HAL_GPIO_Init+0x350>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	43db      	mvns	r3, r3
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4013      	ands	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4313      	orrs	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003306:	4a32      	ldr	r2, [pc, #200]	; (80033d0 <HAL_GPIO_Init+0x350>)
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800330c:	4b30      	ldr	r3, [pc, #192]	; (80033d0 <HAL_GPIO_Init+0x350>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	43db      	mvns	r3, r3
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	4013      	ands	r3, r2
 800331a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d003      	beq.n	8003330 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003328:	693a      	ldr	r2, [r7, #16]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4313      	orrs	r3, r2
 800332e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003330:	4a27      	ldr	r2, [pc, #156]	; (80033d0 <HAL_GPIO_Init+0x350>)
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003336:	4b26      	ldr	r3, [pc, #152]	; (80033d0 <HAL_GPIO_Init+0x350>)
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	43db      	mvns	r3, r3
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	4013      	ands	r3, r2
 8003344:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	4313      	orrs	r3, r2
 8003358:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800335a:	4a1d      	ldr	r2, [pc, #116]	; (80033d0 <HAL_GPIO_Init+0x350>)
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003360:	4b1b      	ldr	r3, [pc, #108]	; (80033d0 <HAL_GPIO_Init+0x350>)
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	43db      	mvns	r3, r3
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4013      	ands	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d003      	beq.n	8003384 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800337c:	693a      	ldr	r2, [r7, #16]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	4313      	orrs	r3, r2
 8003382:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003384:	4a12      	ldr	r2, [pc, #72]	; (80033d0 <HAL_GPIO_Init+0x350>)
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	3301      	adds	r3, #1
 800338e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	fa22 f303 	lsr.w	r3, r2, r3
 800339a:	2b00      	cmp	r3, #0
 800339c:	f47f ae78 	bne.w	8003090 <HAL_GPIO_Init+0x10>
  }
}
 80033a0:	bf00      	nop
 80033a2:	bf00      	nop
 80033a4:	371c      	adds	r7, #28
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	40021000 	.word	0x40021000
 80033b4:	40010000 	.word	0x40010000
 80033b8:	48000400 	.word	0x48000400
 80033bc:	48000800 	.word	0x48000800
 80033c0:	48000c00 	.word	0x48000c00
 80033c4:	48001000 	.word	0x48001000
 80033c8:	48001400 	.word	0x48001400
 80033cc:	48001800 	.word	0x48001800
 80033d0:	40010400 	.word	0x40010400

080033d4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b087      	sub	sp, #28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80033e2:	e0cd      	b.n	8003580 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80033e4:	2201      	movs	r2, #1
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	683a      	ldr	r2, [r7, #0]
 80033ee:	4013      	ands	r3, r2
 80033f0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 80c0 	beq.w	800357a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80033fa:	4a68      	ldr	r2, [pc, #416]	; (800359c <HAL_GPIO_DeInit+0x1c8>)
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	089b      	lsrs	r3, r3, #2
 8003400:	3302      	adds	r3, #2
 8003402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003406:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	f003 0303 	and.w	r3, r3, #3
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	220f      	movs	r2, #15
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	4013      	ands	r3, r2
 800341a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003422:	d025      	beq.n	8003470 <HAL_GPIO_DeInit+0x9c>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a5e      	ldr	r2, [pc, #376]	; (80035a0 <HAL_GPIO_DeInit+0x1cc>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d01f      	beq.n	800346c <HAL_GPIO_DeInit+0x98>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a5d      	ldr	r2, [pc, #372]	; (80035a4 <HAL_GPIO_DeInit+0x1d0>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d019      	beq.n	8003468 <HAL_GPIO_DeInit+0x94>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a5c      	ldr	r2, [pc, #368]	; (80035a8 <HAL_GPIO_DeInit+0x1d4>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d013      	beq.n	8003464 <HAL_GPIO_DeInit+0x90>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a5b      	ldr	r2, [pc, #364]	; (80035ac <HAL_GPIO_DeInit+0x1d8>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d00d      	beq.n	8003460 <HAL_GPIO_DeInit+0x8c>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a5a      	ldr	r2, [pc, #360]	; (80035b0 <HAL_GPIO_DeInit+0x1dc>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d007      	beq.n	800345c <HAL_GPIO_DeInit+0x88>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a59      	ldr	r2, [pc, #356]	; (80035b4 <HAL_GPIO_DeInit+0x1e0>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d101      	bne.n	8003458 <HAL_GPIO_DeInit+0x84>
 8003454:	2306      	movs	r3, #6
 8003456:	e00c      	b.n	8003472 <HAL_GPIO_DeInit+0x9e>
 8003458:	2307      	movs	r3, #7
 800345a:	e00a      	b.n	8003472 <HAL_GPIO_DeInit+0x9e>
 800345c:	2305      	movs	r3, #5
 800345e:	e008      	b.n	8003472 <HAL_GPIO_DeInit+0x9e>
 8003460:	2304      	movs	r3, #4
 8003462:	e006      	b.n	8003472 <HAL_GPIO_DeInit+0x9e>
 8003464:	2303      	movs	r3, #3
 8003466:	e004      	b.n	8003472 <HAL_GPIO_DeInit+0x9e>
 8003468:	2302      	movs	r3, #2
 800346a:	e002      	b.n	8003472 <HAL_GPIO_DeInit+0x9e>
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <HAL_GPIO_DeInit+0x9e>
 8003470:	2300      	movs	r3, #0
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	f002 0203 	and.w	r2, r2, #3
 8003478:	0092      	lsls	r2, r2, #2
 800347a:	4093      	lsls	r3, r2
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	429a      	cmp	r2, r3
 8003480:	d132      	bne.n	80034e8 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003482:	4b4d      	ldr	r3, [pc, #308]	; (80035b8 <HAL_GPIO_DeInit+0x1e4>)
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	43db      	mvns	r3, r3
 800348a:	494b      	ldr	r1, [pc, #300]	; (80035b8 <HAL_GPIO_DeInit+0x1e4>)
 800348c:	4013      	ands	r3, r2
 800348e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003490:	4b49      	ldr	r3, [pc, #292]	; (80035b8 <HAL_GPIO_DeInit+0x1e4>)
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	43db      	mvns	r3, r3
 8003498:	4947      	ldr	r1, [pc, #284]	; (80035b8 <HAL_GPIO_DeInit+0x1e4>)
 800349a:	4013      	ands	r3, r2
 800349c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800349e:	4b46      	ldr	r3, [pc, #280]	; (80035b8 <HAL_GPIO_DeInit+0x1e4>)
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	43db      	mvns	r3, r3
 80034a6:	4944      	ldr	r1, [pc, #272]	; (80035b8 <HAL_GPIO_DeInit+0x1e4>)
 80034a8:	4013      	ands	r3, r2
 80034aa:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 80034ac:	4b42      	ldr	r3, [pc, #264]	; (80035b8 <HAL_GPIO_DeInit+0x1e4>)
 80034ae:	68da      	ldr	r2, [r3, #12]
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	43db      	mvns	r3, r3
 80034b4:	4940      	ldr	r1, [pc, #256]	; (80035b8 <HAL_GPIO_DeInit+0x1e4>)
 80034b6:	4013      	ands	r3, r2
 80034b8:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f003 0303 	and.w	r3, r3, #3
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	220f      	movs	r2, #15
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80034ca:	4a34      	ldr	r2, [pc, #208]	; (800359c <HAL_GPIO_DeInit+0x1c8>)
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	089b      	lsrs	r3, r3, #2
 80034d0:	3302      	adds	r3, #2
 80034d2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	43da      	mvns	r2, r3
 80034da:	4830      	ldr	r0, [pc, #192]	; (800359c <HAL_GPIO_DeInit+0x1c8>)
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	089b      	lsrs	r3, r3, #2
 80034e0:	400a      	ands	r2, r1
 80034e2:	3302      	adds	r3, #2
 80034e4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	005b      	lsls	r3, r3, #1
 80034f0:	2103      	movs	r1, #3
 80034f2:	fa01 f303 	lsl.w	r3, r1, r3
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	08da      	lsrs	r2, r3, #3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	3208      	adds	r2, #8
 8003504:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f003 0307 	and.w	r3, r3, #7
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	220f      	movs	r2, #15
 8003512:	fa02 f303 	lsl.w	r3, r2, r3
 8003516:	43db      	mvns	r3, r3
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	08d2      	lsrs	r2, r2, #3
 800351c:	4019      	ands	r1, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	3208      	adds	r2, #8
 8003522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	2103      	movs	r1, #3
 8003530:	fa01 f303 	lsl.w	r3, r1, r3
 8003534:	43db      	mvns	r3, r3
 8003536:	401a      	ands	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	2101      	movs	r1, #1
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	fa01 f303 	lsl.w	r3, r1, r3
 8003548:	43db      	mvns	r3, r3
 800354a:	401a      	ands	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68da      	ldr	r2, [r3, #12]
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	2103      	movs	r1, #3
 800355a:	fa01 f303 	lsl.w	r3, r1, r3
 800355e:	43db      	mvns	r3, r3
 8003560:	401a      	ands	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800356a:	2101      	movs	r1, #1
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	fa01 f303 	lsl.w	r3, r1, r3
 8003572:	43db      	mvns	r3, r3
 8003574:	401a      	ands	r2, r3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	3301      	adds	r3, #1
 800357e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	fa22 f303 	lsr.w	r3, r2, r3
 8003588:	2b00      	cmp	r3, #0
 800358a:	f47f af2b 	bne.w	80033e4 <HAL_GPIO_DeInit+0x10>
  }
}
 800358e:	bf00      	nop
 8003590:	bf00      	nop
 8003592:	371c      	adds	r7, #28
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr
 800359c:	40010000 	.word	0x40010000
 80035a0:	48000400 	.word	0x48000400
 80035a4:	48000800 	.word	0x48000800
 80035a8:	48000c00 	.word	0x48000c00
 80035ac:	48001000 	.word	0x48001000
 80035b0:	48001400 	.word	0x48001400
 80035b4:	48001800 	.word	0x48001800
 80035b8:	40010400 	.word	0x40010400

080035bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	460b      	mov	r3, r1
 80035c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	691a      	ldr	r2, [r3, #16]
 80035cc:	887b      	ldrh	r3, [r7, #2]
 80035ce:	4013      	ands	r3, r2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d002      	beq.n	80035da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035d4:	2301      	movs	r3, #1
 80035d6:	73fb      	strb	r3, [r7, #15]
 80035d8:	e001      	b.n	80035de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035da:	2300      	movs	r3, #0
 80035dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035de:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3714      	adds	r7, #20
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	460b      	mov	r3, r1
 80035f6:	807b      	strh	r3, [r7, #2]
 80035f8:	4613      	mov	r3, r2
 80035fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035fc:	787b      	ldrb	r3, [r7, #1]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d003      	beq.n	800360a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003602:	887a      	ldrh	r2, [r7, #2]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003608:	e002      	b.n	8003610 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800360a:	887a      	ldrh	r2, [r7, #2]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	460b      	mov	r3, r1
 8003626:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800362e:	887a      	ldrh	r2, [r7, #2]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4013      	ands	r3, r2
 8003634:	041a      	lsls	r2, r3, #16
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	43d9      	mvns	r1, r3
 800363a:	887b      	ldrh	r3, [r7, #2]
 800363c:	400b      	ands	r3, r1
 800363e:	431a      	orrs	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	619a      	str	r2, [r3, #24]
}
 8003644:	bf00      	nop
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003654:	4b04      	ldr	r3, [pc, #16]	; (8003668 <HAL_PWREx_GetVoltageRange+0x18>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800365c:	4618      	mov	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	40007000 	.word	0x40007000

0800366c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800367a:	d130      	bne.n	80036de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800367c:	4b23      	ldr	r3, [pc, #140]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003688:	d038      	beq.n	80036fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800368a:	4b20      	ldr	r3, [pc, #128]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003692:	4a1e      	ldr	r2, [pc, #120]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003694:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003698:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800369a:	4b1d      	ldr	r3, [pc, #116]	; (8003710 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2232      	movs	r2, #50	; 0x32
 80036a0:	fb02 f303 	mul.w	r3, r2, r3
 80036a4:	4a1b      	ldr	r2, [pc, #108]	; (8003714 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80036a6:	fba2 2303 	umull	r2, r3, r2, r3
 80036aa:	0c9b      	lsrs	r3, r3, #18
 80036ac:	3301      	adds	r3, #1
 80036ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036b0:	e002      	b.n	80036b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	3b01      	subs	r3, #1
 80036b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036b8:	4b14      	ldr	r3, [pc, #80]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036ba:	695b      	ldr	r3, [r3, #20]
 80036bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036c4:	d102      	bne.n	80036cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1f2      	bne.n	80036b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036cc:	4b0f      	ldr	r3, [pc, #60]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036d8:	d110      	bne.n	80036fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e00f      	b.n	80036fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80036de:	4b0b      	ldr	r3, [pc, #44]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80036e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ea:	d007      	beq.n	80036fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80036ec:	4b07      	ldr	r3, [pc, #28]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80036f4:	4a05      	ldr	r2, [pc, #20]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3714      	adds	r7, #20
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	40007000 	.word	0x40007000
 8003710:	20000008 	.word	0x20000008
 8003714:	431bde83 	.word	0x431bde83

08003718 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af02      	add	r7, sp, #8
 800371e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003720:	f7fe fec0 	bl	80024a4 <HAL_GetTick>
 8003724:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d101      	bne.n	8003730 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e063      	b.n	80037f8 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10b      	bne.n	8003754 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f7fe fc25 	bl	8001f94 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800374a:	f241 3188 	movw	r1, #5000	; 0x1388
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 faf7 	bl	8003d42 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	3b01      	subs	r3, #1
 8003764:	021a      	lsls	r2, r3, #8
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	9300      	str	r3, [sp, #0]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	2120      	movs	r1, #32
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 faef 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 8003780:	4603      	mov	r3, r0
 8003782:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003784:	7afb      	ldrb	r3, [r7, #11]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d131      	bne.n	80037ee <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003794:	f023 0310 	bic.w	r3, r3, #16
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6852      	ldr	r2, [r2, #4]
 800379c:	0611      	lsls	r1, r2, #24
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	68d2      	ldr	r2, [r2, #12]
 80037a2:	4311      	orrs	r1, r2
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6812      	ldr	r2, [r2, #0]
 80037a8:	430b      	orrs	r3, r1
 80037aa:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	4b13      	ldr	r3, [pc, #76]	; (8003800 <HAL_QSPI_Init+0xe8>)
 80037b4:	4013      	ands	r3, r2
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	6912      	ldr	r2, [r2, #16]
 80037ba:	0411      	lsls	r1, r2, #16
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	6952      	ldr	r2, [r2, #20]
 80037c0:	4311      	orrs	r1, r2
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	6992      	ldr	r2, [r2, #24]
 80037c6:	4311      	orrs	r1, r2
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6812      	ldr	r2, [r2, #0]
 80037cc:	430b      	orrs	r3, r1
 80037ce:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0201 	orr.w	r2, r2, #1
 80037de:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80037f6:	7afb      	ldrb	r3, [r7, #11]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3710      	adds	r7, #16
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	ffe0f8fe 	.word	0xffe0f8fe

08003804 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e016      	b.n	8003844 <HAL_QSPI_DeInit+0x40>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f022 0201 	bic.w	r2, r2, #1
 8003824:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f7fe fc16 	bl	8002058 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3708      	adds	r7, #8
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b088      	sub	sp, #32
 8003850:	af02      	add	r7, sp, #8
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003858:	f7fe fe24 	bl	80024a4 <HAL_GetTick>
 800385c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b01      	cmp	r3, #1
 8003868:	d101      	bne.n	800386e <HAL_QSPI_Command+0x22>
 800386a:	2302      	movs	r3, #2
 800386c:	e048      	b.n	8003900 <HAL_QSPI_Command+0xb4>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2201      	movs	r2, #1
 8003872:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b01      	cmp	r3, #1
 8003880:	d137      	bne.n	80038f2 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2202      	movs	r2, #2
 800388c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	2200      	movs	r2, #0
 8003898:	2120      	movs	r1, #32
 800389a:	68f8      	ldr	r0, [r7, #12]
 800389c:	f000 fa5f 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 80038a0:	4603      	mov	r3, r0
 80038a2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80038a4:	7dfb      	ldrb	r3, [r7, #23]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d125      	bne.n	80038f6 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80038aa:	2200      	movs	r2, #0
 80038ac:	68b9      	ldr	r1, [r7, #8]
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 fa8c 	bl	8003dcc <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d115      	bne.n	80038e8 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	2201      	movs	r2, #1
 80038c4:	2102      	movs	r1, #2
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f000 fa49 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 80038cc:	4603      	mov	r3, r0
 80038ce:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 80038d0:	7dfb      	ldrb	r3, [r7, #23]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d10f      	bne.n	80038f6 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2202      	movs	r2, #2
 80038dc:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80038e6:	e006      	b.n	80038f6 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80038f0:	e001      	b.n	80038f6 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80038f2:	2302      	movs	r3, #2
 80038f4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80038fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003900:	4618      	mov	r0, r3
 8003902:	3718      	adds	r7, #24
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b08a      	sub	sp, #40	; 0x28
 800390c:	af02      	add	r7, sp, #8
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003914:	2300      	movs	r3, #0
 8003916:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8003918:	f7fe fdc4 	bl	80024a4 <HAL_GetTick>
 800391c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	3320      	adds	r3, #32
 8003924:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b01      	cmp	r3, #1
 8003930:	d101      	bne.n	8003936 <HAL_QSPI_Transmit+0x2e>
 8003932:	2302      	movs	r3, #2
 8003934:	e07b      	b.n	8003a2e <HAL_QSPI_Transmit+0x126>
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b01      	cmp	r3, #1
 8003948:	d16a      	bne.n	8003a20 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d05b      	beq.n	8003a0e <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2212      	movs	r2, #18
 800395a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	691b      	ldr	r3, [r3, #16]
 8003964:	1c5a      	adds	r2, r3, #1
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	1c5a      	adds	r2, r3, #1
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	68ba      	ldr	r2, [r7, #8]
 800397a:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	695a      	ldr	r2, [r3, #20]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800398a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 800398c:	e01b      	b.n	80039c6 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	2201      	movs	r2, #1
 8003996:	2104      	movs	r1, #4
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f000 f9e0 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 800399e:	4603      	mov	r3, r0
 80039a0:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80039a2:	7ffb      	ldrb	r3, [r7, #31]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d113      	bne.n	80039d0 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	781a      	ldrb	r2, [r3, #0]
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	1c5a      	adds	r2, r3, #1
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	1e5a      	subs	r2, r3, #1
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0U)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1df      	bne.n	800398e <HAL_QSPI_Transmit+0x86>
 80039ce:	e000      	b.n	80039d2 <HAL_QSPI_Transmit+0xca>
          break;
 80039d0:	bf00      	nop
      }

      if (status == HAL_OK)
 80039d2:	7ffb      	ldrb	r3, [r7, #31]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d115      	bne.n	8003a04 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	9300      	str	r3, [sp, #0]
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	2201      	movs	r2, #1
 80039e0:	2102      	movs	r1, #2
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f000 f9bb 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 80039e8:	4603      	mov	r3, r0
 80039ea:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80039ec:	7ffb      	ldrb	r3, [r7, #31]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d108      	bne.n	8003a04 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2202      	movs	r2, #2
 80039f8:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f000 f934 	bl	8003c68 <HAL_QSPI_Abort>
 8003a00:	4603      	mov	r3, r0
 8003a02:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003a0c:	e00a      	b.n	8003a24 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a12:	f043 0208 	orr.w	r2, r3, #8
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	77fb      	strb	r3, [r7, #31]
 8003a1e:	e001      	b.n	8003a24 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8003a20:	2302      	movs	r3, #2
 8003a22:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8003a2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3720      	adds	r7, #32
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b08a      	sub	sp, #40	; 0x28
 8003a3a:	af02      	add	r7, sp, #8
 8003a3c:	60f8      	str	r0, [r7, #12]
 8003a3e:	60b9      	str	r1, [r7, #8]
 8003a40:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a42:	2300      	movs	r3, #0
 8003a44:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8003a46:	f7fe fd2d 	bl	80024a4 <HAL_GetTick>
 8003a4a:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	3320      	adds	r3, #32
 8003a5a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_QSPI_Receive+0x36>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e082      	b.n	8003b72 <HAL_QSPI_Receive+0x13c>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d171      	bne.n	8003b64 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d062      	beq.n	8003b52 <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2222      	movs	r2, #34	; 0x22
 8003a90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	1c5a      	adds	r2, r3, #1
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	1c5a      	adds	r2, r3, #1
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	695b      	ldr	r3, [r3, #20]
 8003ab8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003ac4:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8003ace:	e01c      	b.n	8003b0a <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	2106      	movs	r1, #6
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 f93f 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8003ae4:	7ffb      	ldrb	r3, [r7, #31]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d114      	bne.n	8003b14 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aee:	693a      	ldr	r2, [r7, #16]
 8003af0:	7812      	ldrb	r2, [r2, #0]
 8003af2:	b2d2      	uxtb	r2, r2
 8003af4:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afa:	1c5a      	adds	r2, r3, #1
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->RxXferCount--;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b04:	1e5a      	subs	r2, r3, #1
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0U)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1de      	bne.n	8003ad0 <HAL_QSPI_Receive+0x9a>
 8003b12:	e000      	b.n	8003b16 <HAL_QSPI_Receive+0xe0>
          break;
 8003b14:	bf00      	nop
      }

      if (status == HAL_OK)
 8003b16:	7ffb      	ldrb	r3, [r7, #31]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d115      	bne.n	8003b48 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	2201      	movs	r2, #1
 8003b24:	2102      	movs	r1, #2
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 f919 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8003b30:	7ffb      	ldrb	r3, [r7, #31]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d108      	bne.n	8003b48 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 f892 	bl	8003c68 <HAL_QSPI_Abort>
 8003b44:	4603      	mov	r3, r0
 8003b46:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003b50:	e00a      	b.n	8003b68 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b56:	f043 0208 	orr.w	r2, r3, #8
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	77fb      	strb	r3, [r7, #31]
 8003b62:	e001      	b.n	8003b68 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 8003b64:	2302      	movs	r3, #2
 8003b66:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8003b70:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3720      	adds	r7, #32
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}

08003b7a <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	b088      	sub	sp, #32
 8003b7e:	af02      	add	r7, sp, #8
 8003b80:	60f8      	str	r0, [r7, #12]
 8003b82:	60b9      	str	r1, [r7, #8]
 8003b84:	607a      	str	r2, [r7, #4]
 8003b86:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003b88:	f7fe fc8c 	bl	80024a4 <HAL_GetTick>
 8003b8c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d101      	bne.n	8003b9e <HAL_QSPI_AutoPolling+0x24>
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	e060      	b.n	8003c60 <HAL_QSPI_AutoPolling+0xe6>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d14f      	bne.n	8003c52 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2242      	movs	r2, #66	; 0x42
 8003bbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	9300      	str	r3, [sp, #0]
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	2120      	movs	r1, #32
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 f8c7 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8003bd4:	7dfb      	ldrb	r3, [r7, #23]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d13d      	bne.n	8003c56 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6812      	ldr	r2, [r2, #0]
 8003be2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	6852      	ldr	r2, [r2, #4]
 8003bec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	6892      	ldr	r2, [r2, #8]
 8003bf6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	431a      	orrs	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003c10:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	68da      	ldr	r2, [r3, #12]
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8003c1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003c1e:	68b9      	ldr	r1, [r7, #8]
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f000 f8d3 	bl	8003dcc <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	9300      	str	r3, [sp, #0]
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	2108      	movs	r1, #8
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	f000 f894 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 8003c36:	4603      	mov	r3, r0
 8003c38:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8003c3a:	7dfb      	ldrb	r3, [r7, #23]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d10a      	bne.n	8003c56 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2208      	movs	r2, #8
 8003c46:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003c50:	e001      	b.n	8003c56 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8003c52:	2302      	movs	r3, #2
 8003c54:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003c5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3718      	adds	r7, #24
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af02      	add	r7, sp, #8
 8003c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003c74:	f7fe fc16 	bl	80024a4 <HAL_GetTick>
 8003c78:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d056      	beq.n	8003d38 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d017      	beq.n	8003cd0 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f022 0204 	bic.w	r2, r2, #4
 8003cae:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7ff f8c5 	bl	8002e44 <HAL_DMA_Abort>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8003cbe:	7bfb      	ldrb	r3, [r7, #15]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cc8:	f043 0204 	orr.w	r2, r3, #4
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0202 	orr.w	r2, r2, #2
 8003cde:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	2102      	movs	r1, #2
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 f836 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003cf6:	7bfb      	ldrb	r3, [r7, #15]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d10e      	bne.n	8003d1a <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2202      	movs	r2, #2
 8003d02:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d08:	9300      	str	r3, [sp, #0]
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	2120      	movs	r1, #32
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f000 f824 	bl	8003d5e <QSPI_WaitFlagStateUntilTimeout>
 8003d16:	4603      	mov	r3, r0
 8003d18:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003d1a:	7bfb      	ldrb	r3, [r7, #15]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10b      	bne.n	8003d38 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	695a      	ldr	r2, [r3, #20]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8003d2e:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 8003d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003d42:	b480      	push	{r7}
 8003d44:	b083      	sub	sp, #12
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
 8003d4a:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr

08003d5e <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b084      	sub	sp, #16
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	60f8      	str	r0, [r7, #12]
 8003d66:	60b9      	str	r1, [r7, #8]
 8003d68:	603b      	str	r3, [r7, #0]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003d6e:	e01a      	b.n	8003da6 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d76:	d016      	beq.n	8003da6 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d78:	f7fe fb94 	bl	80024a4 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d302      	bcc.n	8003d8e <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10b      	bne.n	8003da6 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2204      	movs	r2, #4
 8003d92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d9a:	f043 0201 	orr.w	r2, r3, #1
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e00e      	b.n	8003dc4 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	4013      	ands	r3, r2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	bf14      	ite	ne
 8003db4:	2301      	movne	r3, #1
 8003db6:	2300      	moveq	r3, #0
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	461a      	mov	r2, r3
 8003dbc:	79fb      	ldrb	r3, [r7, #7]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d1d6      	bne.n	8003d70 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d009      	beq.n	8003df4 <QSPI_Config+0x28>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003de6:	d005      	beq.n	8003df4 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	3a01      	subs	r2, #1
 8003df2:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f000 80b9 	beq.w	8003f70 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d05f      	beq.n	8003ec6 <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68ba      	ldr	r2, [r7, #8]
 8003e0c:	6892      	ldr	r2, [r2, #8]
 8003e0e:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	69db      	ldr	r3, [r3, #28]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d031      	beq.n	8003e7c <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e20:	431a      	orrs	r2, r3
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e26:	431a      	orrs	r2, r3
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2c:	431a      	orrs	r2, r3
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	049b      	lsls	r3, r3, #18
 8003e34:	431a      	orrs	r2, r3
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
 8003e40:	431a      	orrs	r2, r3
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	431a      	orrs	r2, r3
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	69db      	ldr	r3, [r3, #28]
 8003e4c:	431a      	orrs	r2, r3
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	431a      	orrs	r2, r3
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	ea42 0103 	orr.w	r1, r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	430a      	orrs	r2, r1
 8003e64:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003e6c:	f000 812e 	beq.w	80040cc <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68ba      	ldr	r2, [r7, #8]
 8003e76:	6852      	ldr	r2, [r2, #4]
 8003e78:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8003e7a:	e127      	b.n	80040cc <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e84:	431a      	orrs	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e90:	431a      	orrs	r2, r3
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	049b      	lsls	r3, r3, #18
 8003e98:	431a      	orrs	r2, r3
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	69db      	ldr	r3, [r3, #28]
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	431a      	orrs	r2, r3
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	ea42 0103 	orr.w	r1, r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	615a      	str	r2, [r3, #20]
}
 8003ec4:	e102      	b.n	80040cc <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d02e      	beq.n	8003f2c <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003edc:	431a      	orrs	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	695b      	ldr	r3, [r3, #20]
 8003ee8:	049b      	lsls	r3, r3, #18
 8003eea:	431a      	orrs	r2, r3
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	431a      	orrs	r2, r3
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	69db      	ldr	r3, [r3, #28]
 8003efc:	431a      	orrs	r2, r3
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	431a      	orrs	r2, r3
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	ea42 0103 	orr.w	r1, r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003f1c:	f000 80d6 	beq.w	80040cc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68ba      	ldr	r2, [r7, #8]
 8003f26:	6852      	ldr	r2, [r2, #4]
 8003f28:	619a      	str	r2, [r3, #24]
}
 8003f2a:	e0cf      	b.n	80040cc <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f34:	431a      	orrs	r2, r3
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f3a:	431a      	orrs	r2, r3
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f40:	431a      	orrs	r2, r3
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	049b      	lsls	r3, r3, #18
 8003f48:	431a      	orrs	r2, r3
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	431a      	orrs	r2, r3
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	69db      	ldr	r3, [r3, #28]
 8003f54:	431a      	orrs	r2, r3
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	699b      	ldr	r3, [r3, #24]
 8003f5a:	431a      	orrs	r2, r3
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	ea42 0103 	orr.w	r1, r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	615a      	str	r2, [r3, #20]
}
 8003f6e:	e0ad      	b.n	80040cc <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d058      	beq.n	800402a <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68ba      	ldr	r2, [r7, #8]
 8003f7e:	6892      	ldr	r2, [r2, #8]
 8003f80:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d02d      	beq.n	8003fe6 <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f92:	431a      	orrs	r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9e:	431a      	orrs	r2, r3
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	049b      	lsls	r3, r3, #18
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	431a      	orrs	r2, r3
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	431a      	orrs	r2, r3
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	431a      	orrs	r2, r3
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	699b      	ldr	r3, [r3, #24]
 8003fc4:	ea42 0103 	orr.w	r1, r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003fd8:	d078      	beq.n	80040cc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	6852      	ldr	r2, [r2, #4]
 8003fe2:	619a      	str	r2, [r3, #24]
}
 8003fe4:	e072      	b.n	80040cc <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff4:	431a      	orrs	r2, r3
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	049b      	lsls	r3, r3, #18
 8004002:	431a      	orrs	r2, r3
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	431a      	orrs	r2, r3
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	431a      	orrs	r2, r3
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	69db      	ldr	r3, [r3, #28]
 8004014:	431a      	orrs	r2, r3
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	ea42 0103 	orr.w	r1, r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	430a      	orrs	r2, r1
 8004026:	615a      	str	r2, [r3, #20]
}
 8004028:	e050      	b.n	80040cc <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d02a      	beq.n	8004088 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800403a:	431a      	orrs	r2, r3
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004040:	431a      	orrs	r2, r3
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004046:	431a      	orrs	r2, r3
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	695b      	ldr	r3, [r3, #20]
 800404c:	049b      	lsls	r3, r3, #18
 800404e:	431a      	orrs	r2, r3
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	6a1b      	ldr	r3, [r3, #32]
 8004054:	431a      	orrs	r2, r3
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	431a      	orrs	r2, r3
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	69db      	ldr	r3, [r3, #28]
 8004060:	431a      	orrs	r2, r3
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	ea42 0103 	orr.w	r1, r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	430a      	orrs	r2, r1
 8004072:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800407a:	d027      	beq.n	80040cc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68ba      	ldr	r2, [r7, #8]
 8004082:	6852      	ldr	r2, [r2, #4]
 8004084:	619a      	str	r2, [r3, #24]
}
 8004086:	e021      	b.n	80040cc <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408c:	2b00      	cmp	r3, #0
 800408e:	d01d      	beq.n	80040cc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004098:	431a      	orrs	r2, r3
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800409e:	431a      	orrs	r2, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	431a      	orrs	r2, r3
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	049b      	lsls	r3, r3, #18
 80040ac:	431a      	orrs	r2, r3
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	431a      	orrs	r2, r3
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	69db      	ldr	r3, [r3, #28]
 80040b8:	431a      	orrs	r2, r3
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	ea42 0103 	orr.w	r1, r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	430a      	orrs	r2, r1
 80040ca:	615a      	str	r2, [r3, #20]
}
 80040cc:	bf00      	nop
 80040ce:	3714      	adds	r7, #20
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b088      	sub	sp, #32
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d101      	bne.n	80040ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e3d4      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040ea:	4ba1      	ldr	r3, [pc, #644]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	f003 030c 	and.w	r3, r3, #12
 80040f2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040f4:	4b9e      	ldr	r3, [pc, #632]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	f003 0303 	and.w	r3, r3, #3
 80040fc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0310 	and.w	r3, r3, #16
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 80e4 	beq.w	80042d4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d007      	beq.n	8004122 <HAL_RCC_OscConfig+0x4a>
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	2b0c      	cmp	r3, #12
 8004116:	f040 808b 	bne.w	8004230 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	2b01      	cmp	r3, #1
 800411e:	f040 8087 	bne.w	8004230 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004122:	4b93      	ldr	r3, [pc, #588]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d005      	beq.n	800413a <HAL_RCC_OscConfig+0x62>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	699b      	ldr	r3, [r3, #24]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d101      	bne.n	800413a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e3ac      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1a      	ldr	r2, [r3, #32]
 800413e:	4b8c      	ldr	r3, [pc, #560]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0308 	and.w	r3, r3, #8
 8004146:	2b00      	cmp	r3, #0
 8004148:	d004      	beq.n	8004154 <HAL_RCC_OscConfig+0x7c>
 800414a:	4b89      	ldr	r3, [pc, #548]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004152:	e005      	b.n	8004160 <HAL_RCC_OscConfig+0x88>
 8004154:	4b86      	ldr	r3, [pc, #536]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004156:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800415a:	091b      	lsrs	r3, r3, #4
 800415c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004160:	4293      	cmp	r3, r2
 8004162:	d223      	bcs.n	80041ac <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	4618      	mov	r0, r3
 800416a:	f000 fd5d 	bl	8004c28 <RCC_SetFlashLatencyFromMSIRange>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e38d      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004178:	4b7d      	ldr	r3, [pc, #500]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a7c      	ldr	r2, [pc, #496]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800417e:	f043 0308 	orr.w	r3, r3, #8
 8004182:	6013      	str	r3, [r2, #0]
 8004184:	4b7a      	ldr	r3, [pc, #488]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	4977      	ldr	r1, [pc, #476]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004192:	4313      	orrs	r3, r2
 8004194:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004196:	4b76      	ldr	r3, [pc, #472]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	021b      	lsls	r3, r3, #8
 80041a4:	4972      	ldr	r1, [pc, #456]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	604b      	str	r3, [r1, #4]
 80041aa:	e025      	b.n	80041f8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041ac:	4b70      	ldr	r3, [pc, #448]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a6f      	ldr	r2, [pc, #444]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80041b2:	f043 0308 	orr.w	r3, r3, #8
 80041b6:	6013      	str	r3, [r2, #0]
 80041b8:	4b6d      	ldr	r3, [pc, #436]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a1b      	ldr	r3, [r3, #32]
 80041c4:	496a      	ldr	r1, [pc, #424]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041ca:	4b69      	ldr	r3, [pc, #420]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	69db      	ldr	r3, [r3, #28]
 80041d6:	021b      	lsls	r3, r3, #8
 80041d8:	4965      	ldr	r1, [pc, #404]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d109      	bne.n	80041f8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a1b      	ldr	r3, [r3, #32]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f000 fd1d 	bl	8004c28 <RCC_SetFlashLatencyFromMSIRange>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e34d      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041f8:	f000 fc36 	bl	8004a68 <HAL_RCC_GetSysClockFreq>
 80041fc:	4602      	mov	r2, r0
 80041fe:	4b5c      	ldr	r3, [pc, #368]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	091b      	lsrs	r3, r3, #4
 8004204:	f003 030f 	and.w	r3, r3, #15
 8004208:	495a      	ldr	r1, [pc, #360]	; (8004374 <HAL_RCC_OscConfig+0x29c>)
 800420a:	5ccb      	ldrb	r3, [r1, r3]
 800420c:	f003 031f 	and.w	r3, r3, #31
 8004210:	fa22 f303 	lsr.w	r3, r2, r3
 8004214:	4a58      	ldr	r2, [pc, #352]	; (8004378 <HAL_RCC_OscConfig+0x2a0>)
 8004216:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004218:	4b58      	ldr	r3, [pc, #352]	; (800437c <HAL_RCC_OscConfig+0x2a4>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f7fd ff5d 	bl	80020dc <HAL_InitTick>
 8004222:	4603      	mov	r3, r0
 8004224:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004226:	7bfb      	ldrb	r3, [r7, #15]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d052      	beq.n	80042d2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800422c:	7bfb      	ldrb	r3, [r7, #15]
 800422e:	e331      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d032      	beq.n	800429e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004238:	4b4d      	ldr	r3, [pc, #308]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a4c      	ldr	r2, [pc, #304]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800423e:	f043 0301 	orr.w	r3, r3, #1
 8004242:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004244:	f7fe f92e 	bl	80024a4 <HAL_GetTick>
 8004248:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800424a:	e008      	b.n	800425e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800424c:	f7fe f92a 	bl	80024a4 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b02      	cmp	r3, #2
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e31a      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800425e:	4b44      	ldr	r3, [pc, #272]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0f0      	beq.n	800424c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800426a:	4b41      	ldr	r3, [pc, #260]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a40      	ldr	r2, [pc, #256]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004270:	f043 0308 	orr.w	r3, r3, #8
 8004274:	6013      	str	r3, [r2, #0]
 8004276:	4b3e      	ldr	r3, [pc, #248]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a1b      	ldr	r3, [r3, #32]
 8004282:	493b      	ldr	r1, [pc, #236]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004284:	4313      	orrs	r3, r2
 8004286:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004288:	4b39      	ldr	r3, [pc, #228]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	69db      	ldr	r3, [r3, #28]
 8004294:	021b      	lsls	r3, r3, #8
 8004296:	4936      	ldr	r1, [pc, #216]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004298:	4313      	orrs	r3, r2
 800429a:	604b      	str	r3, [r1, #4]
 800429c:	e01a      	b.n	80042d4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800429e:	4b34      	ldr	r3, [pc, #208]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a33      	ldr	r2, [pc, #204]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80042a4:	f023 0301 	bic.w	r3, r3, #1
 80042a8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042aa:	f7fe f8fb 	bl	80024a4 <HAL_GetTick>
 80042ae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042b0:	e008      	b.n	80042c4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042b2:	f7fe f8f7 	bl	80024a4 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d901      	bls.n	80042c4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e2e7      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042c4:	4b2a      	ldr	r3, [pc, #168]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0302 	and.w	r3, r3, #2
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1f0      	bne.n	80042b2 <HAL_RCC_OscConfig+0x1da>
 80042d0:	e000      	b.n	80042d4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042d2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d074      	beq.n	80043ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	2b08      	cmp	r3, #8
 80042e4:	d005      	beq.n	80042f2 <HAL_RCC_OscConfig+0x21a>
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	2b0c      	cmp	r3, #12
 80042ea:	d10e      	bne.n	800430a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	2b03      	cmp	r3, #3
 80042f0:	d10b      	bne.n	800430a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042f2:	4b1f      	ldr	r3, [pc, #124]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d064      	beq.n	80043c8 <HAL_RCC_OscConfig+0x2f0>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d160      	bne.n	80043c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e2c4      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004312:	d106      	bne.n	8004322 <HAL_RCC_OscConfig+0x24a>
 8004314:	4b16      	ldr	r3, [pc, #88]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a15      	ldr	r2, [pc, #84]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800431a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800431e:	6013      	str	r3, [r2, #0]
 8004320:	e01d      	b.n	800435e <HAL_RCC_OscConfig+0x286>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800432a:	d10c      	bne.n	8004346 <HAL_RCC_OscConfig+0x26e>
 800432c:	4b10      	ldr	r3, [pc, #64]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a0f      	ldr	r2, [pc, #60]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004332:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004336:	6013      	str	r3, [r2, #0]
 8004338:	4b0d      	ldr	r3, [pc, #52]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a0c      	ldr	r2, [pc, #48]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800433e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	e00b      	b.n	800435e <HAL_RCC_OscConfig+0x286>
 8004346:	4b0a      	ldr	r3, [pc, #40]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a09      	ldr	r2, [pc, #36]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 800434c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004350:	6013      	str	r3, [r2, #0]
 8004352:	4b07      	ldr	r3, [pc, #28]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a06      	ldr	r2, [pc, #24]	; (8004370 <HAL_RCC_OscConfig+0x298>)
 8004358:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800435c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d01c      	beq.n	80043a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004366:	f7fe f89d 	bl	80024a4 <HAL_GetTick>
 800436a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800436c:	e011      	b.n	8004392 <HAL_RCC_OscConfig+0x2ba>
 800436e:	bf00      	nop
 8004370:	40021000 	.word	0x40021000
 8004374:	08006754 	.word	0x08006754
 8004378:	20000008 	.word	0x20000008
 800437c:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004380:	f7fe f890 	bl	80024a4 <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	2b64      	cmp	r3, #100	; 0x64
 800438c:	d901      	bls.n	8004392 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e280      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004392:	4baf      	ldr	r3, [pc, #700]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d0f0      	beq.n	8004380 <HAL_RCC_OscConfig+0x2a8>
 800439e:	e014      	b.n	80043ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a0:	f7fe f880 	bl	80024a4 <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043a6:	e008      	b.n	80043ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043a8:	f7fe f87c 	bl	80024a4 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b64      	cmp	r3, #100	; 0x64
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e26c      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043ba:	4ba5      	ldr	r3, [pc, #660]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1f0      	bne.n	80043a8 <HAL_RCC_OscConfig+0x2d0>
 80043c6:	e000      	b.n	80043ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d060      	beq.n	8004498 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	2b04      	cmp	r3, #4
 80043da:	d005      	beq.n	80043e8 <HAL_RCC_OscConfig+0x310>
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	2b0c      	cmp	r3, #12
 80043e0:	d119      	bne.n	8004416 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d116      	bne.n	8004416 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043e8:	4b99      	ldr	r3, [pc, #612]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d005      	beq.n	8004400 <HAL_RCC_OscConfig+0x328>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d101      	bne.n	8004400 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e249      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004400:	4b93      	ldr	r3, [pc, #588]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	061b      	lsls	r3, r3, #24
 800440e:	4990      	ldr	r1, [pc, #576]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004410:	4313      	orrs	r3, r2
 8004412:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004414:	e040      	b.n	8004498 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d023      	beq.n	8004466 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800441e:	4b8c      	ldr	r3, [pc, #560]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a8b      	ldr	r2, [pc, #556]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004428:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442a:	f7fe f83b 	bl	80024a4 <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004432:	f7fe f837 	bl	80024a4 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e227      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004444:	4b82      	ldr	r3, [pc, #520]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004450:	4b7f      	ldr	r3, [pc, #508]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	061b      	lsls	r3, r3, #24
 800445e:	497c      	ldr	r1, [pc, #496]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004460:	4313      	orrs	r3, r2
 8004462:	604b      	str	r3, [r1, #4]
 8004464:	e018      	b.n	8004498 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004466:	4b7a      	ldr	r3, [pc, #488]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a79      	ldr	r2, [pc, #484]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 800446c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004470:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004472:	f7fe f817 	bl	80024a4 <HAL_GetTick>
 8004476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004478:	e008      	b.n	800448c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800447a:	f7fe f813 	bl	80024a4 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e203      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800448c:	4b70      	ldr	r3, [pc, #448]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1f0      	bne.n	800447a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0308 	and.w	r3, r3, #8
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d03c      	beq.n	800451e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d01c      	beq.n	80044e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ac:	4b68      	ldr	r3, [pc, #416]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80044ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044b2:	4a67      	ldr	r2, [pc, #412]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80044b4:	f043 0301 	orr.w	r3, r3, #1
 80044b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044bc:	f7fd fff2 	bl	80024a4 <HAL_GetTick>
 80044c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044c2:	e008      	b.n	80044d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044c4:	f7fd ffee 	bl	80024a4 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d901      	bls.n	80044d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e1de      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044d6:	4b5e      	ldr	r3, [pc, #376]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80044d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d0ef      	beq.n	80044c4 <HAL_RCC_OscConfig+0x3ec>
 80044e4:	e01b      	b.n	800451e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044e6:	4b5a      	ldr	r3, [pc, #360]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80044e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044ec:	4a58      	ldr	r2, [pc, #352]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80044ee:	f023 0301 	bic.w	r3, r3, #1
 80044f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f6:	f7fd ffd5 	bl	80024a4 <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044fc:	e008      	b.n	8004510 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044fe:	f7fd ffd1 	bl	80024a4 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b02      	cmp	r3, #2
 800450a:	d901      	bls.n	8004510 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e1c1      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004510:	4b4f      	ldr	r3, [pc, #316]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004512:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1ef      	bne.n	80044fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0304 	and.w	r3, r3, #4
 8004526:	2b00      	cmp	r3, #0
 8004528:	f000 80a6 	beq.w	8004678 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800452c:	2300      	movs	r3, #0
 800452e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004530:	4b47      	ldr	r3, [pc, #284]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10d      	bne.n	8004558 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800453c:	4b44      	ldr	r3, [pc, #272]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 800453e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004540:	4a43      	ldr	r2, [pc, #268]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004542:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004546:	6593      	str	r3, [r2, #88]	; 0x58
 8004548:	4b41      	ldr	r3, [pc, #260]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 800454a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800454c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004550:	60bb      	str	r3, [r7, #8]
 8004552:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004554:	2301      	movs	r3, #1
 8004556:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004558:	4b3e      	ldr	r3, [pc, #248]	; (8004654 <HAL_RCC_OscConfig+0x57c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004560:	2b00      	cmp	r3, #0
 8004562:	d118      	bne.n	8004596 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004564:	4b3b      	ldr	r3, [pc, #236]	; (8004654 <HAL_RCC_OscConfig+0x57c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a3a      	ldr	r2, [pc, #232]	; (8004654 <HAL_RCC_OscConfig+0x57c>)
 800456a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800456e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004570:	f7fd ff98 	bl	80024a4 <HAL_GetTick>
 8004574:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004576:	e008      	b.n	800458a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004578:	f7fd ff94 	bl	80024a4 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b02      	cmp	r3, #2
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e184      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800458a:	4b32      	ldr	r3, [pc, #200]	; (8004654 <HAL_RCC_OscConfig+0x57c>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004592:	2b00      	cmp	r3, #0
 8004594:	d0f0      	beq.n	8004578 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d108      	bne.n	80045b0 <HAL_RCC_OscConfig+0x4d8>
 800459e:	4b2c      	ldr	r3, [pc, #176]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80045a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a4:	4a2a      	ldr	r2, [pc, #168]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80045a6:	f043 0301 	orr.w	r3, r3, #1
 80045aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045ae:	e024      	b.n	80045fa <HAL_RCC_OscConfig+0x522>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	2b05      	cmp	r3, #5
 80045b6:	d110      	bne.n	80045da <HAL_RCC_OscConfig+0x502>
 80045b8:	4b25      	ldr	r3, [pc, #148]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80045ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045be:	4a24      	ldr	r2, [pc, #144]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80045c0:	f043 0304 	orr.w	r3, r3, #4
 80045c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045c8:	4b21      	ldr	r3, [pc, #132]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80045ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045ce:	4a20      	ldr	r2, [pc, #128]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80045d0:	f043 0301 	orr.w	r3, r3, #1
 80045d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045d8:	e00f      	b.n	80045fa <HAL_RCC_OscConfig+0x522>
 80045da:	4b1d      	ldr	r3, [pc, #116]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80045dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e0:	4a1b      	ldr	r2, [pc, #108]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80045e2:	f023 0301 	bic.w	r3, r3, #1
 80045e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045ea:	4b19      	ldr	r3, [pc, #100]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80045ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045f0:	4a17      	ldr	r2, [pc, #92]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 80045f2:	f023 0304 	bic.w	r3, r3, #4
 80045f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d016      	beq.n	8004630 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004602:	f7fd ff4f 	bl	80024a4 <HAL_GetTick>
 8004606:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004608:	e00a      	b.n	8004620 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800460a:	f7fd ff4b 	bl	80024a4 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	f241 3288 	movw	r2, #5000	; 0x1388
 8004618:	4293      	cmp	r3, r2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e139      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004620:	4b0b      	ldr	r3, [pc, #44]	; (8004650 <HAL_RCC_OscConfig+0x578>)
 8004622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0ed      	beq.n	800460a <HAL_RCC_OscConfig+0x532>
 800462e:	e01a      	b.n	8004666 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004630:	f7fd ff38 	bl	80024a4 <HAL_GetTick>
 8004634:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004636:	e00f      	b.n	8004658 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004638:	f7fd ff34 	bl	80024a4 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	f241 3288 	movw	r2, #5000	; 0x1388
 8004646:	4293      	cmp	r3, r2
 8004648:	d906      	bls.n	8004658 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e122      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
 800464e:	bf00      	nop
 8004650:	40021000 	.word	0x40021000
 8004654:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004658:	4b90      	ldr	r3, [pc, #576]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 800465a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1e8      	bne.n	8004638 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004666:	7ffb      	ldrb	r3, [r7, #31]
 8004668:	2b01      	cmp	r3, #1
 800466a:	d105      	bne.n	8004678 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800466c:	4b8b      	ldr	r3, [pc, #556]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 800466e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004670:	4a8a      	ldr	r2, [pc, #552]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004672:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004676:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 8108 	beq.w	8004892 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004686:	2b02      	cmp	r3, #2
 8004688:	f040 80d0 	bne.w	800482c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800468c:	4b83      	ldr	r3, [pc, #524]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	f003 0203 	and.w	r2, r3, #3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469c:	429a      	cmp	r2, r3
 800469e:	d130      	bne.n	8004702 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046aa:	3b01      	subs	r3, #1
 80046ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d127      	bne.n	8004702 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046be:	429a      	cmp	r2, r3
 80046c0:	d11f      	bne.n	8004702 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80046cc:	2a07      	cmp	r2, #7
 80046ce:	bf14      	ite	ne
 80046d0:	2201      	movne	r2, #1
 80046d2:	2200      	moveq	r2, #0
 80046d4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d113      	bne.n	8004702 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046e4:	085b      	lsrs	r3, r3, #1
 80046e6:	3b01      	subs	r3, #1
 80046e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d109      	bne.n	8004702 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f8:	085b      	lsrs	r3, r3, #1
 80046fa:	3b01      	subs	r3, #1
 80046fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046fe:	429a      	cmp	r2, r3
 8004700:	d06e      	beq.n	80047e0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	2b0c      	cmp	r3, #12
 8004706:	d069      	beq.n	80047dc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004708:	4b64      	ldr	r3, [pc, #400]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d105      	bne.n	8004720 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004714:	4b61      	ldr	r3, [pc, #388]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e0b7      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004724:	4b5d      	ldr	r3, [pc, #372]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a5c      	ldr	r2, [pc, #368]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 800472a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800472e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004730:	f7fd feb8 	bl	80024a4 <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004736:	e008      	b.n	800474a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004738:	f7fd feb4 	bl	80024a4 <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b02      	cmp	r3, #2
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e0a4      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800474a:	4b54      	ldr	r3, [pc, #336]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1f0      	bne.n	8004738 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004756:	4b51      	ldr	r3, [pc, #324]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004758:	68da      	ldr	r2, [r3, #12]
 800475a:	4b51      	ldr	r3, [pc, #324]	; (80048a0 <HAL_RCC_OscConfig+0x7c8>)
 800475c:	4013      	ands	r3, r2
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004766:	3a01      	subs	r2, #1
 8004768:	0112      	lsls	r2, r2, #4
 800476a:	4311      	orrs	r1, r2
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004770:	0212      	lsls	r2, r2, #8
 8004772:	4311      	orrs	r1, r2
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004778:	0852      	lsrs	r2, r2, #1
 800477a:	3a01      	subs	r2, #1
 800477c:	0552      	lsls	r2, r2, #21
 800477e:	4311      	orrs	r1, r2
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004784:	0852      	lsrs	r2, r2, #1
 8004786:	3a01      	subs	r2, #1
 8004788:	0652      	lsls	r2, r2, #25
 800478a:	4311      	orrs	r1, r2
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004790:	0912      	lsrs	r2, r2, #4
 8004792:	0452      	lsls	r2, r2, #17
 8004794:	430a      	orrs	r2, r1
 8004796:	4941      	ldr	r1, [pc, #260]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004798:	4313      	orrs	r3, r2
 800479a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800479c:	4b3f      	ldr	r3, [pc, #252]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a3e      	ldr	r2, [pc, #248]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 80047a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047a8:	4b3c      	ldr	r3, [pc, #240]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	4a3b      	ldr	r2, [pc, #236]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 80047ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80047b4:	f7fd fe76 	bl	80024a4 <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ba:	e008      	b.n	80047ce <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047bc:	f7fd fe72 	bl	80024a4 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d901      	bls.n	80047ce <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e062      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ce:	4b33      	ldr	r3, [pc, #204]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d0f0      	beq.n	80047bc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047da:	e05a      	b.n	8004892 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e059      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047e0:	4b2e      	ldr	r3, [pc, #184]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d152      	bne.n	8004892 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80047ec:	4b2b      	ldr	r3, [pc, #172]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a2a      	ldr	r2, [pc, #168]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 80047f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047f6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047f8:	4b28      	ldr	r3, [pc, #160]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	4a27      	ldr	r2, [pc, #156]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 80047fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004802:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004804:	f7fd fe4e 	bl	80024a4 <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800480a:	e008      	b.n	800481e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800480c:	f7fd fe4a 	bl	80024a4 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b02      	cmp	r3, #2
 8004818:	d901      	bls.n	800481e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e03a      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800481e:	4b1f      	ldr	r3, [pc, #124]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d0f0      	beq.n	800480c <HAL_RCC_OscConfig+0x734>
 800482a:	e032      	b.n	8004892 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	2b0c      	cmp	r3, #12
 8004830:	d02d      	beq.n	800488e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004832:	4b1a      	ldr	r3, [pc, #104]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a19      	ldr	r2, [pc, #100]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004838:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800483c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800483e:	4b17      	ldr	r3, [pc, #92]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d105      	bne.n	8004856 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800484a:	4b14      	ldr	r3, [pc, #80]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	4a13      	ldr	r2, [pc, #76]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004850:	f023 0303 	bic.w	r3, r3, #3
 8004854:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004856:	4b11      	ldr	r3, [pc, #68]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	4a10      	ldr	r2, [pc, #64]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 800485c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004860:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004864:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004866:	f7fd fe1d 	bl	80024a4 <HAL_GetTick>
 800486a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800486c:	e008      	b.n	8004880 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800486e:	f7fd fe19 	bl	80024a4 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d901      	bls.n	8004880 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e009      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004880:	4b06      	ldr	r3, [pc, #24]	; (800489c <HAL_RCC_OscConfig+0x7c4>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1f0      	bne.n	800486e <HAL_RCC_OscConfig+0x796>
 800488c:	e001      	b.n	8004892 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e000      	b.n	8004894 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3720      	adds	r7, #32
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	40021000 	.word	0x40021000
 80048a0:	f99d808c 	.word	0xf99d808c

080048a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d101      	bne.n	80048b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e0c8      	b.n	8004a4a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048b8:	4b66      	ldr	r3, [pc, #408]	; (8004a54 <HAL_RCC_ClockConfig+0x1b0>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d910      	bls.n	80048e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c6:	4b63      	ldr	r3, [pc, #396]	; (8004a54 <HAL_RCC_ClockConfig+0x1b0>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f023 0207 	bic.w	r2, r3, #7
 80048ce:	4961      	ldr	r1, [pc, #388]	; (8004a54 <HAL_RCC_ClockConfig+0x1b0>)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048d6:	4b5f      	ldr	r3, [pc, #380]	; (8004a54 <HAL_RCC_ClockConfig+0x1b0>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0307 	and.w	r3, r3, #7
 80048de:	683a      	ldr	r2, [r7, #0]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d001      	beq.n	80048e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e0b0      	b.n	8004a4a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0301 	and.w	r3, r3, #1
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d04c      	beq.n	800498e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	2b03      	cmp	r3, #3
 80048fa:	d107      	bne.n	800490c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048fc:	4b56      	ldr	r3, [pc, #344]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d121      	bne.n	800494c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e09e      	b.n	8004a4a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	2b02      	cmp	r3, #2
 8004912:	d107      	bne.n	8004924 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004914:	4b50      	ldr	r3, [pc, #320]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d115      	bne.n	800494c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e092      	b.n	8004a4a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d107      	bne.n	800493c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800492c:	4b4a      	ldr	r3, [pc, #296]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d109      	bne.n	800494c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e086      	b.n	8004a4a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800493c:	4b46      	ldr	r3, [pc, #280]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e07e      	b.n	8004a4a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800494c:	4b42      	ldr	r3, [pc, #264]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f023 0203 	bic.w	r2, r3, #3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	493f      	ldr	r1, [pc, #252]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 800495a:	4313      	orrs	r3, r2
 800495c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800495e:	f7fd fda1 	bl	80024a4 <HAL_GetTick>
 8004962:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004964:	e00a      	b.n	800497c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004966:	f7fd fd9d 	bl	80024a4 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	f241 3288 	movw	r2, #5000	; 0x1388
 8004974:	4293      	cmp	r3, r2
 8004976:	d901      	bls.n	800497c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e066      	b.n	8004a4a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800497c:	4b36      	ldr	r3, [pc, #216]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f003 020c 	and.w	r2, r3, #12
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	429a      	cmp	r2, r3
 800498c:	d1eb      	bne.n	8004966 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d008      	beq.n	80049ac <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800499a:	4b2f      	ldr	r3, [pc, #188]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	492c      	ldr	r1, [pc, #176]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049ac:	4b29      	ldr	r3, [pc, #164]	; (8004a54 <HAL_RCC_ClockConfig+0x1b0>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0307 	and.w	r3, r3, #7
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d210      	bcs.n	80049dc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ba:	4b26      	ldr	r3, [pc, #152]	; (8004a54 <HAL_RCC_ClockConfig+0x1b0>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f023 0207 	bic.w	r2, r3, #7
 80049c2:	4924      	ldr	r1, [pc, #144]	; (8004a54 <HAL_RCC_ClockConfig+0x1b0>)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ca:	4b22      	ldr	r3, [pc, #136]	; (8004a54 <HAL_RCC_ClockConfig+0x1b0>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0307 	and.w	r3, r3, #7
 80049d2:	683a      	ldr	r2, [r7, #0]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d001      	beq.n	80049dc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e036      	b.n	8004a4a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d008      	beq.n	80049fa <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049e8:	4b1b      	ldr	r3, [pc, #108]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	4918      	ldr	r1, [pc, #96]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0308 	and.w	r3, r3, #8
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d009      	beq.n	8004a1a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a06:	4b14      	ldr	r3, [pc, #80]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	4910      	ldr	r1, [pc, #64]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a1a:	f000 f825 	bl	8004a68 <HAL_RCC_GetSysClockFreq>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	4b0d      	ldr	r3, [pc, #52]	; (8004a58 <HAL_RCC_ClockConfig+0x1b4>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	091b      	lsrs	r3, r3, #4
 8004a26:	f003 030f 	and.w	r3, r3, #15
 8004a2a:	490c      	ldr	r1, [pc, #48]	; (8004a5c <HAL_RCC_ClockConfig+0x1b8>)
 8004a2c:	5ccb      	ldrb	r3, [r1, r3]
 8004a2e:	f003 031f 	and.w	r3, r3, #31
 8004a32:	fa22 f303 	lsr.w	r3, r2, r3
 8004a36:	4a0a      	ldr	r2, [pc, #40]	; (8004a60 <HAL_RCC_ClockConfig+0x1bc>)
 8004a38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a3a:	4b0a      	ldr	r3, [pc, #40]	; (8004a64 <HAL_RCC_ClockConfig+0x1c0>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fd fb4c 	bl	80020dc <HAL_InitTick>
 8004a44:	4603      	mov	r3, r0
 8004a46:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a48:	7afb      	ldrb	r3, [r7, #11]
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3710      	adds	r7, #16
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	40022000 	.word	0x40022000
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	08006754 	.word	0x08006754
 8004a60:	20000008 	.word	0x20000008
 8004a64:	2000000c 	.word	0x2000000c

08004a68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b089      	sub	sp, #36	; 0x24
 8004a6c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	61fb      	str	r3, [r7, #28]
 8004a72:	2300      	movs	r3, #0
 8004a74:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a76:	4b3e      	ldr	r3, [pc, #248]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f003 030c 	and.w	r3, r3, #12
 8004a7e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a80:	4b3b      	ldr	r3, [pc, #236]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	f003 0303 	and.w	r3, r3, #3
 8004a88:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d005      	beq.n	8004a9c <HAL_RCC_GetSysClockFreq+0x34>
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	2b0c      	cmp	r3, #12
 8004a94:	d121      	bne.n	8004ada <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d11e      	bne.n	8004ada <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a9c:	4b34      	ldr	r3, [pc, #208]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0308 	and.w	r3, r3, #8
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d107      	bne.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004aa8:	4b31      	ldr	r3, [pc, #196]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aae:	0a1b      	lsrs	r3, r3, #8
 8004ab0:	f003 030f 	and.w	r3, r3, #15
 8004ab4:	61fb      	str	r3, [r7, #28]
 8004ab6:	e005      	b.n	8004ac4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ab8:	4b2d      	ldr	r3, [pc, #180]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	091b      	lsrs	r3, r3, #4
 8004abe:	f003 030f 	and.w	r3, r3, #15
 8004ac2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ac4:	4a2b      	ldr	r2, [pc, #172]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004acc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d10d      	bne.n	8004af0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ad8:	e00a      	b.n	8004af0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	2b04      	cmp	r3, #4
 8004ade:	d102      	bne.n	8004ae6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ae0:	4b25      	ldr	r3, [pc, #148]	; (8004b78 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ae2:	61bb      	str	r3, [r7, #24]
 8004ae4:	e004      	b.n	8004af0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	2b08      	cmp	r3, #8
 8004aea:	d101      	bne.n	8004af0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004aec:	4b23      	ldr	r3, [pc, #140]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x114>)
 8004aee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	2b0c      	cmp	r3, #12
 8004af4:	d134      	bne.n	8004b60 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004af6:	4b1e      	ldr	r3, [pc, #120]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	f003 0303 	and.w	r3, r3, #3
 8004afe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d003      	beq.n	8004b0e <HAL_RCC_GetSysClockFreq+0xa6>
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	2b03      	cmp	r3, #3
 8004b0a:	d003      	beq.n	8004b14 <HAL_RCC_GetSysClockFreq+0xac>
 8004b0c:	e005      	b.n	8004b1a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b0e:	4b1a      	ldr	r3, [pc, #104]	; (8004b78 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b10:	617b      	str	r3, [r7, #20]
      break;
 8004b12:	e005      	b.n	8004b20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b14:	4b19      	ldr	r3, [pc, #100]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x114>)
 8004b16:	617b      	str	r3, [r7, #20]
      break;
 8004b18:	e002      	b.n	8004b20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	617b      	str	r3, [r7, #20]
      break;
 8004b1e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b20:	4b13      	ldr	r3, [pc, #76]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	091b      	lsrs	r3, r3, #4
 8004b26:	f003 0307 	and.w	r3, r3, #7
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b2e:	4b10      	ldr	r3, [pc, #64]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	0a1b      	lsrs	r3, r3, #8
 8004b34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	fb02 f203 	mul.w	r2, r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b44:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b46:	4b0a      	ldr	r3, [pc, #40]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	0e5b      	lsrs	r3, r3, #25
 8004b4c:	f003 0303 	and.w	r3, r3, #3
 8004b50:	3301      	adds	r3, #1
 8004b52:	005b      	lsls	r3, r3, #1
 8004b54:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b5e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b60:	69bb      	ldr	r3, [r7, #24]
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3724      	adds	r7, #36	; 0x24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	40021000 	.word	0x40021000
 8004b74:	0800676c 	.word	0x0800676c
 8004b78:	00f42400 	.word	0x00f42400
 8004b7c:	007a1200 	.word	0x007a1200

08004b80 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b80:	b480      	push	{r7}
 8004b82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b84:	4b03      	ldr	r3, [pc, #12]	; (8004b94 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b86:	681b      	ldr	r3, [r3, #0]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop
 8004b94:	20000008 	.word	0x20000008

08004b98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004b9c:	f7ff fff0 	bl	8004b80 <HAL_RCC_GetHCLKFreq>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	4b06      	ldr	r3, [pc, #24]	; (8004bbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	0adb      	lsrs	r3, r3, #11
 8004ba8:	f003 0307 	and.w	r3, r3, #7
 8004bac:	4904      	ldr	r1, [pc, #16]	; (8004bc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bae:	5ccb      	ldrb	r3, [r1, r3]
 8004bb0:	f003 031f 	and.w	r3, r3, #31
 8004bb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	40021000 	.word	0x40021000
 8004bc0:	08006764 	.word	0x08006764

08004bc4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	220f      	movs	r2, #15
 8004bd2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004bd4:	4b12      	ldr	r3, [pc, #72]	; (8004c20 <HAL_RCC_GetClockConfig+0x5c>)
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f003 0203 	and.w	r2, r3, #3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004be0:	4b0f      	ldr	r3, [pc, #60]	; (8004c20 <HAL_RCC_GetClockConfig+0x5c>)
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004bec:	4b0c      	ldr	r3, [pc, #48]	; (8004c20 <HAL_RCC_GetClockConfig+0x5c>)
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004bf8:	4b09      	ldr	r3, [pc, #36]	; (8004c20 <HAL_RCC_GetClockConfig+0x5c>)
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	08db      	lsrs	r3, r3, #3
 8004bfe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004c06:	4b07      	ldr	r3, [pc, #28]	; (8004c24 <HAL_RCC_GetClockConfig+0x60>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0207 	and.w	r2, r3, #7
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	601a      	str	r2, [r3, #0]
}
 8004c12:	bf00      	nop
 8004c14:	370c      	adds	r7, #12
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	40021000 	.word	0x40021000
 8004c24:	40022000 	.word	0x40022000

08004c28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c30:	2300      	movs	r3, #0
 8004c32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c34:	4b2a      	ldr	r3, [pc, #168]	; (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c40:	f7fe fd06 	bl	8003650 <HAL_PWREx_GetVoltageRange>
 8004c44:	6178      	str	r0, [r7, #20]
 8004c46:	e014      	b.n	8004c72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c48:	4b25      	ldr	r3, [pc, #148]	; (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c4c:	4a24      	ldr	r2, [pc, #144]	; (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c52:	6593      	str	r3, [r2, #88]	; 0x58
 8004c54:	4b22      	ldr	r3, [pc, #136]	; (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c5c:	60fb      	str	r3, [r7, #12]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c60:	f7fe fcf6 	bl	8003650 <HAL_PWREx_GetVoltageRange>
 8004c64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c66:	4b1e      	ldr	r3, [pc, #120]	; (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c6a:	4a1d      	ldr	r2, [pc, #116]	; (8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c70:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c78:	d10b      	bne.n	8004c92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b80      	cmp	r3, #128	; 0x80
 8004c7e:	d919      	bls.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2ba0      	cmp	r3, #160	; 0xa0
 8004c84:	d902      	bls.n	8004c8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c86:	2302      	movs	r3, #2
 8004c88:	613b      	str	r3, [r7, #16]
 8004c8a:	e013      	b.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	613b      	str	r3, [r7, #16]
 8004c90:	e010      	b.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b80      	cmp	r3, #128	; 0x80
 8004c96:	d902      	bls.n	8004c9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c98:	2303      	movs	r3, #3
 8004c9a:	613b      	str	r3, [r7, #16]
 8004c9c:	e00a      	b.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b80      	cmp	r3, #128	; 0x80
 8004ca2:	d102      	bne.n	8004caa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	613b      	str	r3, [r7, #16]
 8004ca8:	e004      	b.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2b70      	cmp	r3, #112	; 0x70
 8004cae:	d101      	bne.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004cb4:	4b0b      	ldr	r3, [pc, #44]	; (8004ce4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f023 0207 	bic.w	r2, r3, #7
 8004cbc:	4909      	ldr	r1, [pc, #36]	; (8004ce4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004cc4:	4b07      	ldr	r3, [pc, #28]	; (8004ce4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0307 	and.w	r3, r3, #7
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d001      	beq.n	8004cd6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e000      	b.n	8004cd8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004cd6:	2300      	movs	r3, #0
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3718      	adds	r7, #24
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	40021000 	.word	0x40021000
 8004ce4:	40022000 	.word	0x40022000

08004ce8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e049      	b.n	8004d8e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d106      	bne.n	8004d14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f7fd f9c6 	bl	80020a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2202      	movs	r2, #2
 8004d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	3304      	adds	r3, #4
 8004d24:	4619      	mov	r1, r3
 8004d26:	4610      	mov	r0, r2
 8004d28:	f000 fab4 	bl	8005294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3708      	adds	r7, #8
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
	...

08004d98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d001      	beq.n	8004db0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e04f      	b.n	8004e50 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2202      	movs	r2, #2
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68da      	ldr	r2, [r3, #12]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0201 	orr.w	r2, r2, #1
 8004dc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a23      	ldr	r2, [pc, #140]	; (8004e5c <HAL_TIM_Base_Start_IT+0xc4>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d01d      	beq.n	8004e0e <HAL_TIM_Base_Start_IT+0x76>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dda:	d018      	beq.n	8004e0e <HAL_TIM_Base_Start_IT+0x76>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a1f      	ldr	r2, [pc, #124]	; (8004e60 <HAL_TIM_Base_Start_IT+0xc8>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d013      	beq.n	8004e0e <HAL_TIM_Base_Start_IT+0x76>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a1e      	ldr	r2, [pc, #120]	; (8004e64 <HAL_TIM_Base_Start_IT+0xcc>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d00e      	beq.n	8004e0e <HAL_TIM_Base_Start_IT+0x76>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a1c      	ldr	r2, [pc, #112]	; (8004e68 <HAL_TIM_Base_Start_IT+0xd0>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d009      	beq.n	8004e0e <HAL_TIM_Base_Start_IT+0x76>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a1b      	ldr	r2, [pc, #108]	; (8004e6c <HAL_TIM_Base_Start_IT+0xd4>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d004      	beq.n	8004e0e <HAL_TIM_Base_Start_IT+0x76>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a19      	ldr	r2, [pc, #100]	; (8004e70 <HAL_TIM_Base_Start_IT+0xd8>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d115      	bne.n	8004e3a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	689a      	ldr	r2, [r3, #8]
 8004e14:	4b17      	ldr	r3, [pc, #92]	; (8004e74 <HAL_TIM_Base_Start_IT+0xdc>)
 8004e16:	4013      	ands	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2b06      	cmp	r3, #6
 8004e1e:	d015      	beq.n	8004e4c <HAL_TIM_Base_Start_IT+0xb4>
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e26:	d011      	beq.n	8004e4c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0201 	orr.w	r2, r2, #1
 8004e36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e38:	e008      	b.n	8004e4c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f042 0201 	orr.w	r2, r2, #1
 8004e48:	601a      	str	r2, [r3, #0]
 8004e4a:	e000      	b.n	8004e4e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3714      	adds	r7, #20
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr
 8004e5c:	40012c00 	.word	0x40012c00
 8004e60:	40000400 	.word	0x40000400
 8004e64:	40000800 	.word	0x40000800
 8004e68:	40000c00 	.word	0x40000c00
 8004e6c:	40013400 	.word	0x40013400
 8004e70:	40014000 	.word	0x40014000
 8004e74:	00010007 	.word	0x00010007

08004e78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	f003 0302 	and.w	r3, r3, #2
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d122      	bne.n	8004ed4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f003 0302 	and.w	r3, r3, #2
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d11b      	bne.n	8004ed4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f06f 0202 	mvn.w	r2, #2
 8004ea4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	f003 0303 	and.w	r3, r3, #3
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 f9cb 	bl	8005256 <HAL_TIM_IC_CaptureCallback>
 8004ec0:	e005      	b.n	8004ece <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f9bd 	bl	8005242 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 f9ce 	bl	800526a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	f003 0304 	and.w	r3, r3, #4
 8004ede:	2b04      	cmp	r3, #4
 8004ee0:	d122      	bne.n	8004f28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	f003 0304 	and.w	r3, r3, #4
 8004eec:	2b04      	cmp	r3, #4
 8004eee:	d11b      	bne.n	8004f28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f06f 0204 	mvn.w	r2, #4
 8004ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2202      	movs	r2, #2
 8004efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f9a1 	bl	8005256 <HAL_TIM_IC_CaptureCallback>
 8004f14:	e005      	b.n	8004f22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 f993 	bl	8005242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f000 f9a4 	bl	800526a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	691b      	ldr	r3, [r3, #16]
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	2b08      	cmp	r3, #8
 8004f34:	d122      	bne.n	8004f7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	f003 0308 	and.w	r3, r3, #8
 8004f40:	2b08      	cmp	r3, #8
 8004f42:	d11b      	bne.n	8004f7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f06f 0208 	mvn.w	r2, #8
 8004f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2204      	movs	r2, #4
 8004f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	69db      	ldr	r3, [r3, #28]
 8004f5a:	f003 0303 	and.w	r3, r3, #3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 f977 	bl	8005256 <HAL_TIM_IC_CaptureCallback>
 8004f68:	e005      	b.n	8004f76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 f969 	bl	8005242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f000 f97a 	bl	800526a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	f003 0310 	and.w	r3, r3, #16
 8004f86:	2b10      	cmp	r3, #16
 8004f88:	d122      	bne.n	8004fd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	f003 0310 	and.w	r3, r3, #16
 8004f94:	2b10      	cmp	r3, #16
 8004f96:	d11b      	bne.n	8004fd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f06f 0210 	mvn.w	r2, #16
 8004fa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2208      	movs	r2, #8
 8004fa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 f94d 	bl	8005256 <HAL_TIM_IC_CaptureCallback>
 8004fbc:	e005      	b.n	8004fca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 f93f 	bl	8005242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 f950 	bl	800526a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d10e      	bne.n	8004ffc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d107      	bne.n	8004ffc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f06f 0201 	mvn.w	r2, #1
 8004ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f7fc fb32 	bl	8001660 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005006:	2b80      	cmp	r3, #128	; 0x80
 8005008:	d10e      	bne.n	8005028 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005014:	2b80      	cmp	r3, #128	; 0x80
 8005016:	d107      	bne.n	8005028 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 fafc 	bl	8005620 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005032:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005036:	d10e      	bne.n	8005056 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005042:	2b80      	cmp	r3, #128	; 0x80
 8005044:	d107      	bne.n	8005056 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800504e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 faef 	bl	8005634 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005060:	2b40      	cmp	r3, #64	; 0x40
 8005062:	d10e      	bne.n	8005082 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800506e:	2b40      	cmp	r3, #64	; 0x40
 8005070:	d107      	bne.n	8005082 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800507a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f000 f8fe 	bl	800527e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	f003 0320 	and.w	r3, r3, #32
 800508c:	2b20      	cmp	r3, #32
 800508e:	d10e      	bne.n	80050ae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	f003 0320 	and.w	r3, r3, #32
 800509a:	2b20      	cmp	r3, #32
 800509c:	d107      	bne.n	80050ae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f06f 0220 	mvn.w	r2, #32
 80050a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 faaf 	bl	800560c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050ae:	bf00      	nop
 80050b0:	3708      	adds	r7, #8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b084      	sub	sp, #16
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
 80050be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d101      	bne.n	80050ce <HAL_TIM_ConfigClockSource+0x18>
 80050ca:	2302      	movs	r3, #2
 80050cc:	e0b5      	b.n	800523a <HAL_TIM_ConfigClockSource+0x184>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2201      	movs	r2, #1
 80050d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2202      	movs	r2, #2
 80050da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050ec:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80050f0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050f8:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800510a:	d03e      	beq.n	800518a <HAL_TIM_ConfigClockSource+0xd4>
 800510c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005110:	f200 8087 	bhi.w	8005222 <HAL_TIM_ConfigClockSource+0x16c>
 8005114:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005118:	f000 8085 	beq.w	8005226 <HAL_TIM_ConfigClockSource+0x170>
 800511c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005120:	d87f      	bhi.n	8005222 <HAL_TIM_ConfigClockSource+0x16c>
 8005122:	2b70      	cmp	r3, #112	; 0x70
 8005124:	d01a      	beq.n	800515c <HAL_TIM_ConfigClockSource+0xa6>
 8005126:	2b70      	cmp	r3, #112	; 0x70
 8005128:	d87b      	bhi.n	8005222 <HAL_TIM_ConfigClockSource+0x16c>
 800512a:	2b60      	cmp	r3, #96	; 0x60
 800512c:	d050      	beq.n	80051d0 <HAL_TIM_ConfigClockSource+0x11a>
 800512e:	2b60      	cmp	r3, #96	; 0x60
 8005130:	d877      	bhi.n	8005222 <HAL_TIM_ConfigClockSource+0x16c>
 8005132:	2b50      	cmp	r3, #80	; 0x50
 8005134:	d03c      	beq.n	80051b0 <HAL_TIM_ConfigClockSource+0xfa>
 8005136:	2b50      	cmp	r3, #80	; 0x50
 8005138:	d873      	bhi.n	8005222 <HAL_TIM_ConfigClockSource+0x16c>
 800513a:	2b40      	cmp	r3, #64	; 0x40
 800513c:	d058      	beq.n	80051f0 <HAL_TIM_ConfigClockSource+0x13a>
 800513e:	2b40      	cmp	r3, #64	; 0x40
 8005140:	d86f      	bhi.n	8005222 <HAL_TIM_ConfigClockSource+0x16c>
 8005142:	2b30      	cmp	r3, #48	; 0x30
 8005144:	d064      	beq.n	8005210 <HAL_TIM_ConfigClockSource+0x15a>
 8005146:	2b30      	cmp	r3, #48	; 0x30
 8005148:	d86b      	bhi.n	8005222 <HAL_TIM_ConfigClockSource+0x16c>
 800514a:	2b20      	cmp	r3, #32
 800514c:	d060      	beq.n	8005210 <HAL_TIM_ConfigClockSource+0x15a>
 800514e:	2b20      	cmp	r3, #32
 8005150:	d867      	bhi.n	8005222 <HAL_TIM_ConfigClockSource+0x16c>
 8005152:	2b00      	cmp	r3, #0
 8005154:	d05c      	beq.n	8005210 <HAL_TIM_ConfigClockSource+0x15a>
 8005156:	2b10      	cmp	r3, #16
 8005158:	d05a      	beq.n	8005210 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800515a:	e062      	b.n	8005222 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6818      	ldr	r0, [r3, #0]
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	6899      	ldr	r1, [r3, #8]
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	685a      	ldr	r2, [r3, #4]
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	f000 f9a6 	bl	80054bc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800517e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	609a      	str	r2, [r3, #8]
      break;
 8005188:	e04e      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6818      	ldr	r0, [r3, #0]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	6899      	ldr	r1, [r3, #8]
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	f000 f98f 	bl	80054bc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	689a      	ldr	r2, [r3, #8]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051ac:	609a      	str	r2, [r3, #8]
      break;
 80051ae:	e03b      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6818      	ldr	r0, [r3, #0]
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	6859      	ldr	r1, [r3, #4]
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	461a      	mov	r2, r3
 80051be:	f000 f903 	bl	80053c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2150      	movs	r1, #80	; 0x50
 80051c8:	4618      	mov	r0, r3
 80051ca:	f000 f95c 	bl	8005486 <TIM_ITRx_SetConfig>
      break;
 80051ce:	e02b      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6818      	ldr	r0, [r3, #0]
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	6859      	ldr	r1, [r3, #4]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	461a      	mov	r2, r3
 80051de:	f000 f922 	bl	8005426 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2160      	movs	r1, #96	; 0x60
 80051e8:	4618      	mov	r0, r3
 80051ea:	f000 f94c 	bl	8005486 <TIM_ITRx_SetConfig>
      break;
 80051ee:	e01b      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6818      	ldr	r0, [r3, #0]
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	6859      	ldr	r1, [r3, #4]
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	461a      	mov	r2, r3
 80051fe:	f000 f8e3 	bl	80053c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2140      	movs	r1, #64	; 0x40
 8005208:	4618      	mov	r0, r3
 800520a:	f000 f93c 	bl	8005486 <TIM_ITRx_SetConfig>
      break;
 800520e:	e00b      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4619      	mov	r1, r3
 800521a:	4610      	mov	r0, r2
 800521c:	f000 f933 	bl	8005486 <TIM_ITRx_SetConfig>
        break;
 8005220:	e002      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8005222:	bf00      	nop
 8005224:	e000      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8005226:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005238:	2300      	movs	r3, #0
}
 800523a:	4618      	mov	r0, r3
 800523c:	3710      	adds	r7, #16
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005242:	b480      	push	{r7}
 8005244:	b083      	sub	sp, #12
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800524a:	bf00      	nop
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005256:	b480      	push	{r7}
 8005258:	b083      	sub	sp, #12
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800525e:	bf00      	nop
 8005260:	370c      	adds	r7, #12
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr

0800526a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800526a:	b480      	push	{r7}
 800526c:	b083      	sub	sp, #12
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005272:	bf00      	nop
 8005274:	370c      	adds	r7, #12
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr

0800527e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800527e:	b480      	push	{r7}
 8005280:	b083      	sub	sp, #12
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005286:	bf00      	nop
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
	...

08005294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a40      	ldr	r2, [pc, #256]	; (80053a8 <TIM_Base_SetConfig+0x114>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d013      	beq.n	80052d4 <TIM_Base_SetConfig+0x40>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052b2:	d00f      	beq.n	80052d4 <TIM_Base_SetConfig+0x40>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a3d      	ldr	r2, [pc, #244]	; (80053ac <TIM_Base_SetConfig+0x118>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d00b      	beq.n	80052d4 <TIM_Base_SetConfig+0x40>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a3c      	ldr	r2, [pc, #240]	; (80053b0 <TIM_Base_SetConfig+0x11c>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d007      	beq.n	80052d4 <TIM_Base_SetConfig+0x40>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a3b      	ldr	r2, [pc, #236]	; (80053b4 <TIM_Base_SetConfig+0x120>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d003      	beq.n	80052d4 <TIM_Base_SetConfig+0x40>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a3a      	ldr	r2, [pc, #232]	; (80053b8 <TIM_Base_SetConfig+0x124>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d108      	bne.n	80052e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a2f      	ldr	r2, [pc, #188]	; (80053a8 <TIM_Base_SetConfig+0x114>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d01f      	beq.n	800532e <TIM_Base_SetConfig+0x9a>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052f4:	d01b      	beq.n	800532e <TIM_Base_SetConfig+0x9a>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a2c      	ldr	r2, [pc, #176]	; (80053ac <TIM_Base_SetConfig+0x118>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d017      	beq.n	800532e <TIM_Base_SetConfig+0x9a>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a2b      	ldr	r2, [pc, #172]	; (80053b0 <TIM_Base_SetConfig+0x11c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d013      	beq.n	800532e <TIM_Base_SetConfig+0x9a>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a2a      	ldr	r2, [pc, #168]	; (80053b4 <TIM_Base_SetConfig+0x120>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d00f      	beq.n	800532e <TIM_Base_SetConfig+0x9a>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a29      	ldr	r2, [pc, #164]	; (80053b8 <TIM_Base_SetConfig+0x124>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d00b      	beq.n	800532e <TIM_Base_SetConfig+0x9a>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a28      	ldr	r2, [pc, #160]	; (80053bc <TIM_Base_SetConfig+0x128>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d007      	beq.n	800532e <TIM_Base_SetConfig+0x9a>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a27      	ldr	r2, [pc, #156]	; (80053c0 <TIM_Base_SetConfig+0x12c>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d003      	beq.n	800532e <TIM_Base_SetConfig+0x9a>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a26      	ldr	r2, [pc, #152]	; (80053c4 <TIM_Base_SetConfig+0x130>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d108      	bne.n	8005340 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005334:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	4313      	orrs	r3, r2
 800533e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	4313      	orrs	r3, r2
 800534c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	689a      	ldr	r2, [r3, #8]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a10      	ldr	r2, [pc, #64]	; (80053a8 <TIM_Base_SetConfig+0x114>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d00f      	beq.n	800538c <TIM_Base_SetConfig+0xf8>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a12      	ldr	r2, [pc, #72]	; (80053b8 <TIM_Base_SetConfig+0x124>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d00b      	beq.n	800538c <TIM_Base_SetConfig+0xf8>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a11      	ldr	r2, [pc, #68]	; (80053bc <TIM_Base_SetConfig+0x128>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d007      	beq.n	800538c <TIM_Base_SetConfig+0xf8>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a10      	ldr	r2, [pc, #64]	; (80053c0 <TIM_Base_SetConfig+0x12c>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d003      	beq.n	800538c <TIM_Base_SetConfig+0xf8>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a0f      	ldr	r2, [pc, #60]	; (80053c4 <TIM_Base_SetConfig+0x130>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d103      	bne.n	8005394 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	691a      	ldr	r2, [r3, #16]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	615a      	str	r2, [r3, #20]
}
 800539a:	bf00      	nop
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	40012c00 	.word	0x40012c00
 80053ac:	40000400 	.word	0x40000400
 80053b0:	40000800 	.word	0x40000800
 80053b4:	40000c00 	.word	0x40000c00
 80053b8:	40013400 	.word	0x40013400
 80053bc:	40014000 	.word	0x40014000
 80053c0:	40014400 	.word	0x40014400
 80053c4:	40014800 	.word	0x40014800

080053c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6a1b      	ldr	r3, [r3, #32]
 80053d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	f023 0201 	bic.w	r2, r3, #1
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	011b      	lsls	r3, r3, #4
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f023 030a 	bic.w	r3, r3, #10
 8005404:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005406:	697a      	ldr	r2, [r7, #20]
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	4313      	orrs	r3, r2
 800540c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	621a      	str	r2, [r3, #32]
}
 800541a:	bf00      	nop
 800541c:	371c      	adds	r7, #28
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr

08005426 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005426:	b480      	push	{r7}
 8005428:	b087      	sub	sp, #28
 800542a:	af00      	add	r7, sp, #0
 800542c:	60f8      	str	r0, [r7, #12]
 800542e:	60b9      	str	r1, [r7, #8]
 8005430:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	f023 0210 	bic.w	r2, r3, #16
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005450:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	031b      	lsls	r3, r3, #12
 8005456:	697a      	ldr	r2, [r7, #20]
 8005458:	4313      	orrs	r3, r2
 800545a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005462:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	011b      	lsls	r3, r3, #4
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	4313      	orrs	r3, r2
 800546c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	621a      	str	r2, [r3, #32]
}
 800547a:	bf00      	nop
 800547c:	371c      	adds	r7, #28
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr

08005486 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005486:	b480      	push	{r7}
 8005488:	b085      	sub	sp, #20
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
 800548e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800549c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800549e:	683a      	ldr	r2, [r7, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	f043 0307 	orr.w	r3, r3, #7
 80054a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	609a      	str	r2, [r3, #8]
}
 80054b0:	bf00      	nop
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
 80054c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	021a      	lsls	r2, r3, #8
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	431a      	orrs	r2, r3
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	697a      	ldr	r2, [r7, #20]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	609a      	str	r2, [r3, #8]
}
 80054f0:	bf00      	nop
 80054f2:	371c      	adds	r7, #28
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr

080054fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800550c:	2b01      	cmp	r3, #1
 800550e:	d101      	bne.n	8005514 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005510:	2302      	movs	r3, #2
 8005512:	e068      	b.n	80055e6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a2e      	ldr	r2, [pc, #184]	; (80055f4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d004      	beq.n	8005548 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a2d      	ldr	r2, [pc, #180]	; (80055f8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d108      	bne.n	800555a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800554e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	4313      	orrs	r3, r2
 8005558:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005560:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	4313      	orrs	r3, r2
 800556a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a1e      	ldr	r2, [pc, #120]	; (80055f4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d01d      	beq.n	80055ba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005586:	d018      	beq.n	80055ba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a1b      	ldr	r2, [pc, #108]	; (80055fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d013      	beq.n	80055ba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a1a      	ldr	r2, [pc, #104]	; (8005600 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d00e      	beq.n	80055ba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a18      	ldr	r2, [pc, #96]	; (8005604 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d009      	beq.n	80055ba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a13      	ldr	r2, [pc, #76]	; (80055f8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d004      	beq.n	80055ba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a14      	ldr	r2, [pc, #80]	; (8005608 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d10c      	bne.n	80055d4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	68ba      	ldr	r2, [r7, #8]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68ba      	ldr	r2, [r7, #8]
 80055d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3714      	adds	r7, #20
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	40012c00 	.word	0x40012c00
 80055f8:	40013400 	.word	0x40013400
 80055fc:	40000400 	.word	0x40000400
 8005600:	40000800 	.word	0x40000800
 8005604:	40000c00 	.word	0x40000c00
 8005608:	40014000 	.word	0x40014000

0800560c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005614:	bf00      	nop
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr

08005620 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <arm_sin_f32>:
 8005648:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80056c8 <arm_sin_f32+0x80>
 800564c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005650:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005658:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800565c:	d504      	bpl.n	8005668 <arm_sin_f32+0x20>
 800565e:	ee17 3a90 	vmov	r3, s15
 8005662:	3b01      	subs	r3, #1
 8005664:	ee07 3a90 	vmov	s15, r3
 8005668:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800566c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80056cc <arm_sin_f32+0x84>
 8005670:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005674:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005678:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800567c:	ee17 3a90 	vmov	r3, s15
 8005680:	b29b      	uxth	r3, r3
 8005682:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005686:	d21a      	bcs.n	80056be <arm_sin_f32+0x76>
 8005688:	ee07 3a90 	vmov	s15, r3
 800568c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005690:	1c59      	adds	r1, r3, #1
 8005692:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005696:	4a0e      	ldr	r2, [pc, #56]	; (80056d0 <arm_sin_f32+0x88>)
 8005698:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800569c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80056a0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80056a4:	ed93 7a00 	vldr	s14, [r3]
 80056a8:	edd2 6a00 	vldr	s13, [r2]
 80056ac:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80056b0:	ee20 0a26 	vmul.f32	s0, s0, s13
 80056b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80056b8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80056bc:	4770      	bx	lr
 80056be:	ee30 0a47 	vsub.f32	s0, s0, s14
 80056c2:	2101      	movs	r1, #1
 80056c4:	2300      	movs	r3, #0
 80056c6:	e7e6      	b.n	8005696 <arm_sin_f32+0x4e>
 80056c8:	3e22f983 	.word	0x3e22f983
 80056cc:	44000000 	.word	0x44000000
 80056d0:	0800679c 	.word	0x0800679c

080056d4 <__errno>:
 80056d4:	4b01      	ldr	r3, [pc, #4]	; (80056dc <__errno+0x8>)
 80056d6:	6818      	ldr	r0, [r3, #0]
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	20000014 	.word	0x20000014

080056e0 <__libc_init_array>:
 80056e0:	b570      	push	{r4, r5, r6, lr}
 80056e2:	4d0d      	ldr	r5, [pc, #52]	; (8005718 <__libc_init_array+0x38>)
 80056e4:	4c0d      	ldr	r4, [pc, #52]	; (800571c <__libc_init_array+0x3c>)
 80056e6:	1b64      	subs	r4, r4, r5
 80056e8:	10a4      	asrs	r4, r4, #2
 80056ea:	2600      	movs	r6, #0
 80056ec:	42a6      	cmp	r6, r4
 80056ee:	d109      	bne.n	8005704 <__libc_init_array+0x24>
 80056f0:	4d0b      	ldr	r5, [pc, #44]	; (8005720 <__libc_init_array+0x40>)
 80056f2:	4c0c      	ldr	r4, [pc, #48]	; (8005724 <__libc_init_array+0x44>)
 80056f4:	f001 f822 	bl	800673c <_init>
 80056f8:	1b64      	subs	r4, r4, r5
 80056fa:	10a4      	asrs	r4, r4, #2
 80056fc:	2600      	movs	r6, #0
 80056fe:	42a6      	cmp	r6, r4
 8005700:	d105      	bne.n	800570e <__libc_init_array+0x2e>
 8005702:	bd70      	pop	{r4, r5, r6, pc}
 8005704:	f855 3b04 	ldr.w	r3, [r5], #4
 8005708:	4798      	blx	r3
 800570a:	3601      	adds	r6, #1
 800570c:	e7ee      	b.n	80056ec <__libc_init_array+0xc>
 800570e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005712:	4798      	blx	r3
 8005714:	3601      	adds	r6, #1
 8005716:	e7f2      	b.n	80056fe <__libc_init_array+0x1e>
 8005718:	080070ec 	.word	0x080070ec
 800571c:	080070ec 	.word	0x080070ec
 8005720:	080070ec 	.word	0x080070ec
 8005724:	080070f0 	.word	0x080070f0

08005728 <memset>:
 8005728:	4402      	add	r2, r0
 800572a:	4603      	mov	r3, r0
 800572c:	4293      	cmp	r3, r2
 800572e:	d100      	bne.n	8005732 <memset+0xa>
 8005730:	4770      	bx	lr
 8005732:	f803 1b01 	strb.w	r1, [r3], #1
 8005736:	e7f9      	b.n	800572c <memset+0x4>

08005738 <rand>:
 8005738:	4b17      	ldr	r3, [pc, #92]	; (8005798 <rand+0x60>)
 800573a:	b510      	push	{r4, lr}
 800573c:	681c      	ldr	r4, [r3, #0]
 800573e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005740:	b9b3      	cbnz	r3, 8005770 <rand+0x38>
 8005742:	2018      	movs	r0, #24
 8005744:	f000 f868 	bl	8005818 <malloc>
 8005748:	63a0      	str	r0, [r4, #56]	; 0x38
 800574a:	b928      	cbnz	r0, 8005758 <rand+0x20>
 800574c:	4602      	mov	r2, r0
 800574e:	4b13      	ldr	r3, [pc, #76]	; (800579c <rand+0x64>)
 8005750:	4813      	ldr	r0, [pc, #76]	; (80057a0 <rand+0x68>)
 8005752:	214e      	movs	r1, #78	; 0x4e
 8005754:	f000 f830 	bl	80057b8 <__assert_func>
 8005758:	4a12      	ldr	r2, [pc, #72]	; (80057a4 <rand+0x6c>)
 800575a:	4b13      	ldr	r3, [pc, #76]	; (80057a8 <rand+0x70>)
 800575c:	e9c0 2300 	strd	r2, r3, [r0]
 8005760:	4b12      	ldr	r3, [pc, #72]	; (80057ac <rand+0x74>)
 8005762:	6083      	str	r3, [r0, #8]
 8005764:	230b      	movs	r3, #11
 8005766:	8183      	strh	r3, [r0, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	2300      	movs	r3, #0
 800576c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005770:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005772:	480f      	ldr	r0, [pc, #60]	; (80057b0 <rand+0x78>)
 8005774:	690a      	ldr	r2, [r1, #16]
 8005776:	694b      	ldr	r3, [r1, #20]
 8005778:	4c0e      	ldr	r4, [pc, #56]	; (80057b4 <rand+0x7c>)
 800577a:	4350      	muls	r0, r2
 800577c:	fb04 0003 	mla	r0, r4, r3, r0
 8005780:	fba2 3404 	umull	r3, r4, r2, r4
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	4404      	add	r4, r0
 8005788:	f144 0000 	adc.w	r0, r4, #0
 800578c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8005790:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005794:	bd10      	pop	{r4, pc}
 8005796:	bf00      	nop
 8005798:	20000014 	.word	0x20000014
 800579c:	08006fa4 	.word	0x08006fa4
 80057a0:	08006fbb 	.word	0x08006fbb
 80057a4:	abcd330e 	.word	0xabcd330e
 80057a8:	e66d1234 	.word	0xe66d1234
 80057ac:	0005deec 	.word	0x0005deec
 80057b0:	5851f42d 	.word	0x5851f42d
 80057b4:	4c957f2d 	.word	0x4c957f2d

080057b8 <__assert_func>:
 80057b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80057ba:	4614      	mov	r4, r2
 80057bc:	461a      	mov	r2, r3
 80057be:	4b09      	ldr	r3, [pc, #36]	; (80057e4 <__assert_func+0x2c>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4605      	mov	r5, r0
 80057c4:	68d8      	ldr	r0, [r3, #12]
 80057c6:	b14c      	cbz	r4, 80057dc <__assert_func+0x24>
 80057c8:	4b07      	ldr	r3, [pc, #28]	; (80057e8 <__assert_func+0x30>)
 80057ca:	9100      	str	r1, [sp, #0]
 80057cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80057d0:	4906      	ldr	r1, [pc, #24]	; (80057ec <__assert_func+0x34>)
 80057d2:	462b      	mov	r3, r5
 80057d4:	f000 f80e 	bl	80057f4 <fiprintf>
 80057d8:	f000 fc8e 	bl	80060f8 <abort>
 80057dc:	4b04      	ldr	r3, [pc, #16]	; (80057f0 <__assert_func+0x38>)
 80057de:	461c      	mov	r4, r3
 80057e0:	e7f3      	b.n	80057ca <__assert_func+0x12>
 80057e2:	bf00      	nop
 80057e4:	20000014 	.word	0x20000014
 80057e8:	0800701a 	.word	0x0800701a
 80057ec:	08007027 	.word	0x08007027
 80057f0:	08007055 	.word	0x08007055

080057f4 <fiprintf>:
 80057f4:	b40e      	push	{r1, r2, r3}
 80057f6:	b503      	push	{r0, r1, lr}
 80057f8:	4601      	mov	r1, r0
 80057fa:	ab03      	add	r3, sp, #12
 80057fc:	4805      	ldr	r0, [pc, #20]	; (8005814 <fiprintf+0x20>)
 80057fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005802:	6800      	ldr	r0, [r0, #0]
 8005804:	9301      	str	r3, [sp, #4]
 8005806:	f000 f8e3 	bl	80059d0 <_vfiprintf_r>
 800580a:	b002      	add	sp, #8
 800580c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005810:	b003      	add	sp, #12
 8005812:	4770      	bx	lr
 8005814:	20000014 	.word	0x20000014

08005818 <malloc>:
 8005818:	4b02      	ldr	r3, [pc, #8]	; (8005824 <malloc+0xc>)
 800581a:	4601      	mov	r1, r0
 800581c:	6818      	ldr	r0, [r3, #0]
 800581e:	f000 b853 	b.w	80058c8 <_malloc_r>
 8005822:	bf00      	nop
 8005824:	20000014 	.word	0x20000014

08005828 <_free_r>:
 8005828:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800582a:	2900      	cmp	r1, #0
 800582c:	d048      	beq.n	80058c0 <_free_r+0x98>
 800582e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005832:	9001      	str	r0, [sp, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	f1a1 0404 	sub.w	r4, r1, #4
 800583a:	bfb8      	it	lt
 800583c:	18e4      	addlt	r4, r4, r3
 800583e:	f000 fe81 	bl	8006544 <__malloc_lock>
 8005842:	4a20      	ldr	r2, [pc, #128]	; (80058c4 <_free_r+0x9c>)
 8005844:	9801      	ldr	r0, [sp, #4]
 8005846:	6813      	ldr	r3, [r2, #0]
 8005848:	4615      	mov	r5, r2
 800584a:	b933      	cbnz	r3, 800585a <_free_r+0x32>
 800584c:	6063      	str	r3, [r4, #4]
 800584e:	6014      	str	r4, [r2, #0]
 8005850:	b003      	add	sp, #12
 8005852:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005856:	f000 be7b 	b.w	8006550 <__malloc_unlock>
 800585a:	42a3      	cmp	r3, r4
 800585c:	d90b      	bls.n	8005876 <_free_r+0x4e>
 800585e:	6821      	ldr	r1, [r4, #0]
 8005860:	1862      	adds	r2, r4, r1
 8005862:	4293      	cmp	r3, r2
 8005864:	bf04      	itt	eq
 8005866:	681a      	ldreq	r2, [r3, #0]
 8005868:	685b      	ldreq	r3, [r3, #4]
 800586a:	6063      	str	r3, [r4, #4]
 800586c:	bf04      	itt	eq
 800586e:	1852      	addeq	r2, r2, r1
 8005870:	6022      	streq	r2, [r4, #0]
 8005872:	602c      	str	r4, [r5, #0]
 8005874:	e7ec      	b.n	8005850 <_free_r+0x28>
 8005876:	461a      	mov	r2, r3
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	b10b      	cbz	r3, 8005880 <_free_r+0x58>
 800587c:	42a3      	cmp	r3, r4
 800587e:	d9fa      	bls.n	8005876 <_free_r+0x4e>
 8005880:	6811      	ldr	r1, [r2, #0]
 8005882:	1855      	adds	r5, r2, r1
 8005884:	42a5      	cmp	r5, r4
 8005886:	d10b      	bne.n	80058a0 <_free_r+0x78>
 8005888:	6824      	ldr	r4, [r4, #0]
 800588a:	4421      	add	r1, r4
 800588c:	1854      	adds	r4, r2, r1
 800588e:	42a3      	cmp	r3, r4
 8005890:	6011      	str	r1, [r2, #0]
 8005892:	d1dd      	bne.n	8005850 <_free_r+0x28>
 8005894:	681c      	ldr	r4, [r3, #0]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	6053      	str	r3, [r2, #4]
 800589a:	4421      	add	r1, r4
 800589c:	6011      	str	r1, [r2, #0]
 800589e:	e7d7      	b.n	8005850 <_free_r+0x28>
 80058a0:	d902      	bls.n	80058a8 <_free_r+0x80>
 80058a2:	230c      	movs	r3, #12
 80058a4:	6003      	str	r3, [r0, #0]
 80058a6:	e7d3      	b.n	8005850 <_free_r+0x28>
 80058a8:	6825      	ldr	r5, [r4, #0]
 80058aa:	1961      	adds	r1, r4, r5
 80058ac:	428b      	cmp	r3, r1
 80058ae:	bf04      	itt	eq
 80058b0:	6819      	ldreq	r1, [r3, #0]
 80058b2:	685b      	ldreq	r3, [r3, #4]
 80058b4:	6063      	str	r3, [r4, #4]
 80058b6:	bf04      	itt	eq
 80058b8:	1949      	addeq	r1, r1, r5
 80058ba:	6021      	streq	r1, [r4, #0]
 80058bc:	6054      	str	r4, [r2, #4]
 80058be:	e7c7      	b.n	8005850 <_free_r+0x28>
 80058c0:	b003      	add	sp, #12
 80058c2:	bd30      	pop	{r4, r5, pc}
 80058c4:	2000ace8 	.word	0x2000ace8

080058c8 <_malloc_r>:
 80058c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ca:	1ccd      	adds	r5, r1, #3
 80058cc:	f025 0503 	bic.w	r5, r5, #3
 80058d0:	3508      	adds	r5, #8
 80058d2:	2d0c      	cmp	r5, #12
 80058d4:	bf38      	it	cc
 80058d6:	250c      	movcc	r5, #12
 80058d8:	2d00      	cmp	r5, #0
 80058da:	4606      	mov	r6, r0
 80058dc:	db01      	blt.n	80058e2 <_malloc_r+0x1a>
 80058de:	42a9      	cmp	r1, r5
 80058e0:	d903      	bls.n	80058ea <_malloc_r+0x22>
 80058e2:	230c      	movs	r3, #12
 80058e4:	6033      	str	r3, [r6, #0]
 80058e6:	2000      	movs	r0, #0
 80058e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058ea:	f000 fe2b 	bl	8006544 <__malloc_lock>
 80058ee:	4921      	ldr	r1, [pc, #132]	; (8005974 <_malloc_r+0xac>)
 80058f0:	680a      	ldr	r2, [r1, #0]
 80058f2:	4614      	mov	r4, r2
 80058f4:	b99c      	cbnz	r4, 800591e <_malloc_r+0x56>
 80058f6:	4f20      	ldr	r7, [pc, #128]	; (8005978 <_malloc_r+0xb0>)
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	b923      	cbnz	r3, 8005906 <_malloc_r+0x3e>
 80058fc:	4621      	mov	r1, r4
 80058fe:	4630      	mov	r0, r6
 8005900:	f000 fb2a 	bl	8005f58 <_sbrk_r>
 8005904:	6038      	str	r0, [r7, #0]
 8005906:	4629      	mov	r1, r5
 8005908:	4630      	mov	r0, r6
 800590a:	f000 fb25 	bl	8005f58 <_sbrk_r>
 800590e:	1c43      	adds	r3, r0, #1
 8005910:	d123      	bne.n	800595a <_malloc_r+0x92>
 8005912:	230c      	movs	r3, #12
 8005914:	6033      	str	r3, [r6, #0]
 8005916:	4630      	mov	r0, r6
 8005918:	f000 fe1a 	bl	8006550 <__malloc_unlock>
 800591c:	e7e3      	b.n	80058e6 <_malloc_r+0x1e>
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	1b5b      	subs	r3, r3, r5
 8005922:	d417      	bmi.n	8005954 <_malloc_r+0x8c>
 8005924:	2b0b      	cmp	r3, #11
 8005926:	d903      	bls.n	8005930 <_malloc_r+0x68>
 8005928:	6023      	str	r3, [r4, #0]
 800592a:	441c      	add	r4, r3
 800592c:	6025      	str	r5, [r4, #0]
 800592e:	e004      	b.n	800593a <_malloc_r+0x72>
 8005930:	6863      	ldr	r3, [r4, #4]
 8005932:	42a2      	cmp	r2, r4
 8005934:	bf0c      	ite	eq
 8005936:	600b      	streq	r3, [r1, #0]
 8005938:	6053      	strne	r3, [r2, #4]
 800593a:	4630      	mov	r0, r6
 800593c:	f000 fe08 	bl	8006550 <__malloc_unlock>
 8005940:	f104 000b 	add.w	r0, r4, #11
 8005944:	1d23      	adds	r3, r4, #4
 8005946:	f020 0007 	bic.w	r0, r0, #7
 800594a:	1ac2      	subs	r2, r0, r3
 800594c:	d0cc      	beq.n	80058e8 <_malloc_r+0x20>
 800594e:	1a1b      	subs	r3, r3, r0
 8005950:	50a3      	str	r3, [r4, r2]
 8005952:	e7c9      	b.n	80058e8 <_malloc_r+0x20>
 8005954:	4622      	mov	r2, r4
 8005956:	6864      	ldr	r4, [r4, #4]
 8005958:	e7cc      	b.n	80058f4 <_malloc_r+0x2c>
 800595a:	1cc4      	adds	r4, r0, #3
 800595c:	f024 0403 	bic.w	r4, r4, #3
 8005960:	42a0      	cmp	r0, r4
 8005962:	d0e3      	beq.n	800592c <_malloc_r+0x64>
 8005964:	1a21      	subs	r1, r4, r0
 8005966:	4630      	mov	r0, r6
 8005968:	f000 faf6 	bl	8005f58 <_sbrk_r>
 800596c:	3001      	adds	r0, #1
 800596e:	d1dd      	bne.n	800592c <_malloc_r+0x64>
 8005970:	e7cf      	b.n	8005912 <_malloc_r+0x4a>
 8005972:	bf00      	nop
 8005974:	2000ace8 	.word	0x2000ace8
 8005978:	2000acec 	.word	0x2000acec

0800597c <__sfputc_r>:
 800597c:	6893      	ldr	r3, [r2, #8]
 800597e:	3b01      	subs	r3, #1
 8005980:	2b00      	cmp	r3, #0
 8005982:	b410      	push	{r4}
 8005984:	6093      	str	r3, [r2, #8]
 8005986:	da08      	bge.n	800599a <__sfputc_r+0x1e>
 8005988:	6994      	ldr	r4, [r2, #24]
 800598a:	42a3      	cmp	r3, r4
 800598c:	db01      	blt.n	8005992 <__sfputc_r+0x16>
 800598e:	290a      	cmp	r1, #10
 8005990:	d103      	bne.n	800599a <__sfputc_r+0x1e>
 8005992:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005996:	f000 baef 	b.w	8005f78 <__swbuf_r>
 800599a:	6813      	ldr	r3, [r2, #0]
 800599c:	1c58      	adds	r0, r3, #1
 800599e:	6010      	str	r0, [r2, #0]
 80059a0:	7019      	strb	r1, [r3, #0]
 80059a2:	4608      	mov	r0, r1
 80059a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059a8:	4770      	bx	lr

080059aa <__sfputs_r>:
 80059aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ac:	4606      	mov	r6, r0
 80059ae:	460f      	mov	r7, r1
 80059b0:	4614      	mov	r4, r2
 80059b2:	18d5      	adds	r5, r2, r3
 80059b4:	42ac      	cmp	r4, r5
 80059b6:	d101      	bne.n	80059bc <__sfputs_r+0x12>
 80059b8:	2000      	movs	r0, #0
 80059ba:	e007      	b.n	80059cc <__sfputs_r+0x22>
 80059bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059c0:	463a      	mov	r2, r7
 80059c2:	4630      	mov	r0, r6
 80059c4:	f7ff ffda 	bl	800597c <__sfputc_r>
 80059c8:	1c43      	adds	r3, r0, #1
 80059ca:	d1f3      	bne.n	80059b4 <__sfputs_r+0xa>
 80059cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080059d0 <_vfiprintf_r>:
 80059d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d4:	460d      	mov	r5, r1
 80059d6:	b09d      	sub	sp, #116	; 0x74
 80059d8:	4614      	mov	r4, r2
 80059da:	4698      	mov	r8, r3
 80059dc:	4606      	mov	r6, r0
 80059de:	b118      	cbz	r0, 80059e8 <_vfiprintf_r+0x18>
 80059e0:	6983      	ldr	r3, [r0, #24]
 80059e2:	b90b      	cbnz	r3, 80059e8 <_vfiprintf_r+0x18>
 80059e4:	f000 fcaa 	bl	800633c <__sinit>
 80059e8:	4b89      	ldr	r3, [pc, #548]	; (8005c10 <_vfiprintf_r+0x240>)
 80059ea:	429d      	cmp	r5, r3
 80059ec:	d11b      	bne.n	8005a26 <_vfiprintf_r+0x56>
 80059ee:	6875      	ldr	r5, [r6, #4]
 80059f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059f2:	07d9      	lsls	r1, r3, #31
 80059f4:	d405      	bmi.n	8005a02 <_vfiprintf_r+0x32>
 80059f6:	89ab      	ldrh	r3, [r5, #12]
 80059f8:	059a      	lsls	r2, r3, #22
 80059fa:	d402      	bmi.n	8005a02 <_vfiprintf_r+0x32>
 80059fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059fe:	f000 fd3b 	bl	8006478 <__retarget_lock_acquire_recursive>
 8005a02:	89ab      	ldrh	r3, [r5, #12]
 8005a04:	071b      	lsls	r3, r3, #28
 8005a06:	d501      	bpl.n	8005a0c <_vfiprintf_r+0x3c>
 8005a08:	692b      	ldr	r3, [r5, #16]
 8005a0a:	b9eb      	cbnz	r3, 8005a48 <_vfiprintf_r+0x78>
 8005a0c:	4629      	mov	r1, r5
 8005a0e:	4630      	mov	r0, r6
 8005a10:	f000 fb04 	bl	800601c <__swsetup_r>
 8005a14:	b1c0      	cbz	r0, 8005a48 <_vfiprintf_r+0x78>
 8005a16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a18:	07dc      	lsls	r4, r3, #31
 8005a1a:	d50e      	bpl.n	8005a3a <_vfiprintf_r+0x6a>
 8005a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a20:	b01d      	add	sp, #116	; 0x74
 8005a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a26:	4b7b      	ldr	r3, [pc, #492]	; (8005c14 <_vfiprintf_r+0x244>)
 8005a28:	429d      	cmp	r5, r3
 8005a2a:	d101      	bne.n	8005a30 <_vfiprintf_r+0x60>
 8005a2c:	68b5      	ldr	r5, [r6, #8]
 8005a2e:	e7df      	b.n	80059f0 <_vfiprintf_r+0x20>
 8005a30:	4b79      	ldr	r3, [pc, #484]	; (8005c18 <_vfiprintf_r+0x248>)
 8005a32:	429d      	cmp	r5, r3
 8005a34:	bf08      	it	eq
 8005a36:	68f5      	ldreq	r5, [r6, #12]
 8005a38:	e7da      	b.n	80059f0 <_vfiprintf_r+0x20>
 8005a3a:	89ab      	ldrh	r3, [r5, #12]
 8005a3c:	0598      	lsls	r0, r3, #22
 8005a3e:	d4ed      	bmi.n	8005a1c <_vfiprintf_r+0x4c>
 8005a40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a42:	f000 fd1a 	bl	800647a <__retarget_lock_release_recursive>
 8005a46:	e7e9      	b.n	8005a1c <_vfiprintf_r+0x4c>
 8005a48:	2300      	movs	r3, #0
 8005a4a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a4c:	2320      	movs	r3, #32
 8005a4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a52:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a56:	2330      	movs	r3, #48	; 0x30
 8005a58:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005c1c <_vfiprintf_r+0x24c>
 8005a5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a60:	f04f 0901 	mov.w	r9, #1
 8005a64:	4623      	mov	r3, r4
 8005a66:	469a      	mov	sl, r3
 8005a68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a6c:	b10a      	cbz	r2, 8005a72 <_vfiprintf_r+0xa2>
 8005a6e:	2a25      	cmp	r2, #37	; 0x25
 8005a70:	d1f9      	bne.n	8005a66 <_vfiprintf_r+0x96>
 8005a72:	ebba 0b04 	subs.w	fp, sl, r4
 8005a76:	d00b      	beq.n	8005a90 <_vfiprintf_r+0xc0>
 8005a78:	465b      	mov	r3, fp
 8005a7a:	4622      	mov	r2, r4
 8005a7c:	4629      	mov	r1, r5
 8005a7e:	4630      	mov	r0, r6
 8005a80:	f7ff ff93 	bl	80059aa <__sfputs_r>
 8005a84:	3001      	adds	r0, #1
 8005a86:	f000 80aa 	beq.w	8005bde <_vfiprintf_r+0x20e>
 8005a8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a8c:	445a      	add	r2, fp
 8005a8e:	9209      	str	r2, [sp, #36]	; 0x24
 8005a90:	f89a 3000 	ldrb.w	r3, [sl]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 80a2 	beq.w	8005bde <_vfiprintf_r+0x20e>
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005aa4:	f10a 0a01 	add.w	sl, sl, #1
 8005aa8:	9304      	str	r3, [sp, #16]
 8005aaa:	9307      	str	r3, [sp, #28]
 8005aac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ab0:	931a      	str	r3, [sp, #104]	; 0x68
 8005ab2:	4654      	mov	r4, sl
 8005ab4:	2205      	movs	r2, #5
 8005ab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005aba:	4858      	ldr	r0, [pc, #352]	; (8005c1c <_vfiprintf_r+0x24c>)
 8005abc:	f7fa fb88 	bl	80001d0 <memchr>
 8005ac0:	9a04      	ldr	r2, [sp, #16]
 8005ac2:	b9d8      	cbnz	r0, 8005afc <_vfiprintf_r+0x12c>
 8005ac4:	06d1      	lsls	r1, r2, #27
 8005ac6:	bf44      	itt	mi
 8005ac8:	2320      	movmi	r3, #32
 8005aca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ace:	0713      	lsls	r3, r2, #28
 8005ad0:	bf44      	itt	mi
 8005ad2:	232b      	movmi	r3, #43	; 0x2b
 8005ad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ad8:	f89a 3000 	ldrb.w	r3, [sl]
 8005adc:	2b2a      	cmp	r3, #42	; 0x2a
 8005ade:	d015      	beq.n	8005b0c <_vfiprintf_r+0x13c>
 8005ae0:	9a07      	ldr	r2, [sp, #28]
 8005ae2:	4654      	mov	r4, sl
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	f04f 0c0a 	mov.w	ip, #10
 8005aea:	4621      	mov	r1, r4
 8005aec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005af0:	3b30      	subs	r3, #48	; 0x30
 8005af2:	2b09      	cmp	r3, #9
 8005af4:	d94e      	bls.n	8005b94 <_vfiprintf_r+0x1c4>
 8005af6:	b1b0      	cbz	r0, 8005b26 <_vfiprintf_r+0x156>
 8005af8:	9207      	str	r2, [sp, #28]
 8005afa:	e014      	b.n	8005b26 <_vfiprintf_r+0x156>
 8005afc:	eba0 0308 	sub.w	r3, r0, r8
 8005b00:	fa09 f303 	lsl.w	r3, r9, r3
 8005b04:	4313      	orrs	r3, r2
 8005b06:	9304      	str	r3, [sp, #16]
 8005b08:	46a2      	mov	sl, r4
 8005b0a:	e7d2      	b.n	8005ab2 <_vfiprintf_r+0xe2>
 8005b0c:	9b03      	ldr	r3, [sp, #12]
 8005b0e:	1d19      	adds	r1, r3, #4
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	9103      	str	r1, [sp, #12]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	bfbb      	ittet	lt
 8005b18:	425b      	neglt	r3, r3
 8005b1a:	f042 0202 	orrlt.w	r2, r2, #2
 8005b1e:	9307      	strge	r3, [sp, #28]
 8005b20:	9307      	strlt	r3, [sp, #28]
 8005b22:	bfb8      	it	lt
 8005b24:	9204      	strlt	r2, [sp, #16]
 8005b26:	7823      	ldrb	r3, [r4, #0]
 8005b28:	2b2e      	cmp	r3, #46	; 0x2e
 8005b2a:	d10c      	bne.n	8005b46 <_vfiprintf_r+0x176>
 8005b2c:	7863      	ldrb	r3, [r4, #1]
 8005b2e:	2b2a      	cmp	r3, #42	; 0x2a
 8005b30:	d135      	bne.n	8005b9e <_vfiprintf_r+0x1ce>
 8005b32:	9b03      	ldr	r3, [sp, #12]
 8005b34:	1d1a      	adds	r2, r3, #4
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	9203      	str	r2, [sp, #12]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	bfb8      	it	lt
 8005b3e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b42:	3402      	adds	r4, #2
 8005b44:	9305      	str	r3, [sp, #20]
 8005b46:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005c2c <_vfiprintf_r+0x25c>
 8005b4a:	7821      	ldrb	r1, [r4, #0]
 8005b4c:	2203      	movs	r2, #3
 8005b4e:	4650      	mov	r0, sl
 8005b50:	f7fa fb3e 	bl	80001d0 <memchr>
 8005b54:	b140      	cbz	r0, 8005b68 <_vfiprintf_r+0x198>
 8005b56:	2340      	movs	r3, #64	; 0x40
 8005b58:	eba0 000a 	sub.w	r0, r0, sl
 8005b5c:	fa03 f000 	lsl.w	r0, r3, r0
 8005b60:	9b04      	ldr	r3, [sp, #16]
 8005b62:	4303      	orrs	r3, r0
 8005b64:	3401      	adds	r4, #1
 8005b66:	9304      	str	r3, [sp, #16]
 8005b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b6c:	482c      	ldr	r0, [pc, #176]	; (8005c20 <_vfiprintf_r+0x250>)
 8005b6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b72:	2206      	movs	r2, #6
 8005b74:	f7fa fb2c 	bl	80001d0 <memchr>
 8005b78:	2800      	cmp	r0, #0
 8005b7a:	d03f      	beq.n	8005bfc <_vfiprintf_r+0x22c>
 8005b7c:	4b29      	ldr	r3, [pc, #164]	; (8005c24 <_vfiprintf_r+0x254>)
 8005b7e:	bb1b      	cbnz	r3, 8005bc8 <_vfiprintf_r+0x1f8>
 8005b80:	9b03      	ldr	r3, [sp, #12]
 8005b82:	3307      	adds	r3, #7
 8005b84:	f023 0307 	bic.w	r3, r3, #7
 8005b88:	3308      	adds	r3, #8
 8005b8a:	9303      	str	r3, [sp, #12]
 8005b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b8e:	443b      	add	r3, r7
 8005b90:	9309      	str	r3, [sp, #36]	; 0x24
 8005b92:	e767      	b.n	8005a64 <_vfiprintf_r+0x94>
 8005b94:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b98:	460c      	mov	r4, r1
 8005b9a:	2001      	movs	r0, #1
 8005b9c:	e7a5      	b.n	8005aea <_vfiprintf_r+0x11a>
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	3401      	adds	r4, #1
 8005ba2:	9305      	str	r3, [sp, #20]
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	f04f 0c0a 	mov.w	ip, #10
 8005baa:	4620      	mov	r0, r4
 8005bac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bb0:	3a30      	subs	r2, #48	; 0x30
 8005bb2:	2a09      	cmp	r2, #9
 8005bb4:	d903      	bls.n	8005bbe <_vfiprintf_r+0x1ee>
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d0c5      	beq.n	8005b46 <_vfiprintf_r+0x176>
 8005bba:	9105      	str	r1, [sp, #20]
 8005bbc:	e7c3      	b.n	8005b46 <_vfiprintf_r+0x176>
 8005bbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8005bc2:	4604      	mov	r4, r0
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e7f0      	b.n	8005baa <_vfiprintf_r+0x1da>
 8005bc8:	ab03      	add	r3, sp, #12
 8005bca:	9300      	str	r3, [sp, #0]
 8005bcc:	462a      	mov	r2, r5
 8005bce:	4b16      	ldr	r3, [pc, #88]	; (8005c28 <_vfiprintf_r+0x258>)
 8005bd0:	a904      	add	r1, sp, #16
 8005bd2:	4630      	mov	r0, r6
 8005bd4:	f3af 8000 	nop.w
 8005bd8:	4607      	mov	r7, r0
 8005bda:	1c78      	adds	r0, r7, #1
 8005bdc:	d1d6      	bne.n	8005b8c <_vfiprintf_r+0x1bc>
 8005bde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005be0:	07d9      	lsls	r1, r3, #31
 8005be2:	d405      	bmi.n	8005bf0 <_vfiprintf_r+0x220>
 8005be4:	89ab      	ldrh	r3, [r5, #12]
 8005be6:	059a      	lsls	r2, r3, #22
 8005be8:	d402      	bmi.n	8005bf0 <_vfiprintf_r+0x220>
 8005bea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005bec:	f000 fc45 	bl	800647a <__retarget_lock_release_recursive>
 8005bf0:	89ab      	ldrh	r3, [r5, #12]
 8005bf2:	065b      	lsls	r3, r3, #25
 8005bf4:	f53f af12 	bmi.w	8005a1c <_vfiprintf_r+0x4c>
 8005bf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bfa:	e711      	b.n	8005a20 <_vfiprintf_r+0x50>
 8005bfc:	ab03      	add	r3, sp, #12
 8005bfe:	9300      	str	r3, [sp, #0]
 8005c00:	462a      	mov	r2, r5
 8005c02:	4b09      	ldr	r3, [pc, #36]	; (8005c28 <_vfiprintf_r+0x258>)
 8005c04:	a904      	add	r1, sp, #16
 8005c06:	4630      	mov	r0, r6
 8005c08:	f000 f880 	bl	8005d0c <_printf_i>
 8005c0c:	e7e4      	b.n	8005bd8 <_vfiprintf_r+0x208>
 8005c0e:	bf00      	nop
 8005c10:	080070ac 	.word	0x080070ac
 8005c14:	080070cc 	.word	0x080070cc
 8005c18:	0800708c 	.word	0x0800708c
 8005c1c:	08007056 	.word	0x08007056
 8005c20:	08007060 	.word	0x08007060
 8005c24:	00000000 	.word	0x00000000
 8005c28:	080059ab 	.word	0x080059ab
 8005c2c:	0800705c 	.word	0x0800705c

08005c30 <_printf_common>:
 8005c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c34:	4616      	mov	r6, r2
 8005c36:	4699      	mov	r9, r3
 8005c38:	688a      	ldr	r2, [r1, #8]
 8005c3a:	690b      	ldr	r3, [r1, #16]
 8005c3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c40:	4293      	cmp	r3, r2
 8005c42:	bfb8      	it	lt
 8005c44:	4613      	movlt	r3, r2
 8005c46:	6033      	str	r3, [r6, #0]
 8005c48:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c4c:	4607      	mov	r7, r0
 8005c4e:	460c      	mov	r4, r1
 8005c50:	b10a      	cbz	r2, 8005c56 <_printf_common+0x26>
 8005c52:	3301      	adds	r3, #1
 8005c54:	6033      	str	r3, [r6, #0]
 8005c56:	6823      	ldr	r3, [r4, #0]
 8005c58:	0699      	lsls	r1, r3, #26
 8005c5a:	bf42      	ittt	mi
 8005c5c:	6833      	ldrmi	r3, [r6, #0]
 8005c5e:	3302      	addmi	r3, #2
 8005c60:	6033      	strmi	r3, [r6, #0]
 8005c62:	6825      	ldr	r5, [r4, #0]
 8005c64:	f015 0506 	ands.w	r5, r5, #6
 8005c68:	d106      	bne.n	8005c78 <_printf_common+0x48>
 8005c6a:	f104 0a19 	add.w	sl, r4, #25
 8005c6e:	68e3      	ldr	r3, [r4, #12]
 8005c70:	6832      	ldr	r2, [r6, #0]
 8005c72:	1a9b      	subs	r3, r3, r2
 8005c74:	42ab      	cmp	r3, r5
 8005c76:	dc26      	bgt.n	8005cc6 <_printf_common+0x96>
 8005c78:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c7c:	1e13      	subs	r3, r2, #0
 8005c7e:	6822      	ldr	r2, [r4, #0]
 8005c80:	bf18      	it	ne
 8005c82:	2301      	movne	r3, #1
 8005c84:	0692      	lsls	r2, r2, #26
 8005c86:	d42b      	bmi.n	8005ce0 <_printf_common+0xb0>
 8005c88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c8c:	4649      	mov	r1, r9
 8005c8e:	4638      	mov	r0, r7
 8005c90:	47c0      	blx	r8
 8005c92:	3001      	adds	r0, #1
 8005c94:	d01e      	beq.n	8005cd4 <_printf_common+0xa4>
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	68e5      	ldr	r5, [r4, #12]
 8005c9a:	6832      	ldr	r2, [r6, #0]
 8005c9c:	f003 0306 	and.w	r3, r3, #6
 8005ca0:	2b04      	cmp	r3, #4
 8005ca2:	bf08      	it	eq
 8005ca4:	1aad      	subeq	r5, r5, r2
 8005ca6:	68a3      	ldr	r3, [r4, #8]
 8005ca8:	6922      	ldr	r2, [r4, #16]
 8005caa:	bf0c      	ite	eq
 8005cac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005cb0:	2500      	movne	r5, #0
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	bfc4      	itt	gt
 8005cb6:	1a9b      	subgt	r3, r3, r2
 8005cb8:	18ed      	addgt	r5, r5, r3
 8005cba:	2600      	movs	r6, #0
 8005cbc:	341a      	adds	r4, #26
 8005cbe:	42b5      	cmp	r5, r6
 8005cc0:	d11a      	bne.n	8005cf8 <_printf_common+0xc8>
 8005cc2:	2000      	movs	r0, #0
 8005cc4:	e008      	b.n	8005cd8 <_printf_common+0xa8>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	4652      	mov	r2, sl
 8005cca:	4649      	mov	r1, r9
 8005ccc:	4638      	mov	r0, r7
 8005cce:	47c0      	blx	r8
 8005cd0:	3001      	adds	r0, #1
 8005cd2:	d103      	bne.n	8005cdc <_printf_common+0xac>
 8005cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cdc:	3501      	adds	r5, #1
 8005cde:	e7c6      	b.n	8005c6e <_printf_common+0x3e>
 8005ce0:	18e1      	adds	r1, r4, r3
 8005ce2:	1c5a      	adds	r2, r3, #1
 8005ce4:	2030      	movs	r0, #48	; 0x30
 8005ce6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005cea:	4422      	add	r2, r4
 8005cec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005cf0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005cf4:	3302      	adds	r3, #2
 8005cf6:	e7c7      	b.n	8005c88 <_printf_common+0x58>
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	4622      	mov	r2, r4
 8005cfc:	4649      	mov	r1, r9
 8005cfe:	4638      	mov	r0, r7
 8005d00:	47c0      	blx	r8
 8005d02:	3001      	adds	r0, #1
 8005d04:	d0e6      	beq.n	8005cd4 <_printf_common+0xa4>
 8005d06:	3601      	adds	r6, #1
 8005d08:	e7d9      	b.n	8005cbe <_printf_common+0x8e>
	...

08005d0c <_printf_i>:
 8005d0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d10:	460c      	mov	r4, r1
 8005d12:	4691      	mov	r9, r2
 8005d14:	7e27      	ldrb	r7, [r4, #24]
 8005d16:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005d18:	2f78      	cmp	r7, #120	; 0x78
 8005d1a:	4680      	mov	r8, r0
 8005d1c:	469a      	mov	sl, r3
 8005d1e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d22:	d807      	bhi.n	8005d34 <_printf_i+0x28>
 8005d24:	2f62      	cmp	r7, #98	; 0x62
 8005d26:	d80a      	bhi.n	8005d3e <_printf_i+0x32>
 8005d28:	2f00      	cmp	r7, #0
 8005d2a:	f000 80d8 	beq.w	8005ede <_printf_i+0x1d2>
 8005d2e:	2f58      	cmp	r7, #88	; 0x58
 8005d30:	f000 80a3 	beq.w	8005e7a <_printf_i+0x16e>
 8005d34:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d38:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005d3c:	e03a      	b.n	8005db4 <_printf_i+0xa8>
 8005d3e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005d42:	2b15      	cmp	r3, #21
 8005d44:	d8f6      	bhi.n	8005d34 <_printf_i+0x28>
 8005d46:	a001      	add	r0, pc, #4	; (adr r0, 8005d4c <_printf_i+0x40>)
 8005d48:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005d4c:	08005da5 	.word	0x08005da5
 8005d50:	08005db9 	.word	0x08005db9
 8005d54:	08005d35 	.word	0x08005d35
 8005d58:	08005d35 	.word	0x08005d35
 8005d5c:	08005d35 	.word	0x08005d35
 8005d60:	08005d35 	.word	0x08005d35
 8005d64:	08005db9 	.word	0x08005db9
 8005d68:	08005d35 	.word	0x08005d35
 8005d6c:	08005d35 	.word	0x08005d35
 8005d70:	08005d35 	.word	0x08005d35
 8005d74:	08005d35 	.word	0x08005d35
 8005d78:	08005ec5 	.word	0x08005ec5
 8005d7c:	08005de9 	.word	0x08005de9
 8005d80:	08005ea7 	.word	0x08005ea7
 8005d84:	08005d35 	.word	0x08005d35
 8005d88:	08005d35 	.word	0x08005d35
 8005d8c:	08005ee7 	.word	0x08005ee7
 8005d90:	08005d35 	.word	0x08005d35
 8005d94:	08005de9 	.word	0x08005de9
 8005d98:	08005d35 	.word	0x08005d35
 8005d9c:	08005d35 	.word	0x08005d35
 8005da0:	08005eaf 	.word	0x08005eaf
 8005da4:	680b      	ldr	r3, [r1, #0]
 8005da6:	1d1a      	adds	r2, r3, #4
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	600a      	str	r2, [r1, #0]
 8005dac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005db0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005db4:	2301      	movs	r3, #1
 8005db6:	e0a3      	b.n	8005f00 <_printf_i+0x1f4>
 8005db8:	6825      	ldr	r5, [r4, #0]
 8005dba:	6808      	ldr	r0, [r1, #0]
 8005dbc:	062e      	lsls	r6, r5, #24
 8005dbe:	f100 0304 	add.w	r3, r0, #4
 8005dc2:	d50a      	bpl.n	8005dda <_printf_i+0xce>
 8005dc4:	6805      	ldr	r5, [r0, #0]
 8005dc6:	600b      	str	r3, [r1, #0]
 8005dc8:	2d00      	cmp	r5, #0
 8005dca:	da03      	bge.n	8005dd4 <_printf_i+0xc8>
 8005dcc:	232d      	movs	r3, #45	; 0x2d
 8005dce:	426d      	negs	r5, r5
 8005dd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dd4:	485e      	ldr	r0, [pc, #376]	; (8005f50 <_printf_i+0x244>)
 8005dd6:	230a      	movs	r3, #10
 8005dd8:	e019      	b.n	8005e0e <_printf_i+0x102>
 8005dda:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005dde:	6805      	ldr	r5, [r0, #0]
 8005de0:	600b      	str	r3, [r1, #0]
 8005de2:	bf18      	it	ne
 8005de4:	b22d      	sxthne	r5, r5
 8005de6:	e7ef      	b.n	8005dc8 <_printf_i+0xbc>
 8005de8:	680b      	ldr	r3, [r1, #0]
 8005dea:	6825      	ldr	r5, [r4, #0]
 8005dec:	1d18      	adds	r0, r3, #4
 8005dee:	6008      	str	r0, [r1, #0]
 8005df0:	0628      	lsls	r0, r5, #24
 8005df2:	d501      	bpl.n	8005df8 <_printf_i+0xec>
 8005df4:	681d      	ldr	r5, [r3, #0]
 8005df6:	e002      	b.n	8005dfe <_printf_i+0xf2>
 8005df8:	0669      	lsls	r1, r5, #25
 8005dfa:	d5fb      	bpl.n	8005df4 <_printf_i+0xe8>
 8005dfc:	881d      	ldrh	r5, [r3, #0]
 8005dfe:	4854      	ldr	r0, [pc, #336]	; (8005f50 <_printf_i+0x244>)
 8005e00:	2f6f      	cmp	r7, #111	; 0x6f
 8005e02:	bf0c      	ite	eq
 8005e04:	2308      	moveq	r3, #8
 8005e06:	230a      	movne	r3, #10
 8005e08:	2100      	movs	r1, #0
 8005e0a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e0e:	6866      	ldr	r6, [r4, #4]
 8005e10:	60a6      	str	r6, [r4, #8]
 8005e12:	2e00      	cmp	r6, #0
 8005e14:	bfa2      	ittt	ge
 8005e16:	6821      	ldrge	r1, [r4, #0]
 8005e18:	f021 0104 	bicge.w	r1, r1, #4
 8005e1c:	6021      	strge	r1, [r4, #0]
 8005e1e:	b90d      	cbnz	r5, 8005e24 <_printf_i+0x118>
 8005e20:	2e00      	cmp	r6, #0
 8005e22:	d04d      	beq.n	8005ec0 <_printf_i+0x1b4>
 8005e24:	4616      	mov	r6, r2
 8005e26:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e2a:	fb03 5711 	mls	r7, r3, r1, r5
 8005e2e:	5dc7      	ldrb	r7, [r0, r7]
 8005e30:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e34:	462f      	mov	r7, r5
 8005e36:	42bb      	cmp	r3, r7
 8005e38:	460d      	mov	r5, r1
 8005e3a:	d9f4      	bls.n	8005e26 <_printf_i+0x11a>
 8005e3c:	2b08      	cmp	r3, #8
 8005e3e:	d10b      	bne.n	8005e58 <_printf_i+0x14c>
 8005e40:	6823      	ldr	r3, [r4, #0]
 8005e42:	07df      	lsls	r7, r3, #31
 8005e44:	d508      	bpl.n	8005e58 <_printf_i+0x14c>
 8005e46:	6923      	ldr	r3, [r4, #16]
 8005e48:	6861      	ldr	r1, [r4, #4]
 8005e4a:	4299      	cmp	r1, r3
 8005e4c:	bfde      	ittt	le
 8005e4e:	2330      	movle	r3, #48	; 0x30
 8005e50:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e54:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e58:	1b92      	subs	r2, r2, r6
 8005e5a:	6122      	str	r2, [r4, #16]
 8005e5c:	f8cd a000 	str.w	sl, [sp]
 8005e60:	464b      	mov	r3, r9
 8005e62:	aa03      	add	r2, sp, #12
 8005e64:	4621      	mov	r1, r4
 8005e66:	4640      	mov	r0, r8
 8005e68:	f7ff fee2 	bl	8005c30 <_printf_common>
 8005e6c:	3001      	adds	r0, #1
 8005e6e:	d14c      	bne.n	8005f0a <_printf_i+0x1fe>
 8005e70:	f04f 30ff 	mov.w	r0, #4294967295
 8005e74:	b004      	add	sp, #16
 8005e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e7a:	4835      	ldr	r0, [pc, #212]	; (8005f50 <_printf_i+0x244>)
 8005e7c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	680e      	ldr	r6, [r1, #0]
 8005e84:	061f      	lsls	r7, r3, #24
 8005e86:	f856 5b04 	ldr.w	r5, [r6], #4
 8005e8a:	600e      	str	r6, [r1, #0]
 8005e8c:	d514      	bpl.n	8005eb8 <_printf_i+0x1ac>
 8005e8e:	07d9      	lsls	r1, r3, #31
 8005e90:	bf44      	itt	mi
 8005e92:	f043 0320 	orrmi.w	r3, r3, #32
 8005e96:	6023      	strmi	r3, [r4, #0]
 8005e98:	b91d      	cbnz	r5, 8005ea2 <_printf_i+0x196>
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	f023 0320 	bic.w	r3, r3, #32
 8005ea0:	6023      	str	r3, [r4, #0]
 8005ea2:	2310      	movs	r3, #16
 8005ea4:	e7b0      	b.n	8005e08 <_printf_i+0xfc>
 8005ea6:	6823      	ldr	r3, [r4, #0]
 8005ea8:	f043 0320 	orr.w	r3, r3, #32
 8005eac:	6023      	str	r3, [r4, #0]
 8005eae:	2378      	movs	r3, #120	; 0x78
 8005eb0:	4828      	ldr	r0, [pc, #160]	; (8005f54 <_printf_i+0x248>)
 8005eb2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005eb6:	e7e3      	b.n	8005e80 <_printf_i+0x174>
 8005eb8:	065e      	lsls	r6, r3, #25
 8005eba:	bf48      	it	mi
 8005ebc:	b2ad      	uxthmi	r5, r5
 8005ebe:	e7e6      	b.n	8005e8e <_printf_i+0x182>
 8005ec0:	4616      	mov	r6, r2
 8005ec2:	e7bb      	b.n	8005e3c <_printf_i+0x130>
 8005ec4:	680b      	ldr	r3, [r1, #0]
 8005ec6:	6826      	ldr	r6, [r4, #0]
 8005ec8:	6960      	ldr	r0, [r4, #20]
 8005eca:	1d1d      	adds	r5, r3, #4
 8005ecc:	600d      	str	r5, [r1, #0]
 8005ece:	0635      	lsls	r5, r6, #24
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	d501      	bpl.n	8005ed8 <_printf_i+0x1cc>
 8005ed4:	6018      	str	r0, [r3, #0]
 8005ed6:	e002      	b.n	8005ede <_printf_i+0x1d2>
 8005ed8:	0671      	lsls	r1, r6, #25
 8005eda:	d5fb      	bpl.n	8005ed4 <_printf_i+0x1c8>
 8005edc:	8018      	strh	r0, [r3, #0]
 8005ede:	2300      	movs	r3, #0
 8005ee0:	6123      	str	r3, [r4, #16]
 8005ee2:	4616      	mov	r6, r2
 8005ee4:	e7ba      	b.n	8005e5c <_printf_i+0x150>
 8005ee6:	680b      	ldr	r3, [r1, #0]
 8005ee8:	1d1a      	adds	r2, r3, #4
 8005eea:	600a      	str	r2, [r1, #0]
 8005eec:	681e      	ldr	r6, [r3, #0]
 8005eee:	6862      	ldr	r2, [r4, #4]
 8005ef0:	2100      	movs	r1, #0
 8005ef2:	4630      	mov	r0, r6
 8005ef4:	f7fa f96c 	bl	80001d0 <memchr>
 8005ef8:	b108      	cbz	r0, 8005efe <_printf_i+0x1f2>
 8005efa:	1b80      	subs	r0, r0, r6
 8005efc:	6060      	str	r0, [r4, #4]
 8005efe:	6863      	ldr	r3, [r4, #4]
 8005f00:	6123      	str	r3, [r4, #16]
 8005f02:	2300      	movs	r3, #0
 8005f04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f08:	e7a8      	b.n	8005e5c <_printf_i+0x150>
 8005f0a:	6923      	ldr	r3, [r4, #16]
 8005f0c:	4632      	mov	r2, r6
 8005f0e:	4649      	mov	r1, r9
 8005f10:	4640      	mov	r0, r8
 8005f12:	47d0      	blx	sl
 8005f14:	3001      	adds	r0, #1
 8005f16:	d0ab      	beq.n	8005e70 <_printf_i+0x164>
 8005f18:	6823      	ldr	r3, [r4, #0]
 8005f1a:	079b      	lsls	r3, r3, #30
 8005f1c:	d413      	bmi.n	8005f46 <_printf_i+0x23a>
 8005f1e:	68e0      	ldr	r0, [r4, #12]
 8005f20:	9b03      	ldr	r3, [sp, #12]
 8005f22:	4298      	cmp	r0, r3
 8005f24:	bfb8      	it	lt
 8005f26:	4618      	movlt	r0, r3
 8005f28:	e7a4      	b.n	8005e74 <_printf_i+0x168>
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	4632      	mov	r2, r6
 8005f2e:	4649      	mov	r1, r9
 8005f30:	4640      	mov	r0, r8
 8005f32:	47d0      	blx	sl
 8005f34:	3001      	adds	r0, #1
 8005f36:	d09b      	beq.n	8005e70 <_printf_i+0x164>
 8005f38:	3501      	adds	r5, #1
 8005f3a:	68e3      	ldr	r3, [r4, #12]
 8005f3c:	9903      	ldr	r1, [sp, #12]
 8005f3e:	1a5b      	subs	r3, r3, r1
 8005f40:	42ab      	cmp	r3, r5
 8005f42:	dcf2      	bgt.n	8005f2a <_printf_i+0x21e>
 8005f44:	e7eb      	b.n	8005f1e <_printf_i+0x212>
 8005f46:	2500      	movs	r5, #0
 8005f48:	f104 0619 	add.w	r6, r4, #25
 8005f4c:	e7f5      	b.n	8005f3a <_printf_i+0x22e>
 8005f4e:	bf00      	nop
 8005f50:	08007067 	.word	0x08007067
 8005f54:	08007078 	.word	0x08007078

08005f58 <_sbrk_r>:
 8005f58:	b538      	push	{r3, r4, r5, lr}
 8005f5a:	4d06      	ldr	r5, [pc, #24]	; (8005f74 <_sbrk_r+0x1c>)
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	4604      	mov	r4, r0
 8005f60:	4608      	mov	r0, r1
 8005f62:	602b      	str	r3, [r5, #0]
 8005f64:	f7fc f9e0 	bl	8002328 <_sbrk>
 8005f68:	1c43      	adds	r3, r0, #1
 8005f6a:	d102      	bne.n	8005f72 <_sbrk_r+0x1a>
 8005f6c:	682b      	ldr	r3, [r5, #0]
 8005f6e:	b103      	cbz	r3, 8005f72 <_sbrk_r+0x1a>
 8005f70:	6023      	str	r3, [r4, #0]
 8005f72:	bd38      	pop	{r3, r4, r5, pc}
 8005f74:	2000af4c 	.word	0x2000af4c

08005f78 <__swbuf_r>:
 8005f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f7a:	460e      	mov	r6, r1
 8005f7c:	4614      	mov	r4, r2
 8005f7e:	4605      	mov	r5, r0
 8005f80:	b118      	cbz	r0, 8005f8a <__swbuf_r+0x12>
 8005f82:	6983      	ldr	r3, [r0, #24]
 8005f84:	b90b      	cbnz	r3, 8005f8a <__swbuf_r+0x12>
 8005f86:	f000 f9d9 	bl	800633c <__sinit>
 8005f8a:	4b21      	ldr	r3, [pc, #132]	; (8006010 <__swbuf_r+0x98>)
 8005f8c:	429c      	cmp	r4, r3
 8005f8e:	d12b      	bne.n	8005fe8 <__swbuf_r+0x70>
 8005f90:	686c      	ldr	r4, [r5, #4]
 8005f92:	69a3      	ldr	r3, [r4, #24]
 8005f94:	60a3      	str	r3, [r4, #8]
 8005f96:	89a3      	ldrh	r3, [r4, #12]
 8005f98:	071a      	lsls	r2, r3, #28
 8005f9a:	d52f      	bpl.n	8005ffc <__swbuf_r+0x84>
 8005f9c:	6923      	ldr	r3, [r4, #16]
 8005f9e:	b36b      	cbz	r3, 8005ffc <__swbuf_r+0x84>
 8005fa0:	6923      	ldr	r3, [r4, #16]
 8005fa2:	6820      	ldr	r0, [r4, #0]
 8005fa4:	1ac0      	subs	r0, r0, r3
 8005fa6:	6963      	ldr	r3, [r4, #20]
 8005fa8:	b2f6      	uxtb	r6, r6
 8005faa:	4283      	cmp	r3, r0
 8005fac:	4637      	mov	r7, r6
 8005fae:	dc04      	bgt.n	8005fba <__swbuf_r+0x42>
 8005fb0:	4621      	mov	r1, r4
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	f000 f92e 	bl	8006214 <_fflush_r>
 8005fb8:	bb30      	cbnz	r0, 8006008 <__swbuf_r+0x90>
 8005fba:	68a3      	ldr	r3, [r4, #8]
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	60a3      	str	r3, [r4, #8]
 8005fc0:	6823      	ldr	r3, [r4, #0]
 8005fc2:	1c5a      	adds	r2, r3, #1
 8005fc4:	6022      	str	r2, [r4, #0]
 8005fc6:	701e      	strb	r6, [r3, #0]
 8005fc8:	6963      	ldr	r3, [r4, #20]
 8005fca:	3001      	adds	r0, #1
 8005fcc:	4283      	cmp	r3, r0
 8005fce:	d004      	beq.n	8005fda <__swbuf_r+0x62>
 8005fd0:	89a3      	ldrh	r3, [r4, #12]
 8005fd2:	07db      	lsls	r3, r3, #31
 8005fd4:	d506      	bpl.n	8005fe4 <__swbuf_r+0x6c>
 8005fd6:	2e0a      	cmp	r6, #10
 8005fd8:	d104      	bne.n	8005fe4 <__swbuf_r+0x6c>
 8005fda:	4621      	mov	r1, r4
 8005fdc:	4628      	mov	r0, r5
 8005fde:	f000 f919 	bl	8006214 <_fflush_r>
 8005fe2:	b988      	cbnz	r0, 8006008 <__swbuf_r+0x90>
 8005fe4:	4638      	mov	r0, r7
 8005fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fe8:	4b0a      	ldr	r3, [pc, #40]	; (8006014 <__swbuf_r+0x9c>)
 8005fea:	429c      	cmp	r4, r3
 8005fec:	d101      	bne.n	8005ff2 <__swbuf_r+0x7a>
 8005fee:	68ac      	ldr	r4, [r5, #8]
 8005ff0:	e7cf      	b.n	8005f92 <__swbuf_r+0x1a>
 8005ff2:	4b09      	ldr	r3, [pc, #36]	; (8006018 <__swbuf_r+0xa0>)
 8005ff4:	429c      	cmp	r4, r3
 8005ff6:	bf08      	it	eq
 8005ff8:	68ec      	ldreq	r4, [r5, #12]
 8005ffa:	e7ca      	b.n	8005f92 <__swbuf_r+0x1a>
 8005ffc:	4621      	mov	r1, r4
 8005ffe:	4628      	mov	r0, r5
 8006000:	f000 f80c 	bl	800601c <__swsetup_r>
 8006004:	2800      	cmp	r0, #0
 8006006:	d0cb      	beq.n	8005fa0 <__swbuf_r+0x28>
 8006008:	f04f 37ff 	mov.w	r7, #4294967295
 800600c:	e7ea      	b.n	8005fe4 <__swbuf_r+0x6c>
 800600e:	bf00      	nop
 8006010:	080070ac 	.word	0x080070ac
 8006014:	080070cc 	.word	0x080070cc
 8006018:	0800708c 	.word	0x0800708c

0800601c <__swsetup_r>:
 800601c:	4b32      	ldr	r3, [pc, #200]	; (80060e8 <__swsetup_r+0xcc>)
 800601e:	b570      	push	{r4, r5, r6, lr}
 8006020:	681d      	ldr	r5, [r3, #0]
 8006022:	4606      	mov	r6, r0
 8006024:	460c      	mov	r4, r1
 8006026:	b125      	cbz	r5, 8006032 <__swsetup_r+0x16>
 8006028:	69ab      	ldr	r3, [r5, #24]
 800602a:	b913      	cbnz	r3, 8006032 <__swsetup_r+0x16>
 800602c:	4628      	mov	r0, r5
 800602e:	f000 f985 	bl	800633c <__sinit>
 8006032:	4b2e      	ldr	r3, [pc, #184]	; (80060ec <__swsetup_r+0xd0>)
 8006034:	429c      	cmp	r4, r3
 8006036:	d10f      	bne.n	8006058 <__swsetup_r+0x3c>
 8006038:	686c      	ldr	r4, [r5, #4]
 800603a:	89a3      	ldrh	r3, [r4, #12]
 800603c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006040:	0719      	lsls	r1, r3, #28
 8006042:	d42c      	bmi.n	800609e <__swsetup_r+0x82>
 8006044:	06dd      	lsls	r5, r3, #27
 8006046:	d411      	bmi.n	800606c <__swsetup_r+0x50>
 8006048:	2309      	movs	r3, #9
 800604a:	6033      	str	r3, [r6, #0]
 800604c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006050:	81a3      	strh	r3, [r4, #12]
 8006052:	f04f 30ff 	mov.w	r0, #4294967295
 8006056:	e03e      	b.n	80060d6 <__swsetup_r+0xba>
 8006058:	4b25      	ldr	r3, [pc, #148]	; (80060f0 <__swsetup_r+0xd4>)
 800605a:	429c      	cmp	r4, r3
 800605c:	d101      	bne.n	8006062 <__swsetup_r+0x46>
 800605e:	68ac      	ldr	r4, [r5, #8]
 8006060:	e7eb      	b.n	800603a <__swsetup_r+0x1e>
 8006062:	4b24      	ldr	r3, [pc, #144]	; (80060f4 <__swsetup_r+0xd8>)
 8006064:	429c      	cmp	r4, r3
 8006066:	bf08      	it	eq
 8006068:	68ec      	ldreq	r4, [r5, #12]
 800606a:	e7e6      	b.n	800603a <__swsetup_r+0x1e>
 800606c:	0758      	lsls	r0, r3, #29
 800606e:	d512      	bpl.n	8006096 <__swsetup_r+0x7a>
 8006070:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006072:	b141      	cbz	r1, 8006086 <__swsetup_r+0x6a>
 8006074:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006078:	4299      	cmp	r1, r3
 800607a:	d002      	beq.n	8006082 <__swsetup_r+0x66>
 800607c:	4630      	mov	r0, r6
 800607e:	f7ff fbd3 	bl	8005828 <_free_r>
 8006082:	2300      	movs	r3, #0
 8006084:	6363      	str	r3, [r4, #52]	; 0x34
 8006086:	89a3      	ldrh	r3, [r4, #12]
 8006088:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800608c:	81a3      	strh	r3, [r4, #12]
 800608e:	2300      	movs	r3, #0
 8006090:	6063      	str	r3, [r4, #4]
 8006092:	6923      	ldr	r3, [r4, #16]
 8006094:	6023      	str	r3, [r4, #0]
 8006096:	89a3      	ldrh	r3, [r4, #12]
 8006098:	f043 0308 	orr.w	r3, r3, #8
 800609c:	81a3      	strh	r3, [r4, #12]
 800609e:	6923      	ldr	r3, [r4, #16]
 80060a0:	b94b      	cbnz	r3, 80060b6 <__swsetup_r+0x9a>
 80060a2:	89a3      	ldrh	r3, [r4, #12]
 80060a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80060a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060ac:	d003      	beq.n	80060b6 <__swsetup_r+0x9a>
 80060ae:	4621      	mov	r1, r4
 80060b0:	4630      	mov	r0, r6
 80060b2:	f000 fa07 	bl	80064c4 <__smakebuf_r>
 80060b6:	89a0      	ldrh	r0, [r4, #12]
 80060b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060bc:	f010 0301 	ands.w	r3, r0, #1
 80060c0:	d00a      	beq.n	80060d8 <__swsetup_r+0xbc>
 80060c2:	2300      	movs	r3, #0
 80060c4:	60a3      	str	r3, [r4, #8]
 80060c6:	6963      	ldr	r3, [r4, #20]
 80060c8:	425b      	negs	r3, r3
 80060ca:	61a3      	str	r3, [r4, #24]
 80060cc:	6923      	ldr	r3, [r4, #16]
 80060ce:	b943      	cbnz	r3, 80060e2 <__swsetup_r+0xc6>
 80060d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80060d4:	d1ba      	bne.n	800604c <__swsetup_r+0x30>
 80060d6:	bd70      	pop	{r4, r5, r6, pc}
 80060d8:	0781      	lsls	r1, r0, #30
 80060da:	bf58      	it	pl
 80060dc:	6963      	ldrpl	r3, [r4, #20]
 80060de:	60a3      	str	r3, [r4, #8]
 80060e0:	e7f4      	b.n	80060cc <__swsetup_r+0xb0>
 80060e2:	2000      	movs	r0, #0
 80060e4:	e7f7      	b.n	80060d6 <__swsetup_r+0xba>
 80060e6:	bf00      	nop
 80060e8:	20000014 	.word	0x20000014
 80060ec:	080070ac 	.word	0x080070ac
 80060f0:	080070cc 	.word	0x080070cc
 80060f4:	0800708c 	.word	0x0800708c

080060f8 <abort>:
 80060f8:	b508      	push	{r3, lr}
 80060fa:	2006      	movs	r0, #6
 80060fc:	f000 fa56 	bl	80065ac <raise>
 8006100:	2001      	movs	r0, #1
 8006102:	f7fc f899 	bl	8002238 <_exit>
	...

08006108 <__sflush_r>:
 8006108:	898a      	ldrh	r2, [r1, #12]
 800610a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800610e:	4605      	mov	r5, r0
 8006110:	0710      	lsls	r0, r2, #28
 8006112:	460c      	mov	r4, r1
 8006114:	d458      	bmi.n	80061c8 <__sflush_r+0xc0>
 8006116:	684b      	ldr	r3, [r1, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	dc05      	bgt.n	8006128 <__sflush_r+0x20>
 800611c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800611e:	2b00      	cmp	r3, #0
 8006120:	dc02      	bgt.n	8006128 <__sflush_r+0x20>
 8006122:	2000      	movs	r0, #0
 8006124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006128:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800612a:	2e00      	cmp	r6, #0
 800612c:	d0f9      	beq.n	8006122 <__sflush_r+0x1a>
 800612e:	2300      	movs	r3, #0
 8006130:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006134:	682f      	ldr	r7, [r5, #0]
 8006136:	602b      	str	r3, [r5, #0]
 8006138:	d032      	beq.n	80061a0 <__sflush_r+0x98>
 800613a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800613c:	89a3      	ldrh	r3, [r4, #12]
 800613e:	075a      	lsls	r2, r3, #29
 8006140:	d505      	bpl.n	800614e <__sflush_r+0x46>
 8006142:	6863      	ldr	r3, [r4, #4]
 8006144:	1ac0      	subs	r0, r0, r3
 8006146:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006148:	b10b      	cbz	r3, 800614e <__sflush_r+0x46>
 800614a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800614c:	1ac0      	subs	r0, r0, r3
 800614e:	2300      	movs	r3, #0
 8006150:	4602      	mov	r2, r0
 8006152:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006154:	6a21      	ldr	r1, [r4, #32]
 8006156:	4628      	mov	r0, r5
 8006158:	47b0      	blx	r6
 800615a:	1c43      	adds	r3, r0, #1
 800615c:	89a3      	ldrh	r3, [r4, #12]
 800615e:	d106      	bne.n	800616e <__sflush_r+0x66>
 8006160:	6829      	ldr	r1, [r5, #0]
 8006162:	291d      	cmp	r1, #29
 8006164:	d82c      	bhi.n	80061c0 <__sflush_r+0xb8>
 8006166:	4a2a      	ldr	r2, [pc, #168]	; (8006210 <__sflush_r+0x108>)
 8006168:	40ca      	lsrs	r2, r1
 800616a:	07d6      	lsls	r6, r2, #31
 800616c:	d528      	bpl.n	80061c0 <__sflush_r+0xb8>
 800616e:	2200      	movs	r2, #0
 8006170:	6062      	str	r2, [r4, #4]
 8006172:	04d9      	lsls	r1, r3, #19
 8006174:	6922      	ldr	r2, [r4, #16]
 8006176:	6022      	str	r2, [r4, #0]
 8006178:	d504      	bpl.n	8006184 <__sflush_r+0x7c>
 800617a:	1c42      	adds	r2, r0, #1
 800617c:	d101      	bne.n	8006182 <__sflush_r+0x7a>
 800617e:	682b      	ldr	r3, [r5, #0]
 8006180:	b903      	cbnz	r3, 8006184 <__sflush_r+0x7c>
 8006182:	6560      	str	r0, [r4, #84]	; 0x54
 8006184:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006186:	602f      	str	r7, [r5, #0]
 8006188:	2900      	cmp	r1, #0
 800618a:	d0ca      	beq.n	8006122 <__sflush_r+0x1a>
 800618c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006190:	4299      	cmp	r1, r3
 8006192:	d002      	beq.n	800619a <__sflush_r+0x92>
 8006194:	4628      	mov	r0, r5
 8006196:	f7ff fb47 	bl	8005828 <_free_r>
 800619a:	2000      	movs	r0, #0
 800619c:	6360      	str	r0, [r4, #52]	; 0x34
 800619e:	e7c1      	b.n	8006124 <__sflush_r+0x1c>
 80061a0:	6a21      	ldr	r1, [r4, #32]
 80061a2:	2301      	movs	r3, #1
 80061a4:	4628      	mov	r0, r5
 80061a6:	47b0      	blx	r6
 80061a8:	1c41      	adds	r1, r0, #1
 80061aa:	d1c7      	bne.n	800613c <__sflush_r+0x34>
 80061ac:	682b      	ldr	r3, [r5, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d0c4      	beq.n	800613c <__sflush_r+0x34>
 80061b2:	2b1d      	cmp	r3, #29
 80061b4:	d001      	beq.n	80061ba <__sflush_r+0xb2>
 80061b6:	2b16      	cmp	r3, #22
 80061b8:	d101      	bne.n	80061be <__sflush_r+0xb6>
 80061ba:	602f      	str	r7, [r5, #0]
 80061bc:	e7b1      	b.n	8006122 <__sflush_r+0x1a>
 80061be:	89a3      	ldrh	r3, [r4, #12]
 80061c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061c4:	81a3      	strh	r3, [r4, #12]
 80061c6:	e7ad      	b.n	8006124 <__sflush_r+0x1c>
 80061c8:	690f      	ldr	r7, [r1, #16]
 80061ca:	2f00      	cmp	r7, #0
 80061cc:	d0a9      	beq.n	8006122 <__sflush_r+0x1a>
 80061ce:	0793      	lsls	r3, r2, #30
 80061d0:	680e      	ldr	r6, [r1, #0]
 80061d2:	bf08      	it	eq
 80061d4:	694b      	ldreq	r3, [r1, #20]
 80061d6:	600f      	str	r7, [r1, #0]
 80061d8:	bf18      	it	ne
 80061da:	2300      	movne	r3, #0
 80061dc:	eba6 0807 	sub.w	r8, r6, r7
 80061e0:	608b      	str	r3, [r1, #8]
 80061e2:	f1b8 0f00 	cmp.w	r8, #0
 80061e6:	dd9c      	ble.n	8006122 <__sflush_r+0x1a>
 80061e8:	6a21      	ldr	r1, [r4, #32]
 80061ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80061ec:	4643      	mov	r3, r8
 80061ee:	463a      	mov	r2, r7
 80061f0:	4628      	mov	r0, r5
 80061f2:	47b0      	blx	r6
 80061f4:	2800      	cmp	r0, #0
 80061f6:	dc06      	bgt.n	8006206 <__sflush_r+0xfe>
 80061f8:	89a3      	ldrh	r3, [r4, #12]
 80061fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061fe:	81a3      	strh	r3, [r4, #12]
 8006200:	f04f 30ff 	mov.w	r0, #4294967295
 8006204:	e78e      	b.n	8006124 <__sflush_r+0x1c>
 8006206:	4407      	add	r7, r0
 8006208:	eba8 0800 	sub.w	r8, r8, r0
 800620c:	e7e9      	b.n	80061e2 <__sflush_r+0xda>
 800620e:	bf00      	nop
 8006210:	20400001 	.word	0x20400001

08006214 <_fflush_r>:
 8006214:	b538      	push	{r3, r4, r5, lr}
 8006216:	690b      	ldr	r3, [r1, #16]
 8006218:	4605      	mov	r5, r0
 800621a:	460c      	mov	r4, r1
 800621c:	b913      	cbnz	r3, 8006224 <_fflush_r+0x10>
 800621e:	2500      	movs	r5, #0
 8006220:	4628      	mov	r0, r5
 8006222:	bd38      	pop	{r3, r4, r5, pc}
 8006224:	b118      	cbz	r0, 800622e <_fflush_r+0x1a>
 8006226:	6983      	ldr	r3, [r0, #24]
 8006228:	b90b      	cbnz	r3, 800622e <_fflush_r+0x1a>
 800622a:	f000 f887 	bl	800633c <__sinit>
 800622e:	4b14      	ldr	r3, [pc, #80]	; (8006280 <_fflush_r+0x6c>)
 8006230:	429c      	cmp	r4, r3
 8006232:	d11b      	bne.n	800626c <_fflush_r+0x58>
 8006234:	686c      	ldr	r4, [r5, #4]
 8006236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d0ef      	beq.n	800621e <_fflush_r+0xa>
 800623e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006240:	07d0      	lsls	r0, r2, #31
 8006242:	d404      	bmi.n	800624e <_fflush_r+0x3a>
 8006244:	0599      	lsls	r1, r3, #22
 8006246:	d402      	bmi.n	800624e <_fflush_r+0x3a>
 8006248:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800624a:	f000 f915 	bl	8006478 <__retarget_lock_acquire_recursive>
 800624e:	4628      	mov	r0, r5
 8006250:	4621      	mov	r1, r4
 8006252:	f7ff ff59 	bl	8006108 <__sflush_r>
 8006256:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006258:	07da      	lsls	r2, r3, #31
 800625a:	4605      	mov	r5, r0
 800625c:	d4e0      	bmi.n	8006220 <_fflush_r+0xc>
 800625e:	89a3      	ldrh	r3, [r4, #12]
 8006260:	059b      	lsls	r3, r3, #22
 8006262:	d4dd      	bmi.n	8006220 <_fflush_r+0xc>
 8006264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006266:	f000 f908 	bl	800647a <__retarget_lock_release_recursive>
 800626a:	e7d9      	b.n	8006220 <_fflush_r+0xc>
 800626c:	4b05      	ldr	r3, [pc, #20]	; (8006284 <_fflush_r+0x70>)
 800626e:	429c      	cmp	r4, r3
 8006270:	d101      	bne.n	8006276 <_fflush_r+0x62>
 8006272:	68ac      	ldr	r4, [r5, #8]
 8006274:	e7df      	b.n	8006236 <_fflush_r+0x22>
 8006276:	4b04      	ldr	r3, [pc, #16]	; (8006288 <_fflush_r+0x74>)
 8006278:	429c      	cmp	r4, r3
 800627a:	bf08      	it	eq
 800627c:	68ec      	ldreq	r4, [r5, #12]
 800627e:	e7da      	b.n	8006236 <_fflush_r+0x22>
 8006280:	080070ac 	.word	0x080070ac
 8006284:	080070cc 	.word	0x080070cc
 8006288:	0800708c 	.word	0x0800708c

0800628c <std>:
 800628c:	2300      	movs	r3, #0
 800628e:	b510      	push	{r4, lr}
 8006290:	4604      	mov	r4, r0
 8006292:	e9c0 3300 	strd	r3, r3, [r0]
 8006296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800629a:	6083      	str	r3, [r0, #8]
 800629c:	8181      	strh	r1, [r0, #12]
 800629e:	6643      	str	r3, [r0, #100]	; 0x64
 80062a0:	81c2      	strh	r2, [r0, #14]
 80062a2:	6183      	str	r3, [r0, #24]
 80062a4:	4619      	mov	r1, r3
 80062a6:	2208      	movs	r2, #8
 80062a8:	305c      	adds	r0, #92	; 0x5c
 80062aa:	f7ff fa3d 	bl	8005728 <memset>
 80062ae:	4b05      	ldr	r3, [pc, #20]	; (80062c4 <std+0x38>)
 80062b0:	6263      	str	r3, [r4, #36]	; 0x24
 80062b2:	4b05      	ldr	r3, [pc, #20]	; (80062c8 <std+0x3c>)
 80062b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80062b6:	4b05      	ldr	r3, [pc, #20]	; (80062cc <std+0x40>)
 80062b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80062ba:	4b05      	ldr	r3, [pc, #20]	; (80062d0 <std+0x44>)
 80062bc:	6224      	str	r4, [r4, #32]
 80062be:	6323      	str	r3, [r4, #48]	; 0x30
 80062c0:	bd10      	pop	{r4, pc}
 80062c2:	bf00      	nop
 80062c4:	080065e5 	.word	0x080065e5
 80062c8:	08006607 	.word	0x08006607
 80062cc:	0800663f 	.word	0x0800663f
 80062d0:	08006663 	.word	0x08006663

080062d4 <_cleanup_r>:
 80062d4:	4901      	ldr	r1, [pc, #4]	; (80062dc <_cleanup_r+0x8>)
 80062d6:	f000 b8af 	b.w	8006438 <_fwalk_reent>
 80062da:	bf00      	nop
 80062dc:	08006215 	.word	0x08006215

080062e0 <__sfmoreglue>:
 80062e0:	b570      	push	{r4, r5, r6, lr}
 80062e2:	1e4a      	subs	r2, r1, #1
 80062e4:	2568      	movs	r5, #104	; 0x68
 80062e6:	4355      	muls	r5, r2
 80062e8:	460e      	mov	r6, r1
 80062ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80062ee:	f7ff faeb 	bl	80058c8 <_malloc_r>
 80062f2:	4604      	mov	r4, r0
 80062f4:	b140      	cbz	r0, 8006308 <__sfmoreglue+0x28>
 80062f6:	2100      	movs	r1, #0
 80062f8:	e9c0 1600 	strd	r1, r6, [r0]
 80062fc:	300c      	adds	r0, #12
 80062fe:	60a0      	str	r0, [r4, #8]
 8006300:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006304:	f7ff fa10 	bl	8005728 <memset>
 8006308:	4620      	mov	r0, r4
 800630a:	bd70      	pop	{r4, r5, r6, pc}

0800630c <__sfp_lock_acquire>:
 800630c:	4801      	ldr	r0, [pc, #4]	; (8006314 <__sfp_lock_acquire+0x8>)
 800630e:	f000 b8b3 	b.w	8006478 <__retarget_lock_acquire_recursive>
 8006312:	bf00      	nop
 8006314:	2000af48 	.word	0x2000af48

08006318 <__sfp_lock_release>:
 8006318:	4801      	ldr	r0, [pc, #4]	; (8006320 <__sfp_lock_release+0x8>)
 800631a:	f000 b8ae 	b.w	800647a <__retarget_lock_release_recursive>
 800631e:	bf00      	nop
 8006320:	2000af48 	.word	0x2000af48

08006324 <__sinit_lock_acquire>:
 8006324:	4801      	ldr	r0, [pc, #4]	; (800632c <__sinit_lock_acquire+0x8>)
 8006326:	f000 b8a7 	b.w	8006478 <__retarget_lock_acquire_recursive>
 800632a:	bf00      	nop
 800632c:	2000af43 	.word	0x2000af43

08006330 <__sinit_lock_release>:
 8006330:	4801      	ldr	r0, [pc, #4]	; (8006338 <__sinit_lock_release+0x8>)
 8006332:	f000 b8a2 	b.w	800647a <__retarget_lock_release_recursive>
 8006336:	bf00      	nop
 8006338:	2000af43 	.word	0x2000af43

0800633c <__sinit>:
 800633c:	b510      	push	{r4, lr}
 800633e:	4604      	mov	r4, r0
 8006340:	f7ff fff0 	bl	8006324 <__sinit_lock_acquire>
 8006344:	69a3      	ldr	r3, [r4, #24]
 8006346:	b11b      	cbz	r3, 8006350 <__sinit+0x14>
 8006348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800634c:	f7ff bff0 	b.w	8006330 <__sinit_lock_release>
 8006350:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006354:	6523      	str	r3, [r4, #80]	; 0x50
 8006356:	4b13      	ldr	r3, [pc, #76]	; (80063a4 <__sinit+0x68>)
 8006358:	4a13      	ldr	r2, [pc, #76]	; (80063a8 <__sinit+0x6c>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	62a2      	str	r2, [r4, #40]	; 0x28
 800635e:	42a3      	cmp	r3, r4
 8006360:	bf04      	itt	eq
 8006362:	2301      	moveq	r3, #1
 8006364:	61a3      	streq	r3, [r4, #24]
 8006366:	4620      	mov	r0, r4
 8006368:	f000 f820 	bl	80063ac <__sfp>
 800636c:	6060      	str	r0, [r4, #4]
 800636e:	4620      	mov	r0, r4
 8006370:	f000 f81c 	bl	80063ac <__sfp>
 8006374:	60a0      	str	r0, [r4, #8]
 8006376:	4620      	mov	r0, r4
 8006378:	f000 f818 	bl	80063ac <__sfp>
 800637c:	2200      	movs	r2, #0
 800637e:	60e0      	str	r0, [r4, #12]
 8006380:	2104      	movs	r1, #4
 8006382:	6860      	ldr	r0, [r4, #4]
 8006384:	f7ff ff82 	bl	800628c <std>
 8006388:	68a0      	ldr	r0, [r4, #8]
 800638a:	2201      	movs	r2, #1
 800638c:	2109      	movs	r1, #9
 800638e:	f7ff ff7d 	bl	800628c <std>
 8006392:	68e0      	ldr	r0, [r4, #12]
 8006394:	2202      	movs	r2, #2
 8006396:	2112      	movs	r1, #18
 8006398:	f7ff ff78 	bl	800628c <std>
 800639c:	2301      	movs	r3, #1
 800639e:	61a3      	str	r3, [r4, #24]
 80063a0:	e7d2      	b.n	8006348 <__sinit+0xc>
 80063a2:	bf00      	nop
 80063a4:	08006fa0 	.word	0x08006fa0
 80063a8:	080062d5 	.word	0x080062d5

080063ac <__sfp>:
 80063ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ae:	4607      	mov	r7, r0
 80063b0:	f7ff ffac 	bl	800630c <__sfp_lock_acquire>
 80063b4:	4b1e      	ldr	r3, [pc, #120]	; (8006430 <__sfp+0x84>)
 80063b6:	681e      	ldr	r6, [r3, #0]
 80063b8:	69b3      	ldr	r3, [r6, #24]
 80063ba:	b913      	cbnz	r3, 80063c2 <__sfp+0x16>
 80063bc:	4630      	mov	r0, r6
 80063be:	f7ff ffbd 	bl	800633c <__sinit>
 80063c2:	3648      	adds	r6, #72	; 0x48
 80063c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80063c8:	3b01      	subs	r3, #1
 80063ca:	d503      	bpl.n	80063d4 <__sfp+0x28>
 80063cc:	6833      	ldr	r3, [r6, #0]
 80063ce:	b30b      	cbz	r3, 8006414 <__sfp+0x68>
 80063d0:	6836      	ldr	r6, [r6, #0]
 80063d2:	e7f7      	b.n	80063c4 <__sfp+0x18>
 80063d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80063d8:	b9d5      	cbnz	r5, 8006410 <__sfp+0x64>
 80063da:	4b16      	ldr	r3, [pc, #88]	; (8006434 <__sfp+0x88>)
 80063dc:	60e3      	str	r3, [r4, #12]
 80063de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80063e2:	6665      	str	r5, [r4, #100]	; 0x64
 80063e4:	f000 f847 	bl	8006476 <__retarget_lock_init_recursive>
 80063e8:	f7ff ff96 	bl	8006318 <__sfp_lock_release>
 80063ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80063f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80063f4:	6025      	str	r5, [r4, #0]
 80063f6:	61a5      	str	r5, [r4, #24]
 80063f8:	2208      	movs	r2, #8
 80063fa:	4629      	mov	r1, r5
 80063fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006400:	f7ff f992 	bl	8005728 <memset>
 8006404:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006408:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800640c:	4620      	mov	r0, r4
 800640e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006410:	3468      	adds	r4, #104	; 0x68
 8006412:	e7d9      	b.n	80063c8 <__sfp+0x1c>
 8006414:	2104      	movs	r1, #4
 8006416:	4638      	mov	r0, r7
 8006418:	f7ff ff62 	bl	80062e0 <__sfmoreglue>
 800641c:	4604      	mov	r4, r0
 800641e:	6030      	str	r0, [r6, #0]
 8006420:	2800      	cmp	r0, #0
 8006422:	d1d5      	bne.n	80063d0 <__sfp+0x24>
 8006424:	f7ff ff78 	bl	8006318 <__sfp_lock_release>
 8006428:	230c      	movs	r3, #12
 800642a:	603b      	str	r3, [r7, #0]
 800642c:	e7ee      	b.n	800640c <__sfp+0x60>
 800642e:	bf00      	nop
 8006430:	08006fa0 	.word	0x08006fa0
 8006434:	ffff0001 	.word	0xffff0001

08006438 <_fwalk_reent>:
 8006438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800643c:	4606      	mov	r6, r0
 800643e:	4688      	mov	r8, r1
 8006440:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006444:	2700      	movs	r7, #0
 8006446:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800644a:	f1b9 0901 	subs.w	r9, r9, #1
 800644e:	d505      	bpl.n	800645c <_fwalk_reent+0x24>
 8006450:	6824      	ldr	r4, [r4, #0]
 8006452:	2c00      	cmp	r4, #0
 8006454:	d1f7      	bne.n	8006446 <_fwalk_reent+0xe>
 8006456:	4638      	mov	r0, r7
 8006458:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800645c:	89ab      	ldrh	r3, [r5, #12]
 800645e:	2b01      	cmp	r3, #1
 8006460:	d907      	bls.n	8006472 <_fwalk_reent+0x3a>
 8006462:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006466:	3301      	adds	r3, #1
 8006468:	d003      	beq.n	8006472 <_fwalk_reent+0x3a>
 800646a:	4629      	mov	r1, r5
 800646c:	4630      	mov	r0, r6
 800646e:	47c0      	blx	r8
 8006470:	4307      	orrs	r7, r0
 8006472:	3568      	adds	r5, #104	; 0x68
 8006474:	e7e9      	b.n	800644a <_fwalk_reent+0x12>

08006476 <__retarget_lock_init_recursive>:
 8006476:	4770      	bx	lr

08006478 <__retarget_lock_acquire_recursive>:
 8006478:	4770      	bx	lr

0800647a <__retarget_lock_release_recursive>:
 800647a:	4770      	bx	lr

0800647c <__swhatbuf_r>:
 800647c:	b570      	push	{r4, r5, r6, lr}
 800647e:	460e      	mov	r6, r1
 8006480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006484:	2900      	cmp	r1, #0
 8006486:	b096      	sub	sp, #88	; 0x58
 8006488:	4614      	mov	r4, r2
 800648a:	461d      	mov	r5, r3
 800648c:	da07      	bge.n	800649e <__swhatbuf_r+0x22>
 800648e:	2300      	movs	r3, #0
 8006490:	602b      	str	r3, [r5, #0]
 8006492:	89b3      	ldrh	r3, [r6, #12]
 8006494:	061a      	lsls	r2, r3, #24
 8006496:	d410      	bmi.n	80064ba <__swhatbuf_r+0x3e>
 8006498:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800649c:	e00e      	b.n	80064bc <__swhatbuf_r+0x40>
 800649e:	466a      	mov	r2, sp
 80064a0:	f000 f906 	bl	80066b0 <_fstat_r>
 80064a4:	2800      	cmp	r0, #0
 80064a6:	dbf2      	blt.n	800648e <__swhatbuf_r+0x12>
 80064a8:	9a01      	ldr	r2, [sp, #4]
 80064aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80064ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80064b2:	425a      	negs	r2, r3
 80064b4:	415a      	adcs	r2, r3
 80064b6:	602a      	str	r2, [r5, #0]
 80064b8:	e7ee      	b.n	8006498 <__swhatbuf_r+0x1c>
 80064ba:	2340      	movs	r3, #64	; 0x40
 80064bc:	2000      	movs	r0, #0
 80064be:	6023      	str	r3, [r4, #0]
 80064c0:	b016      	add	sp, #88	; 0x58
 80064c2:	bd70      	pop	{r4, r5, r6, pc}

080064c4 <__smakebuf_r>:
 80064c4:	898b      	ldrh	r3, [r1, #12]
 80064c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80064c8:	079d      	lsls	r5, r3, #30
 80064ca:	4606      	mov	r6, r0
 80064cc:	460c      	mov	r4, r1
 80064ce:	d507      	bpl.n	80064e0 <__smakebuf_r+0x1c>
 80064d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80064d4:	6023      	str	r3, [r4, #0]
 80064d6:	6123      	str	r3, [r4, #16]
 80064d8:	2301      	movs	r3, #1
 80064da:	6163      	str	r3, [r4, #20]
 80064dc:	b002      	add	sp, #8
 80064de:	bd70      	pop	{r4, r5, r6, pc}
 80064e0:	ab01      	add	r3, sp, #4
 80064e2:	466a      	mov	r2, sp
 80064e4:	f7ff ffca 	bl	800647c <__swhatbuf_r>
 80064e8:	9900      	ldr	r1, [sp, #0]
 80064ea:	4605      	mov	r5, r0
 80064ec:	4630      	mov	r0, r6
 80064ee:	f7ff f9eb 	bl	80058c8 <_malloc_r>
 80064f2:	b948      	cbnz	r0, 8006508 <__smakebuf_r+0x44>
 80064f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064f8:	059a      	lsls	r2, r3, #22
 80064fa:	d4ef      	bmi.n	80064dc <__smakebuf_r+0x18>
 80064fc:	f023 0303 	bic.w	r3, r3, #3
 8006500:	f043 0302 	orr.w	r3, r3, #2
 8006504:	81a3      	strh	r3, [r4, #12]
 8006506:	e7e3      	b.n	80064d0 <__smakebuf_r+0xc>
 8006508:	4b0d      	ldr	r3, [pc, #52]	; (8006540 <__smakebuf_r+0x7c>)
 800650a:	62b3      	str	r3, [r6, #40]	; 0x28
 800650c:	89a3      	ldrh	r3, [r4, #12]
 800650e:	6020      	str	r0, [r4, #0]
 8006510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006514:	81a3      	strh	r3, [r4, #12]
 8006516:	9b00      	ldr	r3, [sp, #0]
 8006518:	6163      	str	r3, [r4, #20]
 800651a:	9b01      	ldr	r3, [sp, #4]
 800651c:	6120      	str	r0, [r4, #16]
 800651e:	b15b      	cbz	r3, 8006538 <__smakebuf_r+0x74>
 8006520:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006524:	4630      	mov	r0, r6
 8006526:	f000 f8d5 	bl	80066d4 <_isatty_r>
 800652a:	b128      	cbz	r0, 8006538 <__smakebuf_r+0x74>
 800652c:	89a3      	ldrh	r3, [r4, #12]
 800652e:	f023 0303 	bic.w	r3, r3, #3
 8006532:	f043 0301 	orr.w	r3, r3, #1
 8006536:	81a3      	strh	r3, [r4, #12]
 8006538:	89a0      	ldrh	r0, [r4, #12]
 800653a:	4305      	orrs	r5, r0
 800653c:	81a5      	strh	r5, [r4, #12]
 800653e:	e7cd      	b.n	80064dc <__smakebuf_r+0x18>
 8006540:	080062d5 	.word	0x080062d5

08006544 <__malloc_lock>:
 8006544:	4801      	ldr	r0, [pc, #4]	; (800654c <__malloc_lock+0x8>)
 8006546:	f7ff bf97 	b.w	8006478 <__retarget_lock_acquire_recursive>
 800654a:	bf00      	nop
 800654c:	2000af44 	.word	0x2000af44

08006550 <__malloc_unlock>:
 8006550:	4801      	ldr	r0, [pc, #4]	; (8006558 <__malloc_unlock+0x8>)
 8006552:	f7ff bf92 	b.w	800647a <__retarget_lock_release_recursive>
 8006556:	bf00      	nop
 8006558:	2000af44 	.word	0x2000af44

0800655c <_raise_r>:
 800655c:	291f      	cmp	r1, #31
 800655e:	b538      	push	{r3, r4, r5, lr}
 8006560:	4604      	mov	r4, r0
 8006562:	460d      	mov	r5, r1
 8006564:	d904      	bls.n	8006570 <_raise_r+0x14>
 8006566:	2316      	movs	r3, #22
 8006568:	6003      	str	r3, [r0, #0]
 800656a:	f04f 30ff 	mov.w	r0, #4294967295
 800656e:	bd38      	pop	{r3, r4, r5, pc}
 8006570:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006572:	b112      	cbz	r2, 800657a <_raise_r+0x1e>
 8006574:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006578:	b94b      	cbnz	r3, 800658e <_raise_r+0x32>
 800657a:	4620      	mov	r0, r4
 800657c:	f000 f830 	bl	80065e0 <_getpid_r>
 8006580:	462a      	mov	r2, r5
 8006582:	4601      	mov	r1, r0
 8006584:	4620      	mov	r0, r4
 8006586:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800658a:	f000 b817 	b.w	80065bc <_kill_r>
 800658e:	2b01      	cmp	r3, #1
 8006590:	d00a      	beq.n	80065a8 <_raise_r+0x4c>
 8006592:	1c59      	adds	r1, r3, #1
 8006594:	d103      	bne.n	800659e <_raise_r+0x42>
 8006596:	2316      	movs	r3, #22
 8006598:	6003      	str	r3, [r0, #0]
 800659a:	2001      	movs	r0, #1
 800659c:	e7e7      	b.n	800656e <_raise_r+0x12>
 800659e:	2400      	movs	r4, #0
 80065a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80065a4:	4628      	mov	r0, r5
 80065a6:	4798      	blx	r3
 80065a8:	2000      	movs	r0, #0
 80065aa:	e7e0      	b.n	800656e <_raise_r+0x12>

080065ac <raise>:
 80065ac:	4b02      	ldr	r3, [pc, #8]	; (80065b8 <raise+0xc>)
 80065ae:	4601      	mov	r1, r0
 80065b0:	6818      	ldr	r0, [r3, #0]
 80065b2:	f7ff bfd3 	b.w	800655c <_raise_r>
 80065b6:	bf00      	nop
 80065b8:	20000014 	.word	0x20000014

080065bc <_kill_r>:
 80065bc:	b538      	push	{r3, r4, r5, lr}
 80065be:	4d07      	ldr	r5, [pc, #28]	; (80065dc <_kill_r+0x20>)
 80065c0:	2300      	movs	r3, #0
 80065c2:	4604      	mov	r4, r0
 80065c4:	4608      	mov	r0, r1
 80065c6:	4611      	mov	r1, r2
 80065c8:	602b      	str	r3, [r5, #0]
 80065ca:	f7fb fe25 	bl	8002218 <_kill>
 80065ce:	1c43      	adds	r3, r0, #1
 80065d0:	d102      	bne.n	80065d8 <_kill_r+0x1c>
 80065d2:	682b      	ldr	r3, [r5, #0]
 80065d4:	b103      	cbz	r3, 80065d8 <_kill_r+0x1c>
 80065d6:	6023      	str	r3, [r4, #0]
 80065d8:	bd38      	pop	{r3, r4, r5, pc}
 80065da:	bf00      	nop
 80065dc:	2000af4c 	.word	0x2000af4c

080065e0 <_getpid_r>:
 80065e0:	f7fb be12 	b.w	8002208 <_getpid>

080065e4 <__sread>:
 80065e4:	b510      	push	{r4, lr}
 80065e6:	460c      	mov	r4, r1
 80065e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065ec:	f000 f894 	bl	8006718 <_read_r>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	bfab      	itete	ge
 80065f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80065f6:	89a3      	ldrhlt	r3, [r4, #12]
 80065f8:	181b      	addge	r3, r3, r0
 80065fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80065fe:	bfac      	ite	ge
 8006600:	6563      	strge	r3, [r4, #84]	; 0x54
 8006602:	81a3      	strhlt	r3, [r4, #12]
 8006604:	bd10      	pop	{r4, pc}

08006606 <__swrite>:
 8006606:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800660a:	461f      	mov	r7, r3
 800660c:	898b      	ldrh	r3, [r1, #12]
 800660e:	05db      	lsls	r3, r3, #23
 8006610:	4605      	mov	r5, r0
 8006612:	460c      	mov	r4, r1
 8006614:	4616      	mov	r6, r2
 8006616:	d505      	bpl.n	8006624 <__swrite+0x1e>
 8006618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800661c:	2302      	movs	r3, #2
 800661e:	2200      	movs	r2, #0
 8006620:	f000 f868 	bl	80066f4 <_lseek_r>
 8006624:	89a3      	ldrh	r3, [r4, #12]
 8006626:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800662a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800662e:	81a3      	strh	r3, [r4, #12]
 8006630:	4632      	mov	r2, r6
 8006632:	463b      	mov	r3, r7
 8006634:	4628      	mov	r0, r5
 8006636:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800663a:	f000 b817 	b.w	800666c <_write_r>

0800663e <__sseek>:
 800663e:	b510      	push	{r4, lr}
 8006640:	460c      	mov	r4, r1
 8006642:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006646:	f000 f855 	bl	80066f4 <_lseek_r>
 800664a:	1c43      	adds	r3, r0, #1
 800664c:	89a3      	ldrh	r3, [r4, #12]
 800664e:	bf15      	itete	ne
 8006650:	6560      	strne	r0, [r4, #84]	; 0x54
 8006652:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006656:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800665a:	81a3      	strheq	r3, [r4, #12]
 800665c:	bf18      	it	ne
 800665e:	81a3      	strhne	r3, [r4, #12]
 8006660:	bd10      	pop	{r4, pc}

08006662 <__sclose>:
 8006662:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006666:	f000 b813 	b.w	8006690 <_close_r>
	...

0800666c <_write_r>:
 800666c:	b538      	push	{r3, r4, r5, lr}
 800666e:	4d07      	ldr	r5, [pc, #28]	; (800668c <_write_r+0x20>)
 8006670:	4604      	mov	r4, r0
 8006672:	4608      	mov	r0, r1
 8006674:	4611      	mov	r1, r2
 8006676:	2200      	movs	r2, #0
 8006678:	602a      	str	r2, [r5, #0]
 800667a:	461a      	mov	r2, r3
 800667c:	f7fb fe03 	bl	8002286 <_write>
 8006680:	1c43      	adds	r3, r0, #1
 8006682:	d102      	bne.n	800668a <_write_r+0x1e>
 8006684:	682b      	ldr	r3, [r5, #0]
 8006686:	b103      	cbz	r3, 800668a <_write_r+0x1e>
 8006688:	6023      	str	r3, [r4, #0]
 800668a:	bd38      	pop	{r3, r4, r5, pc}
 800668c:	2000af4c 	.word	0x2000af4c

08006690 <_close_r>:
 8006690:	b538      	push	{r3, r4, r5, lr}
 8006692:	4d06      	ldr	r5, [pc, #24]	; (80066ac <_close_r+0x1c>)
 8006694:	2300      	movs	r3, #0
 8006696:	4604      	mov	r4, r0
 8006698:	4608      	mov	r0, r1
 800669a:	602b      	str	r3, [r5, #0]
 800669c:	f7fb fe0f 	bl	80022be <_close>
 80066a0:	1c43      	adds	r3, r0, #1
 80066a2:	d102      	bne.n	80066aa <_close_r+0x1a>
 80066a4:	682b      	ldr	r3, [r5, #0]
 80066a6:	b103      	cbz	r3, 80066aa <_close_r+0x1a>
 80066a8:	6023      	str	r3, [r4, #0]
 80066aa:	bd38      	pop	{r3, r4, r5, pc}
 80066ac:	2000af4c 	.word	0x2000af4c

080066b0 <_fstat_r>:
 80066b0:	b538      	push	{r3, r4, r5, lr}
 80066b2:	4d07      	ldr	r5, [pc, #28]	; (80066d0 <_fstat_r+0x20>)
 80066b4:	2300      	movs	r3, #0
 80066b6:	4604      	mov	r4, r0
 80066b8:	4608      	mov	r0, r1
 80066ba:	4611      	mov	r1, r2
 80066bc:	602b      	str	r3, [r5, #0]
 80066be:	f7fb fe0a 	bl	80022d6 <_fstat>
 80066c2:	1c43      	adds	r3, r0, #1
 80066c4:	d102      	bne.n	80066cc <_fstat_r+0x1c>
 80066c6:	682b      	ldr	r3, [r5, #0]
 80066c8:	b103      	cbz	r3, 80066cc <_fstat_r+0x1c>
 80066ca:	6023      	str	r3, [r4, #0]
 80066cc:	bd38      	pop	{r3, r4, r5, pc}
 80066ce:	bf00      	nop
 80066d0:	2000af4c 	.word	0x2000af4c

080066d4 <_isatty_r>:
 80066d4:	b538      	push	{r3, r4, r5, lr}
 80066d6:	4d06      	ldr	r5, [pc, #24]	; (80066f0 <_isatty_r+0x1c>)
 80066d8:	2300      	movs	r3, #0
 80066da:	4604      	mov	r4, r0
 80066dc:	4608      	mov	r0, r1
 80066de:	602b      	str	r3, [r5, #0]
 80066e0:	f7fb fe09 	bl	80022f6 <_isatty>
 80066e4:	1c43      	adds	r3, r0, #1
 80066e6:	d102      	bne.n	80066ee <_isatty_r+0x1a>
 80066e8:	682b      	ldr	r3, [r5, #0]
 80066ea:	b103      	cbz	r3, 80066ee <_isatty_r+0x1a>
 80066ec:	6023      	str	r3, [r4, #0]
 80066ee:	bd38      	pop	{r3, r4, r5, pc}
 80066f0:	2000af4c 	.word	0x2000af4c

080066f4 <_lseek_r>:
 80066f4:	b538      	push	{r3, r4, r5, lr}
 80066f6:	4d07      	ldr	r5, [pc, #28]	; (8006714 <_lseek_r+0x20>)
 80066f8:	4604      	mov	r4, r0
 80066fa:	4608      	mov	r0, r1
 80066fc:	4611      	mov	r1, r2
 80066fe:	2200      	movs	r2, #0
 8006700:	602a      	str	r2, [r5, #0]
 8006702:	461a      	mov	r2, r3
 8006704:	f7fb fe02 	bl	800230c <_lseek>
 8006708:	1c43      	adds	r3, r0, #1
 800670a:	d102      	bne.n	8006712 <_lseek_r+0x1e>
 800670c:	682b      	ldr	r3, [r5, #0]
 800670e:	b103      	cbz	r3, 8006712 <_lseek_r+0x1e>
 8006710:	6023      	str	r3, [r4, #0]
 8006712:	bd38      	pop	{r3, r4, r5, pc}
 8006714:	2000af4c 	.word	0x2000af4c

08006718 <_read_r>:
 8006718:	b538      	push	{r3, r4, r5, lr}
 800671a:	4d07      	ldr	r5, [pc, #28]	; (8006738 <_read_r+0x20>)
 800671c:	4604      	mov	r4, r0
 800671e:	4608      	mov	r0, r1
 8006720:	4611      	mov	r1, r2
 8006722:	2200      	movs	r2, #0
 8006724:	602a      	str	r2, [r5, #0]
 8006726:	461a      	mov	r2, r3
 8006728:	f7fb fd90 	bl	800224c <_read>
 800672c:	1c43      	adds	r3, r0, #1
 800672e:	d102      	bne.n	8006736 <_read_r+0x1e>
 8006730:	682b      	ldr	r3, [r5, #0]
 8006732:	b103      	cbz	r3, 8006736 <_read_r+0x1e>
 8006734:	6023      	str	r3, [r4, #0]
 8006736:	bd38      	pop	{r3, r4, r5, pc}
 8006738:	2000af4c 	.word	0x2000af4c

0800673c <_init>:
 800673c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800673e:	bf00      	nop
 8006740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006742:	bc08      	pop	{r3}
 8006744:	469e      	mov	lr, r3
 8006746:	4770      	bx	lr

08006748 <_fini>:
 8006748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800674a:	bf00      	nop
 800674c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800674e:	bc08      	pop	{r3}
 8006750:	469e      	mov	lr, r3
 8006752:	4770      	bx	lr
