 
****************************************
Report : cell
Design : four_bit_select_adder
Version: Q-2019.12-SP3
Date   : Sun Nov 19 23:03:51 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
A_reg_reg[0]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
A_reg_reg[1]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
A_reg_reg[2]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
A_reg_reg[3]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[0]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[1]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[2]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[3]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
Cout_reg_reg              DFFSR           osu05_stdcells  1584.000000
                                                                    n
U23                       XOR2X1          osu05_stdcells  504.000000
U24                       XOR2X1          osu05_stdcells  504.000000
U25                       OAI21X1         osu05_stdcells  207.000000
U26                       NAND2X1         osu05_stdcells  216.000000
U27                       OAI21X1         osu05_stdcells  207.000000
U28                       MUX2X1          osu05_stdcells  432.000000
U29                       XNOR2X1         osu05_stdcells  504.000000
U30                       NOR2X1          osu05_stdcells  216.000000
U31                       INVX1           osu05_stdcells  144.000000
U32                       XOR2X1          osu05_stdcells  504.000000
U33                       XNOR2X1         osu05_stdcells  504.000000
U34                       AOI21X1         osu05_stdcells  288.000000
U35                       NOR2X1          osu05_stdcells  216.000000
U36                       AOI22X1         osu05_stdcells  360.000000
U37                       XOR2X1          osu05_stdcells  504.000000
U38                       INVX1           osu05_stdcells  144.000000
U39                       AOI22X1         osu05_stdcells  360.000000
U40                       XOR2X1          osu05_stdcells  504.000000
U41                       NAND2X1         osu05_stdcells  216.000000
U42                       INVX1           osu05_stdcells  144.000000
sum_reg_reg[0]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
sum_reg_reg[1]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
sum_reg_reg[2]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
sum_reg_reg[3]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
--------------------------------------------------------------------------------
Total 33 cells                                            27270.000000
1
