// Seed: 3537777215
module module_0 ();
  always begin : LABEL_0
    id_1 <= id_1;
    id_2 = id_1 * 1;
    @(id_1 or id_2) id_1 <= id_1;
    if (1) id_1 = 1;
    else begin : LABEL_0
      for (id_1 = id_1; (1) * -1; id_1 = id_1)
      case (-1'd0 ? 1 : 1)
        id_2: id_1 <= -1;
        id_1 == 1 & id_2: id_1 = -1;
      endcase
      id_1 = -1;
      @(posedge -1 | 1 && id_2) if (id_1) id_1 <= 1;
    end
    if (1) begin : LABEL_0
      if (-1) @(1 + id_2) return 1;
      #1
      if (-1) id_1 <= 1 && {-1, id_2, ~1, id_2, 1'b0 + id_1 == id_2, 1 == id_2, -1'b0, 1, -1'h0};
      else id_1 <= -1;
      id_1 = -1;
    end
    begin : LABEL_0
      #1 begin : LABEL_0
        id_1#(
            .id_1(1'b0),
            .id_2(-1),
            .id_1(-1)
        ) <= 1;
      end
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
