# do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/rx".
# vmap rx ./C5G_iputf_libs/rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet rx ./C5G_iputf_libs/rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/reconfig".
# vmap reconfig ./C5G_iputf_libs/reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet reconfig ./C5G_iputf_libs/reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/rx_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/rx_reset".
# vmap rx_reset ./C5G_iputf_libs/rx_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet rx_reset ./C5G_iputf_libs/rx_reset 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:34 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 14:25:34 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:34 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work rx 
# 
# Top level modules:
# 	--none--
# End time: 14:25:34 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:34 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work rx 
# 
# Top level modules:
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work rx 
# 
# Top level modules:
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work rx 
# 
# Top level modules:
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_pma.sv -work rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_pcs.sv -work rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 14:25:35 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:35 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work rx 
# 
# Top level modules:
# 	--none--
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work rx 
# 
# Top level modules:
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 14:25:36 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:36 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work rx 
# 
# Top level modules:
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 14:25:37 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:37 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work rx 
# 
# Top level modules:
# 	--none--
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work rx 
# 
# Top level modules:
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work rx 
# 
# Top level modules:
# 	--none--
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work rx 
# 
# Top level modules:
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work rx 
# 
# Top level modules:
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work rx 
# 
# Top level modules:
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work rx 
# 
# Top level modules:
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work rx 
# 
# Top level modules:
# 	--none--
# End time: 14:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:38 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work rx 
# 
# Top level modules:
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work rx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work rx 
# 
# Top level modules:
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/rx_sim/rx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/rx_sim/rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rx
# -- Compiling architecture rtl of rx
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work reconfig 
# 
# Top level modules:
# 	--none--
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work reconfig 
# 
# Top level modules:
# 	--none--
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work reconfig 
# 
# Top level modules:
# 	--none--
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:39 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 14:25:39 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:40 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:40 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work reconfig 
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv(15): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv(16): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work reconfig 
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv(15): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv(16): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work reconfig 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work reconfig 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:41 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 14:25:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work reconfig 
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv(14): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv(16): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv(18): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work reconfig 
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv(14): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv(16): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv(18): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module av_xrbasic_l2p_ch
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv(43): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work reconfig 
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv(14): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv(16): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv(18): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module av_xrbasic_l2p_rom
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv(60): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work reconfig 
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv(14): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv(16): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv(18): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work reconfig 
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv(14): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv(16): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv(18): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work reconfig 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work reconfig 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work reconfig 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work reconfig 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work reconfig 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work reconfig 
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:42 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:42 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work reconfig 
# 
# Top level modules:
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/reconfig_sim/reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reconfig
# -- Compiling architecture rtl of reconfig
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                   -work rx_reset
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work rx_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"            -work rx_reset
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work rx_reset 
# 
# Top level modules:
# 	--none--
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                         -work rx_reset
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work rx_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                  -work rx_reset
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work rx_reset 
# 
# Top level modules:
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"               -work rx_reset
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work rx_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                  -work rx_reset
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work rx_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"        -work rx_reset
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work rx_reset 
# 
# Top level modules:
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"           -work rx_reset
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work rx_reset 
# 
# Top level modules:
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/rx_reset.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/rx_reset_sim/rx_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rx_reset
# -- Compiling architecture rtl of rx_reset
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:25:43 on Dec 21,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:25:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L rx -L reconfig -L rx_reset -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L rx -L reconfig -L rx_reset -voptargs=""+acc"" testbench 
# Start time: 14:25:43 on Dec 21,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.testbench(dut)
# Loading work.c5g(structural)
# Loading work.xcvr(structural)
# Loading work.rx_reset(rtl)
# Loading sv_std.std
# Loading work.reconfig(rtl)
# Loading reconfig.alt_xcvr_reconfig_direct
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.alt_cal_av(rtl)
# Loading work.rx(rtl)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# 
# stdin: <EOF>
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
add wave -position insertpoint  \
sim:/testbench/TX_P(0)
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:57:04 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 15:57:04 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# ** Warning: (vsim-102) Real literal must not terminate with a dot.
#    Time: 127600500 ps  Iteration: 0  Instance: /testbench
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "signal625.dat".
#    Time: 127600700 ps  Iteration: 0  Process: /testbench/integ_process File: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Fatal error in Process integ_process at /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd line 154
# 
# HDL call sequence:
# Stopped at /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 154 Process integ_process
# 
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:30:14 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:30:14 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:43:10 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:43:10 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:48:56 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:48:56 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:52:30 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:52:30 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:10:03 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 17:10:04 on Dec 21,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:16 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 17:15:16 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:27:00 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 17:27:00 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:25:38 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 18:25:38 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Warning: The frequency of the reference clock signal differs from the specified frequency (125.0 MHz).
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Warning: The frequency of the reference clock signal differs from the specified frequency (125.0 MHz).
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Warning: The frequency of the reference clock signal differs from the specified frequency (125.0 MHz).
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Warning: The frequency of the reference clock signal differs from the specified frequency (125.0 MHz).
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Warning: The frequency of the reference clock signal differs from the specified frequency (125.0 MHz).
# ** Fatal: (vsim-3421) Value -1.54869e+308 for zout is out of range -1e+308 to 1e+308.
#    Time: 44336900 ps  Iteration: 0  Process: /testbench/integ_process File: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Fatal error in Process integ_process at /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd line 150
# 
# HDL call sequence:
# Stopped at /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 150 Process integ_process
# 
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Warning: The frequency of the reference clock signal differs from the specified frequency (125.0 MHz).
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Warning: The frequency of the reference clock signal differs from the specified frequency (125.0 MHz).
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Warning: The frequency of the reference clock signal differs from the specified frequency (125.0 MHz).
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Warning: The frequency of the reference clock signal differs from the specified frequency (125.0 MHz).
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Warning: The frequency of the reference clock signal differs from the specified frequency (125.0 MHz).
# ** Fatal: (vsim-3421) Value -1.54869e+308 for zout is out of range -1e+308 to 1e+308.
#    Time: 44336900 ps  Iteration: 0  Process: /testbench/integ_process File: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Fatal error in Process integ_process at /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd line 150
# 
# HDL call sequence:
# Stopped at /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 150 Process integ_process
# 
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:26:41 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 18:26:41 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:56:43 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 18:56:43 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:34 on Dec 21,2015
# vcom -reportprogress 300 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 19:21:34 on Dec 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
restart
# Loading work.testbench(dut)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/rx_1/rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/reconfig_1/reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 625.000000 MHz
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 3200 ps
# Info: phase_shift = 800 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.rx_1.rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
