Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      old # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
thread block = 0,8,0
thread block = 0,9,0
thread block = 0,10,0
thread block = 0,11,0
thread block = 0,12,0
thread block = 0,13,0
thread block = 0,14,0
thread block = 0,15,0
thread block = 0,16,0
thread block = 0,17,0
thread block = 0,18,0
thread block = 0,19,0
thread block = 0,20,0
thread block = 0,21,0
thread block = 0,22,0
thread block = 0,23,0
thread block = 0,24,0
thread block = 0,25,0
thread block = 0,26,0
thread block = 0,27,0
thread block = 0,28,0
thread block = 0,29,0
thread block = 0,30,0
thread block = 0,31,0
thread block = 0,32,0
thread block = 0,33,0
thread block = 0,34,0
thread block = 0,35,0
thread block = 0,36,0
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 20583
gpu_sim_insn = 6008832
gpu_ipc =     291.9318
gpu_tot_sim_cycle = 20583
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     291.9318
gpu_tot_issued_cta = 256
gpu_occupancy = 92.0724% 
gpu_tot_occupancy = 92.0724% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0696
partiton_level_parallism_total  =       1.0696
partiton_level_parallism_util =       2.2807
partiton_level_parallism_util_total  =       2.2807
L2_BW  =      41.0734 GB/Sec
L2_BW_total  =      41.0734 GB/Sec
gpu_total_sim_rate=2002944

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 384, Reservation_fails = 1141
	L1D_cache_core[1]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 384, Reservation_fails = 1003
	L1D_cache_core[2]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 381, Reservation_fails = 1011
	L1D_cache_core[3]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 384, Reservation_fails = 1022
	L1D_cache_core[4]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 379, Reservation_fails = 940
	L1D_cache_core[5]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 380, Reservation_fails = 1207
	L1D_cache_core[6]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 384, Reservation_fails = 1044
	L1D_cache_core[7]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 384, Reservation_fails = 1188
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11776
	L1D_total_cache_miss_rate = 0.4694
	L1D_total_cache_pending_hits = 3060
	L1D_total_cache_reservation_fails = 8556
	L1D_cache_data_port_util = 0.080
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3060
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4287
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4269
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9728
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150845	W0_Idle:20423	W0_Scoreboard:121948	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65536	WS1:65536	WS2:65536	WS3:65536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77824 {8:9728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 389120 {40:9728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 745 
max_icnt2mem_latency = 96 
maxmrqlatency = 95 
max_icnt2sh_latency = 57 
averagemflatency = 456 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:8690 	874 	577 	477 	525 	90 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8233 	2067 	11716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20372 	1644 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15654 	4435 	1171 	567 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	21 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5842      5846      6454      6452     11255     11236     14252     14234      7624      7630         0         0         0         0         0         0 
dram[1]:      5833      5838      6449      6462     11230     11229     14238     14246      7624      7643         0         0         0         0         0         0 
dram[2]:      5417      5834      6471      6467     11237     11239     14244     14240      7818      7790         0         0         0         0         0         0 
dram[3]:      5853      5834      6472      6478     11220     11234     14231     14236      7818      7835         0         0         0         0         0         0 
dram[4]:      5368      5382      6468      6467     11266     11271     14241     14225      7208      7229         0         0         0         0         0         0 
dram[5]:      5382      5382      6473      6472     11245     11250     14234     14238      7195      7224         0         0         0         0         0         0 
dram[6]:      5353      5360      6477      6485     11261     11247     14235     14233      7477      7478         0         0         0         0         0         0 
dram[7]:      5360      5360      6491      6489     11235     11240     14224     14229      7421      7459         0         0         0         0         0         0 
dram[8]:      5283      5302      6467      6471     11246     11245     14285     14280      9882      9869         0         0         0         0         0         0 
dram[9]:      5302      5302      6484      6479     11292     11295     14268     14282      9911      9942         0         0         0         0         0         0 
dram[10]:      5257      5273      6475      6480     11279     11275     14303     14308      7064      7050         0         0         0         0         0         0 
dram[11]:      5273      5273      6491      6462     11280     11284     14277     14306      7076      7108         0         0         0         0         0         0 
dram[12]:      5183      5183      6458      6457     11268     11277     14257     14260      8148      8154         0         0         0         0         0         0 
dram[13]:      5183      5183      6466      6475     11265     11263     14245     14253      8099      8177         0         0         0         0         0         0 
dram[14]:      5169      5169      6472      6470     11258     11271     14259     14264      9640      9643         0         0         0         0         0         0 
dram[15]:      5169      5169      6480      6457     11250     11254     14259     14260      9683      9748         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 11266/160 = 70.412498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:        945       936       927       984       962       948       951       955       730       727    none      none      none      none      none      none  
dram[1]:        955       954       931       981       966       947       954       953       727       735    none      none      none      none      none      none  
dram[2]:        916       971       923       961       963       944       944       952       741       750    none      none      none      none      none      none  
dram[3]:        939       953       922       961       959       945       954       954       756       743    none      none      none      none      none      none  
dram[4]:        918       964       947       957       958       961       950       960       736       730    none      none      none      none      none      none  
dram[5]:        922       959       972       963       953       952       949       963       725       729    none      none      none      none      none      none  
dram[6]:        915       975       955       958       951       953       944       955       728       755    none      none      none      none      none      none  
dram[7]:        932       972       938       939       956       950       946       959       730       750    none      none      none      none      none      none  
dram[8]:        947       943       971       933       949       972       937       939       747       726    none      none      none      none      none      none  
dram[9]:        938       951       977       934       945       972       954       956       722       731    none      none      none      none      none      none  
dram[10]:        957       932       970       934       947       958       984       982       711       721    none      none      none      none      none      none  
dram[11]:        934       930       978       936       949       959       955       958       731       723    none      none      none      none      none      none  
dram[12]:        973       919       956       953       965       958       944       945       742       733    none      none      none      none      none      none  
dram[13]:        981       916       950       954       940       981       944       944       738       732    none      none      none      none      none      none  
dram[14]:        945       919       959       951       949       952       969       940       769       755    none      none      none      none      none      none  
dram[15]:        946       918       952       952       961       939       968       941       768       752    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        694       682       667       665       669       682       670       675       655       654         0         0         0         0         0         0
dram[1]:        666       687       665       668       670       668       675       666       673       682         0         0         0         0         0         0
dram[2]:        664       676       666       666       670       671       675       660       674       743         0         0         0         0         0         0
dram[3]:        678       663       670       669       663       668       669       673       705       690         0         0         0         0         0         0
dram[4]:        666       667       670       670       678       679       677       669       701       664         0         0         0         0         0         0
dram[5]:        665       669       669       661       670       678       674       675       669       687         0         0         0         0         0         0
dram[6]:        665       661       671       668       666       668       665       684       683       688         0         0         0         0         0         0
dram[7]:        676       672       673       676       682       657       677       666       687       674         0         0         0         0         0         0
dram[8]:        669       665       687       691       685       709       668       662       745       664         0         0         0         0         0         0
dram[9]:        660       660       681       678       697       687       658       675       654       682         0         0         0         0         0         0
dram[10]:        654       658       664       681       681       676       685       682       665       660         0         0         0         0         0         0
dram[11]:        656       658       679       678       676       673       680       689       673       670         0         0         0         0         0         0
dram[12]:        655       659       663       660       681       686       687       681       649       653         0         0         0         0         0         0
dram[13]:        660       659       674       667       689       676       676       680       662       673         0         0         0         0         0         0
dram[14]:        660       657       679       668       661       676       679       675       666       665         0         0         0         0         0         0
dram[15]:        656       657       671       666       667       667       683       682       669       669         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119365 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005863
n_activity=15871 dram_eff=0.04436
bk0: 64a 119520i bk1: 64a 119393i bk2: 64a 119380i bk3: 64a 119376i bk4: 64a 119486i bk5: 64a 119604i bk6: 64a 119578i bk7: 64a 119614i bk8: 32a 118872i bk9: 32a 118979i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.288442
Bank_Level_Parallism_Col = 1.283822
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.245362
GrpLevelPara = 1.268064 

BW Util details:
bwutil = 0.005863 
total_CMD = 120079 
util_bw = 704 
Wasted_Col = 5266 
Wasted_Row = 0 
Idle = 114109 

BW Util Bottlenecks: 
RCDc_limit = 782 
RCDWRc_limit = 163 
WTRc_limit = 392 
RTWc_limit = 205 
CCDLc_limit = 5319 
rwq = 0 
CCDLc_limit_alone = 5208 
WTRc_limit_alone = 281 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 120079 
n_nop = 119365 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005863 
Either_Row_CoL_Bus_Util = 0.005946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.090282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0902822
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119365 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005863
n_activity=15781 dram_eff=0.04461
bk0: 64a 119547i bk1: 64a 119238i bk2: 64a 119547i bk3: 64a 119583i bk4: 64a 119511i bk5: 64a 119584i bk6: 64a 119597i bk7: 64a 119613i bk8: 32a 118838i bk9: 32a 118932i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.270572
Bank_Level_Parallism_Col = 1.265673
Bank_Level_Parallism_Ready = 1.009943
write_to_read_ratio_blp_rw_average = 0.254095
GrpLevelPara = 1.247374 

BW Util details:
bwutil = 0.005863 
total_CMD = 120079 
util_bw = 704 
Wasted_Col = 5202 
Wasted_Row = 0 
Idle = 114173 

BW Util Bottlenecks: 
RCDc_limit = 771 
RCDWRc_limit = 160 
WTRc_limit = 326 
RTWc_limit = 348 
CCDLc_limit = 5244 
rwq = 0 
CCDLc_limit_alone = 5150 
WTRc_limit_alone = 232 
RTWc_limit_alone = 348 

Commands details: 
total_CMD = 120079 
n_nop = 119365 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005863 
Either_Row_CoL_Bus_Util = 0.005946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.107246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.107246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119365 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005863
n_activity=16744 dram_eff=0.04204
bk0: 64a 119621i bk1: 64a 119491i bk2: 64a 119514i bk3: 64a 119444i bk4: 64a 119516i bk5: 64a 119524i bk6: 64a 119617i bk7: 64a 119634i bk8: 32a 119001i bk9: 32a 118595i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.202265
Bank_Level_Parallism_Col = 1.197509
Bank_Level_Parallism_Ready = 1.002841
write_to_read_ratio_blp_rw_average = 0.303129
GrpLevelPara = 1.194476 

BW Util details:
bwutil = 0.005863 
total_CMD = 120079 
util_bw = 704 
Wasted_Col = 5565 
Wasted_Row = 0 
Idle = 113810 

BW Util Bottlenecks: 
RCDc_limit = 783 
RCDWRc_limit = 161 
WTRc_limit = 171 
RTWc_limit = 631 
CCDLc_limit = 5124 
rwq = 0 
CCDLc_limit_alone = 5013 
WTRc_limit_alone = 144 
RTWc_limit_alone = 547 

Commands details: 
total_CMD = 120079 
n_nop = 119365 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005863 
Either_Row_CoL_Bus_Util = 0.005946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.122511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.122511
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119365 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005863
n_activity=15674 dram_eff=0.04492
bk0: 64a 119510i bk1: 64a 119522i bk2: 64a 119560i bk3: 64a 119499i bk4: 64a 119522i bk5: 64a 119537i bk6: 64a 119454i bk7: 64a 119697i bk8: 32a 118496i bk9: 32a 118810i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.264956
Bank_Level_Parallism_Col = 1.264366
Bank_Level_Parallism_Ready = 1.009943
write_to_read_ratio_blp_rw_average = 0.293847
GrpLevelPara = 1.262761 

BW Util details:
bwutil = 0.005863 
total_CMD = 120079 
util_bw = 704 
Wasted_Col = 5531 
Wasted_Row = 0 
Idle = 113844 

BW Util Bottlenecks: 
RCDc_limit = 770 
RCDWRc_limit = 163 
WTRc_limit = 265 
RTWc_limit = 916 
CCDLc_limit = 5085 
rwq = 0 
CCDLc_limit_alone = 4944 
WTRc_limit_alone = 237 
RTWc_limit_alone = 803 

Commands details: 
total_CMD = 120079 
n_nop = 119365 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005863 
Either_Row_CoL_Bus_Util = 0.005946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.183438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.183438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119365 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005863
n_activity=16204 dram_eff=0.04345
bk0: 64a 119605i bk1: 64a 119500i bk2: 64a 119494i bk3: 64a 119596i bk4: 64a 119582i bk5: 64a 119543i bk6: 64a 119539i bk7: 64a 119482i bk8: 32a 118660i bk9: 32a 119062i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.216402
Bank_Level_Parallism_Col = 1.211992
Bank_Level_Parallism_Ready = 1.004261
write_to_read_ratio_blp_rw_average = 0.255242
GrpLevelPara = 1.211992 

BW Util details:
bwutil = 0.005863 
total_CMD = 120079 
util_bw = 704 
Wasted_Col = 5405 
Wasted_Row = 0 
Idle = 113970 

BW Util Bottlenecks: 
RCDc_limit = 781 
RCDWRc_limit = 161 
WTRc_limit = 247 
RTWc_limit = 191 
CCDLc_limit = 5148 
rwq = 0 
CCDLc_limit_alone = 5121 
WTRc_limit_alone = 234 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 120079 
n_nop = 119365 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005863 
Either_Row_CoL_Bus_Util = 0.005946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.103657
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119365 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005863
n_activity=15581 dram_eff=0.04518
bk0: 64a 119545i bk1: 64a 119492i bk2: 64a 119434i bk3: 64a 119492i bk4: 64a 119615i bk5: 64a 119634i bk6: 64a 119476i bk7: 64a 119564i bk8: 32a 119101i bk9: 32a 119199i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.221968
Bank_Level_Parallism_Col = 1.211416
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.240662
GrpLevelPara = 1.211416 

BW Util details:
bwutil = 0.005863 
total_CMD = 120079 
util_bw = 704 
Wasted_Col = 4977 
Wasted_Row = 0 
Idle = 114398 

BW Util Bottlenecks: 
RCDc_limit = 782 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 27 
CCDLc_limit = 5012 
rwq = 0 
CCDLc_limit_alone = 5012 
WTRc_limit_alone = 0 
RTWc_limit_alone = 27 

Commands details: 
total_CMD = 120079 
n_nop = 119365 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005863 
Either_Row_CoL_Bus_Util = 0.005946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.061318
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119365 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005863
n_activity=16292 dram_eff=0.04321
bk0: 64a 119627i bk1: 64a 119625i bk2: 64a 119502i bk3: 64a 119503i bk4: 64a 119535i bk5: 64a 119507i bk6: 64a 119489i bk7: 64a 119527i bk8: 32a 118988i bk9: 32a 118890i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.206179
Bank_Level_Parallism_Col = 1.198909
Bank_Level_Parallism_Ready = 1.009943
write_to_read_ratio_blp_rw_average = 0.253638
GrpLevelPara = 1.195933 

BW Util details:
bwutil = 0.005863 
total_CMD = 120079 
util_bw = 704 
Wasted_Col = 5349 
Wasted_Row = 0 
Idle = 114026 

BW Util Bottlenecks: 
RCDc_limit = 776 
RCDWRc_limit = 164 
WTRc_limit = 141 
RTWc_limit = 86 
CCDLc_limit = 5270 
rwq = 0 
CCDLc_limit_alone = 5198 
WTRc_limit_alone = 83 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 120079 
n_nop = 119365 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005863 
Either_Row_CoL_Bus_Util = 0.005946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0825623
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119365 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005863
n_activity=16389 dram_eff=0.04296
bk0: 64a 119514i bk1: 64a 119479i bk2: 64a 119541i bk3: 64a 119545i bk4: 64a 119545i bk5: 64a 119616i bk6: 64a 119510i bk7: 64a 119552i bk8: 32a 118485i bk9: 32a 118808i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.266881
Bank_Level_Parallism_Col = 1.258706
Bank_Level_Parallism_Ready = 1.014205
write_to_read_ratio_blp_rw_average = 0.303911
GrpLevelPara = 1.244744 

BW Util details:
bwutil = 0.005863 
total_CMD = 120079 
util_bw = 704 
Wasted_Col = 5531 
Wasted_Row = 0 
Idle = 113844 

BW Util Bottlenecks: 
RCDc_limit = 780 
RCDWRc_limit = 161 
WTRc_limit = 298 
RTWc_limit = 554 
CCDLc_limit = 5301 
rwq = 0 
CCDLc_limit_alone = 5144 
WTRc_limit_alone = 229 
RTWc_limit_alone = 466 

Commands details: 
total_CMD = 120079 
n_nop = 119365 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005863 
Either_Row_CoL_Bus_Util = 0.005946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0833868
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119370 n_act=10 n_pre=0 n_ref_event=0 n_req=699 n_rd=571 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005821
n_activity=16084 dram_eff=0.04346
bk0: 60a 119516i bk1: 60a 119564i bk2: 64a 119544i bk3: 64a 119622i bk4: 64a 119480i bk5: 64a 119392i bk6: 64a 119559i bk7: 64a 119583i bk8: 35a 118669i bk9: 32a 119130i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985694
Row_Buffer_Locality_read = 0.985990
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.212270
Bank_Level_Parallism_Col = 1.207415
Bank_Level_Parallism_Ready = 1.008584
write_to_read_ratio_blp_rw_average = 0.278948
GrpLevelPara = 1.207415 

BW Util details:
bwutil = 0.005821 
total_CMD = 120079 
util_bw = 699 
Wasted_Col = 5430 
Wasted_Row = 0 
Idle = 113950 

BW Util Bottlenecks: 
RCDc_limit = 769 
RCDWRc_limit = 160 
WTRc_limit = 140 
RTWc_limit = 332 
CCDLc_limit = 5164 
rwq = 0 
CCDLc_limit_alone = 5095 
WTRc_limit_alone = 98 
RTWc_limit_alone = 305 

Commands details: 
total_CMD = 120079 
n_nop = 119370 
Read = 571 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 699 
total_req = 699 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 699 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005821 
Either_Row_CoL_Bus_Util = 0.005904 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.094221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0942213
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119373 n_act=10 n_pre=0 n_ref_event=0 n_req=696 n_rd=568 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005796
n_activity=15567 dram_eff=0.04471
bk0: 60a 119560i bk1: 60a 119566i bk2: 64a 119540i bk3: 64a 119567i bk4: 64a 119540i bk5: 64a 119499i bk6: 64a 119646i bk7: 64a 119614i bk8: 32a 119060i bk9: 32a 119035i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985632
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.214412
Bank_Level_Parallism_Col = 1.206805
Bank_Level_Parallism_Ready = 1.005747
write_to_read_ratio_blp_rw_average = 0.253589
GrpLevelPara = 1.206805 

BW Util details:
bwutil = 0.005796 
total_CMD = 120079 
util_bw = 696 
Wasted_Col = 4952 
Wasted_Row = 0 
Idle = 114431 

BW Util Bottlenecks: 
RCDc_limit = 782 
RCDWRc_limit = 165 
WTRc_limit = 163 
RTWc_limit = 0 
CCDLc_limit = 4847 
rwq = 0 
CCDLc_limit_alone = 4833 
WTRc_limit_alone = 149 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120079 
n_nop = 119373 
Read = 568 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 696 
total_req = 696 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 696 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005796 
Either_Row_CoL_Bus_Util = 0.005879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.061726
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119341 n_act=10 n_pre=0 n_ref_event=0 n_req=728 n_rd=568 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.006063
n_activity=16199 dram_eff=0.04494
bk0: 60a 119558i bk1: 60a 119581i bk2: 64a 119529i bk3: 64a 119566i bk4: 64a 119502i bk5: 64a 119494i bk6: 64a 119387i bk7: 64a 119262i bk8: 32a 118934i bk9: 32a 118953i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986264
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.239329
Bank_Level_Parallism_Col = 1.237760
Bank_Level_Parallism_Ready = 1.002747
write_to_read_ratio_blp_rw_average = 0.285413
GrpLevelPara = 1.237760 

BW Util details:
bwutil = 0.006063 
total_CMD = 120079 
util_bw = 728 
Wasted_Col = 5527 
Wasted_Row = 0 
Idle = 113824 

BW Util Bottlenecks: 
RCDc_limit = 782 
RCDWRc_limit = 160 
WTRc_limit = 394 
RTWc_limit = 73 
CCDLc_limit = 5399 
rwq = 0 
CCDLc_limit_alone = 5399 
WTRc_limit_alone = 394 
RTWc_limit_alone = 73 

Commands details: 
total_CMD = 120079 
n_nop = 119341 
Read = 568 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 728 
total_req = 728 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 728 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.006063 
Either_Row_CoL_Bus_Util = 0.006146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0834034
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119340 n_act=10 n_pre=0 n_ref_event=0 n_req=729 n_rd=569 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.006071
n_activity=16181 dram_eff=0.04505
bk0: 61a 119593i bk1: 60a 119412i bk2: 64a 119507i bk3: 64a 119572i bk4: 64a 119503i bk5: 64a 119517i bk6: 64a 119614i bk7: 64a 119580i bk8: 32a 118941i bk9: 32a 118961i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986283
Row_Buffer_Locality_read = 0.985940
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.177067
Bank_Level_Parallism_Col = 1.171309
Bank_Level_Parallism_Ready = 1.001372
write_to_read_ratio_blp_rw_average = 0.315167
GrpLevelPara = 1.171309 

BW Util details:
bwutil = 0.006071 
total_CMD = 120079 
util_bw = 729 
Wasted_Col = 5489 
Wasted_Row = 0 
Idle = 113861 

BW Util Bottlenecks: 
RCDc_limit = 779 
RCDWRc_limit = 160 
WTRc_limit = 122 
RTWc_limit = 108 
CCDLc_limit = 5203 
rwq = 0 
CCDLc_limit_alone = 5203 
WTRc_limit_alone = 122 
RTWc_limit_alone = 108 

Commands details: 
total_CMD = 120079 
n_nop = 119340 
Read = 569 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 729 
total_req = 729 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 729 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.006071 
Either_Row_CoL_Bus_Util = 0.006154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0847858
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119358 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005929
n_activity=15037 dram_eff=0.04735
bk0: 64a 119466i bk1: 64a 119554i bk2: 64a 119504i bk3: 64a 119532i bk4: 64a 119599i bk5: 64a 119610i bk6: 64a 119461i bk7: 64a 119442i bk8: 36a 119134i bk9: 36a 118986i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.270294
Bank_Level_Parallism_Col = 1.258724
Bank_Level_Parallism_Ready = 1.008427
write_to_read_ratio_blp_rw_average = 0.219598
GrpLevelPara = 1.243920 

BW Util details:
bwutil = 0.005929 
total_CMD = 120079 
util_bw = 712 
Wasted_Col = 4967 
Wasted_Row = 0 
Idle = 114400 

BW Util Bottlenecks: 
RCDc_limit = 770 
RCDWRc_limit = 163 
WTRc_limit = 114 
RTWc_limit = 0 
CCDLc_limit = 5244 
rwq = 0 
CCDLc_limit_alone = 5153 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120079 
n_nop = 119358 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005929 
Either_Row_CoL_Bus_Util = 0.006004 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.001387 
queue_avg = 0.061876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0618759
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119357 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005929
n_activity=15670 dram_eff=0.04544
bk0: 64a 119487i bk1: 64a 119546i bk2: 64a 119514i bk3: 64a 119605i bk4: 64a 119567i bk5: 64a 119597i bk6: 64a 119522i bk7: 64a 119465i bk8: 36a 119074i bk9: 36a 118955i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.193210
Bank_Level_Parallism_Col = 1.185241
Bank_Level_Parallism_Ready = 1.001405
write_to_read_ratio_blp_rw_average = 0.274196
GrpLevelPara = 1.185241 

BW Util details:
bwutil = 0.005929 
total_CMD = 120079 
util_bw = 712 
Wasted_Col = 5297 
Wasted_Row = 0 
Idle = 114070 

BW Util Bottlenecks: 
RCDc_limit = 780 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5286 
rwq = 0 
CCDLc_limit_alone = 5286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120079 
n_nop = 119357 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005929 
Either_Row_CoL_Bus_Util = 0.006013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0736265
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119389 n_act=10 n_pre=0 n_ref_event=0 n_req=680 n_rd=584 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.005663
n_activity=14977 dram_eff=0.0454
bk0: 64a 119592i bk1: 64a 119533i bk2: 64a 119565i bk3: 64a 119589i bk4: 64a 119498i bk5: 64a 119539i bk6: 64a 119489i bk7: 64a 119436i bk8: 36a 119180i bk9: 36a 119110i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.285238
Bank_Level_Parallism_Col = 1.274008
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.172414
GrpLevelPara = 1.270486 

BW Util details:
bwutil = 0.005663 
total_CMD = 120079 
util_bw = 680 
Wasted_Col = 4719 
Wasted_Row = 0 
Idle = 114680 

BW Util Bottlenecks: 
RCDc_limit = 779 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5031 
rwq = 0 
CCDLc_limit_alone = 5031 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120079 
n_nop = 119389 
Read = 584 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 680 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005663 
Either_Row_CoL_Bus_Util = 0.005746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.062792
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120079 n_nop=119391 n_act=10 n_pre=0 n_ref_event=0 n_req=678 n_rd=582 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.005646
n_activity=15533 dram_eff=0.04365
bk0: 62a 119549i bk1: 64a 119640i bk2: 64a 119612i bk3: 64a 119665i bk4: 64a 119381i bk5: 64a 119415i bk6: 64a 119608i bk7: 64a 119505i bk8: 36a 119193i bk9: 36a 119024i bk10: 0a 120079i bk11: 0a 120079i bk12: 0a 120079i bk13: 0a 120079i bk14: 0a 120079i bk15: 0a 120079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985251
Row_Buffer_Locality_read = 0.986254
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.195826
Bank_Level_Parallism_Col = 1.185411
Bank_Level_Parallism_Ready = 1.004425
write_to_read_ratio_blp_rw_average = 0.241440
GrpLevelPara = 1.172528 

BW Util details:
bwutil = 0.005646 
total_CMD = 120079 
util_bw = 678 
Wasted_Col = 5072 
Wasted_Row = 0 
Idle = 114329 

BW Util Bottlenecks: 
RCDc_limit = 778 
RCDWRc_limit = 164 
WTRc_limit = 151 
RTWc_limit = 146 
CCDLc_limit = 4838 
rwq = 0 
CCDLc_limit_alone = 4733 
WTRc_limit_alone = 74 
RTWc_limit_alone = 118 

Commands details: 
total_CMD = 120079 
n_nop = 119391 
Read = 582 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 678 
total_req = 678 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 678 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005646 
Either_Row_CoL_Bus_Util = 0.005730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0639329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 352, Miss_rate = 0.517, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[1]: Access = 695, Miss = 352, Miss_rate = 0.506, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[2]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[3]: Access = 697, Miss = 352, Miss_rate = 0.505, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 686, Miss = 352, Miss_rate = 0.513, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[6]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[8]: Access = 692, Miss = 352, Miss_rate = 0.509, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 682, Miss = 352, Miss_rate = 0.516, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[10]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[13]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 691, Miss = 352, Miss_rate = 0.509, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 681, Miss = 348, Miss_rate = 0.511, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 351, Miss_rate = 0.517, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 683, Miss = 348, Miss_rate = 0.510, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[19]: Access = 673, Miss = 348, Miss_rate = 0.517, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[20]: Access = 702, Miss = 364, Miss_rate = 0.519, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[21]: Access = 695, Miss = 364, Miss_rate = 0.524, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[22]: Access = 700, Miss = 365, Miss_rate = 0.521, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[23]: Access = 692, Miss = 364, Miss_rate = 0.526, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[24]: Access = 692, Miss = 356, Miss_rate = 0.514, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[25]: Access = 702, Miss = 356, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[26]: Access = 691, Miss = 356, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[27]: Access = 701, Miss = 356, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 676, Miss = 340, Miss_rate = 0.503, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[29]: Access = 682, Miss = 340, Miss_rate = 0.499, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[30]: Access = 669, Miss = 338, Miss_rate = 0.505, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[31]: Access = 681, Miss = 340, Miss_rate = 0.499, Pending_hits = 17, Reservation_fails = 0
L2_total_cache_accesses = 22016
L2_total_cache_misses = 11266
L2_total_cache_miss_rate = 0.5117
L2_total_cache_pending_hits = 494
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 494
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=22016
icnt_total_pkts_simt_to_mem=22016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22016
Req_Network_cycles = 20583
Req_Network_injected_packets_per_cycle =       1.0696 
Req_Network_conflicts_per_cycle =       0.0509
Req_Network_conflicts_per_cycle_util =       0.1085
Req_Bank_Level_Parallism =       2.2807
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0383
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0334

Reply_Network_injected_packets_num = 22016
Reply_Network_cycles = 20583
Reply_Network_injected_packets_per_cycle =        1.0696
Reply_Network_conflicts_per_cycle =        0.9870
Reply_Network_conflicts_per_cycle_util =       2.0189
Reply_Bank_Level_Parallism =       2.1878
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0671
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1337
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 2002944 (inst/sec)
gpgpu_simulation_rate = 6861 (cycle/sec)
gpgpu_silicon_slowdown = 174901x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
thread block = 0,8,0
thread block = 0,9,0
thread block = 0,10,0
thread block = 0,11,0
thread block = 0,12,0
thread block = 0,13,0
thread block = 0,14,0
thread block = 0,15,0
thread block = 0,16,0
thread block = 0,17,0
thread block = 0,18,0
thread block = 0,19,0
thread block = 0,20,0
thread block = 0,21,0
thread block = 0,22,0
thread block = 0,23,0
thread block = 0,24,0
thread block = 0,25,0
thread block = 0,26,0
thread block = 0,27,0
thread block = 0,28,0
thread block = 0,29,0
thread block = 0,30,0
thread block = 0,31,0
thread block = 0,32,0
thread block = 0,33,0
thread block = 0,34,0
thread block = 0,35,0
thread block = 0,36,0
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 36876
gpu_sim_insn = 2818400
gpu_ipc =      76.4291
gpu_tot_sim_cycle = 57459
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     153.6266
gpu_tot_issued_cta = 512
gpu_occupancy = 92.2059% 
gpu_tot_occupancy = 92.1612% 
max_total_param_size = 0
gpu_stall_dramfull = 222
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0610
partiton_level_parallism_total  =       1.0641
partiton_level_parallism_util =       1.8456
partiton_level_parallism_util_total  =       1.9817
L2_BW  =      40.7409 GB/Sec
L2_BW_total  =      40.8600 GB/Sec
gpu_total_sim_rate=980803

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11712, Miss = 3799, Miss_rate = 0.324, Pending_hits = 1071, Reservation_fails = 3401
	L1D_cache_core[1]: Access = 11733, Miss = 3800, Miss_rate = 0.324, Pending_hits = 1060, Reservation_fails = 3281
	L1D_cache_core[2]: Access = 11980, Miss = 3878, Miss_rate = 0.324, Pending_hits = 1042, Reservation_fails = 3020
	L1D_cache_core[3]: Access = 11712, Miss = 3796, Miss_rate = 0.324, Pending_hits = 1065, Reservation_fails = 3333
	L1D_cache_core[4]: Access = 11712, Miss = 3808, Miss_rate = 0.325, Pending_hits = 1055, Reservation_fails = 3442
	L1D_cache_core[5]: Access = 11444, Miss = 3729, Miss_rate = 0.326, Pending_hits = 1034, Reservation_fails = 3302
	L1D_cache_core[6]: Access = 11712, Miss = 3805, Miss_rate = 0.325, Pending_hits = 1063, Reservation_fails = 3670
	L1D_cache_core[7]: Access = 11712, Miss = 3799, Miss_rate = 0.324, Pending_hits = 1065, Reservation_fails = 3422
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30414
	L1D_total_cache_miss_rate = 0.3245
	L1D_total_cache_pending_hits = 8455
	L1D_total_cache_reservation_fails = 26871
	L1D_cache_data_port_util = 0.144
	L1D_cache_fill_port_util = 0.074
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8455
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22372
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4499
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 16254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28366
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2092
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14162
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:953973	W0_Idle:30364	W0_Scoreboard:235932	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87575	WS1:87552	WS2:87552	WS3:87552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 226928 {8:28366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1134640 {40:28366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 1010 
max_icnt2mem_latency = 354 
maxmrqlatency = 95 
max_icnt2sh_latency = 57 
averagemflatency = 381 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:16675 	1261 	652 	563 	639 	155 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34693 	5880 	20567 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	53843 	6339 	943 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	50247 	7599 	2256 	803 	235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	63 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     21492     21487      6454      6452     11255     11236     14252     14234      7624      7630      5259      5263     11333     11330     18045     18055 
dram[1]:     21248     21384      6449      6462     11230     11229     14238     14246      7624      7643      5265      5267     11595     11624     18017     18041 
dram[2]:     21458     21040      6471      6467     11237     11239     14244     14240      7818      7790      5288      5285     11594     11597     18081     18080 
dram[3]:     21261     21088     26711      6478     11220     11234     14231     14236      7818      7835      5286      5280     11564     11596     18050     18049 
dram[4]:     21674     21359      6468      6467     11266     11271     14241     14225      7208      7229      5268      5257     11378     11378     19619     19630 
dram[5]:     21654     21663      6473      6472     11245     11250     14234     14238      7195      7224      5254      5259     11383     11390     19593     19592 
dram[6]:     21700     21709      6477      6485     11261     11247     14235     14233      7477      7478      5287      5288     11341     11372     18008     18021 
dram[7]:     21376     21379      6491      6489     11235     11240     14224     14229      7421      7459      5290      5295     11345     11344     18015     18011 
dram[8]:     21575     21555     28544     28463     11246     11245     14285     14280      9882      9869      5272      5270     11341     11353     19516     19567 
dram[9]:     21585     21562     28508     28509     11292     11295     14268     14282      9911      9942      5283      5263     11457     11372     19514     19518 
dram[10]:     21763     21746     28370     28359     11279     11275     14303     14308      7064      7050      5261      5293     11418     11460     19588     19587 
dram[11]:     21583     21759     28364     28389     11280     11284     14277     14306      7076      7108      5267      5265     11404     11411     19566     19922 
dram[12]:     22323     21668     26726     26731     11268     11277     14257     14260      8148      8154      5304      5315     11386     11565     18108     18112 
dram[13]:     21540     21538     26665     26701     11265     11263     14245     14253      8099      8177      5333      5322     11384     11387     18085     18099 
dram[14]:     21668     21722     26658     26659     11258     11271     14259     14264      9640      9643      5312      5315     11374     11378     19470     19466 
dram[15]:     21676     21671     26640     26662     11250     11254     14259     14260      9683      9748      5329      5332     11349     11365     18116     18119 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 111.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 108.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 19978/305 = 65.501640
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:       1191      1190      1457      1550      1521      1492      1504      1509       927       911       939       988       959       926       943       942
dram[1]:       1204      1197      1462      1546      1529      1491      1506      1501       923       919       938       996       953       926       947       936
dram[2]:       1174      1224      1447      1510      1523      1486      1494      1502       933       935       941       989       982       921       941       955
dram[3]:       1198      1194      1423      1517      1514      1481      1502      1501       942       923       934       991       969       922       966       931
dram[4]:       1183      1206      1488      1505      1509      1512      1493      1501       916       927       949       971       928       938       961       919
dram[5]:       1185      1204      1525      1516      1502      1497      1491      1501       908       925       961       948       933       920       956       917
dram[6]:       1199      1208      1501      1509      1499      1503      1484      1496       910       944       953       973       931       941       980       923
dram[7]:       1212      1211      1482      1478      1509      1499      1491      1502       911       935       965       955       956       933       972       923
dram[8]:       1191      1185      1500      1428      1479      1519      1480      1481       939       910       998       938       923       976       944       937
dram[9]:       1179      1198      1502      1435      1473      1520      1502      1499       902       926      1000       930       925       971       931       952
dram[10]:       1199      1172      1496      1436      1486      1505      1539      1538       874       892       973       940       919       970       937       931
dram[11]:       1178      1182      1505      1440      1483      1509      1500      1500       890       890       969       937       922       956       930       945
dram[12]:       1218      1187      1470      1459      1509      1505      1481      1488       952       927       979       948       949       948       922       967
dram[13]:       1219      1189      1461      1462      1477      1539      1483      1482       937       921       970       978       939       947       919       976
dram[14]:       1192      1188      1475      1463      1501      1499      1509      1477       992       974       959       952       950       948       924       967
dram[15]:       1239      1252      1478      1464      1513      1485      1510      1477      1127       997       999      1008       943       955       926       975
maximum mf latency per bank:
dram[0]:        736       736       667       665       669       682       670       675       703       713       766       751       712       709       722       725
dram[1]:        731       743       665       668       670       668       675       666       707       703       750       753       712       717       752       742
dram[2]:        716       720       666       666       670       671       675       660       695       743       743       747       713       718       739       758
dram[3]:        730       724       683       669       663       668       669       673       705       690       751       753       707       714       744       744
dram[4]:        733       732       670       670       678       679       677       669       701       705       753       744       737       722       719       717
dram[5]:        728       745       669       661       670       678       674       675       736       687       745       743       697       689       709       707
dram[6]:        730       738       671       668       666       668       665       684       707       723       743       762       725       734       733       735
dram[7]:        730       730       673       676       682       657       677       666       709       712       753       756       701       714       735       722
dram[8]:        726       721       687       691       685       709       668       662       745       664       740       746       731       735       724       749
dram[9]:        766       727       681       678       697       687       658       675       740       711       758       762       735       730       753       739
dram[10]:        731       728       682       681       681       676       685       682       706       742       753       752       726       734       730       752
dram[11]:        730       733       685       687       676       673       680       689       673       718       744       745       739       732       731       733
dram[12]:        744       738       679       691       681       686       687       681       664       697       741       746       741       727       736       748
dram[13]:        742       742       686       686       689       676       676       680       695       673       740       742       725       723       726       750
dram[14]:        749       752       709       696       661       676       679       675       684       695       761       763       723       718       758       743
dram[15]:        732       744       715       695       667       667       683       682      1010       999       948       941       720       736       737       737
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333952 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003723
n_activity=34420 dram_eff=0.03626
bk0: 128a 334072i bk1: 128a 333999i bk2: 64a 334521i bk3: 64a 334517i bk4: 64a 334627i bk5: 64a 334745i bk6: 64a 334719i bk7: 64a 334755i bk8: 48a 333926i bk9: 48a 334003i bk10: 64a 334878i bk11: 64a 334917i bk12: 64a 334920i bk13: 64a 334862i bk14: 64a 334778i bk15: 64a 334899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.273265
Bank_Level_Parallism_Col = 1.257478
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.162152
GrpLevelPara = 1.247064 

BW Util details:
bwutil = 0.003723 
total_CMD = 335220 
util_bw = 1248 
Wasted_Col = 7787 
Wasted_Row = 99 
Idle = 326086 

BW Util Bottlenecks: 
RCDc_limit = 1537 
RCDWRc_limit = 163 
WTRc_limit = 392 
RTWc_limit = 205 
CCDLc_limit = 7633 
rwq = 0 
CCDLc_limit_alone = 7522 
WTRc_limit_alone = 281 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 335220 
n_nop = 333952 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003723 
Either_Row_CoL_Bus_Util = 0.003783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0428614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333952 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003723
n_activity=34670 dram_eff=0.036
bk0: 128a 334159i bk1: 128a 333831i bk2: 64a 334688i bk3: 64a 334724i bk4: 64a 334652i bk5: 64a 334725i bk6: 64a 334738i bk7: 64a 334754i bk8: 48a 333925i bk9: 48a 334016i bk10: 64a 334905i bk11: 64a 334877i bk12: 64a 334867i bk13: 64a 334761i bk14: 64a 334872i bk15: 64a 334835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.190446
Bank_Level_Parallism_Col = 1.189321
Bank_Level_Parallism_Ready = 1.005609
write_to_read_ratio_blp_rw_average = 0.159505
GrpLevelPara = 1.177835 

BW Util details:
bwutil = 0.003723 
total_CMD = 335220 
util_bw = 1248 
Wasted_Col = 8163 
Wasted_Row = 198 
Idle = 325611 

BW Util Bottlenecks: 
RCDc_limit = 1541 
RCDWRc_limit = 160 
WTRc_limit = 326 
RTWc_limit = 348 
CCDLc_limit = 7593 
rwq = 0 
CCDLc_limit_alone = 7499 
WTRc_limit_alone = 232 
RTWc_limit_alone = 348 

Commands details: 
total_CMD = 335220 
n_nop = 333952 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003723 
Either_Row_CoL_Bus_Util = 0.003783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0473838
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333952 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003723
n_activity=35418 dram_eff=0.03524
bk0: 128a 334292i bk1: 128a 334121i bk2: 64a 334655i bk3: 64a 334585i bk4: 64a 334657i bk5: 64a 334665i bk6: 64a 334758i bk7: 64a 334775i bk8: 48a 334034i bk9: 48a 333610i bk10: 64a 334832i bk11: 64a 334901i bk12: 64a 334797i bk13: 64a 334884i bk14: 64a 334838i bk15: 64a 334833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.211367
Bank_Level_Parallism_Col = 1.186839
Bank_Level_Parallism_Ready = 1.004808
write_to_read_ratio_blp_rw_average = 0.200857
GrpLevelPara = 1.184829 

BW Util details:
bwutil = 0.003723 
total_CMD = 335220 
util_bw = 1248 
Wasted_Col = 8214 
Wasted_Row = 57 
Idle = 325701 

BW Util Bottlenecks: 
RCDc_limit = 1562 
RCDWRc_limit = 161 
WTRc_limit = 171 
RTWc_limit = 631 
CCDLc_limit = 7465 
rwq = 0 
CCDLc_limit_alone = 7354 
WTRc_limit_alone = 144 
RTWc_limit_alone = 547 

Commands details: 
total_CMD = 335220 
n_nop = 333952 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003723 
Either_Row_CoL_Bus_Util = 0.003783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0498628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333947 n_act=19 n_pre=3 n_ref_event=0 n_req=1251 n_rd=1123 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003732
n_activity=35774 dram_eff=0.03497
bk0: 128a 334186i bk1: 128a 334168i bk2: 67a 334475i bk3: 64a 334640i bk4: 64a 334663i bk5: 64a 334678i bk6: 64a 334595i bk7: 64a 334838i bk8: 48a 333459i bk9: 48a 333835i bk10: 64a 334854i bk11: 64a 334803i bk12: 64a 334887i bk13: 64a 334765i bk14: 64a 334748i bk15: 64a 334860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984812
Row_Buffer_Locality_read = 0.984862
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.198851
Bank_Level_Parallism_Col = 1.202007
Bank_Level_Parallism_Ready = 1.005596
write_to_read_ratio_blp_rw_average = 0.183710
GrpLevelPara = 1.201004 

BW Util details:
bwutil = 0.003732 
total_CMD = 335220 
util_bw = 1251 
Wasted_Col = 8726 
Wasted_Row = 297 
Idle = 324946 

BW Util Bottlenecks: 
RCDc_limit = 1652 
RCDWRc_limit = 163 
WTRc_limit = 265 
RTWc_limit = 916 
CCDLc_limit = 7715 
rwq = 0 
CCDLc_limit_alone = 7574 
WTRc_limit_alone = 237 
RTWc_limit_alone = 803 

Commands details: 
total_CMD = 335220 
n_nop = 333947 
Read = 1123 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1251 
total_req = 1251 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1251 
Row_Bus_Util =  0.000066 
CoL_Bus_Util = 0.003732 
Either_Row_CoL_Bus_Util = 0.003798 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0735248
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333952 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003723
n_activity=34099 dram_eff=0.0366
bk0: 128a 334265i bk1: 128a 334211i bk2: 64a 334635i bk3: 64a 334737i bk4: 64a 334723i bk5: 64a 334684i bk6: 64a 334680i bk7: 64a 334623i bk8: 48a 333708i bk9: 48a 334124i bk10: 64a 334840i bk11: 64a 334866i bk12: 64a 334667i bk13: 64a 334750i bk14: 64a 334892i bk15: 64a 334805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.190074
Bank_Level_Parallism_Col = 1.187776
Bank_Level_Parallism_Ready = 1.002404
write_to_read_ratio_blp_rw_average = 0.163896
GrpLevelPara = 1.187776 

BW Util details:
bwutil = 0.003723 
total_CMD = 335220 
util_bw = 1248 
Wasted_Col = 8267 
Wasted_Row = 197 
Idle = 325508 

BW Util Bottlenecks: 
RCDc_limit = 1544 
RCDWRc_limit = 161 
WTRc_limit = 247 
RTWc_limit = 191 
CCDLc_limit = 7659 
rwq = 0 
CCDLc_limit_alone = 7632 
WTRc_limit_alone = 234 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 335220 
n_nop = 333952 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003723 
Either_Row_CoL_Bus_Util = 0.003783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.044174
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333952 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003723
n_activity=33107 dram_eff=0.0377
bk0: 128a 334163i bk1: 128a 334129i bk2: 64a 334575i bk3: 64a 334633i bk4: 64a 334756i bk5: 64a 334775i bk6: 64a 334617i bk7: 64a 334705i bk8: 48a 334135i bk9: 48a 334205i bk10: 64a 334843i bk11: 64a 334821i bk12: 64a 334728i bk13: 64a 334767i bk14: 64a 334829i bk15: 64a 334867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.220361
Bank_Level_Parallism_Col = 1.202399
Bank_Level_Parallism_Ready = 1.004006
write_to_read_ratio_blp_rw_average = 0.150341
GrpLevelPara = 1.202399 

BW Util details:
bwutil = 0.003723 
total_CMD = 335220 
util_bw = 1248 
Wasted_Col = 7847 
Wasted_Row = 99 
Idle = 326026 

BW Util Bottlenecks: 
RCDc_limit = 1547 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 27 
CCDLc_limit = 7650 
rwq = 0 
CCDLc_limit_alone = 7650 
WTRc_limit_alone = 0 
RTWc_limit_alone = 27 

Commands details: 
total_CMD = 335220 
n_nop = 333952 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003723 
Either_Row_CoL_Bus_Util = 0.003783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0289601
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333952 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003723
n_activity=35103 dram_eff=0.03555
bk0: 128a 334334i bk1: 128a 334225i bk2: 64a 334643i bk3: 64a 334644i bk4: 64a 334676i bk5: 64a 334648i bk6: 64a 334630i bk7: 64a 334668i bk8: 48a 333991i bk9: 48a 333976i bk10: 64a 334948i bk11: 64a 334841i bk12: 64a 334764i bk13: 64a 334744i bk14: 64a 334885i bk15: 64a 334848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.186791
Bank_Level_Parallism_Col = 1.170561
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.162914
GrpLevelPara = 1.168649 

BW Util details:
bwutil = 0.003723 
total_CMD = 335220 
util_bw = 1248 
Wasted_Col = 8177 
Wasted_Row = 99 
Idle = 325696 

BW Util Bottlenecks: 
RCDc_limit = 1541 
RCDWRc_limit = 164 
WTRc_limit = 141 
RTWc_limit = 86 
CCDLc_limit = 7652 
rwq = 0 
CCDLc_limit_alone = 7580 
WTRc_limit_alone = 83 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 335220 
n_nop = 333952 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003723 
Either_Row_CoL_Bus_Util = 0.003783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0372412
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333952 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003723
n_activity=34775 dram_eff=0.03589
bk0: 128a 334160i bk1: 128a 334171i bk2: 64a 334682i bk3: 64a 334686i bk4: 64a 334686i bk5: 64a 334757i bk6: 64a 334651i bk7: 64a 334693i bk8: 48a 333526i bk9: 48a 333865i bk10: 64a 334795i bk11: 64a 334800i bk12: 64a 334801i bk13: 64a 334680i bk14: 64a 334863i bk15: 64a 334914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.255266
Bank_Level_Parallism_Col = 1.237583
Bank_Level_Parallism_Ready = 1.008814
write_to_read_ratio_blp_rw_average = 0.199691
GrpLevelPara = 1.228409 

BW Util details:
bwutil = 0.003723 
total_CMD = 335220 
util_bw = 1248 
Wasted_Col = 8243 
Wasted_Row = 99 
Idle = 325630 

BW Util Bottlenecks: 
RCDc_limit = 1557 
RCDWRc_limit = 161 
WTRc_limit = 298 
RTWc_limit = 554 
CCDLc_limit = 7792 
rwq = 0 
CCDLc_limit_alone = 7635 
WTRc_limit_alone = 229 
RTWc_limit_alone = 466 

Commands details: 
total_CMD = 335220 
n_nop = 333952 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003723 
Either_Row_CoL_Bus_Util = 0.003783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.037641
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333953 n_act=20 n_pre=4 n_ref_event=0 n_req=1243 n_rd=1115 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003708
n_activity=36816 dram_eff=0.03376
bk0: 124a 334208i bk1: 124a 334239i bk2: 68a 334445i bk3: 68a 334523i bk4: 64a 334621i bk5: 64a 334533i bk6: 64a 334700i bk7: 64a 334724i bk8: 47a 333750i bk9: 44a 334183i bk10: 64a 334782i bk11: 64a 334970i bk12: 64a 334855i bk13: 64a 334876i bk14: 64a 334802i bk15: 64a 334817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983910
Row_Buffer_Locality_read = 0.983856
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.182487
Bank_Level_Parallism_Col = 1.170047
Bank_Level_Parallism_Ready = 1.004827
write_to_read_ratio_blp_rw_average = 0.177639
GrpLevelPara = 1.170047 

BW Util details:
bwutil = 0.003708 
total_CMD = 335220 
util_bw = 1243 
Wasted_Col = 8384 
Wasted_Row = 297 
Idle = 325296 

BW Util Bottlenecks: 
RCDc_limit = 1740 
RCDWRc_limit = 160 
WTRc_limit = 140 
RTWc_limit = 332 
CCDLc_limit = 7447 
rwq = 0 
CCDLc_limit_alone = 7378 
WTRc_limit_alone = 98 
RTWc_limit_alone = 305 

Commands details: 
total_CMD = 335220 
n_nop = 333953 
Read = 1115 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1243 
total_req = 1243 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1243 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.003708 
Either_Row_CoL_Bus_Util = 0.003780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0434282
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333956 n_act=20 n_pre=4 n_ref_event=0 n_req=1240 n_rd=1112 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003699
n_activity=35428 dram_eff=0.035
bk0: 124a 334220i bk1: 124a 334178i bk2: 68a 334435i bk3: 68a 334468i bk4: 64a 334681i bk5: 64a 334640i bk6: 64a 334787i bk7: 64a 334755i bk8: 44a 334164i bk9: 44a 334129i bk10: 64a 334867i bk11: 64a 334884i bk12: 64a 334916i bk13: 64a 334957i bk14: 64a 334831i bk15: 64a 334847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.190456
Bank_Level_Parallism_Col = 1.169127
Bank_Level_Parallism_Ready = 1.004839
write_to_read_ratio_blp_rw_average = 0.158806
GrpLevelPara = 1.169127 

BW Util details:
bwutil = 0.003699 
total_CMD = 335220 
util_bw = 1240 
Wasted_Col = 7783 
Wasted_Row = 218 
Idle = 325979 

BW Util Bottlenecks: 
RCDc_limit = 1756 
RCDWRc_limit = 165 
WTRc_limit = 163 
RTWc_limit = 0 
CCDLc_limit = 7003 
rwq = 0 
CCDLc_limit_alone = 6989 
WTRc_limit_alone = 149 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335220 
n_nop = 333956 
Read = 1112 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1240 
total_req = 1240 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1240 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.003699 
Either_Row_CoL_Bus_Util = 0.003771 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0304397
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333924 n_act=20 n_pre=4 n_ref_event=0 n_req=1272 n_rd=1112 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.003795
n_activity=36155 dram_eff=0.03518
bk0: 124a 334228i bk1: 124a 334316i bk2: 68a 334430i bk3: 68a 334467i bk4: 64a 334643i bk5: 64a 334635i bk6: 64a 334528i bk7: 64a 334403i bk8: 44a 334019i bk9: 44a 334038i bk10: 64a 334909i bk11: 64a 334890i bk12: 64a 334827i bk13: 64a 334891i bk14: 64a 334788i bk15: 64a 334812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984277
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.222722
Bank_Level_Parallism_Col = 1.197418
Bank_Level_Parallism_Ready = 1.001572
write_to_read_ratio_blp_rw_average = 0.185739
GrpLevelPara = 1.197418 

BW Util details:
bwutil = 0.003795 
total_CMD = 335220 
util_bw = 1272 
Wasted_Col = 8344 
Wasted_Row = 172 
Idle = 325432 

BW Util Bottlenecks: 
RCDc_limit = 1754 
RCDWRc_limit = 160 
WTRc_limit = 394 
RTWc_limit = 73 
CCDLc_limit = 7607 
rwq = 0 
CCDLc_limit_alone = 7607 
WTRc_limit_alone = 394 
RTWc_limit_alone = 73 

Commands details: 
total_CMD = 335220 
n_nop = 333924 
Read = 1112 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1272 
total_req = 1272 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1272 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.003795 
Either_Row_CoL_Bus_Util = 0.003866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.039395
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333923 n_act=20 n_pre=4 n_ref_event=0 n_req=1273 n_rd=1113 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.003798
n_activity=35033 dram_eff=0.03634
bk0: 125a 334196i bk1: 124a 334098i bk2: 68a 334420i bk3: 68a 334473i bk4: 64a 334644i bk5: 64a 334658i bk6: 64a 334755i bk7: 64a 334721i bk8: 44a 333999i bk9: 44a 334042i bk10: 64a 334810i bk11: 64a 334837i bk12: 64a 334841i bk13: 64a 334858i bk14: 64a 334812i bk15: 64a 334792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984289
Row_Buffer_Locality_read = 0.983827
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.160035
Bank_Level_Parallism_Col = 1.143835
Bank_Level_Parallism_Ready = 1.001571
write_to_read_ratio_blp_rw_average = 0.197031
GrpLevelPara = 1.143835 

BW Util details:
bwutil = 0.003798 
total_CMD = 335220 
util_bw = 1273 
Wasted_Col = 8675 
Wasted_Row = 256 
Idle = 325016 

BW Util Bottlenecks: 
RCDc_limit = 1761 
RCDWRc_limit = 160 
WTRc_limit = 122 
RTWc_limit = 108 
CCDLc_limit = 7735 
rwq = 0 
CCDLc_limit_alone = 7735 
WTRc_limit_alone = 122 
RTWc_limit_alone = 108 

Commands details: 
total_CMD = 335220 
n_nop = 333923 
Read = 1113 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1273 
total_req = 1273 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1273 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.003798 
Either_Row_CoL_Bus_Util = 0.003869 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0374262
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333941 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003747
n_activity=34703 dram_eff=0.03619
bk0: 128a 334159i bk1: 128a 334239i bk2: 68a 334419i bk3: 68a 334428i bk4: 64a 334740i bk5: 64a 334751i bk6: 64a 334602i bk7: 64a 334583i bk8: 48a 334183i bk9: 48a 334039i bk10: 64a 334794i bk11: 64a 334846i bk12: 64a 334873i bk13: 64a 334823i bk14: 64a 334859i bk15: 64a 334887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.222846
Bank_Level_Parallism_Col = 1.210261
Bank_Level_Parallism_Ready = 1.004777
write_to_read_ratio_blp_rw_average = 0.136309
GrpLevelPara = 1.201072 

BW Util details:
bwutil = 0.003747 
total_CMD = 335220 
util_bw = 1256 
Wasted_Col = 7897 
Wasted_Row = 293 
Idle = 325774 

BW Util Bottlenecks: 
RCDc_limit = 1752 
RCDWRc_limit = 163 
WTRc_limit = 114 
RTWc_limit = 0 
CCDLc_limit = 7575 
rwq = 0 
CCDLc_limit_alone = 7484 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335220 
n_nop = 333941 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.003747 
Either_Row_CoL_Bus_Util = 0.003815 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000782 
queue_avg = 0.029419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0294195
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333940 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003747
n_activity=34697 dram_eff=0.0362
bk0: 128a 334114i bk1: 128a 334215i bk2: 68a 334443i bk3: 68a 334520i bk4: 64a 334708i bk5: 64a 334738i bk6: 64a 334663i bk7: 64a 334606i bk8: 48a 334131i bk9: 48a 334011i bk10: 64a 334872i bk11: 64a 334834i bk12: 64a 334824i bk13: 64a 334825i bk14: 64a 334793i bk15: 64a 334863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.179529
Bank_Level_Parallism_Col = 1.160634
Bank_Level_Parallism_Ready = 1.002388
write_to_read_ratio_blp_rw_average = 0.171691
GrpLevelPara = 1.160634 

BW Util details:
bwutil = 0.003747 
total_CMD = 335220 
util_bw = 1256 
Wasted_Col = 8343 
Wasted_Row = 249 
Idle = 325372 

BW Util Bottlenecks: 
RCDc_limit = 1753 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7729 
rwq = 0 
CCDLc_limit_alone = 7729 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335220 
n_nop = 333940 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.003747 
Either_Row_CoL_Bus_Util = 0.003818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0346877
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333972 n_act=20 n_pre=4 n_ref_event=0 n_req=1224 n_rd=1128 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.003651
n_activity=33629 dram_eff=0.0364
bk0: 128a 334208i bk1: 128a 334156i bk2: 68a 334457i bk3: 68a 334504i bk4: 64a 334639i bk5: 64a 334680i bk6: 64a 334630i bk7: 64a 334577i bk8: 48a 334254i bk9: 48a 334193i bk10: 64a 334791i bk11: 64a 334932i bk12: 64a 334859i bk13: 64a 334790i bk14: 64a 334878i bk15: 64a 334804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983660
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.244755
Bank_Level_Parallism_Col = 1.229534
Bank_Level_Parallism_Ready = 1.004085
write_to_read_ratio_blp_rw_average = 0.105156
GrpLevelPara = 1.227386 

BW Util details:
bwutil = 0.003651 
total_CMD = 335220 
util_bw = 1224 
Wasted_Col = 7631 
Wasted_Row = 297 
Idle = 326068 

BW Util Bottlenecks: 
RCDc_limit = 1754 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7447 
rwq = 0 
CCDLc_limit_alone = 7447 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335220 
n_nop = 333972 
Read = 1128 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1224 
total_req = 1224 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1224 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.003651 
Either_Row_CoL_Bus_Util = 0.003723 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.030574
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=335220 n_nop=333969 n_act=20 n_pre=4 n_ref_event=0 n_req=1227 n_rd=1131 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.00366
n_activity=35195 dram_eff=0.03486
bk0: 128a 334167i bk1: 128a 334302i bk2: 68a 334504i bk3: 68a 334605i bk4: 64a 334522i bk5: 64a 334556i bk6: 64a 334749i bk7: 64a 334646i bk8: 51a 334213i bk9: 48a 334055i bk10: 64a 334762i bk11: 64a 334768i bk12: 64a 334829i bk13: 64a 334882i bk14: 64a 334891i bk15: 64a 334814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983700
Row_Buffer_Locality_read = 0.984085
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.205586
Bank_Level_Parallism_Col = 1.176919
Bank_Level_Parallism_Ready = 1.004075
write_to_read_ratio_blp_rw_average = 0.148882
GrpLevelPara = 1.168975 

BW Util details:
bwutil = 0.003660 
total_CMD = 335220 
util_bw = 1227 
Wasted_Col = 8099 
Wasted_Row = 198 
Idle = 325696 

BW Util Bottlenecks: 
RCDc_limit = 1755 
RCDWRc_limit = 164 
WTRc_limit = 151 
RTWc_limit = 146 
CCDLc_limit = 7402 
rwq = 0 
CCDLc_limit_alone = 7297 
WTRc_limit_alone = 74 
RTWc_limit_alone = 118 

Commands details: 
total_CMD = 335220 
n_nop = 333969 
Read = 1131 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1227 
total_req = 1227 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1227 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.003660 
Either_Row_CoL_Bus_Util = 0.003732 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0305352

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1893, Miss = 624, Miss_rate = 0.330, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[1]: Access = 1924, Miss = 624, Miss_rate = 0.324, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 1895, Miss = 624, Miss_rate = 0.329, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[3]: Access = 1927, Miss = 624, Miss_rate = 0.324, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 1904, Miss = 624, Miss_rate = 0.328, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[5]: Access = 1924, Miss = 624, Miss_rate = 0.324, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[6]: Access = 1905, Miss = 627, Miss_rate = 0.329, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 624, Miss_rate = 0.325, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[8]: Access = 1915, Miss = 624, Miss_rate = 0.326, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[9]: Access = 1899, Miss = 624, Miss_rate = 0.329, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[10]: Access = 1918, Miss = 624, Miss_rate = 0.325, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[11]: Access = 1901, Miss = 624, Miss_rate = 0.328, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[12]: Access = 1923, Miss = 624, Miss_rate = 0.324, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[13]: Access = 1907, Miss = 624, Miss_rate = 0.327, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[14]: Access = 1922, Miss = 624, Miss_rate = 0.325, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[15]: Access = 1902, Miss = 624, Miss_rate = 0.328, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[16]: Access = 1893, Miss = 620, Miss_rate = 0.328, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[17]: Access = 1890, Miss = 623, Miss_rate = 0.330, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[18]: Access = 1900, Miss = 620, Miss_rate = 0.326, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[19]: Access = 1878, Miss = 620, Miss_rate = 0.330, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[20]: Access = 1918, Miss = 636, Miss_rate = 0.332, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[21]: Access = 1905, Miss = 636, Miss_rate = 0.334, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[22]: Access = 1918, Miss = 637, Miss_rate = 0.332, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[23]: Access = 1896, Miss = 636, Miss_rate = 0.335, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[24]: Access = 1923, Miss = 628, Miss_rate = 0.327, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[25]: Access = 1939, Miss = 628, Miss_rate = 0.324, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[26]: Access = 1921, Miss = 628, Miss_rate = 0.327, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[27]: Access = 1938, Miss = 628, Miss_rate = 0.324, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[28]: Access = 1906, Miss = 612, Miss_rate = 0.321, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[29]: Access = 1909, Miss = 612, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[30]: Access = 1894, Miss = 612, Miss_rate = 0.323, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[31]: Access = 1933, Miss = 615, Miss_rate = 0.318, Pending_hits = 24, Reservation_fails = 379
L2_total_cache_accesses = 61140
L2_total_cache_misses = 19978
L2_total_cache_miss_rate = 0.3268
L2_total_cache_pending_hits = 618
L2_total_cache_reservation_fails = 379
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 618
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 379
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=61140
icnt_total_pkts_simt_to_mem=61140
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61140
Req_Network_cycles = 57459
Req_Network_injected_packets_per_cycle =       1.0641 
Req_Network_conflicts_per_cycle =       0.0435
Req_Network_conflicts_per_cycle_util =       0.0810
Req_Bank_Level_Parallism =       1.9827
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0310
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0348

Reply_Network_injected_packets_num = 61140
Reply_Network_cycles = 57459
Reply_Network_injected_packets_per_cycle =        1.0641
Reply_Network_conflicts_per_cycle =        0.6098
Reply_Network_conflicts_per_cycle_util =       1.0920
Reply_Bank_Level_Parallism =       1.9055
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0391
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1330
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 980803 (inst/sec)
gpgpu_simulation_rate = 6384 (cycle/sec)
gpgpu_silicon_slowdown = 187969x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
