Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/choltz/Desktop/Senor-Hop/ --output-directory=C:/Users/choltz/Desktop/Senor-Hop/lcd_display/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Users/choltz/Desktop/Senor-Hop/lcd_display.sopcinfo --report-file=html:C:/Users/choltz/Desktop/Senor-Hop/lcd_display.html --report-file=sip:C:/Users/choltz/Desktop/Senor-Hop/lcd_display/simulation/lcd_display.sip --report-file=csv:C:/Users/choltz/Desktop/Senor-Hop/lcd_display.csv --report-file=spd:C:/Users/choltz/Desktop/Senor-Hop/lcd_display.spd --report-file=cmp:C:/Users/choltz/Desktop/Senor-Hop/lcd_display.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/choltz/Desktop/Senor-Hop/lcd_display.qsys
Progress: Loading Senor-Hop/lcd_display.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JTAG_UART
Progress: Adding Interval_Timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module Interval_Timer
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module SDRAM
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Red_LEDs
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Serial_Port [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module Serial_Port
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 13.0]
Progress: Parameterizing module Audio
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 13.0]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding PS2_Port [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port
Progress: Adding SRAM [altera_up_avalon_sram 13.0]
Progress: Parameterizing module SRAM
Progress: Adding VGA_Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module VGA_Pixel_Buffer
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 13.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module VGA_Pixel_Scaler
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding CPU_fpoint [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module CPU_fpoint
Progress: Adding clk_27 [clock_source 13.0]
Progress: Parameterizing module clk_27
Progress: Adding Alpha_Blending [altera_up_avalon_video_alpha_blender 13.0]
Progress: Parameterizing module Alpha_Blending
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sys_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module sys_clk
Progress: Adding vga_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module vga_clk
Progress: Adding External_Clocks [altera_up_clocks 13.0]
Progress: Parameterizing module External_Clocks
Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 13.0]
Progress: Parameterizing module Flash
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 13.0]
Progress: Parameterizing module SD_Card
Progress: Adding IrDA [altera_up_avalon_irda 13.0]
Progress: Parameterizing module IrDA
Progress: Adding Video_In [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 13.0]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 13.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Adding Video_In_DMA_Controller [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_In_DMA_Controller
Progress: Adding USB [altera_up_avalon_usb 13.0]
Progress: Parameterizing module USB
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lcd_display.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: lcd_display.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: lcd_display.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: lcd_display.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: lcd_display.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lcd_display.sysid: Time stamp will be automatically updated when this component is generated.
Info: lcd_display.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: lcd_display.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: lcd_display.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: lcd_display.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: lcd_display.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: lcd_display.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Info: lcd_display: Generating lcd_display "lcd_display" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 44 modules, 215 connections
Info: merlin_custom_instruction_transform: After transform: 47 modules, 218 connections
Info: merlin_translator_transform: After transform: 79 modules, 374 connections
Info: merlin_domain_transform: After transform: 141 modules, 882 connections
Info: merlin_router_transform: After transform: 173 modules, 1038 connections
Info: merlin_traffic_limiter_transform: After transform: 174 modules, 1044 connections
Info: merlin_burst_transform: After transform: 177 modules, 1059 connections
Info: reset_adaptation_transform: After transform: 181 modules, 697 connections
Info: merlin_network_to_switch_transform: After transform: 244 modules, 827 connections
Info: merlin_width_transform: After transform: 250 modules, 845 connections
Info: limiter_update_transform: After transform: 250 modules, 846 connections
Info: merlin_mm_transform: After transform: 250 modules, 846 connections
Info: merlin_interrupt_mapper_transform: After transform: 251 modules, 849 connections
Warning: lcd_display: "No matching role found for CPU_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: lcd_display: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: lcd_display: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: JTAG_UART: Starting RTL generation for module 'lcd_display_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lcd_display_JTAG_UART --dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0006_JTAG_UART_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0006_JTAG_UART_gen//lcd_display_JTAG_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0006_JTAG_UART_gen/  ]
Info: JTAG_UART: Done RTL generation for module 'lcd_display_JTAG_UART'
Info: JTAG_UART: "lcd_display" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: Interval_Timer: Starting RTL generation for module 'lcd_display_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lcd_display_Interval_Timer --dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0007_Interval_Timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0007_Interval_Timer_gen//lcd_display_Interval_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0007_Interval_Timer_gen/  ]
Info: Interval_Timer: Done RTL generation for module 'lcd_display_Interval_Timer'
Info: Interval_Timer: "lcd_display" instantiated altera_avalon_timer "Interval_Timer"
Info: SDRAM: Starting RTL generation for module 'lcd_display_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lcd_display_SDRAM --dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0008_SDRAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0008_SDRAM_gen//lcd_display_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0008_SDRAM_gen/  ]
Info: SDRAM: Done RTL generation for module 'lcd_display_SDRAM'
Info: SDRAM: "lcd_display" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Red_LEDs: Starting Generation of Parallel Port
Info: Red_LEDs: "lcd_display" instantiated altera_up_avalon_parallel_port "Red_LEDs"
Info: Green_LEDs: Starting Generation of Parallel Port
Info: Green_LEDs: "lcd_display" instantiated altera_up_avalon_parallel_port "Green_LEDs"
Info: HEX3_HEX0: Starting Generation of Parallel Port
Info: HEX3_HEX0: "lcd_display" instantiated altera_up_avalon_parallel_port "HEX3_HEX0"
Info: HEX7_HEX4: Starting Generation of Parallel Port
Info: HEX7_HEX4: "lcd_display" instantiated altera_up_avalon_parallel_port "HEX7_HEX4"
Info: Slider_Switches: Starting Generation of Parallel Port
Info: Slider_Switches: "lcd_display" instantiated altera_up_avalon_parallel_port "Slider_Switches"
Info: Pushbuttons: Starting Generation of Parallel Port
Info: Pushbuttons: "lcd_display" instantiated altera_up_avalon_parallel_port "Pushbuttons"
Info: Expansion_JP5: Starting Generation of Parallel Port
Info: Expansion_JP5: "lcd_display" instantiated altera_up_avalon_parallel_port "Expansion_JP5"
Info: Serial_Port: Starting Generation of RS232 UART
Info: Serial_Port: "lcd_display" instantiated altera_up_avalon_rs232 "Serial_Port"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "lcd_display" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "lcd_display" instantiated altera_up_avalon_audio "Audio"
Warning: Overwriting different file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/simulation/submodules/altera_up_sync_fifo.v
Info: Char_LCD_16x2: Starting Generation of Character LCD
Info: Char_LCD_16x2: "lcd_display" instantiated altera_up_avalon_character_lcd "Char_LCD_16x2"
Info: PS2_Port: Starting Generation of PS2 Controller
Info: PS2_Port: "lcd_display" instantiated altera_up_avalon_ps2 "PS2_Port"
Info: SRAM: Starting Generation of SRAM or SSRAM Controller
Info: SRAM: "lcd_display" instantiated altera_up_avalon_sram "SRAM"
Info: VGA_Pixel_Buffer: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_Buffer: "lcd_display" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_Buffer"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "lcd_display" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "lcd_display" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "lcd_display" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: VGA_Pixel_Scaler: Starting Generation of Video Scaler
Info: VGA_Pixel_Scaler: "lcd_display" instantiated altera_up_avalon_video_scaler "VGA_Pixel_Scaler"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "lcd_display" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: CPU_fpoint: Generating VHDL simulation model
Info: CPU_fpoint: Generated simulation model lcd_display_CPU_fpoint.vho
Info: CPU_fpoint: "lcd_display" instantiated altera_nios_custom_instr_floating_point "CPU_fpoint"
Info: Alpha_Blending: Starting Generation of the Alpha Blender
Warning: Alpha_Blending: add_file from generate callback added file altera_up_video_alpha_blender_simple. with wrong prefix; use [get_generation_property output_name] to get correct prefix
Info: Alpha_Blending: "lcd_display" instantiated altera_up_avalon_video_alpha_blender "Alpha_Blending"
Info: CPU: Starting RTL generation for module 'lcd_display_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lcd_display_CPU --dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0032_CPU_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0032_CPU_gen//lcd_display_CPU_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0032_CPU_gen/    --bogus  ]
Info: CPU: # 2015.04.22 18:15:10 (*) Starting Nios II generation
Info: CPU: # 2015.04.22 18:15:10 (*)   Checking for plaintext license.
Info: CPU: # 2015.04.22 18:15:11 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: CPU: # 2015.04.22 18:15:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2015.04.22 18:15:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2015.04.22 18:15:11 (*)   Plaintext license not found.
Info: CPU: # 2015.04.22 18:15:11 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2015.04.22 18:15:11 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: CPU: # 2015.04.22 18:15:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2015.04.22 18:15:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2015.04.22 18:15:11 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2015.04.22 18:15:11 (*)   Elaborating CPU configuration settings
Info: CPU: # 2015.04.22 18:15:11 (*)   Creating all objects for CPU
Info: CPU: # 2015.04.22 18:15:11 (*)     Testbench
Info: CPU: # 2015.04.22 18:15:11 (*)     Instruction decoding
Info: CPU: # 2015.04.22 18:15:11 (*)       Instruction fields
Info: CPU: # 2015.04.22 18:15:12 (*)       Instruction decodes
Info: CPU: # 2015.04.22 18:15:12 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2015.04.22 18:15:12 (*)       Instruction controls
Info: CPU: # 2015.04.22 18:15:12 (*)     Pipeline frontend
Info: CPU: # 2015.04.22 18:15:12 (*)     Pipeline backend
Info: CPU: # 2015.04.22 18:15:15 (*)   Creating 'C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0032_CPU_gen//lcd_display_CPU_nios2_waves.do'
Info: CPU: # 2015.04.22 18:15:15 (*)   Generating RTL from CPU objects
Info: CPU: # 2015.04.22 18:15:21 (*)   Creating encrypted RTL
Info: CPU: # 2015.04.22 18:15:23 (*)   Creating IP functional simulation model
Info: CPU: # 2015.04.22 18:15:33 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'lcd_display_CPU'
Info: CPU: "lcd_display" instantiated altera_nios2_qsys "CPU"
Info: sysid: Generating VHDL simulation model
Info: sysid: Generated simulation model lcd_display_sysid.vho
Info: sysid: "lcd_display" instantiated altera_avalon_sysid_qsys "sysid"
Info: External_Clocks: Starting Generation of Required Clocks for DE-Series Boards
Info: External_Clocks: "lcd_display" instantiated altera_up_clocks "External_Clocks"
Info: Flash: "lcd_display" instantiated Altera_UP_Flash_Memory_IP_Core_Avalon_Interface "Flash"
Error: SD_Card: Altera_UP_SD_Card_Avalon_Interface does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 226 or more modules remaining
Info: lcd_display: Done lcd_display" with 74 modules, 131 files, 18945354 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 5 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/choltz/Desktop/Senor-Hop/lcd_display.spd --output-directory=C:/Users/choltz/Desktop/Senor-Hop/lcd_display/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/choltz/Desktop/Senor-Hop/lcd_display.spd --output-directory=C:/Users/choltz/Desktop/Senor-Hop/lcd_display/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/choltz/Desktop/Senor-Hop/lcd_display/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/choltz/Desktop/Senor-Hop/lcd_display/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/choltz/Desktop/Senor-Hop/lcd_display/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	28 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/choltz/Desktop/Senor-Hop/lcd_display/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/choltz/Desktop/Senor-Hop/ --output-directory=C:/Users/choltz/Desktop/Senor-Hop/lcd_display/ --report-file=bsf:C:/Users/choltz/Desktop/Senor-Hop/lcd_display.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/choltz/Desktop/Senor-Hop/lcd_display.qsys
Progress: Loading Senor-Hop/lcd_display.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JTAG_UART
Progress: Adding Interval_Timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module Interval_Timer
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module SDRAM
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Red_LEDs
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Serial_Port [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module Serial_Port
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 13.0]
Progress: Parameterizing module Audio
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 13.0]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding PS2_Port [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port
Progress: Adding SRAM [altera_up_avalon_sram 13.0]
Progress: Parameterizing module SRAM
Progress: Adding VGA_Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module VGA_Pixel_Buffer
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 13.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module VGA_Pixel_Scaler
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding CPU_fpoint [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module CPU_fpoint
Progress: Adding clk_27 [clock_source 13.0]
Progress: Parameterizing module clk_27
Progress: Adding Alpha_Blending [altera_up_avalon_video_alpha_blender 13.0]
Progress: Parameterizing module Alpha_Blending
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sys_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module sys_clk
Progress: Adding vga_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module vga_clk
Progress: Adding External_Clocks [altera_up_clocks 13.0]
Progress: Parameterizing module External_Clocks
Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 13.0]
Progress: Parameterizing module Flash
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 13.0]
Progress: Parameterizing module SD_Card
Progress: Adding IrDA [altera_up_avalon_irda 13.0]
Progress: Parameterizing module IrDA
Progress: Adding Video_In [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 13.0]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 13.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Adding Video_In_DMA_Controller [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_In_DMA_Controller
Progress: Adding USB [altera_up_avalon_usb 13.0]
Progress: Parameterizing module USB
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lcd_display.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: lcd_display.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: lcd_display.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: lcd_display.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: lcd_display.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lcd_display.sysid: Time stamp will be automatically updated when this component is generated.
Info: lcd_display.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: lcd_display.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: lcd_display.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: lcd_display.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: lcd_display.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: lcd_display.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/choltz/Desktop/Senor-Hop/ --output-directory=C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/choltz/Desktop/Senor-Hop/lcd_display.sopcinfo --report-file=html:C:/Users/choltz/Desktop/Senor-Hop/lcd_display.html --report-file=qip:C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.qip --report-file=cmp:C:/Users/choltz/Desktop/Senor-Hop/lcd_display.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/choltz/Desktop/Senor-Hop/lcd_display.qsys --language=VHDL
Progress: Loading Senor-Hop/lcd_display.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JTAG_UART
Progress: Adding Interval_Timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module Interval_Timer
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module SDRAM
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Red_LEDs
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Serial_Port [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module Serial_Port
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 13.0]
Progress: Parameterizing module Audio
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 13.0]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding PS2_Port [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port
Progress: Adding SRAM [altera_up_avalon_sram 13.0]
Progress: Parameterizing module SRAM
Progress: Adding VGA_Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module VGA_Pixel_Buffer
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 13.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module VGA_Pixel_Scaler
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding CPU_fpoint [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module CPU_fpoint
Progress: Adding clk_27 [clock_source 13.0]
Progress: Parameterizing module clk_27
Progress: Adding Alpha_Blending [altera_up_avalon_video_alpha_blender 13.0]
Progress: Parameterizing module Alpha_Blending
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sys_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module sys_clk
Progress: Adding vga_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module vga_clk
Progress: Adding External_Clocks [altera_up_clocks 13.0]
Progress: Parameterizing module External_Clocks
Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 13.0]
Progress: Parameterizing module Flash
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 13.0]
Progress: Parameterizing module SD_Card
Progress: Adding IrDA [altera_up_avalon_irda 13.0]
Progress: Parameterizing module IrDA
Progress: Adding Video_In [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 13.0]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 13.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Adding Video_In_DMA_Controller [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_In_DMA_Controller
Progress: Adding USB [altera_up_avalon_usb 13.0]
Progress: Parameterizing module USB
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lcd_display.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: lcd_display.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: lcd_display.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: lcd_display.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: lcd_display.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lcd_display.sysid: Time stamp will be automatically updated when this component is generated.
Info: lcd_display.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: lcd_display.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: lcd_display.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: lcd_display.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: lcd_display.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: lcd_display.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Info: lcd_display: Generating lcd_display "lcd_display" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 44 modules, 215 connections
Info: merlin_custom_instruction_transform: After transform: 47 modules, 218 connections
Info: merlin_translator_transform: After transform: 79 modules, 374 connections
Info: merlin_domain_transform: After transform: 141 modules, 882 connections
Info: merlin_router_transform: After transform: 173 modules, 1038 connections
Info: merlin_traffic_limiter_transform: After transform: 174 modules, 1044 connections
Info: merlin_burst_transform: After transform: 177 modules, 1059 connections
Info: reset_adaptation_transform: After transform: 181 modules, 697 connections
Info: merlin_network_to_switch_transform: After transform: 244 modules, 827 connections
Info: merlin_width_transform: After transform: 250 modules, 845 connections
Info: limiter_update_transform: After transform: 250 modules, 846 connections
Info: merlin_mm_transform: After transform: 250 modules, 846 connections
Info: merlin_interrupt_mapper_transform: After transform: 251 modules, 849 connections
Warning: lcd_display: "No matching role found for CPU_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: lcd_display: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: lcd_display: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: JTAG_UART: Starting RTL generation for module 'lcd_display_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lcd_display_JTAG_UART --dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0038_JTAG_UART_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0038_JTAG_UART_gen//lcd_display_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'lcd_display_JTAG_UART'
Info: JTAG_UART: "lcd_display" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: Interval_Timer: Starting RTL generation for module 'lcd_display_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lcd_display_Interval_Timer --dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0039_Interval_Timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0039_Interval_Timer_gen//lcd_display_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_Timer: Done RTL generation for module 'lcd_display_Interval_Timer'
Info: Interval_Timer: "lcd_display" instantiated altera_avalon_timer "Interval_Timer"
Info: SDRAM: Starting RTL generation for module 'lcd_display_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lcd_display_SDRAM --dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0040_SDRAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0040_SDRAM_gen//lcd_display_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'lcd_display_SDRAM'
Info: SDRAM: "lcd_display" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Red_LEDs: Starting Generation of Parallel Port
Info: Red_LEDs: "lcd_display" instantiated altera_up_avalon_parallel_port "Red_LEDs"
Info: Green_LEDs: Starting Generation of Parallel Port
Info: Green_LEDs: "lcd_display" instantiated altera_up_avalon_parallel_port "Green_LEDs"
Info: HEX3_HEX0: Starting Generation of Parallel Port
Info: HEX3_HEX0: "lcd_display" instantiated altera_up_avalon_parallel_port "HEX3_HEX0"
Info: HEX7_HEX4: Starting Generation of Parallel Port
Info: HEX7_HEX4: "lcd_display" instantiated altera_up_avalon_parallel_port "HEX7_HEX4"
Info: Slider_Switches: Starting Generation of Parallel Port
Info: Slider_Switches: "lcd_display" instantiated altera_up_avalon_parallel_port "Slider_Switches"
Info: Pushbuttons: Starting Generation of Parallel Port
Info: Pushbuttons: "lcd_display" instantiated altera_up_avalon_parallel_port "Pushbuttons"
Info: Expansion_JP5: Starting Generation of Parallel Port
Info: Expansion_JP5: "lcd_display" instantiated altera_up_avalon_parallel_port "Expansion_JP5"
Info: Serial_Port: Starting Generation of RS232 UART
Info: Serial_Port: "lcd_display" instantiated altera_up_avalon_rs232 "Serial_Port"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "lcd_display" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "lcd_display" instantiated altera_up_avalon_audio "Audio"
Warning: Overwriting different file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_up_sync_fifo.v
Info: Char_LCD_16x2: Starting Generation of Character LCD
Info: Char_LCD_16x2: "lcd_display" instantiated altera_up_avalon_character_lcd "Char_LCD_16x2"
Info: PS2_Port: Starting Generation of PS2 Controller
Info: PS2_Port: "lcd_display" instantiated altera_up_avalon_ps2 "PS2_Port"
Info: SRAM: Starting Generation of SRAM or SSRAM Controller
Info: SRAM: "lcd_display" instantiated altera_up_avalon_sram "SRAM"
Info: VGA_Pixel_Buffer: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_Buffer: "lcd_display" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_Buffer"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "lcd_display" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "lcd_display" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "lcd_display" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: VGA_Pixel_Scaler: Starting Generation of Video Scaler
Info: VGA_Pixel_Scaler: "lcd_display" instantiated altera_up_avalon_video_scaler "VGA_Pixel_Scaler"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "lcd_display" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: CPU_fpoint: "lcd_display" instantiated altera_nios_custom_instr_floating_point "CPU_fpoint"
Info: Alpha_Blending: Starting Generation of the Alpha Blender
Info: Alpha_Blending: "lcd_display" instantiated altera_up_avalon_video_alpha_blender "Alpha_Blending"
Info: CPU: Starting RTL generation for module 'lcd_display_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lcd_display_CPU --dir=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0061_CPU_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/choltz/AppData/Local/Temp/alt6547_4846718818821318255.dir/0061_CPU_gen//lcd_display_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2015.04.22 18:15:47 (*) Starting Nios II generation
Info: CPU: # 2015.04.22 18:15:47 (*)   Checking for plaintext license.
Info: CPU: # 2015.04.22 18:15:47 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: CPU: # 2015.04.22 18:15:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2015.04.22 18:15:47 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2015.04.22 18:15:47 (*)   Plaintext license not found.
Info: CPU: # 2015.04.22 18:15:47 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2015.04.22 18:15:48 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: CPU: # 2015.04.22 18:15:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2015.04.22 18:15:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2015.04.22 18:15:48 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2015.04.22 18:15:48 (*)   Elaborating CPU configuration settings
Info: CPU: # 2015.04.22 18:15:48 (*)   Creating all objects for CPU
Info: CPU: # 2015.04.22 18:15:48 (*)     Testbench
Info: CPU: # 2015.04.22 18:15:48 (*)     Instruction decoding
Info: CPU: # 2015.04.22 18:15:48 (*)       Instruction fields
Info: CPU: # 2015.04.22 18:15:48 (*)       Instruction decodes
Info: CPU: # 2015.04.22 18:15:49 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2015.04.22 18:15:49 (*)       Instruction controls
Info: CPU: # 2015.04.22 18:15:49 (*)     Pipeline frontend
Info: CPU: # 2015.04.22 18:15:49 (*)     Pipeline backend
Info: CPU: # 2015.04.22 18:15:51 (*)   Generating RTL from CPU objects
Info: CPU: # 2015.04.22 18:15:55 (*)   Creating encrypted RTL
Info: CPU: # 2015.04.22 18:15:56 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'lcd_display_CPU'
Info: CPU: "lcd_display" instantiated altera_nios2_qsys "CPU"
Info: sysid: "lcd_display" instantiated altera_avalon_sysid_qsys "sysid"
Info: External_Clocks: Starting Generation of Required Clocks for DE-Series Boards
Info: External_Clocks: "lcd_display" instantiated altera_up_clocks "External_Clocks"
Info: Flash: "lcd_display" instantiated Altera_UP_Flash_Memory_IP_Core_Avalon_Interface "Flash"
Info: SD_Card: "lcd_display" instantiated Altera_UP_SD_Card_Avalon_Interface "SD_Card"
Info: IrDA: Starting Generation of RS232 UART
Info: IrDA: "lcd_display" instantiated altera_up_avalon_irda "IrDA"
Warning: Overwriting different file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_up_sync_fifo.v
Warning: Overwriting different file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_up_sync_fifo.v
Info: Video_In: Starting Generation of Video In Decoder
Info: Video_In: "lcd_display" instantiated altera_up_avalon_video_decoder "Video_In"
Info: Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler
Info: Video_In_Chroma_Resampler: "lcd_display" instantiated altera_up_avalon_video_chroma_resampler "Video_In_Chroma_Resampler"
Info: Video_In_CSC: Starting Generation of Colour Space Converter
Info: Video_In_CSC: "lcd_display" instantiated altera_up_avalon_video_csc "Video_In_CSC"
Info: Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: Video_In_RGB_Resampler: "lcd_display" instantiated altera_up_avalon_video_rgb_resampler "Video_In_RGB_Resampler"
Info: Video_In_Clipper: Starting generation of the video clipper
Info: Video_In_Clipper: "lcd_display" instantiated altera_up_avalon_video_clipper "Video_In_Clipper"
Info: Video_In_Scaler: Starting Generation of Video Scaler
Info: Video_In_Scaler: "lcd_display" instantiated altera_up_avalon_video_scaler "Video_In_Scaler"
Info: Reusing file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_up_video_scaler_shrink.v
Info: Reusing file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_up_video_scaler_multiply_width.v
Info: Reusing file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_up_video_scaler_multiply_height.v
Info: Video_In_DMA_Controller: Starting Generation of Video DMA Controller
Info: Video_In_DMA_Controller: "lcd_display" instantiated altera_up_avalon_video_dma_controller "Video_In_DMA_Controller"
Info: USB: Starting Generation of USB Controller
Info: USB: "lcd_display" instantiated altera_up_avalon_usb "USB"
Info: CPU_custom_instruction_master_translator: "lcd_display" instantiated altera_customins_master_translator "CPU_custom_instruction_master_translator"
Info: CPU_custom_instruction_master_multi_xconnect: "lcd_display" instantiated altera_customins_xconnect "CPU_custom_instruction_master_multi_xconnect"
Info: CPU_custom_instruction_master_multi_slave_translator0: "lcd_display" instantiated altera_customins_slave_translator "CPU_custom_instruction_master_multi_slave_translator0"
Info: CPU_instruction_master_translator: "lcd_display" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "lcd_display" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "lcd_display" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "lcd_display" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "lcd_display" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "lcd_display" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "lcd_display" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "lcd_display" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "lcd_display" instantiated altera_merlin_router "id_router"
Info: id_router_003: "lcd_display" instantiated altera_merlin_router "id_router_003"
Info: id_router_014: "lcd_display" instantiated altera_merlin_router "id_router_014"
Info: id_router_016: "lcd_display" instantiated altera_merlin_router "id_router_016"
Info: limiter: "lcd_display" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "lcd_display" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "lcd_display" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "lcd_display" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "lcd_display" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "lcd_display" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "lcd_display" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_016: "lcd_display" instantiated altera_merlin_multiplexer "cmd_xbar_mux_016"
Info: Reusing file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "lcd_display" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "lcd_display" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_demux_014: "lcd_display" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_014"
Info: rsp_xbar_demux_016: "lcd_display" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_016"
Info: rsp_xbar_mux: "lcd_display" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "lcd_display" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "lcd_display" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "lcd_display" instantiated altera_irq_mapper "irq_mapper"
Info: lcd_display: Done lcd_display" with 70 modules, 459 files, 9310623 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
