$date
	Thu Nov  8 04:48:52 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module twobyonemuxtranstb $end
$var wire 1 ! out $end
$var reg 1 " a1 $end
$var reg 1 # b1 $end
$var reg 1 $ s1 $end
$scope module n $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' gnd $end
$var wire 1 ( s $end
$var wire 1 ) vdd $end
$var wire 1 * x $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
1)
x(
0'
x&
x%
x$
x#
x"
x!
$end
#20
0$
1*
0(
0#
z!
0&
0"
0%
#40
1"
1%
#60
1#
1&
0"
0%
#80
1"
1%
#100
1$
0*
0!
1(
0#
0&
0"
0%
#120
1"
x!
1%
#140
1#
1&
0"
x!
0%
#160
1"
1!
1%
#180
