;  Generated by PSoC Designer 5.4.2946
;
; S_row address and mask equates
S_row_Data_ADDR:	equ	0h
S_row_DriveMode_0_ADDR:	equ	100h
S_row_DriveMode_1_ADDR:	equ	101h
S_row_DriveMode_2_ADDR:	equ	3h
S_row_GlobalSelect_ADDR:	equ	2h
S_row_IntCtrl_0_ADDR:	equ	102h
S_row_IntCtrl_1_ADDR:	equ	103h
S_row_IntEn_ADDR:	equ	1h
S_row_MASK:	equ	1h
; S_colA address and mask equates
S_colA_Data_ADDR:	equ	0h
S_colA_DriveMode_0_ADDR:	equ	100h
S_colA_DriveMode_1_ADDR:	equ	101h
S_colA_DriveMode_2_ADDR:	equ	3h
S_colA_GlobalSelect_ADDR:	equ	2h
S_colA_IntCtrl_0_ADDR:	equ	102h
S_colA_IntCtrl_1_ADDR:	equ	103h
S_colA_IntEn_ADDR:	equ	1h
S_colA_MASK:	equ	2h
; S_colB address and mask equates
S_colB_Data_ADDR:	equ	0h
S_colB_DriveMode_0_ADDR:	equ	100h
S_colB_DriveMode_1_ADDR:	equ	101h
S_colB_DriveMode_2_ADDR:	equ	3h
S_colB_GlobalSelect_ADDR:	equ	2h
S_colB_IntCtrl_0_ADDR:	equ	102h
S_colB_IntCtrl_1_ADDR:	equ	103h
S_colB_IntEn_ADDR:	equ	1h
S_colB_MASK:	equ	4h
; CLK address and mask equates
CLK_Data_ADDR:	equ	0h
CLK_DriveMode_0_ADDR:	equ	100h
CLK_DriveMode_1_ADDR:	equ	101h
CLK_DriveMode_2_ADDR:	equ	3h
CLK_GlobalSelect_ADDR:	equ	2h
CLK_IntCtrl_0_ADDR:	equ	102h
CLK_IntCtrl_1_ADDR:	equ	103h
CLK_IntEn_ADDR:	equ	1h
CLK_MASK:	equ	8h
; LATCH address and mask equates
LATCH_Data_ADDR:	equ	0h
LATCH_DriveMode_0_ADDR:	equ	100h
LATCH_DriveMode_1_ADDR:	equ	101h
LATCH_DriveMode_2_ADDR:	equ	3h
LATCH_GlobalSelect_ADDR:	equ	2h
LATCH_IntCtrl_0_ADDR:	equ	102h
LATCH_IntCtrl_1_ADDR:	equ	103h
LATCH_IntEn_ADDR:	equ	1h
LATCH_MASK:	equ	10h
; EN address and mask equates
EN_Data_ADDR:	equ	0h
EN_DriveMode_0_ADDR:	equ	100h
EN_DriveMode_1_ADDR:	equ	101h
EN_DriveMode_2_ADDR:	equ	3h
EN_GlobalSelect_ADDR:	equ	2h
EN_IntCtrl_0_ADDR:	equ	102h
EN_IntCtrl_1_ADDR:	equ	103h
EN_IntEn_ADDR:	equ	1h
EN_MASK:	equ	20h
