
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_0";
mvm_12_12_20_0
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_0' with
	the parameters "12,12,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g0 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g0' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g0' with
	the parameters "1,12,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g0 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 682 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k12_p12_b20_g0'
  Processing 'mvm_12_12_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28  130314.5      1.70     991.4    2834.2                          
    0:00:28  130314.5      1.70     991.4    2834.2                          
    0:00:28  130553.9      1.70     991.4    2834.2                          
    0:00:28  130793.3      1.70     991.4    2834.2                          
    0:00:29  131032.7      1.70     991.4    2834.2                          
    0:00:52  111988.4      0.35     224.2       0.0                          
    0:00:52  111982.0      0.35     224.2       0.0                          
    0:00:52  111982.0      0.35     224.2       0.0                          
    0:00:52  111979.3      0.35     224.2       0.0                          
    0:00:52  111979.3      0.35     224.2       0.0                          
    0:00:53  111979.3      0.35     224.2       0.0                          
    0:01:04   88985.5      0.35     116.0       0.0                          
    0:01:06   88832.3      0.32     108.3       0.0                          
    0:01:09   88835.5      0.32     107.3       0.0                          
    0:01:09   88840.3      0.32     106.2       0.0                          
    0:01:10   88845.6      0.31     105.1       0.0                          
    0:01:10   88849.9      0.30     104.6       0.0                          
    0:01:11   88851.2      0.30     104.5       0.0                          
    0:01:11   88857.8      0.30     104.1       0.0                          
    0:01:12   88861.6      0.29     103.9       0.0                          
    0:01:12   88862.9      0.29     103.8       0.0                          
    0:01:13   88865.8      0.29     103.5       0.0                          
    0:01:13   88869.8      0.29     103.3       0.0                          
    0:01:13   88874.6      0.29     102.9       0.0                          
    0:01:13   88875.7      0.29     102.8       0.0                          
    0:01:14   88879.6      0.29     101.7       0.0                          
    0:01:14   88883.6      0.29     101.6       0.0                          
    0:01:15   88890.5      0.29     101.5       0.0                          
    0:01:15   88896.4      0.28     101.4       0.0                          
    0:01:15   88900.7      0.28     101.1       0.0                          
    0:01:16   88432.2      0.28     101.1       0.0                          
    0:01:16   88432.2      0.28     101.1       0.0                          
    0:01:16   88432.2      0.28     101.1       0.0                          
    0:01:16   88432.2      0.28     101.1       0.0                          
    0:01:16   88432.2      0.28     101.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:16   88432.2      0.28     101.1       0.0                          
    0:01:16   88459.1      0.26      97.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:16   88472.1      0.26      95.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:17   88486.0      0.25      95.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:17   88500.9      0.25      93.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:17   88504.1      0.25      93.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:17   88508.6      0.25      93.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:17   88511.8      0.25      93.1       0.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:01:17   88518.4      0.25      92.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:17   88529.1      0.24      92.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:17   88539.2      0.24      91.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:18   88551.4      0.24      91.0       0.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:01:18   88560.7      0.24      90.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:18   88564.4      0.24      90.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:18   88563.6      0.24      90.7       0.0 path/genblk1[2].path/path/add_out_reg[36]/D
    0:01:18   88568.2      0.24      90.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:18   88570.0      0.24      90.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:18   88586.2      0.24      90.4      13.1 path/genblk1[1].path/path/add_out_reg[37]/D
    0:01:18   88592.6      0.24      90.3      13.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:19   88595.6      0.24      90.1      13.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:19   88600.3      0.24      90.1      13.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:01:19   88623.5      0.23      89.6      52.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:19   88623.2      0.23      89.2      52.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:19   88623.2      0.23      89.2      52.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:19   88628.8      0.23      88.9      52.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:19   88634.7      0.23      89.0      52.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:19   88641.0      0.23      88.8      52.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:19   88653.0      0.23      89.1      65.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:20   88652.2      0.23      89.1      65.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:20   88658.1      0.23      88.8      65.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:20   88664.7      0.23      88.5      65.8 path/genblk1[10].path/path/add_out_reg[33]/D
    0:01:20   88672.7      0.23      88.4      65.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:20   88675.6      0.23      88.1      65.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:20   88684.4      0.23      87.9      65.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:20   88687.3      0.22      87.7      65.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:20   88694.0      0.22      87.3      65.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:20   88696.4      0.22      87.1      65.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:20   88699.8      0.22      87.2      65.8 path/genblk1[11].path/path/add_out_reg[35]/D
    0:01:21   88705.4      0.22      87.2      65.8 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:21   88709.9      0.22      86.9      65.8 path/path/path/add_out_reg[39]/D
    0:01:21   88714.2      0.22      86.8      65.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:21   88716.6      0.22      86.5      65.8 path/genblk1[2].path/path/add_out_reg[33]/D
    0:01:21   88723.8      0.22      86.3      65.8 path/genblk1[9].path/path/add_out_reg[39]/D
    0:01:21   88730.2      0.22      85.6      65.8 path/genblk1[3].path/path/add_out_reg[33]/D
    0:01:21   88741.6      0.22      85.5      78.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:21   88747.2      0.22      85.4      78.8 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:21   88754.9      0.22      85.2      78.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:21   88758.9      0.22      85.1      78.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:21   88762.6      0.22      84.8      78.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:22   88764.2      0.22      84.7      78.8 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:22   88769.8      0.22      84.4      78.8 path/genblk1[1].path/path/add_out_reg[38]/D
    0:01:22   88771.4      0.22      84.3      78.8 path/genblk1[11].path/path/add_out_reg[36]/D
    0:01:22   88771.4      0.22      84.1      78.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:22   88776.2      0.22      84.0      78.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:22   88776.2      0.22      84.2      78.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:22   88779.9      0.22      84.1      78.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:22   88780.7      0.21      83.9      78.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:22   88785.2      0.21      83.7      78.8 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:22   88790.3      0.21      83.5      78.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:22   88794.3      0.21      83.3      78.8 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:22   88797.4      0.21      82.5      78.8 path/genblk1[6].path/path/add_out_reg[39]/D
    0:01:23   88799.6      0.21      82.3      78.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:23   88801.2      0.21      82.2      78.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:23   88804.1      0.21      82.1      78.8 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:23   88806.2      0.21      81.8      78.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:23   88816.9      0.21      81.5     102.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:23   88825.1      0.21      81.3     102.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:23   88827.2      0.21      81.3     102.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:23   88829.1      0.21      81.1     102.6 path/genblk1[1].path/path/add_out_reg[38]/D
    0:01:23   88829.9      0.21      80.9     102.6 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:23   88831.0      0.21      80.9     102.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:23   88835.0      0.21      80.7     102.6 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:24   88840.5      0.21      80.5     102.5 path/genblk1[2].path/path/add_out_reg[33]/D
    0:01:24   88846.1      0.21      80.2     102.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:24   88851.2      0.21      79.8     102.5 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:24   88856.2      0.21      79.5     102.5 path/genblk1[1].path/path/add_out_reg[38]/D
    0:01:24   88859.7      0.20      78.9     102.5 path/genblk1[11].path/path/add_out_reg[35]/D
    0:01:24   88865.3      0.20      78.8     102.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:24   88875.4      0.20      78.7     126.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:24   88883.6      0.20      78.3     126.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:24   88894.0      0.20      78.2     166.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:25   88897.7      0.20      78.2     166.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:01:25   88898.8      0.20      78.0     166.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:01:25   88901.7      0.20      78.2     166.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:25   88903.8      0.20      78.1     166.0 path/genblk1[5].path/path/add_out_reg[34]/D
    0:01:25   88906.0      0.20      77.8     166.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:25   88906.5      0.20      77.6     166.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:25   88914.0      0.20      77.5     166.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:25   88925.7      0.20      77.2     179.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:25   88935.2      0.20      77.3     179.1 path/genblk1[2].path/path/add_out_reg[36]/D
    0:01:25   88937.4      0.20      77.2     179.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:26   88944.0      0.20      77.1     179.1 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:26   88947.2      0.20      77.0     179.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:26   88950.9      0.20      76.9     179.1 path/genblk1[9].path/path/add_out_reg[33]/D
    0:01:26   88952.3      0.20      76.7     179.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:26   88954.1      0.20      76.7     179.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:26   88950.7      0.20      76.3     166.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:26   88952.8      0.20      76.2     166.1 path/genblk1[10].path/path/add_out_reg[36]/D
    0:01:26   88952.8      0.20      76.2     166.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:26   88955.2      0.20      76.0     166.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:26   88958.4      0.20      75.8     166.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:26   88960.5      0.20      75.7     166.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:27   88964.5      0.19      75.3     166.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:27   88972.7      0.19      75.0     166.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:27   88979.7      0.19      75.1     166.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:27   88981.5      0.19      74.8     166.1 path/genblk1[1].path/path/add_out_reg[38]/D
    0:01:27   88983.6      0.19      74.7     166.1 path/genblk1[10].path/path/add_out_reg[35]/D
    0:01:27   88987.1      0.19      74.4     166.1 path/genblk1[5].path/path/add_out_reg[34]/D
    0:01:27   88998.5      0.19      74.3     166.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:27   88996.9      0.19      74.2     166.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:27   89004.7      0.19      73.9     166.1 path/genblk1[9].path/path/add_out_reg[33]/D
    0:01:27   89008.1      0.19      73.8     166.1 path/genblk1[1].path/path/add_out_reg[35]/D
    0:01:27   89023.3      0.19      73.7     189.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:27   89025.9      0.19      73.7     189.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:28   89027.8      0.19      73.4     189.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:28   89029.4      0.19      73.5     189.8 path/genblk1[10].path/path/add_out_reg[35]/D
    0:01:28   89039.5      0.19      73.4     189.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:28   89044.0      0.18      72.9     189.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:28   89045.4      0.18      72.6     189.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89054.4      0.18      72.6     213.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:28   89054.7      0.18      72.5     213.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:28   89056.3      0.18      72.3     213.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:28   89067.4      0.18      72.1     226.7 path/genblk1[11].path/path/add_out_reg[35]/D
    0:01:28   89074.4      0.18      71.9     226.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:29   89092.4      0.18      71.7     274.0 path/genblk1[2].path/path/add_out_reg[36]/D
    0:01:29   89097.2      0.18      71.7     274.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:29   89101.8      0.18      71.6     274.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89109.7      0.18      71.5     274.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:29   89111.6      0.18      71.4     274.0 path/path/path/add_out_reg[38]/D
    0:01:29   89112.7      0.18      71.5     274.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:01:29   89124.6      0.18      71.5     321.4 path/genblk1[10].path/path/add_out_reg[35]/D
    0:01:29   89126.0      0.18      71.3     321.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:29   89124.9      0.18      71.2     321.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:29   89128.4      0.18      71.0     321.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:29   89144.6      0.18      71.1     337.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:30   89144.6      0.18      71.2     337.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:30   89151.2      0.18      71.2     337.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:30   89152.0      0.18      71.1     337.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:30   89158.9      0.18      70.9     337.3 path/genblk1[1].path/path/add_out_reg[35]/D
    0:01:30   89155.2      0.18      70.7     313.5 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:30   89165.6      0.18      70.6     313.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:30   89173.3      0.18      70.6     313.5 path/genblk1[10].path/path/add_out_reg[35]/D
    0:01:30   89175.2      0.18      70.4     313.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:30   89176.8      0.18      70.4     313.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:30   89184.2      0.18      70.1     313.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:30   89187.9      0.18      70.1     313.5 path/genblk1[2].path/path/add_out_reg[36]/D
    0:01:30   89187.9      0.18      70.1     313.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:31   89193.5      0.18      70.1     313.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:31   89196.7      0.18      70.1     313.5 path/genblk1[5].path/path/add_out_reg[39]/D
    0:01:31   89215.1      0.18      70.0     384.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:31   89218.0      0.17      70.0     384.8 path/genblk1[1].path/path/add_out_reg[39]/D
    0:01:31   89221.2      0.17      69.9     384.8 path/genblk1[4].path/path/add_out_reg[34]/D
    0:01:31   89229.2      0.17      69.9     384.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:31   89235.6      0.17      69.8     384.8 path/genblk1[10].path/path/add_out_reg[35]/D
    0:01:31   89239.8      0.17      69.6     384.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:31   89254.7      0.17      69.6     432.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:31   89253.9      0.17      69.5     432.2 path/genblk1[6].path/path/add_out_reg[33]/D
    0:01:31   89256.6      0.17      69.4     432.2 path/genblk1[10].path/path/add_out_reg[35]/D
    0:01:32   89266.7      0.17      69.4     479.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:32   89261.6      0.17      69.4     455.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:32   89259.8      0.17      69.4     455.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:32   89265.3      0.17      69.2     455.8 path/genblk1[11].path/path/add_out_reg[35]/D
    0:01:32   89267.5      0.17      69.1     455.8 path/path/path/add_out_reg[39]/D
    0:01:32   89269.1      0.17      69.1     455.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:32   89270.4      0.17      68.8     455.8 path/genblk1[8].path/path/add_out_reg[34]/D
    0:01:32   89282.4      0.17      68.9     479.5 path/genblk1[6].path/path/add_out_reg[33]/D
    0:01:32   89285.3      0.17      68.7     479.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:33   89287.7      0.17      68.9     479.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:33   89282.1      0.17      68.6     433.9 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:33   89287.7      0.17      68.5     429.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89291.9      0.17      68.5     429.5 path/path/path/add_out_reg[35]/D
    0:01:33   89298.6      0.17      68.4     429.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89305.2      0.17      68.3     429.5 path/genblk1[8].path/path/add_out_reg[34]/D
    0:01:33   89310.3      0.17      68.3     429.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89315.1      0.17      68.2     429.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:33   89322.0      0.17      68.0     429.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:33   89316.7      0.17      67.7     416.4 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:33   89322.5      0.17      67.6     416.4 path/genblk1[5].path/path/add_out_reg[39]/D
    0:01:34   89328.9      0.17      67.5     416.4 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:34   89332.1      0.17      67.3     416.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:34   89337.2      0.16      67.1     416.4 path/genblk1[5].path/path/add_out_reg[39]/D
    0:01:34   89345.4      0.16      67.0     416.4 path/genblk1[11].path/path/add_out_reg[35]/D
    0:01:34   89354.2      0.16      67.0     416.4 path/genblk1[5].path/path/add_out_reg[39]/D
    0:01:34   89356.3      0.16      67.0     416.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:34   89360.8      0.16      66.7     416.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:34   89363.2      0.16      66.6     411.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89370.4      0.16      66.5     411.5 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:34   89372.5      0.16      66.5     411.5 path/genblk1[7].path/path/add_out_reg[32]/D
    0:01:34   89377.3      0.16      66.4     411.5 path/genblk1[2].path/path/add_out_reg[36]/D
    0:01:34   89381.9      0.16      66.3     411.5 path/genblk1[11].path/path/add_out_reg[35]/D
    0:01:34   89385.3      0.16      66.3     411.5 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:35   89395.9      0.16      66.0     411.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   89399.7      0.16      65.8     411.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:35   89406.6      0.16      65.7     411.5 path/genblk1[10].path/path/add_out_reg[38]/D
    0:01:35   89411.9      0.16      65.6     411.5 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:35   89418.3      0.16      65.5     411.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:35   89425.2      0.16      65.5     411.5 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:35   89434.3      0.16      65.4     411.5 path/path/path/add_out_reg[35]/D
    0:01:35   89436.1      0.16      65.3     411.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   89442.2      0.16      65.2     411.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:35   89444.4      0.16      65.1     411.5 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:35   89453.4      0.16      65.1     411.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   89456.3      0.16      65.1     411.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:36   89460.6      0.15      65.1     411.5 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:36   89463.5      0.15      65.0     411.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:36   89467.2      0.15      64.8     411.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   89471.5      0.15      64.8     411.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:36   89476.3      0.15      64.7     411.5 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:36   89479.5      0.15      64.6     411.5 path/genblk1[11].path/path/add_out_reg[38]/D
    0:01:36   89485.3      0.15      64.4     411.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   89489.8      0.15      64.4     411.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:36   89491.7      0.15      64.3     411.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:36   89486.1      0.15      64.1     398.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:36   89488.0      0.15      64.1     398.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   89492.8      0.15      63.9     398.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   89501.3      0.15      63.9     398.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:37   89502.6      0.15      63.6     398.5 path/path/path/add_out_reg[35]/D
    0:01:37   89513.5      0.15      63.6     411.6 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:37   89516.4      0.15      63.5     408.2 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:37   89516.4      0.15      63.3     406.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:37   89519.9      0.15      63.2     406.0 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:37   89522.3      0.15      63.1     406.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:37   89523.9      0.15      63.1     406.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:37   89525.5      0.15      62.8     406.0 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:37   89519.9      0.15      62.7     392.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   89521.8      0.15      62.6     392.9 path/genblk1[7].path/path/add_out_reg[32]/D
    0:01:37   89528.4      0.15      62.4     392.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:37   89534.5      0.15      62.2     392.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:37   89537.2      0.15      62.0     392.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:38   89538.8      0.15      61.9     392.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:38   89550.5      0.15      61.8     392.9 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:38   89550.5      0.15      61.7     392.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:38   89553.2      0.15      61.6     392.9 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:38   89556.3      0.15      61.6     392.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:38   89559.8      0.15      61.5     392.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:38   89560.6      0.15      61.5     392.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:38   89561.7      0.15      61.4     392.9 path/genblk1[7].path/path/add_out_reg[32]/D
    0:01:38   89567.0      0.15      61.4     392.9 path/genblk1[7].path/path/add_out_reg[32]/D
    0:01:38   89568.6      0.15      61.4     392.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:38   89570.4      0.14      61.4     392.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39   89571.8      0.14      61.4     392.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:39   89572.8      0.14      61.4     392.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:39   89571.5      0.14      61.3     392.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:39   89574.4      0.14      61.2     392.9 path/genblk1[7].path/path/add_out_reg[32]/D
    0:01:39   89577.4      0.14      61.0     392.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:39   89580.8      0.14      61.0     392.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:39   89583.5      0.14      60.9     392.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:39   89582.9      0.14      60.8     392.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:39   89582.9      0.14      60.8     392.9 path/genblk1[10].path/path/add_out_reg[33]/D
    0:01:39   89582.4      0.14      60.7     392.9 path/path/path/add_out_reg[35]/D
    0:01:39   89583.7      0.14      60.7     392.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:39   89584.8      0.14      60.7     392.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:39   89588.8      0.14      60.6     392.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:40   89594.7      0.14      60.6     392.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:40   89596.2      0.14      60.6     392.9 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:40   89598.1      0.14      60.6     392.9 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:40   89600.2      0.14      60.6     392.9 path/genblk1[3].path/path/add_out_reg[25]/D
    0:01:40   89594.7      0.14      60.5     369.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   89594.1      0.14      60.5     369.1 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:40   89595.7      0.14      60.5     369.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:40   89597.8      0.14      60.4     369.1 path/genblk1[1].path/path/add_out_reg[35]/D
    0:01:40   89600.2      0.14      60.4     369.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:40   89601.8      0.14      60.3     369.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:40   89602.6      0.14      60.3     369.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:40   89610.3      0.14      60.2     369.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:41   89611.1      0.14      60.2     369.1 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:41   89611.1      0.14      60.2     369.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:41   89611.7      0.14      60.2     369.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:41   89617.8      0.14      60.0     369.1 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:41   89617.0      0.14      60.0     369.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:41   89618.1      0.14      60.0     369.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:41   89622.3      0.14      59.9     369.1 path/genblk1[1].path/path/add_out_reg[35]/D
    0:01:41   89625.8      0.14      59.8     369.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:41   89626.8      0.14      59.8     369.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:41   89629.8      0.14      59.8     369.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:41   89632.7      0.14      59.8     369.1 path/genblk1[6].path/path/add_out_reg[31]/D
    0:01:41   89633.2      0.14      59.8     369.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:42   89635.3      0.14      59.8     369.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:42   89636.1      0.14      59.7     369.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:42   89635.6      0.14      59.7     369.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:42   89637.5      0.14      59.7     369.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:42   89636.9      0.14      59.6     369.1 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:42   89636.9      0.14      59.6     369.1 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:42   89636.7      0.14      59.5     369.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:42   89639.1      0.14      59.5     369.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89639.9      0.14      59.5     369.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:42   89638.8      0.14      59.4     369.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:42   89640.7      0.14      59.3     369.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:42   89639.3      0.14      59.0     369.1 path/genblk1[7].path/path/add_out_reg[37]/D
    0:01:42   89640.1      0.14      58.9     369.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:43   89638.8      0.14      58.9     369.1 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:43   89638.3      0.14      58.9     369.1                          
    0:01:44   89652.1      0.14      58.8     416.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:44   89654.8      0.14      58.8     416.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:44   89662.7      0.14      58.8     440.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:44   89667.0      0.14      58.7     440.5 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:44   89669.1      0.14      58.6     440.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:45   89670.7      0.14      58.6     440.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   89672.3      0.14      58.6     440.5 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:45   89674.2      0.14      58.4     440.5 path/path/path/add_out_reg[35]/D
    0:01:45   89675.0      0.14      58.3     416.5 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:45   89679.2      0.14      58.2     426.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:45   89680.0      0.14      58.2     426.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:45   89680.8      0.14      58.2     426.4 path/genblk1[10].path/path/add_out_reg[33]/D
    0:01:45   89684.6      0.14      58.2     426.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:45   89686.7      0.14      58.2     426.4 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:45   89690.9      0.14      58.1     426.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   89693.3      0.14      58.1     426.4 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:45   89692.3      0.13      58.0     426.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:45   89699.5      0.13      58.0     426.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:46   89700.3      0.13      57.7     426.4 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:46   89704.0      0.13      57.6     426.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:46   89705.0      0.13      57.6     426.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:46   89707.4      0.13      57.6     426.4 path/path/path/add_out_reg[35]/D
    0:01:46   89708.8      0.13      57.6     426.4 path/genblk1[10].path/path/add_out_reg[38]/D
    0:01:46   89713.6      0.13      57.6     426.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:46   89716.5      0.13      57.6     426.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:46   89721.3      0.13      57.4     426.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:46   89728.7      0.13      57.3     426.4 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:46   89733.8      0.13      57.3     426.4 path/path/path/add_out_reg[35]/D
    0:01:46   89738.3      0.13      57.2     426.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:46   89736.4      0.13      57.1     402.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:47   89741.5      0.13      56.9     402.6 path/genblk1[10].path/path/add_out_reg[35]/D
    0:01:47   89745.5      0.13      56.8     402.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:47   89744.7      0.13      56.7     402.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:47   89742.0      0.13      56.7     402.6 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:47   89742.5      0.13      56.6     402.6 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:47   89744.7      0.13      56.6     402.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47   89747.3      0.13      56.5     402.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:47   89747.3      0.13      56.5     402.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:47   89749.7      0.13      56.4     402.6 path/path/path/add_out_reg[35]/D
    0:01:48   89761.2      0.13      56.3     415.7 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:48   89762.5      0.13      56.2     415.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:48   89763.0      0.13      56.1     415.7 path/genblk1[2].path/path/add_out_reg[36]/D
    0:01:48   89761.4      0.13      56.1     415.7 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:48   89763.0      0.13      56.0     415.7 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:48   89764.4      0.13      55.9     415.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:48   89769.1      0.13      55.8     415.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:48   89785.6      0.13      55.8     439.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:48   89786.2      0.13      55.8     439.5 path/path/path/add_out_reg[35]/D
    0:01:48   89793.1      0.13      55.7     439.5 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:48   89812.2      0.13      55.7     501.8 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:49   89815.7      0.13      55.6     501.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:49   89816.0      0.13      55.6     501.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49   89816.5      0.13      55.6     501.8 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:49   89819.4      0.13      55.5     501.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:49   89820.5      0.13      55.4     501.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:49   89829.8      0.13      55.4     525.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:49   89833.0      0.13      55.3     525.6 path/genblk1[1].path/path/add_out_reg[31]/D
    0:01:49   89827.9      0.13      55.3     501.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:49   89828.5      0.13      55.3     501.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:49   89828.7      0.13      55.3     501.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:49   89839.1      0.13      55.0     510.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:01:49   89849.5      0.13      55.0     525.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50   89846.3      0.13      54.9     502.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:50   89851.6      0.13      54.9     502.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50   89852.7      0.13      54.8     502.2 path/path/path/add_out_reg[35]/D
    0:01:50   89855.3      0.13      54.7     502.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:50   89858.8      0.13      54.7     502.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:50   89852.1      0.13      54.7     486.3 path/genblk1[10].path/path/add_out_reg[37]/D
    0:01:50   89864.6      0.13      54.6     486.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:50   89866.0      0.13      54.6     486.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:50   89866.0      0.13      54.5     486.3 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:50   89869.4      0.13      54.5     486.3 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:51   89870.2      0.13      54.4     486.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:51   89876.9      0.13      54.0     486.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51   89880.6      0.13      54.0     486.3 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:51   89882.7      0.13      54.0     486.3 path/genblk1[9].path/path/add_out_reg[36]/D
    0:01:51   89884.3      0.13      54.0     486.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:51   89888.0      0.13      54.0     486.3 path/path/path/add_out_reg[35]/D
    0:01:51   89893.9      0.13      53.7     486.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:51   89896.0      0.13      53.7     486.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51   89900.3      0.13      53.5     486.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51   89904.0      0.13      53.5     486.3 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:51   89906.9      0.13      53.5     486.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52   89909.1      0.13      53.4     486.3 path/genblk1[10].path/path/add_out_reg[37]/D
    0:01:52   89911.7      0.13      53.3     481.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:52   89911.7      0.13      53.3     481.4 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:52   89911.7      0.13      53.3     481.4 path/genblk1[10].path/path/add_out_reg[27]/D
    0:01:52   89912.5      0.13      53.3     481.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:52   89913.1      0.13      53.3     481.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:52   89914.6      0.13      53.2     481.4 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:52   89917.8      0.13      53.2     481.4 path/path/path/add_out_reg[35]/D
    0:01:52   89920.5      0.13      53.1     481.4 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:52   89922.1      0.13      53.1     481.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:52   89925.3      0.13      53.0     481.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:52   89925.8      0.13      53.0     481.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:52   89927.9      0.13      52.9     481.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53   89931.7      0.13      52.9     481.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:53   89934.6      0.12      52.8     481.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:53   89937.3      0.12      52.8     481.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53   89936.5      0.12      52.5     481.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:53   89936.2      0.12      52.5     481.4 path/path/path/add_out_reg[35]/D
    0:01:53   89936.7      0.12      52.3     481.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:53   89937.8      0.12      52.3     481.4 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:53   89938.9      0.12      52.3     481.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:53   89940.2      0.12      52.2     481.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53   89942.0      0.12      52.2     481.4 path/path/path/add_out_reg[35]/D
    0:01:53   89942.3      0.12      52.2     481.4 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:53   89942.3      0.12      52.2     481.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:53   89942.8      0.12      52.2     481.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   89943.6      0.12      52.1     481.4 path/genblk1[10].path/path/add_out_reg[37]/D
    0:01:54   89945.0      0.12      52.1     481.4 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:54   89946.6      0.12      52.1     481.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:54   89954.8      0.12      52.1     505.2                          
    0:01:55   89955.6      0.12      52.1     505.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:56   89957.5      0.12      52.0     505.2                          
    0:01:56   89937.3      0.12      52.0     505.2                          
    0:01:57   89811.7      0.12      52.0     505.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:57   89811.7      0.12      52.0     505.2                          
    0:01:57   89661.4      0.12      51.9       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:01:57   89662.7      0.12      51.9       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:58   89663.8      0.12      51.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:58   89669.4      0.12      51.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58   89669.4      0.12      51.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:58   89669.4      0.12      51.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:58   89679.2      0.12      51.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:58   89679.2      0.12      51.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:58   89680.6      0.12      51.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58   89683.2      0.12      51.6       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:01:58   89682.4      0.12      51.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:58   89683.0      0.12      51.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:58   89685.6      0.12      51.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:58   89686.2      0.12      51.3       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:58   89694.9      0.12      51.3      23.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:59   89695.5      0.12      51.2      23.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:59   89694.7      0.12      51.1      23.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:59   89702.6      0.12      51.0      23.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:59   89708.2      0.12      50.9      23.5 path/genblk1[6].path/path/add_out_reg[33]/D
    0:01:59   89709.0      0.12      50.9      23.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:59   89712.2      0.12      50.9      23.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:59   89715.9      0.12      50.9      23.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:59   89715.9      0.12      50.9      23.5 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:59   89715.9      0.12      50.9      23.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:59   89717.0      0.12      50.8      23.5 path/genblk1[9].path/path/add_out_reg[31]/D
    0:01:59   89718.3      0.12      50.8      23.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:59   89716.7      0.12      50.7      23.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:00   89716.7      0.12      50.7      23.5 path/genblk1[5].path/path/add_out_reg[35]/D
    0:02:00   89711.7      0.12      50.6       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:02:00   89714.9      0.12      50.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:00   89715.9      0.12      50.6       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:00   89715.9      0.12      50.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:00   89714.9      0.12      50.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:00   89715.9      0.12      50.5       0.0 path/genblk1[5].path/path/add_out_reg[36]/D
    0:02:00   89719.1      0.12      50.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   89719.1      0.12      50.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:01   89720.7      0.12      50.4       0.0 path/genblk1[9].path/path/add_out_reg[31]/D
    0:02:01   89721.0      0.12      50.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01   89724.7      0.12      50.3       0.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:02:01   89728.7      0.12      50.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:01   89731.4      0.12      50.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:02:01   89734.8      0.12      50.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:01   89735.4      0.12      50.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01   89736.2      0.12      49.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:01   89737.2      0.12      49.9       0.0 path/genblk1[4].path/path/add_out_reg[37]/D
    0:02:01   89738.0      0.12      49.8       0.0 path/path/path/add_out_reg[35]/D
    0:02:01   89740.7      0.12      49.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:02   89740.7      0.12      49.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:02   89743.1      0.12      49.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:02   89745.2      0.12      49.7       0.0 path/genblk1[5].path/path/add_out_reg[33]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:02   89745.2      0.12      49.7       0.0                          
    0:02:02   89745.2      0.12      49.7       0.0                          
    0:02:06   89268.5      0.12      49.6       0.0                          
    0:02:07   89134.7      0.12      49.3       0.0                          
    0:02:07   89105.7      0.12      49.3       0.0                          
    0:02:07   89103.6      0.12      49.4       0.0                          
    0:02:08   89102.6      0.12      49.4       0.0                          
    0:02:08   89102.6      0.12      49.4       0.0                          
    0:02:08   89104.7      0.12      49.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:08   89106.8      0.12      49.3       0.0                          
    0:02:09   88981.0      0.14      50.7       0.0                          
    0:02:09   88978.3      0.14      50.6       0.0                          
    0:02:09   88978.3      0.14      50.6       0.0                          
    0:02:09   88978.3      0.14      50.6       0.0                          
    0:02:09   88978.3      0.14      50.6       0.0                          
    0:02:09   88978.3      0.14      50.6       0.0                          
    0:02:09   88978.3      0.14      50.6       0.0                          
    0:02:09   88983.1      0.12      49.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:09   88988.4      0.12      49.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:09   88993.8      0.12      49.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:09   88993.8      0.12      49.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:10   88998.0      0.12      49.2       0.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:02:10   89003.1      0.12      49.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:10   89004.7      0.12      49.1       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:02:10   89007.6      0.12      49.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:10   89008.7      0.12      49.1       0.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:02:10   89010.8      0.12      49.1       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:02:10   89012.6      0.12      49.1       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:02:10   89016.6      0.12      49.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:10   89019.8      0.12      49.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:10   89020.1      0.12      49.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:10   89020.6      0.12      49.2       0.0 path/genblk1[4].path/path/add_out_reg[37]/D
    0:02:11   89024.3      0.12      49.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:11   89030.2      0.12      49.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:11   89030.2      0.12      49.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11   89030.5      0.12      49.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:11   89036.8      0.12      49.2       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:02:11   89037.1      0.12      49.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:11   89037.4      0.12      49.2       0.0 path/genblk1[4].path/path/add_out_reg[37]/D
    0:02:11   89036.8      0.12      49.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:11   89037.1      0.12      49.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:11   89040.3      0.12      49.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:11   89041.4      0.12      49.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:11   89042.2      0.12      49.0       0.0 path/genblk1[5].path/path/add_out_reg[33]/D
    0:02:11   89045.6      0.12      49.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:12   89045.6      0.12      49.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:12   89047.8      0.12      48.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:02:12   89048.0      0.12      48.9       0.0 path/genblk1[5].path/path/add_out_reg[36]/D
    0:02:12   89047.0      0.12      48.9       0.0                          
    0:02:12   89044.0      0.12      48.9       0.0                          
    0:02:12   89029.1      0.12      48.9       0.0                          
    0:02:12   89012.6      0.12      48.9       0.0                          
    0:02:12   88989.0      0.12      48.9       0.0                          
    0:02:13   88970.3      0.12      48.9       0.0                          
    0:02:13   88955.2      0.12      48.8       0.0                          
    0:02:13   88934.7      0.12      48.8       0.0                          
    0:02:13   88911.6      0.12      48.8       0.0                          
    0:02:13   88885.5      0.12      48.8       0.0                          
    0:02:13   88851.7      0.12      48.8       0.0                          
    0:02:13   88821.4      0.12      48.8       0.0                          
    0:02:13   88783.1      0.12      48.8       0.0                          
    0:02:14   88740.3      0.12      48.8       0.0                          
    0:02:15   88687.3      0.12      48.8       0.0                          
    0:02:15   88677.2      0.12      48.8       0.0                          
    0:02:15   88667.9      0.12      48.8       0.0                          
    0:02:15   88647.2      0.12      48.8       0.0                          
    0:02:15   88642.4      0.12      48.7       0.0                          
    0:02:15   88637.6      0.12      48.7       0.0                          
    0:02:15   88636.8      0.12      48.7       0.0                          
    0:02:15   88636.3      0.12      48.7       0.0                          
    0:02:16   88634.7      0.12      48.7       0.0                          
    0:02:16   88438.3      0.12      48.7       0.0                          
    0:02:16   88245.2      0.12      48.7       0.0                          
    0:02:17   88059.6      0.12      48.7       0.0                          
    0:02:17   88057.7      0.12      48.7       0.0                          
    0:02:18   88055.3      0.12      48.6       0.0                          
    0:02:18   88054.8      0.12      48.6       0.0                          
    0:02:21   88051.9      0.12      48.6       0.0                          
    0:02:22   88036.2      0.12      48.6       0.0                          
    0:02:23   88034.6      0.12      48.6       0.0                          
    0:02:23   88031.9      0.12      48.6       0.0                          
    0:02:24   88031.9      0.12      48.6       0.0                          
    0:02:24   88019.4      0.13      49.1       0.0                          
    0:02:25   88019.4      0.13      49.1       0.0                          
    0:02:25   88019.4      0.13      49.1       0.0                          
    0:02:25   88019.4      0.13      49.1       0.0                          
    0:02:25   88019.4      0.13      49.1       0.0                          
    0:02:25   88019.4      0.13      49.1       0.0                          
    0:02:25   88020.7      0.12      48.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:25   88024.5      0.12      48.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:25   88095.5      0.12      48.4       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:02:26   88096.0      0.12      48.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:26   88097.3      0.12      48.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:26   88097.1      0.12      48.3       0.0                          
    0:02:26   88096.0      0.12      48.3       0.0                          
    0:02:26   88094.1      0.12      48.3       0.0                          
    0:02:26   88093.9      0.12      48.3       0.0 path/genblk1[5].path/path/add_out_reg[33]/D
    0:02:27   88097.9      0.12      48.3       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 8887 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 02:26:41 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              46349.170300
Buf/Inv area:                     6675.270041
Noncombinational area:           41748.698566
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88097.868867
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 02:26:46 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  26.6205 mW   (91%)
  Net Switching Power  =   2.5670 mW    (9%)
                         ---------
Total Dynamic Power    =  29.1875 mW  (100%)

Cell Leakage Power     =   1.7438 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.5003e+04          277.2236        6.9811e+05        2.5978e+04  (  83.99%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6179e+03        2.2898e+03        1.0457e+06        4.9533e+03  (  16.01%)
--------------------------------------------------------------------------------------------------
Total          2.6621e+04 uW     2.5670e+03 uW     1.7438e+06 nW     3.0931e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 02:26:47 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/path/add_out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[5].path/Mat_a_Mem/Mem/U21/Z (TBUF_X2)      0.13       0.21 f
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out[5] (memory_b20_SIZE12_LOGSIZE4_14)
                                                          0.00       0.21 f
  path/genblk1[5].path/Mat_a_Mem/data_out[5] (seqMemory_b20_SIZE12_14)
                                                          0.00       0.21 f
  path/genblk1[5].path/path/in0[5] (mac_b20_g0_7)         0.00       0.21 f
  path/genblk1[5].path/path/mult_21/a[5] (mac_b20_g0_7_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[5].path/path/mult_21/U2310/Z (XOR2_X1)     0.08       0.29 f
  path/genblk1[5].path/path/mult_21/U1863/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[5].path/path/mult_21/U1304/Z (BUF_X2)      0.05       0.38 r
  path/genblk1[5].path/path/mult_21/U1886/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[5].path/path/mult_21/U607/CO (FA_X1)       0.11       0.52 f
  path/genblk1[5].path/path/mult_21/U598/S (FA_X1)        0.15       0.67 r
  path/genblk1[5].path/path/mult_21/U596/S (FA_X1)        0.12       0.78 f
  path/genblk1[5].path/path/mult_21/U595/S (FA_X1)        0.13       0.92 r
  path/genblk1[5].path/path/mult_21/U1460/ZN (AND2_X1)
                                                          0.05       0.96 r
  path/genblk1[5].path/path/mult_21/U1851/ZN (AOI21_X1)
                                                          0.03       0.99 f
  path/genblk1[5].path/path/mult_21/U2156/ZN (OAI21_X1)
                                                          0.05       1.04 r
  path/genblk1[5].path/path/mult_21/U1545/ZN (AOI21_X1)
                                                          0.03       1.08 f
  path/genblk1[5].path/path/mult_21/U2109/ZN (OAI21_X1)
                                                          0.06       1.13 r
  path/genblk1[5].path/path/mult_21/U1500/Z (BUF_X1)      0.07       1.20 r
  path/genblk1[5].path/path/mult_21/U2307/ZN (AOI21_X1)
                                                          0.04       1.25 f
  path/genblk1[5].path/path/mult_21/U1461/ZN (XNOR2_X1)
                                                          0.06       1.31 f
  path/genblk1[5].path/path/mult_21/product[26] (mac_b20_g0_7_DW_mult_tc_1)
                                                          0.00       1.31 f
  path/genblk1[5].path/path/add_27/A[26] (mac_b20_g0_7_DW01_add_1)
                                                          0.00       1.31 f
  path/genblk1[5].path/path/add_27/U727/ZN (NAND2_X1)     0.04       1.34 r
  path/genblk1[5].path/path/add_27/U824/ZN (OAI21_X1)     0.03       1.37 f
  path/genblk1[5].path/path/add_27/U614/ZN (AOI21_X1)     0.06       1.43 r
  path/genblk1[5].path/path/add_27/U834/ZN (OAI21_X1)     0.03       1.47 f
  path/genblk1[5].path/path/add_27/U845/ZN (AOI21_X1)     0.05       1.52 r
  path/genblk1[5].path/path/add_27/U766/ZN (OAI21_X1)     0.04       1.56 f
  path/genblk1[5].path/path/add_27/U450/Z (CLKBUF_X1)     0.05       1.61 f
  path/genblk1[5].path/path/add_27/U841/ZN (AOI21_X1)     0.04       1.65 r
  path/genblk1[5].path/path/add_27/U464/ZN (XNOR2_X1)     0.06       1.71 r
  path/genblk1[5].path/path/add_27/SUM[33] (mac_b20_g0_7_DW01_add_1)
                                                          0.00       1.71 r
  path/genblk1[5].path/path/U23/ZN (INV_X1)               0.02       1.74 f
  path/genblk1[5].path/path/U24/ZN (NOR2_X1)              0.04       1.77 r
  path/genblk1[5].path/path/add_out_reg[33]/D (DFF_X2)
                                                          0.01       1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[5].path/path/add_out_reg[33]/CK (DFF_X2)
                                                          0.00       1.70 r
  library setup time                                     -0.03       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
