# Half-Adder-Verilog
A basic Half Adder design implemented in Verilog, demonstrating the addition of two single-bit binary inputs with corresponding Sum and Carry outputs, including simulation results.  
