=====
SETUP
25.182
12.746
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38
2.172
2.727
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87
3.544
3.915
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20
5.503
6.058
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30
7.204
7.666
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.838
8.387
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8
8.389
8.842
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s17
9.716
10.169
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s10
11.625
12.195
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6
12.197
12.746
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0
12.746
=====
SETUP
25.680
12.248
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38
2.172
2.727
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87
3.544
3.915
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20
5.503
6.058
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30
7.204
7.666
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.838
8.387
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8
8.389
8.842
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s17
9.716
10.169
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s9
11.128
11.677
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6
11.678
12.248
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0
12.248
=====
SETUP
26.288
11.640
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38
2.172
2.727
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87
3.544
3.915
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20
5.503
6.058
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30
7.204
7.666
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.838
8.387
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8
8.389
8.842
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s10
9.552
10.005
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7
11.091
11.640
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0
11.640
=====
SETUP
26.408
11.520
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38
2.172
2.727
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87
3.544
3.915
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20
5.503
6.058
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30
7.204
7.666
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.838
8.387
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8
8.389
8.842
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s16
9.552
10.101
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s11
10.273
10.644
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s7
11.058
11.520
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0
11.520
=====
SETUP
26.539
11.389
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38
2.172
2.727
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87
3.544
3.915
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20
5.503
6.058
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30
7.204
7.666
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.838
8.387
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8
8.389
8.842
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s13
9.721
10.183
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.356
10.818
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6
10.819
11.389
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0
11.389
=====
SETUP
26.616
11.312
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38
2.172
2.727
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87
3.544
3.915
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20
5.503
6.058
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30
7.204
7.666
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.838
8.387
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8
8.389
8.842
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s10
9.552
10.005
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s7
10.742
11.312
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0
11.312
=====
SETUP
26.669
11.258
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr00/n10_s1
3.691
4.062
u_uart_sfr/u_sfr1F/io_ad_data_5_s26
4.909
5.464
u_uart_sfr/u_sfr1F/io_ad_data_0_s21
6.412
6.783
u_uart_sfr/u_sfr1F/io_ad_data_0_s8
7.197
7.752
u_uart_sfr/u_sfr1F/io_ad_data_0_s3
8.650
9.112
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.113
9.630
u_uart_sfr/u_sfr0B/o_contain_0_s0
11.258
=====
SETUP
26.693
11.235
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38
2.172
2.727
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87
3.544
3.915
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20
5.503
6.058
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30
7.204
7.666
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.838
8.387
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8
8.389
8.842
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s10
9.552
10.005
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7
10.864
11.235
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0
11.235
=====
SETUP
26.708
11.219
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr08/n11_s1
3.088
3.643
u_uart_sfr/u_sfr1F/io_ad_data_7_s19
4.538
5.093
u_uart_sfr/u_sfr1F/io_ad_data_6_s24
6.057
6.612
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.510
7.881
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
8.278
8.795
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
9.208
9.579
u_uart_sfr/u_sfr03/o_contain_6_s0
11.219
=====
SETUP
26.713
11.215
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr08/n11_s1
3.088
3.643
u_uart_sfr/u_sfr1F/io_ad_data_7_s19
4.538
5.093
u_uart_sfr/u_sfr1F/io_ad_data_6_s24
6.057
6.612
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.510
7.881
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
8.278
8.795
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
9.208
9.579
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_6_s0
11.215
=====
SETUP
26.796
11.132
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr00/n10_s1
3.691
4.062
u_uart_sfr/u_sfr1F/io_ad_data_5_s26
4.909
5.464
u_uart_sfr/u_sfr1F/io_ad_data_0_s21
6.412
6.783
u_uart_sfr/u_sfr1F/io_ad_data_0_s8
7.197
7.752
u_uart_sfr/u_sfr1F/io_ad_data_0_s3
8.650
9.112
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.113
9.630
u_uart_sfr/u_sfr11/o_contain_0_s0
11.132
=====
SETUP
26.843
11.085
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr00/n10_s1
3.691
4.062
u_uart_sfr/u_sfr1F/io_ad_data_5_s26
4.909
5.464
u_uart_sfr/u_sfr1F/io_ad_data_0_s21
6.412
6.783
u_uart_sfr/u_sfr1F/io_ad_data_0_s8
7.197
7.752
u_uart_sfr/u_sfr1F/io_ad_data_0_s3
8.650
9.112
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.113
9.630
u_uart_sfr/u_sfr15/o_contain_0_s0
11.085
=====
SETUP
26.868
11.060
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr08/n11_s1
3.088
3.643
u_uart_sfr/u_sfr1F/io_ad_data_7_s19
4.538
5.093
u_uart_sfr/u_sfr1F/io_ad_data_6_s24
6.057
6.612
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.510
7.881
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
8.278
8.795
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
9.208
9.579
u_uart_sfr/u_sfr17/o_contain_6_s0
11.060
=====
SETUP
26.911
11.017
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr08/n11_s1
3.088
3.643
u_uart_sfr/u_sfr1F/io_ad_data_7_s19
4.538
5.093
u_uart_sfr/u_sfr1F/io_ad_data_6_s24
6.057
6.612
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.510
7.881
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
8.278
8.795
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
9.208
9.579
u_uart_sfr/u_sfr16/o_contain_6_s0
11.017
=====
SETUP
26.921
11.007
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr00/n10_s1
3.691
4.062
u_uart_sfr/u_sfr1F/io_ad_data_5_s26
4.909
5.464
u_uart_sfr/u_sfr1F/io_ad_data_0_s21
6.412
6.783
u_uart_sfr/u_sfr1F/io_ad_data_0_s8
7.197
7.752
u_uart_sfr/u_sfr1F/io_ad_data_0_s3
8.650
9.112
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.113
9.630
u_uart_sfr/u_sfr02/o_contain_0_s0
11.007
=====
SETUP
26.924
11.003
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr08/n11_s1
3.088
3.643
u_uart_sfr/u_sfr1F/io_ad_data_7_s19
4.538
5.093
u_uart_sfr/u_sfr1F/io_ad_data_6_s24
6.057
6.612
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.510
7.881
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
8.278
8.795
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
9.208
9.579
u_uart_sfr/u_sfr01/o_contain_6_s0
11.003
=====
SETUP
26.929
10.999
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr08/n11_s1
3.088
3.643
u_uart_sfr/u_sfr1F/io_ad_data_7_s19
4.538
5.093
u_uart_sfr/u_sfr1F/io_ad_data_6_s24
6.057
6.612
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.510
7.881
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
8.278
8.795
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
9.208
9.579
u_uart_sfr/u_sfr0A/o_contain_6_s0
10.999
=====
SETUP
26.936
10.992
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr00/n10_s1
3.691
4.062
u_uart_sfr/u_sfr1F/io_ad_data_5_s26
4.909
5.464
u_uart_sfr/u_sfr1F/io_ad_data_0_s21
6.412
6.783
u_uart_sfr/u_sfr1F/io_ad_data_0_s8
7.197
7.752
u_uart_sfr/u_sfr1F/io_ad_data_0_s3
8.650
9.112
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.113
9.630
u_uart_sfr/u_sfr06/o_contain_0_s0
10.992
=====
SETUP
26.955
10.973
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr00/n10_s1
3.691
4.062
u_uart_sfr/u_sfr1F/io_ad_data_5_s26
4.909
5.464
u_uart_sfr/u_sfr1F/io_ad_data_0_s21
6.412
6.783
u_uart_sfr/u_sfr1F/io_ad_data_0_s8
7.197
7.752
u_uart_sfr/u_sfr1F/io_ad_data_0_s3
8.650
9.112
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.113
9.630
u_uart_sfr/u_sfr10/o_contain_0_s0
10.973
=====
SETUP
26.961
10.967
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr00/n10_s1
3.691
4.062
u_uart_sfr/u_sfr1F/io_ad_data_5_s26
4.909
5.464
u_uart_sfr/u_sfr1F/io_ad_data_0_s21
6.412
6.783
u_uart_sfr/u_sfr1F/io_ad_data_0_s8
7.197
7.752
u_uart_sfr/u_sfr1F/io_ad_data_0_s3
8.650
9.112
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.113
9.630
u_uart_sfr/u_sfr08/o_contain_0_s0
10.967
=====
SETUP
26.970
10.958
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr00/n10_s1
3.691
4.062
u_uart_sfr/u_sfr1F/io_ad_data_5_s26
4.909
5.464
u_uart_sfr/u_sfr1F/io_ad_data_0_s21
6.412
6.783
u_uart_sfr/u_sfr1F/io_ad_data_0_s8
7.197
7.752
u_uart_sfr/u_sfr1F/io_ad_data_0_s3
8.650
9.112
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.113
9.630
u_uart_sfr/u_sfr0A/o_contain_0_s0
10.958
=====
SETUP
26.978
10.949
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr08/n11_s1
3.088
3.643
u_uart_sfr/u_sfr1F/io_ad_data_7_s19
4.538
5.093
u_uart_sfr/u_sfr1F/io_ad_data_6_s24
6.057
6.612
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.510
7.881
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
8.278
8.795
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
9.208
9.579
u_uart_sfr/u_sfr0B/o_contain_6_s0
10.949
=====
SETUP
26.978
10.949
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr08/n11_s1
3.088
3.643
u_uart_sfr/u_sfr1F/io_ad_data_7_s19
4.538
5.093
u_uart_sfr/u_sfr1F/io_ad_data_6_s24
6.057
6.612
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.510
7.881
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
8.278
8.795
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
9.208
9.579
u_uart_sfr/u_sfr02/o_contain_6_s0
10.949
=====
SETUP
26.979
10.949
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr08/n11_s1
3.088
3.643
u_uart_sfr/u_sfr1F/io_ad_data_7_s19
4.538
5.093
u_uart_sfr/u_sfr1F/io_ad_data_6_s24
6.057
6.612
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.510
7.881
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
8.278
8.795
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
9.208
9.579
u_uart_sfr/u_sfr12/o_contain_6_s0
10.949
=====
SETUP
26.979
10.949
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s6
1.560
2.022
u_uart_sfr/u_sfr00/n10_s4
2.195
2.648
u_uart_sfr/u_sfr08/n11_s1
3.088
3.643
u_uart_sfr/u_sfr1F/io_ad_data_7_s19
4.538
5.093
u_uart_sfr/u_sfr1F/io_ad_data_6_s24
6.057
6.612
u_uart_sfr/u_sfr1F/io_ad_data_6_s8
7.510
7.881
u_uart_sfr/u_sfr1F/io_ad_data_6_s3
8.278
8.795
u_uart_sfr/u_sfr1F/io_ad_data_6_s2
9.208
9.579
u_uart_sfr/u_sfr0F/o_contain_6_s0
10.949
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n93_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n77_s1
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n67_s1
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n536_s4
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n739_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n737_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n591_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n540_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n493_s4
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n490_s3
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n484_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n479_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
1.296
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n140_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n101_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n97_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n96_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0
1.297
