Reading the spec ([[Resources]])
- What's a CSR?
	- Control & Status Registers
	- Moved out of `rv32i`?
	- Not really neccessary as far as I can tell
- What's a hart?
	- Basically a core-ish
	- One hardware thread of execution in the same memory space
- How do traps work?
	- [[TODO]]
## The Spec:
![[unpriv-isa-asciidoc_20240411.pdf]]

## Instruction Reference:
![[RISCV_CARD.pdf]]