INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/reports/link
	Log files: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/xclbin/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xclbin.link_summary, at Wed Oct 12 15:56:28 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 12 15:56:28 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/reports/link/v++_link_backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1_guidance.html', at Wed Oct 12 15:56:30 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_3_1_202020_1/xilinx_u250_gen3x16_xdma_3_1_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_3_1_202020_1/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_3_1_202020_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [15:56:35] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/xclbin/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xo -keep --config /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_3_1_202020_1/xilinx_u250_gen3x16_xdma_3_1_202020_1.xpfm --target hw --output_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int --temp_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Oct 12 15:56:38 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/xclbin/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [15:56:39] build_xd_ip_db started: /opt/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/hw.hpfm -clkid 0 -ip /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/iprepo/xilinx_com_hls_workload_1_0,workload -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [15:56:49] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.512 ; gain = 0.000 ; free physical = 167396 ; free virtual = 192214
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [15:56:49] cfgen started: /opt/xilinx/Vitis/2020.2/bin/cfgen  -nk workload:1 -dmclkid 0 -r /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: workload, num: 1  {workload_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument workload_1.delta to DDR[1]
INFO: [CFGEN 83-2226] Inferring mapping for argument workload_1.ly to DDR[1]
INFO: [CFGEN 83-2226] Inferring mapping for argument workload_1.w to DDR[1]
INFO: [CFGEN 83-2226] Inferring mapping for argument workload_1.oldw to DDR[1]
INFO: [SYSTEM_LINK 82-37] [15:56:56] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.512 ; gain = 0.000 ; free physical = 167394 ; free virtual = 192211
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [15:56:56] cf2bd started: /opt/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/_sysl/.xsd --temp_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link --output_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [15:57:02] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.512 ; gain = 0.000 ; free physical = 167383 ; free virtual = 192206
INFO: [v++ 60-1441] [15:57:02] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 167422 ; free virtual = 192245
INFO: [v++ 60-1443] [15:57:02] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/sdsl.dat -rtd /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/cf2sw.rtd -nofilter /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/cf2sw_full.rtd -xclbin /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/xclbin_orig.xml -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [15:57:08] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 167425 ; free virtual = 192249
INFO: [v++ 60-1443] [15:57:08] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [15:57:10] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 166845 ; free virtual = 191668
INFO: [v++ 60-1443] [15:57:10] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u250_gen3x16_xdma_3_1_202020_1 --remote_ip_cache /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/.ipcache -s --output_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int --log_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/logs/link --report_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/reports/link --config /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/vplConfig.ini -k /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link --no-info --iprepo /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/xo/ip_repo/xilinx_com_hls_workload_1_0 --messageDb /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/run_link/vpl.pb /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u250_gen3x16_xdma_3_1_202020_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/vivado/vpl/.local/hw_platform
WARNING: /opt/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[15:59:06] Run vpl: Step create_project: Started
Creating Vivado project.
[15:59:10] Run vpl: Step create_project: Completed
[15:59:10] Run vpl: Step create_bd: Started
[16:00:30] Run vpl: Step create_bd: RUNNING...
[16:01:19] Run vpl: Step create_bd: Completed
[16:01:19] Run vpl: Step update_bd: Started
[16:01:20] Run vpl: Step update_bd: Completed
[16:01:20] Run vpl: Step generate_target: Started
[16:03:00] Run vpl: Step generate_target: RUNNING...
[16:04:42] Run vpl: Step generate_target: RUNNING...
[16:05:06] Run vpl: Step generate_target: Completed
[16:05:06] Run vpl: Step config_hw_runs: Started
[16:05:46] Run vpl: Step config_hw_runs: Completed
[16:05:46] Run vpl: Step synth: Started
[16:06:29] Block-level synthesis in progress, 0 of 109 jobs complete, 8 jobs running.
[16:07:03] Block-level synthesis in progress, 0 of 109 jobs complete, 8 jobs running.
[16:07:41] Block-level synthesis in progress, 0 of 109 jobs complete, 8 jobs running.
[16:08:16] Block-level synthesis in progress, 8 of 109 jobs complete, 0 jobs running.
[16:08:50] Block-level synthesis in progress, 9 of 109 jobs complete, 7 jobs running.
[16:09:23] Block-level synthesis in progress, 10 of 109 jobs complete, 7 jobs running.
[16:09:57] Block-level synthesis in progress, 10 of 109 jobs complete, 8 jobs running.
[16:10:30] Block-level synthesis in progress, 14 of 109 jobs complete, 4 jobs running.
[16:11:05] Block-level synthesis in progress, 16 of 109 jobs complete, 6 jobs running.
[16:11:39] Block-level synthesis in progress, 16 of 109 jobs complete, 8 jobs running.
[16:12:15] Block-level synthesis in progress, 17 of 109 jobs complete, 7 jobs running.
[16:12:50] Block-level synthesis in progress, 22 of 109 jobs complete, 7 jobs running.
[16:13:25] Block-level synthesis in progress, 23 of 109 jobs complete, 7 jobs running.
[16:13:59] Block-level synthesis in progress, 23 of 109 jobs complete, 8 jobs running.
[16:14:36] Block-level synthesis in progress, 27 of 109 jobs complete, 4 jobs running.
[16:15:10] Block-level synthesis in progress, 33 of 109 jobs complete, 2 jobs running.
[16:15:43] Block-level synthesis in progress, 38 of 109 jobs complete, 3 jobs running.
[16:16:16] Block-level synthesis in progress, 43 of 109 jobs complete, 3 jobs running.
[16:16:50] Block-level synthesis in progress, 45 of 109 jobs complete, 6 jobs running.
[16:17:26] Block-level synthesis in progress, 47 of 109 jobs complete, 6 jobs running.
[16:18:00] Block-level synthesis in progress, 49 of 109 jobs complete, 6 jobs running.
[16:18:34] Block-level synthesis in progress, 52 of 109 jobs complete, 6 jobs running.
[16:19:08] Block-level synthesis in progress, 59 of 109 jobs complete, 3 jobs running.
[16:19:42] Block-level synthesis in progress, 65 of 109 jobs complete, 4 jobs running.
[16:20:17] Block-level synthesis in progress, 72 of 109 jobs complete, 3 jobs running.
[16:20:53] Block-level synthesis in progress, 79 of 109 jobs complete, 3 jobs running.
[16:21:28] Block-level synthesis in progress, 87 of 109 jobs complete, 2 jobs running.
[16:22:01] Block-level synthesis in progress, 95 of 109 jobs complete, 2 jobs running.
[16:22:35] Block-level synthesis in progress, 103 of 109 jobs complete, 2 jobs running.
[16:23:08] Block-level synthesis in progress, 109 of 109 jobs complete, 0 jobs running.
[16:23:40] Top-level synthesis in progress.
[16:24:12] Top-level synthesis in progress.
[16:24:50] Top-level synthesis in progress.
[16:25:29] Run vpl: Step synth: Completed
[16:25:29] Run vpl: Step impl: Started
[16:38:08] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 40m 56s 

[16:38:08] Starting logic optimization..
[16:39:15] Phase 1 Retarget
[16:39:47] Phase 2 Constant propagation
[16:39:47] Phase 3 Sweep
[16:40:21] Phase 4 BUFG optimization
[16:40:21] Phase 5 Shift Register Optimization
[16:40:53] Phase 6 Post Processing Netlist
[16:46:27] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 18s 

[16:46:27] Starting logic placement..
[16:46:27] Phase 1 Placer Initialization
[16:46:27] Phase 1.1 Placer Initialization Netlist Sorting
[16:51:12] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[16:52:51] Phase 1.3 Build Placer Netlist Model
[16:54:30] Phase 1.4 Constrain Clocks/Macros
[16:55:03] Phase 2 Global Placement
[16:55:03] Phase 2.1 Floorplanning
[16:56:08] Phase 2.1.1 Partition Driven Placement
[16:56:08] Phase 2.1.1.1 PBP: Partition Driven Placement
[16:56:42] Phase 2.1.1.2 PBP: Clock Region Placement
[16:59:27] Phase 2.1.1.3 PBP: Compute Congestion
[16:59:27] Phase 2.1.1.4 PBP: UpdateTiming
[16:59:27] Phase 2.1.1.5 PBP: Add part constraints
[16:59:27] Phase 2.2 Update Timing before SLR Path Opt
[17:00:00] Phase 2.3 Global Placement Core
[17:06:04] Phase 2.3.1 Physical Synthesis In Placer
[17:08:16] Phase 3 Detail Placement
[17:08:16] Phase 3.1 Commit Multi Column Macros
[17:08:16] Phase 3.2 Commit Most Macros & LUTRAMs
[17:09:56] Phase 3.3 Small Shape DP
[17:09:56] Phase 3.3.1 Small Shape Clustering
[17:10:29] Phase 3.3.2 Flow Legalize Slice Clusters
[17:10:29] Phase 3.3.3 Slice Area Swap
[17:11:35] Phase 3.4 Place Remaining
[17:12:08] Phase 3.5 Re-assign LUT pins
[17:12:41] Phase 3.6 Pipeline Register Optimization
[17:12:41] Phase 3.7 Fast Optimization
[17:13:15] Phase 4 Post Placement Optimization and Clean-Up
[17:13:15] Phase 4.1 Post Commit Optimization
[17:14:21] Phase 4.1.1 Post Placement Optimization
[17:14:54] Phase 4.1.1.1 BUFG Insertion
[17:14:54] Phase 1 Physical Synthesis Initialization
[17:14:54] Phase 4.1.1.2 BUFG Replication
[17:15:27] Phase 4.1.1.3 Replication
[17:16:33] Phase 4.2 Post Placement Cleanup
[17:16:33] Phase 4.3 Placer Reporting
[17:16:33] Phase 4.3.1 Print Estimated Congestion
[17:16:33] Phase 4.4 Final Placement Cleanup
[17:23:46] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 37m 19s 

[17:23:46] Starting logic routing..
[17:24:53] Phase 1 Build RT Design
[17:26:33] Phase 2 Router Initialization
[17:26:33] Phase 2.1 Fix Topology Constraints
[17:27:05] Phase 2.2 Pre Route Cleanup
[17:27:05] Phase 2.3 Global Clock Net Routing
[17:27:39] Phase 2.4 Update Timing
[17:28:45] Phase 2.5 Update Timing for Bus Skew
[17:28:45] Phase 2.5.1 Update Timing
[17:29:18] Phase 3 Initial Routing
[17:29:18] Phase 3.1 Global Routing
[17:30:24] Phase 4 Rip-up And Reroute
[17:30:24] Phase 4.1 Global Iteration 0
[17:37:02] Phase 4.2 Global Iteration 1
[17:37:35] Phase 4.3 Global Iteration 2
[17:38:42] Phase 5 Delay and Skew Optimization
[17:38:42] Phase 5.1 Delay CleanUp
[17:38:42] Phase 5.1.1 Update Timing
[17:39:14] Phase 5.2 Clock Skew Optimization
[17:39:14] Phase 6 Post Hold Fix
[17:39:14] Phase 6.1 Hold Fix Iter
[17:39:14] Phase 6.1.1 Update Timing
[17:40:20] Phase 7 Leaf Clock Prog Delay Opt
[17:40:54] Phase 8 Route finalize
[17:40:54] Phase 9 Verifying routed nets
[17:41:27] Phase 10 Depositing Routes
[17:41:27] Phase 11 Post Router Timing
[17:42:00] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 18m 14s 

[17:42:00] Starting bitstream generation..
[18:04:25] Creating bitmap...
[18:13:56] Writing bitstream ./level0_i_level1_level1_i_ulp_my_rm_partial.bit...
[18:13:56] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 31m 55s 
[18:14:05] Run vpl: Step impl: Completed
[18:14:07] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [18:14:13] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:53 ; elapsed = 02:17:04 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 162520 ; free virtual = 189613
INFO: [v++ 60-1443] [18:14:14] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/run_link
INFO: [v++ 60-991] clock name 'ss_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ss_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: ss_ucs/aclk_kernel_00 = 300, Kernel (KERNEL) clock: ss_ucs/aclk_kernel_01 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/address_map.xml -sdsl /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/sdsl.dat -xclbin /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/xclbin_orig.xml -rtd /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.rtd -o /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [18:14:19] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 165060 ; free virtual = 192150
INFO: [v++ 60-1443] [18:14:20] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.rtd --append-section :JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1_xml.rtd --add-section BUILD_METADATA:JSON:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xml --add-section SYSTEM_METADATA:RAW:/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u250_gen3x16_xdma_3_1_202020_1 --output /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/xclbin/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/run_link
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 41206158 bytes
Format : RAW
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2600 bytes
Format : JSON
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3941 bytes
Format : RAW
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 8820 bytes
Format : RAW
File   : '/home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (41237625 bytes) to the output file: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/xclbin/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [18:14:21] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:01 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 164887 ; free virtual = 192019
INFO: [v++ 60-1443] [18:14:21] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/xclbin/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xclbin.info --input /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/xclbin/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [18:14:21] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 164873 ; free virtual = 192005
INFO: [v++ 60-1443] [18:14:21] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/link/run_link
INFO: [v++ 60-1441] [18:14:21] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1583.711 ; gain = 0.000 ; free physical = 164873 ; free virtual = 192005
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/reports/link/system_estimate_backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xtxt
INFO: [v++ 60-586] Created /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/xclbin/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.ltx
INFO: [v++ 60-586] Created xclbin/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/reports/link/v++_link_backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1_guidance.html
	Timing Report: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/logs/link/vivado.log
	Steps Log File: /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/backprop_kernel/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/vitis-workspace/rodinia-hls/Benchmarks/backprop/backprop_0_baseline/back/xclbin/backprop_kernel.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 18m 3s
INFO: [v++ 60-1653] Closing dispatch client.
