# mypy: disable-error-code="typeddict-item"
"""
This module provides a set of classes for modeling digital circuits at the gate level.
It currently includes base classes for primitive gates, unary gates, binary gates, and clocked gates,
as well as methods for evaluating the output signals of these gates.
They provide a common interface for working with different types of gates,
including methods for setting input signals, evaluating output signals, and updating gate states.
See the gate_lib.py module for further information.
"""

import warnings
from functools import reduce
from typing import Callable, Dict, Iterable, List, Literal, Optional, Tuple, Union

from pydantic import BaseModel, NonNegativeInt, PositiveInt
from typing_extensions import Self

from netlist_carpentry import CFG, LOG, Direction, Instance, Module, Port, PortSegment, Signal, SignalArray
from netlist_carpentry.core.exceptions import EvaluationError, ObjectNotFoundError, UnsupportedOperationError, WidthMismatchError
from netlist_carpentry.core.netlist_elements.port import ANY_PORT
from netlist_carpentry.core.netlist_elements.wire_segment import CONST_MAP_VAL2OBJ, WIRE_SEGMENT_X, WireSegment
from netlist_carpentry.core.protocols.signals import SignalOrLogicLevel
from netlist_carpentry.utils.gate_lib_dataclasses import (
    BinaryParams,
    DFFParams,
    GateParams,
    MuxParams,
    Parameters,
    UnaryParams,
)
from netlist_carpentry.utils.gate_mixins import SelectMixin
from netlist_carpentry.utils.safe_format_dict import SafeFormatDict


class PrimitiveGate(Instance, BaseModel):
    """
    A base class for all primitive gates.

    Primitive gates are the basic building blocks of digital circuits, and they can be combined to create more complex circuits.
    This class provides a common interface for all primitive gates, including methods for evaluating the gate's output and setting its output signal.
    """

    instance_type: str = CFG.id_internal
    """Identifier for instances of this gate type."""

    parameters: GateParams = GateParams()
    """Parameters of this gate, e.g. data width, signedness or polarity."""

    @property
    def y_width(self) -> PositiveInt:
        """Width of the gate, based on a certain port's width, depending on the actual gate."""
        warnings.warn(
            f'{self.__class__.__name__}.y_width is deprecated and will be removed in v1.0.0. If applicable, use {self.__class__.__name__}.data_width instead, or retrieve the width via {self.__class__.__name__}.ports[port_name].width!',
            DeprecationWarning,
            stacklevel=2,
        )
        self._try_update_parameters()
        return int(self.parameters.Y_WIDTH) if hasattr(self.parameters, 'Y_WIDTH') else 1  # type: ignore[misc]

    @property
    def a_width(self) -> PositiveInt:
        """Width of the gate's `A` port."""
        warnings.warn(
            f'{self.__class__.__name__}.a_width is deprecated and will be removed in v1.0.0. If applicable, use {self.__class__.__name__}.data_width instead, or retrieve the width via {self.__class__.__name__}.ports[port_name].width!',
            DeprecationWarning,
            stacklevel=2,
        )
        self._try_update_parameters()
        return int(self.parameters.A_WIDTH) if hasattr(self.parameters, 'A_WIDTH') else self.y_width  # type: ignore[misc]

    @property
    def b_width(self) -> PositiveInt:
        """Width of the gate's `B` port."""
        warnings.warn(
            f'{self.__class__.__name__}.b_width is deprecated and will be removed in v1.0.0. If applicable, use {self.__class__.__name__}.data_width instead, or retrieve the width via {self.__class__.__name__}.ports[port_name].width!',
            DeprecationWarning,
            stacklevel=2,
        )
        self._try_update_parameters()
        return int(self.parameters.B_WIDTH) if hasattr(self.parameters, 'B_WIDTH') else self.y_width  # type: ignore[misc]

    @property
    def is_combinational(self) -> bool:
        """Whether instances of this gate are considered combinational gates.

        `True` for combinational gates, such as AND gates or arithmetic gates.
        `False` for flip-flops and latches.
        """
        return True

    @property
    def is_sequential(self) -> bool:
        """Whether instances of this gate are considered sequential gates.

        `False` for combinational gates, such as AND gates or arithmetic gates.
        `True` for flip-flops and latches.
        """
        return not self.is_combinational

    @property
    def output_port(self) -> Port[Instance]:
        """The output port of the gate."""
        raise NotImplementedError(f'Not implemented in base class {self.__class__.__name__}!')

    @property
    def is_primitive(self) -> bool:
        return True

    @property
    def is_module_instance(self) -> bool:
        return False

    @property
    def data_width(self) -> int:
        """
        The data width of this instance.

        Defaults to the data width of the output port.
        Can be overwritten in extended classes.

        In contrast to `self.width`, which is used for the creation and initialization,
        this property is linked to the data width of the output port.
        This property is useful when the data width of the output port can be changed.
        """
        return self.output_port.width

    @property
    def verilog_template(self) -> str:
        return 'assign\t{out} = {in1};'

    @property
    def verilog_net_map(self) -> Dict[str, str]:
        """The parts of the Verilog representation of this gate instance as a dict.

        If this gate is an AND gate, and the Verilog representation of this gate would be `assign wire_out = wire1 & wire2;`,
        then this dict is:
        ```python
        {
            "Y": "wire_out",
            "A": "wire1",
            "B": "wire2",
        }
        ```
        """
        return {}

    def _try_update_parameters(self) -> None:
        try:
            self.update_parameters()
        except KeyError:  # Happens during initialization phase, where ports do not have a width yet
            pass

    def update_parameters(self) -> None:
        pass

    def sync_parameters(self, warn: bool = True) -> Parameters:
        warnings.warn(
            f'`{self.__class__.__name__}.sync_parameters()` is deprecated and will be removed in version 1.0.0. '
            + f'Use `{self.__class__.__name__}.update_parameters()` instead, and retrieve parameters via the `{self.__class__.__name__}.parameters` property.',
            DeprecationWarning,
            stacklevel=2,
        )
        self.update_parameters()
        return self.parameters

    def p2v(self, port: ANY_PORT, exclude_indices: Optional[List[int]] = None, include_indices: Optional[List[int]] = None) -> str:
        """
        Converts a Port object to its corresponding Verilog structure by using the connected wire segments.

        This method takes the connected wire segments of a Port object and converts them to their corresponding
        Verilog signal structure (p2v -> Port to Verilog signal syntax).
        For each segment of the port, it checks whether a corresponding connected wire segment exists in the corresponding module.
        If the port is set to a constant, the corresponding constant wire segment placeholder is used instead.
        Port segments can be excluded from the conversion by providing a list of indices to the `exclude_indices` parameter,
        indicating which segments should be excluded from the conversion (e.g. segments that are known to be unconnected).
        Vice versa, only a certain subset of the port's segments may be converted to Verilog syntax, if `include_indices` is a
        given list of port indices. All indices not present in the list will be excluded from the conversion.

        Args:
            port (Port): The Port object to convert.
            exclude_indices (List[int], optional): A list of indices to exclude from the conversion. Defaults to None.
            include_indices (List[int], optional): A list of indices (i.e. port slices) to include only for the conversion. Defaults to None.

        Returns:
            str: The Verilog signal structure as a string, e.g. `some_wire[3:0]` or `{w, 2'b01}`.

        Raises:
            ObjectNotFoundError: If the wire connected to a certain port segment could not be found.
            UnsupportedOperationError: If both `exclude_indices` and `include_indices` are specified.
                Only one of both may be given when calling this method.
        """

        if exclude_indices is not None and include_indices is not None:
            raise UnsupportedOperationError('Only one of `exclude_indices` and `include_indices` may be specified!')

        if exclude_indices is None:
            exclude_indices = []
        if include_indices is not None:
            inc_set = set(include_indices)
            offset = port.offset or 0
            exclude_indices = [idx for idx in range(offset, port.width + offset) if idx not in inc_set]
        segs = {i: s for i, s in port.segments.items() if i not in exclude_indices}
        return self.ps2v(segs)

    def ps2v(self, ps_dict: Dict[int, PortSegment]) -> str:
        """
        Converts a PortSegment dictionary to its corresponding Verilog structure by using the connected wire segments.

        This method takes the connected wire segments of a PortSegment dictionary and converts them to their corresponding
        Verilog signal structure (ps2v -> PortSegment to Verilog signal syntax).
        For each segment, it checks whether a corresponding connected wire segment exists in the corresponding module.
        If the port segment is set to a constant, the corresponding constant wire segment placeholder is used instead.

        Args:
            ps_dict (Dict[int, PortSegment]): The PortSegment dictionary to convert. Each key (int) conforms to the index of the
                associated PortSegment object.

        Returns:
            str: The Verilog signal structure as a string, e.g. `some_wire[3:0]` or `{w, 2'b01}`.

        Raises:
            ObjectNotFoundError: If the wire connected to a certain port segment could not be found.
            UnsupportedOperationError: If both `exclude_indices` and `include_indices` are specified.
                Only one of both may be given when calling this method.
            UnsupportedOperationError: If two segments belong to different modules.
        """
        from netlist_carpentry.io.write.py2v import P2VTransformer as P2V

        module: Module = next(iter(ps_dict.values())).parent.module
        if any(ps.parent.module != module for ps in ps_dict.values()):
            raise UnsupportedOperationError('Cannot transform Segments to verilog: Segments from the given dictionary belong to different modules!')
        wsegs: List[WireSegment] = []
        for ps in reversed(ps_dict.values()):
            if not ps.is_tied:
                ws = module.get_from_path(ps.ws_path)
                if ws is not None:
                    wsegs.append(ws)
                else:
                    raise ObjectNotFoundError(f'No wire found for path {ps.ws_path}!')
            else:
                wsegs.append(CONST_MAP_VAL2OBJ.get(ps.raw_ws_path, WIRE_SEGMENT_X))
        return P2V.simplify_wire_segments(module, wsegs)

    def _get_unconnected_idx(self, port: ANY_PORT) -> List[int]:
        exclude_indices = [idx for idx, ps in port.segments.items() if ps.is_unconnected]
        if exclude_indices:
            LOG.warn(f'Excluding these segments from port {port.raw_path} from write-out, since they are unconnected: {exclude_indices}')
        return exclude_indices

    def _fix_signedness_mismatch(self, port_name: str, param_name: Literal['A_SIGNED', 'B_SIGNED']) -> bool:
        if getattr(self.parameters, param_name, False) != self.ports[port_name].signed:  # type:ignore
            if hasattr(self.parameters, param_name) and 'signed' in self.ports[port_name].parameters:
                LOG.warn(
                    f"Detected parameter mismatch: Parameter {param_name} of instance {self.raw_path} is different from the port's parameter 'signed'. "
                    + 'To change the signedness of the port, change it directly at the port, via port.set_signed(new_value). '
                    + "Aligning param_name with the port's current parameter to fix the mismatch..."
                )
            self.ports[port_name].parameters['signed'] = getattr(self.parameters, param_name, False)  # type:ignore
        return bool(getattr(self.parameters, param_name, False))  # type:ignore

    def set(self, port_name: str, new_signal: SignalOrLogicLevel, idx: Union[int, List[int]] = 0) -> None:
        """
        Sets the signal on a port.

        Args:
            port_name (str): The name of the port to set the signal on.
            new_signal (Signal): The new signal value.
            idx (Union[int, List[int]], optional): The index (or indices) to apply the given signal to.
                Can either be an integer (single index to set) or an iterable of integers (e.g. a list of indices).
                For every integer of the iterable the signal value of the corresponding port index is set to the given `new_signal`.
                Defaults to 0.

        Example:
            ```python
            >>> from netlist_carpentry.utils.gate_factory import and_gate
            >>> module = Module(name='m')
            >>> a = module.create_port('a', 'input', width=6)
            >>> instance = and_gate(module, 'inst', A=a)
            >>> # This sets the value of bit 0 of port A to HIGH
            >>> instance.set('A', 1, 0)
            >>> instance.ports['A'].signal_str
            'xxxxx1'
            >>> # This sets the value of bits 1, 3 and 5 of port A to LOW, leaving the other bits as they already are.
            >>> instance.set('A', 0, [1, 3, 5])
            >>> instance.ports['A'].signal_str
            '0x0x01'

            ```
        """
        if isinstance(idx, int):
            idx = [idx]
        for i in idx:
            self.ports[port_name].set_signal(new_signal, i)

    def evaluate(self) -> None:
        """
        Evaluates the gate's output signal based on its input signals.

        This method is called when the gate's input signals change, and it updates the gate's output signal accordingly.
        """
        self._set_output(new_signals=self._calc_output())

    def _calc_output(self) -> SignalArray:
        """
        Calculates the gate's output signal based on its input signals.

        This method is implemented by each specific gate class, and it returns the gate's output signal.
        """
        raise NotImplementedError(f'Not implemented for objects of type {type(self)}')

    def _set_output(self, new_signals: SignalArray) -> None:
        """
        Sets the gate's output signal.

        This method is called when the gate's output signal needs to be updated, and it sets the gate's output signal to the specified value.

        Args:
            new_signals (SignalArray): A dictionary mapping the new output signal values to the indices of the output port.
        """
        for idx, sig in new_signals.items():
            self.output_port.set_signal(signal=sig, index=idx)

    def _split(self) -> Dict[NonNegativeInt, Self]:
        new_insts: Dict[NonNegativeInt, Self] = {}
        connections = self.connections
        super_module = self.parent
        super_module.remove_instance(self.name)
        for idx in range(self.data_width):
            inst: Self = self.__class__(name=f'{self.name}_{idx}', module=super_module)
            for pname in list(inst.ports.keys()):
                p = inst.ports[pname]
                super_module.connect(connections[pname][idx], p[0])
            new_insts[idx] = inst
        return new_insts

    def _split_sync_params(self, slices: Iterable[Self]) -> None:
        super()._split_sync_params(slices)
        for inst in slices:
            inst.parameters['Y_WIDTH'] = 1


class UnaryGate(PrimitiveGate, BaseModel):
    """
    A base class for unary gates.

    Unary gates are gates that have a single input signal, and they produce a single output signal.
    This class provides a common interface for all unary gates, including methods for evaluating the gate's output and setting its output signal.
    """

    parameters: UnaryParams = UnaryParams()

    def model_post_init(self, __context: object) -> None:
        """
        Initializes the gate's ports and connections.

        This method is called after the gate's attributes have been initialized, and it sets up the gate's ports and connections.
        """
        self.connect('A', None, direction=Direction.IN, width=self.a_width)
        self.connect('Y', None, direction=Direction.OUT, width=self.y_width)
        return super().model_post_init(__context)

    @property
    def input_port(self) -> Port[Instance]:
        """The input port of the gate."""
        return self.ports['A']

    @property
    def y_width(self) -> PositiveInt:
        """Width of the gate, based on a certain port's width, depending on the actual gate."""
        self._try_update_parameters()
        return self.parameters.Y_WIDTH or 1

    @property
    def a_width(self) -> PositiveInt:
        """Width of the gate's `A` port."""
        self._try_update_parameters()
        return self.parameters.A_WIDTH or self.y_width

    @property
    def a_signed(self) -> bool:
        """The signedness of input port A."""
        return self._fix_signedness_mismatch('A', 'A_SIGNED')

    @property
    def output_port(self) -> Port[Instance]:
        """The output port of the gate."""
        return self.ports['Y']

    @property
    def splittable(self) -> bool:
        return True

    @property
    def verilog_template(self) -> str:
        return 'assign\t{out} = {in1};'

    @property
    def verilog_net_map(self) -> Dict[str, str]:
        exclude_indices = self._get_unconnected_idx(self.ports['Y'])
        out_str = self.p2v(self.ports['Y'], exclude_indices)
        in1_str = self.p2v(self.ports['A'], exclude_indices)
        return {'Y': out_str, 'A': in1_str}

    def _check_signal_signed(self, a: str) -> str:
        if self.a_signed:
            a = f'$signed({a})'
        return a

    @property
    def verilog(self) -> str:
        if any(self.ports['Y'][i].is_connected for i in self.ports['Y'].segments):
            return self.verilog_template.format(out=self.verilog_net_map['Y'], in1=self._check_signal_signed(self.verilog_net_map['A']))
        return ''

    @property
    def truth_table(self) -> Dict[Signal, Signal]:
        """A simple truth table as a dictionary.

        This dictionary contains the input-output mapping for unary gates that evaluate bitwise
        (e.g. Buffer, NotGate). Not implemented for arithmetic gates (e.g. NegGate, PosGate).
        """
        return {s: self.get_result(s) for s in Signal}

    def get_result(self, s: Signal) -> Signal:
        """Returns the result of this gate's operation for given Signal s.

        This method is only implemented for bitwise evaluating gates (e.g. Buffer, NotGate).
        This method raises an UnsupportedOperationError if used on arithmetic gates (e.g. PosGate, NegGate).

        For vector-level operations on full signal arrays, use :meth:`get_result_vector` instead.

        Args:
            s (Signal): The Signal, i.e. the input operand.

        Raises:
            UnsupportedOperationError: For gates that do not evaluate bitwise (e.g. arithmetic gates).

        Returns:
            Signal: The result of this gate's operation on the given signals.
        """
        raise UnsupportedOperationError(f'{self.__class__.__name__}.get_result() is not supported: Valid operation missing!')

    def get_result_vector(self, s: SignalArray) -> SignalArray:
        """Returns the result of this gate's operation for a full signal vector.

        This method provides a unified interface for all unary gates to operate on
        :class:`SignalArray` (multi-bit) inputs. The default implementation iterates
        over each bit index and calls :meth:`get_result` for bitwise gates (e.g. Buffer,
        NotGate). Gates that operate on the full vector (e.g. arithmetic gates like
        PosGate, NegGate) override this method with their vector-level logic.

        For reduction gates (e.g. ReduceAnd, ReduceOr), the output is a 1-bit
        :class:`SignalArray` regardless of input width.

        Args:
            s (SignalArray): The input signal array.

        Returns:
            SignalArray: The result of this gate's operation on the given signals.
                For bitwise gates, this has the same width as the input.
                For reduction gates, this is a 1-bit SignalArray.
        """
        return SignalArray(signals={idx: self.get_result(s[idx]) for idx in range(len(s.signals))})

    def update_parameters(self) -> None:
        super().update_parameters()
        self.parameters.A_WIDTH = self.ports['A'].width
        self.parameters.A_SIGNED = self.ports['A'].signed
        self.parameters.Y_WIDTH = self.data_width

    def signal_in(self, idx: NonNegativeInt = 0) -> Signal:
        """
        The input signal of the gate.

        Returns:
            Signal: The input signal of the gate.
        """
        return self.input_port.signal_array[idx]

    def signal_out(self, idx: NonNegativeInt = 0) -> Signal:
        """
        The output signal of the gate.

        Returns:
            Signal: The output signal of the gate.
        """
        return self.output_port.signal_array[idx]

    def _calc_output(self) -> SignalArray:
        return self.get_result_vector(self.input_port.signal_array)


class _Out1BitMixin(PrimitiveGate):
    @property
    def output_port(self) -> Port[Instance]:
        """The output port of the gate."""
        self._check_width()
        return self.ports['Y']

    def _check_width(self) -> None:
        if 'Y' in self.ports and self.ports['Y'].width != 1:
            raise WidthMismatchError(f'Reduce gates must have an output port width of 1, but {self.raw_path} is {self.output_port.width} bit wide!')

    @property
    def y_width(self) -> PositiveInt:
        """Width of the gate, which is always 1 for gates that reduce N-bit inputs to 1 bit."""
        self._check_width()
        return 1


class ReduceGate(_Out1BitMixin, UnaryGate):
    """
    A base class for reduce gates.

    Reduce gates are gates that have an n-bit input signal, and they produce a 1-bit output signal by performing a given reducing operation.
    This class provides a common interface for all reduce gates, including methods for evaluating the gate's output and setting its output signal.
    """

    parameters: UnaryParams = UnaryParams()

    def model_post_init(self, __context: object) -> None:
        """
        Initializes the gate's ports and connections.

        This method is called after the gate's attributes have been initialized, and it sets up the gate's ports and connections.
        """
        self.connect('A', None, direction=Direction.IN, width=self.a_width)
        self.connect('Y', None, direction=Direction.OUT)

    @property
    def splittable(self) -> bool:
        return False

    @property
    def verilog_template(self) -> str:
        return 'assign\t{out} = {operator}{in1};'

    @property
    def verilog_net_map(self) -> Dict[str, str]:
        exclude_indices = self._get_unconnected_idx(self.ports['A'])
        in1_str = self.p2v(self.ports['A'], exclude_indices)
        out_str = self.p2v(self.ports['Y'])
        return {'Y': out_str, 'A': in1_str}

    @property
    def verilog(self) -> str:
        # Check whether output is connected (i.e. self.p2ws2v(self.ports["Y"]) != "1'bx"), do not transform outgoing segments without connection
        out = self.verilog_net_map['Y']
        in1 = self.verilog_net_map['A']
        return self.verilog_template.format(out=out, in1=in1) if out != "1'bx" else ''

    @property
    def reduce_operation(self) -> Callable[[Signal, Signal], Signal]:
        """Provides a lambda function for this gate.

        The lambda function takes two signals and executes this gate's operation on both of them.
        In junction with `functools.reduce()`, this reduces the input signal array down to a single
        bit by concatenating the operation of this gate bit-by-bit.
        """
        raise UnsupportedOperationError(f"'{self.__class__.__name__}.reduce_operation' is not supported: Valid operation missing!")

    def signal_out(self) -> Signal:  # type: ignore[override]
        """The output signal of the gate."""
        return self.output_port.signal

    def _calc_output(self) -> SignalArray:
        return self.get_result_vector(self.input_port.signal_array)

    def get_result_vector(self, s: SignalArray) -> SignalArray:
        """Returns the result of this reduction gate's operation for a full signal vector.

        Reduces an N-bit :class:`SignalArray` to a 1-bit :class:`SignalArray` by
        applying :meth:`reduce_operation` across all bits using :func:`functools.reduce`.

        Args:
            s (SignalArray): The input signal array of any width.

        Returns:
            SignalArray: A 1-bit SignalArray containing the reduction result.
        """
        reduced = reduce(self.reduce_operation, s.signals.values())
        return SignalArray(signals={0: reduced})


class BinaryGate(PrimitiveGate, BaseModel):
    """
    A base class for binary gates.

    Binary gates are gates that have two input signals, and they produce a single output signal.
    This class provides a common interface for all binary gates, including methods for evaluating the gate's output and setting its output signal.
    """

    parameters: BinaryParams = BinaryParams()

    def model_post_init(self, __context: object) -> None:
        """
        Initializes the gate's ports and connections.

        This method is called after the gate's attributes have been initialized, and it sets up the gate's ports and connections.
        """
        self.connect('A', None, direction=Direction.IN, width=self.a_width)
        self.connect('B', None, direction=Direction.IN, width=self.b_width)
        self.connect('Y', None, direction=Direction.OUT, width=self.y_width)
        return super().model_post_init(__context)

    @property
    def input_ports(self) -> Tuple[Port[Instance], Port[Instance]]:
        """The input ports of the gate as a 2-tuple."""
        return (self.ports['A'], self.ports['B'])

    @property
    def y_width(self) -> PositiveInt:
        """Width of the gate, based on a certain port's width, depending on the actual gate."""
        self._try_update_parameters()
        return self.parameters.Y_WIDTH or 1

    @property
    def a_width(self) -> PositiveInt:
        """Width of the gate's `A` port."""
        self._try_update_parameters()
        return self.parameters.A_WIDTH or self.y_width

    @property
    def a_signed(self) -> bool:
        """The signedness of input port A."""
        return self._fix_signedness_mismatch('A', 'A_SIGNED')

    @property
    def b_width(self) -> PositiveInt:
        """Width of the gate's `B` port."""
        self._try_update_parameters()
        return self.parameters.B_WIDTH or self.y_width

    @property
    def b_signed(self) -> bool:
        """The signedness of input port B."""
        return self._fix_signedness_mismatch('B', 'B_SIGNED')

    @property
    def output_port(self) -> Port[Instance]:
        """The output port of the gate."""
        return self.ports['Y']

    @property
    def splittable(self) -> bool:
        return True

    @property
    def verilog_template(self) -> str:
        return 'assign\t{out} = {in1} {operator} {in2};'

    @property
    def verilog_net_map(self) -> Dict[str, str]:
        exclude_indices = self._get_unconnected_idx(self.ports['Y'])
        out_str = self.p2v(self.ports['Y'], exclude_indices)
        in1_str = self.p2v(self.ports['A'], exclude_indices)
        in2_str = self.p2v(self.ports['B'], exclude_indices)
        return {'Y': out_str, 'A': in1_str, 'B': in2_str}

    @property
    def verilog(self) -> str:
        if any(self.ports['Y'][i].is_connected for i in self.ports['Y'].segments):
            out = self.verilog_net_map['Y']
            in1, in2 = self._check_signal_signed(self.verilog_net_map['A'], self.verilog_net_map['B'])
            return self.verilog_template.format(out=out, in1=in1, in2=in2)
        return ''

    @property
    def truth_table(self) -> Dict[Tuple[Signal, Signal], Signal]:
        """A simple truth table as a dictionary.

        This dictionary contains the input-output mapping for unary gates that evaluate bitwise
        (e.g. AndGate, OrGate). Not implemented for arithmetic gates (e.g. Adder).
        """
        return {(s1, s2): self.get_result(s1, s2) for s1 in Signal for s2 in Signal}

    def get_result(self, s1: Signal, s2: Signal) -> Signal:
        """Returns the result of this gate's operation for given Signals s1 and s2.

        This method is only implemented for bitwise evaluating gates (e.g. AndGate, OrGate).
        This method raises an UnsupportedOperationError if used on other gates (e.g. Adder).

        For vector-level operations on full signal arrays, use :meth:`get_result_vector` instead.

        Args:
            s1 (Signal): The first Signal, i.e. the first operand.
            s2 (Signal): The second Signal, i.e. the second operand.

        Raises:
            UnsupportedOperationError: For gates that do not evaluate bitwise (e.g. arithmetic gates).

        Returns:
            Signal: The result of this gate's operation on the given signals.
        """
        raise UnsupportedOperationError(f'{self.__class__.__name__}.get_result() is not supported: Valid operation missing!')

    def get_result_vector(self, s1: SignalArray, s2: SignalArray) -> SignalArray:
        """Returns the result of this gate's operation for full signal vectors.

        This method provides a unified interface for all binary gates to operate on
        :class:`SignalArray` (multi-bit) inputs. The default implementation iterates
        over each bit index and calls :meth:`get_result` for bitwise gates (e.g. AndGate,
        OrGate, XorGate). Gates that operate on the full vectors (e.g. arithmetic gates
        like Adder, Subtractor, or comparison gates like LessThan) override this method
        with their vector-level logic.

        For comparison gates that produce a single bit from two N-bit inputs
        (e.g. LessThan, Equal), the output is a 1-bit :class:`SignalArray`.

        Args:
            s1 (SignalArray): The first input signal array.
            s2 (SignalArray): The second input signal array.

        Returns:
            SignalArray: The result of this gate's operation on the given signals.
                For bitwise gates, this has the same width as the inputs.
                For comparison/reduction gates, this is a 1-bit SignalArray.
        """
        return SignalArray(signals={idx: self.get_result(s1[idx], s2[idx]) for idx in range(min(len(s1.signals), len(s2.signals)))})

    def update_parameters(self) -> None:
        super().update_parameters()
        self.parameters.A_WIDTH = self.ports['A'].width
        self.parameters.A_SIGNED = self.ports['A'].signed
        self.parameters.B_WIDTH = self.ports['B'].width
        self.parameters.B_SIGNED = self.ports['B'].signed
        self.parameters.Y_WIDTH = self.data_width

    def _check_signal_signed(self, a: str, b: str) -> Tuple[str, str]:
        if self.a_signed:
            a = f'$signed({a})'
        if self.b_signed:
            b = f'$signed({b})'
        return (a, b)

    def signals_in(self, idx: NonNegativeInt = 0) -> Tuple[Signal, Signal]:
        """
        The input signals of the gate.

        Returns:
            Tuple[Signal, Signal]: The input signals of the gate.
        """
        return (self.input_ports[0].signal_array[idx], self.input_ports[1].signal_array[idx])

    def signal_out(self, idx: NonNegativeInt = 0) -> Signal:
        """
        The output signal of the gate.

        Returns:
            Signal: The output signal of the gate.
        """
        return self.output_port.signal_array[idx]

    def _calc_output(self) -> SignalArray:
        """Calculates the gate's output signal."""
        return self.get_result_vector(self.input_ports[0].signal_array, self.input_ports[1].signal_array)


class ShiftGate(BinaryGate, BaseModel):
    @property
    def splittable(self) -> bool:
        return False

    def _check_signal_signed(self, a: str, b: str) -> Tuple[str, str]:
        if self.a_signed:
            a = f'$signed({a})'
        # Do not modify b to $signed({b}), because second operator of shift gates cannot be signed.
        return a, b


class ArithmeticGate(BinaryGate, BaseModel):
    """
    A base class for arithmetic gates.

    Arithmetic gates are gates that have two input signals representing numeric values, and they produce a single output signal.
    This class provides a common interface for all arithmetic gates, including methods for evaluating the gate's output and setting its output signal.
    """

    parameters: BinaryParams = BinaryParams()

    @property
    def input_ports(self) -> Tuple[Port[Instance], Port[Instance]]:
        """
        The input ports of the gate.

        Returns:
            Tuple[Port, Port]: The input ports of the gate.
        """
        return (self.ports['A'], self.ports['B'])

    @property
    def output_port(self) -> Port[Instance]:
        """
        The output port of the gate.

        Returns:
            Port: The output port of the gate.
        """
        return self.ports['Y']

    @property
    def splittable(self) -> bool:
        return False

    def _check_signal_signed(self, a: str, b: str) -> Tuple[str, str]:
        if self.a_signed:
            a = f'$signed({a})'
        if self.b_signed:
            b = f'$signed({b})'
        return (a, b)

    def _unused_idx(self) -> List[int]:
        unused_bits = []
        if any(self.ports['Y'][i].is_unconnected for i in self.ports['Y'].segments):
            prev = list(self.ports['Y'].segments.values())[-1]
            for s in reversed(self.ports['Y'].segments.values()):  # Top bit first
                if s.is_unconnected:
                    unused_bits.append(s.index)
                    if prev.is_connected:
                        raise ValueError(
                            f'Cannot transform gate {self.raw_path} ({self.instance_type}) to Verilog: at least one bit of output {self.ports["Y"].raw_path} is Z!'
                        )
                prev = s
        return unused_bits

    @property
    def verilog_net_map(self) -> Dict[str, str]:
        unused_bits = self._unused_idx()
        out_str = self.p2v(self.output_port, unused_bits)
        in1_str = self.p2v(self.input_ports[0], unused_bits)
        in2_str = self.p2v(self.input_ports[1], unused_bits)
        return {'Y': out_str, 'A': in1_str, 'B': in2_str}

    @property
    def verilog(self) -> str:
        out = self.verilog_net_map['Y']
        in1, in2 = self._check_signal_signed(self.verilog_net_map['A'], self.verilog_net_map['B'])
        return self.verilog_template.format(out=out, in1=in1, in2=in2)

    def update_parameters(self) -> None:
        super().update_parameters()
        self.parameters.A_WIDTH = self.ports['A'].width
        self.parameters.A_SIGNED = self.ports['A'].signed
        self.parameters.B_WIDTH = self.ports['B'].width
        self.parameters.B_SIGNED = self.ports['B'].signed
        self.parameters.Y_WIDTH = self.data_width

    def inputs_int(self) -> Tuple[int, int]:
        if self.input_ports[0].has_undefined_signals or self.input_ports[1].has_undefined_signals:
            err = f'Cannot calculate output signal for {self.__class__.__name__} {self.raw_path}: one of the inputs contain undefined signal values!'
            raise EvaluationError(err)
        sig1_int = int(self.input_ports[0].signal_array) or 0
        sig2_int = int(self.input_ports[1].signal_array) or 0
        return sig1_int, sig2_int


class BinaryNto1Gate(_Out1BitMixin, BinaryGate, BaseModel):
    parameters: BinaryParams = BinaryParams()

    def model_post_init(self, __context: object) -> None:
        """
        Initializes the gate's ports and connections.

        This method is called after the gate's attributes have been initialized, and it sets up the gate's ports and connections.
        """
        super().model_post_init(__context)
        self.connect('A', None, direction=Direction.IN, width=self.a_width)
        self.connect('B', None, direction=Direction.IN, width=self.b_width)
        self.connect('Y', None, direction=Direction.OUT)

    @property
    def splittable(self) -> bool:
        return False

    @property
    def verilog_net_map(self) -> Dict[str, str]:
        in1_str = self.p2v(self.ports['A'])
        in2_str = self.p2v(self.ports['B'])
        out_str = self.p2v(self.output_port)
        return {'Y': out_str, 'A': in1_str, 'B': in2_str}

    @property
    def verilog(self) -> str:
        out = self.verilog_net_map['Y']
        in1, in2 = self._check_signal_signed(self.verilog_net_map['A'], self.verilog_net_map['B'])
        # Check whether output is connected, do not transform if output port is unconnected
        return self.verilog_template.format(out=out, in1=in1, in2=in2) if out != "1'bx" else ''

    def get_result_vector(self, s1: SignalArray, s2: SignalArray) -> SignalArray:
        """Returns the result of this N-to-1 gate's operation for full signal vectors.

        Reduces two N-bit :class:`SignalArray` inputs to a 1-bit :class:`SignalArray`.
        Concrete subclasses (e.g. LessThan, Equal, GreaterThan) override this method
        with their specific comparison logic.

        Args:
            s1 (SignalArray): The first input signal array.
            s2 (SignalArray): The second input signal array.

        Returns:
            SignalArray: A 1-bit SignalArray containing the comparison result.

        Raises:
            UnsupportedOperationError: If the subclass does not implement vector-level logic.
        """
        raise UnsupportedOperationError(
            f'{self.__class__.__name__}.get_result_vector() is not implemented: This gate requires vector-level comparison logic.'
        )


class NtoOneGate(SelectMixin, PrimitiveGate, BaseModel):
    """
    Base class for gates with N data inputs and 1 output (e.g., multiplexers).

    Provides common infrastructure for dynamic port creation (D0..Dn), select signal handling,
    and Verilog case-statement generation. Subclasses only need to implement `get_result_vector()`
    for signal evaluation.
    """

    parameters: MuxParams = MuxParams()

    @property
    def bit_width(self) -> int:
        """Width of the select/control signal."""
        self._try_update_parameters()
        return self.parameters.BIT_WIDTH or 1

    @bit_width.setter
    def bit_width(self, value: int) -> None:
        self.parameters.BIT_WIDTH = value

    @property
    def y_width(self) -> PositiveInt:
        """Width of the output/data port."""
        self._try_update_parameters()
        return self.parameters.WIDTH or 1

    @y_width.setter
    def y_width(self, value: PositiveInt) -> None:
        self.parameters.WIDTH = value

    @property
    def active_input(self) -> Optional[Port[Instance]]:
        """The active input port based on select value."""
        return self.ports[f'D{self.s_port.signal_int}'] if self.s_port.signal_int is not None else None

    @property
    def splittable(self) -> bool:
        return True

    @property
    def verilog_template(self) -> str:
        return 'always @(*) begin\n\tcase ({sel})\n{cases}\n\tendcase\nend'

    @property
    def verilog_net_map(self) -> Dict[str, str]:
        exclude_indices = self._get_unconnected_idx(self.output_port)
        result: Dict[str, str] = {'Y': self.p2v(self.output_port, exclude_indices), 'S': self.p2v(self.s_port)}
        for i in range(1 << self.bit_width):
            result[f'D{i}'] = self.p2v(self.ports[f'D{i}'], exclude_indices)
        return result

    @property
    def verilog(self) -> str:
        if not any(self.output_port[i].is_connected for i in self.output_port.segments):
            return ''
        if self.bit_width <= 1:
            return self._verilog_ternary_form
        return self._verilog_case_form

    @property
    def _verilog_case_form(self) -> str:
        cases = ''
        for i in range(1 << self.bit_width):
            d_port = self.ports[f'D{i}']
            out_signals = self.p2v(self.output_port, self._get_unconnected_idx(self.output_port))
            in_signals = self.p2v(d_port, self._get_unconnected_idx(d_port))
            cases += f"\t\t{self.bit_width}'b{format(i, f'0{self.bit_width}b')} : {out_signals} <= {in_signals};\n"
        return self.verilog_template.format(sel=self.p2v(self.s_port), cases=cases[:-1])

    @property
    def _verilog_ternary_form(self) -> str:
        exclude_indices = self._get_unconnected_idx(self.output_port)
        out_signals = self.p2v(self.output_port, exclude_indices)
        sel = self.p2v(self.s_port)
        val_false = self.p2v(self.ports['D0'], exclude_indices)
        val_true = self.p2v(self.ports['D1'], exclude_indices)
        return f'assign\t{out_signals}\t= {sel} ? {val_true} : {val_false};'

    def model_post_init(self, __context: object) -> None:
        for i in range(1 << self.bit_width):
            self.connect(f'D{i}', None, direction=Direction.IN, width=self.y_width)
        self.connect('S', None, direction=Direction.IN, width=self.bit_width)
        self.connect('Y', None, direction=Direction.OUT, width=self.y_width)
        return super().model_post_init(__context)

    @property
    def output_port(self) -> Port[Instance]:
        return self.ports['Y']

    @property
    def d_ports(self) -> List[Port[Instance]]:
        return list(filter(self.is_d_port, self.ports.values()))

    def is_d_port(self, port: Port[Instance]) -> bool:
        return 'D' in port.name and port.is_input

    def _calc_output(self) -> SignalArray:
        select = self.s_port.signal_array
        data = {f'D{i}': self.ports[f'D{i}'].signal_array for i in range(1 << self.bit_width)}
        return self.get_result_vector(select, data)

    def get_result_vector(self, select: SignalArray, data: Dict[str, SignalArray]) -> SignalArray:
        """Calculate output from select value and data inputs."""
        if not select.is_defined:
            return SignalArray(signals={idx: Signal.UNDEFINED for idx in range(self.y_width)})
        port_name = f'D{int(select)}'
        if port_name in data:
            # Convert undefined signals (including FLOATING) to UNDEFINED
            return SignalArray(signals={idx: sig if sig.is_defined else Signal.UNDEFINED for idx, sig in data[port_name].items()})
        raise ObjectNotFoundError(f'No port {port_name!r} exists in {self.__class__.__name__} {self.raw_path}!')

    def update_parameters(self) -> None:
        super().update_parameters()
        self.parameters.WIDTH = self.parameters.WIDTH or 1
        self.parameters.BIT_WIDTH = self.parameters.BIT_WIDTH or 1

    def _split(self) -> Dict[NonNegativeInt, Self]:
        new_insts: Dict[NonNegativeInt, Self] = {}
        connections = self.connections
        self.update_parameters()
        for idx in range(self.data_width):
            self.parameters.WIDTH = 1
            inst: Self = self.__class__(name=f'{self.name}_{idx}', parameters=self.parameters, module=self.parent)
            for pname in list(inst.ports.keys()):
                p = inst.ports[pname]
                if pname != 'S':
                    self.parent.connect(connections[pname][idx], p[0])
                else:
                    for conn_idx in connections[pname]:
                        self.parent.connect(connections[pname][conn_idx], p[conn_idx])
            new_insts[idx] = inst
        self.parent.remove_instance(self.name)
        return new_insts


class OneToNGate(SelectMixin, PrimitiveGate, BaseModel):
    """
    Base class for gates with 1 input and N data outputs (e.g., demultiplexers).

    Provides common infrastructure for dynamic port creation (Y0..Yn), select signal handling,
    and Verilog case-statement generation. Subclasses only need to implement `_set_output()`
    for routing logic.
    """

    parameters: MuxParams = MuxParams()
    inactive_out_value: Signal = Signal.UNDEFINED

    @property
    def bit_width(self) -> int:
        """Width of the select/control signal."""
        self._try_update_parameters()
        return self.parameters.BIT_WIDTH or 1

    @bit_width.setter
    def bit_width(self, value: int) -> None:
        self.parameters.BIT_WIDTH = value

    @property
    def y_width(self) -> PositiveInt:
        """Width of the input/data port."""
        self._try_update_parameters()
        return self.parameters.WIDTH or 1

    @y_width.setter
    def y_width(self, value: PositiveInt) -> None:
        self.parameters.WIDTH = value

    @property
    def active_output(self) -> Optional[Port[Instance]]:
        """The active output port based on select value."""
        return self.ports[f'Y{self.s_port.signal_int}'] if self.s_port.signal_int is not None else None

    @property
    def splittable(self) -> bool:
        return True

    @property
    def verilog_template(self) -> str:
        return 'always @(*) begin\n\tcase ({sel})\n{cases}\n\tendcase\nend'

    @property
    def verilog_net_map(self) -> Dict[str, str]:
        exclude_indices = self._get_unconnected_idx(self.input_port)
        result: Dict[str, str] = {'D': self.p2v(self.input_port, exclude_indices), 'S': self.p2v(self.s_port)}
        for i in range(1 << self.bit_width):
            result[f'Y{i}'] = self.p2v(self.ports[f'Y{i}'], exclude_indices)
        return result

    @property
    def verilog(self) -> str:
        if not any(self.input_port[i].is_connected for i in self.input_port.segments):
            return ''
        return self._verilog_case_form

    @property
    def _verilog_case_form(self) -> str:
        cases = ''
        for i in range(1 << self.bit_width):
            y_port = self.ports[f'Y{i}']
            out_signals = self.p2v(y_port, self._get_unconnected_idx(y_port))
            in_signals = self.p2v(self.input_port, self._get_unconnected_idx(self.input_port))
            cases += f"\t\t{self.bit_width}'b{format(i, f'0{self.bit_width}b')} : {out_signals} <= {in_signals};\n"
        return self.verilog_template.format(sel=self.p2v(self.s_port), cases=cases[:-1])

    def model_post_init(self, __context: object) -> None:
        self.connect('D', None, direction=Direction.IN, width=self.y_width)
        self.connect('S', None, direction=Direction.IN, width=self.bit_width)
        for i in range(1 << self.bit_width):
            self.connect(f'Y{i}', None, direction=Direction.OUT, width=self.y_width)
        return super().model_post_init(__context)

    @property
    def input_port(self) -> Port[Instance]:
        return self.ports['D']

    @property
    def y_ports(self) -> List[Port[Instance]]:
        return list(filter(self.is_y_port, self.ports.values()))

    @property
    def data_width(self) -> int:
        return self.input_port.width

    def is_y_port(self, port: Port[Instance]) -> bool:
        return 'Y' in port.name and port.is_output

    def _calc_output(self) -> SignalArray:
        """Returns the input signal (demux passes input through to active output)."""
        return self.input_port.signal_array

    def _set_output(self, new_signals: SignalArray) -> None:
        """Route signals to the active output port; set inactive outputs to undefined."""
        for y in self.y_ports:
            for idx in y.segments:
                y.set_signal(self.inactive_out_value, index=idx)
        if self.active_output is not None:
            for idx, sig in new_signals.items():
                self.active_output.set_signal(sig if sig.is_defined else Signal.UNDEFINED, index=idx)

    def update_parameters(self) -> None:
        super().update_parameters()
        self.parameters.WIDTH = self.parameters.WIDTH or 1
        self.parameters.BIT_WIDTH = self.parameters.BIT_WIDTH or 1

    def _split(self) -> Dict[NonNegativeInt, Self]:
        new_insts: Dict[NonNegativeInt, Self] = {}
        connections = self.connections
        self.update_parameters()
        for idx in range(self.data_width):
            self.parameters.WIDTH = 1
            inst: Self = self.__class__(name=f'{self.name}_{idx}', parameters=self.parameters, module=self.parent)
            for pname in list(inst.ports.keys()):
                p = inst.ports[pname]
                if pname != 'S':
                    self.parent.connect(connections[pname][idx], p[0])
                else:
                    for conn_idx in connections[pname]:
                        self.parent.connect(connections[pname][conn_idx], p[conn_idx])
            new_insts[idx] = inst
        self.parent.remove_instance(self.name)
        return new_insts


class StorageGate(PrimitiveGate, BaseModel):
    parameters: DFFParams = DFFParams()

    def model_post_init(self, __context: object) -> None:
        """
        Initializes the gate's ports and connections.

        This method is called after the gate's attributes have been initialized, and it sets up the gate's ports and connections.
        """
        self.connect('D', None, direction=Direction.IN, width=self.width)
        self.connect('Q', None, direction=Direction.OUT, width=self.width)

        self._curr_out = [Signal.UNDEFINED for i in range(self.data_width)]
        return super().model_post_init(__context)

    @property
    def y_width(self) -> PositiveInt:
        warnings.warn(
            f'{self.__class__.__name__}.y_width is deprecated and will be removed in v1.0.0. Use {self.__class__.__name__}.width instead!',
            DeprecationWarning,
            stacklevel=2,
        )
        return self.width

    @property
    def width(self) -> PositiveInt:
        return self.parameters.WIDTH or 1

    @property
    def is_combinational(self) -> bool:
        return False

    @property
    def input_port(self) -> Port[Instance]:
        """The input port of the gate."""
        return self.ports['D']

    @property
    def output_port(self) -> Port[Instance]:
        """The output port of the gate."""
        return self.ports['Q']

    @property
    def splittable(self) -> bool:
        return True

    @property
    def verilog_context_map(self) -> SafeFormatDict:
        return SafeFormatDict()

    @property
    def verilog_net_map(self) -> Dict[str, str]:
        in1 = self.p2v(self.input_port)
        out = self.p2v(self.output_port)
        return {'Q': out, 'D': in1}

    def _storage_assigns(self, sig_value: str = '') -> str:
        out = self.verilog_net_map['Q']
        in1 = sig_value if sig_value != '' else self.verilog_net_map['D']
        return f'{out}\t<=\t{in1};' if out != "1'bx" else ''

    def _v_header(self, port: Port[Instance], polarity: Signal, idx: int = 0) -> str:
        wire = self.p2v(port, include_indices=[idx]) if self.p2v(port, include_indices=[idx]) != "1'bx" else ''
        return ('posedge ' if polarity == Signal.HIGH else 'negedge ') + wire if wire else ''

    def update_parameters(self) -> None:
        super().update_parameters()
        self.parameters.WIDTH = self.data_width

    def _split(self) -> Dict[NonNegativeInt, Self]:
        new_insts: Dict[NonNegativeInt, Self] = {}
        connections = self.connections
        super_module = self.parent
        super_module.remove_instance(self.name)
        for idx in range(self.data_width):
            inst: Self = self.__class__(name=f'{self.name}_{idx}', module=super_module)
            for pname in list(inst.ports.keys()):
                p = inst.ports[pname]
                if pname == 'D' or pname == 'Q':
                    super_module.connect(connections[pname][idx], p[0])
                else:
                    for conn_idx in connections[pname]:
                        super_module.connect(connections[pname][conn_idx], p[conn_idx])

            new_insts[idx] = inst
        return new_insts

    def _split_sync_params(self, slices: Iterable[Self]) -> None:
        super()._split_sync_params(slices)
        for inst in slices:
            inst.parameters.WIDTH = 1


def _new_class_name_map() -> Dict[str, type]:
    from netlist_carpentry.utils.gate_mixins import ClkMixin, EnMixin, RstMixin, ScanMixin

    return {
        'EnMixin': EnMixin,
        'ClkMixin': ClkMixin,
        'RstMixin': RstMixin,
        'ScanMixin': ScanMixin,
    }


def __getattr__(name: str) -> object:
    if name in _new_class_name_map():
        new = _new_class_name_map()[name]
        warnings.warn(
            f'The {name!r} class is deprecated and will be removed in v1.0.0. Use {new.__name__!r} from netlist_carpentry.utils.gate_mixins instead.',
            DeprecationWarning,
            stacklevel=2,  # Ensures the warning points to the user's code, not this line
        )
        return new
    # Standard behavior for missing attributes
    raise AttributeError(f'module {__name__!r} has no attribute {name!r}')
