{
  "family": "ATSAME53N19A",
  "architecture": "arm-cortex-m4f",
  "vendor": "Microchip Technology",
  "mcus": {
    "ATSAME53N19A": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "AC": {
          "instances": [
            {
              "name": "AC",
              "base": "0x42002000",
              "irq": 122
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control A"
            },
            "CTRLB": {
              "offset": "0x01",
              "size": 8,
              "description": "Control B"
            },
            "EVCTRL": {
              "offset": "0x02",
              "size": 16,
              "description": "Event Control"
            },
            "INTENCLR": {
              "offset": "0x04",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x05",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x06",
              "size": 8,
              "description": "Interrupt Flag Status and Clear"
            },
            "STATUSA": {
              "offset": "0x07",
              "size": 8,
              "description": "Status A"
            },
            "STATUSB": {
              "offset": "0x08",
              "size": 8,
              "description": "Status B"
            },
            "DBGCTRL": {
              "offset": "0x09",
              "size": 8,
              "description": "Debug Control"
            },
            "WINCTRL": {
              "offset": "0x0A",
              "size": 8,
              "description": "Window Control"
            },
            "SCALER[%s]": {
              "offset": "0x0C",
              "size": 8,
              "description": "Scaler n"
            },
            "COMPCTRL[%s]": {
              "offset": "0x10",
              "size": 32,
              "description": "Comparator Control n"
            },
            "SYNCBUSY": {
              "offset": "0x20",
              "size": 32,
              "description": "Synchronization Busy"
            },
            "CALIB": {
              "offset": "0x24",
              "size": 16,
              "description": "Calibration"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              }
            },
            "CTRLB": {
              "START0": {
                "bit": 0,
                "description": "Comparator 0 Start Comparison"
              },
              "START1": {
                "bit": 1,
                "description": "Comparator 1 Start Comparison"
              }
            },
            "EVCTRL": {
              "COMPEO0": {
                "bit": 0,
                "description": "Comparator 0 Event Output Enable"
              },
              "COMPEO1": {
                "bit": 1,
                "description": "Comparator 1 Event Output Enable"
              },
              "WINEO0": {
                "bit": 4,
                "description": "Window 0 Event Output Enable"
              },
              "COMPEI0": {
                "bit": 8,
                "description": "Comparator 0 Event Input Enable"
              },
              "COMPEI1": {
                "bit": 9,
                "description": "Comparator 1 Event Input Enable"
              },
              "INVEI0": {
                "bit": 12,
                "description": "Comparator 0 Input Event Invert Enable"
              },
              "INVEI1": {
                "bit": 13,
                "description": "Comparator 1 Input Event Invert Enable"
              }
            },
            "INTENCLR": {
              "COMP0": {
                "bit": 0,
                "description": "Comparator 0 Interrupt Enable"
              },
              "COMP1": {
                "bit": 1,
                "description": "Comparator 1 Interrupt Enable"
              },
              "WIN0": {
                "bit": 4,
                "description": "Window 0 Interrupt Enable"
              }
            },
            "INTENSET": {
              "COMP0": {
                "bit": 0,
                "description": "Comparator 0 Interrupt Enable"
              },
              "COMP1": {
                "bit": 1,
                "description": "Comparator 1 Interrupt Enable"
              },
              "WIN0": {
                "bit": 4,
                "description": "Window 0 Interrupt Enable"
              }
            },
            "INTFLAG": {
              "COMP0": {
                "bit": 0,
                "description": "Comparator 0"
              },
              "COMP1": {
                "bit": 1,
                "description": "Comparator 1"
              },
              "WIN0": {
                "bit": 4,
                "description": "Window 0"
              }
            },
            "STATUSA": {
              "STATE0": {
                "bit": 0,
                "description": "Comparator 0 Current State"
              },
              "STATE1": {
                "bit": 1,
                "description": "Comparator 1 Current State"
              },
              "WSTATE0": {
                "bit": 4,
                "description": "Window 0 Current State",
                "width": 2
              }
            },
            "STATUSB": {
              "READY0": {
                "bit": 0,
                "description": "Comparator 0 Ready"
              },
              "READY1": {
                "bit": 1,
                "description": "Comparator 1 Ready"
              }
            },
            "DBGCTRL": {
              "DBGRUN": {
                "bit": 0,
                "description": "Debug Run"
              }
            },
            "WINCTRL": {
              "WEN0": {
                "bit": 0,
                "description": "Window 0 Mode Enable"
              },
              "WINTSEL0": {
                "bit": 1,
                "description": "Window 0 Interrupt Selection",
                "width": 2
              }
            },
            "SCALER[%s]": {
              "VALUE": {
                "bit": 0,
                "description": "Scaler Value",
                "width": 6
              }
            },
            "COMPCTRL[%s]": {
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "SINGLE": {
                "bit": 2,
                "description": "Single-Shot Mode"
              },
              "INTSEL": {
                "bit": 3,
                "description": "Interrupt Selection",
                "width": 2
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run in Standby"
              },
              "MUXNEG": {
                "bit": 8,
                "description": "Negative Input Mux Selection",
                "width": 3
              },
              "MUXPOS": {
                "bit": 12,
                "description": "Positive Input Mux Selection",
                "width": 3
              },
              "SWAP": {
                "bit": 15,
                "description": "Swap Inputs and Invert"
              },
              "SPEED": {
                "bit": 16,
                "description": "Speed Selection",
                "width": 2
              },
              "HYSTEN": {
                "bit": 19,
                "description": "Hysteresis Enable"
              },
              "HYST": {
                "bit": 20,
                "description": "Hysteresis Level",
                "width": 2
              },
              "FLEN": {
                "bit": 24,
                "description": "Filter Length",
                "width": 3
              },
              "OUT": {
                "bit": 28,
                "description": "Output",
                "width": 2
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset Synchronization Busy"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable Synchronization Busy"
              },
              "WINCTRL": {
                "bit": 2,
                "description": "WINCTRL Synchronization Busy"
              },
              "COMPCTRL0": {
                "bit": 3,
                "description": "COMPCTRL 0 Synchronization Busy"
              },
              "COMPCTRL1": {
                "bit": 4,
                "description": "COMPCTRL 1 Synchronization Busy"
              }
            },
            "CALIB": {
              "BIAS0": {
                "bit": 0,
                "description": "COMP0/1 Bias Scaling",
                "width": 2
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x43001C00",
              "irq": 118
            },
            {
              "name": "ADC1",
              "base": "0x43002000",
              "irq": 120
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 16,
              "description": "Control A"
            },
            "EVCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Event Control"
            },
            "DBGCTRL": {
              "offset": "0x03",
              "size": 8,
              "description": "Debug Control"
            },
            "INPUTCTRL": {
              "offset": "0x04",
              "size": 16,
              "description": "Input Control"
            },
            "CTRLB": {
              "offset": "0x06",
              "size": 16,
              "description": "Control B"
            },
            "REFCTRL": {
              "offset": "0x08",
              "size": 8,
              "description": "Reference Control"
            },
            "AVGCTRL": {
              "offset": "0x0A",
              "size": 8,
              "description": "Average Control"
            },
            "SAMPCTRL": {
              "offset": "0x0B",
              "size": 8,
              "description": "Sample Time Control"
            },
            "WINLT": {
              "offset": "0x0C",
              "size": 16,
              "description": "Window Monitor Lower Threshold"
            },
            "WINUT": {
              "offset": "0x0E",
              "size": 16,
              "description": "Window Monitor Upper Threshold"
            },
            "GAINCORR": {
              "offset": "0x10",
              "size": 16,
              "description": "Gain Correction"
            },
            "OFFSETCORR": {
              "offset": "0x12",
              "size": 16,
              "description": "Offset Correction"
            },
            "SWTRIG": {
              "offset": "0x14",
              "size": 8,
              "description": "Software Trigger"
            },
            "INTENCLR": {
              "offset": "0x2C",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x2D",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x2E",
              "size": 8,
              "description": "Interrupt Flag Status and Clear"
            },
            "STATUS": {
              "offset": "0x2F",
              "size": 8,
              "description": "Status"
            },
            "SYNCBUSY": {
              "offset": "0x30",
              "size": 32,
              "description": "Synchronization Busy"
            },
            "DSEQDATA": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA Sequencial Data"
            },
            "DSEQCTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA Sequential Control"
            },
            "DSEQSTAT": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA Sequencial Status"
            },
            "RESULT": {
              "offset": "0x40",
              "size": 16,
              "description": "Result Conversion Value"
            },
            "RESS": {
              "offset": "0x44",
              "size": 16,
              "description": "Last Sample Result"
            },
            "CALIB": {
              "offset": "0x48",
              "size": 16,
              "description": "Calibration"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "DUALSEL": {
                "bit": 3,
                "description": "Dual Mode Trigger Selection",
                "width": 2
              },
              "SLAVEEN": {
                "bit": 5,
                "description": "Slave Enable"
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run in Standby"
              },
              "ONDEMAND": {
                "bit": 7,
                "description": "On Demand Control"
              },
              "PRESCALER": {
                "bit": 8,
                "description": "Prescaler Configuration",
                "width": 3
              },
              "R2R": {
                "bit": 15,
                "description": "Rail to Rail Operation Enable"
              }
            },
            "EVCTRL": {
              "FLUSHEI": {
                "bit": 0,
                "description": "Flush Event Input Enable"
              },
              "STARTEI": {
                "bit": 1,
                "description": "Start Conversion Event Input Enable"
              },
              "FLUSHINV": {
                "bit": 2,
                "description": "Flush Event Invert Enable"
              },
              "STARTINV": {
                "bit": 3,
                "description": "Start Conversion Event Invert Enable"
              },
              "RESRDYEO": {
                "bit": 4,
                "description": "Result Ready Event Out"
              },
              "WINMONEO": {
                "bit": 5,
                "description": "Window Monitor Event Out"
              }
            },
            "DBGCTRL": {
              "DBGRUN": {
                "bit": 0,
                "description": "Debug Run"
              }
            },
            "INPUTCTRL": {
              "MUXPOS": {
                "bit": 0,
                "description": "Positive Mux Input Selection",
                "width": 5
              },
              "DIFFMODE": {
                "bit": 7,
                "description": "Differential Mode"
              },
              "MUXNEG": {
                "bit": 8,
                "description": "Negative Mux Input Selection",
                "width": 5
              },
              "DSEQSTOP": {
                "bit": 15,
                "description": "Stop DMA Sequencing"
              }
            },
            "CTRLB": {
              "LEFTADJ": {
                "bit": 0,
                "description": "Left-Adjusted Result"
              },
              "FREERUN": {
                "bit": 1,
                "description": "Free Running Mode"
              },
              "CORREN": {
                "bit": 2,
                "description": "Digital Correction Logic Enable"
              },
              "RESSEL": {
                "bit": 3,
                "description": "Conversion Result Resolution",
                "width": 2
              },
              "WINMODE": {
                "bit": 8,
                "description": "Window Monitor Mode",
                "width": 3
              },
              "WINSS": {
                "bit": 11,
                "description": "Window Single Sample"
              }
            },
            "REFCTRL": {
              "REFSEL": {
                "bit": 0,
                "description": "Reference Selection",
                "width": 4
              },
              "REFCOMP": {
                "bit": 7,
                "description": "Reference Buffer Offset Compensation Enable"
              }
            },
            "AVGCTRL": {
              "SAMPLENUM": {
                "bit": 0,
                "description": "Number of Samples to be Collected",
                "width": 4
              },
              "ADJRES": {
                "bit": 4,
                "description": "Adjusting Result / Division Coefficient",
                "width": 3
              }
            },
            "SAMPCTRL": {
              "SAMPLEN": {
                "bit": 0,
                "description": "Sampling Time Length",
                "width": 6
              },
              "OFFCOMP": {
                "bit": 7,
                "description": "Comparator Offset Compensation Enable"
              }
            },
            "WINLT": {
              "WINLT": {
                "bit": 0,
                "description": "Window Lower Threshold",
                "width": 16
              }
            },
            "WINUT": {
              "WINUT": {
                "bit": 0,
                "description": "Window Upper Threshold",
                "width": 16
              }
            },
            "GAINCORR": {
              "GAINCORR": {
                "bit": 0,
                "description": "Gain Correction Value",
                "width": 12
              }
            },
            "OFFSETCORR": {
              "OFFSETCORR": {
                "bit": 0,
                "description": "Offset Correction Value",
                "width": 12
              }
            },
            "SWTRIG": {
              "FLUSH": {
                "bit": 0,
                "description": "ADC Conversion Flush"
              },
              "START": {
                "bit": 1,
                "description": "Start ADC Conversion"
              }
            },
            "INTENCLR": {
              "RESRDY": {
                "bit": 0,
                "description": "Result Ready Interrupt Disable"
              },
              "OVERRUN": {
                "bit": 1,
                "description": "Overrun Interrupt Disable"
              },
              "WINMON": {
                "bit": 2,
                "description": "Window Monitor Interrupt Disable"
              }
            },
            "INTENSET": {
              "RESRDY": {
                "bit": 0,
                "description": "Result Ready Interrupt Enable"
              },
              "OVERRUN": {
                "bit": 1,
                "description": "Overrun Interrupt Enable"
              },
              "WINMON": {
                "bit": 2,
                "description": "Window Monitor Interrupt Enable"
              }
            },
            "INTFLAG": {
              "RESRDY": {
                "bit": 0,
                "description": "Result Ready Interrupt Flag"
              },
              "OVERRUN": {
                "bit": 1,
                "description": "Overrun Interrupt Flag"
              },
              "WINMON": {
                "bit": 2,
                "description": "Window Monitor Interrupt Flag"
              }
            },
            "STATUS": {
              "ADCBUSY": {
                "bit": 0,
                "description": "ADC Busy Status"
              },
              "WCC": {
                "bit": 2,
                "description": "Window Comparator Counter",
                "width": 6
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "SWRST Synchronization Busy"
              },
              "ENABLE": {
                "bit": 1,
                "description": "ENABLE Synchronization Busy"
              },
              "INPUTCTRL": {
                "bit": 2,
                "description": "Input Control Synchronization Busy"
              },
              "CTRLB": {
                "bit": 3,
                "description": "Control B Synchronization Busy"
              },
              "REFCTRL": {
                "bit": 4,
                "description": "Reference Control Synchronization Busy"
              },
              "AVGCTRL": {
                "bit": 5,
                "description": "Average Control Synchronization Busy"
              },
              "SAMPCTRL": {
                "bit": 6,
                "description": "Sampling Time Control Synchronization Busy"
              },
              "WINLT": {
                "bit": 7,
                "description": "Window Monitor Lower Threshold Synchronization Busy"
              },
              "WINUT": {
                "bit": 8,
                "description": "Window Monitor Upper Threshold Synchronization Busy"
              },
              "GAINCORR": {
                "bit": 9,
                "description": "Gain Correction Synchronization Busy"
              },
              "OFFSETCORR": {
                "bit": 10,
                "description": "Offset Correction Synchronization Busy"
              },
              "SWTRIG": {
                "bit": 11,
                "description": "Software Trigger Synchronization Busy"
              }
            },
            "DSEQDATA": {
              "DATA": {
                "bit": 0,
                "description": "DMA Sequential Data",
                "width": 32
              }
            },
            "DSEQCTRL": {
              "INPUTCTRL": {
                "bit": 0,
                "description": "Input Control"
              },
              "CTRLB": {
                "bit": 1,
                "description": "Control B"
              },
              "REFCTRL": {
                "bit": 2,
                "description": "Reference Control"
              },
              "AVGCTRL": {
                "bit": 3,
                "description": "Average Control"
              },
              "SAMPCTRL": {
                "bit": 4,
                "description": "Sampling Time Control"
              },
              "WINLT": {
                "bit": 5,
                "description": "Window Monitor Lower Threshold"
              },
              "WINUT": {
                "bit": 6,
                "description": "Window Monitor Upper Threshold"
              },
              "GAINCORR": {
                "bit": 7,
                "description": "Gain Correction"
              },
              "OFFSETCORR": {
                "bit": 8,
                "description": "Offset Correction"
              },
              "AUTOSTART": {
                "bit": 31,
                "description": "ADC Auto-Start Conversion"
              }
            },
            "DSEQSTAT": {
              "INPUTCTRL": {
                "bit": 0,
                "description": "Input Control"
              },
              "CTRLB": {
                "bit": 1,
                "description": "Control B"
              },
              "REFCTRL": {
                "bit": 2,
                "description": "Reference Control"
              },
              "AVGCTRL": {
                "bit": 3,
                "description": "Average Control"
              },
              "SAMPCTRL": {
                "bit": 4,
                "description": "Sampling Time Control"
              },
              "WINLT": {
                "bit": 5,
                "description": "Window Monitor Lower Threshold"
              },
              "WINUT": {
                "bit": 6,
                "description": "Window Monitor Upper Threshold"
              },
              "GAINCORR": {
                "bit": 7,
                "description": "Gain Correction"
              },
              "OFFSETCORR": {
                "bit": 8,
                "description": "Offset Correction"
              },
              "BUSY": {
                "bit": 31,
                "description": "DMA Sequencing Busy"
              }
            },
            "RESULT": {
              "RESULT": {
                "bit": 0,
                "description": "Result Conversion Value",
                "width": 16
              }
            },
            "RESS": {
              "RESS": {
                "bit": 0,
                "description": "Last ADC conversion result",
                "width": 16
              }
            },
            "CALIB": {
              "BIASCOMP": {
                "bit": 0,
                "description": "Bias Comparator Scaling",
                "width": 3
              },
              "BIASR2R": {
                "bit": 4,
                "description": "Bias R2R Ampli scaling",
                "width": 3
              },
              "BIASREFBUF": {
                "bit": 8,
                "description": "Bias  Reference Buffer Scaling",
                "width": 3
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x42002400",
              "irq": 130
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 32,
              "description": "Control A"
            },
            "CTRLB": {
              "offset": "0x04",
              "size": 8,
              "description": "Control B"
            },
            "INTENCLR": {
              "offset": "0x05",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x06",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x07",
              "size": 8,
              "description": "Interrupt Flag Status"
            },
            "DATABUFPTR": {
              "offset": "0x08",
              "size": 8,
              "description": "Data buffer pointer"
            },
            "DBGCTRL": {
              "offset": "0x09",
              "size": 8,
              "description": "Debug control"
            },
            "KEYWORD[%s]": {
              "offset": "0x0C",
              "size": 32,
              "description": "Keyword n"
            },
            "INDATA": {
              "offset": "0x38",
              "size": 32,
              "description": "Indata"
            },
            "INTVECTV[%s]": {
              "offset": "0x3C",
              "size": 32,
              "description": "Initialisation Vector n"
            },
            "HASHKEY[%s]": {
              "offset": "0x5C",
              "size": 32,
              "description": "Hash key n"
            },
            "GHASH[%s]": {
              "offset": "0x6C",
              "size": 32,
              "description": "Galois Hash n"
            },
            "CIPLEN": {
              "offset": "0x80",
              "size": 32,
              "description": "Cipher Length"
            },
            "RANDSEED": {
              "offset": "0x84",
              "size": 32,
              "description": "Random Seed"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "AESMODE": {
                "bit": 2,
                "description": "AES Modes of operation",
                "width": 3
              },
              "CFBS": {
                "bit": 5,
                "description": "Cipher Feedback Block Size",
                "width": 3
              },
              "KEYSIZE": {
                "bit": 8,
                "description": "Encryption Key Size",
                "width": 2
              },
              "CIPHER": {
                "bit": 10,
                "description": "Cipher Mode"
              },
              "STARTMODE": {
                "bit": 11,
                "description": "Start Mode Select"
              },
              "LOD": {
                "bit": 12,
                "description": "Last Output Data Mode"
              },
              "KEYGEN": {
                "bit": 13,
                "description": "Last Key Generation"
              },
              "XORKEY": {
                "bit": 14,
                "description": "XOR Key Operation"
              },
              "CTYPE": {
                "bit": 16,
                "description": "Counter Measure Type",
                "width": 4
              }
            },
            "CTRLB": {
              "START": {
                "bit": 0,
                "description": "Start Encryption/Decryption"
              },
              "NEWMSG": {
                "bit": 1,
                "description": "New message"
              },
              "EOM": {
                "bit": 2,
                "description": "End of message"
              },
              "GFMUL": {
                "bit": 3,
                "description": "GF Multiplication"
              }
            },
            "INTENCLR": {
              "ENCCMP": {
                "bit": 0,
                "description": "Encryption Complete Interrupt Enable"
              },
              "GFMCMP": {
                "bit": 1,
                "description": "GF Multiplication Complete Interrupt Enable"
              }
            },
            "INTENSET": {
              "ENCCMP": {
                "bit": 0,
                "description": "Encryption Complete Interrupt Enable"
              },
              "GFMCMP": {
                "bit": 1,
                "description": "GF Multiplication Complete Interrupt Enable"
              }
            },
            "INTFLAG": {
              "ENCCMP": {
                "bit": 0,
                "description": "Encryption Complete"
              },
              "GFMCMP": {
                "bit": 1,
                "description": "GF Multiplication Complete"
              }
            },
            "DATABUFPTR": {
              "INDATAPTR": {
                "bit": 0,
                "description": "Input Data Pointer",
                "width": 2
              }
            },
            "DBGCTRL": {
              "DBGRUN": {
                "bit": 0,
                "description": "Debug Run"
              }
            }
          }
        },
        "CCL": {
          "instances": [
            {
              "name": "CCL",
              "base": "0x42003800"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control"
            },
            "SEQCTRL[%s]": {
              "offset": "0x04",
              "size": 8,
              "description": "SEQ Control x"
            },
            "LUTCTRL[%s]": {
              "offset": "0x08",
              "size": 32,
              "description": "LUT Control x"
            }
          },
          "bits": {
            "CTRL": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run in Standby"
              }
            },
            "SEQCTRL[%s]": {
              "SEQSEL": {
                "bit": 0,
                "description": "Sequential Selection",
                "width": 4
              }
            },
            "LUTCTRL[%s]": {
              "ENABLE": {
                "bit": 1,
                "description": "LUT Enable"
              },
              "FILTSEL": {
                "bit": 4,
                "description": "Filter Selection",
                "width": 2
              },
              "EDGESEL": {
                "bit": 7,
                "description": "Edge Selection"
              },
              "INSEL0": {
                "bit": 8,
                "description": "Input Selection 0",
                "width": 4
              },
              "INSEL1": {
                "bit": 12,
                "description": "Input Selection 1",
                "width": 4
              },
              "INSEL2": {
                "bit": 16,
                "description": "Input Selection 2",
                "width": 4
              },
              "INVEI": {
                "bit": 20,
                "description": "Inverted Event Input Enable"
              },
              "LUTEI": {
                "bit": 21,
                "description": "LUT Event Input Enable"
              },
              "LUTEO": {
                "bit": 22,
                "description": "LUT Event Output Enable"
              },
              "TRUTH": {
                "bit": 24,
                "description": "Truth Value",
                "width": 8
              }
            }
          }
        },
        "CMCC": {
          "instances": [
            {
              "name": "CMCC",
              "base": "0x41006000"
            }
          ],
          "registers": {
            "TYPE": {
              "offset": "0x00",
              "size": 32,
              "description": "Cache Type Register"
            },
            "CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "Cache Configuration Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "Cache Control Register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Cache Status Register"
            },
            "LCKWAY": {
              "offset": "0x10",
              "size": 32,
              "description": "Cache Lock per Way Register"
            },
            "MAINT0": {
              "offset": "0x20",
              "size": 32,
              "description": "Cache Maintenance Register 0"
            },
            "MAINT1": {
              "offset": "0x24",
              "size": 32,
              "description": "Cache Maintenance Register 1"
            },
            "MCFG": {
              "offset": "0x28",
              "size": 32,
              "description": "Cache Monitor Configuration Register"
            },
            "MEN": {
              "offset": "0x2C",
              "size": 32,
              "description": "Cache Monitor Enable Register"
            },
            "MCTRL": {
              "offset": "0x30",
              "size": 32,
              "description": "Cache Monitor Control Register"
            },
            "MSR": {
              "offset": "0x34",
              "size": 32,
              "description": "Cache Monitor Status Register"
            }
          },
          "bits": {
            "TYPE": {
              "GCLK": {
                "bit": 1,
                "description": "dynamic Clock Gating supported"
              },
              "RRP": {
                "bit": 4,
                "description": "Round Robin Policy supported"
              },
              "WAYNUM": {
                "bit": 5,
                "description": "Number of Way",
                "width": 2
              },
              "LCKDOWN": {
                "bit": 7,
                "description": "Lock Down supported"
              },
              "CSIZE": {
                "bit": 8,
                "description": "Cache Size",
                "width": 3
              },
              "CLSIZE": {
                "bit": 11,
                "description": "Cache Line Size",
                "width": 3
              }
            },
            "CFG": {
              "ICDIS": {
                "bit": 1,
                "description": "Instruction Cache Disable"
              },
              "DCDIS": {
                "bit": 2,
                "description": "Data Cache Disable"
              },
              "CSIZESW": {
                "bit": 4,
                "description": "Cache size configured by software",
                "width": 3
              }
            },
            "CTRL": {
              "CEN": {
                "bit": 0,
                "description": "Cache Controller Enable"
              }
            },
            "SR": {
              "CSTS": {
                "bit": 0,
                "description": "Cache Controller Status"
              }
            },
            "LCKWAY": {
              "LCKWAY": {
                "bit": 0,
                "description": "Lockdown way Register",
                "width": 4
              }
            },
            "MAINT0": {
              "INVALL": {
                "bit": 0,
                "description": "Cache Controller invalidate All"
              }
            },
            "MAINT1": {
              "INDEX": {
                "bit": 4,
                "description": "Invalidate Index",
                "width": 8
              },
              "WAY": {
                "bit": 28,
                "description": "Invalidate Way",
                "width": 4
              }
            },
            "MCFG": {
              "MODE": {
                "bit": 0,
                "description": "Cache Controller Monitor Counter Mode",
                "width": 2
              }
            },
            "MEN": {
              "MENABLE": {
                "bit": 0,
                "description": "Cache Controller Monitor Enable"
              }
            },
            "MCTRL": {
              "SWRST": {
                "bit": 0,
                "description": "Cache Controller Software Reset"
              }
            },
            "MSR": {
              "EVENT_CNT": {
                "bit": 0,
                "description": "Monitor Event Counter",
                "width": 32
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x43002400",
              "irq": 123
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control A"
            },
            "CTRLB": {
              "offset": "0x01",
              "size": 8,
              "description": "Control B"
            },
            "EVCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Event Control"
            },
            "INTENCLR": {
              "offset": "0x04",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x05",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x06",
              "size": 8,
              "description": "Interrupt Flag Status and Clear"
            },
            "STATUS": {
              "offset": "0x07",
              "size": 8,
              "description": "Status"
            },
            "SYNCBUSY": {
              "offset": "0x08",
              "size": 32,
              "description": "Synchronization Busy"
            },
            "DACCTRL[%s]": {
              "offset": "0x0C",
              "size": 16,
              "description": "DAC n Control"
            },
            "DATA[%s]": {
              "offset": "0x10",
              "size": 16,
              "description": "DAC n Data"
            },
            "DATABUF[%s]": {
              "offset": "0x14",
              "size": 16,
              "description": "DAC n Data Buffer"
            },
            "DBGCTRL": {
              "offset": "0x18",
              "size": 8,
              "description": "Debug Control"
            },
            "RESULT[%s]": {
              "offset": "0x1C",
              "size": 16,
              "description": "Filter Result"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable DAC Controller"
              }
            },
            "CTRLB": {
              "DIFF": {
                "bit": 0,
                "description": "Differential mode enable"
              },
              "REFSEL": {
                "bit": 1,
                "description": "Reference Selection for DAC0/1",
                "width": 2
              }
            },
            "EVCTRL": {
              "STARTEI0": {
                "bit": 0,
                "description": "Start Conversion Event Input DAC 0"
              },
              "STARTEI1": {
                "bit": 1,
                "description": "Start Conversion Event Input DAC 1"
              },
              "EMPTYEO0": {
                "bit": 2,
                "description": "Data Buffer Empty Event Output DAC 0"
              },
              "EMPTYEO1": {
                "bit": 3,
                "description": "Data Buffer Empty Event Output DAC 1"
              },
              "INVEI0": {
                "bit": 4,
                "description": "Enable Invertion of DAC 0 input event"
              },
              "INVEI1": {
                "bit": 5,
                "description": "Enable Invertion of DAC 1 input event"
              },
              "RESRDYEO0": {
                "bit": 6,
                "description": "Result Ready Event Output 0"
              },
              "RESRDYEO1": {
                "bit": 7,
                "description": "Result Ready Event Output 1"
              }
            },
            "INTENCLR": {
              "UNDERRUN0": {
                "bit": 0,
                "description": "Underrun 0 Interrupt Enable"
              },
              "UNDERRUN1": {
                "bit": 1,
                "description": "Underrun 1 Interrupt Enable"
              },
              "EMPTY0": {
                "bit": 2,
                "description": "Data Buffer 0 Empty Interrupt Enable"
              },
              "EMPTY1": {
                "bit": 3,
                "description": "Data Buffer 1 Empty Interrupt Enable"
              },
              "RESRDY0": {
                "bit": 4,
                "description": "Result 0 Ready Interrupt Enable"
              },
              "RESRDY1": {
                "bit": 5,
                "description": "Result 1 Ready Interrupt Enable"
              },
              "OVERRUN0": {
                "bit": 6,
                "description": "Overrun 0 Interrupt Enable"
              },
              "OVERRUN1": {
                "bit": 7,
                "description": "Overrun 1 Interrupt Enable"
              }
            },
            "INTENSET": {
              "UNDERRUN0": {
                "bit": 0,
                "description": "Underrun 0 Interrupt Enable"
              },
              "UNDERRUN1": {
                "bit": 1,
                "description": "Underrun 1 Interrupt Enable"
              },
              "EMPTY0": {
                "bit": 2,
                "description": "Data Buffer 0 Empty Interrupt Enable"
              },
              "EMPTY1": {
                "bit": 3,
                "description": "Data Buffer 1 Empty Interrupt Enable"
              },
              "RESRDY0": {
                "bit": 4,
                "description": "Result 0 Ready Interrupt Enable"
              },
              "RESRDY1": {
                "bit": 5,
                "description": "Result 1 Ready Interrupt Enable"
              },
              "OVERRUN0": {
                "bit": 6,
                "description": "Overrun 0 Interrupt Enable"
              },
              "OVERRUN1": {
                "bit": 7,
                "description": "Overrun 1 Interrupt Enable"
              }
            },
            "INTFLAG": {
              "UNDERRUN0": {
                "bit": 0,
                "description": "Result 0 Underrun"
              },
              "UNDERRUN1": {
                "bit": 1,
                "description": "Result 1 Underrun"
              },
              "EMPTY0": {
                "bit": 2,
                "description": "Data Buffer 0 Empty"
              },
              "EMPTY1": {
                "bit": 3,
                "description": "Data Buffer 1 Empty"
              },
              "RESRDY0": {
                "bit": 4,
                "description": "Result 0 Ready"
              },
              "RESRDY1": {
                "bit": 5,
                "description": "Result 1 Ready"
              },
              "OVERRUN0": {
                "bit": 6,
                "description": "Result 0 Overrun"
              },
              "OVERRUN1": {
                "bit": 7,
                "description": "Result 1 Overrun"
              }
            },
            "STATUS": {
              "READY0": {
                "bit": 0,
                "description": "DAC 0 Startup Ready"
              },
              "READY1": {
                "bit": 1,
                "description": "DAC 1 Startup Ready"
              },
              "EOC0": {
                "bit": 2,
                "description": "DAC 0 End of Conversion"
              },
              "EOC1": {
                "bit": 3,
                "description": "DAC 1 End of Conversion"
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "DAC Enable Status"
              },
              "DATA0": {
                "bit": 2,
                "description": "Data DAC 0"
              },
              "DATA1": {
                "bit": 3,
                "description": "Data DAC 1"
              },
              "DATABUF0": {
                "bit": 4,
                "description": "Data Buffer DAC 0"
              },
              "DATABUF1": {
                "bit": 5,
                "description": "Data Buffer DAC 1"
              }
            },
            "DACCTRL[%s]": {
              "LEFTADJ": {
                "bit": 0,
                "description": "Left Adjusted Data"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable DAC0"
              },
              "CCTRL": {
                "bit": 2,
                "description": "Current Control",
                "width": 2
              },
              "FEXT": {
                "bit": 5,
                "description": "Standalone Filter"
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run in Standby"
              },
              "DITHER": {
                "bit": 7,
                "description": "Dithering Mode"
              },
              "REFRESH": {
                "bit": 8,
                "description": "Refresh period",
                "width": 4
              },
              "OSR": {
                "bit": 13,
                "description": "Sampling Rate",
                "width": 3
              }
            },
            "DATA[%s]": {
              "DATA": {
                "bit": 0,
                "description": "DAC0 Data",
                "width": 16
              }
            },
            "DATABUF[%s]": {
              "DATABUF": {
                "bit": 0,
                "description": "DAC0 Data Buffer",
                "width": 16
              }
            },
            "DBGCTRL": {
              "DBGRUN": {
                "bit": 0,
                "description": "Debug Run"
              }
            },
            "RESULT[%s]": {
              "RESULT": {
                "bit": 0,
                "description": "Filter Result",
                "width": 16
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC",
              "base": "0x4100A000",
              "irq": 31
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 16,
              "description": "Control"
            },
            "CRCCTRL": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC Control"
            },
            "CRCDATAIN": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Data Input"
            },
            "CRCCHKSUM": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Checksum"
            },
            "CRCSTATUS": {
              "offset": "0x0C",
              "size": 8,
              "description": "CRC Status"
            },
            "DBGCTRL": {
              "offset": "0x0D",
              "size": 8,
              "description": "Debug Control"
            },
            "SWTRIGCTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Software Trigger Control"
            },
            "PRICTRL0": {
              "offset": "0x14",
              "size": 32,
              "description": "Priority Control 0"
            },
            "INTPEND": {
              "offset": "0x20",
              "size": 16,
              "description": "Interrupt Pending"
            },
            "INTSTATUS": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Status"
            },
            "BUSYCH": {
              "offset": "0x28",
              "size": 32,
              "description": "Busy Channels"
            },
            "PENDCH": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pending Channels"
            },
            "ACTIVE": {
              "offset": "0x30",
              "size": 32,
              "description": "Active Channel and Levels"
            },
            "BASEADDR": {
              "offset": "0x34",
              "size": 32,
              "description": "Descriptor Memory Section Base Address"
            },
            "WRBADDR": {
              "offset": "0x38",
              "size": 32,
              "description": "Write-Back Memory Section Base Address"
            },
            "CHCTRLA": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel n Control A"
            },
            "CHCTRLB": {
              "offset": "0x04",
              "size": 8,
              "description": "Channel n Control B"
            },
            "CHPRILVL": {
              "offset": "0x05",
              "size": 8,
              "description": "Channel n Priority Level"
            },
            "CHEVCTRL": {
              "offset": "0x06",
              "size": 8,
              "description": "Channel n Event Control"
            },
            "CHINTENCLR": {
              "offset": "0x0C",
              "size": 8,
              "description": "Channel n Interrupt Enable Clear"
            },
            "CHINTENSET": {
              "offset": "0x0D",
              "size": 8,
              "description": "Channel n Interrupt Enable Set"
            },
            "CHINTFLAG": {
              "offset": "0x0E",
              "size": 8,
              "description": "Channel n Interrupt Flag Status and Clear"
            },
            "CHSTATUS": {
              "offset": "0x0F",
              "size": 8,
              "description": "Channel n Status"
            }
          },
          "bits": {
            "CTRL": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "DMAENABLE": {
                "bit": 1,
                "description": "DMA Enable"
              },
              "LVLEN0": {
                "bit": 8,
                "description": "Priority Level 0 Enable"
              },
              "LVLEN1": {
                "bit": 9,
                "description": "Priority Level 1 Enable"
              },
              "LVLEN2": {
                "bit": 10,
                "description": "Priority Level 2 Enable"
              },
              "LVLEN3": {
                "bit": 11,
                "description": "Priority Level 3 Enable"
              }
            },
            "CRCCTRL": {
              "CRCBEATSIZE": {
                "bit": 0,
                "description": "CRC Beat Size",
                "width": 2
              },
              "CRCPOLY": {
                "bit": 2,
                "description": "CRC Polynomial Type",
                "width": 2
              },
              "CRCSRC": {
                "bit": 8,
                "description": "CRC Input Source",
                "width": 6
              },
              "CRCMODE": {
                "bit": 14,
                "description": "CRC Operating Mode",
                "width": 2
              }
            },
            "CRCDATAIN": {
              "CRCDATAIN": {
                "bit": 0,
                "description": "CRC Data Input",
                "width": 32
              }
            },
            "CRCCHKSUM": {
              "CRCCHKSUM": {
                "bit": 0,
                "description": "CRC Checksum",
                "width": 32
              }
            },
            "CRCSTATUS": {
              "CRCBUSY": {
                "bit": 0,
                "description": "CRC Module Busy"
              },
              "CRCZERO": {
                "bit": 1,
                "description": "CRC Zero"
              },
              "CRCERR": {
                "bit": 2,
                "description": "CRC Error"
              }
            },
            "DBGCTRL": {
              "DBGRUN": {
                "bit": 0,
                "description": "Debug Run"
              }
            },
            "SWTRIGCTRL": {
              "SWTRIG0": {
                "bit": 0,
                "description": "Channel 0 Software Trigger"
              },
              "SWTRIG1": {
                "bit": 1,
                "description": "Channel 1 Software Trigger"
              },
              "SWTRIG2": {
                "bit": 2,
                "description": "Channel 2 Software Trigger"
              },
              "SWTRIG3": {
                "bit": 3,
                "description": "Channel 3 Software Trigger"
              },
              "SWTRIG4": {
                "bit": 4,
                "description": "Channel 4 Software Trigger"
              },
              "SWTRIG5": {
                "bit": 5,
                "description": "Channel 5 Software Trigger"
              },
              "SWTRIG6": {
                "bit": 6,
                "description": "Channel 6 Software Trigger"
              },
              "SWTRIG7": {
                "bit": 7,
                "description": "Channel 7 Software Trigger"
              },
              "SWTRIG8": {
                "bit": 8,
                "description": "Channel 8 Software Trigger"
              },
              "SWTRIG9": {
                "bit": 9,
                "description": "Channel 9 Software Trigger"
              },
              "SWTRIG10": {
                "bit": 10,
                "description": "Channel 10 Software Trigger"
              },
              "SWTRIG11": {
                "bit": 11,
                "description": "Channel 11 Software Trigger"
              },
              "SWTRIG12": {
                "bit": 12,
                "description": "Channel 12 Software Trigger"
              },
              "SWTRIG13": {
                "bit": 13,
                "description": "Channel 13 Software Trigger"
              },
              "SWTRIG14": {
                "bit": 14,
                "description": "Channel 14 Software Trigger"
              },
              "SWTRIG15": {
                "bit": 15,
                "description": "Channel 15 Software Trigger"
              },
              "SWTRIG16": {
                "bit": 16,
                "description": "Channel 16 Software Trigger"
              },
              "SWTRIG17": {
                "bit": 17,
                "description": "Channel 17 Software Trigger"
              },
              "SWTRIG18": {
                "bit": 18,
                "description": "Channel 18 Software Trigger"
              },
              "SWTRIG19": {
                "bit": 19,
                "description": "Channel 19 Software Trigger"
              },
              "SWTRIG20": {
                "bit": 20,
                "description": "Channel 20 Software Trigger"
              },
              "SWTRIG21": {
                "bit": 21,
                "description": "Channel 21 Software Trigger"
              },
              "SWTRIG22": {
                "bit": 22,
                "description": "Channel 22 Software Trigger"
              },
              "SWTRIG23": {
                "bit": 23,
                "description": "Channel 23 Software Trigger"
              },
              "SWTRIG24": {
                "bit": 24,
                "description": "Channel 24 Software Trigger"
              },
              "SWTRIG25": {
                "bit": 25,
                "description": "Channel 25 Software Trigger"
              },
              "SWTRIG26": {
                "bit": 26,
                "description": "Channel 26 Software Trigger"
              },
              "SWTRIG27": {
                "bit": 27,
                "description": "Channel 27 Software Trigger"
              },
              "SWTRIG28": {
                "bit": 28,
                "description": "Channel 28 Software Trigger"
              },
              "SWTRIG29": {
                "bit": 29,
                "description": "Channel 29 Software Trigger"
              },
              "SWTRIG30": {
                "bit": 30,
                "description": "Channel 30 Software Trigger"
              },
              "SWTRIG31": {
                "bit": 31,
                "description": "Channel 31 Software Trigger"
              }
            },
            "PRICTRL0": {
              "LVLPRI0": {
                "bit": 0,
                "description": "Level 0 Channel Priority Number",
                "width": 5
              },
              "QOS0": {
                "bit": 5,
                "description": "Level 0 Quality of Service",
                "width": 2
              },
              "RRLVLEN0": {
                "bit": 7,
                "description": "Level 0 Round-Robin Scheduling Enable"
              },
              "LVLPRI1": {
                "bit": 8,
                "description": "Level 1 Channel Priority Number",
                "width": 5
              },
              "QOS1": {
                "bit": 13,
                "description": "Level 1 Quality of Service",
                "width": 2
              },
              "RRLVLEN1": {
                "bit": 15,
                "description": "Level 1 Round-Robin Scheduling Enable"
              },
              "LVLPRI2": {
                "bit": 16,
                "description": "Level 2 Channel Priority Number",
                "width": 5
              },
              "QOS2": {
                "bit": 21,
                "description": "Level 2 Quality of Service",
                "width": 2
              },
              "RRLVLEN2": {
                "bit": 23,
                "description": "Level 2 Round-Robin Scheduling Enable"
              },
              "LVLPRI3": {
                "bit": 24,
                "description": "Level 3 Channel Priority Number",
                "width": 5
              },
              "QOS3": {
                "bit": 29,
                "description": "Level 3 Quality of Service",
                "width": 2
              },
              "RRLVLEN3": {
                "bit": 31,
                "description": "Level 3 Round-Robin Scheduling Enable"
              }
            },
            "INTPEND": {
              "ID": {
                "bit": 0,
                "description": "Channel ID",
                "width": 5
              },
              "TERR": {
                "bit": 8,
                "description": "Transfer Error"
              },
              "TCMPL": {
                "bit": 9,
                "description": "Transfer Complete"
              },
              "SUSP": {
                "bit": 10,
                "description": "Channel Suspend"
              },
              "CRCERR": {
                "bit": 12,
                "description": "CRC Error"
              },
              "FERR": {
                "bit": 13,
                "description": "Fetch Error"
              },
              "BUSY": {
                "bit": 14,
                "description": "Busy"
              },
              "PEND": {
                "bit": 15,
                "description": "Pending"
              }
            },
            "INTSTATUS": {
              "CHINT0": {
                "bit": 0,
                "description": "Channel 0 Pending Interrupt"
              },
              "CHINT1": {
                "bit": 1,
                "description": "Channel 1 Pending Interrupt"
              },
              "CHINT2": {
                "bit": 2,
                "description": "Channel 2 Pending Interrupt"
              },
              "CHINT3": {
                "bit": 3,
                "description": "Channel 3 Pending Interrupt"
              },
              "CHINT4": {
                "bit": 4,
                "description": "Channel 4 Pending Interrupt"
              },
              "CHINT5": {
                "bit": 5,
                "description": "Channel 5 Pending Interrupt"
              },
              "CHINT6": {
                "bit": 6,
                "description": "Channel 6 Pending Interrupt"
              },
              "CHINT7": {
                "bit": 7,
                "description": "Channel 7 Pending Interrupt"
              },
              "CHINT8": {
                "bit": 8,
                "description": "Channel 8 Pending Interrupt"
              },
              "CHINT9": {
                "bit": 9,
                "description": "Channel 9 Pending Interrupt"
              },
              "CHINT10": {
                "bit": 10,
                "description": "Channel 10 Pending Interrupt"
              },
              "CHINT11": {
                "bit": 11,
                "description": "Channel 11 Pending Interrupt"
              },
              "CHINT12": {
                "bit": 12,
                "description": "Channel 12 Pending Interrupt"
              },
              "CHINT13": {
                "bit": 13,
                "description": "Channel 13 Pending Interrupt"
              },
              "CHINT14": {
                "bit": 14,
                "description": "Channel 14 Pending Interrupt"
              },
              "CHINT15": {
                "bit": 15,
                "description": "Channel 15 Pending Interrupt"
              },
              "CHINT16": {
                "bit": 16,
                "description": "Channel 16 Pending Interrupt"
              },
              "CHINT17": {
                "bit": 17,
                "description": "Channel 17 Pending Interrupt"
              },
              "CHINT18": {
                "bit": 18,
                "description": "Channel 18 Pending Interrupt"
              },
              "CHINT19": {
                "bit": 19,
                "description": "Channel 19 Pending Interrupt"
              },
              "CHINT20": {
                "bit": 20,
                "description": "Channel 20 Pending Interrupt"
              },
              "CHINT21": {
                "bit": 21,
                "description": "Channel 21 Pending Interrupt"
              },
              "CHINT22": {
                "bit": 22,
                "description": "Channel 22 Pending Interrupt"
              },
              "CHINT23": {
                "bit": 23,
                "description": "Channel 23 Pending Interrupt"
              },
              "CHINT24": {
                "bit": 24,
                "description": "Channel 24 Pending Interrupt"
              },
              "CHINT25": {
                "bit": 25,
                "description": "Channel 25 Pending Interrupt"
              },
              "CHINT26": {
                "bit": 26,
                "description": "Channel 26 Pending Interrupt"
              },
              "CHINT27": {
                "bit": 27,
                "description": "Channel 27 Pending Interrupt"
              },
              "CHINT28": {
                "bit": 28,
                "description": "Channel 28 Pending Interrupt"
              },
              "CHINT29": {
                "bit": 29,
                "description": "Channel 29 Pending Interrupt"
              },
              "CHINT30": {
                "bit": 30,
                "description": "Channel 30 Pending Interrupt"
              },
              "CHINT31": {
                "bit": 31,
                "description": "Channel 31 Pending Interrupt"
              }
            },
            "BUSYCH": {
              "BUSYCH0": {
                "bit": 0,
                "description": "Busy Channel 0"
              },
              "BUSYCH1": {
                "bit": 1,
                "description": "Busy Channel 1"
              },
              "BUSYCH2": {
                "bit": 2,
                "description": "Busy Channel 2"
              },
              "BUSYCH3": {
                "bit": 3,
                "description": "Busy Channel 3"
              },
              "BUSYCH4": {
                "bit": 4,
                "description": "Busy Channel 4"
              },
              "BUSYCH5": {
                "bit": 5,
                "description": "Busy Channel 5"
              },
              "BUSYCH6": {
                "bit": 6,
                "description": "Busy Channel 6"
              },
              "BUSYCH7": {
                "bit": 7,
                "description": "Busy Channel 7"
              },
              "BUSYCH8": {
                "bit": 8,
                "description": "Busy Channel 8"
              },
              "BUSYCH9": {
                "bit": 9,
                "description": "Busy Channel 9"
              },
              "BUSYCH10": {
                "bit": 10,
                "description": "Busy Channel 10"
              },
              "BUSYCH11": {
                "bit": 11,
                "description": "Busy Channel 11"
              },
              "BUSYCH12": {
                "bit": 12,
                "description": "Busy Channel 12"
              },
              "BUSYCH13": {
                "bit": 13,
                "description": "Busy Channel 13"
              },
              "BUSYCH14": {
                "bit": 14,
                "description": "Busy Channel 14"
              },
              "BUSYCH15": {
                "bit": 15,
                "description": "Busy Channel 15"
              },
              "BUSYCH16": {
                "bit": 16,
                "description": "Busy Channel 16"
              },
              "BUSYCH17": {
                "bit": 17,
                "description": "Busy Channel 17"
              },
              "BUSYCH18": {
                "bit": 18,
                "description": "Busy Channel 18"
              },
              "BUSYCH19": {
                "bit": 19,
                "description": "Busy Channel 19"
              },
              "BUSYCH20": {
                "bit": 20,
                "description": "Busy Channel 20"
              },
              "BUSYCH21": {
                "bit": 21,
                "description": "Busy Channel 21"
              },
              "BUSYCH22": {
                "bit": 22,
                "description": "Busy Channel 22"
              },
              "BUSYCH23": {
                "bit": 23,
                "description": "Busy Channel 23"
              },
              "BUSYCH24": {
                "bit": 24,
                "description": "Busy Channel 24"
              },
              "BUSYCH25": {
                "bit": 25,
                "description": "Busy Channel 25"
              },
              "BUSYCH26": {
                "bit": 26,
                "description": "Busy Channel 26"
              },
              "BUSYCH27": {
                "bit": 27,
                "description": "Busy Channel 27"
              },
              "BUSYCH28": {
                "bit": 28,
                "description": "Busy Channel 28"
              },
              "BUSYCH29": {
                "bit": 29,
                "description": "Busy Channel 29"
              },
              "BUSYCH30": {
                "bit": 30,
                "description": "Busy Channel 30"
              },
              "BUSYCH31": {
                "bit": 31,
                "description": "Busy Channel 31"
              }
            },
            "PENDCH": {
              "PENDCH0": {
                "bit": 0,
                "description": "Pending Channel 0"
              },
              "PENDCH1": {
                "bit": 1,
                "description": "Pending Channel 1"
              },
              "PENDCH2": {
                "bit": 2,
                "description": "Pending Channel 2"
              },
              "PENDCH3": {
                "bit": 3,
                "description": "Pending Channel 3"
              },
              "PENDCH4": {
                "bit": 4,
                "description": "Pending Channel 4"
              },
              "PENDCH5": {
                "bit": 5,
                "description": "Pending Channel 5"
              },
              "PENDCH6": {
                "bit": 6,
                "description": "Pending Channel 6"
              },
              "PENDCH7": {
                "bit": 7,
                "description": "Pending Channel 7"
              },
              "PENDCH8": {
                "bit": 8,
                "description": "Pending Channel 8"
              },
              "PENDCH9": {
                "bit": 9,
                "description": "Pending Channel 9"
              },
              "PENDCH10": {
                "bit": 10,
                "description": "Pending Channel 10"
              },
              "PENDCH11": {
                "bit": 11,
                "description": "Pending Channel 11"
              },
              "PENDCH12": {
                "bit": 12,
                "description": "Pending Channel 12"
              },
              "PENDCH13": {
                "bit": 13,
                "description": "Pending Channel 13"
              },
              "PENDCH14": {
                "bit": 14,
                "description": "Pending Channel 14"
              },
              "PENDCH15": {
                "bit": 15,
                "description": "Pending Channel 15"
              },
              "PENDCH16": {
                "bit": 16,
                "description": "Pending Channel 16"
              },
              "PENDCH17": {
                "bit": 17,
                "description": "Pending Channel 17"
              },
              "PENDCH18": {
                "bit": 18,
                "description": "Pending Channel 18"
              },
              "PENDCH19": {
                "bit": 19,
                "description": "Pending Channel 19"
              },
              "PENDCH20": {
                "bit": 20,
                "description": "Pending Channel 20"
              },
              "PENDCH21": {
                "bit": 21,
                "description": "Pending Channel 21"
              },
              "PENDCH22": {
                "bit": 22,
                "description": "Pending Channel 22"
              },
              "PENDCH23": {
                "bit": 23,
                "description": "Pending Channel 23"
              },
              "PENDCH24": {
                "bit": 24,
                "description": "Pending Channel 24"
              },
              "PENDCH25": {
                "bit": 25,
                "description": "Pending Channel 25"
              },
              "PENDCH26": {
                "bit": 26,
                "description": "Pending Channel 26"
              },
              "PENDCH27": {
                "bit": 27,
                "description": "Pending Channel 27"
              },
              "PENDCH28": {
                "bit": 28,
                "description": "Pending Channel 28"
              },
              "PENDCH29": {
                "bit": 29,
                "description": "Pending Channel 29"
              },
              "PENDCH30": {
                "bit": 30,
                "description": "Pending Channel 30"
              },
              "PENDCH31": {
                "bit": 31,
                "description": "Pending Channel 31"
              }
            },
            "ACTIVE": {
              "LVLEX0": {
                "bit": 0,
                "description": "Level 0 Channel Trigger Request Executing"
              },
              "LVLEX1": {
                "bit": 1,
                "description": "Level 1 Channel Trigger Request Executing"
              },
              "LVLEX2": {
                "bit": 2,
                "description": "Level 2 Channel Trigger Request Executing"
              },
              "LVLEX3": {
                "bit": 3,
                "description": "Level 3 Channel Trigger Request Executing"
              },
              "ID": {
                "bit": 8,
                "description": "Active Channel ID",
                "width": 5
              },
              "ABUSY": {
                "bit": 15,
                "description": "Active Channel Busy"
              },
              "BTCNT": {
                "bit": 16,
                "description": "Active Channel Block Transfer Count",
                "width": 16
              }
            },
            "BASEADDR": {
              "BASEADDR": {
                "bit": 0,
                "description": "Descriptor Memory Base Address",
                "width": 32
              }
            },
            "WRBADDR": {
              "WRBADDR": {
                "bit": 0,
                "description": "Write-Back Memory Base Address",
                "width": 32
              }
            },
            "CHCTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Channel Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Channel Enable"
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Channel Run in Standby"
              },
              "TRIGSRC": {
                "bit": 8,
                "description": "Trigger Source",
                "width": 7
              },
              "TRIGACT": {
                "bit": 20,
                "description": "Trigger Action",
                "width": 2
              },
              "BURSTLEN": {
                "bit": 24,
                "description": "Burst Length",
                "width": 4
              },
              "THRESHOLD": {
                "bit": 28,
                "description": "FIFO Threshold",
                "width": 2
              }
            },
            "CHCTRLB": {
              "CMD": {
                "bit": 0,
                "description": "Software Command",
                "width": 2
              }
            },
            "CHPRILVL": {
              "PRILVL": {
                "bit": 0,
                "description": "Channel Priority Level",
                "width": 2
              }
            },
            "CHEVCTRL": {
              "EVACT": {
                "bit": 0,
                "description": "Channel Event Input Action",
                "width": 3
              },
              "EVOMODE": {
                "bit": 4,
                "description": "Channel Event Output Mode",
                "width": 2
              },
              "EVIE": {
                "bit": 6,
                "description": "Channel Event Input Enable"
              },
              "EVOE": {
                "bit": 7,
                "description": "Channel Event Output Enable"
              }
            },
            "CHINTENCLR": {
              "TERR": {
                "bit": 0,
                "description": "Channel Transfer Error Interrupt Enable"
              },
              "TCMPL": {
                "bit": 1,
                "description": "Channel Transfer Complete Interrupt Enable"
              },
              "SUSP": {
                "bit": 2,
                "description": "Channel Suspend Interrupt Enable"
              }
            },
            "CHINTENSET": {
              "TERR": {
                "bit": 0,
                "description": "Channel Transfer Error Interrupt Enable"
              },
              "TCMPL": {
                "bit": 1,
                "description": "Channel Transfer Complete Interrupt Enable"
              },
              "SUSP": {
                "bit": 2,
                "description": "Channel Suspend Interrupt Enable"
              }
            },
            "CHINTFLAG": {
              "TERR": {
                "bit": 0,
                "description": "Channel Transfer Error"
              },
              "TCMPL": {
                "bit": 1,
                "description": "Channel Transfer Complete"
              },
              "SUSP": {
                "bit": 2,
                "description": "Channel Suspend"
              }
            },
            "CHSTATUS": {
              "PEND": {
                "bit": 0,
                "description": "Channel Pending"
              },
              "BUSY": {
                "bit": 1,
                "description": "Channel Busy"
              },
              "FERR": {
                "bit": 2,
                "description": "Channel Fetch Error"
              },
              "CRCERR": {
                "bit": 3,
                "description": "Channel CRC Error"
              }
            }
          }
        },
        "DSU": {
          "instances": [
            {
              "name": "DSU",
              "base": "0x41002000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control"
            },
            "STATUSA": {
              "offset": "0x01",
              "size": 8,
              "description": "Status A"
            },
            "STATUSB": {
              "offset": "0x02",
              "size": 8,
              "description": "Status B"
            },
            "ADDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Address"
            },
            "LENGTH": {
              "offset": "0x08",
              "size": 32,
              "description": "Length"
            },
            "DATA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Data"
            },
            "DCC[%s]": {
              "offset": "0x10",
              "size": 32,
              "description": "Debug Communication Channel n"
            },
            "DID": {
              "offset": "0x18",
              "size": 32,
              "description": "Device Identification"
            },
            "CFG": {
              "offset": "0x1C",
              "size": 32,
              "description": "Configuration"
            },
            "DCFG[%s]": {
              "offset": "0xF0",
              "size": 32,
              "description": "Device Configuration"
            },
            "ENTRY0": {
              "offset": "0x1000",
              "size": 32,
              "description": "CoreSight ROM Table Entry 0"
            },
            "ENTRY1": {
              "offset": "0x1004",
              "size": 32,
              "description": "CoreSight ROM Table Entry 1"
            },
            "END": {
              "offset": "0x1008",
              "size": 32,
              "description": "CoreSight ROM Table End"
            },
            "MEMTYPE": {
              "offset": "0x1FCC",
              "size": 32,
              "description": "CoreSight ROM Table Memory Type"
            },
            "PID4": {
              "offset": "0x1FD0",
              "size": 32,
              "description": "Peripheral Identification 4"
            },
            "PID5": {
              "offset": "0x1FD4",
              "size": 32,
              "description": "Peripheral Identification 5"
            },
            "PID6": {
              "offset": "0x1FD8",
              "size": 32,
              "description": "Peripheral Identification 6"
            },
            "PID7": {
              "offset": "0x1FDC",
              "size": 32,
              "description": "Peripheral Identification 7"
            },
            "PID0": {
              "offset": "0x1FE0",
              "size": 32,
              "description": "Peripheral Identification 0"
            },
            "PID1": {
              "offset": "0x1FE4",
              "size": 32,
              "description": "Peripheral Identification 1"
            },
            "PID2": {
              "offset": "0x1FE8",
              "size": 32,
              "description": "Peripheral Identification 2"
            },
            "PID3": {
              "offset": "0x1FEC",
              "size": 32,
              "description": "Peripheral Identification 3"
            },
            "CID0": {
              "offset": "0x1FF0",
              "size": 32,
              "description": "Component Identification 0"
            },
            "CID1": {
              "offset": "0x1FF4",
              "size": 32,
              "description": "Component Identification 1"
            },
            "CID2": {
              "offset": "0x1FF8",
              "size": 32,
              "description": "Component Identification 2"
            },
            "CID3": {
              "offset": "0x1FFC",
              "size": 32,
              "description": "Component Identification 3"
            }
          },
          "bits": {
            "CTRL": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "CRC": {
                "bit": 2,
                "description": "32-bit Cyclic Redundancy Code"
              },
              "MBIST": {
                "bit": 3,
                "description": "Memory built-in self-test"
              },
              "CE": {
                "bit": 4,
                "description": "Chip-Erase"
              },
              "ARR": {
                "bit": 6,
                "description": "Auxiliary Row Read"
              },
              "SMSA": {
                "bit": 7,
                "description": "Start Memory Stream Access"
              }
            },
            "STATUSA": {
              "DONE": {
                "bit": 0,
                "description": "Done"
              },
              "CRSTEXT": {
                "bit": 1,
                "description": "CPU Reset Phase Extension"
              },
              "BERR": {
                "bit": 2,
                "description": "Bus Error"
              },
              "FAIL": {
                "bit": 3,
                "description": "Failure"
              },
              "PERR": {
                "bit": 4,
                "description": "Protection Error"
              }
            },
            "STATUSB": {
              "PROT": {
                "bit": 0,
                "description": "Protected"
              },
              "DBGPRES": {
                "bit": 1,
                "description": "Debugger Present"
              },
              "DCCD0": {
                "bit": 2,
                "description": "Debug Communication Channel 0 Dirty"
              },
              "DCCD1": {
                "bit": 3,
                "description": "Debug Communication Channel 1 Dirty"
              },
              "HPE": {
                "bit": 4,
                "description": "Hot-Plugging Enable"
              },
              "CELCK": {
                "bit": 5,
                "description": "Chip Erase Locked"
              },
              "TDCCD0": {
                "bit": 6,
                "description": "Test Debug Communication Channel 0 Dirty"
              },
              "TDCCD1": {
                "bit": 7,
                "description": "Test Debug Communication Channel 1 Dirty"
              }
            },
            "ADDR": {
              "AMOD": {
                "bit": 0,
                "description": "Access Mode",
                "width": 2
              },
              "ADDR": {
                "bit": 2,
                "description": "Address",
                "width": 30
              }
            },
            "LENGTH": {
              "LENGTH": {
                "bit": 2,
                "description": "Length",
                "width": 30
              }
            },
            "DATA": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "DCC[%s]": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "DID": {
              "DEVSEL": {
                "bit": 0,
                "description": "Device Select",
                "width": 8
              },
              "REVISION": {
                "bit": 8,
                "description": "Revision Number",
                "width": 4
              },
              "DIE": {
                "bit": 12,
                "description": "Die Number",
                "width": 4
              },
              "SERIES": {
                "bit": 16,
                "description": "Series",
                "width": 6
              },
              "FAMILY": {
                "bit": 23,
                "description": "Family",
                "width": 5
              },
              "PROCESSOR": {
                "bit": 28,
                "description": "Processor",
                "width": 4
              }
            },
            "CFG": {
              "LQOS": {
                "bit": 0,
                "description": "Latency Quality Of Service",
                "width": 2
              },
              "DCCDMALEVEL": {
                "bit": 2,
                "description": "DMA Trigger Level",
                "width": 2
              },
              "ETBRAMEN": {
                "bit": 4,
                "description": "Trace Control"
              }
            },
            "DCFG[%s]": {
              "DCFG": {
                "bit": 0,
                "description": "Device Configuration",
                "width": 32
              }
            },
            "ENTRY0": {
              "EPRES": {
                "bit": 0,
                "description": "Entry Present"
              },
              "FMT": {
                "bit": 1,
                "description": "Format"
              },
              "ADDOFF": {
                "bit": 12,
                "description": "Address Offset",
                "width": 20
              }
            },
            "END": {
              "END": {
                "bit": 0,
                "description": "End Marker",
                "width": 32
              }
            },
            "MEMTYPE": {
              "SMEMP": {
                "bit": 0,
                "description": "System Memory Present"
              }
            },
            "PID4": {
              "JEPCC": {
                "bit": 0,
                "description": "JEP-106 Continuation Code",
                "width": 4
              },
              "FKBC": {
                "bit": 4,
                "description": "4KB count",
                "width": 4
              }
            },
            "PID0": {
              "PARTNBL": {
                "bit": 0,
                "description": "Part Number Low",
                "width": 8
              }
            },
            "PID1": {
              "PARTNBH": {
                "bit": 0,
                "description": "Part Number High",
                "width": 4
              },
              "JEPIDCL": {
                "bit": 4,
                "description": "Low part of the JEP-106 Identity Code",
                "width": 4
              }
            },
            "PID2": {
              "JEPIDCH": {
                "bit": 0,
                "description": "JEP-106 Identity Code High",
                "width": 3
              },
              "JEPU": {
                "bit": 3,
                "description": "JEP-106 Identity Code is used"
              },
              "REVISION": {
                "bit": 4,
                "description": "Revision Number",
                "width": 4
              }
            },
            "PID3": {
              "CUSMOD": {
                "bit": 0,
                "description": "ARM CUSMOD",
                "width": 4
              },
              "REVAND": {
                "bit": 4,
                "description": "Revision Number",
                "width": 4
              }
            },
            "CID0": {
              "PREAMBLEB0": {
                "bit": 0,
                "description": "Preamble Byte 0",
                "width": 8
              }
            },
            "CID1": {
              "PREAMBLE": {
                "bit": 0,
                "description": "Preamble",
                "width": 4
              },
              "CCLASS": {
                "bit": 4,
                "description": "Component Class",
                "width": 4
              }
            },
            "CID2": {
              "PREAMBLEB2": {
                "bit": 0,
                "description": "Preamble Byte 2",
                "width": 8
              }
            },
            "CID3": {
              "PREAMBLEB3": {
                "bit": 0,
                "description": "Preamble Byte 3",
                "width": 8
              }
            }
          }
        },
        "EIC": {
          "instances": [
            {
              "name": "EIC",
              "base": "0x40002800",
              "irq": 12
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control A"
            },
            "NMICTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Non-Maskable Interrupt Control"
            },
            "NMIFLAG": {
              "offset": "0x02",
              "size": 16,
              "description": "Non-Maskable Interrupt Flag Status and Clear"
            },
            "SYNCBUSY": {
              "offset": "0x04",
              "size": 32,
              "description": "Synchronization Busy"
            },
            "EVCTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "Event Control"
            },
            "INTENCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Flag Status and Clear"
            },
            "ASYNCH": {
              "offset": "0x18",
              "size": 32,
              "description": "External Interrupt Asynchronous Mode"
            },
            "CONFIG[%s]": {
              "offset": "0x1C",
              "size": 32,
              "description": "External Interrupt Sense Configuration"
            },
            "DEBOUNCEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Debouncer Enable"
            },
            "DPRESCALER": {
              "offset": "0x34",
              "size": 32,
              "description": "Debouncer Prescaler"
            },
            "PINSTATE": {
              "offset": "0x38",
              "size": 32,
              "description": "Pin State"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "CKSEL": {
                "bit": 4,
                "description": "Clock Selection"
              }
            },
            "NMICTRL": {
              "NMISENSE": {
                "bit": 0,
                "description": "Non-Maskable Interrupt Sense Configuration",
                "width": 3
              },
              "NMIFILTEN": {
                "bit": 3,
                "description": "Non-Maskable Interrupt Filter Enable"
              },
              "NMIASYNCH": {
                "bit": 4,
                "description": "Asynchronous Edge Detection Mode"
              }
            },
            "NMIFLAG": {
              "NMI": {
                "bit": 0,
                "description": "Non-Maskable Interrupt"
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset Synchronization Busy Status"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable Synchronization Busy Status"
              }
            },
            "EVCTRL": {
              "EXTINTEO": {
                "bit": 0,
                "description": "External Interrupt Event Output Enable",
                "width": 16
              }
            },
            "INTENCLR": {
              "EXTINT": {
                "bit": 0,
                "description": "External Interrupt Enable",
                "width": 16
              }
            },
            "INTENSET": {
              "EXTINT": {
                "bit": 0,
                "description": "External Interrupt Enable",
                "width": 16
              }
            },
            "INTFLAG": {
              "EXTINT": {
                "bit": 0,
                "description": "External Interrupt",
                "width": 16
              }
            },
            "ASYNCH": {
              "ASYNCH": {
                "bit": 0,
                "description": "Asynchronous Edge Detection Mode",
                "width": 16
              }
            },
            "CONFIG[%s]": {
              "SENSE0": {
                "bit": 0,
                "description": "Input Sense Configuration 0",
                "width": 3
              },
              "FILTEN0": {
                "bit": 3,
                "description": "Filter Enable 0"
              },
              "SENSE1": {
                "bit": 4,
                "description": "Input Sense Configuration 1",
                "width": 3
              },
              "FILTEN1": {
                "bit": 7,
                "description": "Filter Enable 1"
              },
              "SENSE2": {
                "bit": 8,
                "description": "Input Sense Configuration 2",
                "width": 3
              },
              "FILTEN2": {
                "bit": 11,
                "description": "Filter Enable 2"
              },
              "SENSE3": {
                "bit": 12,
                "description": "Input Sense Configuration 3",
                "width": 3
              },
              "FILTEN3": {
                "bit": 15,
                "description": "Filter Enable 3"
              },
              "SENSE4": {
                "bit": 16,
                "description": "Input Sense Configuration 4",
                "width": 3
              },
              "FILTEN4": {
                "bit": 19,
                "description": "Filter Enable 4"
              },
              "SENSE5": {
                "bit": 20,
                "description": "Input Sense Configuration 5",
                "width": 3
              },
              "FILTEN5": {
                "bit": 23,
                "description": "Filter Enable 5"
              },
              "SENSE6": {
                "bit": 24,
                "description": "Input Sense Configuration 6",
                "width": 3
              },
              "FILTEN6": {
                "bit": 27,
                "description": "Filter Enable 6"
              },
              "SENSE7": {
                "bit": 28,
                "description": "Input Sense Configuration 7",
                "width": 3
              },
              "FILTEN7": {
                "bit": 31,
                "description": "Filter Enable 7"
              }
            },
            "DEBOUNCEN": {
              "DEBOUNCEN": {
                "bit": 0,
                "description": "Debouncer Enable",
                "width": 16
              }
            },
            "DPRESCALER": {
              "PRESCALER0": {
                "bit": 0,
                "description": "Debouncer Prescaler",
                "width": 3
              },
              "STATES0": {
                "bit": 3,
                "description": "Debouncer number of states"
              },
              "PRESCALER1": {
                "bit": 4,
                "description": "Debouncer Prescaler",
                "width": 3
              },
              "STATES1": {
                "bit": 7,
                "description": "Debouncer number of states"
              },
              "TICKON": {
                "bit": 16,
                "description": "Pin Sampler frequency selection"
              }
            },
            "PINSTATE": {
              "PINSTATE": {
                "bit": 0,
                "description": "Pin State",
                "width": 16
              }
            }
          }
        },
        "EVSYS": {
          "instances": [
            {
              "name": "EVSYS",
              "base": "0x4100E000",
              "irq": 36
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control"
            },
            "SWEVT": {
              "offset": "0x04",
              "size": 32,
              "description": "Software Event"
            },
            "PRICTRL": {
              "offset": "0x08",
              "size": 8,
              "description": "Priority Control"
            },
            "INTPEND": {
              "offset": "0x10",
              "size": 16,
              "description": "Channel Pending Interrupt"
            },
            "INTSTATUS": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Status"
            },
            "BUSYCH": {
              "offset": "0x18",
              "size": 32,
              "description": "Busy Channels"
            },
            "READYUSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Ready Users"
            },
            "CHANNEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel n Control"
            },
            "CHINTENCLR": {
              "offset": "0x04",
              "size": 8,
              "description": "Channel n Interrupt Enable Clear"
            },
            "CHINTENSET": {
              "offset": "0x05",
              "size": 8,
              "description": "Channel n Interrupt Enable Set"
            },
            "CHINTFLAG": {
              "offset": "0x06",
              "size": 8,
              "description": "Channel n Interrupt Flag Status and Clear"
            },
            "CHSTATUS": {
              "offset": "0x07",
              "size": 8,
              "description": "Channel n Status"
            },
            "USER[%s]": {
              "offset": "0x120",
              "size": 32,
              "description": "User Multiplexer n"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              }
            },
            "SWEVT": {
              "CHANNEL0": {
                "bit": 0,
                "description": "Channel 0 Software Selection"
              },
              "CHANNEL1": {
                "bit": 1,
                "description": "Channel 1 Software Selection"
              },
              "CHANNEL2": {
                "bit": 2,
                "description": "Channel 2 Software Selection"
              },
              "CHANNEL3": {
                "bit": 3,
                "description": "Channel 3 Software Selection"
              },
              "CHANNEL4": {
                "bit": 4,
                "description": "Channel 4 Software Selection"
              },
              "CHANNEL5": {
                "bit": 5,
                "description": "Channel 5 Software Selection"
              },
              "CHANNEL6": {
                "bit": 6,
                "description": "Channel 6 Software Selection"
              },
              "CHANNEL7": {
                "bit": 7,
                "description": "Channel 7 Software Selection"
              },
              "CHANNEL8": {
                "bit": 8,
                "description": "Channel 8 Software Selection"
              },
              "CHANNEL9": {
                "bit": 9,
                "description": "Channel 9 Software Selection"
              },
              "CHANNEL10": {
                "bit": 10,
                "description": "Channel 10 Software Selection"
              },
              "CHANNEL11": {
                "bit": 11,
                "description": "Channel 11 Software Selection"
              },
              "CHANNEL12": {
                "bit": 12,
                "description": "Channel 12 Software Selection"
              },
              "CHANNEL13": {
                "bit": 13,
                "description": "Channel 13 Software Selection"
              },
              "CHANNEL14": {
                "bit": 14,
                "description": "Channel 14 Software Selection"
              },
              "CHANNEL15": {
                "bit": 15,
                "description": "Channel 15 Software Selection"
              },
              "CHANNEL16": {
                "bit": 16,
                "description": "Channel 16 Software Selection"
              },
              "CHANNEL17": {
                "bit": 17,
                "description": "Channel 17 Software Selection"
              },
              "CHANNEL18": {
                "bit": 18,
                "description": "Channel 18 Software Selection"
              },
              "CHANNEL19": {
                "bit": 19,
                "description": "Channel 19 Software Selection"
              },
              "CHANNEL20": {
                "bit": 20,
                "description": "Channel 20 Software Selection"
              },
              "CHANNEL21": {
                "bit": 21,
                "description": "Channel 21 Software Selection"
              },
              "CHANNEL22": {
                "bit": 22,
                "description": "Channel 22 Software Selection"
              },
              "CHANNEL23": {
                "bit": 23,
                "description": "Channel 23 Software Selection"
              },
              "CHANNEL24": {
                "bit": 24,
                "description": "Channel 24 Software Selection"
              },
              "CHANNEL25": {
                "bit": 25,
                "description": "Channel 25 Software Selection"
              },
              "CHANNEL26": {
                "bit": 26,
                "description": "Channel 26 Software Selection"
              },
              "CHANNEL27": {
                "bit": 27,
                "description": "Channel 27 Software Selection"
              },
              "CHANNEL28": {
                "bit": 28,
                "description": "Channel 28 Software Selection"
              },
              "CHANNEL29": {
                "bit": 29,
                "description": "Channel 29 Software Selection"
              },
              "CHANNEL30": {
                "bit": 30,
                "description": "Channel 30 Software Selection"
              },
              "CHANNEL31": {
                "bit": 31,
                "description": "Channel 31 Software Selection"
              }
            },
            "PRICTRL": {
              "PRI": {
                "bit": 0,
                "description": "Channel Priority Number",
                "width": 4
              },
              "RREN": {
                "bit": 7,
                "description": "Round-Robin Scheduling Enable"
              }
            },
            "INTPEND": {
              "ID": {
                "bit": 0,
                "description": "Channel ID",
                "width": 4
              },
              "OVR": {
                "bit": 8,
                "description": "Channel Overrun"
              },
              "EVD": {
                "bit": 9,
                "description": "Channel Event Detected"
              },
              "READY": {
                "bit": 14,
                "description": "Ready"
              },
              "BUSY": {
                "bit": 15,
                "description": "Busy"
              }
            },
            "INTSTATUS": {
              "CHINT0": {
                "bit": 0,
                "description": "Channel 0 Pending Interrupt"
              },
              "CHINT1": {
                "bit": 1,
                "description": "Channel 1 Pending Interrupt"
              },
              "CHINT2": {
                "bit": 2,
                "description": "Channel 2 Pending Interrupt"
              },
              "CHINT3": {
                "bit": 3,
                "description": "Channel 3 Pending Interrupt"
              },
              "CHINT4": {
                "bit": 4,
                "description": "Channel 4 Pending Interrupt"
              },
              "CHINT5": {
                "bit": 5,
                "description": "Channel 5 Pending Interrupt"
              },
              "CHINT6": {
                "bit": 6,
                "description": "Channel 6 Pending Interrupt"
              },
              "CHINT7": {
                "bit": 7,
                "description": "Channel 7 Pending Interrupt"
              },
              "CHINT8": {
                "bit": 8,
                "description": "Channel 8 Pending Interrupt"
              },
              "CHINT9": {
                "bit": 9,
                "description": "Channel 9 Pending Interrupt"
              },
              "CHINT10": {
                "bit": 10,
                "description": "Channel 10 Pending Interrupt"
              },
              "CHINT11": {
                "bit": 11,
                "description": "Channel 11 Pending Interrupt"
              }
            },
            "BUSYCH": {
              "BUSYCH0": {
                "bit": 0,
                "description": "Busy Channel 0"
              },
              "BUSYCH1": {
                "bit": 1,
                "description": "Busy Channel 1"
              },
              "BUSYCH2": {
                "bit": 2,
                "description": "Busy Channel 2"
              },
              "BUSYCH3": {
                "bit": 3,
                "description": "Busy Channel 3"
              },
              "BUSYCH4": {
                "bit": 4,
                "description": "Busy Channel 4"
              },
              "BUSYCH5": {
                "bit": 5,
                "description": "Busy Channel 5"
              },
              "BUSYCH6": {
                "bit": 6,
                "description": "Busy Channel 6"
              },
              "BUSYCH7": {
                "bit": 7,
                "description": "Busy Channel 7"
              },
              "BUSYCH8": {
                "bit": 8,
                "description": "Busy Channel 8"
              },
              "BUSYCH9": {
                "bit": 9,
                "description": "Busy Channel 9"
              },
              "BUSYCH10": {
                "bit": 10,
                "description": "Busy Channel 10"
              },
              "BUSYCH11": {
                "bit": 11,
                "description": "Busy Channel 11"
              }
            },
            "READYUSR": {
              "READYUSR0": {
                "bit": 0,
                "description": "Ready User for Channel 0"
              },
              "READYUSR1": {
                "bit": 1,
                "description": "Ready User for Channel 1"
              },
              "READYUSR2": {
                "bit": 2,
                "description": "Ready User for Channel 2"
              },
              "READYUSR3": {
                "bit": 3,
                "description": "Ready User for Channel 3"
              },
              "READYUSR4": {
                "bit": 4,
                "description": "Ready User for Channel 4"
              },
              "READYUSR5": {
                "bit": 5,
                "description": "Ready User for Channel 5"
              },
              "READYUSR6": {
                "bit": 6,
                "description": "Ready User for Channel 6"
              },
              "READYUSR7": {
                "bit": 7,
                "description": "Ready User for Channel 7"
              },
              "READYUSR8": {
                "bit": 8,
                "description": "Ready User for Channel 8"
              },
              "READYUSR9": {
                "bit": 9,
                "description": "Ready User for Channel 9"
              },
              "READYUSR10": {
                "bit": 10,
                "description": "Ready User for Channel 10"
              },
              "READYUSR11": {
                "bit": 11,
                "description": "Ready User for Channel 11"
              }
            },
            "CHANNEL": {
              "EVGEN": {
                "bit": 0,
                "description": "Event Generator Selection",
                "width": 7
              },
              "PATH": {
                "bit": 8,
                "description": "Path Selection",
                "width": 2
              },
              "EDGSEL": {
                "bit": 10,
                "description": "Edge Detection Selection",
                "width": 2
              },
              "RUNSTDBY": {
                "bit": 14,
                "description": "Run in standby"
              },
              "ONDEMAND": {
                "bit": 15,
                "description": "Generic Clock On Demand"
              }
            },
            "CHINTENCLR": {
              "OVR": {
                "bit": 0,
                "description": "Channel Overrun Interrupt Disable"
              },
              "EVD": {
                "bit": 1,
                "description": "Channel Event Detected Interrupt Disable"
              }
            },
            "CHINTENSET": {
              "OVR": {
                "bit": 0,
                "description": "Channel Overrun Interrupt Enable"
              },
              "EVD": {
                "bit": 1,
                "description": "Channel Event Detected Interrupt Enable"
              }
            },
            "CHINTFLAG": {
              "OVR": {
                "bit": 0,
                "description": "Channel Overrun"
              },
              "EVD": {
                "bit": 1,
                "description": "Channel Event Detected"
              }
            },
            "CHSTATUS": {
              "RDYUSR": {
                "bit": 0,
                "description": "Ready User"
              },
              "BUSYCH": {
                "bit": 1,
                "description": "Busy Channel"
              }
            },
            "USER[%s]": {
              "CHANNEL": {
                "bit": 0,
                "description": "Channel Event Selection",
                "width": 6
              }
            }
          }
        },
        "FREQM": {
          "instances": [
            {
              "name": "FREQM",
              "base": "0x40002C00",
              "irq": 28
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control A Register"
            },
            "CTRLB": {
              "offset": "0x01",
              "size": 8,
              "description": "Control B Register"
            },
            "CFGA": {
              "offset": "0x02",
              "size": 16,
              "description": "Config A register"
            },
            "INTENCLR": {
              "offset": "0x08",
              "size": 8,
              "description": "Interrupt Enable Clear Register"
            },
            "INTENSET": {
              "offset": "0x09",
              "size": 8,
              "description": "Interrupt Enable Set Register"
            },
            "INTFLAG": {
              "offset": "0x0A",
              "size": 8,
              "description": "Interrupt Flag Register"
            },
            "STATUS": {
              "offset": "0x0B",
              "size": 8,
              "description": "Status Register"
            },
            "SYNCBUSY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Synchronization Busy Register"
            },
            "VALUE": {
              "offset": "0x10",
              "size": 32,
              "description": "Count Value Register"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              }
            },
            "CTRLB": {
              "START": {
                "bit": 0,
                "description": "Start Measurement"
              }
            },
            "CFGA": {
              "REFNUM": {
                "bit": 0,
                "description": "Number of Reference Clock Cycles",
                "width": 8
              }
            },
            "INTENCLR": {
              "DONE": {
                "bit": 0,
                "description": "Measurement Done Interrupt Enable"
              }
            },
            "INTENSET": {
              "DONE": {
                "bit": 0,
                "description": "Measurement Done Interrupt Enable"
              }
            },
            "INTFLAG": {
              "DONE": {
                "bit": 0,
                "description": "Measurement Done"
              }
            },
            "STATUS": {
              "BUSY": {
                "bit": 0,
                "description": "FREQM Status"
              },
              "OVF": {
                "bit": 1,
                "description": "Sticky Count Value Overflow"
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              }
            },
            "VALUE": {
              "VALUE": {
                "bit": 0,
                "description": "Measurement Value",
                "width": 24
              }
            }
          }
        },
        "GCLK": {
          "instances": [
            {
              "name": "GCLK",
              "base": "0x40001C00"
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control"
            },
            "SYNCBUSY": {
              "offset": "0x04",
              "size": 32,
              "description": "Synchronization Busy"
            },
            "GENCTRL[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Generic Clock Generator Control"
            },
            "PCHCTRL[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Peripheral Clock Control"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset Synchroniation Busy bit"
              },
              "GENCTRL": {
                "bit": 2,
                "description": "Generic Clock Generator Control n Synchronization Busy bits",
                "width": 12
              }
            },
            "GENCTRL[%s]": {
              "SRC": {
                "bit": 0,
                "description": "Source Select",
                "width": 4
              },
              "GENEN": {
                "bit": 8,
                "description": "Generic Clock Generator Enable"
              },
              "IDC": {
                "bit": 9,
                "description": "Improve Duty Cycle"
              },
              "OOV": {
                "bit": 10,
                "description": "Output Off Value"
              },
              "OE": {
                "bit": 11,
                "description": "Output Enable"
              },
              "DIVSEL": {
                "bit": 12,
                "description": "Divide Selection"
              },
              "RUNSTDBY": {
                "bit": 13,
                "description": "Run in Standby"
              },
              "DIV": {
                "bit": 16,
                "description": "Division Factor",
                "width": 16
              }
            },
            "PCHCTRL[%s]": {
              "GEN": {
                "bit": 0,
                "description": "Generic Clock Generator",
                "width": 4
              },
              "CHEN": {
                "bit": 6,
                "description": "Channel Enable"
              },
              "WRTLOCK": {
                "bit": 7,
                "description": "Write Lock"
              }
            }
          }
        },
        "GMAC": {
          "instances": [
            {
              "name": "GMAC",
              "base": "0x42000800",
              "irq": 84
            }
          ],
          "registers": {
            "NCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Network Control Register"
            },
            "NCFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "Network Configuration Register"
            },
            "NSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Network Status Register"
            },
            "UR": {
              "offset": "0x0C",
              "size": 32,
              "description": "User Register"
            },
            "DCFGR": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA Configuration Register"
            },
            "TSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Transmit Status Register"
            },
            "RBQB": {
              "offset": "0x18",
              "size": 32,
              "description": "Receive Buffer Queue Base Address"
            },
            "TBQB": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmit Buffer Queue Base Address"
            },
            "RSR": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Status Register"
            },
            "ISR": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "IER": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "MAN": {
              "offset": "0x34",
              "size": 32,
              "description": "PHY Maintenance Register"
            },
            "RPQ": {
              "offset": "0x38",
              "size": 32,
              "description": "Received Pause Quantum Register"
            },
            "TPQ": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit Pause Quantum Register"
            },
            "TPSF": {
              "offset": "0x40",
              "size": 32,
              "description": "TX partial store and forward Register"
            },
            "RPSF": {
              "offset": "0x44",
              "size": 32,
              "description": "RX partial store and forward Register"
            },
            "RJFML": {
              "offset": "0x48",
              "size": 32,
              "description": "RX Jumbo Frame Max Length Register"
            },
            "HRB": {
              "offset": "0x80",
              "size": 32,
              "description": "Hash Register Bottom [31:0]"
            },
            "HRT": {
              "offset": "0x84",
              "size": 32,
              "description": "Hash Register Top [63:32]"
            },
            "SAB": {
              "offset": "0x00",
              "size": 32,
              "description": "Specific Address Bottom [31:0] Register"
            },
            "SAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Specific Address Top [47:32] Register"
            },
            "TIDM[%s]": {
              "offset": "0xA8",
              "size": 32,
              "description": "Type ID Match Register"
            },
            "WOL": {
              "offset": "0xB8",
              "size": 32,
              "description": "Wake on LAN"
            },
            "IPGS": {
              "offset": "0xBC",
              "size": 32,
              "description": "IPG Stretch Register"
            },
            "SVLAN": {
              "offset": "0xC0",
              "size": 32,
              "description": "Stacked VLAN Register"
            },
            "TPFCP": {
              "offset": "0xC4",
              "size": 32,
              "description": "Transmit PFC Pause Register"
            },
            "SAMB1": {
              "offset": "0xC8",
              "size": 32,
              "description": "Specific Address 1 Mask Bottom [31:0] Register"
            },
            "SAMT1": {
              "offset": "0xCC",
              "size": 32,
              "description": "Specific Address 1 Mask Top [47:32] Register"
            },
            "NSC": {
              "offset": "0xDC",
              "size": 32,
              "description": "Tsu timer comparison nanoseconds Register"
            },
            "SCL": {
              "offset": "0xE0",
              "size": 32,
              "description": "Tsu timer second comparison Register"
            },
            "SCH": {
              "offset": "0xE4",
              "size": 32,
              "description": "Tsu timer second comparison Register"
            },
            "EFTSH": {
              "offset": "0xE8",
              "size": 32,
              "description": "PTP Event Frame Transmitted Seconds High Register"
            },
            "EFRSH": {
              "offset": "0xEC",
              "size": 32,
              "description": "PTP Event Frame Received Seconds High Register"
            },
            "PEFTSH": {
              "offset": "0xF0",
              "size": 32,
              "description": "PTP Peer Event Frame Transmitted Seconds High Register"
            },
            "PEFRSH": {
              "offset": "0xF4",
              "size": 32,
              "description": "PTP Peer Event Frame Received Seconds High Register"
            },
            "OTLO": {
              "offset": "0x100",
              "size": 32,
              "description": "Octets Transmitted [31:0] Register"
            },
            "OTHI": {
              "offset": "0x104",
              "size": 32,
              "description": "Octets Transmitted [47:32] Register"
            },
            "FT": {
              "offset": "0x108",
              "size": 32,
              "description": "Frames Transmitted Register"
            },
            "BCFT": {
              "offset": "0x10C",
              "size": 32,
              "description": "Broadcast Frames Transmitted Register"
            },
            "MFT": {
              "offset": "0x110",
              "size": 32,
              "description": "Multicast Frames Transmitted Register"
            },
            "PFT": {
              "offset": "0x114",
              "size": 32,
              "description": "Pause Frames Transmitted Register"
            },
            "BFT64": {
              "offset": "0x118",
              "size": 32,
              "description": "64 Byte Frames Transmitted Register"
            },
            "TBFT127": {
              "offset": "0x11C",
              "size": 32,
              "description": "65 to 127 Byte Frames Transmitted Register"
            },
            "TBFT255": {
              "offset": "0x120",
              "size": 32,
              "description": "128 to 255 Byte Frames Transmitted Register"
            },
            "TBFT511": {
              "offset": "0x124",
              "size": 32,
              "description": "256 to 511 Byte Frames Transmitted Register"
            },
            "TBFT1023": {
              "offset": "0x128",
              "size": 32,
              "description": "512 to 1023 Byte Frames Transmitted Register"
            },
            "TBFT1518": {
              "offset": "0x12C",
              "size": 32,
              "description": "1024 to 1518 Byte Frames Transmitted Register"
            },
            "GTBFT1518": {
              "offset": "0x130",
              "size": 32,
              "description": "Greater Than 1518 Byte Frames Transmitted Register"
            },
            "TUR": {
              "offset": "0x134",
              "size": 32,
              "description": "Transmit Underruns Register"
            },
            "SCF": {
              "offset": "0x138",
              "size": 32,
              "description": "Single Collision Frames Register"
            },
            "MCF": {
              "offset": "0x13C",
              "size": 32,
              "description": "Multiple Collision Frames Register"
            },
            "EC": {
              "offset": "0x140",
              "size": 32,
              "description": "Excessive Collisions Register"
            },
            "LC": {
              "offset": "0x144",
              "size": 32,
              "description": "Late Collisions Register"
            },
            "DTF": {
              "offset": "0x148",
              "size": 32,
              "description": "Deferred Transmission Frames Register"
            },
            "CSE": {
              "offset": "0x14C",
              "size": 32,
              "description": "Carrier Sense Errors Register"
            },
            "ORLO": {
              "offset": "0x150",
              "size": 32,
              "description": "Octets Received [31:0] Received"
            },
            "ORHI": {
              "offset": "0x154",
              "size": 32,
              "description": "Octets Received [47:32] Received"
            },
            "FR": {
              "offset": "0x158",
              "size": 32,
              "description": "Frames Received Register"
            },
            "BCFR": {
              "offset": "0x15C",
              "size": 32,
              "description": "Broadcast Frames Received Register"
            },
            "MFR": {
              "offset": "0x160",
              "size": 32,
              "description": "Multicast Frames Received Register"
            },
            "PFR": {
              "offset": "0x164",
              "size": 32,
              "description": "Pause Frames Received Register"
            },
            "BFR64": {
              "offset": "0x168",
              "size": 32,
              "description": "64 Byte Frames Received Register"
            },
            "TBFR127": {
              "offset": "0x16C",
              "size": 32,
              "description": "65 to 127 Byte Frames Received Register"
            },
            "TBFR255": {
              "offset": "0x170",
              "size": 32,
              "description": "128 to 255 Byte Frames Received Register"
            },
            "TBFR511": {
              "offset": "0x174",
              "size": 32,
              "description": "256 to 511Byte Frames Received Register"
            },
            "TBFR1023": {
              "offset": "0x178",
              "size": 32,
              "description": "512 to 1023 Byte Frames Received Register"
            },
            "TBFR1518": {
              "offset": "0x17C",
              "size": 32,
              "description": "1024 to 1518 Byte Frames Received Register"
            },
            "TMXBFR": {
              "offset": "0x180",
              "size": 32,
              "description": "1519 to Maximum Byte Frames Received Register"
            },
            "UFR": {
              "offset": "0x184",
              "size": 32,
              "description": "Undersize Frames Received Register"
            },
            "OFR": {
              "offset": "0x188",
              "size": 32,
              "description": "Oversize Frames Received Register"
            },
            "JR": {
              "offset": "0x18C",
              "size": 32,
              "description": "Jabbers Received Register"
            },
            "FCSE": {
              "offset": "0x190",
              "size": 32,
              "description": "Frame Check Sequence Errors Register"
            },
            "LFFE": {
              "offset": "0x194",
              "size": 32,
              "description": "Length Field Frame Errors Register"
            },
            "RSE": {
              "offset": "0x198",
              "size": 32,
              "description": "Receive Symbol Errors Register"
            },
            "AE": {
              "offset": "0x19C",
              "size": 32,
              "description": "Alignment Errors Register"
            },
            "RRE": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Receive Resource Errors Register"
            },
            "ROE": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Receive Overrun Register"
            },
            "IHCE": {
              "offset": "0x1A8",
              "size": 32,
              "description": "IP Header Checksum Errors Register"
            },
            "TCE": {
              "offset": "0x1AC",
              "size": 32,
              "description": "TCP Checksum Errors Register"
            },
            "UCE": {
              "offset": "0x1B0",
              "size": 32,
              "description": "UDP Checksum Errors Register"
            },
            "TISUBN": {
              "offset": "0x1BC",
              "size": 32,
              "description": "1588 Timer Increment [15:0] Sub-Nanoseconds Register"
            },
            "TSH": {
              "offset": "0x1C0",
              "size": 32,
              "description": "1588 Timer Seconds High [15:0] Register"
            },
            "TSSSL": {
              "offset": "0x1C8",
              "size": 32,
              "description": "1588 Timer Sync Strobe Seconds [31:0] Register"
            },
            "TSSN": {
              "offset": "0x1CC",
              "size": 32,
              "description": "1588 Timer Sync Strobe Nanoseconds Register"
            },
            "TSL": {
              "offset": "0x1D0",
              "size": 32,
              "description": "1588 Timer Seconds [31:0] Register"
            },
            "TN": {
              "offset": "0x1D4",
              "size": 32,
              "description": "1588 Timer Nanoseconds Register"
            },
            "TA": {
              "offset": "0x1D8",
              "size": 32,
              "description": "1588 Timer Adjust Register"
            },
            "TI": {
              "offset": "0x1DC",
              "size": 32,
              "description": "1588 Timer Increment Register"
            },
            "EFTSL": {
              "offset": "0x1E0",
              "size": 32,
              "description": "PTP Event Frame Transmitted Seconds Low Register"
            },
            "EFTN": {
              "offset": "0x1E4",
              "size": 32,
              "description": "PTP Event Frame Transmitted Nanoseconds"
            },
            "EFRSL": {
              "offset": "0x1E8",
              "size": 32,
              "description": "PTP Event Frame Received Seconds Low Register"
            },
            "EFRN": {
              "offset": "0x1EC",
              "size": 32,
              "description": "PTP Event Frame Received Nanoseconds"
            },
            "PEFTSL": {
              "offset": "0x1F0",
              "size": 32,
              "description": "PTP Peer Event Frame Transmitted Seconds Low Register"
            },
            "PEFTN": {
              "offset": "0x1F4",
              "size": 32,
              "description": "PTP Peer Event Frame Transmitted Nanoseconds"
            },
            "PEFRSL": {
              "offset": "0x1F8",
              "size": 32,
              "description": "PTP Peer Event Frame Received Seconds Low Register"
            },
            "PEFRN": {
              "offset": "0x1FC",
              "size": 32,
              "description": "PTP Peer Event Frame Received Nanoseconds"
            },
            "RLPITR": {
              "offset": "0x270",
              "size": 32,
              "description": "Receive LPI transition Register"
            },
            "RLPITI": {
              "offset": "0x274",
              "size": 32,
              "description": "Receive LPI Time Register"
            },
            "TLPITR": {
              "offset": "0x278",
              "size": 32,
              "description": "Receive LPI transition Register"
            },
            "TLPITI": {
              "offset": "0x27C",
              "size": 32,
              "description": "Receive LPI Time Register"
            }
          },
          "bits": {
            "NCR": {
              "LBL": {
                "bit": 1,
                "description": "Loop Back Local"
              },
              "RXEN": {
                "bit": 2,
                "description": "Receive Enable"
              },
              "TXEN": {
                "bit": 3,
                "description": "Transmit Enable"
              },
              "MPE": {
                "bit": 4,
                "description": "Management Port Enable"
              },
              "CLRSTAT": {
                "bit": 5,
                "description": "Clear Statistics Registers"
              },
              "INCSTAT": {
                "bit": 6,
                "description": "Increment Statistics Registers"
              },
              "WESTAT": {
                "bit": 7,
                "description": "Write Enable for Statistics Registers"
              },
              "BP": {
                "bit": 8,
                "description": "Back pressure"
              },
              "TSTART": {
                "bit": 9,
                "description": "Start Transmission"
              },
              "THALT": {
                "bit": 10,
                "description": "Transmit Halt"
              },
              "TXPF": {
                "bit": 11,
                "description": "Transmit Pause Frame"
              },
              "TXZQPF": {
                "bit": 12,
                "description": "Transmit Zero Quantum Pause Frame"
              },
              "SRTSM": {
                "bit": 15,
                "description": "Store Receive Time Stamp to Memory"
              },
              "ENPBPR": {
                "bit": 16,
                "description": "Enable PFC Priority-based Pause Reception"
              },
              "TXPBPF": {
                "bit": 17,
                "description": "Transmit PFC Priority-based Pause Frame"
              },
              "FNP": {
                "bit": 18,
                "description": "Flush Next Packet"
              },
              "LPI": {
                "bit": 19,
                "description": "Low Power Idle Enable"
              }
            },
            "NCFGR": {
              "SPD": {
                "bit": 0,
                "description": "Speed"
              },
              "FD": {
                "bit": 1,
                "description": "Full Duplex"
              },
              "DNVLAN": {
                "bit": 2,
                "description": "Discard Non-VLAN FRAMES"
              },
              "JFRAME": {
                "bit": 3,
                "description": "Jumbo Frame Size"
              },
              "CAF": {
                "bit": 4,
                "description": "Copy All Frames"
              },
              "NBC": {
                "bit": 5,
                "description": "No Broadcast"
              },
              "MTIHEN": {
                "bit": 6,
                "description": "Multicast Hash Enable"
              },
              "UNIHEN": {
                "bit": 7,
                "description": "Unicast Hash Enable"
              },
              "MAXFS": {
                "bit": 8,
                "description": "1536 Maximum Frame Size"
              },
              "RTY": {
                "bit": 12,
                "description": "Retry Test"
              },
              "PEN": {
                "bit": 13,
                "description": "Pause Enable"
              },
              "RXBUFO": {
                "bit": 14,
                "description": "Receive Buffer Offset",
                "width": 2
              },
              "LFERD": {
                "bit": 16,
                "description": "Length Field Error Frame Discard"
              },
              "RFCS": {
                "bit": 17,
                "description": "Remove FCS"
              },
              "CLK": {
                "bit": 18,
                "description": "MDC CLock Division",
                "width": 3
              },
              "DBW": {
                "bit": 21,
                "description": "Data Bus Width",
                "width": 2
              },
              "DCPF": {
                "bit": 23,
                "description": "Disable Copy of Pause Frames"
              },
              "RXCOEN": {
                "bit": 24,
                "description": "Receive Checksum Offload Enable"
              },
              "EFRHD": {
                "bit": 25,
                "description": "Enable Frames Received in Half Duplex"
              },
              "IRXFCS": {
                "bit": 26,
                "description": "Ignore RX FCS"
              },
              "IPGSEN": {
                "bit": 28,
                "description": "IP Stretch Enable"
              },
              "RXBP": {
                "bit": 29,
                "description": "Receive Bad Preamble"
              },
              "IRXER": {
                "bit": 30,
                "description": "Ignore IPG GRXER"
              }
            },
            "NSR": {
              "MDIO": {
                "bit": 1,
                "description": "MDIO Input Status"
              },
              "IDLE": {
                "bit": 2,
                "description": "PHY Management Logic Idle"
              }
            },
            "UR": {
              "MII": {
                "bit": 0,
                "description": "MII Mode"
              }
            },
            "DCFGR": {
              "FBLDO": {
                "bit": 0,
                "description": "Fixed Burst Length for DMA Data Operations:",
                "width": 5
              },
              "ESMA": {
                "bit": 6,
                "description": "Endian Swap Mode Enable for Management Descriptor Accesses"
              },
              "ESPA": {
                "bit": 7,
                "description": "Endian Swap Mode Enable for Packet Data Accesses"
              },
              "RXBMS": {
                "bit": 8,
                "description": "Receiver Packet Buffer Memory Size Select",
                "width": 2
              },
              "TXPBMS": {
                "bit": 10,
                "description": "Transmitter Packet Buffer Memory Size Select"
              },
              "TXCOEN": {
                "bit": 11,
                "description": "Transmitter Checksum Generation Offload Enable"
              },
              "DRBS": {
                "bit": 16,
                "description": "DMA Receive Buffer Size",
                "width": 8
              },
              "DDRP": {
                "bit": 24,
                "description": "DMA Discard Receive Packets"
              }
            },
            "TSR": {
              "UBR": {
                "bit": 0,
                "description": "Used Bit Read"
              },
              "COL": {
                "bit": 1,
                "description": "Collision Occurred"
              },
              "RLE": {
                "bit": 2,
                "description": "Retry Limit Exceeded"
              },
              "TXGO": {
                "bit": 3,
                "description": "Transmit Go"
              },
              "TFC": {
                "bit": 4,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TXCOMP": {
                "bit": 5,
                "description": "Transmit Complete"
              },
              "UND": {
                "bit": 6,
                "description": "Transmit Underrun"
              },
              "HRESP": {
                "bit": 8,
                "description": "HRESP Not OK"
              }
            },
            "RBQB": {
              "ADDR": {
                "bit": 2,
                "description": "Receive Buffer Queue Base Address",
                "width": 30
              }
            },
            "TBQB": {
              "ADDR": {
                "bit": 2,
                "description": "Transmit Buffer Queue Base Address",
                "width": 30
              }
            },
            "RSR": {
              "BNA": {
                "bit": 0,
                "description": "Buffer Not Available"
              },
              "REC": {
                "bit": 1,
                "description": "Frame Received"
              },
              "RXOVR": {
                "bit": 2,
                "description": "Receive Overrun"
              },
              "HNO": {
                "bit": 3,
                "description": "HRESP Not OK"
              }
            },
            "ISR": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Underrun"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On LAN"
              },
              "TSUCMP": {
                "bit": 29,
                "description": "Tsu timer comparison"
              }
            },
            "IER": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Underrun"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "EXINT": {
                "bit": 15,
                "description": "External Interrupt"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On LAN"
              },
              "TSUCMP": {
                "bit": 29,
                "description": "Tsu timer comparison"
              }
            },
            "IDR": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Underrun"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "EXINT": {
                "bit": 15,
                "description": "External Interrupt"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On LAN"
              },
              "TSUCMP": {
                "bit": 29,
                "description": "Tsu timer comparison"
              }
            },
            "IMR": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Underrun"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "EXINT": {
                "bit": 15,
                "description": "External Interrupt"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On Lan"
              },
              "TSUCMP": {
                "bit": 29,
                "description": "Tsu timer comparison"
              }
            },
            "MAN": {
              "DATA": {
                "bit": 0,
                "description": "PHY Data",
                "width": 16
              },
              "WTN": {
                "bit": 16,
                "description": "Write Ten",
                "width": 2
              },
              "REGA": {
                "bit": 18,
                "description": "Register Address",
                "width": 5
              },
              "PHYA": {
                "bit": 23,
                "description": "PHY Address",
                "width": 5
              },
              "OP": {
                "bit": 28,
                "description": "Operation",
                "width": 2
              },
              "CLTTO": {
                "bit": 30,
                "description": "Clause 22 Operation"
              },
              "WZO": {
                "bit": 31,
                "description": "Write ZERO"
              }
            },
            "RPQ": {
              "RPQ": {
                "bit": 0,
                "description": "Received Pause Quantum",
                "width": 16
              }
            },
            "TPQ": {
              "TPQ": {
                "bit": 0,
                "description": "Transmit Pause Quantum",
                "width": 16
              }
            },
            "TPSF": {
              "TPB1ADR": {
                "bit": 0,
                "description": "TX packet buffer address",
                "width": 10
              },
              "ENTXP": {
                "bit": 31,
                "description": "Enable TX partial store and forward operation"
              }
            },
            "RPSF": {
              "RPB1ADR": {
                "bit": 0,
                "description": "RX packet buffer address",
                "width": 10
              },
              "ENRXP": {
                "bit": 31,
                "description": "Enable RX partial store and forward operation"
              }
            },
            "RJFML": {
              "FML": {
                "bit": 0,
                "description": "Frame Max Length",
                "width": 14
              }
            },
            "HRB": {
              "ADDR": {
                "bit": 0,
                "description": "Hash Address",
                "width": 32
              }
            },
            "HRT": {
              "ADDR": {
                "bit": 0,
                "description": "Hash Address",
                "width": 32
              }
            },
            "SAB": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1",
                "width": 32
              }
            },
            "SAT": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1",
                "width": 16
              }
            },
            "TIDM[%s]": {
              "TID": {
                "bit": 0,
                "description": "Type ID Match 1",
                "width": 16
              }
            },
            "WOL": {
              "IP": {
                "bit": 0,
                "description": "IP address",
                "width": 16
              },
              "MAG": {
                "bit": 16,
                "description": "Event enable"
              },
              "ARP": {
                "bit": 17,
                "description": "LAN ARP req"
              },
              "SA1": {
                "bit": 18,
                "description": "WOL specific address reg 1"
              },
              "MTI": {
                "bit": 19,
                "description": "WOL LAN multicast"
              }
            },
            "IPGS": {
              "FL": {
                "bit": 0,
                "description": "Frame Length",
                "width": 16
              }
            },
            "SVLAN": {
              "VLAN_TYPE": {
                "bit": 0,
                "description": "User Defined VLAN_TYPE Field",
                "width": 16
              },
              "ESVLAN": {
                "bit": 31,
                "description": "Enable Stacked VLAN Processing Mode"
              }
            },
            "TPFCP": {
              "PEV": {
                "bit": 0,
                "description": "Priority Enable Vector",
                "width": 8
              },
              "PQ": {
                "bit": 8,
                "description": "Pause Quantum",
                "width": 8
              }
            },
            "SAMB1": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1 Mask",
                "width": 32
              }
            },
            "SAMT1": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1 Mask",
                "width": 16
              }
            },
            "NSC": {
              "NANOSEC": {
                "bit": 0,
                "description": "1588 Timer Nanosecond comparison value",
                "width": 21
              }
            },
            "SCL": {
              "SEC": {
                "bit": 0,
                "description": "1588 Timer Second comparison value",
                "width": 32
              }
            },
            "SCH": {
              "SEC": {
                "bit": 0,
                "description": "1588 Timer Second comparison value",
                "width": 16
              }
            },
            "EFTSH": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 16
              }
            },
            "EFRSH": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 16
              }
            },
            "PEFTSH": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 16
              }
            },
            "PEFRSH": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 16
              }
            },
            "OTLO": {
              "TXO": {
                "bit": 0,
                "description": "Transmitted Octets",
                "width": 32
              }
            },
            "OTHI": {
              "TXO": {
                "bit": 0,
                "description": "Transmitted Octets",
                "width": 16
              }
            },
            "FT": {
              "FTX": {
                "bit": 0,
                "description": "Frames Transmitted without Error",
                "width": 32
              }
            },
            "BCFT": {
              "BFTX": {
                "bit": 0,
                "description": "Broadcast Frames Transmitted without Error",
                "width": 32
              }
            },
            "MFT": {
              "MFTX": {
                "bit": 0,
                "description": "Multicast Frames Transmitted without Error",
                "width": 32
              }
            },
            "PFT": {
              "PFTX": {
                "bit": 0,
                "description": "Pause Frames Transmitted Register",
                "width": 16
              }
            },
            "BFT64": {
              "NFTX": {
                "bit": 0,
                "description": "64 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT127": {
              "NFTX": {
                "bit": 0,
                "description": "65 to 127 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT255": {
              "NFTX": {
                "bit": 0,
                "description": "128 to 255 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT511": {
              "NFTX": {
                "bit": 0,
                "description": "256 to 511 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT1023": {
              "NFTX": {
                "bit": 0,
                "description": "512 to 1023 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT1518": {
              "NFTX": {
                "bit": 0,
                "description": "1024 to 1518 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "GTBFT1518": {
              "NFTX": {
                "bit": 0,
                "description": "Greater than 1518 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TUR": {
              "TXUNR": {
                "bit": 0,
                "description": "Transmit Underruns",
                "width": 10
              }
            },
            "SCF": {
              "SCOL": {
                "bit": 0,
                "description": "Single Collision",
                "width": 18
              }
            },
            "MCF": {
              "MCOL": {
                "bit": 0,
                "description": "Multiple Collision",
                "width": 18
              }
            },
            "EC": {
              "XCOL": {
                "bit": 0,
                "description": "Excessive Collisions",
                "width": 10
              }
            },
            "LC": {
              "LCOL": {
                "bit": 0,
                "description": "Late Collisions",
                "width": 10
              }
            },
            "DTF": {
              "DEFT": {
                "bit": 0,
                "description": "Deferred Transmission",
                "width": 18
              }
            },
            "CSE": {
              "CSR": {
                "bit": 0,
                "description": "Carrier Sense Error",
                "width": 10
              }
            },
            "ORLO": {
              "RXO": {
                "bit": 0,
                "description": "Received Octets",
                "width": 32
              }
            },
            "ORHI": {
              "RXO": {
                "bit": 0,
                "description": "Received Octets",
                "width": 16
              }
            },
            "FR": {
              "FRX": {
                "bit": 0,
                "description": "Frames Received without Error",
                "width": 32
              }
            },
            "BCFR": {
              "BFRX": {
                "bit": 0,
                "description": "Broadcast Frames Received without Error",
                "width": 32
              }
            },
            "MFR": {
              "MFRX": {
                "bit": 0,
                "description": "Multicast Frames Received without Error",
                "width": 32
              }
            },
            "PFR": {
              "PFRX": {
                "bit": 0,
                "description": "Pause Frames Received Register",
                "width": 16
              }
            },
            "BFR64": {
              "NFRX": {
                "bit": 0,
                "description": "64 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR127": {
              "NFRX": {
                "bit": 0,
                "description": "65 to 127 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR255": {
              "NFRX": {
                "bit": 0,
                "description": "128 to 255 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR511": {
              "NFRX": {
                "bit": 0,
                "description": "256 to 511 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR1023": {
              "NFRX": {
                "bit": 0,
                "description": "512 to 1023 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR1518": {
              "NFRX": {
                "bit": 0,
                "description": "1024 to 1518 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TMXBFR": {
              "NFRX": {
                "bit": 0,
                "description": "1519 to Maximum Byte Frames Received without Error",
                "width": 32
              }
            },
            "UFR": {
              "UFRX": {
                "bit": 0,
                "description": "Undersize Frames Received",
                "width": 10
              }
            },
            "OFR": {
              "OFRX": {
                "bit": 0,
                "description": "Oversized Frames Received",
                "width": 10
              }
            },
            "JR": {
              "JRX": {
                "bit": 0,
                "description": "Jabbers Received",
                "width": 10
              }
            },
            "FCSE": {
              "FCKR": {
                "bit": 0,
                "description": "Frame Check Sequence Errors",
                "width": 10
              }
            },
            "LFFE": {
              "LFER": {
                "bit": 0,
                "description": "Length Field Frame Errors",
                "width": 10
              }
            },
            "RSE": {
              "RXSE": {
                "bit": 0,
                "description": "Receive Symbol Errors",
                "width": 10
              }
            },
            "AE": {
              "AER": {
                "bit": 0,
                "description": "Alignment Errors",
                "width": 10
              }
            },
            "RRE": {
              "RXRER": {
                "bit": 0,
                "description": "Receive Resource Errors",
                "width": 18
              }
            },
            "ROE": {
              "RXOVR": {
                "bit": 0,
                "description": "Receive Overruns",
                "width": 10
              }
            },
            "IHCE": {
              "HCKER": {
                "bit": 0,
                "description": "IP Header Checksum Errors",
                "width": 8
              }
            },
            "TCE": {
              "TCKER": {
                "bit": 0,
                "description": "TCP Checksum Errors",
                "width": 8
              }
            },
            "UCE": {
              "UCKER": {
                "bit": 0,
                "description": "UDP Checksum Errors",
                "width": 8
              }
            },
            "TISUBN": {
              "LSBTIR": {
                "bit": 0,
                "description": "Lower Significant Bits of Timer Increment",
                "width": 16
              }
            },
            "TSH": {
              "TCS": {
                "bit": 0,
                "description": "Timer Count in Seconds",
                "width": 16
              }
            },
            "TSSSL": {
              "VTS": {
                "bit": 0,
                "description": "Value of Timer Seconds Register Capture",
                "width": 32
              }
            },
            "TSSN": {
              "VTN": {
                "bit": 0,
                "description": "Value Timer Nanoseconds Register Capture",
                "width": 30
              }
            },
            "TSL": {
              "TCS": {
                "bit": 0,
                "description": "Timer Count in Seconds",
                "width": 32
              }
            },
            "TN": {
              "TNS": {
                "bit": 0,
                "description": "Timer Count in Nanoseconds",
                "width": 30
              }
            },
            "TA": {
              "ITDT": {
                "bit": 0,
                "description": "Increment/Decrement",
                "width": 30
              },
              "ADJ": {
                "bit": 31,
                "description": "Adjust 1588 Timer"
              }
            },
            "TI": {
              "CNS": {
                "bit": 0,
                "description": "Count Nanoseconds",
                "width": 8
              },
              "ACNS": {
                "bit": 8,
                "description": "Alternative Count Nanoseconds",
                "width": 8
              },
              "NIT": {
                "bit": 16,
                "description": "Number of Increments",
                "width": 8
              }
            },
            "EFTSL": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "EFTN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "EFRSL": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "EFRN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "PEFTSL": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "PEFTN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "PEFRSL": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "PEFRN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "RLPITR": {
              "RLPITR": {
                "bit": 0,
                "description": "Count number of times transition from rx normal idle to low power idle",
                "width": 16
              }
            },
            "RLPITI": {
              "RLPITI": {
                "bit": 0,
                "description": "Increment once over 16 ahb clock when LPI indication bit 20 is set in rx mode",
                "width": 24
              }
            },
            "TLPITR": {
              "TLPITR": {
                "bit": 0,
                "description": "Count number of times enable LPI tx bit 20 goes from low to high",
                "width": 16
              }
            },
            "TLPITI": {
              "TLPITI": {
                "bit": 0,
                "description": "Increment once over 16 ahb clock when LPI indication bit 20 is set in tx mode",
                "width": 24
              }
            }
          }
        },
        "HMATRIX": {
          "instances": [
            {
              "name": "HMATRIX",
              "base": "0x4100C000"
            }
          ],
          "registers": {
            "PRAS": {
              "offset": "0x00",
              "size": 32,
              "description": "Priority A for Slave"
            },
            "PRBS": {
              "offset": "0x04",
              "size": 32,
              "description": "Priority B for Slave"
            }
          }
        },
        "ICM": {
          "instances": [
            {
              "name": "ICM",
              "base": "0x42002C00",
              "irq": 132
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Control"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Status"
            },
            "IER": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable"
            },
            "IDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Disable"
            },
            "IMR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Mask"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Status"
            },
            "UASR": {
              "offset": "0x20",
              "size": 32,
              "description": "Undefined Access Status"
            },
            "DSCR": {
              "offset": "0x30",
              "size": 32,
              "description": "Region Descriptor Area Start Address"
            },
            "HASH": {
              "offset": "0x34",
              "size": 32,
              "description": "Region Hash Area Start Address"
            },
            "UIHVAL[%s]": {
              "offset": "0x38",
              "size": 32,
              "description": "User Initial Hash Value n"
            }
          },
          "bits": {
            "CFG": {
              "WBDIS": {
                "bit": 0,
                "description": "Write Back Disable"
              },
              "EOMDIS": {
                "bit": 1,
                "description": "End of Monitoring Disable"
              },
              "SLBDIS": {
                "bit": 2,
                "description": "Secondary List Branching Disable"
              },
              "BBC": {
                "bit": 4,
                "description": "Bus Burden Control",
                "width": 4
              },
              "ASCD": {
                "bit": 8,
                "description": "Automatic Switch To Compare Digest"
              },
              "DUALBUFF": {
                "bit": 9,
                "description": "Dual Input Buffer"
              },
              "UIHASH": {
                "bit": 12,
                "description": "User Initial Hash Value"
              },
              "UALGO": {
                "bit": 13,
                "description": "User SHA Algorithm",
                "width": 3
              },
              "HAPROT": {
                "bit": 16,
                "description": "Region Hash Area Protection",
                "width": 6
              },
              "DAPROT": {
                "bit": 24,
                "description": "Region Descriptor Area Protection",
                "width": 6
              }
            },
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "ICM Enable"
              },
              "DISABLE": {
                "bit": 1,
                "description": "ICM Disable Register"
              },
              "SWRST": {
                "bit": 2,
                "description": "Software Reset"
              },
              "REHASH": {
                "bit": 4,
                "description": "Recompute Internal Hash",
                "width": 4
              },
              "RMDIS": {
                "bit": 8,
                "description": "Region Monitoring Disable",
                "width": 4
              },
              "RMEN": {
                "bit": 12,
                "description": "Region Monitoring Enable",
                "width": 4
              }
            },
            "SR": {
              "ENABLE": {
                "bit": 0,
                "description": "ICM Controller Enable Register"
              },
              "RAWRMDIS": {
                "bit": 8,
                "description": "RAW Region Monitoring Disabled Status",
                "width": 4
              },
              "RMDIS": {
                "bit": 12,
                "description": "Region Monitoring Disabled Status",
                "width": 4
              }
            },
            "IER": {
              "RHC": {
                "bit": 0,
                "description": "Region Hash Completed Interrupt Enable",
                "width": 4
              },
              "RDM": {
                "bit": 4,
                "description": "Region Digest Mismatch Interrupt Enable",
                "width": 4
              },
              "RBE": {
                "bit": 8,
                "description": "Region Bus Error Interrupt Enable",
                "width": 4
              },
              "RWC": {
                "bit": 12,
                "description": "Region Wrap Condition detected Interrupt Enable",
                "width": 4
              },
              "REC": {
                "bit": 16,
                "description": "Region End bit Condition Detected Interrupt Enable",
                "width": 4
              },
              "RSU": {
                "bit": 20,
                "description": "Region Status Updated Interrupt Disable",
                "width": 4
              },
              "URAD": {
                "bit": 24,
                "description": "Undefined Register Access Detection Interrupt Enable"
              }
            },
            "IDR": {
              "RHC": {
                "bit": 0,
                "description": "Region Hash Completed Interrupt Disable",
                "width": 4
              },
              "RDM": {
                "bit": 4,
                "description": "Region Digest Mismatch Interrupt Disable",
                "width": 4
              },
              "RBE": {
                "bit": 8,
                "description": "Region Bus Error Interrupt Disable",
                "width": 4
              },
              "RWC": {
                "bit": 12,
                "description": "Region Wrap Condition Detected Interrupt Disable",
                "width": 4
              },
              "REC": {
                "bit": 16,
                "description": "Region End bit Condition detected Interrupt Disable",
                "width": 4
              },
              "RSU": {
                "bit": 20,
                "description": "Region Status Updated Interrupt Disable",
                "width": 4
              },
              "URAD": {
                "bit": 24,
                "description": "Undefined Register Access Detection Interrupt Disable"
              }
            },
            "IMR": {
              "RHC": {
                "bit": 0,
                "description": "Region Hash Completed Interrupt Mask",
                "width": 4
              },
              "RDM": {
                "bit": 4,
                "description": "Region Digest Mismatch Interrupt Mask",
                "width": 4
              },
              "RBE": {
                "bit": 8,
                "description": "Region Bus Error Interrupt Mask",
                "width": 4
              },
              "RWC": {
                "bit": 12,
                "description": "Region Wrap Condition Detected Interrupt Mask",
                "width": 4
              },
              "REC": {
                "bit": 16,
                "description": "Region End bit Condition Detected Interrupt Mask",
                "width": 4
              },
              "RSU": {
                "bit": 20,
                "description": "Region Status Updated Interrupt Mask",
                "width": 4
              },
              "URAD": {
                "bit": 24,
                "description": "Undefined Register Access Detection Interrupt Mask"
              }
            },
            "ISR": {
              "RHC": {
                "bit": 0,
                "description": "Region Hash Completed",
                "width": 4
              },
              "RDM": {
                "bit": 4,
                "description": "Region Digest Mismatch",
                "width": 4
              },
              "RBE": {
                "bit": 8,
                "description": "Region Bus Error",
                "width": 4
              },
              "RWC": {
                "bit": 12,
                "description": "Region Wrap Condition Detected",
                "width": 4
              },
              "REC": {
                "bit": 16,
                "description": "Region End bit Condition Detected",
                "width": 4
              },
              "RSU": {
                "bit": 20,
                "description": "Region Status Updated Detected",
                "width": 4
              },
              "URAD": {
                "bit": 24,
                "description": "Undefined Register Access Detection Status"
              }
            },
            "UASR": {
              "URAT": {
                "bit": 0,
                "description": "Undefined Register Access Trace",
                "width": 3
              }
            },
            "DSCR": {
              "DASA": {
                "bit": 6,
                "description": "Descriptor Area Start Address",
                "width": 26
              }
            },
            "HASH": {
              "HASA": {
                "bit": 7,
                "description": "Hash Area Start Address",
                "width": 25
              }
            },
            "UIHVAL[%s]": {
              "VAL": {
                "bit": 0,
                "description": "Initial Hash Value",
                "width": 32
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S",
              "base": "0x43002800",
              "irq": 128
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control A"
            },
            "CLKCTRL[%s]": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock Unit n Control"
            },
            "INTENCLR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x10",
              "size": 16,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x14",
              "size": 16,
              "description": "Interrupt Flag Status and Clear"
            },
            "SYNCBUSY": {
              "offset": "0x18",
              "size": 16,
              "description": "Synchronization Status"
            },
            "TXCTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "Tx Serializer Control"
            },
            "RXCTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "Rx Serializer Control"
            },
            "TXDATA": {
              "offset": "0x30",
              "size": 32,
              "description": "Tx Data"
            },
            "RXDATA": {
              "offset": "0x34",
              "size": 32,
              "description": "Rx Data"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "CKEN0": {
                "bit": 2,
                "description": "Clock Unit 0 Enable"
              },
              "CKEN1": {
                "bit": 3,
                "description": "Clock Unit 1 Enable"
              },
              "TXEN": {
                "bit": 4,
                "description": "Tx Serializer Enable"
              },
              "RXEN": {
                "bit": 5,
                "description": "Rx Serializer Enable"
              }
            },
            "CLKCTRL[%s]": {
              "SLOTSIZE": {
                "bit": 0,
                "description": "Slot Size",
                "width": 2
              },
              "NBSLOTS": {
                "bit": 2,
                "description": "Number of Slots in Frame",
                "width": 3
              },
              "FSWIDTH": {
                "bit": 5,
                "description": "Frame Sync Width",
                "width": 2
              },
              "BITDELAY": {
                "bit": 7,
                "description": "Data Delay from Frame Sync"
              },
              "FSSEL": {
                "bit": 8,
                "description": "Frame Sync Select"
              },
              "FSINV": {
                "bit": 9,
                "description": "Frame Sync Invert"
              },
              "FSOUTINV": {
                "bit": 10,
                "description": "Frame Sync Output Invert"
              },
              "SCKSEL": {
                "bit": 11,
                "description": "Serial Clock Select"
              },
              "SCKOUTINV": {
                "bit": 12,
                "description": "Serial Clock Output Invert"
              },
              "MCKSEL": {
                "bit": 13,
                "description": "Master Clock Select"
              },
              "MCKEN": {
                "bit": 14,
                "description": "Master Clock Enable"
              },
              "MCKOUTINV": {
                "bit": 15,
                "description": "Master Clock Output Invert"
              },
              "MCKDIV": {
                "bit": 16,
                "description": "Master Clock Division Factor",
                "width": 6
              },
              "MCKOUTDIV": {
                "bit": 24,
                "description": "Master Clock Output Division Factor",
                "width": 6
              }
            },
            "INTENCLR": {
              "RXRDY0": {
                "bit": 0,
                "description": "Receive Ready 0 Interrupt Enable"
              },
              "RXRDY1": {
                "bit": 1,
                "description": "Receive Ready 1 Interrupt Enable"
              },
              "RXOR0": {
                "bit": 4,
                "description": "Receive Overrun 0 Interrupt Enable"
              },
              "RXOR1": {
                "bit": 5,
                "description": "Receive Overrun 1 Interrupt Enable"
              },
              "TXRDY0": {
                "bit": 8,
                "description": "Transmit Ready 0 Interrupt Enable"
              },
              "TXRDY1": {
                "bit": 9,
                "description": "Transmit Ready 1 Interrupt Enable"
              },
              "TXUR0": {
                "bit": 12,
                "description": "Transmit Underrun 0 Interrupt Enable"
              },
              "TXUR1": {
                "bit": 13,
                "description": "Transmit Underrun 1 Interrupt Enable"
              }
            },
            "INTENSET": {
              "RXRDY0": {
                "bit": 0,
                "description": "Receive Ready 0 Interrupt Enable"
              },
              "RXRDY1": {
                "bit": 1,
                "description": "Receive Ready 1 Interrupt Enable"
              },
              "RXOR0": {
                "bit": 4,
                "description": "Receive Overrun 0 Interrupt Enable"
              },
              "RXOR1": {
                "bit": 5,
                "description": "Receive Overrun 1 Interrupt Enable"
              },
              "TXRDY0": {
                "bit": 8,
                "description": "Transmit Ready 0 Interrupt Enable"
              },
              "TXRDY1": {
                "bit": 9,
                "description": "Transmit Ready 1 Interrupt Enable"
              },
              "TXUR0": {
                "bit": 12,
                "description": "Transmit Underrun 0 Interrupt Enable"
              },
              "TXUR1": {
                "bit": 13,
                "description": "Transmit Underrun 1 Interrupt Enable"
              }
            },
            "INTFLAG": {
              "RXRDY0": {
                "bit": 0,
                "description": "Receive Ready 0"
              },
              "RXRDY1": {
                "bit": 1,
                "description": "Receive Ready 1"
              },
              "RXOR0": {
                "bit": 4,
                "description": "Receive Overrun 0"
              },
              "RXOR1": {
                "bit": 5,
                "description": "Receive Overrun 1"
              },
              "TXRDY0": {
                "bit": 8,
                "description": "Transmit Ready 0"
              },
              "TXRDY1": {
                "bit": 9,
                "description": "Transmit Ready 1"
              },
              "TXUR0": {
                "bit": 12,
                "description": "Transmit Underrun 0"
              },
              "TXUR1": {
                "bit": 13,
                "description": "Transmit Underrun 1"
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset Synchronization Status"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable Synchronization Status"
              },
              "CKEN0": {
                "bit": 2,
                "description": "Clock Unit 0 Enable Synchronization Status"
              },
              "CKEN1": {
                "bit": 3,
                "description": "Clock Unit 1 Enable Synchronization Status"
              },
              "TXEN": {
                "bit": 4,
                "description": "Tx Serializer Enable Synchronization Status"
              },
              "RXEN": {
                "bit": 5,
                "description": "Rx Serializer Enable Synchronization Status"
              },
              "TXDATA": {
                "bit": 8,
                "description": "Tx Data Synchronization Status"
              },
              "RXDATA": {
                "bit": 9,
                "description": "Rx Data Synchronization Status"
              }
            },
            "TXCTRL": {
              "SERMODE": {
                "bit": 0,
                "description": "Serializer Mode",
                "width": 2
              },
              "TXDEFAULT": {
                "bit": 2,
                "description": "Line Default Line when Slot Disabled",
                "width": 2
              },
              "TXSAME": {
                "bit": 4,
                "description": "Transmit Data when Underrun"
              },
              "CLKSEL": {
                "bit": 5,
                "description": "Clock Unit Selection"
              },
              "SLOTADJ": {
                "bit": 7,
                "description": "Data Slot Formatting Adjust"
              },
              "DATASIZE": {
                "bit": 8,
                "description": "Data Word Size",
                "width": 3
              },
              "WORDADJ": {
                "bit": 12,
                "description": "Data Word Formatting Adjust"
              },
              "EXTEND": {
                "bit": 13,
                "description": "Data Formatting Bit Extension",
                "width": 2
              },
              "BITREV": {
                "bit": 15,
                "description": "Data Formatting Bit Reverse"
              },
              "SLOTDIS0": {
                "bit": 16,
                "description": "Slot 0 Disabled for this Serializer"
              },
              "SLOTDIS1": {
                "bit": 17,
                "description": "Slot 1 Disabled for this Serializer"
              },
              "SLOTDIS2": {
                "bit": 18,
                "description": "Slot 2 Disabled for this Serializer"
              },
              "SLOTDIS3": {
                "bit": 19,
                "description": "Slot 3 Disabled for this Serializer"
              },
              "SLOTDIS4": {
                "bit": 20,
                "description": "Slot 4 Disabled for this Serializer"
              },
              "SLOTDIS5": {
                "bit": 21,
                "description": "Slot 5 Disabled for this Serializer"
              },
              "SLOTDIS6": {
                "bit": 22,
                "description": "Slot 6 Disabled for this Serializer"
              },
              "SLOTDIS7": {
                "bit": 23,
                "description": "Slot 7 Disabled for this Serializer"
              },
              "MONO": {
                "bit": 24,
                "description": "Mono Mode"
              },
              "DMA": {
                "bit": 25,
                "description": "Single or Multiple DMA Channels"
              }
            },
            "RXCTRL": {
              "SERMODE": {
                "bit": 0,
                "description": "Serializer Mode",
                "width": 2
              },
              "CLKSEL": {
                "bit": 5,
                "description": "Clock Unit Selection"
              },
              "SLOTADJ": {
                "bit": 7,
                "description": "Data Slot Formatting Adjust"
              },
              "DATASIZE": {
                "bit": 8,
                "description": "Data Word Size",
                "width": 3
              },
              "WORDADJ": {
                "bit": 12,
                "description": "Data Word Formatting Adjust"
              },
              "EXTEND": {
                "bit": 13,
                "description": "Data Formatting Bit Extension",
                "width": 2
              },
              "BITREV": {
                "bit": 15,
                "description": "Data Formatting Bit Reverse"
              },
              "SLOTDIS0": {
                "bit": 16,
                "description": "Slot 0 Disabled for this Serializer"
              },
              "SLOTDIS1": {
                "bit": 17,
                "description": "Slot 1 Disabled for this Serializer"
              },
              "SLOTDIS2": {
                "bit": 18,
                "description": "Slot 2 Disabled for this Serializer"
              },
              "SLOTDIS3": {
                "bit": 19,
                "description": "Slot 3 Disabled for this Serializer"
              },
              "SLOTDIS4": {
                "bit": 20,
                "description": "Slot 4 Disabled for this Serializer"
              },
              "SLOTDIS5": {
                "bit": 21,
                "description": "Slot 5 Disabled for this Serializer"
              },
              "SLOTDIS6": {
                "bit": 22,
                "description": "Slot 6 Disabled for this Serializer"
              },
              "SLOTDIS7": {
                "bit": 23,
                "description": "Slot 7 Disabled for this Serializer"
              },
              "MONO": {
                "bit": 24,
                "description": "Mono Mode"
              },
              "DMA": {
                "bit": 25,
                "description": "Single or Multiple DMA Channels"
              },
              "RXLOOP": {
                "bit": 26,
                "description": "Loop-back Test Mode"
              }
            },
            "TXDATA": {
              "DATA": {
                "bit": 0,
                "description": "Sample Data",
                "width": 32
              }
            },
            "RXDATA": {
              "DATA": {
                "bit": 0,
                "description": "Sample Data",
                "width": 32
              }
            }
          }
        },
        "MCLK": {
          "instances": [
            {
              "name": "MCLK",
              "base": "0x40000800",
              "irq": 1
            }
          ],
          "registers": {
            "INTENCLR": {
              "offset": "0x01",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x02",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x03",
              "size": 8,
              "description": "Interrupt Flag Status and Clear"
            },
            "HSDIV": {
              "offset": "0x04",
              "size": 8,
              "description": "HS Clock Division"
            },
            "CPUDIV": {
              "offset": "0x05",
              "size": 8,
              "description": "CPU Clock Division"
            },
            "AHBMASK": {
              "offset": "0x10",
              "size": 32,
              "description": "AHB Mask"
            },
            "APBAMASK": {
              "offset": "0x14",
              "size": 32,
              "description": "APBA Mask"
            },
            "APBBMASK": {
              "offset": "0x18",
              "size": 32,
              "description": "APBB Mask"
            },
            "APBCMASK": {
              "offset": "0x1C",
              "size": 32,
              "description": "APBC Mask"
            },
            "APBDMASK": {
              "offset": "0x20",
              "size": 32,
              "description": "APBD Mask"
            }
          },
          "bits": {
            "INTENCLR": {
              "CKRDY": {
                "bit": 0,
                "description": "Clock Ready Interrupt Enable"
              }
            },
            "INTENSET": {
              "CKRDY": {
                "bit": 0,
                "description": "Clock Ready Interrupt Enable"
              }
            },
            "INTFLAG": {
              "CKRDY": {
                "bit": 0,
                "description": "Clock Ready"
              }
            },
            "HSDIV": {
              "DIV": {
                "bit": 0,
                "description": "CPU Clock Division Factor",
                "width": 8
              }
            },
            "CPUDIV": {
              "DIV": {
                "bit": 0,
                "description": "Low-Power Clock Division Factor",
                "width": 8
              }
            },
            "AHBMASK": {
              "HPB0_": {
                "bit": 0,
                "description": "HPB0 AHB Clock Mask"
              },
              "HPB1_": {
                "bit": 1,
                "description": "HPB1 AHB Clock Mask"
              },
              "HPB2_": {
                "bit": 2,
                "description": "HPB2 AHB Clock Mask"
              },
              "HPB3_": {
                "bit": 3,
                "description": "HPB3 AHB Clock Mask"
              },
              "DSU_": {
                "bit": 4,
                "description": "DSU AHB Clock Mask"
              },
              "HMATRIX_": {
                "bit": 5,
                "description": "HMATRIX AHB Clock Mask"
              },
              "NVMCTRL_": {
                "bit": 6,
                "description": "NVMCTRL AHB Clock Mask"
              },
              "HSRAM_": {
                "bit": 7,
                "description": "HSRAM AHB Clock Mask"
              },
              "CMCC_": {
                "bit": 8,
                "description": "CMCC AHB Clock Mask"
              },
              "DMAC_": {
                "bit": 9,
                "description": "DMAC AHB Clock Mask"
              },
              "USB_": {
                "bit": 10,
                "description": "USB AHB Clock Mask"
              },
              "BKUPRAM_": {
                "bit": 11,
                "description": "BKUPRAM AHB Clock Mask"
              },
              "PAC_": {
                "bit": 12,
                "description": "PAC AHB Clock Mask"
              },
              "QSPI_": {
                "bit": 13,
                "description": "QSPI AHB Clock Mask"
              },
              "GMAC_": {
                "bit": 14,
                "description": "GMAC AHB Clock Mask"
              },
              "SDHC0_": {
                "bit": 15,
                "description": "SDHC0 AHB Clock Mask"
              },
              "SDHC1_": {
                "bit": 16,
                "description": "SDHC1 AHB Clock Mask"
              },
              "ICM_": {
                "bit": 19,
                "description": "ICM AHB Clock Mask"
              },
              "PUKCC_": {
                "bit": 20,
                "description": "PUKCC AHB Clock Mask"
              },
              "QSPI_2X_": {
                "bit": 21,
                "description": "QSPI_2X AHB Clock Mask"
              },
              "NVMCTRL_SMEEPROM_": {
                "bit": 22,
                "description": "NVMCTRL_SMEEPROM AHB Clock Mask"
              },
              "NVMCTRL_CACHE_": {
                "bit": 23,
                "description": "NVMCTRL_CACHE AHB Clock Mask"
              }
            },
            "APBAMASK": {
              "PAC_": {
                "bit": 0,
                "description": "PAC APB Clock Enable"
              },
              "PM_": {
                "bit": 1,
                "description": "PM APB Clock Enable"
              },
              "MCLK_": {
                "bit": 2,
                "description": "MCLK APB Clock Enable"
              },
              "RSTC_": {
                "bit": 3,
                "description": "RSTC APB Clock Enable"
              },
              "OSCCTRL_": {
                "bit": 4,
                "description": "OSCCTRL APB Clock Enable"
              },
              "OSC32KCTRL_": {
                "bit": 5,
                "description": "OSC32KCTRL APB Clock Enable"
              },
              "SUPC_": {
                "bit": 6,
                "description": "SUPC APB Clock Enable"
              },
              "GCLK_": {
                "bit": 7,
                "description": "GCLK APB Clock Enable"
              },
              "WDT_": {
                "bit": 8,
                "description": "WDT APB Clock Enable"
              },
              "RTC_": {
                "bit": 9,
                "description": "RTC APB Clock Enable"
              },
              "EIC_": {
                "bit": 10,
                "description": "EIC APB Clock Enable"
              },
              "FREQM_": {
                "bit": 11,
                "description": "FREQM APB Clock Enable"
              },
              "SERCOM0_": {
                "bit": 12,
                "description": "SERCOM0 APB Clock Enable"
              },
              "SERCOM1_": {
                "bit": 13,
                "description": "SERCOM1 APB Clock Enable"
              },
              "TC0_": {
                "bit": 14,
                "description": "TC0 APB Clock Enable"
              },
              "TC1_": {
                "bit": 15,
                "description": "TC1 APB Clock Enable"
              }
            },
            "APBBMASK": {
              "USB_": {
                "bit": 0,
                "description": "USB APB Clock Enable"
              },
              "DSU_": {
                "bit": 1,
                "description": "DSU APB Clock Enable"
              },
              "NVMCTRL_": {
                "bit": 2,
                "description": "NVMCTRL APB Clock Enable"
              },
              "PORT_": {
                "bit": 4,
                "description": "PORT APB Clock Enable"
              },
              "HMATRIX_": {
                "bit": 6,
                "description": "HMATRIX APB Clock Enable"
              },
              "EVSYS_": {
                "bit": 7,
                "description": "EVSYS APB Clock Enable"
              },
              "SERCOM2_": {
                "bit": 9,
                "description": "SERCOM2 APB Clock Enable"
              },
              "SERCOM3_": {
                "bit": 10,
                "description": "SERCOM3 APB Clock Enable"
              },
              "TCC0_": {
                "bit": 11,
                "description": "TCC0 APB Clock Enable"
              },
              "TCC1_": {
                "bit": 12,
                "description": "TCC1 APB Clock Enable"
              },
              "TC2_": {
                "bit": 13,
                "description": "TC2 APB Clock Enable"
              },
              "TC3_": {
                "bit": 14,
                "description": "TC3 APB Clock Enable"
              },
              "RAMECC_": {
                "bit": 16,
                "description": "RAMECC APB Clock Enable"
              }
            },
            "APBCMASK": {
              "GMAC_": {
                "bit": 2,
                "description": "GMAC APB Clock Enable"
              },
              "TCC2_": {
                "bit": 3,
                "description": "TCC2 APB Clock Enable"
              },
              "TCC3_": {
                "bit": 4,
                "description": "TCC3 APB Clock Enable"
              },
              "TC4_": {
                "bit": 5,
                "description": "TC4 APB Clock Enable"
              },
              "TC5_": {
                "bit": 6,
                "description": "TC5 APB Clock Enable"
              },
              "PDEC_": {
                "bit": 7,
                "description": "PDEC APB Clock Enable"
              },
              "AC_": {
                "bit": 8,
                "description": "AC APB Clock Enable"
              },
              "AES_": {
                "bit": 9,
                "description": "AES APB Clock Enable"
              },
              "TRNG_": {
                "bit": 10,
                "description": "TRNG APB Clock Enable"
              },
              "ICM_": {
                "bit": 11,
                "description": "ICM APB Clock Enable"
              },
              "QSPI_": {
                "bit": 13,
                "description": "QSPI APB Clock Enable"
              },
              "CCL_": {
                "bit": 14,
                "description": "CCL APB Clock Enable"
              }
            },
            "APBDMASK": {
              "SERCOM4_": {
                "bit": 0,
                "description": "SERCOM4 APB Clock Enable"
              },
              "SERCOM5_": {
                "bit": 1,
                "description": "SERCOM5 APB Clock Enable"
              },
              "SERCOM6_": {
                "bit": 2,
                "description": "SERCOM6 APB Clock Enable"
              },
              "SERCOM7_": {
                "bit": 3,
                "description": "SERCOM7 APB Clock Enable"
              },
              "TCC4_": {
                "bit": 4,
                "description": "TCC4 APB Clock Enable"
              },
              "TC6_": {
                "bit": 5,
                "description": "TC6 APB Clock Enable"
              },
              "TC7_": {
                "bit": 6,
                "description": "TC7 APB Clock Enable"
              },
              "ADC0_": {
                "bit": 7,
                "description": "ADC0 APB Clock Enable"
              },
              "ADC1_": {
                "bit": 8,
                "description": "ADC1 APB Clock Enable"
              },
              "DAC_": {
                "bit": 9,
                "description": "DAC APB Clock Enable"
              },
              "I2S_": {
                "bit": 10,
                "description": "I2S APB Clock Enable"
              },
              "PCC_": {
                "bit": 11,
                "description": "PCC APB Clock Enable"
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "NVMCTRL",
              "base": "0x41004000",
              "irq": 29
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 16,
              "description": "Control A"
            },
            "CTRLB": {
              "offset": "0x04",
              "size": 16,
              "description": "Control B"
            },
            "PARAM": {
              "offset": "0x08",
              "size": 32,
              "description": "NVM Parameter"
            },
            "INTENCLR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x0E",
              "size": 16,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x10",
              "size": 16,
              "description": "Interrupt Flag Status and Clear"
            },
            "STATUS": {
              "offset": "0x12",
              "size": 16,
              "description": "Status"
            },
            "ADDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Address"
            },
            "RUNLOCK": {
              "offset": "0x18",
              "size": 32,
              "description": "Lock Section"
            },
            "PBLDATA[%s]": {
              "offset": "0x1C",
              "size": 32,
              "description": "Page Buffer Load Data x"
            },
            "ECCERR": {
              "offset": "0x24",
              "size": 32,
              "description": "ECC Error Status Register"
            },
            "DBGCTRL": {
              "offset": "0x28",
              "size": 8,
              "description": "Debug Control"
            },
            "SEECFG": {
              "offset": "0x2A",
              "size": 8,
              "description": "SmartEEPROM Configuration Register"
            },
            "SEESTAT": {
              "offset": "0x2C",
              "size": 32,
              "description": "SmartEEPROM Status Register"
            }
          },
          "bits": {
            "CTRLA": {
              "AUTOWS": {
                "bit": 2,
                "description": "Auto Wait State Enable"
              },
              "SUSPEN": {
                "bit": 3,
                "description": "Suspend Enable"
              },
              "WMODE": {
                "bit": 4,
                "description": "Write Mode",
                "width": 2
              },
              "PRM": {
                "bit": 6,
                "description": "Power Reduction Mode during Sleep",
                "width": 2
              },
              "RWS": {
                "bit": 8,
                "description": "NVM Read Wait States",
                "width": 4
              },
              "AHBNS0": {
                "bit": 12,
                "description": "Force AHB0 access to NONSEQ, burst transfers are continuously rearbitrated"
              },
              "AHBNS1": {
                "bit": 13,
                "description": "Force AHB1 access to NONSEQ, burst transfers are continuously rearbitrated"
              },
              "CACHEDIS0": {
                "bit": 14,
                "description": "AHB0 Cache Disable"
              },
              "CACHEDIS1": {
                "bit": 15,
                "description": "AHB1 Cache Disable"
              }
            },
            "CTRLB": {
              "CMD": {
                "bit": 0,
                "description": "Command",
                "width": 7
              },
              "CMDEX": {
                "bit": 8,
                "description": "Command Execution",
                "width": 8
              }
            },
            "PARAM": {
              "NVMP": {
                "bit": 0,
                "description": "NVM Pages",
                "width": 16
              },
              "PSZ": {
                "bit": 16,
                "description": "Page Size",
                "width": 3
              },
              "SEE": {
                "bit": 31,
                "description": "SmartEEPROM Supported"
              }
            },
            "INTENCLR": {
              "DONE": {
                "bit": 0,
                "description": "Command Done Interrupt Clear"
              },
              "ADDRE": {
                "bit": 1,
                "description": "Address Error"
              },
              "PROGE": {
                "bit": 2,
                "description": "Programming Error Interrupt Clear"
              },
              "LOCKE": {
                "bit": 3,
                "description": "Lock Error Interrupt Clear"
              },
              "ECCSE": {
                "bit": 4,
                "description": "ECC Single Error Interrupt Clear"
              },
              "ECCDE": {
                "bit": 5,
                "description": "ECC Dual Error Interrupt Clear"
              },
              "NVME": {
                "bit": 6,
                "description": "NVM Error Interrupt Clear"
              },
              "SUSP": {
                "bit": 7,
                "description": "Suspended Write Or Erase Interrupt Clear"
              },
              "SEESFULL": {
                "bit": 8,
                "description": "Active SEES Full Interrupt Clear"
              },
              "SEESOVF": {
                "bit": 9,
                "description": "Active SEES Overflow Interrupt Clear"
              },
              "SEEWRC": {
                "bit": 10,
                "description": "SEE Write Completed Interrupt Clear"
              }
            },
            "INTENSET": {
              "DONE": {
                "bit": 0,
                "description": "Command Done Interrupt Enable"
              },
              "ADDRE": {
                "bit": 1,
                "description": "Address Error Interrupt Enable"
              },
              "PROGE": {
                "bit": 2,
                "description": "Programming Error Interrupt Enable"
              },
              "LOCKE": {
                "bit": 3,
                "description": "Lock Error Interrupt Enable"
              },
              "ECCSE": {
                "bit": 4,
                "description": "ECC Single Error Interrupt Enable"
              },
              "ECCDE": {
                "bit": 5,
                "description": "ECC Dual Error Interrupt Enable"
              },
              "NVME": {
                "bit": 6,
                "description": "NVM Error Interrupt Enable"
              },
              "SUSP": {
                "bit": 7,
                "description": "Suspended Write Or Erase  Interrupt Enable"
              },
              "SEESFULL": {
                "bit": 8,
                "description": "Active SEES Full Interrupt Enable"
              },
              "SEESOVF": {
                "bit": 9,
                "description": "Active SEES Overflow Interrupt Enable"
              },
              "SEEWRC": {
                "bit": 10,
                "description": "SEE Write Completed Interrupt Enable"
              }
            },
            "INTFLAG": {
              "DONE": {
                "bit": 0,
                "description": "Command Done"
              },
              "ADDRE": {
                "bit": 1,
                "description": "Address Error"
              },
              "PROGE": {
                "bit": 2,
                "description": "Programming Error"
              },
              "LOCKE": {
                "bit": 3,
                "description": "Lock Error"
              },
              "ECCSE": {
                "bit": 4,
                "description": "ECC Single Error"
              },
              "ECCDE": {
                "bit": 5,
                "description": "ECC Dual Error"
              },
              "NVME": {
                "bit": 6,
                "description": "NVM Error"
              },
              "SUSP": {
                "bit": 7,
                "description": "Suspended Write Or Erase Operation"
              },
              "SEESFULL": {
                "bit": 8,
                "description": "Active SEES Full"
              },
              "SEESOVF": {
                "bit": 9,
                "description": "Active SEES Overflow"
              },
              "SEEWRC": {
                "bit": 10,
                "description": "SEE Write Completed"
              }
            },
            "STATUS": {
              "READY": {
                "bit": 0,
                "description": "Ready to accept a command"
              },
              "PRM": {
                "bit": 1,
                "description": "Power Reduction Mode"
              },
              "LOAD": {
                "bit": 2,
                "description": "NVM Page Buffer Active Loading"
              },
              "SUSP": {
                "bit": 3,
                "description": "NVM Write Or Erase Operation Is Suspended"
              },
              "AFIRST": {
                "bit": 4,
                "description": "BANKA First"
              },
              "BPDIS": {
                "bit": 5,
                "description": "Boot Loader Protection Disable"
              },
              "BOOTPROT": {
                "bit": 8,
                "description": "Boot Loader Protection Size",
                "width": 4
              }
            },
            "ADDR": {
              "ADDR": {
                "bit": 0,
                "description": "NVM Address",
                "width": 24
              }
            },
            "RUNLOCK": {
              "RUNLOCK": {
                "bit": 0,
                "description": "Region Un-Lock Bits",
                "width": 32
              }
            },
            "PBLDATA[%s]": {
              "DATA": {
                "bit": 0,
                "description": "Page Buffer Data",
                "width": 32
              }
            },
            "ECCERR": {
              "ADDR": {
                "bit": 0,
                "description": "Error Address",
                "width": 24
              },
              "TYPEL": {
                "bit": 28,
                "description": "Low Double-Word Error Type",
                "width": 2
              },
              "TYPEH": {
                "bit": 30,
                "description": "High Double-Word Error Type",
                "width": 2
              }
            },
            "DBGCTRL": {
              "ECCDIS": {
                "bit": 0,
                "description": "Debugger ECC Read Disable"
              },
              "ECCELOG": {
                "bit": 1,
                "description": "Debugger ECC Error Tracking Mode"
              }
            },
            "SEECFG": {
              "WMODE": {
                "bit": 0,
                "description": "Write Mode"
              },
              "APRDIS": {
                "bit": 1,
                "description": "Automatic Page Reallocation Disable"
              }
            },
            "SEESTAT": {
              "ASEES": {
                "bit": 0,
                "description": "Active SmartEEPROM Sector"
              },
              "LOAD": {
                "bit": 1,
                "description": "Page Buffer Loaded"
              },
              "BUSY": {
                "bit": 2,
                "description": "Busy"
              },
              "LOCK": {
                "bit": 3,
                "description": "SmartEEPROM Write Access Is Locked"
              },
              "RLOCK": {
                "bit": 4,
                "description": "SmartEEPROM Write Access To Register Address Space Is Locked"
              },
              "SBLK": {
                "bit": 8,
                "description": "Blocks Number In a Sector",
                "width": 4
              },
              "PSZ": {
                "bit": 16,
                "description": "SmartEEPROM Page Size",
                "width": 3
              }
            }
          }
        },
        "OSCCTRL": {
          "instances": [
            {
              "name": "OSCCTRL",
              "base": "0x40001000",
              "irq": 2
            }
          ],
          "registers": {
            "EVCTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Event Control"
            },
            "INTENCLR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Flag Status and Clear"
            },
            "STATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "Status"
            },
            "XOSCCTRL[%s]": {
              "offset": "0x14",
              "size": 32,
              "description": "External Multipurpose Crystal Oscillator Control"
            },
            "DFLLCTRLA": {
              "offset": "0x1C",
              "size": 8,
              "description": "DFLL48M Control A"
            },
            "DFLLCTRLB": {
              "offset": "0x20",
              "size": 8,
              "description": "DFLL48M Control B"
            },
            "DFLLVAL": {
              "offset": "0x24",
              "size": 32,
              "description": "DFLL48M Value"
            },
            "DFLLMUL": {
              "offset": "0x28",
              "size": 32,
              "description": "DFLL48M Multiplier"
            },
            "DFLLSYNC": {
              "offset": "0x2C",
              "size": 8,
              "description": "DFLL48M Synchronization"
            },
            "DPLLCTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "DPLL Control A"
            },
            "DPLLRATIO": {
              "offset": "0x04",
              "size": 32,
              "description": "DPLL Ratio Control"
            },
            "DPLLCTRLB": {
              "offset": "0x08",
              "size": 32,
              "description": "DPLL Control B"
            },
            "DPLLSYNCBUSY": {
              "offset": "0x0C",
              "size": 32,
              "description": "DPLL Synchronization Busy"
            },
            "DPLLSTATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "DPLL Status"
            }
          },
          "bits": {
            "EVCTRL": {
              "CFDEO0": {
                "bit": 0,
                "description": "Clock 0 Failure Detector Event Output Enable"
              },
              "CFDEO1": {
                "bit": 1,
                "description": "Clock 1 Failure Detector Event Output Enable"
              }
            },
            "INTENCLR": {
              "XOSCRDY0": {
                "bit": 0,
                "description": "XOSC 0 Ready Interrupt Enable"
              },
              "XOSCRDY1": {
                "bit": 1,
                "description": "XOSC 1 Ready Interrupt Enable"
              },
              "XOSCFAIL0": {
                "bit": 2,
                "description": "XOSC 0 Clock Failure Detector Interrupt Enable"
              },
              "XOSCFAIL1": {
                "bit": 3,
                "description": "XOSC 1 Clock Failure Detector Interrupt Enable"
              },
              "DFLLRDY": {
                "bit": 8,
                "description": "DFLL Ready Interrupt Enable"
              },
              "DFLLOOB": {
                "bit": 9,
                "description": "DFLL Out Of Bounds Interrupt Enable"
              },
              "DFLLLCKF": {
                "bit": 10,
                "description": "DFLL Lock Fine Interrupt Enable"
              },
              "DFLLLCKC": {
                "bit": 11,
                "description": "DFLL Lock Coarse Interrupt Enable"
              },
              "DFLLRCS": {
                "bit": 12,
                "description": "DFLL Reference Clock Stopped Interrupt Enable"
              },
              "DPLL0LCKR": {
                "bit": 16,
                "description": "DPLL0 Lock Rise Interrupt Enable"
              },
              "DPLL0LCKF": {
                "bit": 17,
                "description": "DPLL0 Lock Fall Interrupt Enable"
              },
              "DPLL0LTO": {
                "bit": 18,
                "description": "DPLL0 Lock Timeout Interrupt Enable"
              },
              "DPLL0LDRTO": {
                "bit": 19,
                "description": "DPLL0 Loop Divider Ratio Update Complete Interrupt Enable"
              },
              "DPLL1LCKR": {
                "bit": 24,
                "description": "DPLL1 Lock Rise Interrupt Enable"
              },
              "DPLL1LCKF": {
                "bit": 25,
                "description": "DPLL1 Lock Fall Interrupt Enable"
              },
              "DPLL1LTO": {
                "bit": 26,
                "description": "DPLL1 Lock Timeout Interrupt Enable"
              },
              "DPLL1LDRTO": {
                "bit": 27,
                "description": "DPLL1 Loop Divider Ratio Update Complete Interrupt Enable"
              }
            },
            "INTENSET": {
              "XOSCRDY0": {
                "bit": 0,
                "description": "XOSC 0 Ready Interrupt Enable"
              },
              "XOSCRDY1": {
                "bit": 1,
                "description": "XOSC 1 Ready Interrupt Enable"
              },
              "XOSCFAIL0": {
                "bit": 2,
                "description": "XOSC 0 Clock Failure Detector Interrupt Enable"
              },
              "XOSCFAIL1": {
                "bit": 3,
                "description": "XOSC 1 Clock Failure Detector Interrupt Enable"
              },
              "DFLLRDY": {
                "bit": 8,
                "description": "DFLL Ready Interrupt Enable"
              },
              "DFLLOOB": {
                "bit": 9,
                "description": "DFLL Out Of Bounds Interrupt Enable"
              },
              "DFLLLCKF": {
                "bit": 10,
                "description": "DFLL Lock Fine Interrupt Enable"
              },
              "DFLLLCKC": {
                "bit": 11,
                "description": "DFLL Lock Coarse Interrupt Enable"
              },
              "DFLLRCS": {
                "bit": 12,
                "description": "DFLL Reference Clock Stopped Interrupt Enable"
              },
              "DPLL0LCKR": {
                "bit": 16,
                "description": "DPLL0 Lock Rise Interrupt Enable"
              },
              "DPLL0LCKF": {
                "bit": 17,
                "description": "DPLL0 Lock Fall Interrupt Enable"
              },
              "DPLL0LTO": {
                "bit": 18,
                "description": "DPLL0 Lock Timeout Interrupt Enable"
              },
              "DPLL0LDRTO": {
                "bit": 19,
                "description": "DPLL0 Loop Divider Ratio Update Complete Interrupt Enable"
              },
              "DPLL1LCKR": {
                "bit": 24,
                "description": "DPLL1 Lock Rise Interrupt Enable"
              },
              "DPLL1LCKF": {
                "bit": 25,
                "description": "DPLL1 Lock Fall Interrupt Enable"
              },
              "DPLL1LTO": {
                "bit": 26,
                "description": "DPLL1 Lock Timeout Interrupt Enable"
              },
              "DPLL1LDRTO": {
                "bit": 27,
                "description": "DPLL1 Loop Divider Ratio Update Complete Interrupt Enable"
              }
            },
            "INTFLAG": {
              "XOSCRDY0": {
                "bit": 0,
                "description": "XOSC 0 Ready"
              },
              "XOSCRDY1": {
                "bit": 1,
                "description": "XOSC 1 Ready"
              },
              "XOSCFAIL0": {
                "bit": 2,
                "description": "XOSC 0 Clock Failure Detector"
              },
              "XOSCFAIL1": {
                "bit": 3,
                "description": "XOSC 1 Clock Failure Detector"
              },
              "DFLLRDY": {
                "bit": 8,
                "description": "DFLL Ready"
              },
              "DFLLOOB": {
                "bit": 9,
                "description": "DFLL Out Of Bounds"
              },
              "DFLLLCKF": {
                "bit": 10,
                "description": "DFLL Lock Fine"
              },
              "DFLLLCKC": {
                "bit": 11,
                "description": "DFLL Lock Coarse"
              },
              "DFLLRCS": {
                "bit": 12,
                "description": "DFLL Reference Clock Stopped"
              },
              "DPLL0LCKR": {
                "bit": 16,
                "description": "DPLL0 Lock Rise"
              },
              "DPLL0LCKF": {
                "bit": 17,
                "description": "DPLL0 Lock Fall"
              },
              "DPLL0LTO": {
                "bit": 18,
                "description": "DPLL0 Lock Timeout"
              },
              "DPLL0LDRTO": {
                "bit": 19,
                "description": "DPLL0 Loop Divider Ratio Update Complete"
              },
              "DPLL1LCKR": {
                "bit": 24,
                "description": "DPLL1 Lock Rise"
              },
              "DPLL1LCKF": {
                "bit": 25,
                "description": "DPLL1 Lock Fall"
              },
              "DPLL1LTO": {
                "bit": 26,
                "description": "DPLL1 Lock Timeout"
              },
              "DPLL1LDRTO": {
                "bit": 27,
                "description": "DPLL1 Loop Divider Ratio Update Complete"
              }
            },
            "STATUS": {
              "XOSCRDY0": {
                "bit": 0,
                "description": "XOSC 0 Ready"
              },
              "XOSCRDY1": {
                "bit": 1,
                "description": "XOSC 1 Ready"
              },
              "XOSCFAIL0": {
                "bit": 2,
                "description": "XOSC 0 Clock Failure Detector"
              },
              "XOSCFAIL1": {
                "bit": 3,
                "description": "XOSC 1 Clock Failure Detector"
              },
              "XOSCCKSW0": {
                "bit": 4,
                "description": "XOSC 0 Clock Switch"
              },
              "XOSCCKSW1": {
                "bit": 5,
                "description": "XOSC 1 Clock Switch"
              },
              "DFLLRDY": {
                "bit": 8,
                "description": "DFLL Ready"
              },
              "DFLLOOB": {
                "bit": 9,
                "description": "DFLL Out Of Bounds"
              },
              "DFLLLCKF": {
                "bit": 10,
                "description": "DFLL Lock Fine"
              },
              "DFLLLCKC": {
                "bit": 11,
                "description": "DFLL Lock Coarse"
              },
              "DFLLRCS": {
                "bit": 12,
                "description": "DFLL Reference Clock Stopped"
              },
              "DPLL0LCKR": {
                "bit": 16,
                "description": "DPLL0 Lock Rise"
              },
              "DPLL0LCKF": {
                "bit": 17,
                "description": "DPLL0 Lock Fall"
              },
              "DPLL0TO": {
                "bit": 18,
                "description": "DPLL0 Timeout"
              },
              "DPLL0LDRTO": {
                "bit": 19,
                "description": "DPLL0 Loop Divider Ratio Update Complete"
              },
              "DPLL1LCKR": {
                "bit": 24,
                "description": "DPLL1 Lock Rise"
              },
              "DPLL1LCKF": {
                "bit": 25,
                "description": "DPLL1 Lock Fall"
              },
              "DPLL1TO": {
                "bit": 26,
                "description": "DPLL1 Timeout"
              },
              "DPLL1LDRTO": {
                "bit": 27,
                "description": "DPLL1 Loop Divider Ratio Update Complete"
              }
            },
            "XOSCCTRL[%s]": {
              "ENABLE": {
                "bit": 1,
                "description": "Oscillator Enable"
              },
              "XTALEN": {
                "bit": 2,
                "description": "Crystal Oscillator Enable"
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run in Standby"
              },
              "ONDEMAND": {
                "bit": 7,
                "description": "On Demand Control"
              },
              "LOWBUFGAIN": {
                "bit": 8,
                "description": "Low Buffer Gain Enable"
              },
              "IPTAT": {
                "bit": 9,
                "description": "Oscillator Current Reference",
                "width": 2
              },
              "IMULT": {
                "bit": 11,
                "description": "Oscillator Current Multiplier",
                "width": 4
              },
              "ENALC": {
                "bit": 15,
                "description": "Automatic Loop Control Enable"
              },
              "CFDEN": {
                "bit": 16,
                "description": "Clock Failure Detector Enable"
              },
              "SWBEN": {
                "bit": 17,
                "description": "Xosc Clock Switch Enable"
              },
              "STARTUP": {
                "bit": 20,
                "description": "Start-Up Time",
                "width": 4
              },
              "CFDPRESC": {
                "bit": 24,
                "description": "Clock Failure Detector Prescaler",
                "width": 4
              }
            },
            "DFLLCTRLA": {
              "ENABLE": {
                "bit": 1,
                "description": "DFLL Enable"
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run in Standby"
              },
              "ONDEMAND": {
                "bit": 7,
                "description": "On Demand Control"
              }
            },
            "DFLLCTRLB": {
              "MODE": {
                "bit": 0,
                "description": "Operating Mode Selection"
              },
              "STABLE": {
                "bit": 1,
                "description": "Stable DFLL Frequency"
              },
              "LLAW": {
                "bit": 2,
                "description": "Lose Lock After Wake"
              },
              "USBCRM": {
                "bit": 3,
                "description": "USB Clock Recovery Mode"
              },
              "CCDIS": {
                "bit": 4,
                "description": "Chill Cycle Disable"
              },
              "QLDIS": {
                "bit": 5,
                "description": "Quick Lock Disable"
              },
              "BPLCKC": {
                "bit": 6,
                "description": "Bypass Coarse Lock"
              },
              "WAITLOCK": {
                "bit": 7,
                "description": "Wait Lock"
              }
            },
            "DFLLVAL": {
              "FINE": {
                "bit": 0,
                "description": "Fine Value",
                "width": 8
              },
              "COARSE": {
                "bit": 10,
                "description": "Coarse Value",
                "width": 6
              },
              "DIFF": {
                "bit": 16,
                "description": "Multiplication Ratio Difference",
                "width": 16
              }
            },
            "DFLLMUL": {
              "MUL": {
                "bit": 0,
                "description": "DFLL Multiply Factor",
                "width": 16
              },
              "FSTEP": {
                "bit": 16,
                "description": "Fine Maximum Step",
                "width": 8
              },
              "CSTEP": {
                "bit": 26,
                "description": "Coarse Maximum Step",
                "width": 6
              }
            },
            "DFLLSYNC": {
              "ENABLE": {
                "bit": 1,
                "description": "ENABLE Synchronization Busy"
              },
              "DFLLCTRLB": {
                "bit": 2,
                "description": "DFLLCTRLB Synchronization Busy"
              },
              "DFLLVAL": {
                "bit": 3,
                "description": "DFLLVAL Synchronization Busy"
              },
              "DFLLMUL": {
                "bit": 4,
                "description": "DFLLMUL Synchronization Busy"
              }
            },
            "DPLLCTRLA": {
              "ENABLE": {
                "bit": 1,
                "description": "DPLL Enable"
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run in Standby"
              },
              "ONDEMAND": {
                "bit": 7,
                "description": "On Demand Control"
              }
            },
            "DPLLRATIO": {
              "LDR": {
                "bit": 0,
                "description": "Loop Divider Ratio",
                "width": 13
              },
              "LDRFRAC": {
                "bit": 16,
                "description": "Loop Divider Ratio Fractional Part",
                "width": 5
              }
            },
            "DPLLCTRLB": {
              "FILTER": {
                "bit": 0,
                "description": "Proportional Integral Filter Selection",
                "width": 4
              },
              "WUF": {
                "bit": 4,
                "description": "Wake Up Fast"
              },
              "REFCLK": {
                "bit": 5,
                "description": "Reference Clock Selection",
                "width": 3
              },
              "LTIME": {
                "bit": 8,
                "description": "Lock Time",
                "width": 3
              },
              "LBYPASS": {
                "bit": 11,
                "description": "Lock Bypass"
              },
              "DCOFILTER": {
                "bit": 12,
                "description": "Sigma-Delta DCO Filter Selection",
                "width": 3
              },
              "DCOEN": {
                "bit": 15,
                "description": "DCO Filter Enable"
              },
              "DIV": {
                "bit": 16,
                "description": "Clock Divider",
                "width": 11
              }
            },
            "DPLLSYNCBUSY": {
              "ENABLE": {
                "bit": 1,
                "description": "DPLL Enable Synchronization Status"
              },
              "DPLLRATIO": {
                "bit": 2,
                "description": "DPLL Loop Divider Ratio Synchronization Status"
              }
            },
            "DPLLSTATUS": {
              "LOCK": {
                "bit": 0,
                "description": "DPLL Lock Status"
              },
              "CLKRDY": {
                "bit": 1,
                "description": "DPLL Clock Ready"
              }
            }
          }
        },
        "OSC32KCTRL": {
          "instances": [
            {
              "name": "OSC32KCTRL",
              "base": "0x40001400",
              "irq": 7
            }
          ],
          "registers": {
            "INTENCLR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Flag Status and Clear"
            },
            "STATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Power and Clocks Status"
            },
            "RTCCTRL": {
              "offset": "0x10",
              "size": 8,
              "description": "RTC Clock Selection"
            },
            "XOSC32K": {
              "offset": "0x14",
              "size": 16,
              "description": "32kHz External Crystal Oscillator (XOSC32K) Control"
            },
            "CFDCTRL": {
              "offset": "0x16",
              "size": 8,
              "description": "Clock Failure Detector Control"
            },
            "EVCTRL": {
              "offset": "0x17",
              "size": 8,
              "description": "Event Control"
            },
            "OSCULP32K": {
              "offset": "0x1C",
              "size": 32,
              "description": "32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control"
            }
          },
          "bits": {
            "INTENCLR": {
              "XOSC32KRDY": {
                "bit": 0,
                "description": "XOSC32K Ready Interrupt Enable"
              },
              "XOSC32KFAIL": {
                "bit": 2,
                "description": "XOSC32K Clock Failure Detector Interrupt Enable"
              }
            },
            "INTENSET": {
              "XOSC32KRDY": {
                "bit": 0,
                "description": "XOSC32K Ready Interrupt Enable"
              },
              "XOSC32KFAIL": {
                "bit": 2,
                "description": "XOSC32K Clock Failure Detector Interrupt Enable"
              }
            },
            "INTFLAG": {
              "XOSC32KRDY": {
                "bit": 0,
                "description": "XOSC32K Ready"
              },
              "XOSC32KFAIL": {
                "bit": 2,
                "description": "XOSC32K Clock Failure Detector"
              }
            },
            "STATUS": {
              "XOSC32KRDY": {
                "bit": 0,
                "description": "XOSC32K Ready"
              },
              "XOSC32KFAIL": {
                "bit": 2,
                "description": "XOSC32K Clock Failure Detector"
              },
              "XOSC32KSW": {
                "bit": 3,
                "description": "XOSC32K Clock switch"
              }
            },
            "RTCCTRL": {
              "RTCSEL": {
                "bit": 0,
                "description": "RTC Clock Selection",
                "width": 3
              }
            },
            "XOSC32K": {
              "ENABLE": {
                "bit": 1,
                "description": "Oscillator Enable"
              },
              "XTALEN": {
                "bit": 2,
                "description": "Crystal Oscillator Enable"
              },
              "EN32K": {
                "bit": 3,
                "description": "32kHz Output Enable"
              },
              "EN1K": {
                "bit": 4,
                "description": "1kHz Output Enable"
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run in Standby"
              },
              "ONDEMAND": {
                "bit": 7,
                "description": "On Demand Control"
              },
              "STARTUP": {
                "bit": 8,
                "description": "Oscillator Start-Up Time",
                "width": 3
              },
              "WRTLOCK": {
                "bit": 12,
                "description": "Write Lock"
              },
              "CGM": {
                "bit": 13,
                "description": "Control Gain Mode",
                "width": 2
              }
            },
            "CFDCTRL": {
              "CFDEN": {
                "bit": 0,
                "description": "Clock Failure Detector Enable"
              },
              "SWBACK": {
                "bit": 1,
                "description": "Clock Switch Back"
              },
              "CFDPRESC": {
                "bit": 2,
                "description": "Clock Failure Detector Prescaler"
              }
            },
            "EVCTRL": {
              "CFDEO": {
                "bit": 0,
                "description": "Clock Failure Detector Event Output Enable"
              }
            },
            "OSCULP32K": {
              "EN32K": {
                "bit": 1,
                "description": "Enable Out 32k"
              },
              "EN1K": {
                "bit": 2,
                "description": "Enable Out 1k"
              },
              "CALIB": {
                "bit": 8,
                "description": "Oscillator Calibration",
                "width": 6
              },
              "WRTLOCK": {
                "bit": 15,
                "description": "Write Lock"
              }
            }
          }
        },
        "PAC": {
          "instances": [
            {
              "name": "PAC",
              "base": "0x40000000",
              "irq": 41
            }
          ],
          "registers": {
            "WRCTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Write control"
            },
            "EVCTRL": {
              "offset": "0x04",
              "size": 8,
              "description": "Event control"
            },
            "INTENCLR": {
              "offset": "0x08",
              "size": 8,
              "description": "Interrupt enable clear"
            },
            "INTENSET": {
              "offset": "0x09",
              "size": 8,
              "description": "Interrupt enable set"
            },
            "INTFLAGAHB": {
              "offset": "0x10",
              "size": 32,
              "description": "Bridge interrupt flag status"
            },
            "INTFLAGA": {
              "offset": "0x14",
              "size": 32,
              "description": "Peripheral interrupt flag status - Bridge A"
            },
            "INTFLAGB": {
              "offset": "0x18",
              "size": 32,
              "description": "Peripheral interrupt flag status - Bridge B"
            },
            "INTFLAGC": {
              "offset": "0x1C",
              "size": 32,
              "description": "Peripheral interrupt flag status - Bridge C"
            },
            "INTFLAGD": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral interrupt flag status - Bridge D"
            },
            "STATUSA": {
              "offset": "0x34",
              "size": 32,
              "description": "Peripheral write protection status - Bridge A"
            },
            "STATUSB": {
              "offset": "0x38",
              "size": 32,
              "description": "Peripheral write protection status - Bridge B"
            },
            "STATUSC": {
              "offset": "0x3C",
              "size": 32,
              "description": "Peripheral write protection status - Bridge C"
            },
            "STATUSD": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral write protection status - Bridge D"
            }
          },
          "bits": {
            "WRCTRL": {
              "PERID": {
                "bit": 0,
                "description": "Peripheral identifier",
                "width": 16
              },
              "KEY": {
                "bit": 16,
                "description": "Peripheral access control key",
                "width": 8
              }
            },
            "EVCTRL": {
              "ERREO": {
                "bit": 0,
                "description": "Peripheral acess error event output"
              }
            },
            "INTENCLR": {
              "ERR": {
                "bit": 0,
                "description": "Peripheral access error interrupt disable"
              }
            },
            "INTENSET": {
              "ERR": {
                "bit": 0,
                "description": "Peripheral access error interrupt enable"
              }
            },
            "INTFLAGAHB": {
              "FLASH_": {
                "bit": 0,
                "description": "FLASH"
              },
              "FLASH_ALT_": {
                "bit": 1,
                "description": "FLASH_ALT"
              },
              "SEEPROM_": {
                "bit": 2,
                "description": "SEEPROM"
              },
              "RAMCM4S_": {
                "bit": 3,
                "description": "RAMCM4S"
              },
              "RAMPPPDSU_": {
                "bit": 4,
                "description": "RAMPPPDSU"
              },
              "RAMDMAWR_": {
                "bit": 5,
                "description": "RAMDMAWR"
              },
              "RAMDMACICM_": {
                "bit": 6,
                "description": "RAMDMACICM"
              },
              "HPB0_": {
                "bit": 7,
                "description": "HPB0"
              },
              "HPB1_": {
                "bit": 8,
                "description": "HPB1"
              },
              "HPB2_": {
                "bit": 9,
                "description": "HPB2"
              },
              "HPB3_": {
                "bit": 10,
                "description": "HPB3"
              },
              "PUKCC_": {
                "bit": 11,
                "description": "PUKCC"
              },
              "SDHC0_": {
                "bit": 12,
                "description": "SDHC0"
              },
              "SDHC1_": {
                "bit": 13,
                "description": "SDHC1"
              },
              "QSPI_": {
                "bit": 14,
                "description": "QSPI"
              },
              "BKUPRAM_": {
                "bit": 15,
                "description": "BKUPRAM"
              }
            },
            "INTFLAGA": {
              "PAC_": {
                "bit": 0,
                "description": "PAC"
              },
              "PM_": {
                "bit": 1,
                "description": "PM"
              },
              "MCLK_": {
                "bit": 2,
                "description": "MCLK"
              },
              "RSTC_": {
                "bit": 3,
                "description": "RSTC"
              },
              "OSCCTRL_": {
                "bit": 4,
                "description": "OSCCTRL"
              },
              "OSC32KCTRL_": {
                "bit": 5,
                "description": "OSC32KCTRL"
              },
              "SUPC_": {
                "bit": 6,
                "description": "SUPC"
              },
              "GCLK_": {
                "bit": 7,
                "description": "GCLK"
              },
              "WDT_": {
                "bit": 8,
                "description": "WDT"
              },
              "RTC_": {
                "bit": 9,
                "description": "RTC"
              },
              "EIC_": {
                "bit": 10,
                "description": "EIC"
              },
              "FREQM_": {
                "bit": 11,
                "description": "FREQM"
              },
              "SERCOM0_": {
                "bit": 12,
                "description": "SERCOM0"
              },
              "SERCOM1_": {
                "bit": 13,
                "description": "SERCOM1"
              },
              "TC0_": {
                "bit": 14,
                "description": "TC0"
              },
              "TC1_": {
                "bit": 15,
                "description": "TC1"
              }
            },
            "INTFLAGB": {
              "USB_": {
                "bit": 0,
                "description": "USB"
              },
              "DSU_": {
                "bit": 1,
                "description": "DSU"
              },
              "NVMCTRL_": {
                "bit": 2,
                "description": "NVMCTRL"
              },
              "CMCC_": {
                "bit": 3,
                "description": "CMCC"
              },
              "PORT_": {
                "bit": 4,
                "description": "PORT"
              },
              "DMAC_": {
                "bit": 5,
                "description": "DMAC"
              },
              "HMATRIX_": {
                "bit": 6,
                "description": "HMATRIX"
              },
              "EVSYS_": {
                "bit": 7,
                "description": "EVSYS"
              },
              "SERCOM2_": {
                "bit": 9,
                "description": "SERCOM2"
              },
              "SERCOM3_": {
                "bit": 10,
                "description": "SERCOM3"
              },
              "TCC0_": {
                "bit": 11,
                "description": "TCC0"
              },
              "TCC1_": {
                "bit": 12,
                "description": "TCC1"
              },
              "TC2_": {
                "bit": 13,
                "description": "TC2"
              },
              "TC3_": {
                "bit": 14,
                "description": "TC3"
              },
              "RAMECC_": {
                "bit": 16,
                "description": "RAMECC"
              }
            },
            "INTFLAGC": {
              "GMAC_": {
                "bit": 2,
                "description": "GMAC"
              },
              "TCC2_": {
                "bit": 3,
                "description": "TCC2"
              },
              "TCC3_": {
                "bit": 4,
                "description": "TCC3"
              },
              "TC4_": {
                "bit": 5,
                "description": "TC4"
              },
              "TC5_": {
                "bit": 6,
                "description": "TC5"
              },
              "PDEC_": {
                "bit": 7,
                "description": "PDEC"
              },
              "AC_": {
                "bit": 8,
                "description": "AC"
              },
              "AES_": {
                "bit": 9,
                "description": "AES"
              },
              "TRNG_": {
                "bit": 10,
                "description": "TRNG"
              },
              "ICM_": {
                "bit": 11,
                "description": "ICM"
              },
              "PUKCC_": {
                "bit": 12,
                "description": "PUKCC"
              },
              "QSPI_": {
                "bit": 13,
                "description": "QSPI"
              },
              "CCL_": {
                "bit": 14,
                "description": "CCL"
              }
            },
            "INTFLAGD": {
              "SERCOM4_": {
                "bit": 0,
                "description": "SERCOM4"
              },
              "SERCOM5_": {
                "bit": 1,
                "description": "SERCOM5"
              },
              "SERCOM6_": {
                "bit": 2,
                "description": "SERCOM6"
              },
              "SERCOM7_": {
                "bit": 3,
                "description": "SERCOM7"
              },
              "TCC4_": {
                "bit": 4,
                "description": "TCC4"
              },
              "TC6_": {
                "bit": 5,
                "description": "TC6"
              },
              "TC7_": {
                "bit": 6,
                "description": "TC7"
              },
              "ADC0_": {
                "bit": 7,
                "description": "ADC0"
              },
              "ADC1_": {
                "bit": 8,
                "description": "ADC1"
              },
              "DAC_": {
                "bit": 9,
                "description": "DAC"
              },
              "I2S_": {
                "bit": 10,
                "description": "I2S"
              },
              "PCC_": {
                "bit": 11,
                "description": "PCC"
              }
            },
            "STATUSA": {
              "PAC_": {
                "bit": 0,
                "description": "PAC APB Protect Enable"
              },
              "PM_": {
                "bit": 1,
                "description": "PM APB Protect Enable"
              },
              "MCLK_": {
                "bit": 2,
                "description": "MCLK APB Protect Enable"
              },
              "RSTC_": {
                "bit": 3,
                "description": "RSTC APB Protect Enable"
              },
              "OSCCTRL_": {
                "bit": 4,
                "description": "OSCCTRL APB Protect Enable"
              },
              "OSC32KCTRL_": {
                "bit": 5,
                "description": "OSC32KCTRL APB Protect Enable"
              },
              "SUPC_": {
                "bit": 6,
                "description": "SUPC APB Protect Enable"
              },
              "GCLK_": {
                "bit": 7,
                "description": "GCLK APB Protect Enable"
              },
              "WDT_": {
                "bit": 8,
                "description": "WDT APB Protect Enable"
              },
              "RTC_": {
                "bit": 9,
                "description": "RTC APB Protect Enable"
              },
              "EIC_": {
                "bit": 10,
                "description": "EIC APB Protect Enable"
              },
              "FREQM_": {
                "bit": 11,
                "description": "FREQM APB Protect Enable"
              },
              "SERCOM0_": {
                "bit": 12,
                "description": "SERCOM0 APB Protect Enable"
              },
              "SERCOM1_": {
                "bit": 13,
                "description": "SERCOM1 APB Protect Enable"
              },
              "TC0_": {
                "bit": 14,
                "description": "TC0 APB Protect Enable"
              },
              "TC1_": {
                "bit": 15,
                "description": "TC1 APB Protect Enable"
              }
            },
            "STATUSB": {
              "USB_": {
                "bit": 0,
                "description": "USB APB Protect Enable"
              },
              "DSU_": {
                "bit": 1,
                "description": "DSU APB Protect Enable"
              },
              "NVMCTRL_": {
                "bit": 2,
                "description": "NVMCTRL APB Protect Enable"
              },
              "CMCC_": {
                "bit": 3,
                "description": "CMCC APB Protect Enable"
              },
              "PORT_": {
                "bit": 4,
                "description": "PORT APB Protect Enable"
              },
              "DMAC_": {
                "bit": 5,
                "description": "DMAC APB Protect Enable"
              },
              "HMATRIX_": {
                "bit": 6,
                "description": "HMATRIX APB Protect Enable"
              },
              "EVSYS_": {
                "bit": 7,
                "description": "EVSYS APB Protect Enable"
              },
              "SERCOM2_": {
                "bit": 9,
                "description": "SERCOM2 APB Protect Enable"
              },
              "SERCOM3_": {
                "bit": 10,
                "description": "SERCOM3 APB Protect Enable"
              },
              "TCC0_": {
                "bit": 11,
                "description": "TCC0 APB Protect Enable"
              },
              "TCC1_": {
                "bit": 12,
                "description": "TCC1 APB Protect Enable"
              },
              "TC2_": {
                "bit": 13,
                "description": "TC2 APB Protect Enable"
              },
              "TC3_": {
                "bit": 14,
                "description": "TC3 APB Protect Enable"
              },
              "RAMECC_": {
                "bit": 16,
                "description": "RAMECC APB Protect Enable"
              }
            },
            "STATUSC": {
              "GMAC_": {
                "bit": 2,
                "description": "GMAC APB Protect Enable"
              },
              "TCC2_": {
                "bit": 3,
                "description": "TCC2 APB Protect Enable"
              },
              "TCC3_": {
                "bit": 4,
                "description": "TCC3 APB Protect Enable"
              },
              "TC4_": {
                "bit": 5,
                "description": "TC4 APB Protect Enable"
              },
              "TC5_": {
                "bit": 6,
                "description": "TC5 APB Protect Enable"
              },
              "PDEC_": {
                "bit": 7,
                "description": "PDEC APB Protect Enable"
              },
              "AC_": {
                "bit": 8,
                "description": "AC APB Protect Enable"
              },
              "AES_": {
                "bit": 9,
                "description": "AES APB Protect Enable"
              },
              "TRNG_": {
                "bit": 10,
                "description": "TRNG APB Protect Enable"
              },
              "ICM_": {
                "bit": 11,
                "description": "ICM APB Protect Enable"
              },
              "PUKCC_": {
                "bit": 12,
                "description": "PUKCC APB Protect Enable"
              },
              "QSPI_": {
                "bit": 13,
                "description": "QSPI APB Protect Enable"
              },
              "CCL_": {
                "bit": 14,
                "description": "CCL APB Protect Enable"
              }
            },
            "STATUSD": {
              "SERCOM4_": {
                "bit": 0,
                "description": "SERCOM4 APB Protect Enable"
              },
              "SERCOM5_": {
                "bit": 1,
                "description": "SERCOM5 APB Protect Enable"
              },
              "SERCOM6_": {
                "bit": 2,
                "description": "SERCOM6 APB Protect Enable"
              },
              "SERCOM7_": {
                "bit": 3,
                "description": "SERCOM7 APB Protect Enable"
              },
              "TCC4_": {
                "bit": 4,
                "description": "TCC4 APB Protect Enable"
              },
              "TC6_": {
                "bit": 5,
                "description": "TC6 APB Protect Enable"
              },
              "TC7_": {
                "bit": 6,
                "description": "TC7 APB Protect Enable"
              },
              "ADC0_": {
                "bit": 7,
                "description": "ADC0 APB Protect Enable"
              },
              "ADC1_": {
                "bit": 8,
                "description": "ADC1 APB Protect Enable"
              },
              "DAC_": {
                "bit": 9,
                "description": "DAC APB Protect Enable"
              },
              "I2S_": {
                "bit": 10,
                "description": "I2S APB Protect Enable"
              },
              "PCC_": {
                "bit": 11,
                "description": "PCC APB Protect Enable"
              }
            }
          }
        },
        "PCC": {
          "instances": [
            {
              "name": "PCC",
              "base": "0x43002C00",
              "irq": 129
            }
          ],
          "registers": {
            "MR": {
              "offset": "0x00",
              "size": 32,
              "description": "Mode Register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "RHR": {
              "offset": "0x14",
              "size": 32,
              "description": "Reception Holding Register"
            },
            "WPMR": {
              "offset": "0xE0",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Status Register"
            }
          },
          "bits": {
            "MR": {
              "PCEN": {
                "bit": 0,
                "description": "Parallel Capture Enable"
              },
              "DSIZE": {
                "bit": 4,
                "description": "Data size",
                "width": 2
              },
              "SCALE": {
                "bit": 8,
                "description": "Scale data"
              },
              "ALWYS": {
                "bit": 9,
                "description": "Always Sampling"
              },
              "HALFS": {
                "bit": 10,
                "description": "Half Sampling"
              },
              "FRSTS": {
                "bit": 11,
                "description": "First sample"
              },
              "ISIZE": {
                "bit": 16,
                "description": "Input Data Size",
                "width": 3
              },
              "CID": {
                "bit": 30,
                "description": "Clear If Disabled",
                "width": 2
              }
            },
            "IER": {
              "DRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Enable"
              },
              "OVRE": {
                "bit": 1,
                "description": "Overrun Error Interrupt Enable"
              }
            },
            "IDR": {
              "DRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Disable"
              },
              "OVRE": {
                "bit": 1,
                "description": "Overrun Error Interrupt Disable"
              }
            },
            "IMR": {
              "DRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Mask"
              },
              "OVRE": {
                "bit": 1,
                "description": "Overrun Error Interrupt Mask"
              }
            },
            "ISR": {
              "DRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Status"
              },
              "OVRE": {
                "bit": 1,
                "description": "Overrun Error Interrupt Status"
              }
            },
            "RHR": {
              "RDATA": {
                "bit": 0,
                "description": "Reception Data",
                "width": 32
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Source"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Status",
                "width": 16
              }
            }
          }
        },
        "PDEC": {
          "instances": [
            {
              "name": "PDEC",
              "base": "0x42001C00",
              "irq": 115
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 32,
              "description": "Control A"
            },
            "CTRLBCLR": {
              "offset": "0x04",
              "size": 8,
              "description": "Control B Clear"
            },
            "CTRLBSET": {
              "offset": "0x05",
              "size": 8,
              "description": "Control B Set"
            },
            "EVCTRL": {
              "offset": "0x06",
              "size": 16,
              "description": "Event Control"
            },
            "INTENCLR": {
              "offset": "0x08",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x09",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x0A",
              "size": 8,
              "description": "Interrupt Flag Status and Clear"
            },
            "STATUS": {
              "offset": "0x0C",
              "size": 16,
              "description": "Status"
            },
            "DBGCTRL": {
              "offset": "0x0F",
              "size": 8,
              "description": "Debug Control"
            },
            "SYNCBUSY": {
              "offset": "0x10",
              "size": 32,
              "description": "Synchronization Status"
            },
            "PRESC": {
              "offset": "0x14",
              "size": 8,
              "description": "Prescaler Value"
            },
            "FILTER": {
              "offset": "0x15",
              "size": 8,
              "description": "Filter Value"
            },
            "PRESCBUF": {
              "offset": "0x18",
              "size": 8,
              "description": "Prescaler Buffer Value"
            },
            "FILTERBUF": {
              "offset": "0x19",
              "size": 8,
              "description": "Filter Buffer Value"
            },
            "COUNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "Counter Value"
            },
            "CC[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Compare Value"
            },
            "CCBUF[%s]": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel Compare Buffer Value"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "MODE": {
                "bit": 2,
                "description": "Operation Mode",
                "width": 2
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run in Standby"
              },
              "CONF": {
                "bit": 8,
                "description": "PDEC Configuration",
                "width": 3
              },
              "ALOCK": {
                "bit": 11,
                "description": "Auto Lock"
              },
              "SWAP": {
                "bit": 14,
                "description": "PDEC Phase A and B Swap"
              },
              "PEREN": {
                "bit": 15,
                "description": "Period Enable"
              },
              "PINEN0": {
                "bit": 16,
                "description": "PDEC Input From Pin 0 Enable"
              },
              "PINEN1": {
                "bit": 17,
                "description": "PDEC Input From Pin 1 Enable"
              },
              "PINEN2": {
                "bit": 18,
                "description": "PDEC Input From Pin 2 Enable"
              },
              "PINVEN0": {
                "bit": 20,
                "description": "IO Pin 0 Invert Enable"
              },
              "PINVEN1": {
                "bit": 21,
                "description": "IO Pin 1 Invert Enable"
              },
              "PINVEN2": {
                "bit": 22,
                "description": "IO Pin 2 Invert Enable"
              },
              "ANGULAR": {
                "bit": 24,
                "description": "Angular Counter Length",
                "width": 3
              },
              "MAXCMP": {
                "bit": 28,
                "description": "Maximum Consecutive Missing Pulses",
                "width": 4
              }
            },
            "CTRLBCLR": {
              "LUPD": {
                "bit": 1,
                "description": "Lock Update"
              },
              "CMD": {
                "bit": 5,
                "description": "Command",
                "width": 3
              }
            },
            "CTRLBSET": {
              "LUPD": {
                "bit": 1,
                "description": "Lock Update"
              },
              "CMD": {
                "bit": 5,
                "description": "Command",
                "width": 3
              }
            },
            "EVCTRL": {
              "EVACT": {
                "bit": 0,
                "description": "Event Action",
                "width": 2
              },
              "EVINV": {
                "bit": 2,
                "description": "Inverted Event Input Enable",
                "width": 3
              },
              "EVEI": {
                "bit": 5,
                "description": "Event Input Enable",
                "width": 3
              },
              "OVFEO": {
                "bit": 8,
                "description": "Overflow/Underflow Output Event Enable"
              },
              "ERREO": {
                "bit": 9,
                "description": "Error  Output Event Enable"
              },
              "DIREO": {
                "bit": 10,
                "description": "Direction Output Event Enable"
              },
              "VLCEO": {
                "bit": 11,
                "description": "Velocity Output Event Enable"
              },
              "MCEO0": {
                "bit": 12,
                "description": "Match Channel 0 Event Output Enable"
              },
              "MCEO1": {
                "bit": 13,
                "description": "Match Channel 1 Event Output Enable"
              }
            },
            "INTENCLR": {
              "OVF": {
                "bit": 0,
                "description": "Overflow/Underflow Interrupt Disable"
              },
              "ERR": {
                "bit": 1,
                "description": "Error Interrupt Disable"
              },
              "DIR": {
                "bit": 2,
                "description": "Direction Interrupt Disable"
              },
              "VLC": {
                "bit": 3,
                "description": "Velocity Interrupt Disable"
              },
              "MC0": {
                "bit": 4,
                "description": "Channel 0 Compare Match Disable"
              },
              "MC1": {
                "bit": 5,
                "description": "Channel 1 Compare Match Disable"
              }
            },
            "INTENSET": {
              "OVF": {
                "bit": 0,
                "description": "Overflow/Underflow Interrupt Enable"
              },
              "ERR": {
                "bit": 1,
                "description": "Error Interrupt Enable"
              },
              "DIR": {
                "bit": 2,
                "description": "Direction Interrupt Enable"
              },
              "VLC": {
                "bit": 3,
                "description": "Velocity Interrupt Enable"
              },
              "MC0": {
                "bit": 4,
                "description": "Channel 0 Compare Match Enable"
              },
              "MC1": {
                "bit": 5,
                "description": "Channel 1 Compare Match Enable"
              }
            },
            "INTFLAG": {
              "OVF": {
                "bit": 0,
                "description": "Overflow/Underflow"
              },
              "ERR": {
                "bit": 1,
                "description": "Error"
              },
              "DIR": {
                "bit": 2,
                "description": "Direction Change"
              },
              "VLC": {
                "bit": 3,
                "description": "Velocity"
              },
              "MC0": {
                "bit": 4,
                "description": "Channel 0 Compare Match"
              },
              "MC1": {
                "bit": 5,
                "description": "Channel 1 Compare Match"
              }
            },
            "STATUS": {
              "QERR": {
                "bit": 0,
                "description": "Quadrature Error Flag"
              },
              "IDXERR": {
                "bit": 1,
                "description": "Index Error Flag"
              },
              "MPERR": {
                "bit": 2,
                "description": "Missing Pulse Error flag"
              },
              "WINERR": {
                "bit": 4,
                "description": "Window Error Flag"
              },
              "HERR": {
                "bit": 5,
                "description": "Hall Error Flag"
              },
              "STOP": {
                "bit": 6,
                "description": "Stop"
              },
              "DIR": {
                "bit": 7,
                "description": "Direction Status Flag"
              },
              "PRESCBUFV": {
                "bit": 8,
                "description": "Prescaler Buffer Valid"
              },
              "FILTERBUFV": {
                "bit": 9,
                "description": "Filter Buffer Valid"
              },
              "CCBUFV0": {
                "bit": 12,
                "description": "Compare Channel 0 Buffer Valid"
              },
              "CCBUFV1": {
                "bit": 13,
                "description": "Compare Channel 1 Buffer Valid"
              }
            },
            "DBGCTRL": {
              "DBGRUN": {
                "bit": 0,
                "description": "Debug Run Mode"
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset Synchronization Busy"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable Synchronization Busy"
              },
              "CTRLB": {
                "bit": 2,
                "description": "Control B Synchronization Busy"
              },
              "STATUS": {
                "bit": 3,
                "description": "Status Synchronization Busy"
              },
              "PRESC": {
                "bit": 4,
                "description": "Prescaler Synchronization Busy"
              },
              "FILTER": {
                "bit": 5,
                "description": "Filter Synchronization Busy"
              },
              "COUNT": {
                "bit": 6,
                "description": "Count Synchronization Busy"
              },
              "CC0": {
                "bit": 7,
                "description": "Compare Channel 0 Synchronization Busy"
              },
              "CC1": {
                "bit": 8,
                "description": "Compare Channel 1 Synchronization Busy"
              }
            },
            "PRESC": {
              "PRESC": {
                "bit": 0,
                "description": "Prescaler Value",
                "width": 4
              }
            },
            "FILTER": {
              "FILTER": {
                "bit": 0,
                "description": "Filter Value",
                "width": 8
              }
            },
            "PRESCBUF": {
              "PRESCBUF": {
                "bit": 0,
                "description": "Prescaler Buffer Value",
                "width": 4
              }
            },
            "FILTERBUF": {
              "FILTERBUF": {
                "bit": 0,
                "description": "Filter Buffer Value",
                "width": 8
              }
            },
            "COUNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "CC[%s]": {
              "CC": {
                "bit": 0,
                "description": "Channel Compare Value",
                "width": 16
              }
            },
            "CCBUF[%s]": {
              "CCBUF": {
                "bit": 0,
                "description": "Channel Compare Buffer Value",
                "width": 16
              }
            }
          }
        },
        "PM": {
          "instances": [
            {
              "name": "PM",
              "base": "0x40000400",
              "irq": 0
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control A"
            },
            "SLEEPCFG": {
              "offset": "0x01",
              "size": 8,
              "description": "Sleep Configuration"
            },
            "INTENCLR": {
              "offset": "0x04",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x05",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x06",
              "size": 8,
              "description": "Interrupt Flag Status and Clear"
            },
            "STDBYCFG": {
              "offset": "0x08",
              "size": 8,
              "description": "Standby Configuration"
            },
            "HIBCFG": {
              "offset": "0x09",
              "size": 8,
              "description": "Hibernate Configuration"
            },
            "BKUPCFG": {
              "offset": "0x0A",
              "size": 8,
              "description": "Backup Configuration"
            },
            "PWSAKDLY": {
              "offset": "0x12",
              "size": 8,
              "description": "Power Switch Acknowledge Delay"
            }
          },
          "bits": {
            "CTRLA": {
              "IORET": {
                "bit": 2,
                "description": "I/O Retention"
              }
            },
            "SLEEPCFG": {
              "SLEEPMODE": {
                "bit": 0,
                "description": "Sleep Mode",
                "width": 3
              }
            },
            "INTENCLR": {
              "SLEEPRDY": {
                "bit": 0,
                "description": "Sleep Mode Entry Ready Enable"
              }
            },
            "INTENSET": {
              "SLEEPRDY": {
                "bit": 0,
                "description": "Sleep Mode Entry Ready Enable"
              }
            },
            "INTFLAG": {
              "SLEEPRDY": {
                "bit": 0,
                "description": "Sleep Mode Entry Ready"
              }
            },
            "STDBYCFG": {
              "RAMCFG": {
                "bit": 0,
                "description": "Ram Configuration",
                "width": 2
              },
              "FASTWKUP": {
                "bit": 4,
                "description": "Fast Wakeup",
                "width": 2
              }
            },
            "HIBCFG": {
              "RAMCFG": {
                "bit": 0,
                "description": "Ram Configuration",
                "width": 2
              },
              "BRAMCFG": {
                "bit": 2,
                "description": "Backup Ram Configuration",
                "width": 2
              }
            },
            "BKUPCFG": {
              "BRAMCFG": {
                "bit": 0,
                "description": "Ram Configuration",
                "width": 2
              }
            },
            "PWSAKDLY": {
              "DLYVAL": {
                "bit": 0,
                "description": "Delay Value",
                "width": 7
              },
              "IGNACK": {
                "bit": 7,
                "description": "Ignore Acknowledge"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT",
              "base": "0x41008000"
            }
          ],
          "registers": {
            "DIR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data Direction"
            },
            "DIRCLR": {
              "offset": "0x04",
              "size": 32,
              "description": "Data Direction Clear"
            },
            "DIRSET": {
              "offset": "0x08",
              "size": 32,
              "description": "Data Direction Set"
            },
            "DIRTGL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Data Direction Toggle"
            },
            "OUT": {
              "offset": "0x10",
              "size": 32,
              "description": "Data Output Value"
            },
            "OUTCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Data Output Value Clear"
            },
            "OUTSET": {
              "offset": "0x18",
              "size": 32,
              "description": "Data Output Value Set"
            },
            "OUTTGL": {
              "offset": "0x1C",
              "size": 32,
              "description": "Data Output Value Toggle"
            },
            "IN": {
              "offset": "0x20",
              "size": 32,
              "description": "Data Input Value"
            },
            "CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "Control"
            },
            "WRCONFIG": {
              "offset": "0x28",
              "size": 32,
              "description": "Write Configuration"
            },
            "EVCTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "Event Input Control"
            },
            "PMUX[%s]": {
              "offset": "0x30",
              "size": 8,
              "description": "Peripheral Multiplexing"
            },
            "PINCFG[%s]": {
              "offset": "0x40",
              "size": 8,
              "description": "Pin Configuration"
            }
          },
          "bits": {
            "DIR": {
              "DIR": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            },
            "DIRCLR": {
              "DIRCLR": {
                "bit": 0,
                "description": "Port Data Direction Clear",
                "width": 32
              }
            },
            "DIRSET": {
              "DIRSET": {
                "bit": 0,
                "description": "Port Data Direction Set",
                "width": 32
              }
            },
            "DIRTGL": {
              "DIRTGL": {
                "bit": 0,
                "description": "Port Data Direction Toggle",
                "width": 32
              }
            },
            "OUT": {
              "OUT": {
                "bit": 0,
                "description": "PORT Data Output Value",
                "width": 32
              }
            },
            "OUTCLR": {
              "OUTCLR": {
                "bit": 0,
                "description": "PORT Data Output Value Clear",
                "width": 32
              }
            },
            "OUTSET": {
              "OUTSET": {
                "bit": 0,
                "description": "PORT Data Output Value Set",
                "width": 32
              }
            },
            "OUTTGL": {
              "OUTTGL": {
                "bit": 0,
                "description": "PORT Data Output Value Toggle",
                "width": 32
              }
            },
            "IN": {
              "IN": {
                "bit": 0,
                "description": "PORT Data Input Value",
                "width": 32
              }
            },
            "CTRL": {
              "SAMPLING": {
                "bit": 0,
                "description": "Input Sampling Mode",
                "width": 32
              }
            },
            "WRCONFIG": {
              "PINMASK": {
                "bit": 0,
                "description": "Pin Mask for Multiple Pin Configuration",
                "width": 16
              },
              "PMUXEN": {
                "bit": 16,
                "description": "Peripheral Multiplexer Enable"
              },
              "INEN": {
                "bit": 17,
                "description": "Input Enable"
              },
              "PULLEN": {
                "bit": 18,
                "description": "Pull Enable"
              },
              "DRVSTR": {
                "bit": 22,
                "description": "Output Driver Strength Selection"
              },
              "PMUX": {
                "bit": 24,
                "description": "Peripheral Multiplexing",
                "width": 4
              },
              "WRPMUX": {
                "bit": 28,
                "description": "Write PMUX"
              },
              "WRPINCFG": {
                "bit": 30,
                "description": "Write PINCFG"
              },
              "HWSEL": {
                "bit": 31,
                "description": "Half-Word Select"
              }
            },
            "EVCTRL": {
              "PID0": {
                "bit": 0,
                "description": "PORT Event Pin Identifier 0",
                "width": 5
              },
              "EVACT0": {
                "bit": 5,
                "description": "PORT Event Action 0",
                "width": 2
              },
              "PORTEI0": {
                "bit": 7,
                "description": "PORT Event Input Enable 0"
              },
              "PID1": {
                "bit": 8,
                "description": "PORT Event Pin Identifier 1",
                "width": 5
              },
              "EVACT1": {
                "bit": 13,
                "description": "PORT Event Action 1",
                "width": 2
              },
              "PORTEI1": {
                "bit": 15,
                "description": "PORT Event Input Enable 1"
              },
              "PID2": {
                "bit": 16,
                "description": "PORT Event Pin Identifier 2",
                "width": 5
              },
              "EVACT2": {
                "bit": 21,
                "description": "PORT Event Action 2",
                "width": 2
              },
              "PORTEI2": {
                "bit": 23,
                "description": "PORT Event Input Enable 2"
              },
              "PID3": {
                "bit": 24,
                "description": "PORT Event Pin Identifier 3",
                "width": 5
              },
              "EVACT3": {
                "bit": 29,
                "description": "PORT Event Action 3",
                "width": 2
              },
              "PORTEI3": {
                "bit": 31,
                "description": "PORT Event Input Enable 3"
              }
            },
            "PMUX[%s]": {
              "PMUXE": {
                "bit": 0,
                "description": "Peripheral Multiplexing for Even-Numbered Pin",
                "width": 4
              },
              "PMUXO": {
                "bit": 4,
                "description": "Peripheral Multiplexing for Odd-Numbered Pin",
                "width": 4
              }
            },
            "PINCFG[%s]": {
              "PMUXEN": {
                "bit": 0,
                "description": "Peripheral Multiplexer Enable"
              },
              "INEN": {
                "bit": 1,
                "description": "Input Enable"
              },
              "PULLEN": {
                "bit": 2,
                "description": "Pull Enable"
              },
              "DRVSTR": {
                "bit": 6,
                "description": "Output Driver Strength Selection"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "QSPI",
              "base": "0x42003400",
              "irq": 134
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 32,
              "description": "Control A"
            },
            "CTRLB": {
              "offset": "0x04",
              "size": 32,
              "description": "Control B"
            },
            "BAUD": {
              "offset": "0x08",
              "size": 32,
              "description": "Baud Rate"
            },
            "RXDATA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Receive Data"
            },
            "TXDATA": {
              "offset": "0x10",
              "size": 32,
              "description": "Transmit Data"
            },
            "INTENCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Flag Status and Clear"
            },
            "STATUS": {
              "offset": "0x20",
              "size": 32,
              "description": "Status Register"
            },
            "INSTRADDR": {
              "offset": "0x30",
              "size": 32,
              "description": "Instruction Address"
            },
            "INSTRCTRL": {
              "offset": "0x34",
              "size": 32,
              "description": "Instruction Code"
            },
            "INSTRFRAME": {
              "offset": "0x38",
              "size": 32,
              "description": "Instruction Frame"
            },
            "SCRAMBCTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "Scrambling Mode"
            },
            "SCRAMBKEY": {
              "offset": "0x44",
              "size": 32,
              "description": "Scrambling Key"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "LASTXFER": {
                "bit": 24,
                "description": "Last Transfer"
              }
            },
            "CTRLB": {
              "MODE": {
                "bit": 0,
                "description": "Serial Memory Mode"
              },
              "LOOPEN": {
                "bit": 1,
                "description": "Local Loopback Enable"
              },
              "WDRBT": {
                "bit": 2,
                "description": "Wait Data Read Before Transfer"
              },
              "SMEMREG": {
                "bit": 3,
                "description": "Serial Memory reg"
              },
              "CSMODE": {
                "bit": 4,
                "description": "Chip Select Mode",
                "width": 2
              },
              "DATALEN": {
                "bit": 8,
                "description": "Data Length",
                "width": 4
              },
              "DLYBCT": {
                "bit": 16,
                "description": "Delay Between Consecutive Transfers",
                "width": 8
              },
              "DLYCS": {
                "bit": 24,
                "description": "Minimum Inactive CS Delay",
                "width": 8
              }
            },
            "BAUD": {
              "CPOL": {
                "bit": 0,
                "description": "Clock Polarity"
              },
              "CPHA": {
                "bit": 1,
                "description": "Clock Phase"
              },
              "BAUD": {
                "bit": 8,
                "description": "Serial Clock Baud Rate",
                "width": 8
              },
              "DLYBS": {
                "bit": 16,
                "description": "Delay Before SCK",
                "width": 8
              }
            },
            "RXDATA": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 16
              }
            },
            "TXDATA": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              }
            },
            "INTENCLR": {
              "RXC": {
                "bit": 0,
                "description": "Receive Data Register Full Interrupt Disable"
              },
              "DRE": {
                "bit": 1,
                "description": "Transmit Data Register Empty Interrupt Disable"
              },
              "TXC": {
                "bit": 2,
                "description": "Transmission Complete Interrupt Disable"
              },
              "ERROR": {
                "bit": 3,
                "description": "Overrun Error Interrupt Disable"
              },
              "CSRISE": {
                "bit": 8,
                "description": "Chip Select Rise Interrupt Disable"
              },
              "INSTREND": {
                "bit": 10,
                "description": "Instruction End Interrupt Disable"
              }
            },
            "INTENSET": {
              "RXC": {
                "bit": 0,
                "description": "Receive Data Register Full Interrupt Enable"
              },
              "DRE": {
                "bit": 1,
                "description": "Transmit Data Register Empty Interrupt Enable"
              },
              "TXC": {
                "bit": 2,
                "description": "Transmission Complete Interrupt Enable"
              },
              "ERROR": {
                "bit": 3,
                "description": "Overrun Error Interrupt Enable"
              },
              "CSRISE": {
                "bit": 8,
                "description": "Chip Select Rise Interrupt Enable"
              },
              "INSTREND": {
                "bit": 10,
                "description": "Instruction End Interrupt Enable"
              }
            },
            "INTFLAG": {
              "RXC": {
                "bit": 0,
                "description": "Receive Data Register Full"
              },
              "DRE": {
                "bit": 1,
                "description": "Transmit Data Register Empty"
              },
              "TXC": {
                "bit": 2,
                "description": "Transmission Complete"
              },
              "ERROR": {
                "bit": 3,
                "description": "Overrun Error"
              },
              "CSRISE": {
                "bit": 8,
                "description": "Chip Select Rise"
              },
              "INSTREND": {
                "bit": 10,
                "description": "Instruction End"
              }
            },
            "STATUS": {
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "CSSTATUS": {
                "bit": 9,
                "description": "Chip Select"
              }
            },
            "INSTRADDR": {
              "ADDR": {
                "bit": 0,
                "description": "Instruction Address",
                "width": 32
              }
            },
            "INSTRCTRL": {
              "INSTR": {
                "bit": 0,
                "description": "Instruction Code",
                "width": 8
              },
              "OPTCODE": {
                "bit": 16,
                "description": "Option Code",
                "width": 8
              }
            },
            "INSTRFRAME": {
              "WIDTH": {
                "bit": 0,
                "description": "Instruction Code, Address, Option Code and Data Width",
                "width": 3
              },
              "INSTREN": {
                "bit": 4,
                "description": "Instruction Enable"
              },
              "ADDREN": {
                "bit": 5,
                "description": "Address Enable"
              },
              "OPTCODEEN": {
                "bit": 6,
                "description": "Option Enable"
              },
              "DATAEN": {
                "bit": 7,
                "description": "Data Enable"
              },
              "OPTCODELEN": {
                "bit": 8,
                "description": "Option Code Length",
                "width": 2
              },
              "ADDRLEN": {
                "bit": 10,
                "description": "Address Length"
              },
              "TFRTYPE": {
                "bit": 12,
                "description": "Data Transfer Type",
                "width": 2
              },
              "CRMODE": {
                "bit": 14,
                "description": "Continuous Read Mode"
              },
              "DDREN": {
                "bit": 15,
                "description": "Double Data Rate Enable"
              },
              "DUMMYLEN": {
                "bit": 16,
                "description": "Dummy Cycles Length",
                "width": 5
              }
            },
            "SCRAMBCTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Scrambling/Unscrambling Enable"
              },
              "RANDOMDIS": {
                "bit": 1,
                "description": "Scrambling/Unscrambling Random Value Disable"
              }
            },
            "SCRAMBKEY": {
              "KEY": {
                "bit": 0,
                "description": "Scrambling User Key",
                "width": 32
              }
            }
          }
        },
        "RAMECC": {
          "instances": [
            {
              "name": "RAMECC",
              "base": "0x41020000",
              "irq": 45
            }
          ],
          "registers": {
            "INTENCLR": {
              "offset": "0x00",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x01",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x02",
              "size": 8,
              "description": "Interrupt Flag"
            },
            "STATUS": {
              "offset": "0x03",
              "size": 8,
              "description": "Status"
            },
            "ERRADDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Address"
            },
            "DBGCTRL": {
              "offset": "0x0F",
              "size": 8,
              "description": "Debug Control"
            }
          },
          "bits": {
            "INTENCLR": {
              "SINGLEE": {
                "bit": 0,
                "description": "Single Bit ECC Error Interrupt Enable Clear"
              },
              "DUALE": {
                "bit": 1,
                "description": "Dual Bit ECC Error Interrupt Enable Clear"
              }
            },
            "INTENSET": {
              "SINGLEE": {
                "bit": 0,
                "description": "Single Bit ECC Error Interrupt Enable Set"
              },
              "DUALE": {
                "bit": 1,
                "description": "Dual Bit ECC Error Interrupt Enable Set"
              }
            },
            "INTFLAG": {
              "SINGLEE": {
                "bit": 0,
                "description": "Single Bit ECC Error Interrupt"
              },
              "DUALE": {
                "bit": 1,
                "description": "Dual Bit ECC Error Interrupt"
              }
            },
            "STATUS": {
              "ECCDIS": {
                "bit": 0,
                "description": "ECC Disable"
              }
            },
            "ERRADDR": {
              "ERRADDR": {
                "bit": 0,
                "description": "Error Address",
                "width": 17
              }
            },
            "DBGCTRL": {
              "ECCDIS": {
                "bit": 0,
                "description": "ECC Disable"
              },
              "ECCELOG": {
                "bit": 1,
                "description": "ECC Error Log"
              }
            }
          }
        },
        "RSTC": {
          "instances": [
            {
              "name": "RSTC",
              "base": "0x40000C00"
            }
          ],
          "registers": {
            "RCAUSE": {
              "offset": "0x00",
              "size": 8,
              "description": "Reset Cause"
            },
            "BKUPEXIT": {
              "offset": "0x02",
              "size": 8,
              "description": "Backup Exit Source"
            }
          },
          "bits": {
            "RCAUSE": {
              "POR": {
                "bit": 0,
                "description": "Power On Reset"
              },
              "BODCORE": {
                "bit": 1,
                "description": "Brown Out CORE Detector Reset"
              },
              "BODVDD": {
                "bit": 2,
                "description": "Brown Out VDD Detector Reset"
              },
              "NVM": {
                "bit": 3,
                "description": "NVM Reset"
              },
              "EXT": {
                "bit": 4,
                "description": "External Reset"
              },
              "WDT": {
                "bit": 5,
                "description": "Watchdog Reset"
              },
              "SYST": {
                "bit": 6,
                "description": "System Reset Request"
              },
              "BACKUP": {
                "bit": 7,
                "description": "Backup Reset"
              }
            },
            "BKUPEXIT": {
              "RTC": {
                "bit": 1,
                "description": "Real Timer Counter Interrupt"
              },
              "BBPS": {
                "bit": 2,
                "description": "Battery Backup Power Switch"
              },
              "HIB": {
                "bit": 7,
                "description": "Hibernate"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002400",
              "irq": 11
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 16,
              "description": "MODE2 Control A"
            },
            "CTRLB": {
              "offset": "0x02",
              "size": 16,
              "description": "MODE2 Control B"
            },
            "EVCTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "MODE2 Event Control"
            },
            "INTENCLR": {
              "offset": "0x08",
              "size": 16,
              "description": "MODE2 Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x0A",
              "size": 16,
              "description": "MODE2 Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x0C",
              "size": 16,
              "description": "MODE2 Interrupt Flag Status and Clear"
            },
            "DBGCTRL": {
              "offset": "0x0E",
              "size": 8,
              "description": "Debug Control"
            },
            "SYNCBUSY": {
              "offset": "0x10",
              "size": 32,
              "description": "MODE2 Synchronization Busy Status"
            },
            "FREQCORR": {
              "offset": "0x14",
              "size": 8,
              "description": "Frequency Correction"
            },
            "COUNT": {
              "offset": "0x18",
              "size": 16,
              "description": "MODE1 Counter Value"
            },
            "COMP[%s]": {
              "offset": "0x20",
              "size": 16,
              "description": "MODE1 Compare n Value"
            },
            "GP[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "General Purpose"
            },
            "TAMPCTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "Tamper Control"
            },
            "TIMESTAMP": {
              "offset": "0x64",
              "size": 32,
              "description": "MODE2 Timestamp"
            },
            "TAMPID": {
              "offset": "0x68",
              "size": 32,
              "description": "Tamper ID"
            },
            "BKUP[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Backup"
            },
            "PER": {
              "offset": "0x1C",
              "size": 16,
              "description": "MODE1 Counter Period"
            },
            "CLOCK": {
              "offset": "0x18",
              "size": 32,
              "description": "MODE2 Clock Value"
            },
            "ALARM0": {
              "offset": "0x20",
              "size": 32,
              "description": "MODE2_ALARM Alarm n Value"
            },
            "MASK0": {
              "offset": "0x24",
              "size": 8,
              "description": "MODE2_ALARM Alarm n Mask"
            },
            "ALARM1": {
              "offset": "0x28",
              "size": 32,
              "description": "MODE2_ALARM Alarm n Value"
            },
            "MASK1": {
              "offset": "0x2C",
              "size": 8,
              "description": "MODE2_ALARM Alarm n Mask"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "MODE": {
                "bit": 2,
                "description": "Operating Mode",
                "width": 2
              },
              "CLKREP": {
                "bit": 6,
                "description": "Clock Representation"
              },
              "MATCHCLR": {
                "bit": 7,
                "description": "Clear on Match"
              },
              "PRESCALER": {
                "bit": 8,
                "description": "Prescaler",
                "width": 4
              },
              "BKTRST": {
                "bit": 13,
                "description": "BKUP Registers Reset On Tamper Enable"
              },
              "GPTRST": {
                "bit": 14,
                "description": "GP Registers Reset On Tamper Enable"
              },
              "CLOCKSYNC": {
                "bit": 15,
                "description": "Clock Read Synchronization Enable"
              }
            },
            "CTRLB": {
              "GP0EN": {
                "bit": 0,
                "description": "General Purpose 0 Enable"
              },
              "GP2EN": {
                "bit": 1,
                "description": "General Purpose 2 Enable"
              },
              "DEBMAJ": {
                "bit": 4,
                "description": "Debouncer Majority Enable"
              },
              "DEBASYNC": {
                "bit": 5,
                "description": "Debouncer Asynchronous Enable"
              },
              "RTCOUT": {
                "bit": 6,
                "description": "RTC Output Enable"
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable"
              },
              "DEBF": {
                "bit": 8,
                "description": "Debounce Freqnuency",
                "width": 3
              },
              "ACTF": {
                "bit": 12,
                "description": "Active Layer Freqnuency",
                "width": 3
              }
            },
            "EVCTRL": {
              "PEREO0": {
                "bit": 0,
                "description": "Periodic Interval 0 Event Output Enable"
              },
              "PEREO1": {
                "bit": 1,
                "description": "Periodic Interval 1 Event Output Enable"
              },
              "PEREO2": {
                "bit": 2,
                "description": "Periodic Interval 2 Event Output Enable"
              },
              "PEREO3": {
                "bit": 3,
                "description": "Periodic Interval 3 Event Output Enable"
              },
              "PEREO4": {
                "bit": 4,
                "description": "Periodic Interval 4 Event Output Enable"
              },
              "PEREO5": {
                "bit": 5,
                "description": "Periodic Interval 5 Event Output Enable"
              },
              "PEREO6": {
                "bit": 6,
                "description": "Periodic Interval 6 Event Output Enable"
              },
              "PEREO7": {
                "bit": 7,
                "description": "Periodic Interval 7 Event Output Enable"
              },
              "ALARMEO0": {
                "bit": 8,
                "description": "Alarm 0 Event Output Enable"
              },
              "ALARMEO1": {
                "bit": 9,
                "description": "Alarm 1 Event Output Enable"
              },
              "TAMPEREO": {
                "bit": 14,
                "description": "Tamper Event Output Enable"
              },
              "OVFEO": {
                "bit": 15,
                "description": "Overflow Event Output Enable"
              },
              "TAMPEVEI": {
                "bit": 16,
                "description": "Tamper Event Input Enable"
              }
            },
            "INTENCLR": {
              "PER0": {
                "bit": 0,
                "description": "Periodic Interval 0 Interrupt Enable"
              },
              "PER1": {
                "bit": 1,
                "description": "Periodic Interval 1 Interrupt Enable"
              },
              "PER2": {
                "bit": 2,
                "description": "Periodic Interval 2 Interrupt Enable"
              },
              "PER3": {
                "bit": 3,
                "description": "Periodic Interval 3 Interrupt Enable"
              },
              "PER4": {
                "bit": 4,
                "description": "Periodic Interval 4 Interrupt Enable"
              },
              "PER5": {
                "bit": 5,
                "description": "Periodic Interval 5 Interrupt Enable"
              },
              "PER6": {
                "bit": 6,
                "description": "Periodic Interval 6 Interrupt Enable"
              },
              "PER7": {
                "bit": 7,
                "description": "Periodic Interval 7 Interrupt Enable"
              },
              "ALARM0": {
                "bit": 8,
                "description": "Alarm 0 Interrupt Enable"
              },
              "ALARM1": {
                "bit": 9,
                "description": "Alarm 1 Interrupt Enable"
              },
              "TAMPER": {
                "bit": 14,
                "description": "Tamper Enable"
              },
              "OVF": {
                "bit": 15,
                "description": "Overflow Interrupt Enable"
              }
            },
            "INTENSET": {
              "PER0": {
                "bit": 0,
                "description": "Periodic Interval 0 Enable"
              },
              "PER1": {
                "bit": 1,
                "description": "Periodic Interval 1 Enable"
              },
              "PER2": {
                "bit": 2,
                "description": "Periodic Interval 2 Enable"
              },
              "PER3": {
                "bit": 3,
                "description": "Periodic Interval 3 Enable"
              },
              "PER4": {
                "bit": 4,
                "description": "Periodic Interval 4 Enable"
              },
              "PER5": {
                "bit": 5,
                "description": "Periodic Interval 5 Enable"
              },
              "PER6": {
                "bit": 6,
                "description": "Periodic Interval 6 Enable"
              },
              "PER7": {
                "bit": 7,
                "description": "Periodic Interval 7 Enable"
              },
              "ALARM0": {
                "bit": 8,
                "description": "Alarm 0 Interrupt Enable"
              },
              "ALARM1": {
                "bit": 9,
                "description": "Alarm 1 Interrupt Enable"
              },
              "TAMPER": {
                "bit": 14,
                "description": "Tamper Enable"
              },
              "OVF": {
                "bit": 15,
                "description": "Overflow Interrupt Enable"
              }
            },
            "INTFLAG": {
              "PER0": {
                "bit": 0,
                "description": "Periodic Interval 0"
              },
              "PER1": {
                "bit": 1,
                "description": "Periodic Interval 1"
              },
              "PER2": {
                "bit": 2,
                "description": "Periodic Interval 2"
              },
              "PER3": {
                "bit": 3,
                "description": "Periodic Interval 3"
              },
              "PER4": {
                "bit": 4,
                "description": "Periodic Interval 4"
              },
              "PER5": {
                "bit": 5,
                "description": "Periodic Interval 5"
              },
              "PER6": {
                "bit": 6,
                "description": "Periodic Interval 6"
              },
              "PER7": {
                "bit": 7,
                "description": "Periodic Interval 7"
              },
              "ALARM0": {
                "bit": 8,
                "description": "Alarm 0"
              },
              "ALARM1": {
                "bit": 9,
                "description": "Alarm 1"
              },
              "TAMPER": {
                "bit": 14,
                "description": "Tamper"
              },
              "OVF": {
                "bit": 15,
                "description": "Overflow"
              }
            },
            "DBGCTRL": {
              "DBGRUN": {
                "bit": 0,
                "description": "Run During Debug"
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset Bit Busy"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable Bit Busy"
              },
              "FREQCORR": {
                "bit": 2,
                "description": "FREQCORR Register Busy"
              },
              "CLOCK": {
                "bit": 3,
                "description": "CLOCK Register Busy"
              },
              "ALARM0": {
                "bit": 5,
                "description": "ALARM 0 Register Busy"
              },
              "ALARM1": {
                "bit": 6,
                "description": "ALARM 1 Register Busy"
              },
              "MASK0": {
                "bit": 11,
                "description": "MASK 0 Register Busy"
              },
              "MASK1": {
                "bit": 12,
                "description": "MASK 1 Register Busy"
              },
              "CLOCKSYNC": {
                "bit": 15,
                "description": "Clock Synchronization Enable Bit Busy"
              },
              "GP0": {
                "bit": 16,
                "description": "General Purpose 0 Register Busy"
              },
              "GP1": {
                "bit": 17,
                "description": "General Purpose 1 Register Busy"
              },
              "GP2": {
                "bit": 18,
                "description": "General Purpose 2 Register Busy"
              },
              "GP3": {
                "bit": 19,
                "description": "General Purpose 3 Register Busy"
              }
            },
            "FREQCORR": {
              "VALUE": {
                "bit": 0,
                "description": "Correction Value",
                "width": 7
              },
              "SIGN": {
                "bit": 7,
                "description": "Correction Sign"
              }
            },
            "COUNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "COMP[%s]": {
              "COMP": {
                "bit": 0,
                "description": "Compare Value",
                "width": 16
              }
            },
            "GP[%s]": {
              "GP": {
                "bit": 0,
                "description": "General Purpose",
                "width": 32
              }
            },
            "TAMPCTRL": {
              "IN0ACT": {
                "bit": 0,
                "description": "Tamper Input 0 Action",
                "width": 2
              },
              "IN1ACT": {
                "bit": 2,
                "description": "Tamper Input 1 Action",
                "width": 2
              },
              "IN2ACT": {
                "bit": 4,
                "description": "Tamper Input 2 Action",
                "width": 2
              },
              "IN3ACT": {
                "bit": 6,
                "description": "Tamper Input 3 Action",
                "width": 2
              },
              "IN4ACT": {
                "bit": 8,
                "description": "Tamper Input 4 Action",
                "width": 2
              },
              "TAMLVL0": {
                "bit": 16,
                "description": "Tamper Level Select 0"
              },
              "TAMLVL1": {
                "bit": 17,
                "description": "Tamper Level Select 1"
              },
              "TAMLVL2": {
                "bit": 18,
                "description": "Tamper Level Select 2"
              },
              "TAMLVL3": {
                "bit": 19,
                "description": "Tamper Level Select 3"
              },
              "TAMLVL4": {
                "bit": 20,
                "description": "Tamper Level Select 4"
              },
              "DEBNC0": {
                "bit": 24,
                "description": "Debouncer Enable 0"
              },
              "DEBNC1": {
                "bit": 25,
                "description": "Debouncer Enable 1"
              },
              "DEBNC2": {
                "bit": 26,
                "description": "Debouncer Enable 2"
              },
              "DEBNC3": {
                "bit": 27,
                "description": "Debouncer Enable 3"
              },
              "DEBNC4": {
                "bit": 28,
                "description": "Debouncer Enable 4"
              }
            },
            "TIMESTAMP": {
              "SECOND": {
                "bit": 0,
                "description": "Second Timestamp Value",
                "width": 6
              },
              "MINUTE": {
                "bit": 6,
                "description": "Minute Timestamp Value",
                "width": 6
              },
              "HOUR": {
                "bit": 12,
                "description": "Hour Timestamp Value",
                "width": 5
              },
              "DAY": {
                "bit": 17,
                "description": "Day Timestamp Value",
                "width": 5
              },
              "MONTH": {
                "bit": 22,
                "description": "Month Timestamp Value",
                "width": 4
              },
              "YEAR": {
                "bit": 26,
                "description": "Year Timestamp Value",
                "width": 6
              }
            },
            "TAMPID": {
              "TAMPID0": {
                "bit": 0,
                "description": "Tamper Input 0 Detected"
              },
              "TAMPID1": {
                "bit": 1,
                "description": "Tamper Input 1 Detected"
              },
              "TAMPID2": {
                "bit": 2,
                "description": "Tamper Input 2 Detected"
              },
              "TAMPID3": {
                "bit": 3,
                "description": "Tamper Input 3 Detected"
              },
              "TAMPID4": {
                "bit": 4,
                "description": "Tamper Input 4 Detected"
              },
              "TAMPEVT": {
                "bit": 31,
                "description": "Tamper Event Detected"
              }
            },
            "BKUP[%s]": {
              "BKUP": {
                "bit": 0,
                "description": "Backup",
                "width": 32
              }
            },
            "PER": {
              "PER": {
                "bit": 0,
                "description": "Counter Period",
                "width": 16
              }
            },
            "CLOCK": {
              "SECOND": {
                "bit": 0,
                "description": "Second",
                "width": 6
              },
              "MINUTE": {
                "bit": 6,
                "description": "Minute",
                "width": 6
              },
              "HOUR": {
                "bit": 12,
                "description": "Hour",
                "width": 5
              },
              "DAY": {
                "bit": 17,
                "description": "Day",
                "width": 5
              },
              "MONTH": {
                "bit": 22,
                "description": "Month",
                "width": 4
              },
              "YEAR": {
                "bit": 26,
                "description": "Year",
                "width": 6
              }
            },
            "ALARM0": {
              "SECOND": {
                "bit": 0,
                "description": "Second",
                "width": 6
              },
              "MINUTE": {
                "bit": 6,
                "description": "Minute",
                "width": 6
              },
              "HOUR": {
                "bit": 12,
                "description": "Hour",
                "width": 5
              },
              "DAY": {
                "bit": 17,
                "description": "Day",
                "width": 5
              },
              "MONTH": {
                "bit": 22,
                "description": "Month",
                "width": 4
              },
              "YEAR": {
                "bit": 26,
                "description": "Year",
                "width": 6
              }
            },
            "MASK0": {
              "SEL": {
                "bit": 0,
                "description": "Alarm Mask Selection",
                "width": 3
              }
            },
            "ALARM1": {
              "SECOND": {
                "bit": 0,
                "description": "Second",
                "width": 6
              },
              "MINUTE": {
                "bit": 6,
                "description": "Minute",
                "width": 6
              },
              "HOUR": {
                "bit": 12,
                "description": "Hour",
                "width": 5
              },
              "DAY": {
                "bit": 17,
                "description": "Day",
                "width": 5
              },
              "MONTH": {
                "bit": 22,
                "description": "Month",
                "width": 4
              },
              "YEAR": {
                "bit": 26,
                "description": "Year",
                "width": 6
              }
            },
            "MASK1": {
              "SEL": {
                "bit": 0,
                "description": "Alarm Mask Selection",
                "width": 3
              }
            }
          }
        },
        "SDHC0": {
          "instances": [
            {
              "name": "SDHC0",
              "base": "0x45000000",
              "irq": 135
            }
          ],
          "registers": {
            "SSAR": {
              "offset": "0x00",
              "size": 32,
              "description": "SDMA System Address / Argument 2"
            },
            "SSAR_CMD23_MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "SDMA System Address / Argument 2"
            },
            "BSR": {
              "offset": "0x04",
              "size": 16,
              "description": "Block Size"
            },
            "BCR": {
              "offset": "0x06",
              "size": 16,
              "description": "Block Count"
            },
            "ARG1R": {
              "offset": "0x08",
              "size": 32,
              "description": "Argument 1"
            },
            "TMR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Transfer Mode"
            },
            "CR": {
              "offset": "0x0E",
              "size": 16,
              "description": "Command"
            },
            "RR[%s]": {
              "offset": "0x10",
              "size": 32,
              "description": "Response"
            },
            "BDPR": {
              "offset": "0x20",
              "size": 32,
              "description": "Buffer Data Port"
            },
            "PSR": {
              "offset": "0x24",
              "size": 32,
              "description": "Present State"
            },
            "HC1R": {
              "offset": "0x28",
              "size": 8,
              "description": "Host Control 1"
            },
            "HC1R_EMMC_MODE": {
              "offset": "0x28",
              "size": 8,
              "description": "Host Control 1"
            },
            "PCR": {
              "offset": "0x29",
              "size": 8,
              "description": "Power Control"
            },
            "BGCR": {
              "offset": "0x2A",
              "size": 8,
              "description": "Block Gap Control"
            },
            "BGCR_EMMC_MODE": {
              "offset": "0x2A",
              "size": 8,
              "description": "Block Gap Control"
            },
            "WCR": {
              "offset": "0x2B",
              "size": 8,
              "description": "Wakeup Control"
            },
            "CCR": {
              "offset": "0x2C",
              "size": 16,
              "description": "Clock Control"
            },
            "TCR": {
              "offset": "0x2E",
              "size": 8,
              "description": "Timeout Control"
            },
            "SRR": {
              "offset": "0x2F",
              "size": 8,
              "description": "Software Reset"
            },
            "NISTR": {
              "offset": "0x30",
              "size": 16,
              "description": "Normal Interrupt Status"
            },
            "NISTR_EMMC_MODE": {
              "offset": "0x30",
              "size": 16,
              "description": "Normal Interrupt Status"
            },
            "EISTR": {
              "offset": "0x32",
              "size": 16,
              "description": "Error Interrupt Status"
            },
            "EISTR_EMMC_MODE": {
              "offset": "0x32",
              "size": 16,
              "description": "Error Interrupt Status"
            },
            "NISTER": {
              "offset": "0x34",
              "size": 16,
              "description": "Normal Interrupt Status Enable"
            },
            "NISTER_EMMC_MODE": {
              "offset": "0x34",
              "size": 16,
              "description": "Normal Interrupt Status Enable"
            },
            "EISTER": {
              "offset": "0x36",
              "size": 16,
              "description": "Error Interrupt Status Enable"
            },
            "EISTER_EMMC_MODE": {
              "offset": "0x36",
              "size": 16,
              "description": "Error Interrupt Status Enable"
            },
            "NISIER": {
              "offset": "0x38",
              "size": 16,
              "description": "Normal Interrupt Signal Enable"
            },
            "NISIER_EMMC_MODE": {
              "offset": "0x38",
              "size": 16,
              "description": "Normal Interrupt Signal Enable"
            },
            "EISIER": {
              "offset": "0x3A",
              "size": 16,
              "description": "Error Interrupt Signal Enable"
            },
            "EISIER_EMMC_MODE": {
              "offset": "0x3A",
              "size": 16,
              "description": "Error Interrupt Signal Enable"
            },
            "ACESR": {
              "offset": "0x3C",
              "size": 16,
              "description": "Auto CMD Error Status"
            },
            "HC2R": {
              "offset": "0x3E",
              "size": 16,
              "description": "Host Control 2"
            },
            "HC2R_EMMC_MODE": {
              "offset": "0x3E",
              "size": 16,
              "description": "Host Control 2"
            },
            "CA0R": {
              "offset": "0x40",
              "size": 32,
              "description": "Capabilities 0"
            },
            "CA1R": {
              "offset": "0x44",
              "size": 32,
              "description": "Capabilities 1"
            },
            "MCCAR": {
              "offset": "0x48",
              "size": 32,
              "description": "Maximum Current Capabilities"
            },
            "FERACES": {
              "offset": "0x50",
              "size": 16,
              "description": "Force Event for Auto CMD Error Status"
            },
            "FEREIS": {
              "offset": "0x52",
              "size": 16,
              "description": "Force Event for Error Interrupt Status"
            },
            "AESR": {
              "offset": "0x54",
              "size": 8,
              "description": "ADMA Error Status"
            },
            "ASAR[%s]": {
              "offset": "0x58",
              "size": 32,
              "description": "ADMA System Address n"
            },
            "PVR[%s]": {
              "offset": "0x60",
              "size": 16,
              "description": "Preset Value n"
            },
            "SISR": {
              "offset": "0xFC",
              "size": 16,
              "description": "Slot Interrupt Status"
            },
            "HCVR": {
              "offset": "0xFE",
              "size": 16,
              "description": "Host Controller Version"
            },
            "MC1R": {
              "offset": "0x204",
              "size": 8,
              "description": "MMC Control 1"
            },
            "MC2R": {
              "offset": "0x205",
              "size": 8,
              "description": "MMC Control 2"
            },
            "ACR": {
              "offset": "0x208",
              "size": 32,
              "description": "AHB Control"
            },
            "CC2R": {
              "offset": "0x20C",
              "size": 32,
              "description": "Clock Control 2"
            },
            "CACR": {
              "offset": "0x230",
              "size": 32,
              "description": "Capabilities Control"
            },
            "DBGR": {
              "offset": "0x234",
              "size": 8,
              "description": "Debug"
            }
          },
          "bits": {
            "SSAR": {
              "ADDR": {
                "bit": 0,
                "description": "SDMA System Address",
                "width": 32
              }
            },
            "SSAR_CMD23_MODE": {
              "ARG2": {
                "bit": 0,
                "description": "Argument 2",
                "width": 32
              }
            },
            "BSR": {
              "BLOCKSIZE": {
                "bit": 0,
                "description": "Transfer Block Size",
                "width": 10
              },
              "BOUNDARY": {
                "bit": 12,
                "description": "SDMA Buffer Boundary",
                "width": 3
              }
            },
            "BCR": {
              "BCNT": {
                "bit": 0,
                "description": "Blocks Count for Current Transfer",
                "width": 16
              }
            },
            "ARG1R": {
              "ARG": {
                "bit": 0,
                "description": "Argument 1",
                "width": 32
              }
            },
            "TMR": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "BCEN": {
                "bit": 1,
                "description": "Block Count Enable"
              },
              "ACMDEN": {
                "bit": 2,
                "description": "Auto Command Enable",
                "width": 2
              },
              "DTDSEL": {
                "bit": 4,
                "description": "Data Transfer Direction Selection"
              },
              "MSBSEL": {
                "bit": 5,
                "description": "Multi/Single Block Selection"
              }
            },
            "CR": {
              "RESPTYP": {
                "bit": 0,
                "description": "Response Type",
                "width": 2
              },
              "CMDCCEN": {
                "bit": 3,
                "description": "Command CRC Check Enable"
              },
              "CMDICEN": {
                "bit": 4,
                "description": "Command Index Check Enable"
              },
              "DPSEL": {
                "bit": 5,
                "description": "Data Present Select"
              },
              "CMDTYP": {
                "bit": 6,
                "description": "Command Type",
                "width": 2
              },
              "CMDIDX": {
                "bit": 8,
                "description": "Command Index",
                "width": 6
              }
            },
            "RR[%s]": {
              "CMDRESP": {
                "bit": 0,
                "description": "Command Response",
                "width": 32
              }
            },
            "BDPR": {
              "BUFDATA": {
                "bit": 0,
                "description": "Buffer Data",
                "width": 32
              }
            },
            "PSR": {
              "CMDINHC": {
                "bit": 0,
                "description": "Command Inhibit (CMD)"
              },
              "CMDINHD": {
                "bit": 1,
                "description": "Command Inhibit (DAT)"
              },
              "DLACT": {
                "bit": 2,
                "description": "DAT Line Active"
              },
              "RTREQ": {
                "bit": 3,
                "description": "Re-Tuning Request"
              },
              "WTACT": {
                "bit": 8,
                "description": "Write Transfer Active"
              },
              "RTACT": {
                "bit": 9,
                "description": "Read Transfer Active"
              },
              "BUFWREN": {
                "bit": 10,
                "description": "Buffer Write Enable"
              },
              "BUFRDEN": {
                "bit": 11,
                "description": "Buffer Read Enable"
              },
              "CARDINS": {
                "bit": 16,
                "description": "Card Inserted"
              },
              "CARDSS": {
                "bit": 17,
                "description": "Card State Stable"
              },
              "CARDDPL": {
                "bit": 18,
                "description": "Card Detect Pin Level"
              },
              "WRPPL": {
                "bit": 19,
                "description": "Write Protect Pin Level"
              },
              "DATLL": {
                "bit": 20,
                "description": "DAT[3:0] Line Level",
                "width": 4
              },
              "CMDLL": {
                "bit": 24,
                "description": "CMD Line Level"
              }
            },
            "HC1R": {
              "LEDCTRL": {
                "bit": 0,
                "description": "LED Control"
              },
              "DW": {
                "bit": 1,
                "description": "Data Width"
              },
              "HSEN": {
                "bit": 2,
                "description": "High Speed Enable"
              },
              "DMASEL": {
                "bit": 3,
                "description": "DMA Select",
                "width": 2
              },
              "CARDDTL": {
                "bit": 6,
                "description": "Card Detect Test Level"
              },
              "CARDDSEL": {
                "bit": 7,
                "description": "Card Detect Signal Selection"
              }
            },
            "HC1R_EMMC_MODE": {
              "DW": {
                "bit": 1,
                "description": "Data Width"
              },
              "HSEN": {
                "bit": 2,
                "description": "High Speed Enable"
              },
              "DMASEL": {
                "bit": 3,
                "description": "DMA Select",
                "width": 2
              }
            },
            "PCR": {
              "SDBPWR": {
                "bit": 0,
                "description": "SD Bus Power"
              },
              "SDBVSEL": {
                "bit": 1,
                "description": "SD Bus Voltage Select",
                "width": 3
              }
            },
            "BGCR": {
              "STPBGR": {
                "bit": 0,
                "description": "Stop at Block Gap Request"
              },
              "CONTR": {
                "bit": 1,
                "description": "Continue Request"
              },
              "RWCTRL": {
                "bit": 2,
                "description": "Read Wait Control"
              },
              "INTBG": {
                "bit": 3,
                "description": "Interrupt at Block Gap"
              }
            },
            "BGCR_EMMC_MODE": {
              "STPBGR": {
                "bit": 0,
                "description": "Stop at Block Gap Request"
              },
              "CONTR": {
                "bit": 1,
                "description": "Continue Request"
              }
            },
            "WCR": {
              "WKENCINT": {
                "bit": 0,
                "description": "Wakeup Event Enable on Card Interrupt"
              },
              "WKENCINS": {
                "bit": 1,
                "description": "Wakeup Event Enable on Card Insertion"
              },
              "WKENCREM": {
                "bit": 2,
                "description": "Wakeup Event Enable on Card Removal"
              }
            },
            "CCR": {
              "INTCLKEN": {
                "bit": 0,
                "description": "Internal Clock Enable"
              },
              "INTCLKS": {
                "bit": 1,
                "description": "Internal Clock Stable"
              },
              "SDCLKEN": {
                "bit": 2,
                "description": "SD Clock Enable"
              },
              "CLKGSEL": {
                "bit": 5,
                "description": "Clock Generator Select"
              },
              "USDCLKFSEL": {
                "bit": 6,
                "description": "Upper Bits of SDCLK Frequency Select",
                "width": 2
              },
              "SDCLKFSEL": {
                "bit": 8,
                "description": "SDCLK Frequency Select",
                "width": 8
              }
            },
            "TCR": {
              "DTCVAL": {
                "bit": 0,
                "description": "Data Timeout Counter Value",
                "width": 4
              }
            },
            "SRR": {
              "SWRSTALL": {
                "bit": 0,
                "description": "Software Reset For All"
              },
              "SWRSTCMD": {
                "bit": 1,
                "description": "Software Reset For CMD Line"
              },
              "SWRSTDAT": {
                "bit": 2,
                "description": "Software Reset For DAT Line"
              }
            },
            "NISTR": {
              "CMDC": {
                "bit": 0,
                "description": "Command Complete"
              },
              "TRFC": {
                "bit": 1,
                "description": "Transfer Complete"
              },
              "BLKGE": {
                "bit": 2,
                "description": "Block Gap Event"
              },
              "DMAINT": {
                "bit": 3,
                "description": "DMA Interrupt"
              },
              "BWRRDY": {
                "bit": 4,
                "description": "Buffer Write Ready"
              },
              "BRDRDY": {
                "bit": 5,
                "description": "Buffer Read Ready"
              },
              "CINS": {
                "bit": 6,
                "description": "Card Insertion"
              },
              "CREM": {
                "bit": 7,
                "description": "Card Removal"
              },
              "CINT": {
                "bit": 8,
                "description": "Card Interrupt"
              },
              "ERRINT": {
                "bit": 15,
                "description": "Error Interrupt"
              }
            },
            "NISTR_EMMC_MODE": {
              "CMDC": {
                "bit": 0,
                "description": "Command Complete"
              },
              "TRFC": {
                "bit": 1,
                "description": "Transfer Complete"
              },
              "BLKGE": {
                "bit": 2,
                "description": "Block Gap Event"
              },
              "DMAINT": {
                "bit": 3,
                "description": "DMA Interrupt"
              },
              "BWRRDY": {
                "bit": 4,
                "description": "Buffer Write Ready"
              },
              "BRDRDY": {
                "bit": 5,
                "description": "Buffer Read Ready"
              },
              "BOOTAR": {
                "bit": 14,
                "description": "Boot Acknowledge Received"
              },
              "ERRINT": {
                "bit": 15,
                "description": "Error Interrupt"
              }
            },
            "EISTR": {
              "CMDTEO": {
                "bit": 0,
                "description": "Command Timeout Error"
              },
              "CMDCRC": {
                "bit": 1,
                "description": "Command CRC Error"
              },
              "CMDEND": {
                "bit": 2,
                "description": "Command End Bit Error"
              },
              "CMDIDX": {
                "bit": 3,
                "description": "Command Index Error"
              },
              "DATTEO": {
                "bit": 4,
                "description": "Data Timeout Error"
              },
              "DATCRC": {
                "bit": 5,
                "description": "Data CRC Error"
              },
              "DATEND": {
                "bit": 6,
                "description": "Data End Bit Error"
              },
              "CURLIM": {
                "bit": 7,
                "description": "Current Limit Error"
              },
              "ACMD": {
                "bit": 8,
                "description": "Auto CMD Error"
              },
              "ADMA": {
                "bit": 9,
                "description": "ADMA Error"
              }
            },
            "EISTR_EMMC_MODE": {
              "CMDTEO": {
                "bit": 0,
                "description": "Command Timeout Error"
              },
              "CMDCRC": {
                "bit": 1,
                "description": "Command CRC Error"
              },
              "CMDEND": {
                "bit": 2,
                "description": "Command End Bit Error"
              },
              "CMDIDX": {
                "bit": 3,
                "description": "Command Index Error"
              },
              "DATTEO": {
                "bit": 4,
                "description": "Data Timeout Error"
              },
              "DATCRC": {
                "bit": 5,
                "description": "Data CRC Error"
              },
              "DATEND": {
                "bit": 6,
                "description": "Data End Bit Error"
              },
              "CURLIM": {
                "bit": 7,
                "description": "Current Limit Error"
              },
              "ACMD": {
                "bit": 8,
                "description": "Auto CMD Error"
              },
              "ADMA": {
                "bit": 9,
                "description": "ADMA Error"
              },
              "BOOTAE": {
                "bit": 12,
                "description": "Boot Acknowledge Error"
              }
            },
            "NISTER": {
              "CMDC": {
                "bit": 0,
                "description": "Command Complete Status Enable"
              },
              "TRFC": {
                "bit": 1,
                "description": "Transfer Complete Status Enable"
              },
              "BLKGE": {
                "bit": 2,
                "description": "Block Gap Event Status Enable"
              },
              "DMAINT": {
                "bit": 3,
                "description": "DMA Interrupt Status Enable"
              },
              "BWRRDY": {
                "bit": 4,
                "description": "Buffer Write Ready Status Enable"
              },
              "BRDRDY": {
                "bit": 5,
                "description": "Buffer Read Ready Status Enable"
              },
              "CINS": {
                "bit": 6,
                "description": "Card Insertion Status Enable"
              },
              "CREM": {
                "bit": 7,
                "description": "Card Removal Status Enable"
              },
              "CINT": {
                "bit": 8,
                "description": "Card Interrupt Status Enable"
              }
            },
            "NISTER_EMMC_MODE": {
              "CMDC": {
                "bit": 0,
                "description": "Command Complete Status Enable"
              },
              "TRFC": {
                "bit": 1,
                "description": "Transfer Complete Status Enable"
              },
              "BLKGE": {
                "bit": 2,
                "description": "Block Gap Event Status Enable"
              },
              "DMAINT": {
                "bit": 3,
                "description": "DMA Interrupt Status Enable"
              },
              "BWRRDY": {
                "bit": 4,
                "description": "Buffer Write Ready Status Enable"
              },
              "BRDRDY": {
                "bit": 5,
                "description": "Buffer Read Ready Status Enable"
              },
              "BOOTAR": {
                "bit": 14,
                "description": "Boot Acknowledge Received Status Enable"
              }
            },
            "EISTER": {
              "CMDTEO": {
                "bit": 0,
                "description": "Command Timeout Error Status Enable"
              },
              "CMDCRC": {
                "bit": 1,
                "description": "Command CRC Error Status Enable"
              },
              "CMDEND": {
                "bit": 2,
                "description": "Command End Bit Error Status Enable"
              },
              "CMDIDX": {
                "bit": 3,
                "description": "Command Index Error Status Enable"
              },
              "DATTEO": {
                "bit": 4,
                "description": "Data Timeout Error Status Enable"
              },
              "DATCRC": {
                "bit": 5,
                "description": "Data CRC Error Status Enable"
              },
              "DATEND": {
                "bit": 6,
                "description": "Data End Bit Error Status Enable"
              },
              "CURLIM": {
                "bit": 7,
                "description": "Current Limit Error Status Enable"
              },
              "ACMD": {
                "bit": 8,
                "description": "Auto CMD Error Status Enable"
              },
              "ADMA": {
                "bit": 9,
                "description": "ADMA Error Status Enable"
              }
            },
            "EISTER_EMMC_MODE": {
              "CMDTEO": {
                "bit": 0,
                "description": "Command Timeout Error Status Enable"
              },
              "CMDCRC": {
                "bit": 1,
                "description": "Command CRC Error Status Enable"
              },
              "CMDEND": {
                "bit": 2,
                "description": "Command End Bit Error Status Enable"
              },
              "CMDIDX": {
                "bit": 3,
                "description": "Command Index Error Status Enable"
              },
              "DATTEO": {
                "bit": 4,
                "description": "Data Timeout Error Status Enable"
              },
              "DATCRC": {
                "bit": 5,
                "description": "Data CRC Error Status Enable"
              },
              "DATEND": {
                "bit": 6,
                "description": "Data End Bit Error Status Enable"
              },
              "CURLIM": {
                "bit": 7,
                "description": "Current Limit Error Status Enable"
              },
              "ACMD": {
                "bit": 8,
                "description": "Auto CMD Error Status Enable"
              },
              "ADMA": {
                "bit": 9,
                "description": "ADMA Error Status Enable"
              },
              "BOOTAE": {
                "bit": 12,
                "description": "Boot Acknowledge Error Status Enable"
              }
            },
            "NISIER": {
              "CMDC": {
                "bit": 0,
                "description": "Command Complete Signal Enable"
              },
              "TRFC": {
                "bit": 1,
                "description": "Transfer Complete Signal Enable"
              },
              "BLKGE": {
                "bit": 2,
                "description": "Block Gap Event Signal Enable"
              },
              "DMAINT": {
                "bit": 3,
                "description": "DMA Interrupt Signal Enable"
              },
              "BWRRDY": {
                "bit": 4,
                "description": "Buffer Write Ready Signal Enable"
              },
              "BRDRDY": {
                "bit": 5,
                "description": "Buffer Read Ready Signal Enable"
              },
              "CINS": {
                "bit": 6,
                "description": "Card Insertion Signal Enable"
              },
              "CREM": {
                "bit": 7,
                "description": "Card Removal Signal Enable"
              },
              "CINT": {
                "bit": 8,
                "description": "Card Interrupt Signal Enable"
              }
            },
            "NISIER_EMMC_MODE": {
              "CMDC": {
                "bit": 0,
                "description": "Command Complete Signal Enable"
              },
              "TRFC": {
                "bit": 1,
                "description": "Transfer Complete Signal Enable"
              },
              "BLKGE": {
                "bit": 2,
                "description": "Block Gap Event Signal Enable"
              },
              "DMAINT": {
                "bit": 3,
                "description": "DMA Interrupt Signal Enable"
              },
              "BWRRDY": {
                "bit": 4,
                "description": "Buffer Write Ready Signal Enable"
              },
              "BRDRDY": {
                "bit": 5,
                "description": "Buffer Read Ready Signal Enable"
              },
              "BOOTAR": {
                "bit": 14,
                "description": "Boot Acknowledge Received Signal Enable"
              }
            },
            "EISIER": {
              "CMDTEO": {
                "bit": 0,
                "description": "Command Timeout Error Signal Enable"
              },
              "CMDCRC": {
                "bit": 1,
                "description": "Command CRC Error Signal Enable"
              },
              "CMDEND": {
                "bit": 2,
                "description": "Command End Bit Error Signal Enable"
              },
              "CMDIDX": {
                "bit": 3,
                "description": "Command Index Error Signal Enable"
              },
              "DATTEO": {
                "bit": 4,
                "description": "Data Timeout Error Signal Enable"
              },
              "DATCRC": {
                "bit": 5,
                "description": "Data CRC Error Signal Enable"
              },
              "DATEND": {
                "bit": 6,
                "description": "Data End Bit Error Signal Enable"
              },
              "CURLIM": {
                "bit": 7,
                "description": "Current Limit Error Signal Enable"
              },
              "ACMD": {
                "bit": 8,
                "description": "Auto CMD Error Signal Enable"
              },
              "ADMA": {
                "bit": 9,
                "description": "ADMA Error Signal Enable"
              }
            },
            "EISIER_EMMC_MODE": {
              "CMDTEO": {
                "bit": 0,
                "description": "Command Timeout Error Signal Enable"
              },
              "CMDCRC": {
                "bit": 1,
                "description": "Command CRC Error Signal Enable"
              },
              "CMDEND": {
                "bit": 2,
                "description": "Command End Bit Error Signal Enable"
              },
              "CMDIDX": {
                "bit": 3,
                "description": "Command Index Error Signal Enable"
              },
              "DATTEO": {
                "bit": 4,
                "description": "Data Timeout Error Signal Enable"
              },
              "DATCRC": {
                "bit": 5,
                "description": "Data CRC Error Signal Enable"
              },
              "DATEND": {
                "bit": 6,
                "description": "Data End Bit Error Signal Enable"
              },
              "CURLIM": {
                "bit": 7,
                "description": "Current Limit Error Signal Enable"
              },
              "ACMD": {
                "bit": 8,
                "description": "Auto CMD Error Signal Enable"
              },
              "ADMA": {
                "bit": 9,
                "description": "ADMA Error Signal Enable"
              },
              "BOOTAE": {
                "bit": 12,
                "description": "Boot Acknowledge Error Signal Enable"
              }
            },
            "ACESR": {
              "ACMD12NE": {
                "bit": 0,
                "description": "Auto CMD12 Not Executed"
              },
              "ACMDTEO": {
                "bit": 1,
                "description": "Auto CMD Timeout Error"
              },
              "ACMDCRC": {
                "bit": 2,
                "description": "Auto CMD CRC Error"
              },
              "ACMDEND": {
                "bit": 3,
                "description": "Auto CMD End Bit Error"
              },
              "ACMDIDX": {
                "bit": 4,
                "description": "Auto CMD Index Error"
              },
              "CMDNI": {
                "bit": 7,
                "description": "Command not Issued By Auto CMD12 Error"
              }
            },
            "HC2R": {
              "UHSMS": {
                "bit": 0,
                "description": "UHS Mode Select",
                "width": 3
              },
              "VS18EN": {
                "bit": 3,
                "description": "1.8V Signaling Enable"
              },
              "DRVSEL": {
                "bit": 4,
                "description": "Driver Strength Select",
                "width": 2
              },
              "EXTUN": {
                "bit": 6,
                "description": "Execute Tuning"
              },
              "SLCKSEL": {
                "bit": 7,
                "description": "Sampling Clock Select"
              },
              "ASINTEN": {
                "bit": 14,
                "description": "Asynchronous Interrupt Enable"
              },
              "PVALEN": {
                "bit": 15,
                "description": "Preset Value Enable"
              }
            },
            "HC2R_EMMC_MODE": {
              "HS200EN": {
                "bit": 0,
                "description": "HS200 Mode Enable",
                "width": 4
              },
              "DRVSEL": {
                "bit": 4,
                "description": "Driver Strength Select",
                "width": 2
              },
              "EXTUN": {
                "bit": 6,
                "description": "Execute Tuning"
              },
              "SLCKSEL": {
                "bit": 7,
                "description": "Sampling Clock Select"
              },
              "PVALEN": {
                "bit": 15,
                "description": "Preset Value Enable"
              }
            },
            "CA0R": {
              "TEOCLKF": {
                "bit": 0,
                "description": "Timeout Clock Frequency",
                "width": 6
              },
              "TEOCLKU": {
                "bit": 7,
                "description": "Timeout Clock Unit"
              },
              "BASECLKF": {
                "bit": 8,
                "description": "Base Clock Frequency",
                "width": 8
              },
              "MAXBLKL": {
                "bit": 16,
                "description": "Max Block Length",
                "width": 2
              },
              "ED8SUP": {
                "bit": 18,
                "description": "8-bit Support for Embedded Device"
              },
              "ADMA2SUP": {
                "bit": 19,
                "description": "ADMA2 Support"
              },
              "HSSUP": {
                "bit": 21,
                "description": "High Speed Support"
              },
              "SDMASUP": {
                "bit": 22,
                "description": "SDMA Support"
              },
              "SRSUP": {
                "bit": 23,
                "description": "Suspend/Resume Support"
              },
              "V33VSUP": {
                "bit": 24,
                "description": "Voltage Support 3.3V"
              },
              "V30VSUP": {
                "bit": 25,
                "description": "Voltage Support 3.0V"
              },
              "V18VSUP": {
                "bit": 26,
                "description": "Voltage Support 1.8V"
              },
              "SB64SUP": {
                "bit": 28,
                "description": "64-Bit System Bus Support"
              },
              "ASINTSUP": {
                "bit": 29,
                "description": "Asynchronous Interrupt Support"
              },
              "SLTYPE": {
                "bit": 30,
                "description": "Slot Type",
                "width": 2
              }
            },
            "CA1R": {
              "SDR50SUP": {
                "bit": 0,
                "description": "SDR50 Support"
              },
              "SDR104SUP": {
                "bit": 1,
                "description": "SDR104 Support"
              },
              "DDR50SUP": {
                "bit": 2,
                "description": "DDR50 Support"
              },
              "DRVASUP": {
                "bit": 4,
                "description": "Driver Type A Support"
              },
              "DRVCSUP": {
                "bit": 5,
                "description": "Driver Type C Support"
              },
              "DRVDSUP": {
                "bit": 6,
                "description": "Driver Type D Support"
              },
              "TCNTRT": {
                "bit": 8,
                "description": "Timer Count for Re-Tuning",
                "width": 4
              },
              "TSDR50": {
                "bit": 13,
                "description": "Use Tuning for SDR50"
              },
              "CLKMULT": {
                "bit": 16,
                "description": "Clock Multiplier",
                "width": 8
              }
            },
            "MCCAR": {
              "MAXCUR33V": {
                "bit": 0,
                "description": "Maximum Current for 3.3V",
                "width": 8
              },
              "MAXCUR30V": {
                "bit": 8,
                "description": "Maximum Current for 3.0V",
                "width": 8
              },
              "MAXCUR18V": {
                "bit": 16,
                "description": "Maximum Current for 1.8V",
                "width": 8
              }
            },
            "FERACES": {
              "ACMD12NE": {
                "bit": 0,
                "description": "Force Event for Auto CMD12 Not Executed"
              },
              "ACMDTEO": {
                "bit": 1,
                "description": "Force Event for Auto CMD Timeout Error"
              },
              "ACMDCRC": {
                "bit": 2,
                "description": "Force Event for Auto CMD CRC Error"
              },
              "ACMDEND": {
                "bit": 3,
                "description": "Force Event for Auto CMD End Bit Error"
              },
              "ACMDIDX": {
                "bit": 4,
                "description": "Force Event for Auto CMD Index Error"
              },
              "CMDNI": {
                "bit": 7,
                "description": "Force Event for Command Not Issued By Auto CMD12 Error"
              }
            },
            "FEREIS": {
              "CMDTEO": {
                "bit": 0,
                "description": "Force Event for Command Timeout Error"
              },
              "CMDCRC": {
                "bit": 1,
                "description": "Force Event for Command CRC Error"
              },
              "CMDEND": {
                "bit": 2,
                "description": "Force Event for Command End Bit Error"
              },
              "CMDIDX": {
                "bit": 3,
                "description": "Force Event for Command Index Error"
              },
              "DATTEO": {
                "bit": 4,
                "description": "Force Event for Data Timeout Error"
              },
              "DATCRC": {
                "bit": 5,
                "description": "Force Event for Data CRC Error"
              },
              "DATEND": {
                "bit": 6,
                "description": "Force Event for Data End Bit Error"
              },
              "CURLIM": {
                "bit": 7,
                "description": "Force Event for Current Limit Error"
              },
              "ACMD": {
                "bit": 8,
                "description": "Force Event for Auto CMD Error"
              },
              "ADMA": {
                "bit": 9,
                "description": "Force Event for ADMA Error"
              },
              "BOOTAE": {
                "bit": 12,
                "description": "Force Event for Boot Acknowledge Error"
              }
            },
            "AESR": {
              "ERRST": {
                "bit": 0,
                "description": "ADMA Error State",
                "width": 2
              },
              "LMIS": {
                "bit": 2,
                "description": "ADMA Length Mismatch Error"
              }
            },
            "ASAR[%s]": {
              "ADMASA": {
                "bit": 0,
                "description": "ADMA System Address",
                "width": 32
              }
            },
            "PVR[%s]": {
              "SDCLKFSEL": {
                "bit": 0,
                "description": "SDCLK Frequency Select Value for Initialization",
                "width": 10
              },
              "CLKGSEL": {
                "bit": 10,
                "description": "Clock Generator Select Value for Initialization"
              },
              "DRVSEL": {
                "bit": 14,
                "description": "Driver Strength Select Value for Initialization",
                "width": 2
              }
            },
            "SISR": {
              "INTSSL": {
                "bit": 0,
                "description": "Interrupt Signal for Each Slot"
              }
            },
            "HCVR": {
              "SVER": {
                "bit": 0,
                "description": "Spec Version",
                "width": 8
              },
              "VVER": {
                "bit": 8,
                "description": "Vendor Version",
                "width": 8
              }
            },
            "MC1R": {
              "CMDTYP": {
                "bit": 0,
                "description": "e.MMC Command Type",
                "width": 2
              },
              "DDR": {
                "bit": 3,
                "description": "e.MMC HSDDR Mode"
              },
              "OPD": {
                "bit": 4,
                "description": "e.MMC Open Drain Mode"
              },
              "BOOTA": {
                "bit": 5,
                "description": "e.MMC Boot Acknowledge Enable"
              },
              "RSTN": {
                "bit": 6,
                "description": "e.MMC Reset Signal"
              },
              "FCD": {
                "bit": 7,
                "description": "e.MMC Force Card Detect"
              }
            },
            "MC2R": {
              "SRESP": {
                "bit": 0,
                "description": "e.MMC Abort Wait IRQ"
              },
              "ABOOT": {
                "bit": 1,
                "description": "e.MMC Abort Boot"
              }
            },
            "ACR": {
              "BMAX": {
                "bit": 0,
                "description": "AHB Maximum Burst",
                "width": 2
              }
            },
            "CC2R": {
              "FSDCLKD": {
                "bit": 0,
                "description": "Force SDCK Disabled"
              }
            },
            "CACR": {
              "CAPWREN": {
                "bit": 0,
                "description": "Capabilities Registers Write Enable (Required to write the correct frequencies in the Capabilities Registers)"
              },
              "KEY": {
                "bit": 8,
                "description": "Key (0x46)",
                "width": 8
              }
            },
            "DBGR": {
              "NIDBG": {
                "bit": 0,
                "description": "Non-intrusive debug enable"
              }
            }
          }
        },
        "SDHC1": {
          "instances": [
            {
              "name": "SDHC1",
              "base": "0x46000000",
              "irq": 136
            }
          ],
          "registers": {}
        },
        "SERCOM": {
          "instances": [
            {
              "name": "SERCOM0",
              "base": "0x40003000",
              "irq": 46
            },
            {
              "name": "SERCOM1",
              "base": "0x40003400",
              "irq": 50
            },
            {
              "name": "SERCOM2",
              "base": "0x41012000",
              "irq": 54
            },
            {
              "name": "SERCOM3",
              "base": "0x41014000",
              "irq": 58
            },
            {
              "name": "SERCOM4",
              "base": "0x43000000",
              "irq": 62
            },
            {
              "name": "SERCOM5",
              "base": "0x43000400",
              "irq": 66
            },
            {
              "name": "SERCOM6",
              "base": "0x43000800",
              "irq": 70
            },
            {
              "name": "SERCOM7",
              "base": "0x43000C00",
              "irq": 74
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 32,
              "description": "USART_INT Control A"
            },
            "CTRLB": {
              "offset": "0x04",
              "size": 32,
              "description": "USART_INT Control B"
            },
            "CTRLC": {
              "offset": "0x08",
              "size": 32,
              "description": "USART_INT Control C"
            },
            "BAUD": {
              "offset": "0x0C",
              "size": 16,
              "description": "USART_INT Baud Rate"
            },
            "INTENCLR": {
              "offset": "0x14",
              "size": 8,
              "description": "USART_INT Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x16",
              "size": 8,
              "description": "USART_INT Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x18",
              "size": 8,
              "description": "USART_INT Interrupt Flag Status and Clear"
            },
            "STATUS": {
              "offset": "0x1A",
              "size": 16,
              "description": "USART_INT Status"
            },
            "SYNCBUSY": {
              "offset": "0x1C",
              "size": 32,
              "description": "USART_INT Synchronization Busy"
            },
            "ADDR": {
              "offset": "0x24",
              "size": 32,
              "description": "SPIM Address"
            },
            "DATA": {
              "offset": "0x28",
              "size": 32,
              "description": "USART_INT Data"
            },
            "DBGCTRL": {
              "offset": "0x30",
              "size": 8,
              "description": "USART_INT Debug Control"
            },
            "LENGTH": {
              "offset": "0x22",
              "size": 16,
              "description": "USART_INT Length"
            },
            "BAUD_FRAC_MODE": {
              "offset": "0x0C",
              "size": 16,
              "description": "USART_INT Baud Rate"
            },
            "BAUD_FRACFP_MODE": {
              "offset": "0x0C",
              "size": 16,
              "description": "USART_INT Baud Rate"
            },
            "BAUD_USARTFP_MODE": {
              "offset": "0x0C",
              "size": 16,
              "description": "USART_INT Baud Rate"
            },
            "RXPL": {
              "offset": "0x0E",
              "size": 8,
              "description": "USART_INT Receive Pulse Length"
            },
            "RXERRCNT": {
              "offset": "0x20",
              "size": 8,
              "description": "USART_INT Receive Error Count"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "MODE": {
                "bit": 2,
                "description": "Operating Mode",
                "width": 3
              },
              "RUNSTDBY": {
                "bit": 7,
                "description": "Run during Standby"
              },
              "IBON": {
                "bit": 8,
                "description": "Immediate Buffer Overflow Notification"
              },
              "TXINV": {
                "bit": 9,
                "description": "Transmit Data Invert"
              },
              "RXINV": {
                "bit": 10,
                "description": "Receive Data Invert"
              },
              "SAMPR": {
                "bit": 13,
                "description": "Sample",
                "width": 3
              },
              "TXPO": {
                "bit": 16,
                "description": "Transmit Data Pinout",
                "width": 2
              },
              "RXPO": {
                "bit": 20,
                "description": "Receive Data Pinout",
                "width": 2
              },
              "SAMPA": {
                "bit": 22,
                "description": "Sample Adjustment",
                "width": 2
              },
              "FORM": {
                "bit": 24,
                "description": "Frame Format",
                "width": 4
              },
              "CMODE": {
                "bit": 28,
                "description": "Communication Mode"
              },
              "CPOL": {
                "bit": 29,
                "description": "Clock Polarity"
              },
              "DORD": {
                "bit": 30,
                "description": "Data Order"
              }
            },
            "CTRLB": {
              "CHSIZE": {
                "bit": 0,
                "description": "Character Size",
                "width": 3
              },
              "SBMODE": {
                "bit": 6,
                "description": "Stop Bit Mode"
              },
              "COLDEN": {
                "bit": 8,
                "description": "Collision Detection Enable"
              },
              "SFDE": {
                "bit": 9,
                "description": "Start of Frame Detection Enable"
              },
              "ENC": {
                "bit": 10,
                "description": "Encoding Format"
              },
              "PMODE": {
                "bit": 13,
                "description": "Parity Mode"
              },
              "TXEN": {
                "bit": 16,
                "description": "Transmitter Enable"
              },
              "RXEN": {
                "bit": 17,
                "description": "Receiver Enable"
              },
              "LINCMD": {
                "bit": 24,
                "description": "LIN Command",
                "width": 2
              }
            },
            "CTRLC": {
              "GTIME": {
                "bit": 0,
                "description": "Guard Time",
                "width": 3
              },
              "BRKLEN": {
                "bit": 8,
                "description": "LIN Master Break Length",
                "width": 2
              },
              "HDRDLY": {
                "bit": 10,
                "description": "LIN Master Header Delay",
                "width": 2
              },
              "INACK": {
                "bit": 16,
                "description": "Inhibit Not Acknowledge"
              },
              "DSNACK": {
                "bit": 17,
                "description": "Disable Successive NACK"
              },
              "MAXITER": {
                "bit": 20,
                "description": "Maximum Iterations",
                "width": 3
              },
              "DATA32B": {
                "bit": 24,
                "description": "Data 32 Bit",
                "width": 2
              }
            },
            "BAUD": {
              "BAUD": {
                "bit": 0,
                "description": "Baud Rate Value",
                "width": 16
              }
            },
            "INTENCLR": {
              "DRE": {
                "bit": 0,
                "description": "Data Register Empty Interrupt Disable"
              },
              "TXC": {
                "bit": 1,
                "description": "Transmit Complete Interrupt Disable"
              },
              "RXC": {
                "bit": 2,
                "description": "Receive Complete Interrupt Disable"
              },
              "RXS": {
                "bit": 3,
                "description": "Receive Start Interrupt Disable"
              },
              "CTSIC": {
                "bit": 4,
                "description": "Clear To Send Input Change Interrupt Disable"
              },
              "RXBRK": {
                "bit": 5,
                "description": "Break Received Interrupt Disable"
              },
              "ERROR": {
                "bit": 7,
                "description": "Combined Error Interrupt Disable"
              }
            },
            "INTENSET": {
              "DRE": {
                "bit": 0,
                "description": "Data Register Empty Interrupt Enable"
              },
              "TXC": {
                "bit": 1,
                "description": "Transmit Complete Interrupt Enable"
              },
              "RXC": {
                "bit": 2,
                "description": "Receive Complete Interrupt Enable"
              },
              "RXS": {
                "bit": 3,
                "description": "Receive Start Interrupt Enable"
              },
              "CTSIC": {
                "bit": 4,
                "description": "Clear To Send Input Change Interrupt Enable"
              },
              "RXBRK": {
                "bit": 5,
                "description": "Break Received Interrupt Enable"
              },
              "ERROR": {
                "bit": 7,
                "description": "Combined Error Interrupt Enable"
              }
            },
            "INTFLAG": {
              "DRE": {
                "bit": 0,
                "description": "Data Register Empty Interrupt"
              },
              "TXC": {
                "bit": 1,
                "description": "Transmit Complete Interrupt"
              },
              "RXC": {
                "bit": 2,
                "description": "Receive Complete Interrupt"
              },
              "RXS": {
                "bit": 3,
                "description": "Receive Start Interrupt"
              },
              "CTSIC": {
                "bit": 4,
                "description": "Clear To Send Input Change Interrupt"
              },
              "RXBRK": {
                "bit": 5,
                "description": "Break Received Interrupt"
              },
              "ERROR": {
                "bit": 7,
                "description": "Combined Error Interrupt"
              }
            },
            "STATUS": {
              "PERR": {
                "bit": 0,
                "description": "Parity Error"
              },
              "FERR": {
                "bit": 1,
                "description": "Frame Error"
              },
              "BUFOVF": {
                "bit": 2,
                "description": "Buffer Overflow"
              },
              "CTS": {
                "bit": 3,
                "description": "Clear To Send"
              },
              "ISF": {
                "bit": 4,
                "description": "Inconsistent Sync Field"
              },
              "COLL": {
                "bit": 5,
                "description": "Collision Detected"
              },
              "TXE": {
                "bit": 6,
                "description": "Transmitter Empty"
              },
              "ITER": {
                "bit": 7,
                "description": "Maximum Number of Repetitions Reached"
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset Synchronization Busy"
              },
              "ENABLE": {
                "bit": 1,
                "description": "SERCOM Enable Synchronization Busy"
              },
              "CTRLB": {
                "bit": 2,
                "description": "CTRLB Synchronization Busy"
              },
              "RXERRCNT": {
                "bit": 3,
                "description": "RXERRCNT Synchronization Busy"
              },
              "LENGTH": {
                "bit": 4,
                "description": "LENGTH Synchronization Busy"
              }
            },
            "ADDR": {
              "ADDR": {
                "bit": 0,
                "description": "Address Value",
                "width": 8
              },
              "ADDRMASK": {
                "bit": 16,
                "description": "Address Mask",
                "width": 8
              }
            },
            "DATA": {
              "DATA": {
                "bit": 0,
                "description": "Data Value",
                "width": 32
              }
            },
            "DBGCTRL": {
              "DBGSTOP": {
                "bit": 0,
                "description": "Debug Mode"
              }
            },
            "LENGTH": {
              "LEN": {
                "bit": 0,
                "description": "Data Length",
                "width": 8
              },
              "LENEN": {
                "bit": 8,
                "description": "Data Length Enable",
                "width": 2
              }
            },
            "BAUD_FRAC_MODE": {
              "BAUD": {
                "bit": 0,
                "description": "Baud Rate Value",
                "width": 13
              },
              "FP": {
                "bit": 13,
                "description": "Fractional Part",
                "width": 3
              }
            },
            "BAUD_FRACFP_MODE": {
              "BAUD": {
                "bit": 0,
                "description": "Baud Rate Value",
                "width": 13
              },
              "FP": {
                "bit": 13,
                "description": "Fractional Part",
                "width": 3
              }
            },
            "BAUD_USARTFP_MODE": {
              "BAUD": {
                "bit": 0,
                "description": "Baud Rate Value",
                "width": 16
              }
            },
            "RXPL": {
              "RXPL": {
                "bit": 0,
                "description": "Receive Pulse Length",
                "width": 8
              }
            }
          }
        },
        "SUPC": {
          "instances": [
            {
              "name": "SUPC",
              "base": "0x40001800",
              "irq": 8
            }
          ],
          "registers": {
            "INTENCLR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Flag Status and Clear"
            },
            "STATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Power and Clocks Status"
            },
            "BOD33": {
              "offset": "0x10",
              "size": 32,
              "description": "BOD33 Control"
            },
            "VREG": {
              "offset": "0x18",
              "size": 32,
              "description": "VREG Control"
            },
            "VREF": {
              "offset": "0x1C",
              "size": 32,
              "description": "VREF Control"
            },
            "BBPS": {
              "offset": "0x20",
              "size": 32,
              "description": "Battery Backup Power Switch"
            },
            "BKOUT": {
              "offset": "0x24",
              "size": 32,
              "description": "Backup Output Control"
            },
            "BKIN": {
              "offset": "0x28",
              "size": 32,
              "description": "Backup Input Control"
            }
          },
          "bits": {
            "INTENCLR": {
              "BOD33RDY": {
                "bit": 0,
                "description": "BOD33 Ready"
              },
              "BOD33DET": {
                "bit": 1,
                "description": "BOD33 Detection"
              },
              "B33SRDY": {
                "bit": 2,
                "description": "BOD33 Synchronization Ready"
              },
              "VREGRDY": {
                "bit": 8,
                "description": "Voltage Regulator Ready"
              },
              "VCORERDY": {
                "bit": 10,
                "description": "VDDCORE Ready"
              }
            },
            "INTENSET": {
              "BOD33RDY": {
                "bit": 0,
                "description": "BOD33 Ready"
              },
              "BOD33DET": {
                "bit": 1,
                "description": "BOD33 Detection"
              },
              "B33SRDY": {
                "bit": 2,
                "description": "BOD33 Synchronization Ready"
              },
              "VREGRDY": {
                "bit": 8,
                "description": "Voltage Regulator Ready"
              },
              "VCORERDY": {
                "bit": 10,
                "description": "VDDCORE Ready"
              }
            },
            "INTFLAG": {
              "BOD33RDY": {
                "bit": 0,
                "description": "BOD33 Ready"
              },
              "BOD33DET": {
                "bit": 1,
                "description": "BOD33 Detection"
              },
              "B33SRDY": {
                "bit": 2,
                "description": "BOD33 Synchronization Ready"
              },
              "VREGRDY": {
                "bit": 8,
                "description": "Voltage Regulator Ready"
              },
              "VCORERDY": {
                "bit": 10,
                "description": "VDDCORE Ready"
              }
            },
            "STATUS": {
              "BOD33RDY": {
                "bit": 0,
                "description": "BOD33 Ready"
              },
              "BOD33DET": {
                "bit": 1,
                "description": "BOD33 Detection"
              },
              "B33SRDY": {
                "bit": 2,
                "description": "BOD33 Synchronization Ready"
              },
              "VREGRDY": {
                "bit": 8,
                "description": "Voltage Regulator Ready"
              },
              "VCORERDY": {
                "bit": 10,
                "description": "VDDCORE Ready"
              }
            },
            "BOD33": {
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "ACTION": {
                "bit": 2,
                "description": "Action when Threshold Crossed",
                "width": 2
              },
              "STDBYCFG": {
                "bit": 4,
                "description": "Configuration in Standby mode"
              },
              "RUNSTDBY": {
                "bit": 5,
                "description": "Run in Standby mode"
              },
              "RUNHIB": {
                "bit": 6,
                "description": "Run in Hibernate mode"
              },
              "RUNBKUP": {
                "bit": 7,
                "description": "Run in Backup mode"
              },
              "HYST": {
                "bit": 8,
                "description": "Hysteresis value",
                "width": 4
              },
              "PSEL": {
                "bit": 12,
                "description": "Prescaler Select",
                "width": 3
              },
              "LEVEL": {
                "bit": 16,
                "description": "Threshold Level for VDD",
                "width": 8
              },
              "VBATLEVEL": {
                "bit": 24,
                "description": "Threshold Level in battery backup sleep mode for VBAT",
                "width": 8
              }
            },
            "VREG": {
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "SEL": {
                "bit": 2,
                "description": "Voltage Regulator Selection"
              },
              "RUNBKUP": {
                "bit": 7,
                "description": "Run in Backup mode"
              },
              "VSEN": {
                "bit": 16,
                "description": "Voltage Scaling Enable"
              },
              "VSPER": {
                "bit": 24,
                "description": "Voltage Scaling Period",
                "width": 3
              }
            },
            "VREF": {
              "TSEN": {
                "bit": 1,
                "description": "Temperature Sensor Output Enable"
              },
              "VREFOE": {
                "bit": 2,
                "description": "Voltage Reference Output Enable"
              },
              "TSSEL": {
                "bit": 3,
                "description": "Temperature Sensor Selection"
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run during Standby"
              },
              "ONDEMAND": {
                "bit": 7,
                "description": "On Demand Contrl"
              },
              "SEL": {
                "bit": 16,
                "description": "Voltage Reference Selection",
                "width": 4
              }
            },
            "BBPS": {
              "CONF": {
                "bit": 0,
                "description": "Battery Backup Configuration"
              },
              "WAKEEN": {
                "bit": 2,
                "description": "Wake Enable"
              }
            },
            "BKOUT": {
              "ENOUT0": {
                "bit": 0,
                "description": "Enable OUT0"
              },
              "ENOUT1": {
                "bit": 1,
                "description": "Enable OUT1"
              },
              "CLROUT0": {
                "bit": 8,
                "description": "Clear OUT0"
              },
              "CLROUT1": {
                "bit": 9,
                "description": "Clear OUT1"
              },
              "SETOUT0": {
                "bit": 16,
                "description": "Set OUT0"
              },
              "SETOUT1": {
                "bit": 17,
                "description": "Set OUT1"
              },
              "RTCTGLOUT0": {
                "bit": 24,
                "description": "RTC Toggle OUT0"
              },
              "RTCTGLOUT1": {
                "bit": 25,
                "description": "RTC Toggle OUT1"
              }
            },
            "BKIN": {
              "BKIN0": {
                "bit": 0,
                "description": "Backup Input 0"
              },
              "BKIN1": {
                "bit": 1,
                "description": "Backup Input 1"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TC0",
              "base": "0x40003800",
              "irq": 107
            },
            {
              "name": "TC1",
              "base": "0x40003C00",
              "irq": 108
            },
            {
              "name": "TC2",
              "base": "0x4101A000",
              "irq": 109
            },
            {
              "name": "TC3",
              "base": "0x4101C000",
              "irq": 110
            },
            {
              "name": "TC4",
              "base": "0x42001400",
              "irq": 111
            },
            {
              "name": "TC5",
              "base": "0x42001800",
              "irq": 112
            },
            {
              "name": "TC6",
              "base": "0x43001400",
              "irq": 113
            },
            {
              "name": "TC7",
              "base": "0x43001800",
              "irq": 114
            },
            {
              "name": "TCC0",
              "base": "0x41016000",
              "irq": 85
            },
            {
              "name": "TCC1",
              "base": "0x41018000",
              "irq": 92
            },
            {
              "name": "TCC2",
              "base": "0x42000C00",
              "irq": 97
            },
            {
              "name": "TCC3",
              "base": "0x42001000",
              "irq": 101
            },
            {
              "name": "TCC4",
              "base": "0x43001000",
              "irq": 104
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 32,
              "description": "Control A"
            },
            "CTRLBCLR": {
              "offset": "0x04",
              "size": 8,
              "description": "Control B Clear"
            },
            "CTRLBSET": {
              "offset": "0x05",
              "size": 8,
              "description": "Control B Set"
            },
            "EVCTRL": {
              "offset": "0x06",
              "size": 16,
              "description": "Event Control"
            },
            "INTENCLR": {
              "offset": "0x08",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x09",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x0A",
              "size": 8,
              "description": "Interrupt Flag Status and Clear"
            },
            "STATUS": {
              "offset": "0x0B",
              "size": 8,
              "description": "Status"
            },
            "WAVE": {
              "offset": "0x0C",
              "size": 8,
              "description": "Waveform Generation Control"
            },
            "DRVCTRL": {
              "offset": "0x0D",
              "size": 8,
              "description": "Control C"
            },
            "DBGCTRL": {
              "offset": "0x0F",
              "size": 8,
              "description": "Debug Control"
            },
            "SYNCBUSY": {
              "offset": "0x10",
              "size": 32,
              "description": "Synchronization Status"
            },
            "COUNT": {
              "offset": "0x14",
              "size": 32,
              "description": "COUNT32 Count"
            },
            "PER": {
              "offset": "0x1B",
              "size": 8,
              "description": "COUNT8 Period"
            },
            "CC[%s]": {
              "offset": "0x1C",
              "size": 32,
              "description": "COUNT32 Compare and Capture"
            },
            "PERBUF": {
              "offset": "0x2F",
              "size": 8,
              "description": "COUNT8 Period Buffer"
            },
            "CCBUF[%s]": {
              "offset": "0x30",
              "size": 32,
              "description": "COUNT32 Compare and Capture Buffer"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "MODE": {
                "bit": 2,
                "description": "Timer Counter Mode",
                "width": 2
              },
              "PRESCSYNC": {
                "bit": 4,
                "description": "Prescaler and Counter Synchronization",
                "width": 2
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run during Standby"
              },
              "ONDEMAND": {
                "bit": 7,
                "description": "Clock On Demand"
              },
              "PRESCALER": {
                "bit": 8,
                "description": "Prescaler",
                "width": 3
              },
              "ALOCK": {
                "bit": 11,
                "description": "Auto Lock"
              },
              "CAPTEN0": {
                "bit": 16,
                "description": "Capture Channel 0 Enable"
              },
              "CAPTEN1": {
                "bit": 17,
                "description": "Capture Channel 1 Enable"
              },
              "COPEN0": {
                "bit": 20,
                "description": "Capture On Pin 0 Enable"
              },
              "COPEN1": {
                "bit": 21,
                "description": "Capture On Pin 1 Enable"
              },
              "CAPTMODE0": {
                "bit": 24,
                "description": "Capture Mode Channel 0",
                "width": 2
              },
              "CAPTMODE1": {
                "bit": 27,
                "description": "Capture mode Channel 1",
                "width": 2
              }
            },
            "CTRLBCLR": {
              "DIR": {
                "bit": 0,
                "description": "Counter Direction"
              },
              "LUPD": {
                "bit": 1,
                "description": "Lock Update"
              },
              "ONESHOT": {
                "bit": 2,
                "description": "One-Shot on Counter"
              },
              "CMD": {
                "bit": 5,
                "description": "Command",
                "width": 3
              }
            },
            "CTRLBSET": {
              "DIR": {
                "bit": 0,
                "description": "Counter Direction"
              },
              "LUPD": {
                "bit": 1,
                "description": "Lock Update"
              },
              "ONESHOT": {
                "bit": 2,
                "description": "One-Shot on Counter"
              },
              "CMD": {
                "bit": 5,
                "description": "Command",
                "width": 3
              }
            },
            "EVCTRL": {
              "EVACT": {
                "bit": 0,
                "description": "Event Action",
                "width": 3
              },
              "TCINV": {
                "bit": 4,
                "description": "TC Event Input Polarity"
              },
              "TCEI": {
                "bit": 5,
                "description": "TC Event Enable"
              },
              "OVFEO": {
                "bit": 8,
                "description": "Event Output Enable"
              },
              "MCEO0": {
                "bit": 12,
                "description": "MC Event Output Enable 0"
              },
              "MCEO1": {
                "bit": 13,
                "description": "MC Event Output Enable 1"
              }
            },
            "INTENCLR": {
              "OVF": {
                "bit": 0,
                "description": "OVF Interrupt Disable"
              },
              "ERR": {
                "bit": 1,
                "description": "ERR Interrupt Disable"
              },
              "MC0": {
                "bit": 4,
                "description": "MC Interrupt Disable 0"
              },
              "MC1": {
                "bit": 5,
                "description": "MC Interrupt Disable 1"
              }
            },
            "INTENSET": {
              "OVF": {
                "bit": 0,
                "description": "OVF Interrupt Enable"
              },
              "ERR": {
                "bit": 1,
                "description": "ERR Interrupt Enable"
              },
              "MC0": {
                "bit": 4,
                "description": "MC Interrupt Enable 0"
              },
              "MC1": {
                "bit": 5,
                "description": "MC Interrupt Enable 1"
              }
            },
            "INTFLAG": {
              "OVF": {
                "bit": 0,
                "description": "OVF Interrupt Flag"
              },
              "ERR": {
                "bit": 1,
                "description": "ERR Interrupt Flag"
              },
              "MC0": {
                "bit": 4,
                "description": "MC Interrupt Flag 0"
              },
              "MC1": {
                "bit": 5,
                "description": "MC Interrupt Flag 1"
              }
            },
            "STATUS": {
              "STOP": {
                "bit": 0,
                "description": "Stop Status Flag"
              },
              "SLAVE": {
                "bit": 1,
                "description": "Slave Status Flag"
              },
              "PERBUFV": {
                "bit": 3,
                "description": "Synchronization Busy Status"
              },
              "CCBUFV0": {
                "bit": 4,
                "description": "Compare channel buffer 0 valid"
              },
              "CCBUFV1": {
                "bit": 5,
                "description": "Compare channel buffer 1 valid"
              }
            },
            "WAVE": {
              "WAVEGEN": {
                "bit": 0,
                "description": "Waveform Generation Mode",
                "width": 2
              }
            },
            "DRVCTRL": {
              "INVEN0": {
                "bit": 0,
                "description": "Output Waveform Invert Enable 0"
              },
              "INVEN1": {
                "bit": 1,
                "description": "Output Waveform Invert Enable 1"
              }
            },
            "DBGCTRL": {
              "DBGRUN": {
                "bit": 0,
                "description": "Run During Debug"
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "swrst"
              },
              "ENABLE": {
                "bit": 1,
                "description": "enable"
              },
              "CTRLB": {
                "bit": 2,
                "description": "CTRLB"
              },
              "STATUS": {
                "bit": 3,
                "description": "STATUS"
              },
              "COUNT": {
                "bit": 4,
                "description": "Counter"
              },
              "PER": {
                "bit": 5,
                "description": "Period"
              },
              "CC0": {
                "bit": 6,
                "description": "Compare Channel 0"
              },
              "CC1": {
                "bit": 7,
                "description": "Compare Channel 1"
              }
            },
            "COUNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 32
              }
            },
            "PER": {
              "PER": {
                "bit": 0,
                "description": "Period Value",
                "width": 8
              }
            },
            "CC[%s]": {
              "CC": {
                "bit": 0,
                "description": "Counter/Compare Value",
                "width": 32
              }
            },
            "PERBUF": {
              "PERBUF": {
                "bit": 0,
                "description": "Period Buffer Value",
                "width": 8
              }
            },
            "CCBUF[%s]": {
              "CCBUF": {
                "bit": 0,
                "description": "Counter/Compare Buffer Value",
                "width": 32
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "TRNG",
              "base": "0x42002800",
              "irq": 131
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control A"
            },
            "EVCTRL": {
              "offset": "0x04",
              "size": 8,
              "description": "Event Control"
            },
            "INTENCLR": {
              "offset": "0x08",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x09",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x0A",
              "size": 8,
              "description": "Interrupt Flag Status and Clear"
            },
            "DATA": {
              "offset": "0x20",
              "size": 32,
              "description": "Output Data"
            }
          },
          "bits": {
            "CTRLA": {
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "RUNSTDBY": {
                "bit": 6,
                "description": "Run in Standby"
              }
            },
            "EVCTRL": {
              "DATARDYEO": {
                "bit": 0,
                "description": "Data Ready Event Output"
              }
            },
            "INTENCLR": {
              "DATARDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Enable"
              }
            },
            "INTENSET": {
              "DATARDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Enable"
              }
            },
            "INTFLAG": {
              "DATARDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Flag"
              }
            },
            "DATA": {
              "DATA": {
                "bit": 0,
                "description": "Output Data",
                "width": 32
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB",
              "base": "0x41000000",
              "irq": 80
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control A"
            },
            "SYNCBUSY": {
              "offset": "0x02",
              "size": 8,
              "description": "Synchronization Busy"
            },
            "QOSCTRL": {
              "offset": "0x03",
              "size": 8,
              "description": "USB Quality Of Service"
            },
            "CTRLB": {
              "offset": "0x08",
              "size": 16,
              "description": "HOST Control B"
            },
            "DADD": {
              "offset": "0x0A",
              "size": 8,
              "description": "DEVICE Device Address"
            },
            "STATUS": {
              "offset": "0x0C",
              "size": 8,
              "description": "HOST Status"
            },
            "FSMSTATUS": {
              "offset": "0x0D",
              "size": 8,
              "description": "Finite State Machine Status"
            },
            "FNUM": {
              "offset": "0x10",
              "size": 16,
              "description": "HOST Host Frame Number"
            },
            "INTENCLR": {
              "offset": "0x14",
              "size": 16,
              "description": "HOST Host Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x18",
              "size": 16,
              "description": "HOST Host Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x1C",
              "size": 16,
              "description": "HOST Host Interrupt Flag"
            },
            "EPINTSMRY": {
              "offset": "0x20",
              "size": 16,
              "description": "DEVICE End Point Interrupt Summary"
            },
            "DESCADD": {
              "offset": "0x24",
              "size": 32,
              "description": "Descriptor Address"
            },
            "PADCAL": {
              "offset": "0x28",
              "size": 16,
              "description": "USB PAD Calibration"
            },
            "EPCFG": {
              "offset": "0x00",
              "size": 8,
              "description": "DEVICE_ENDPOINT End Point Configuration"
            },
            "EPSTATUSCLR": {
              "offset": "0x04",
              "size": 8,
              "description": "DEVICE_ENDPOINT End Point Pipe Status Clear"
            },
            "EPSTATUSSET": {
              "offset": "0x05",
              "size": 8,
              "description": "DEVICE_ENDPOINT End Point Pipe Status Set"
            },
            "EPSTATUS": {
              "offset": "0x06",
              "size": 8,
              "description": "DEVICE_ENDPOINT End Point Pipe Status"
            },
            "EPINTFLAG": {
              "offset": "0x07",
              "size": 8,
              "description": "DEVICE_ENDPOINT End Point Interrupt Flag"
            },
            "EPINTENCLR": {
              "offset": "0x08",
              "size": 8,
              "description": "DEVICE_ENDPOINT End Point Interrupt Clear Flag"
            },
            "EPINTENSET": {
              "offset": "0x09",
              "size": 8,
              "description": "DEVICE_ENDPOINT End Point Interrupt Set Flag"
            },
            "HSOFC": {
              "offset": "0x0A",
              "size": 8,
              "description": "HOST Host Start Of Frame Control"
            },
            "FLENHIGH": {
              "offset": "0x12",
              "size": 8,
              "description": "HOST Host Frame Length"
            },
            "PINTSMRY": {
              "offset": "0x20",
              "size": 16,
              "description": "HOST Pipe Interrupt Summary"
            },
            "PCFG": {
              "offset": "0x00",
              "size": 8,
              "description": "HOST_PIPE End Point Configuration"
            },
            "BINTERVAL": {
              "offset": "0x03",
              "size": 8,
              "description": "HOST_PIPE Bus Access Period of Pipe"
            },
            "PSTATUSCLR": {
              "offset": "0x04",
              "size": 8,
              "description": "HOST_PIPE End Point Pipe Status Clear"
            },
            "PSTATUSSET": {
              "offset": "0x05",
              "size": 8,
              "description": "HOST_PIPE End Point Pipe Status Set"
            },
            "PSTATUS": {
              "offset": "0x06",
              "size": 8,
              "description": "HOST_PIPE End Point Pipe Status"
            },
            "PINTFLAG": {
              "offset": "0x07",
              "size": 8,
              "description": "HOST_PIPE Pipe Interrupt Flag"
            },
            "PINTENCLR": {
              "offset": "0x08",
              "size": 8,
              "description": "HOST_PIPE Pipe Interrupt Flag Clear"
            },
            "PINTENSET": {
              "offset": "0x09",
              "size": 8,
              "description": "HOST_PIPE Pipe Interrupt Flag Set"
            }
          },
          "bits": {
            "CTRLA": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "RUNSTDBY": {
                "bit": 2,
                "description": "Run in Standby Mode"
              },
              "MODE": {
                "bit": 7,
                "description": "Operating Mode"
              }
            },
            "SYNCBUSY": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset Synchronization Busy"
              },
              "ENABLE": {
                "bit": 1,
                "description": "Enable Synchronization Busy"
              }
            },
            "QOSCTRL": {
              "CQOS": {
                "bit": 0,
                "description": "Configuration Quality of Service",
                "width": 2
              },
              "DQOS": {
                "bit": 2,
                "description": "Data Quality of Service",
                "width": 2
              }
            },
            "CTRLB": {
              "RESUME": {
                "bit": 1,
                "description": "Send USB Resume"
              },
              "SPDCONF": {
                "bit": 2,
                "description": "Speed Configuration for Host",
                "width": 2
              },
              "AUTORESUME": {
                "bit": 4,
                "description": "Auto Resume Enable"
              },
              "TSTJ": {
                "bit": 5,
                "description": "Test mode J"
              },
              "TSTK": {
                "bit": 6,
                "description": "Test mode K"
              },
              "SOFE": {
                "bit": 8,
                "description": "Start of Frame Generation Enable"
              },
              "BUSRESET": {
                "bit": 9,
                "description": "Send USB Reset"
              },
              "VBUSOK": {
                "bit": 10,
                "description": "VBUS is OK"
              },
              "L1RESUME": {
                "bit": 11,
                "description": "Send L1 Resume"
              }
            },
            "DADD": {
              "DADD": {
                "bit": 0,
                "description": "Device Address",
                "width": 7
              },
              "ADDEN": {
                "bit": 7,
                "description": "Device Address Enable"
              }
            },
            "STATUS": {
              "SPEED": {
                "bit": 2,
                "description": "Speed Status",
                "width": 2
              },
              "LINESTATE": {
                "bit": 6,
                "description": "USB Line State Status",
                "width": 2
              }
            },
            "FSMSTATUS": {
              "FSMSTATE": {
                "bit": 0,
                "description": "Fine State Machine Status",
                "width": 7
              }
            },
            "FNUM": {
              "MFNUM": {
                "bit": 0,
                "description": "Micro Frame Number",
                "width": 3
              },
              "FNUM": {
                "bit": 3,
                "description": "Frame Number",
                "width": 11
              }
            },
            "INTENCLR": {
              "HSOF": {
                "bit": 2,
                "description": "Host Start Of Frame Interrupt Disable"
              },
              "RST": {
                "bit": 3,
                "description": "BUS Reset Interrupt Disable"
              },
              "WAKEUP": {
                "bit": 4,
                "description": "Wake Up Interrupt Disable"
              },
              "DNRSM": {
                "bit": 5,
                "description": "DownStream to Device Interrupt Disable"
              },
              "UPRSM": {
                "bit": 6,
                "description": "Upstream Resume from Device Interrupt Disable"
              },
              "RAMACER": {
                "bit": 7,
                "description": "Ram Access Interrupt Disable"
              },
              "DCONN": {
                "bit": 8,
                "description": "Device Connection Interrupt Disable"
              },
              "DDISC": {
                "bit": 9,
                "description": "Device Disconnection Interrupt Disable"
              }
            },
            "INTENSET": {
              "HSOF": {
                "bit": 2,
                "description": "Host Start Of Frame Interrupt Enable"
              },
              "RST": {
                "bit": 3,
                "description": "Bus Reset Interrupt Enable"
              },
              "WAKEUP": {
                "bit": 4,
                "description": "Wake Up Interrupt Enable"
              },
              "DNRSM": {
                "bit": 5,
                "description": "DownStream to the Device Interrupt Enable"
              },
              "UPRSM": {
                "bit": 6,
                "description": "Upstream Resume fromthe device Interrupt Enable"
              },
              "RAMACER": {
                "bit": 7,
                "description": "Ram Access Interrupt Enable"
              },
              "DCONN": {
                "bit": 8,
                "description": "Link Power Management Interrupt Enable"
              },
              "DDISC": {
                "bit": 9,
                "description": "Device Disconnection Interrupt Enable"
              }
            },
            "INTFLAG": {
              "HSOF": {
                "bit": 2,
                "description": "Host Start Of Frame"
              },
              "RST": {
                "bit": 3,
                "description": "Bus Reset"
              },
              "WAKEUP": {
                "bit": 4,
                "description": "Wake Up"
              },
              "DNRSM": {
                "bit": 5,
                "description": "Downstream"
              },
              "UPRSM": {
                "bit": 6,
                "description": "Upstream Resume from the Device"
              },
              "RAMACER": {
                "bit": 7,
                "description": "Ram Access"
              },
              "DCONN": {
                "bit": 8,
                "description": "Device Connection"
              },
              "DDISC": {
                "bit": 9,
                "description": "Device Disconnection"
              }
            },
            "EPINTSMRY": {
              "EPINT0": {
                "bit": 0,
                "description": "End Point 0 Interrupt"
              },
              "EPINT1": {
                "bit": 1,
                "description": "End Point 1 Interrupt"
              },
              "EPINT2": {
                "bit": 2,
                "description": "End Point 2 Interrupt"
              },
              "EPINT3": {
                "bit": 3,
                "description": "End Point 3 Interrupt"
              },
              "EPINT4": {
                "bit": 4,
                "description": "End Point 4 Interrupt"
              },
              "EPINT5": {
                "bit": 5,
                "description": "End Point 5 Interrupt"
              },
              "EPINT6": {
                "bit": 6,
                "description": "End Point 6 Interrupt"
              },
              "EPINT7": {
                "bit": 7,
                "description": "End Point 7 Interrupt"
              }
            },
            "DESCADD": {
              "DESCADD": {
                "bit": 0,
                "description": "Descriptor Address Value",
                "width": 32
              }
            },
            "PADCAL": {
              "TRANSP": {
                "bit": 0,
                "description": "USB Pad Transp calibration",
                "width": 5
              },
              "TRANSN": {
                "bit": 6,
                "description": "USB Pad Transn calibration",
                "width": 5
              },
              "TRIM": {
                "bit": 12,
                "description": "USB Pad Trim calibration",
                "width": 3
              }
            },
            "EPCFG": {
              "EPTYPE0": {
                "bit": 0,
                "description": "End Point Type0",
                "width": 3
              },
              "EPTYPE1": {
                "bit": 4,
                "description": "End Point Type1",
                "width": 3
              },
              "NYETDIS": {
                "bit": 7,
                "description": "NYET Token Disable"
              }
            },
            "EPSTATUSCLR": {
              "DTGLOUT": {
                "bit": 0,
                "description": "Data Toggle OUT Clear"
              },
              "DTGLIN": {
                "bit": 1,
                "description": "Data Toggle IN Clear"
              },
              "CURBK": {
                "bit": 2,
                "description": "Current Bank Clear"
              },
              "STALLRQ0": {
                "bit": 4,
                "description": "Stall 0 Request Clear"
              },
              "STALLRQ1": {
                "bit": 5,
                "description": "Stall 1 Request Clear"
              },
              "BK0RDY": {
                "bit": 6,
                "description": "Bank 0 Ready Clear"
              },
              "BK1RDY": {
                "bit": 7,
                "description": "Bank 1 Ready Clear"
              }
            },
            "EPSTATUSSET": {
              "DTGLOUT": {
                "bit": 0,
                "description": "Data Toggle OUT Set"
              },
              "DTGLIN": {
                "bit": 1,
                "description": "Data Toggle IN Set"
              },
              "CURBK": {
                "bit": 2,
                "description": "Current Bank Set"
              },
              "STALLRQ0": {
                "bit": 4,
                "description": "Stall 0 Request Set"
              },
              "STALLRQ1": {
                "bit": 5,
                "description": "Stall 1 Request Set"
              },
              "BK0RDY": {
                "bit": 6,
                "description": "Bank 0 Ready Set"
              },
              "BK1RDY": {
                "bit": 7,
                "description": "Bank 1 Ready Set"
              }
            },
            "EPSTATUS": {
              "DTGLOUT": {
                "bit": 0,
                "description": "Data Toggle Out"
              },
              "DTGLIN": {
                "bit": 1,
                "description": "Data Toggle In"
              },
              "CURBK": {
                "bit": 2,
                "description": "Current Bank"
              },
              "STALLRQ0": {
                "bit": 4,
                "description": "Stall 0 Request"
              },
              "STALLRQ1": {
                "bit": 5,
                "description": "Stall 1 Request"
              },
              "BK0RDY": {
                "bit": 6,
                "description": "Bank 0 ready"
              },
              "BK1RDY": {
                "bit": 7,
                "description": "Bank 1 ready"
              }
            },
            "EPINTFLAG": {
              "TRCPT0": {
                "bit": 0,
                "description": "Transfer Complete 0"
              },
              "TRCPT1": {
                "bit": 1,
                "description": "Transfer Complete 1"
              },
              "TRFAIL0": {
                "bit": 2,
                "description": "Error Flow 0"
              },
              "TRFAIL1": {
                "bit": 3,
                "description": "Error Flow 1"
              },
              "RXSTP": {
                "bit": 4,
                "description": "Received Setup"
              },
              "STALL0": {
                "bit": 5,
                "description": "Stall 0 In/out"
              },
              "STALL1": {
                "bit": 6,
                "description": "Stall 1 In/out"
              }
            },
            "EPINTENCLR": {
              "TRCPT0": {
                "bit": 0,
                "description": "Transfer Complete 0 Interrupt Disable"
              },
              "TRCPT1": {
                "bit": 1,
                "description": "Transfer Complete 1 Interrupt Disable"
              },
              "TRFAIL0": {
                "bit": 2,
                "description": "Error Flow 0 Interrupt Disable"
              },
              "TRFAIL1": {
                "bit": 3,
                "description": "Error Flow 1 Interrupt Disable"
              },
              "RXSTP": {
                "bit": 4,
                "description": "Received Setup Interrupt Disable"
              },
              "STALL0": {
                "bit": 5,
                "description": "Stall 0 In/Out Interrupt Disable"
              },
              "STALL1": {
                "bit": 6,
                "description": "Stall 1 In/Out Interrupt Disable"
              }
            },
            "EPINTENSET": {
              "TRCPT0": {
                "bit": 0,
                "description": "Transfer Complete 0 Interrupt Enable"
              },
              "TRCPT1": {
                "bit": 1,
                "description": "Transfer Complete 1 Interrupt Enable"
              },
              "TRFAIL0": {
                "bit": 2,
                "description": "Error Flow 0 Interrupt Enable"
              },
              "TRFAIL1": {
                "bit": 3,
                "description": "Error Flow 1 Interrupt Enable"
              },
              "RXSTP": {
                "bit": 4,
                "description": "Received Setup Interrupt Enable"
              },
              "STALL0": {
                "bit": 5,
                "description": "Stall 0 In/out Interrupt enable"
              },
              "STALL1": {
                "bit": 6,
                "description": "Stall 1 In/out Interrupt enable"
              }
            },
            "HSOFC": {
              "FLENC": {
                "bit": 0,
                "description": "Frame Length Control",
                "width": 4
              },
              "FLENCE": {
                "bit": 7,
                "description": "Frame Length Control Enable"
              }
            },
            "FLENHIGH": {
              "FLENHIGH": {
                "bit": 0,
                "description": "Frame Length",
                "width": 8
              }
            },
            "PINTSMRY": {
              "EPINT0": {
                "bit": 0,
                "description": "Pipe 0 Interrupt"
              },
              "EPINT1": {
                "bit": 1,
                "description": "Pipe 1 Interrupt"
              },
              "EPINT2": {
                "bit": 2,
                "description": "Pipe 2 Interrupt"
              },
              "EPINT3": {
                "bit": 3,
                "description": "Pipe 3 Interrupt"
              },
              "EPINT4": {
                "bit": 4,
                "description": "Pipe 4 Interrupt"
              },
              "EPINT5": {
                "bit": 5,
                "description": "Pipe 5 Interrupt"
              },
              "EPINT6": {
                "bit": 6,
                "description": "Pipe 6 Interrupt"
              },
              "EPINT7": {
                "bit": 7,
                "description": "Pipe 7 Interrupt"
              }
            },
            "PCFG": {
              "PTOKEN": {
                "bit": 0,
                "description": "Pipe Token",
                "width": 2
              },
              "BK": {
                "bit": 2,
                "description": "Pipe Bank"
              },
              "PTYPE": {
                "bit": 3,
                "description": "Pipe Type",
                "width": 3
              }
            },
            "BINTERVAL": {
              "BITINTERVAL": {
                "bit": 0,
                "description": "Bit Interval",
                "width": 8
              }
            },
            "PSTATUSCLR": {
              "DTGL": {
                "bit": 0,
                "description": "Data Toggle clear"
              },
              "CURBK": {
                "bit": 2,
                "description": "Curren Bank clear"
              },
              "PFREEZE": {
                "bit": 4,
                "description": "Pipe Freeze Clear"
              },
              "BK0RDY": {
                "bit": 6,
                "description": "Bank 0 Ready Clear"
              },
              "BK1RDY": {
                "bit": 7,
                "description": "Bank 1 Ready Clear"
              }
            },
            "PSTATUSSET": {
              "DTGL": {
                "bit": 0,
                "description": "Data Toggle Set"
              },
              "CURBK": {
                "bit": 2,
                "description": "Current Bank Set"
              },
              "PFREEZE": {
                "bit": 4,
                "description": "Pipe Freeze Set"
              },
              "BK0RDY": {
                "bit": 6,
                "description": "Bank 0 Ready Set"
              },
              "BK1RDY": {
                "bit": 7,
                "description": "Bank 1 Ready Set"
              }
            },
            "PSTATUS": {
              "DTGL": {
                "bit": 0,
                "description": "Data Toggle"
              },
              "CURBK": {
                "bit": 2,
                "description": "Current Bank"
              },
              "PFREEZE": {
                "bit": 4,
                "description": "Pipe Freeze"
              },
              "BK0RDY": {
                "bit": 6,
                "description": "Bank 0 ready"
              },
              "BK1RDY": {
                "bit": 7,
                "description": "Bank 1 ready"
              }
            },
            "PINTFLAG": {
              "TRCPT0": {
                "bit": 0,
                "description": "Transfer Complete 0 Interrupt Flag"
              },
              "TRCPT1": {
                "bit": 1,
                "description": "Transfer Complete 1 Interrupt Flag"
              },
              "TRFAIL": {
                "bit": 2,
                "description": "Error Flow Interrupt Flag"
              },
              "PERR": {
                "bit": 3,
                "description": "Pipe Error Interrupt Flag"
              },
              "TXSTP": {
                "bit": 4,
                "description": "Transmit  Setup Interrupt Flag"
              },
              "STALL": {
                "bit": 5,
                "description": "Stall Interrupt Flag"
              }
            },
            "PINTENCLR": {
              "TRCPT0": {
                "bit": 0,
                "description": "Transfer Complete 0 Disable"
              },
              "TRCPT1": {
                "bit": 1,
                "description": "Transfer Complete 1 Disable"
              },
              "TRFAIL": {
                "bit": 2,
                "description": "Error Flow Interrupt Disable"
              },
              "PERR": {
                "bit": 3,
                "description": "Pipe Error Interrupt Disable"
              },
              "TXSTP": {
                "bit": 4,
                "description": "Transmit Setup Interrupt Disable"
              },
              "STALL": {
                "bit": 5,
                "description": "Stall Inetrrupt Disable"
              }
            },
            "PINTENSET": {
              "TRCPT0": {
                "bit": 0,
                "description": "Transfer Complete 0 Interrupt Enable"
              },
              "TRCPT1": {
                "bit": 1,
                "description": "Transfer Complete 1 Interrupt Enable"
              },
              "TRFAIL": {
                "bit": 2,
                "description": "Error Flow Interrupt Enable"
              },
              "PERR": {
                "bit": 3,
                "description": "Pipe Error Interrupt Enable"
              },
              "TXSTP": {
                "bit": 4,
                "description": "Transmit  Setup Interrupt Enable"
              },
              "STALL": {
                "bit": 5,
                "description": "Stall Interrupt Enable"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40002000",
              "irq": 10
            }
          ],
          "registers": {
            "CTRLA": {
              "offset": "0x00",
              "size": 8,
              "description": "Control"
            },
            "CONFIG": {
              "offset": "0x01",
              "size": 8,
              "description": "Configuration"
            },
            "EWCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Early Warning Interrupt Control"
            },
            "INTENCLR": {
              "offset": "0x04",
              "size": 8,
              "description": "Interrupt Enable Clear"
            },
            "INTENSET": {
              "offset": "0x05",
              "size": 8,
              "description": "Interrupt Enable Set"
            },
            "INTFLAG": {
              "offset": "0x06",
              "size": 8,
              "description": "Interrupt Flag Status and Clear"
            },
            "SYNCBUSY": {
              "offset": "0x08",
              "size": 32,
              "description": "Synchronization Busy"
            },
            "CLEAR": {
              "offset": "0x0C",
              "size": 8,
              "description": "Clear"
            }
          },
          "bits": {
            "CTRLA": {
              "ENABLE": {
                "bit": 1,
                "description": "Enable"
              },
              "WEN": {
                "bit": 2,
                "description": "Watchdog Timer Window Mode Enable"
              },
              "ALWAYSON": {
                "bit": 7,
                "description": "Always-On"
              }
            },
            "CONFIG": {
              "PER": {
                "bit": 0,
                "description": "Time-Out Period",
                "width": 4
              },
              "WINDOW": {
                "bit": 4,
                "description": "Window Mode Time-Out Period",
                "width": 4
              }
            },
            "EWCTRL": {
              "EWOFFSET": {
                "bit": 0,
                "description": "Early Warning Interrupt Time Offset",
                "width": 4
              }
            },
            "INTENCLR": {
              "EW": {
                "bit": 0,
                "description": "Early Warning Interrupt Enable"
              }
            },
            "INTENSET": {
              "EW": {
                "bit": 0,
                "description": "Early Warning Interrupt Enable"
              }
            },
            "INTFLAG": {
              "EW": {
                "bit": 0,
                "description": "Early Warning"
              }
            },
            "SYNCBUSY": {
              "ENABLE": {
                "bit": 1,
                "description": "Enable Synchronization Busy"
              },
              "WEN": {
                "bit": 2,
                "description": "Window Enable Synchronization Busy"
              },
              "ALWAYSON": {
                "bit": 3,
                "description": "Always-On Synchronization Busy"
              },
              "CLEAR": {
                "bit": 4,
                "description": "Clear Synchronization Busy"
              }
            },
            "CLEAR": {
              "CLEAR": {
                "bit": 0,
                "description": "Watchdog Clear",
                "width": 8
              }
            }
          }
        },
        "CoreDebug": {
          "instances": [
            {
              "name": "CoreDebug",
              "base": "0xE000EDF0"
            }
          ],
          "registers": {
            "DHCSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Debug Halting Control and Status Register"
            },
            "DCRSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Debug Core Register Selector Register"
            },
            "DCRDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Debug Core Register Data Register"
            },
            "DEMCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Debug Exception and Monitor Control Register"
            }
          },
          "bits": {
            "DHCSR": {
              "C_DEBUGEN": {
                "bit": 0,
                "description": "C_DEBUGEN"
              },
              "C_HALT": {
                "bit": 1,
                "description": "C_HALT"
              },
              "C_STEP": {
                "bit": 2,
                "description": "C_STEP"
              },
              "C_MASKINTS": {
                "bit": 3,
                "description": "C_MASKINTS"
              },
              "C_SNAPSTALL": {
                "bit": 5,
                "description": "C_SNAPSTALL"
              },
              "S_REGRDY": {
                "bit": 16,
                "description": "S_REGRDY"
              },
              "S_HALT": {
                "bit": 17,
                "description": "S_HALT"
              },
              "S_SLEEP": {
                "bit": 18,
                "description": "S_SLEEP"
              },
              "S_LOCKUP": {
                "bit": 19,
                "description": "S_LOCKUP"
              },
              "S_RETIRE_ST": {
                "bit": 24,
                "description": "S_RETIRE_ST"
              },
              "S_RESET_ST": {
                "bit": 25,
                "description": "S_RESET_ST"
              },
              "DBGKEY": {
                "bit": 16,
                "description": "DBGKEY",
                "width": 16
              }
            },
            "DCRSR": {
              "REGSEL": {
                "bit": 0,
                "description": "REGSEL",
                "width": 5
              },
              "REGWnR": {
                "bit": 16,
                "description": "REGWnR"
              }
            },
            "DEMCR": {
              "VC_CORERESET": {
                "bit": 0,
                "description": "VC_CORERESET"
              },
              "VC_MMERR": {
                "bit": 4,
                "description": "VC_MMERR"
              },
              "VC_NOCPERR": {
                "bit": 5,
                "description": "VC_NOCPERR"
              },
              "VC_CHKERR": {
                "bit": 6,
                "description": "VC_CHKERR"
              },
              "VC_STATERR": {
                "bit": 7,
                "description": "VC_STATERR"
              },
              "VC_BUSERR": {
                "bit": 8,
                "description": "VC_BUSERR"
              },
              "VC_INTERR": {
                "bit": 9,
                "description": "VC_INTERR"
              },
              "VC_HARDERR": {
                "bit": 10,
                "description": "VC_HARDERR"
              },
              "MON_EN": {
                "bit": 16,
                "description": "MON_EN"
              },
              "MON_PEND": {
                "bit": 17,
                "description": "MON_PEND"
              },
              "MON_STEP": {
                "bit": 18,
                "description": "MON_STEP"
              },
              "MON_REQ": {
                "bit": 19,
                "description": "MON_REQ"
              },
              "TRCENA": {
                "bit": 24,
                "description": "TRCENA"
              }
            }
          }
        },
        "DWT": {
          "instances": [
            {
              "name": "DWT",
              "base": "0xE0001000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "CYCCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Cycle Count Register"
            },
            "CPICNT": {
              "offset": "0x08",
              "size": 32,
              "description": "CPI Count Register"
            },
            "EXCCNT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Exception Overhead Count Register"
            },
            "SLEEPCNT": {
              "offset": "0x10",
              "size": 32,
              "description": "Sleep Count Register"
            },
            "LSUCNT": {
              "offset": "0x14",
              "size": 32,
              "description": "LSU Count Register"
            },
            "FOLDCNT": {
              "offset": "0x18",
              "size": 32,
              "description": "Folded-instruction Count Register"
            },
            "PCSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Program Counter Sample Register"
            },
            "COMP0": {
              "offset": "0x20",
              "size": 32,
              "description": "Comparator Register 0"
            },
            "MASK0": {
              "offset": "0x24",
              "size": 32,
              "description": "Mask Register 0"
            },
            "FUNCTION0": {
              "offset": "0x28",
              "size": 32,
              "description": "Function Register 0"
            },
            "COMP1": {
              "offset": "0x30",
              "size": 32,
              "description": "Comparator Register 1"
            },
            "MASK1": {
              "offset": "0x34",
              "size": 32,
              "description": "Mask Register 1"
            },
            "FUNCTION1": {
              "offset": "0x38",
              "size": 32,
              "description": "Function Register 1"
            },
            "COMP2": {
              "offset": "0x40",
              "size": 32,
              "description": "Comparator Register 2"
            },
            "MASK2": {
              "offset": "0x44",
              "size": 32,
              "description": "Mask Register 2"
            },
            "FUNCTION2": {
              "offset": "0x48",
              "size": 32,
              "description": "Function Register 2"
            },
            "COMP3": {
              "offset": "0x50",
              "size": 32,
              "description": "Comparator Register 3"
            },
            "MASK3": {
              "offset": "0x54",
              "size": 32,
              "description": "Mask Register 3"
            },
            "FUNCTION3": {
              "offset": "0x58",
              "size": 32,
              "description": "Function Register 3"
            }
          },
          "bits": {
            "CTRL": {
              "CYCCNTENA": {
                "bit": 0,
                "description": "CYCCNTENA"
              },
              "POSTPRESET": {
                "bit": 1,
                "description": "POSTPRESET",
                "width": 4
              },
              "POSTINIT": {
                "bit": 5,
                "description": "POSTINIT",
                "width": 4
              },
              "CYCTAP": {
                "bit": 9,
                "description": "CYCTAP"
              },
              "SYNCTAP": {
                "bit": 10,
                "description": "SYNCTAP",
                "width": 2
              },
              "PCSAMPLENA": {
                "bit": 12,
                "description": "PCSAMPLENA"
              },
              "EXCTRCENA": {
                "bit": 16,
                "description": "EXCTRCENA"
              },
              "CPIEVTENA": {
                "bit": 17,
                "description": "CPIEVTENA"
              },
              "EXCEVTENA": {
                "bit": 18,
                "description": "EXCEVTENA"
              },
              "SLEEPEVTENA": {
                "bit": 19,
                "description": "SLEEPEVTENA"
              },
              "LSUEVTENA": {
                "bit": 20,
                "description": "LSUEVTENA"
              },
              "FOLDEVTENA": {
                "bit": 21,
                "description": "FOLDEVTENA"
              },
              "CYCEVTENA": {
                "bit": 22,
                "description": "CYCEVTENA"
              },
              "NOPRFCNT": {
                "bit": 24,
                "description": "NOPRFCNT"
              },
              "NOCYCCNT": {
                "bit": 25,
                "description": "NOCYCCNT"
              },
              "NOEXTTRIG": {
                "bit": 26,
                "description": "NOEXTTRIG"
              },
              "NOTRCPKT": {
                "bit": 27,
                "description": "NOTRCPKT"
              },
              "NUMCOMP": {
                "bit": 28,
                "description": "NUMCOMP",
                "width": 4
              }
            },
            "CPICNT": {
              "CPICNT": {
                "bit": 0,
                "description": "CPICNT",
                "width": 8
              }
            },
            "EXCCNT": {
              "EXCCNT": {
                "bit": 0,
                "description": "EXCCNT",
                "width": 8
              }
            },
            "SLEEPCNT": {
              "SLEEPCNT": {
                "bit": 0,
                "description": "SLEEPCNT",
                "width": 8
              }
            },
            "LSUCNT": {
              "LSUCNT": {
                "bit": 0,
                "description": "LSUCNT",
                "width": 8
              }
            },
            "FOLDCNT": {
              "FOLDCNT": {
                "bit": 0,
                "description": "FOLDCNT",
                "width": 8
              }
            },
            "MASK0": {
              "MASK": {
                "bit": 0,
                "description": "MASK",
                "width": 5
              }
            },
            "FUNCTION0": {
              "FUNCTION": {
                "bit": 0,
                "description": "FUNCTION",
                "width": 4
              },
              "EMITRANGE": {
                "bit": 5,
                "description": "EMITRANGE"
              },
              "CYCMATCH": {
                "bit": 7,
                "description": "CYCMATCH"
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "DATAVMATCH"
              },
              "LNK1ENA": {
                "bit": 9,
                "description": "LNK1ENA"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "DATAVSIZE",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "DATAVADDR0",
                "width": 4
              },
              "DATAVADDR1": {
                "bit": 16,
                "description": "DATAVADDR1",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "MATCHED"
              }
            },
            "MASK1": {
              "MASK": {
                "bit": 0,
                "description": "MASK",
                "width": 5
              }
            },
            "FUNCTION1": {
              "FUNCTION": {
                "bit": 0,
                "description": "FUNCTION",
                "width": 4
              },
              "EMITRANGE": {
                "bit": 5,
                "description": "EMITRANGE"
              },
              "CYCMATCH": {
                "bit": 7,
                "description": "CYCMATCH"
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "DATAVMATCH"
              },
              "LNK1ENA": {
                "bit": 9,
                "description": "LNK1ENA"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "DATAVSIZE",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "DATAVADDR0",
                "width": 4
              },
              "DATAVADDR1": {
                "bit": 16,
                "description": "DATAVADDR1",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "MATCHED"
              }
            },
            "MASK2": {
              "MASK": {
                "bit": 0,
                "description": "MASK",
                "width": 5
              }
            },
            "FUNCTION2": {
              "FUNCTION": {
                "bit": 0,
                "description": "FUNCTION",
                "width": 4
              },
              "EMITRANGE": {
                "bit": 5,
                "description": "EMITRANGE"
              },
              "CYCMATCH": {
                "bit": 7,
                "description": "CYCMATCH"
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "DATAVMATCH"
              },
              "LNK1ENA": {
                "bit": 9,
                "description": "LNK1ENA"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "DATAVSIZE",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "DATAVADDR0",
                "width": 4
              },
              "DATAVADDR1": {
                "bit": 16,
                "description": "DATAVADDR1",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "MATCHED"
              }
            },
            "MASK3": {
              "MASK": {
                "bit": 0,
                "description": "MASK",
                "width": 5
              }
            },
            "FUNCTION3": {
              "FUNCTION": {
                "bit": 0,
                "description": "FUNCTION",
                "width": 4
              },
              "EMITRANGE": {
                "bit": 5,
                "description": "EMITRANGE"
              },
              "CYCMATCH": {
                "bit": 7,
                "description": "CYCMATCH"
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "DATAVMATCH"
              },
              "LNK1ENA": {
                "bit": 9,
                "description": "LNK1ENA"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "DATAVSIZE",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "DATAVADDR0",
                "width": 4
              },
              "DATAVADDR1": {
                "bit": 16,
                "description": "DATAVADDR1",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "MATCHED"
              }
            }
          }
        },
        "ETM": {
          "instances": [
            {
              "name": "ETM",
              "base": "0xE0041000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "ETM Main Control Register"
            },
            "CCR": {
              "offset": "0x04",
              "size": 32,
              "description": "ETM Configuration Code Register"
            },
            "TRIGGER": {
              "offset": "0x08",
              "size": 32,
              "description": "ETM Trigger Event Register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "ETM Status Register"
            },
            "SCR": {
              "offset": "0x14",
              "size": 32,
              "description": "ETM System Configuration Register"
            },
            "TEEVR": {
              "offset": "0x20",
              "size": 32,
              "description": "ETM TraceEnable Event Register"
            },
            "TECR1": {
              "offset": "0x24",
              "size": 32,
              "description": "ETM TraceEnable Control 1 Register"
            },
            "FFLR": {
              "offset": "0x28",
              "size": 32,
              "description": "ETM FIFO Full Level Register"
            },
            "CNTRLDVR1": {
              "offset": "0x140",
              "size": 32,
              "description": "ETM Free-running Counter Reload Value"
            },
            "SYNCFR": {
              "offset": "0x1E0",
              "size": 32,
              "description": "ETM Synchronization Frequency Register"
            },
            "IDR": {
              "offset": "0x1E4",
              "size": 32,
              "description": "ETM ID Register"
            },
            "CCER": {
              "offset": "0x1E8",
              "size": 32,
              "description": "ETM Configuration Code Extension Register"
            },
            "TESSEICR": {
              "offset": "0x1F0",
              "size": 32,
              "description": "ETM TraceEnable Start/Stop EmbeddedICE Control Register"
            },
            "TSEVT": {
              "offset": "0x1F8",
              "size": 32,
              "description": "ETM TimeStamp Event Register"
            },
            "TRACEIDR": {
              "offset": "0x200",
              "size": 32,
              "description": "ETM CoreSight Trace ID Register"
            },
            "IDR2": {
              "offset": "0x208",
              "size": 32,
              "description": "ETM ID Register 2"
            },
            "PDSR": {
              "offset": "0x314",
              "size": 32,
              "description": "ETM Device Power-Down Status Register"
            },
            "ITMISCIN": {
              "offset": "0xEE0",
              "size": 32,
              "description": "ETM Integration Test Miscellaneous Inputs"
            },
            "ITTRIGOUT": {
              "offset": "0xEE8",
              "size": 32,
              "description": "ETM Integration Test Trigger Out"
            },
            "ITATBCTR2": {
              "offset": "0xEF0",
              "size": 32,
              "description": "ETM Integration Test ATB Control 2"
            },
            "ITATBCTR0": {
              "offset": "0xEF8",
              "size": 32,
              "description": "ETM Integration Test ATB Control 0"
            },
            "ITCTRL": {
              "offset": "0xF00",
              "size": 32,
              "description": "ETM Integration Mode Control Register"
            },
            "CLAIMSET": {
              "offset": "0xFA0",
              "size": 32,
              "description": "ETM Claim Tag Set Register"
            },
            "CLAIMCLR": {
              "offset": "0xFA4",
              "size": 32,
              "description": "ETM Claim Tag Clear Register"
            },
            "LAR": {
              "offset": "0xFB0",
              "size": 32,
              "description": "ETM Lock Access Register"
            },
            "LSR": {
              "offset": "0xFB4",
              "size": 32,
              "description": "ETM Lock Status Register"
            },
            "AUTHSTATUS": {
              "offset": "0xFB8",
              "size": 32,
              "description": "ETM Authentication Status Register"
            },
            "DEVTYPE": {
              "offset": "0xFCC",
              "size": 32,
              "description": "ETM CoreSight Device Type Register"
            },
            "PIDR4": {
              "offset": "0xFD0",
              "size": 32,
              "description": "ETM Peripheral Identification Register #4"
            },
            "PIDR5": {
              "offset": "0xFD4",
              "size": 32,
              "description": "ETM Peripheral Identification Register #5"
            },
            "PIDR6": {
              "offset": "0xFD8",
              "size": 32,
              "description": "ETM Peripheral Identification Register #6"
            },
            "PIDR7": {
              "offset": "0xFDC",
              "size": 32,
              "description": "ETM Peripheral Identification Register #7"
            },
            "PIDR0": {
              "offset": "0xFE0",
              "size": 32,
              "description": "ETM Peripheral Identification Register #0"
            },
            "PIDR1": {
              "offset": "0xFE4",
              "size": 32,
              "description": "ETM Peripheral Identification Register #1"
            },
            "PIDR2": {
              "offset": "0xFE8",
              "size": 32,
              "description": "ETM Peripheral Identification Register #2"
            },
            "PIDR3": {
              "offset": "0xFEC",
              "size": 32,
              "description": "ETM Peripheral Identification Register #3"
            },
            "CIDR0": {
              "offset": "0xFF0",
              "size": 32,
              "description": "ETM Component  Identification Register #0"
            },
            "CIDR1": {
              "offset": "0xFF4",
              "size": 32,
              "description": "ETM Component  Identification Register #1"
            },
            "CIDR2": {
              "offset": "0xFF8",
              "size": 32,
              "description": "ETM Component  Identification Register #2"
            },
            "CIDR3": {
              "offset": "0xFFC",
              "size": 32,
              "description": "ETM Component  Identification Register #3"
            }
          },
          "bits": {
            "CR": {
              "ETMPD": {
                "bit": 0,
                "description": "ETM Power Down"
              },
              "PORTSIZE": {
                "bit": 4,
                "description": "Port Size bits 2:0",
                "width": 3
              },
              "STALL": {
                "bit": 7,
                "description": "Stall Processor"
              },
              "BROUT": {
                "bit": 8,
                "description": "Branch Output"
              },
              "DBGRQ": {
                "bit": 9,
                "description": "Debug Request Control"
              },
              "PROG": {
                "bit": 10,
                "description": "ETM Programming"
              },
              "PORTSEL": {
                "bit": 11,
                "description": "ETM Port Select"
              },
              "PORTMODE2": {
                "bit": 13,
                "description": "Port Mode bit 2"
              },
              "PORTMODE": {
                "bit": 16,
                "description": "Port Mode bits 1:0",
                "width": 2
              },
              "PORTSIZE3": {
                "bit": 21,
                "description": "Port Size bit 3"
              },
              "TSEN": {
                "bit": 28,
                "description": "TimeStamp Enable"
              }
            },
            "ITCTRL": {
              "INTEGRATION": {
                "bit": 0,
                "description": "INTEGRATION"
              }
            },
            "LSR": {
              "Present": {
                "bit": 0,
                "description": "Present"
              },
              "Access": {
                "bit": 1,
                "description": "Access"
              },
              "ByteAcc": {
                "bit": 2,
                "description": "ByteAcc"
              }
            }
          }
        },
        "FPU": {
          "instances": [
            {
              "name": "FPU",
              "base": "0xE000EF30"
            }
          ],
          "registers": {
            "FPCCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Floating-Point Context Control Register"
            },
            "FPCAR": {
              "offset": "0x08",
              "size": 32,
              "description": "Floating-Point Context Address Register"
            },
            "FPDSCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Floating-Point Default Status Control Register"
            },
            "MVFR0": {
              "offset": "0x10",
              "size": 32,
              "description": "Media and FP Feature Register 0"
            },
            "MVFR1": {
              "offset": "0x14",
              "size": 32,
              "description": "Media and FP Feature Register 1"
            }
          },
          "bits": {
            "FPCCR": {
              "LSPACT": {
                "bit": 0,
                "description": "LSPACT"
              },
              "USER": {
                "bit": 1,
                "description": "USER"
              },
              "THREAD": {
                "bit": 3,
                "description": "THREAD"
              },
              "HFRDY": {
                "bit": 4,
                "description": "HFRDY"
              },
              "MMRDY": {
                "bit": 5,
                "description": "MMRDY"
              },
              "BFRDY": {
                "bit": 6,
                "description": "BFRDY"
              },
              "MONRDY": {
                "bit": 8,
                "description": "MONRDY"
              },
              "LSPEN": {
                "bit": 30,
                "description": "LSPEN"
              },
              "ASPEN": {
                "bit": 31,
                "description": "ASPEN"
              }
            },
            "FPCAR": {
              "ADDRESS": {
                "bit": 3,
                "description": "Address for FP registers in exception stack frame",
                "width": 29
              }
            },
            "FPDSCR": {
              "RMODE": {
                "bit": 22,
                "description": "Default value for FPSCR.RMODE",
                "width": 2
              },
              "FZ": {
                "bit": 24,
                "description": "Default value for FPSCR.FZ"
              },
              "DN": {
                "bit": 25,
                "description": "Default value for FPSCR.DN"
              },
              "AHP": {
                "bit": 26,
                "description": "Default value for FPSCR.AHP"
              }
            },
            "MVFR0": {
              "A_SIMD_registers": {
                "bit": 0,
                "description": "A_SIMD_registers",
                "width": 4
              },
              "Single_precision": {
                "bit": 4,
                "description": "Single_precision",
                "width": 4
              },
              "Double_precision": {
                "bit": 8,
                "description": "Double_precision",
                "width": 4
              },
              "FP_excep_trapping": {
                "bit": 12,
                "description": "FP_excep_trapping",
                "width": 4
              },
              "Divide": {
                "bit": 16,
                "description": "Divide",
                "width": 4
              },
              "Square_root": {
                "bit": 20,
                "description": "Square_root",
                "width": 4
              },
              "Short_vectors": {
                "bit": 24,
                "description": "Short_vectors",
                "width": 4
              },
              "FP_rounding_modes": {
                "bit": 28,
                "description": "FP_rounding_modes",
                "width": 4
              }
            },
            "MVFR1": {
              "FtZ_mode": {
                "bit": 0,
                "description": "FtZ_mode",
                "width": 4
              },
              "D_NaN_mode": {
                "bit": 4,
                "description": "D_NaN_mode",
                "width": 4
              },
              "FP_HPFP": {
                "bit": 24,
                "description": "FP_HPFP",
                "width": 4
              },
              "FP_fused_MAC": {
                "bit": 28,
                "description": "FP_fused_MAC",
                "width": 4
              }
            }
          }
        },
        "ITM": {
          "instances": [
            {
              "name": "ITM",
              "base": "0xE0000000"
            }
          ],
          "registers": {
            "PORT_WORD_MODE[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "ITM Stimulus Port Registers"
            },
            "PORT_BYTE_MODE[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "ITM Stimulus Port Registers"
            },
            "PORT_HWORD_MODE[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "ITM Stimulus Port Registers"
            },
            "TER": {
              "offset": "0xE00",
              "size": 32,
              "description": "ITM Trace Enable Register"
            },
            "TPR": {
              "offset": "0xE40",
              "size": 32,
              "description": "ITM Trace Privilege Register"
            },
            "TCR": {
              "offset": "0xE80",
              "size": 32,
              "description": "ITM Trace Control Register"
            },
            "IWR": {
              "offset": "0xEF8",
              "size": 32,
              "description": "ITM Integration Write Register"
            },
            "IRR": {
              "offset": "0xEFC",
              "size": 32,
              "description": "ITM Integration Read Register"
            }
          },
          "bits": {
            "PORT_WORD_MODE[%s]": {
              "PORT": {
                "bit": 0,
                "description": "PORT",
                "width": 32
              }
            },
            "PORT_BYTE_MODE[%s]": {
              "PORT": {
                "bit": 0,
                "description": "PORT",
                "width": 8
              }
            },
            "PORT_HWORD_MODE[%s]": {
              "PORT": {
                "bit": 0,
                "description": "PORT",
                "width": 16
              }
            },
            "TPR": {
              "PRIVMASK": {
                "bit": 0,
                "description": "PRIVMASK",
                "width": 4
              }
            },
            "TCR": {
              "ITMENA": {
                "bit": 0,
                "description": "ITMENA"
              },
              "TSENA": {
                "bit": 1,
                "description": "TSENA"
              },
              "SYNCENA": {
                "bit": 2,
                "description": "SYNCENA"
              },
              "DWTENA": {
                "bit": 3,
                "description": "DWTENA"
              },
              "SWOENA": {
                "bit": 4,
                "description": "SWOENA"
              },
              "STALLENA": {
                "bit": 5,
                "description": "STALLENA"
              },
              "TSPrescale": {
                "bit": 8,
                "description": "TSPrescale",
                "width": 2
              },
              "GTSFREQ": {
                "bit": 10,
                "description": "GTSFREQ",
                "width": 2
              },
              "TraceBusID": {
                "bit": 16,
                "description": "TraceBusID",
                "width": 7
              },
              "BUSY": {
                "bit": 23,
                "description": "BUSY"
              }
            },
            "IWR": {
              "ATVALIDM": {
                "bit": 0,
                "description": "ATVALIDM"
              }
            },
            "IRR": {
              "ATREADYM": {
                "bit": 0,
                "description": "ATREADYM"
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0xE000ED90"
            }
          ],
          "registers": {
            "TYPE": {
              "offset": "0x00",
              "size": 32,
              "description": "MPU Type Register"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "MPU Control Register"
            },
            "RNR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPU Region Number Register"
            },
            "RBAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPU Region Base Address Register"
            },
            "RASR": {
              "offset": "0x10",
              "size": 32,
              "description": "MPU Region Attribute and Size Register"
            },
            "RBAR_A1": {
              "offset": "0x14",
              "size": 32,
              "description": "MPU Alias 1 Region Base Address Register"
            },
            "RASR_A1": {
              "offset": "0x18",
              "size": 32,
              "description": "MPU Alias 1 Region Attribute and Size Register"
            },
            "RBAR_A2": {
              "offset": "0x1C",
              "size": 32,
              "description": "MPU Alias 2 Region Base Address Register"
            },
            "RASR_A2": {
              "offset": "0x20",
              "size": 32,
              "description": "MPU Alias 2 Region Attribute and Size Register"
            },
            "RBAR_A3": {
              "offset": "0x24",
              "size": 32,
              "description": "MPU Alias 3 Region Base Address Register"
            },
            "RASR_A3": {
              "offset": "0x28",
              "size": 32,
              "description": "MPU Alias 3 Region Attribute and Size Register"
            }
          },
          "bits": {
            "TYPE": {
              "SEPARATE": {
                "bit": 0,
                "description": "Separate instruction and Data Memory MapsRegions"
              },
              "DREGION": {
                "bit": 8,
                "description": "Number of Data Regions",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Number of Instruction Regions",
                "width": 8
              }
            },
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "MPU Enable"
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "Enable Hard Fault and NMI handlers"
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "Enables privileged software access to default memory map"
              }
            },
            "RNR": {
              "REGION": {
                "bit": 0,
                "description": "Region referenced by RBAR and RASR",
                "width": 8
              }
            },
            "RBAR": {
              "REGION": {
                "bit": 0,
                "description": "Region number",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "Region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address",
                "width": 27
              }
            },
            "RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region Enable"
              },
              "SIZE": {
                "bit": 1,
                "description": "Region Size"
              },
              "SRD": {
                "bit": 8,
                "description": "Sub-region disable",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "Bufferable bit"
              },
              "C": {
                "bit": 17,
                "description": "Cacheable bit"
              },
              "S": {
                "bit": 18,
                "description": "Shareable bit"
              },
              "TEX": {
                "bit": 19,
                "description": "TEX bit",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access Permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Execute Never Attribute"
              }
            },
            "RBAR_A1": {
              "REGION": {
                "bit": 0,
                "description": "Region number",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "Region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address",
                "width": 27
              }
            },
            "RASR_A1": {
              "ENABLE": {
                "bit": 0,
                "description": "Region Enable"
              },
              "SIZE": {
                "bit": 1,
                "description": "Region Size"
              },
              "SRD": {
                "bit": 8,
                "description": "Sub-region disable",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "Bufferable bit"
              },
              "C": {
                "bit": 17,
                "description": "Cacheable bit"
              },
              "S": {
                "bit": 18,
                "description": "Shareable bit"
              },
              "TEX": {
                "bit": 19,
                "description": "TEX bit",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access Permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Execute Never Attribute"
              }
            },
            "RBAR_A2": {
              "REGION": {
                "bit": 0,
                "description": "Region number",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "Region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address",
                "width": 27
              }
            },
            "RASR_A2": {
              "ENABLE": {
                "bit": 0,
                "description": "Region Enable"
              },
              "SIZE": {
                "bit": 1,
                "description": "Region Size"
              },
              "SRD": {
                "bit": 8,
                "description": "Sub-region disable",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "Bufferable bit"
              },
              "C": {
                "bit": 17,
                "description": "Cacheable bit"
              },
              "S": {
                "bit": 18,
                "description": "Shareable bit"
              },
              "TEX": {
                "bit": 19,
                "description": "TEX bit",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access Permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Execute Never Attribute"
              }
            },
            "RBAR_A3": {
              "REGION": {
                "bit": 0,
                "description": "Region number",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "Region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address",
                "width": 27
              }
            },
            "RASR_A3": {
              "ENABLE": {
                "bit": 0,
                "description": "Region Enable"
              },
              "SIZE": {
                "bit": 1,
                "description": "Region Size"
              },
              "SRD": {
                "bit": 8,
                "description": "Sub-region disable",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "Bufferable bit"
              },
              "C": {
                "bit": 17,
                "description": "Cacheable bit"
              },
              "S": {
                "bit": 18,
                "description": "Shareable bit"
              },
              "TEX": {
                "bit": 19,
                "description": "TEX bit",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access Permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Execute Never Attribute"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            }
          ],
          "registers": {
            "ISER[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set Enable Register"
            },
            "ICER[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear Enable Register"
            },
            "ISPR[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set Pending Register"
            },
            "ICPR[%s]": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear Pending Register"
            },
            "IABR[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IP[%s]": {
              "offset": "0x300",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "STIR": {
              "offset": "0xE00",
              "size": 32,
              "description": "Software Trigger Interrupt Register"
            }
          },
          "bits": {
            "ISER[%s]": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "ICER[%s]": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "ISPR[%s]": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "ICPR[%s]": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "IABR[%s]": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active bits",
                "width": 32
              }
            },
            "IP[%s]": {
              "PRI0": {
                "bit": 0,
                "description": "Priority of interrupt n",
                "width": 3
              }
            },
            "STIR": {
              "INTID": {
                "bit": 0,
                "description": "Interrupt ID to trigger",
                "width": 9
              }
            }
          }
        },
        "SysTick": {
          "instances": [
            {
              "name": "SysTick",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick Control and Status Register"
            },
            "RVR": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick Reload Value Register"
            },
            "CVR": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick Current Value Register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick Calibration Value Register"
            }
          },
          "bits": {
            "CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "SysTick Counter Enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "SysTick Exception Request Enable"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Clock Source 0=external, 1=processor"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "Timer counted to 0 since last read of register"
              }
            },
            "RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Value to load into the SysTick Current Value Register when the counter reaches 0",
                "width": 24
              }
            },
            "CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current value at the time the register is accessed",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Reload value to use for 10ms timing",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "TENMS is rounded from non-integer ratio"
              },
              "NOREF": {
                "bit": 31,
                "description": "No Separate Reference Clock"
              }
            }
          }
        },
        "SystemControl": {
          "instances": [
            {
              "name": "SystemControl",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ICTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Controller Type Register"
            },
            "ACTLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Auxiliary Control Register"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control and State Register"
            },
            "VTOR": {
              "offset": "0xD08",
              "size": 32,
              "description": "Vector Table Offset Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration and Control Register"
            },
            "SHPR1": {
              "offset": "0xD18",
              "size": 32,
              "description": "System Handler Priority Register 1"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "CFSR": {
              "offset": "0xD28",
              "size": 32,
              "description": "Configurable Fault Status Register"
            },
            "HFSR": {
              "offset": "0xD2C",
              "size": 32,
              "description": "HardFault Status Register"
            },
            "DFSR": {
              "offset": "0xD30",
              "size": 32,
              "description": "Debug Fault Status Register"
            },
            "MMFAR": {
              "offset": "0xD34",
              "size": 32,
              "description": "MemManage Fault Address Register"
            },
            "BFAR": {
              "offset": "0xD38",
              "size": 32,
              "description": "BusFault Address Register"
            },
            "AFSR": {
              "offset": "0xD3C",
              "size": 32,
              "description": "Auxiliary Fault Status Register"
            },
            "PFR[%s]": {
              "offset": "0xD40",
              "size": 32,
              "description": "Processor Feature Register"
            },
            "DFR": {
              "offset": "0xD48",
              "size": 32,
              "description": "Debug Feature Register"
            },
            "ADR": {
              "offset": "0xD4C",
              "size": 32,
              "description": "Auxiliary Feature Register"
            },
            "MMFR[%s]": {
              "offset": "0xD50",
              "size": 32,
              "description": "Memory Model Feature Register"
            },
            "ISAR[%s]": {
              "offset": "0xD60",
              "size": 32,
              "description": "Instruction Set Attributes Register"
            },
            "CPACR": {
              "offset": "0xD88",
              "size": 32,
              "description": "Coprocessor Access Control Register"
            }
          },
          "bits": {
            "ICTR": {
              "INTLINESNUM": {
                "bit": 0,
                "description": "INTLINESNUM",
                "width": 4
              }
            },
            "ACTLR": {
              "DISMCYCINT": {
                "bit": 0,
                "description": "Disable interruption of LDM/STM instructions"
              },
              "DISDEFWBUF": {
                "bit": 1,
                "description": "Disable wruite buffer use during default memory map accesses"
              },
              "DISFOLD": {
                "bit": 2,
                "description": "Disable IT folding"
              },
              "DISFPCA": {
                "bit": 8,
                "description": "Disable automatic update of CONTROL.FPCA"
              },
              "DISOOFP": {
                "bit": 9,
                "description": "Disable out-of-order FP instructions"
              }
            },
            "CPUID": {
              "REVISION": {
                "bit": 0,
                "description": "Processor revision number",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Process Part Number, 0xC24=Cortex-M4",
                "width": 12
              },
              "CONSTANT": {
                "bit": 16,
                "description": "Constant",
                "width": 4
              },
              "VARIANT": {
                "bit": 20,
                "description": "Variant number",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer code, 0x41=ARM",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active exception number",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "No preempted active exceptions to execute"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Exception number of the highest priority pending enabled exception",
                "width": 6
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag"
              },
              "ISRPREEMPT": {
                "bit": 23,
                "description": "Debug only"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick clear-pending bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick set-pending bit"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear-pending bit"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set-pending bit"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI set-pending bit"
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 7,
                "description": "Vector table base offset",
                "width": 25
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "Must write 0"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "Must write 0"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "System Reset Request"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "Interrupt priority grouping",
                "width": 3
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "Data endianness, 0=little, 1=big"
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "Sleep-on-exit on handler return"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "Deep Sleep used as low power mode"
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "Send Event on Pending bit"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Indicates how processor enters Thread mode"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "Enables unprivileged software access to STIR register"
              },
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Enables unaligned access traps"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "Enables divide by 0 trap"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "Ignore LDM/STM BusFault for -1/-2 priority handlers"
              },
              "STKALIGN": {
                "bit": 9,
                "description": "Indicates stack alignment on exception entry"
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler 4, MemManage",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler 5, BusFault",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler 6, UsageFault",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler 11, SVCall",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler 14, PendSV",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler 15, SysTick exception",
                "width": 8
              }
            },
            "SHCSR": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "MemManage exception active bit"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "BusFault exception active bit"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "UsageFault exception active bit"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "SVCall active bit"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "DebugMonitor exception active bit"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "PendSV exception active bit"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "SysTick exception active bit"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "UsageFault exception pending bit"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "MemManage exception pending bit"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "BusFault exception pending bit"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVCall pending bit"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "MemManage enable bit"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "BusFault enable bit"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "UsageFault enable bit"
              }
            },
            "CFSR": {
              "IACCVIOL": {
                "bit": 0,
                "description": "Instruction access violation"
              },
              "DACCVIOL": {
                "bit": 1,
                "description": "Data access violation"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "MemManage Fault on unstacking for exception return"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "MemManage Fault on stacking for exception entry"
              },
              "MLSPERR": {
                "bit": 5,
                "description": "MemManager Fault occured during FP lazy state preservation"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "MemManage Fault Address Register valid"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "Instruction bus error"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "Precise data bus error"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "Imprecise data bus error"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "BusFault on unstacking for exception return"
              },
              "STKERR": {
                "bit": 12,
                "description": "BusFault on stacking for exception entry"
              },
              "LSPERR": {
                "bit": 13,
                "description": "BusFault occured during FP lazy state preservation"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "BusFault Address Register valid"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "Undefined instruction UsageFault"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "Invalid state UsageFault"
              },
              "INVPC": {
                "bit": 18,
                "description": "Invalid PC load UsageFault"
              },
              "NOCP": {
                "bit": 19,
                "description": "No coprocessor UsageFault"
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "Unaligned access UsageFault"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "Divide by zero UsageFault"
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "BusFault on a Vector Table read during exception processing"
              },
              "FORCED": {
                "bit": 30,
                "description": "Forced Hard Fault"
              },
              "DEBUGEVT": {
                "bit": 31,
                "description": "Debug: always write 0"
              }
            },
            "DFSR": {
              "HALTED": {
                "bit": 0,
                "description": "HALTED"
              },
              "BKPT": {
                "bit": 1,
                "description": "BKPT"
              },
              "DWTTRAP": {
                "bit": 2,
                "description": "DWTTRAP"
              },
              "VCATCH": {
                "bit": 3,
                "description": "VCATCH"
              },
              "EXTERNAL": {
                "bit": 4,
                "description": "EXTERNAL"
              }
            },
            "MMFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address that generated the MemManage fault",
                "width": 32
              }
            },
            "BFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address that generated the BusFault",
                "width": 32
              }
            },
            "AFSR": {
              "IMPDEF": {
                "bit": 0,
                "description": "AUXFAULT input signals",
                "width": 32
              }
            },
            "CPACR": {
              "CP10": {
                "bit": 20,
                "description": "Access privileges for coprocessor 10",
                "width": 2
              },
              "CP11": {
                "bit": 22,
                "description": "Access privileges for coprocessor 11",
                "width": 2
              }
            }
          }
        },
        "TPI": {
          "instances": [
            {
              "name": "TPI",
              "base": "0xE0040000"
            }
          ],
          "registers": {
            "SSPSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Supported Parallel Port Size Register"
            },
            "CSPSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Current Parallel Port Size Register"
            },
            "ACPR": {
              "offset": "0x10",
              "size": 32,
              "description": "Asynchronous Clock Prescaler Register"
            },
            "SPPR": {
              "offset": "0xF0",
              "size": 32,
              "description": "Selected Pin Protocol Register"
            },
            "FFSR": {
              "offset": "0x300",
              "size": 32,
              "description": "Formatter and Flush Status Register"
            },
            "FFCR": {
              "offset": "0x304",
              "size": 32,
              "description": "Formatter and Flush Control Register"
            },
            "FSCR": {
              "offset": "0x308",
              "size": 32,
              "description": "Formatter Synchronization Counter Register"
            },
            "TRIGGER": {
              "offset": "0xEE8",
              "size": 32,
              "description": "TRIGGER"
            },
            "FIFO0": {
              "offset": "0xEEC",
              "size": 32,
              "description": "Integration ETM Data"
            },
            "ITATBCTR2": {
              "offset": "0xEF0",
              "size": 32,
              "description": "ITATBCTR2"
            },
            "ITATBCTR0": {
              "offset": "0xEF8",
              "size": 32,
              "description": "ITATBCTR0"
            },
            "FIFO1": {
              "offset": "0xEFC",
              "size": 32,
              "description": "Integration ITM Data"
            },
            "ITCTRL": {
              "offset": "0xF00",
              "size": 32,
              "description": "Integration Mode Control"
            },
            "CLAIMSET": {
              "offset": "0xFA0",
              "size": 32,
              "description": "Claim tag set"
            },
            "CLAIMCLR": {
              "offset": "0xFA4",
              "size": 32,
              "description": "Claim tag clear"
            },
            "DEVID": {
              "offset": "0xFC8",
              "size": 32,
              "description": "TPIU_DEVID"
            },
            "DEVTYPE": {
              "offset": "0xFCC",
              "size": 32,
              "description": "TPIU_DEVTYPE"
            }
          },
          "bits": {
            "ACPR": {
              "PRESCALER": {
                "bit": 0,
                "description": "PRESCALER",
                "width": 13
              }
            },
            "SPPR": {
              "TXMODE": {
                "bit": 0,
                "description": "TXMODE",
                "width": 2
              }
            },
            "FFSR": {
              "FlInProg": {
                "bit": 0,
                "description": "FlInProg"
              },
              "FtStopped": {
                "bit": 1,
                "description": "FtStopped"
              },
              "TCPresent": {
                "bit": 2,
                "description": "TCPresent"
              },
              "FtNonStop": {
                "bit": 3,
                "description": "FtNonStop"
              }
            },
            "FFCR": {
              "EnFCont": {
                "bit": 1,
                "description": "EnFCont"
              },
              "TrigIn": {
                "bit": 8,
                "description": "TrigIn"
              }
            },
            "TRIGGER": {
              "TRIGGER": {
                "bit": 0,
                "description": "TRIGGER"
              }
            },
            "FIFO0": {
              "ETM0": {
                "bit": 0,
                "description": "ETM0",
                "width": 8
              },
              "ETM1": {
                "bit": 8,
                "description": "ETM1",
                "width": 8
              },
              "ETM2": {
                "bit": 16,
                "description": "ETM2",
                "width": 8
              },
              "ETM_bytecount": {
                "bit": 24,
                "description": "ETM_bytecount",
                "width": 2
              },
              "ETM_ATVALID": {
                "bit": 26,
                "description": "ETM_ATVALID"
              },
              "ITM_bytecount": {
                "bit": 27,
                "description": "ITM_bytecount",
                "width": 2
              },
              "ITM_ATVALID": {
                "bit": 29,
                "description": "ITM_ATVALID"
              }
            },
            "ITATBCTR2": {
              "ATREADY": {
                "bit": 0,
                "description": "ATREADY"
              }
            },
            "ITATBCTR0": {
              "ATREADY": {
                "bit": 0,
                "description": "ATREADY"
              }
            },
            "FIFO1": {
              "ITM0": {
                "bit": 0,
                "description": "ITM0",
                "width": 8
              },
              "ITM1": {
                "bit": 8,
                "description": "ITM1",
                "width": 8
              },
              "ITM2": {
                "bit": 16,
                "description": "ITM2",
                "width": 8
              },
              "ETM_bytecount": {
                "bit": 24,
                "description": "ETM_bytecount",
                "width": 2
              },
              "ETM_ATVALID": {
                "bit": 26,
                "description": "ETM_ATVALID"
              },
              "ITM_bytecount": {
                "bit": 27,
                "description": "ITM_bytecount",
                "width": 2
              },
              "ITM_ATVALID": {
                "bit": 29,
                "description": "ITM_ATVALID"
              }
            },
            "ITCTRL": {
              "Mode": {
                "bit": 0,
                "description": "Mode"
              }
            },
            "DEVID": {
              "NrTraceInput": {
                "bit": 0,
                "description": "NrTraceInput"
              },
              "AsynClkIn": {
                "bit": 5,
                "description": "AsynClkIn"
              },
              "MinBufSz": {
                "bit": 6,
                "description": "MinBufSz",
                "width": 3
              },
              "PTINVALID": {
                "bit": 9,
                "description": "PTINVALID"
              },
              "MANCVALID": {
                "bit": 10,
                "description": "MANCVALID"
              },
              "NRZVALID": {
                "bit": 11,
                "description": "NRZVALID"
              }
            },
            "DEVTYPE": {
              "SubType": {
                "bit": 0,
                "description": "SubType",
                "width": 4
              },
              "MajorType": {
                "bit": 4,
                "description": "MajorType",
                "width": 4
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 153,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "PM_IRQHandler"
          },
          {
            "number": 17,
            "name": "MCLK_IRQHandler"
          },
          {
            "number": 18,
            "name": "OSCCTRL_XOSC0_IRQHandler"
          },
          {
            "number": 19,
            "name": "OSCCTRL_XOSC1_IRQHandler"
          },
          {
            "number": 20,
            "name": "OSCCTRL_DFLL_IRQHandler"
          },
          {
            "number": 21,
            "name": "OSCCTRL_DPLL0_IRQHandler"
          },
          {
            "number": 22,
            "name": "OSCCTRL_DPLL1_IRQHandler"
          },
          {
            "number": 23,
            "name": "OSC32KCTRL_IRQHandler"
          },
          {
            "number": 24,
            "name": "SUPC_OTHER_IRQHandler"
          },
          {
            "number": 25,
            "name": "SUPC_BODDET_IRQHandler"
          },
          {
            "number": 26,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 27,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 28,
            "name": "EIC_EXTINT_0_IRQHandler"
          },
          {
            "number": 29,
            "name": "EIC_EXTINT_1_IRQHandler"
          },
          {
            "number": 30,
            "name": "EIC_EXTINT_2_IRQHandler"
          },
          {
            "number": 31,
            "name": "EIC_EXTINT_3_IRQHandler"
          },
          {
            "number": 32,
            "name": "EIC_EXTINT_4_IRQHandler"
          },
          {
            "number": 33,
            "name": "EIC_EXTINT_5_IRQHandler"
          },
          {
            "number": 34,
            "name": "EIC_EXTINT_6_IRQHandler"
          },
          {
            "number": 35,
            "name": "EIC_EXTINT_7_IRQHandler"
          },
          {
            "number": 36,
            "name": "EIC_EXTINT_8_IRQHandler"
          },
          {
            "number": 37,
            "name": "EIC_EXTINT_9_IRQHandler"
          },
          {
            "number": 38,
            "name": "EIC_EXTINT_10_IRQHandler"
          },
          {
            "number": 39,
            "name": "EIC_EXTINT_11_IRQHandler"
          },
          {
            "number": 40,
            "name": "EIC_EXTINT_12_IRQHandler"
          },
          {
            "number": 41,
            "name": "EIC_EXTINT_13_IRQHandler"
          },
          {
            "number": 42,
            "name": "EIC_EXTINT_14_IRQHandler"
          },
          {
            "number": 43,
            "name": "EIC_EXTINT_15_IRQHandler"
          },
          {
            "number": 44,
            "name": "FREQM_IRQHandler"
          },
          {
            "number": 45,
            "name": "NVMCTRL_0_IRQHandler"
          },
          {
            "number": 46,
            "name": "NVMCTRL_1_IRQHandler"
          },
          {
            "number": 47,
            "name": "DMAC_0_IRQHandler"
          },
          {
            "number": 48,
            "name": "DMAC_1_IRQHandler"
          },
          {
            "number": 49,
            "name": "DMAC_2_IRQHandler"
          },
          {
            "number": 50,
            "name": "DMAC_3_IRQHandler"
          },
          {
            "number": 51,
            "name": "DMAC_OTHER_IRQHandler"
          },
          {
            "number": 52,
            "name": "EVSYS_0_IRQHandler"
          },
          {
            "number": 53,
            "name": "EVSYS_1_IRQHandler"
          },
          {
            "number": 54,
            "name": "EVSYS_2_IRQHandler"
          },
          {
            "number": 55,
            "name": "EVSYS_3_IRQHandler"
          },
          {
            "number": 56,
            "name": "EVSYS_OTHER_IRQHandler"
          },
          {
            "number": 57,
            "name": "PAC_IRQHandler"
          },
          {
            "number": 61,
            "name": "RAMECC_IRQHandler"
          },
          {
            "number": 62,
            "name": "SERCOM0_0_IRQHandler"
          },
          {
            "number": 63,
            "name": "SERCOM0_1_IRQHandler"
          },
          {
            "number": 64,
            "name": "SERCOM0_2_IRQHandler"
          },
          {
            "number": 65,
            "name": "SERCOM0_OTHER_IRQHandler"
          },
          {
            "number": 66,
            "name": "SERCOM1_0_IRQHandler"
          },
          {
            "number": 67,
            "name": "SERCOM1_1_IRQHandler"
          },
          {
            "number": 68,
            "name": "SERCOM1_2_IRQHandler"
          },
          {
            "number": 69,
            "name": "SERCOM1_OTHER_IRQHandler"
          },
          {
            "number": 70,
            "name": "SERCOM2_0_IRQHandler"
          },
          {
            "number": 71,
            "name": "SERCOM2_1_IRQHandler"
          },
          {
            "number": 72,
            "name": "SERCOM2_2_IRQHandler"
          },
          {
            "number": 73,
            "name": "SERCOM2_OTHER_IRQHandler"
          },
          {
            "number": 74,
            "name": "SERCOM3_0_IRQHandler"
          },
          {
            "number": 75,
            "name": "SERCOM3_1_IRQHandler"
          },
          {
            "number": 76,
            "name": "SERCOM3_2_IRQHandler"
          },
          {
            "number": 77,
            "name": "SERCOM3_OTHER_IRQHandler"
          },
          {
            "number": 78,
            "name": "SERCOM4_0_IRQHandler"
          },
          {
            "number": 79,
            "name": "SERCOM4_1_IRQHandler"
          },
          {
            "number": 80,
            "name": "SERCOM4_2_IRQHandler"
          },
          {
            "number": 81,
            "name": "SERCOM4_OTHER_IRQHandler"
          },
          {
            "number": 82,
            "name": "SERCOM5_0_IRQHandler"
          },
          {
            "number": 83,
            "name": "SERCOM5_1_IRQHandler"
          },
          {
            "number": 84,
            "name": "SERCOM5_2_IRQHandler"
          },
          {
            "number": 85,
            "name": "SERCOM5_OTHER_IRQHandler"
          },
          {
            "number": 86,
            "name": "SERCOM6_0_IRQHandler"
          },
          {
            "number": 87,
            "name": "SERCOM6_1_IRQHandler"
          },
          {
            "number": 88,
            "name": "SERCOM6_2_IRQHandler"
          },
          {
            "number": 89,
            "name": "SERCOM6_OTHER_IRQHandler"
          },
          {
            "number": 90,
            "name": "SERCOM7_0_IRQHandler"
          },
          {
            "number": 91,
            "name": "SERCOM7_1_IRQHandler"
          },
          {
            "number": 92,
            "name": "SERCOM7_2_IRQHandler"
          },
          {
            "number": 93,
            "name": "SERCOM7_OTHER_IRQHandler"
          },
          {
            "number": 96,
            "name": "USB_OTHER_IRQHandler"
          },
          {
            "number": 97,
            "name": "USB_SOF_HSOF_IRQHandler"
          },
          {
            "number": 98,
            "name": "USB_TRCPT0_IRQHandler"
          },
          {
            "number": 99,
            "name": "USB_TRCPT1_IRQHandler"
          },
          {
            "number": 100,
            "name": "GMAC_IRQHandler"
          },
          {
            "number": 101,
            "name": "TCC0_OTHER_IRQHandler"
          },
          {
            "number": 102,
            "name": "TCC0_MC0_IRQHandler"
          },
          {
            "number": 103,
            "name": "TCC0_MC1_IRQHandler"
          },
          {
            "number": 104,
            "name": "TCC0_MC2_IRQHandler"
          },
          {
            "number": 105,
            "name": "TCC0_MC3_IRQHandler"
          },
          {
            "number": 106,
            "name": "TCC0_MC4_IRQHandler"
          },
          {
            "number": 107,
            "name": "TCC0_MC5_IRQHandler"
          },
          {
            "number": 108,
            "name": "TCC1_OTHER_IRQHandler"
          },
          {
            "number": 109,
            "name": "TCC1_MC0_IRQHandler"
          },
          {
            "number": 110,
            "name": "TCC1_MC1_IRQHandler"
          },
          {
            "number": 111,
            "name": "TCC1_MC2_IRQHandler"
          },
          {
            "number": 112,
            "name": "TCC1_MC3_IRQHandler"
          },
          {
            "number": 113,
            "name": "TCC2_OTHER_IRQHandler"
          },
          {
            "number": 114,
            "name": "TCC2_MC0_IRQHandler"
          },
          {
            "number": 115,
            "name": "TCC2_MC1_IRQHandler"
          },
          {
            "number": 116,
            "name": "TCC2_MC2_IRQHandler"
          },
          {
            "number": 117,
            "name": "TCC3_OTHER_IRQHandler"
          },
          {
            "number": 118,
            "name": "TCC3_MC0_IRQHandler"
          },
          {
            "number": 119,
            "name": "TCC3_MC1_IRQHandler"
          },
          {
            "number": 120,
            "name": "TCC4_OTHER_IRQHandler"
          },
          {
            "number": 121,
            "name": "TCC4_MC0_IRQHandler"
          },
          {
            "number": 122,
            "name": "TCC4_MC1_IRQHandler"
          },
          {
            "number": 123,
            "name": "TC0_IRQHandler"
          },
          {
            "number": 124,
            "name": "TC1_IRQHandler"
          },
          {
            "number": 125,
            "name": "TC2_IRQHandler"
          },
          {
            "number": 126,
            "name": "TC3_IRQHandler"
          },
          {
            "number": 127,
            "name": "TC4_IRQHandler"
          },
          {
            "number": 128,
            "name": "TC5_IRQHandler"
          },
          {
            "number": 129,
            "name": "TC6_IRQHandler"
          },
          {
            "number": 130,
            "name": "TC7_IRQHandler"
          },
          {
            "number": 131,
            "name": "PDEC_OTHER_IRQHandler"
          },
          {
            "number": 132,
            "name": "PDEC_MC0_IRQHandler"
          },
          {
            "number": 133,
            "name": "PDEC_MC1_IRQHandler"
          },
          {
            "number": 134,
            "name": "ADC0_OTHER_IRQHandler"
          },
          {
            "number": 135,
            "name": "ADC0_RESRDY_IRQHandler"
          },
          {
            "number": 136,
            "name": "ADC1_OTHER_IRQHandler"
          },
          {
            "number": 137,
            "name": "ADC1_RESRDY_IRQHandler"
          },
          {
            "number": 138,
            "name": "AC_IRQHandler"
          },
          {
            "number": 139,
            "name": "DAC_OTHER_IRQHandler"
          },
          {
            "number": 140,
            "name": "DAC_EMPTY_0_IRQHandler"
          },
          {
            "number": 141,
            "name": "DAC_EMPTY_1_IRQHandler"
          },
          {
            "number": 142,
            "name": "DAC_RESRDY_0_IRQHandler"
          },
          {
            "number": 143,
            "name": "DAC_RESRDY_1_IRQHandler"
          },
          {
            "number": 144,
            "name": "I2S_IRQHandler"
          },
          {
            "number": 145,
            "name": "PCC_IRQHandler"
          },
          {
            "number": 146,
            "name": "AES_IRQHandler"
          },
          {
            "number": 147,
            "name": "TRNG_IRQHandler"
          },
          {
            "number": 148,
            "name": "ICM_IRQHandler"
          },
          {
            "number": 150,
            "name": "QSPI_IRQHandler"
          },
          {
            "number": 151,
            "name": "SDHC0_IRQHandler"
          },
          {
            "number": 152,
            "name": "SDHC1_IRQHandler"
          }
        ]
      }
    }
  }
}