pr_debug	,	F_20
of_clk_add_provider	,	F_17
clk_register	,	F_15
mult	,	V_32
clk_onecell_data	,	V_34
hw	,	V_2
of_clk_src_simple_get	,	V_31
iowrite32be	,	F_3
of_property_count_strings	,	F_9
"%s: get clock count error\n"	,	L_4
"%s: could not register clock\n"	,	L_11
"clk-ppc: iomap error\n"	,	L_13
init	,	V_15
"clock-names"	,	L_3
clk	,	V_5
"reg"	,	L_1
node	,	V_16
rc	,	V_17
of_clk_get_parent_name	,	F_11
"Could not register clock provider for node:%s\n"	,	L_12
__func__	,	V_25
pr_err	,	F_8
GFP_KERNEL	,	V_24
"clock-output-names"	,	L_9
"PLL:%s is disabled\n"	,	L_14
of_get_parent	,	F_24
"%s: could not get clock names\n"	,	L_19
ppc_corenet_clk_probe	,	F_28
kfree	,	F_18
"ppc-clk: could not get parent node\n"	,	L_21
flags	,	V_8
device_node	,	V_12
of_property_read_u32	,	F_7
err_map	,	V_39
cmux_get_parent	,	F_4
clk_register_fixed_factor	,	F_21
"fsl,p4080-clockgen"	,	L_8
clk_hw	,	V_1
u8	,	T_1
err_clks	,	V_40
"%s: could not allocate subclks\n"	,	L_17
i	,	V_19
num_parents	,	V_30
"%s: could not allocate cmux_clk\n"	,	L_6
"%s: could not allocate onecell_data\n"	,	L_18
CLK_IS_ROOT	,	V_46
cmux_set_parent	,	F_1
err_name	,	V_26
subclks	,	V_36
__init	,	T_3
of_iomap	,	F_12
of_clk_src_onecell_get	,	V_44
of_clk_init	,	F_29
of_node_put	,	F_25
platform_device	,	V_47
parent_name	,	V_33
__iomem	,	T_4
cmux_ops	,	V_29
"%s: clock is not supported\n"	,	L_16
core_mux_init	,	F_6
clk_init_data	,	V_14
clk_num	,	V_43
"%s: could not get reg property\n"	,	L_2
pdev	,	V_48
clk_match	,	V_49
u32	,	T_2
reg	,	V_11
ioread32be	,	F_5
err_clk	,	V_27
ppc_corenet_clk_driver	,	V_50
offset	,	V_20
count	,	V_18
PLL_KILL	,	V_38
platform_driver_register	,	F_31
CLKSEL_SHIFT	,	V_10
onecell_data	,	V_35
ppc_corenet_clk_init	,	F_30
clk_name	,	V_21
"%s: could not map register\n"	,	L_7
err_cell	,	V_41
sysclk_init	,	F_23
ops	,	V_28
of_property_read_string_index	,	F_14
"%s: could not allocate parent_names\n"	,	L_5
name	,	V_23
of_property_read_string	,	F_26
idx	,	V_3
clocks_per_pll	,	V_7
clks	,	V_42
iounmap	,	F_22
np	,	V_13
kzalloc	,	F_10
rate	,	V_45
"%s: read clock names error\n"	,	L_10
of_find_compatible_node	,	F_13
core_pll_init	,	F_19
to_cmux_clk	,	F_2
"Could not register clk provider for node:%s\n"	,	L_20
"clock-frequency"	,	L_22
CLKSEL_ADJUST	,	V_9
clksel	,	V_6
parent_names	,	V_22
"PLL: %s must have a parent\n"	,	L_15
cmux_clk	,	V_4
clk_register_fixed_rate	,	F_27
IS_ERR	,	F_16
base	,	V_37
