

================================================================
== Vivado HLS Report for 'simpleALU'
================================================================
* Date:           Sun Jul  9 17:06:15 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.887|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     65|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     65|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |agg_result_V_assign_fu_42_p2  |     +    |      0|  0|  24|          17|          17|
    |tmp_1_fu_36_p2                |     -    |      0|  0|  24|          17|          17|
    |ap_return                     |  select  |      0|  0|  17|           1|          17|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|  65|          35|          51|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_start   |  in |    1| ap_ctrl_hs |   simpleALU  | return value |
|ap_done    | out |    1| ap_ctrl_hs |   simpleALU  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   simpleALU  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   simpleALU  | return value |
|ap_return  | out |   17| ap_ctrl_hs |   simpleALU  | return value |
|inA_V      |  in |   17|   ap_none  |     inA_V    |    scalar    |
|inB_V      |  in |   17|   ap_none  |     inB_V    |    scalar    |
|op_V       |  in |    1|   ap_none  |     op_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

