COMPILER_SETTINGS
{
	DRC_FANOUT_EXCEEDING = 30;
	DRC_REPORT_FANOUT_EXCEEDING = OFF;
	DRC_TOP_FANOUT = 50;
	DRC_REPORT_TOP_FANOUT = OFF;
	RUN_DRC_DURING_COMPILATION = OFF;
	ADV_NETLIST_OPT_RETIME_CORE_AND_IO = ON;
	ADV_NETLIST_OPT_FIT_LE_DUPLICATION = OFF;
	ADV_NETLIST_OPT_SYNTH_USE_FITTER_INFO = OFF;
	ADV_NETLIST_OPT_SYNTH_GATE_RETIME = OFF;
	ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP = OFF;
	ADV_NETLIST_OPT_FIT_LE_DUPLICATION_WITH_LUT_RESYNTH = OFF;
	SMART_COMPILE_IGNORES_TDC_FOR_STRATIX_PLL_CHANGES = OFF;
	MERGE_HEX_FILE = OFF;
	INITIAL_PLACEMENT_CONFIGURATION = 1;
	FINAL_PLACEMENT_OPTIMIZATION = AUTOMATICALLY;
	FAMILY = EXCALIBUR_ARM;
	DPRAM_DUAL_PORT_MODE_OTHER_SIGNALS_EPXA1 = "DPRAM0 TO 1 DPRAM1 TO 2";
	DPRAM_32BIT_SINGLE_PORT_MODE_OTHER_SIGNALS_EPXA1 = "MEGALAB COLUMN 1";
	DPRAM_8BIT_16BIT_SINGLE_PORT_MODE_OTHER_SIGNALS_EPXA1 = "MEGALAB COLUMN 1";
	DPRAM_DUAL_PORT_MODE_OUTPUT_EPXA1 = "DPRAM0 TO 1 DPRAM1 TO 2";
	DPRAM_32BIT_SINGLE_PORT_MODE_OUTPUT_EPXA1 = "LOWER TO 1ESB UPPER TO 1";
	DPRAM_8BIT_16BIT_SINGLE_PORT_MODE_OUTPUT_EPXA1 = "MEGALAB COLUMN 1";
	DPRAM_DUAL_PORT_MODE_INPUT_EPXA1 = "DPRAM0 TO 1 DPRAM1 TO 2";
	DPRAM_32BIT_SINGLE_PORT_MODE_INPUT_EPXA1 = "MEGALAB COLUMN 1";
	DPRAM_8BIT_16BIT_SINGLE_PORT_MODE_INPUT_EPXA1 = "MEGALAB COLUMN 1";
	DPRAM_DUAL_PORT_MODE_OTHER_SIGNALS_EPXA4_10 = "DPRAM0 TO 3 DPRAM1 TO 4";
	DPRAM_SINGLE_PORT_MODE_OTHER_SIGNALS_EPXA4_10 = "DPRAM0 TO 3 DPRAM1 TO 4";
	DPRAM_WIDE_MODE_OTHER_SIGNALS_EPXA4_10 = "MEGALAB COLUMN 3";
	DPRAM_DEEP_MODE_OTHER_SIGNALS_EPXA4_10 = "MEGALAB COLUMN 3";
	DPRAM_DUAL_PORT_MODE_OUTPUT_EPXA4_10 = "DPRAM0 TO 3 DPRAM1 TO 4ESB";
	DPRAM_SINGLE_PORT_MODE_OUTPUT_EPXA4_10 = "DPRAM0 TO 3 DPRAM1 TO 4ESB";
	DPRAM_WIDE_MODE_OUTPUT_EPXA4_10 = "LOWER TO 3 UPPER TO 4ESB";
	DPRAM_DEEP_MODE_OUTPUT_EPXA4_10 = "MEGALAB COLUMN 3";
	DPRAM_DUAL_PORT_MODE_INPUT_EPXA4_10 = "DPRAM0 TO 3 DPRAM1 TO 4";
	DPRAM_SINGLE_PORT_MODE_INPUT_EPXA4_10 = "DPRAM0 TO 3 DPRAM1 TO 4";
	DPRAM_WIDE_MODE_INPUT_EPXA4_10 = "LOWER TO 3 UPPER TO 4";
	DPRAM_DEEP_MODE_INPUT_EPXA4_10 = "MEGALAB COLUMN 3";
	DPRAM_OTHER_SIGNALS_EPXA4_10 = "DEFAULT OTHER ROUTING OPTIONS";
	DPRAM_OUTPUT_EPXA4_10 = "DEFAULT OUTPUT ROUTING OPTIONS";
	DPRAM_INPUT_EPXA4_10 = "DEFAULT INPUT ROUTING OPTIONS";
	STRIPE_TO_PLD_INTERRUPTS_EPXA4_10 = "MEGALAB COLUMN 2";
	PLD_TO_STRIPE_INTERRUPTS_EPXA4_10 = "MEGALAB COLUMN 2";
	PROCESSOR_DEBUG_EXTENSIONS_EPXA4_10 = "MEGALAB COLUMN 2";
	STRIPE_TO_PLD_BRIDGE_EPXA4_10 = "MEGALAB COLUMN 1";
	FAST_FIT_COMPILATION = OFF;
	SIGNALPROBE_AUTO_ASSIGN = 0;
	SIGNALPROBE_COMPILATION = OFF;
	SIGNALPROBE_ROUTING = ALL_SIGNAL_PROBE;
	RUN_FITTER_IN_SIGNALPROBE_MODE = OFF;
	OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING = ON;
	OPTIMIZE_TIMING = NORMAL_COMPILATION;
	COMPILATION_LEVEL = FULL;
	SAVE_DISK_SPACE = ON;
	SPEED_DISK_USAGE_TRADEOFF = NORMAL;
	LOGICLOCK_INCREMENTAL_COMPILE_ASSIGNMENT = OFF;
	SIGNALPROBE_ALLOW_OVERUSE = OFF;
	FOCUS_ENTITY_NAME = |simpletest;
	ROUTING_BACK_ANNOTATION_MODE = OFF;
}
DEFAULT_DEVICE_OPTIONS
{
	GENERATE_CONFIG_HEXOUT_FILE = OFF;
	GENERATE_CONFIG_JBC_FILE_COMPRESSED = ON;
	GENERATE_CONFIG_JBC_FILE = OFF;
	GENERATE_CONFIG_JAM_FILE = OFF;
	GENERATE_CONFIG_ISC_FILE = OFF;
	GENERATE_CONFIG_SVF_FILE = OFF;
	GENERATE_JBC_FILE_COMPRESSED = ON;
	GENERATE_JBC_FILE = OFF;
	GENERATE_JAM_FILE = OFF;
	GENERATE_ISC_FILE = OFF;
	GENERATE_SVF_FILE = OFF;
	RESERVE_PIN = "AS INPUT TRI-STATED";
	RESERVE_ALL_UNUSED_PINS = "AS OUTPUT DRIVING GROUND";
	HEXOUT_FILE_COUNT_DIRECTION = UP;
	HEXOUT_FILE_START_ADDRESS = 0;
	GENERATE_HEX_FILE = OFF;
	GENERATE_RBF_FILE = OFF;
	GENERATE_TTF_FILE = OFF;
	RESERVE_NCSO_AFTER_CONFIGURATION = OFF;
	RESERVE_ASDO_AFTER_CONFIGURATION = OFF;
	RESERVE_DATA0_AFTER_CONFIGURATION = "AS INPUT TRI-STATED";
	RESERVE_DATA7_THROUGH_DATA1_AFTER_CONFIGURATION = OFF;
	RESERVE_RDYNBUSY_AFTER_CONFIGURATION = OFF;
	RESERVE_NWS_NRS_NCS_CS_AFTER_CONFIGURATION = OFF;
	DISABLE_NCS_AND_OE_PULLUPS_ON_CONFIG_DEVICE = OFF;
	AUTO_INCREMENT_CONFIG_DEVICE_JTAG_USER_CODE = ON;
	EPROM_USE_CHECKSUM_AS_USERCODE = OFF;
	FLEX10K_CONFIG_DEVICE_JTAG_USER_CODE = FFFFFFFF;
	MERCURY_CONFIG_DEVICE_JTAG_USER_CODE = FFFFFFFF;
	STRATIX_CONFIG_DEVICE_JTAG_USER_CODE = FFFFFFFF;
	APEX20K_CONFIG_DEVICE_JTAG_USER_CODE = FFFFFFFF;
	STRATIX_CONFIGURATION_DEVICE = EPC2;
	CYCLONE_CONFIGURATION_DEVICE = EPC2;
	FLEX10K_CONFIGURATION_DEVICE = EPC2;
	FLEX6K_CONFIGURATION_DEVICE = EPC1;
	MERCURY_CONFIGURATION_DEVICE = EPC2;
	EXCALIBUR_CONFIGURATION_DEVICE = EPC2;
	APEX20K_CONFIGURATION_DEVICE = EPC2;
	USE_CONFIGURATION_DEVICE = ON;
	ENABLE_INIT_DONE_OUTPUT = OFF;
	FLEX10K_ENABLE_LOCK_OUTPUT = OFF;
	ENABLE_DEVICE_WIDE_OE = OFF;
	ENABLE_DEVICE_WIDE_RESET = OFF;
	RELEASE_CLEARS_BEFORE_TRI_STATES = OFF;
	AUTO_RESTART_CONFIGURATION = OFF;
	ENABLE_VREFB_PIN = OFF;
	ENABLE_VREFA_PIN = OFF;
	SECURITY_BIT = OFF;
	USER_START_UP_CLOCK = OFF;
	APEXII_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	FLEX10K_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	FLEX6K_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	MERCURY_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	EXCALIBUR_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	CYCLONE_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	STRATIX_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	APEX20K_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	STRATIX_UPDATE_MODE = STANDARD;
	USE_CHECKSUM_AS_USERCODE = OFF;
	MAX7000_USE_CHECKSUM_AS_USERCODE = OFF;
	MAX7000_JTAG_USER_CODE = FFFFFFFF;
	FLEX10K_JTAG_USER_CODE = 7F;
	MERCURY_JTAG_USER_CODE = FFFFFFFF;
	APEX20K_JTAG_USER_CODE = FFFFFFFF;
	STRATIX_JTAG_USER_CODE = FFFFFFFF;
	RESERVE_NCEO_AFTER_CONFIGURATION = OFF;
	FLEX10K_ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE = ON;
	FLEX6K_ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE = OFF;
	ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE = ON;
	MAX7000_ENABLE_JTAG_BST_SUPPORT = ON;
	ENABLE_JTAG_BST_SUPPORT = OFF;
	CLOCK_DIVISOR = 1;
	CLOCK_FREQUENCY = "10 MHZ";
	CLOCK_SOURCE = INTERNAL;
	COMPRESSION_MODE = OFF;
	ON_CHIP_BITSTREAM_DECOMPRESSION = OFF;
}
AUTO_SLD_HUB_ENTITY
{
	AUTO_INSERT_SLD_HUB_ENTITY = ENABLE;
	HUB_INSTANCE_NAME = sld_hub_inst;
	HUB_ENTITY_NAME = sld_hub;
}
CHIP(simpletest)
{
	DEVICE = EPXA1F672C2;
	DEVICE_FILTER_PACKAGE = FBGA;
	DEVICE_FILTER_PIN_COUNT = 672;
	DEVICE_FILTER_SPEED_GRADE = 2;
	AUTO_RESTART_CONFIGURATION = OFF;
	RELEASE_CLEARS_BEFORE_TRI_STATES = OFF;
	USER_START_UP_CLOCK = OFF;
	ENABLE_DEVICE_WIDE_RESET = OFF;
	ENABLE_DEVICE_WIDE_OE = OFF;
	ENABLE_INIT_DONE_OUTPUT = ON;
	FLEX10K_ENABLE_LOCK_OUTPUT = OFF;
	ENABLE_JTAG_BST_SUPPORT = OFF;
	MAX7000_ENABLE_JTAG_BST_SUPPORT = ON;
	APEX20K_JTAG_USER_CODE = FFFFFFFF;
	MERCURY_JTAG_USER_CODE = FFFFFFFF;
	FLEX10K_JTAG_USER_CODE = 7F;
	MAX7000_JTAG_USER_CODE = FFFFFFFF;
	STRATIX_JTAG_USER_CODE = FFFFFFFF;
	APEX20K_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	MERCURY_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	FLEX6K_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	FLEX10K_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	EXCALIBUR_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	APEXII_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	STRATIX_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	CYCLONE_CONFIGURATION_SCHEME = "PASSIVE SERIAL";
	USE_CONFIGURATION_DEVICE = ON;
	APEX20K_CONFIGURATION_DEVICE = EPC2;
	MERCURY_CONFIGURATION_DEVICE = EPC2;
	FLEX6K_CONFIGURATION_DEVICE = EPC1;
	FLEX10K_CONFIGURATION_DEVICE = EPC2;
	EXCALIBUR_CONFIGURATION_DEVICE = EPC2;
	STRATIX_CONFIGURATION_DEVICE = EPC2;
	CYCLONE_CONFIGURATION_DEVICE = EPC2;
	STRATIX_UPDATE_MODE = STANDARD;
	APEX20K_CONFIG_DEVICE_JTAG_USER_CODE = FFFFFFFF;
	MERCURY_CONFIG_DEVICE_JTAG_USER_CODE = FFFFFFFF;
	FLEX10K_CONFIG_DEVICE_JTAG_USER_CODE = FFFFFFFF;
	STRATIX_CONFIG_DEVICE_JTAG_USER_CODE = FFFFFFFF;
	AUTO_INCREMENT_CONFIG_DEVICE_JTAG_USER_CODE = ON;
	DISABLE_NCS_AND_OE_PULLUPS_ON_CONFIG_DEVICE = OFF;
	COMPRESSION_MODE = OFF;
	ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE = ON;
	FLEX6K_ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE = OFF;
	FLEX10K_ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE = ON;
	EPROM_USE_CHECKSUM_AS_USERCODE = OFF;
	USE_CHECKSUM_AS_USERCODE = OFF;
	MAX7000_USE_CHECKSUM_AS_USERCODE = OFF;
	GENERATE_TTF_FILE = OFF;
	GENERATE_RBF_FILE = OFF;
	GENERATE_HEX_FILE = OFF;
	SECURITY_BIT = OFF;
	ENABLE_VREFA_PIN = OFF;
	ENABLE_VREFB_PIN = OFF;
	GENERATE_SVF_FILE = OFF;
	GENERATE_ISC_FILE = OFF;
	GENERATE_JAM_FILE = OFF;
	GENERATE_JBC_FILE = OFF;
	GENERATE_JBC_FILE_COMPRESSED = ON;
	GENERATE_CONFIG_SVF_FILE = OFF;
	GENERATE_CONFIG_ISC_FILE = OFF;
	GENERATE_CONFIG_JAM_FILE = OFF;
	GENERATE_CONFIG_JBC_FILE = OFF;
	GENERATE_CONFIG_JBC_FILE_COMPRESSED = ON;
	GENERATE_CONFIG_HEXOUT_FILE = OFF;
	ON_CHIP_BITSTREAM_DECOMPRESSION = OFF;
	BASE_PIN_OUT_FILE_ON_SAMEFRAME_DEVICE = OFF;
	HEXOUT_FILE_START_ADDRESS = 0;
	HEXOUT_FILE_COUNT_DIRECTION = UP;
	RESERVE_ALL_UNUSED_PINS = "AS INPUT TRI-STATED";
	CLOCK_SOURCE = INTERNAL;
	CLOCK_FREQUENCY = "10 MHZ";
	CLOCK_DIVISOR = 1;
	RESERVE_NWS_NRS_NCS_CS_AFTER_CONFIGURATION = OFF;
	RESERVE_RDYNBUSY_AFTER_CONFIGURATION = OFF;
	RESERVE_DATA7_THROUGH_DATA1_AFTER_CONFIGURATION = OFF;
	RESERVE_DATA0_AFTER_CONFIGURATION = "AS INPUT TRI-STATED";
	RESERVE_NCEO_AFTER_CONFIGURATION = OFF;
	RESERVE_ASDO_AFTER_CONFIGURATION = OFF;
	RESERVE_NCSO_AFTER_CONFIGURATION = OFF;
	CLK1p : LOCATION = Pin_P20;
	CLK1p : IO_STANDARD = LVTTL;
	CLK1p : SIGNALPROBE_ENABLE = OFF;
	CLK2p : LOCATION = Pin_W6;
	CLK2p : IO_STANDARD = LVTTL;
	CLK2p : SIGNALPROBE_ENABLE = OFF;
	CLK3p : LOCATION = Pin_R23;
	CLK3p : IO_STANDARD = LVTTL;
	CLK3p : SIGNALPROBE_ENABLE = OFF;
	CLK4p : LOCATION = Pin_Y5;
	CLK4p : IO_STANDARD = LVTTL;
	CLK4p : SIGNALPROBE_ENABLE = OFF;
	CLK_REF : LOCATION = Pin_H24;
	CLK_REF : IO_STANDARD = LVTTL;
	CLK_REF : SIGNALPROBE_ENABLE = OFF;
	PGM[0] : LOCATION = Pin_B20;
	PGM[0] : IO_STANDARD = LVTTL;
	PGM[0] : SIGNALPROBE_ENABLE = OFF;
	PGM[1] : LOCATION = Pin_B18;
	PGM[1] : IO_STANDARD = LVTTL;
	PGM[1] : SIGNALPROBE_ENABLE = OFF;
	PGM[2] : LOCATION = Pin_B22;
	PGM[2] : IO_STANDARD = LVTTL;
	PGM[2] : SIGNALPROBE_ENABLE = OFF;
	PGM[3] : LOCATION = Pin_A20;
	PGM[3] : IO_STANDARD = LVTTL;
	PGM[3] : SIGNALPROBE_ENABLE = OFF;
	PGM[4] : LOCATION = Pin_A18;
	PGM[4] : IO_STANDARD = LVTTL;
	PGM[4] : SIGNALPROBE_ENABLE = OFF;
	PGM[5] : LOCATION = Pin_V3;
	PGM[5] : IO_STANDARD = LVTTL;
	PGM[5] : SIGNALPROBE_ENABLE = OFF;
	PGM[6] : LOCATION = Pin_T7;
	PGM[6] : IO_STANDARD = LVTTL;
	PGM[6] : SIGNALPROBE_ENABLE = OFF;
	PGM[7] : LOCATION = Pin_U24;
	PGM[7] : IO_STANDARD = LVTTL;
	PGM[7] : SIGNALPROBE_ENABLE = OFF;
	PGM[8] : LOCATION = Pin_AB3;
	PGM[8] : IO_STANDARD = LVTTL;
	PGM[8] : SIGNALPROBE_ENABLE = OFF;
	PGM[9] : LOCATION = Pin_R24;
	PGM[9] : IO_STANDARD = LVTTL;
	PGM[9] : SIGNALPROBE_ENABLE = OFF;
	PGM[10] : LOCATION = Pin_AB4;
	PGM[10] : IO_STANDARD = LVTTL;
	PGM[10] : SIGNALPROBE_ENABLE = OFF;
	PGM[13] : LOCATION = Pin_V7;
	PGM[13] : IO_STANDARD = LVTTL;
	PGM[13] : SIGNALPROBE_ENABLE = OFF;
	PGM[14] : LOCATION = Pin_Y4;
	PGM[14] : IO_STANDARD = LVTTL;
	PGM[14] : SIGNALPROBE_ENABLE = OFF;
	PGM[15] : LOCATION = Pin_Y3;
	PGM[15] : IO_STANDARD = LVTTL;
	PGM[15] : SIGNALPROBE_ENABLE = OFF;
	nPOR : LOCATION = Pin_J24;
	nPOR : IO_STANDARD = LVTTL;
	nPOR : SIGNALPROBE_ENABLE = OFF;
	nRESET : LOCATION = Pin_B16;
	nRESET : IO_STANDARD = LVTTL;
	nRESET : SIGNALPROBE_ENABLE = OFF;
	PGM[12] : LOCATION = Pin_M5;
	PGM[12] : IO_STANDARD = LVTTL;
	PGM[12] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[0] : LOCATION = Pin_K9;
	SDRAMADDR[0] : IO_STANDARD = LVTTL;
	SDRAMADDR[0] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[4] : LOCATION = Pin_K8;
	SDRAMADDR[4] : IO_STANDARD = LVTTL;
	SDRAMADDR[4] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[10] : LOCATION = Pin_K11;
	SDRAMADDR[10] : IO_STANDARD = LVTTL;
	SDRAMADDR[10] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[1] : LOCATION = Pin_C5;
	SDRAMADDR[1] : IO_STANDARD = LVTTL;
	SDRAMADDR[1] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[2] : LOCATION = Pin_E6;
	SDRAMADDR[2] : IO_STANDARD = LVTTL;
	SDRAMADDR[2] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[11] : LOCATION = Pin_E5;
	SDRAMADDR[11] : IO_STANDARD = LVTTL;
	SDRAMADDR[11] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[7] : LOCATION = Pin_F5;
	SDRAMADDR[7] : IO_STANDARD = LVTTL;
	SDRAMADDR[7] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[14] : LOCATION = Pin_F6;
	SDRAMADDR[14] : IO_STANDARD = LVTTL;
	SDRAMADDR[14] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[3] : LOCATION = Pin_G6;
	SDRAMADDR[3] : IO_STANDARD = LVTTL;
	SDRAMADDR[3] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[9] : LOCATION = Pin_G5;
	SDRAMADDR[9] : IO_STANDARD = LVTTL;
	SDRAMADDR[9] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[5] : LOCATION = Pin_A4;
	SDRAMADDR[5] : IO_STANDARD = LVTTL;
	SDRAMADDR[5] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[6] : LOCATION = Pin_B4;
	SDRAMADDR[6] : IO_STANDARD = LVTTL;
	SDRAMADDR[6] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[8] : LOCATION = Pin_D5;
	SDRAMADDR[8] : IO_STANDARD = LVTTL;
	SDRAMADDR[8] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[12] : LOCATION = Pin_H8;
	SDRAMADDR[12] : IO_STANDARD = LVTTL;
	SDRAMADDR[12] : SIGNALPROBE_ENABLE = OFF;
	SDRAMADDR[13] : LOCATION = Pin_J8;
	SDRAMADDR[13] : IO_STANDARD = LVTTL;
	SDRAMADDR[13] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[0] : LOCATION = Pin_J13;
	SDRAMDQ[0] : IO_STANDARD = LVTTL;
	SDRAMDQ[0] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[10] : LOCATION = Pin_J12;
	SDRAMDQ[10] : IO_STANDARD = LVTTL;
	SDRAMDQ[10] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[1] : LOCATION = Pin_H13;
	SDRAMDQ[1] : IO_STANDARD = LVTTL;
	SDRAMDQ[1] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[17] : LOCATION = Pin_H10;
	SDRAMDQ[17] : IO_STANDARD = LVTTL;
	SDRAMDQ[17] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[25] : LOCATION = Pin_H9;
	SDRAMDQ[25] : IO_STANDARD = LVTTL;
	SDRAMDQ[25] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[26] : LOCATION = Pin_A7;
	SDRAMDQ[26] : IO_STANDARD = LVTTL;
	SDRAMDQ[26] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[16] : LOCATION = Pin_A9;
	SDRAMDQ[16] : IO_STANDARD = LVTTL;
	SDRAMDQ[16] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[15] : LOCATION = Pin_A11;
	SDRAMDQ[15] : IO_STANDARD = LVTTL;
	SDRAMDQ[15] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[11] : LOCATION = Pin_A12;
	SDRAMDQ[11] : IO_STANDARD = LVTTL;
	SDRAMDQ[11] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[2] : LOCATION = Pin_F13;
	SDRAMDQ[2] : IO_STANDARD = LVTTL;
	SDRAMDQ[2] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[3] : LOCATION = Pin_G13;
	SDRAMDQ[3] : IO_STANDARD = LVTTL;
	SDRAMDQ[3] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[9] : LOCATION = Pin_G12;
	SDRAMDQ[9] : IO_STANDARD = LVTTL;
	SDRAMDQ[9] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[23] : LOCATION = Pin_G9;
	SDRAMDQ[23] : IO_STANDARD = LVTTL;
	SDRAMDQ[23] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[29] : LOCATION = Pin_G8;
	SDRAMDQ[29] : IO_STANDARD = LVTTL;
	SDRAMDQ[29] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[4] : LOCATION = Pin_E13;
	SDRAMDQ[4] : IO_STANDARD = LVTTL;
	SDRAMDQ[4] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[8] : LOCATION = Pin_E12;
	SDRAMDQ[8] : IO_STANDARD = LVTTL;
	SDRAMDQ[8] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[20] : LOCATION = Pin_E9;
	SDRAMDQ[20] : IO_STANDARD = LVTTL;
	SDRAMDQ[20] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[28] : LOCATION = Pin_E8;
	SDRAMDQ[28] : IO_STANDARD = LVTTL;
	SDRAMDQ[28] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[5] : LOCATION = Pin_D13;
	SDRAMDQ[5] : IO_STANDARD = LVTTL;
	SDRAMDQ[5] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[22] : LOCATION = Pin_D9;
	SDRAMDQ[22] : IO_STANDARD = LVTTL;
	SDRAMDQ[22] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[24] : LOCATION = Pin_D8;
	SDRAMDQ[24] : IO_STANDARD = LVTTL;
	SDRAMDQ[24] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[31] : LOCATION = Pin_D7;
	SDRAMDQ[31] : IO_STANDARD = LVTTL;
	SDRAMDQ[31] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[30] : LOCATION = Pin_C7;
	SDRAMDQ[30] : IO_STANDARD = LVTTL;
	SDRAMDQ[30] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[19] : LOCATION = Pin_C9;
	SDRAMDQ[19] : IO_STANDARD = LVTTL;
	SDRAMDQ[19] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[12] : LOCATION = Pin_C12;
	SDRAMDQ[12] : IO_STANDARD = LVTTL;
	SDRAMDQ[12] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[6] : LOCATION = Pin_C13;
	SDRAMDQ[6] : IO_STANDARD = LVTTL;
	SDRAMDQ[6] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[7] : LOCATION = Pin_B12;
	SDRAMDQ[7] : IO_STANDARD = LVTTL;
	SDRAMDQ[7] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[13] : LOCATION = Pin_B11;
	SDRAMDQ[13] : IO_STANDARD = LVTTL;
	SDRAMDQ[13] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[18] : LOCATION = Pin_B9;
	SDRAMDQ[18] : IO_STANDARD = LVTTL;
	SDRAMDQ[18] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[27] : LOCATION = Pin_B7;
	SDRAMDQ[27] : IO_STANDARD = LVTTL;
	SDRAMDQ[27] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[21] : LOCATION = Pin_K12;
	SDRAMDQ[21] : IO_STANDARD = LVTTL;
	SDRAMDQ[21] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQ[14] : LOCATION = Pin_K13;
	SDRAMDQ[14] : IO_STANDARD = LVTTL;
	SDRAMDQ[14] : SIGNALPROBE_ENABLE = OFF;
	SDRAMWEN : LOCATION = Pin_A5;
	SDRAMWEN : IO_STANDARD = LVTTL;
	SDRAMWEN : SIGNALPROBE_ENABLE = OFF;
	SDRAMCASN : LOCATION = Pin_F8;
	SDRAMCASN : IO_STANDARD = LVTTL;
	SDRAMCASN : SIGNALPROBE_ENABLE = OFF;
	SDRAMCLKE : LOCATION = Pin_F7;
	SDRAMCLKE : IO_STANDARD = LVTTL;
	SDRAMCLKE : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQM[2] : LOCATION = Pin_F9;
	SDRAMDQM[2] : IO_STANDARD = LVTTL;
	SDRAMDQM[2] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQS[0] : LOCATION = Pin_F12;
	SDRAMDQS[0] : IO_STANDARD = LVTTL;
	SDRAMDQS[0] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQM[0] : LOCATION = Pin_H12;
	SDRAMDQM[0] : IO_STANDARD = LVTTL;
	SDRAMDQM[0] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQS[1] : LOCATION = Pin_H11;
	SDRAMDQS[1] : IO_STANDARD = LVTTL;
	SDRAMDQS[1] : SIGNALPROBE_ENABLE = OFF;
	SDRAMCLKN : LOCATION = Pin_G7;
	SDRAMCLKN : IO_STANDARD = LVTTL;
	SDRAMCLKN : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQM[1] : LOCATION = Pin_G11;
	SDRAMDQM[1] : IO_STANDARD = LVTTL;
	SDRAMDQM[1] : SIGNALPROBE_ENABLE = OFF;
	SDRAMCSN[0] : LOCATION = Pin_E7;
	SDRAMCSN[0] : IO_STANDARD = LVTTL;
	SDRAMCSN[0] : SIGNALPROBE_ENABLE = OFF;
	SDRAMCSN[1] : LOCATION = Pin_D6;
	SDRAMCSN[1] : IO_STANDARD = LVTTL;
	SDRAMCSN[1] : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQM[3] : LOCATION = Pin_C6;
	SDRAMDQM[3] : IO_STANDARD = LVTTL;
	SDRAMDQM[3] : SIGNALPROBE_ENABLE = OFF;
	SDRAMCLK : LOCATION = Pin_B5;
	SDRAMCLK : IO_STANDARD = LVTTL;
	SDRAMCLK : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQS[2] : LOCATION = Pin_J10;
	SDRAMDQS[2] : IO_STANDARD = LVTTL;
	SDRAMDQS[2] : SIGNALPROBE_ENABLE = OFF;
	SDRAMRASN : LOCATION = Pin_J9;
	SDRAMRASN : IO_STANDARD = LVTTL;
	SDRAMRASN : SIGNALPROBE_ENABLE = OFF;
	SDRAMDQS[3] : LOCATION = Pin_K10;
	SDRAMDQS[3] : IO_STANDARD = LVTTL;
	SDRAMDQS[3] : SIGNALPROBE_ENABLE = OFF;
	COM_TX_SLEEP : LOCATION = Pin_U2;
	COM_TX_SLEEP : IO_STANDARD = LVTTL;
	COM_TX_SLEEP : SIGNALPROBE_ENABLE = OFF;
	COM_DAC_CLK : LOCATION = Pin_U1;
	COM_DAC_CLK : IO_STANDARD = LVTTL;
	COM_DAC_CLK : SIGNALPROBE_ENABLE = OFF;
	COM_DB[12] : LOCATION = Pin_T1;
	COM_DB[12] : IO_STANDARD = LVTTL;
	COM_DB[12] : SIGNALPROBE_ENABLE = OFF;
	COM_DB[13] : LOCATION = Pin_T2;
	COM_DB[13] : IO_STANDARD = LVTTL;
	COM_DB[13] : SIGNALPROBE_ENABLE = OFF;
	COM_DB[11] : LOCATION = Pin_R2;
	COM_DB[11] : IO_STANDARD = LVTTL;
	COM_DB[11] : SIGNALPROBE_ENABLE = OFF;
	COM_DB[10] : LOCATION = Pin_R1;
	COM_DB[10] : IO_STANDARD = LVTTL;
	COM_DB[10] : SIGNALPROBE_ENABLE = OFF;
	COM_DB[9] : LOCATION = Pin_M2;
	COM_DB[9] : IO_STANDARD = LVTTL;
	COM_DB[9] : SIGNALPROBE_ENABLE = OFF;
	COM_DB[8] : LOCATION = Pin_M1;
	COM_DB[8] : IO_STANDARD = LVTTL;
	COM_DB[8] : SIGNALPROBE_ENABLE = OFF;
	COM_DB[7] : LOCATION = Pin_L2;
	COM_DB[7] : IO_STANDARD = LVTTL;
	COM_DB[7] : SIGNALPROBE_ENABLE = OFF;
	COM_DB[6] : LOCATION = Pin_L1;
	COM_DB[6] : IO_STANDARD = LVTTL;
	COM_DB[6] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_OTR : LOCATION = Pin_H4;
	COM_AD_OTR : IO_STANDARD = LVTTL;
	COM_AD_OTR : SIGNALPROBE_ENABLE = OFF;
	COM_AD_D[9] : LOCATION = Pin_H5;
	COM_AD_D[9] : IO_STANDARD = LVTTL;
	COM_AD_D[9] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_D[8] : LOCATION = Pin_J3;
	COM_AD_D[8] : IO_STANDARD = LVTTL;
	COM_AD_D[8] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_D[7] : LOCATION = Pin_J4;
	COM_AD_D[7] : IO_STANDARD = LVTTL;
	COM_AD_D[7] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_D[6] : LOCATION = Pin_J5;
	COM_AD_D[6] : IO_STANDARD = LVTTL;
	COM_AD_D[6] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_D[5] : LOCATION = Pin_K3;
	COM_AD_D[5] : IO_STANDARD = LVTTL;
	COM_AD_D[5] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_D[4] : LOCATION = Pin_K4;
	COM_AD_D[4] : IO_STANDARD = LVTTL;
	COM_AD_D[4] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_D[3] : LOCATION = Pin_K5;
	COM_AD_D[3] : IO_STANDARD = LVTTL;
	COM_AD_D[3] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_D[2] : LOCATION = Pin_L3;
	COM_AD_D[2] : IO_STANDARD = LVTTL;
	COM_AD_D[2] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_D[1] : LOCATION = Pin_L4;
	COM_AD_D[1] : IO_STANDARD = LVTTL;
	COM_AD_D[1] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_D[0] : LOCATION = Pin_L5;
	COM_AD_D[0] : IO_STANDARD = LVTTL;
	COM_AD_D[0] : SIGNALPROBE_ENABLE = OFF;
	COM_AD_CLK : LOCATION = Pin_R5;
	COM_AD_CLK : IO_STANDARD = LVTTL;
	COM_AD_CLK : SIGNALPROBE_ENABLE = OFF;
	TriggerComplete_0 : LOCATION = Pin_AA14;
	TriggerComplete_0 : IO_STANDARD = LVTTL;
	TriggerComplete_0 : SIGNALPROBE_ENABLE = OFF;
	OneSPE_nl : LOCATION = Pin_AB19;
	OneSPE_nl : IO_STANDARD = LVTTL;
	OneSPE_nl : SIGNALPROBE_ENABLE = OFF;
	MultiSPE_nl : LOCATION = Pin_AD8;
	MultiSPE_nl : IO_STANDARD = LVTTL;
	MultiSPE_nl : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_D[0] : LOCATION = Pin_AB11;
	FLASH_AD_D[0] : IO_STANDARD = "2.5 V";
	FLASH_AD_D[0] : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_D[5] : LOCATION = Pin_AB12;
	FLASH_AD_D[5] : IO_STANDARD = "2.5 V";
	FLASH_AD_D[5] : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_D[1] : LOCATION = Pin_AC11;
	FLASH_AD_D[1] : IO_STANDARD = "2.5 V";
	FLASH_AD_D[1] : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_D[7] : LOCATION = Pin_AC12;
	FLASH_AD_D[7] : IO_STANDARD = "2.5 V";
	FLASH_AD_D[7] : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_D[9] : LOCATION = Pin_AC13;
	FLASH_AD_D[9] : IO_STANDARD = "2.5 V";
	FLASH_AD_D[9] : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_D[2] : LOCATION = Pin_AD11;
	FLASH_AD_D[2] : IO_STANDARD = "2.5 V";
	FLASH_AD_D[2] : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_D[8] : LOCATION = Pin_AD12;
	FLASH_AD_D[8] : IO_STANDARD = "2.5 V";
	FLASH_AD_D[8] : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_D[6] : LOCATION = Pin_AE11;
	FLASH_AD_D[6] : IO_STANDARD = "2.5 V";
	FLASH_AD_D[6] : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_D[3] : LOCATION = Pin_AF11;
	FLASH_AD_D[3] : IO_STANDARD = "2.5 V";
	FLASH_AD_D[3] : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_D[4] : LOCATION = Pin_AA12;
	FLASH_AD_D[4] : IO_STANDARD = "2.5 V";
	FLASH_AD_D[4] : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_CLK : LOCATION = Pin_AA13;
	FLASH_AD_CLK : IO_STANDARD = LVTTL;
	FLASH_AD_CLK : SIGNALPROBE_ENABLE = OFF;
	FLASH_AD_STBY : LOCATION = Pin_AB13;
	FLASH_AD_STBY : IO_STANDARD = LVTTL;
	FLASH_AD_STBY : SIGNALPROBE_ENABLE = OFF;
	HDV_IN : LOCATION = Pin_F4;
	HDV_IN : IO_STANDARD = LVTTL;
	HDV_IN : SIGNALPROBE_ENABLE = OFF;
	HDV_TxENA : LOCATION = Pin_G3;
	HDV_TxENA : IO_STANDARD = LVTTL;
	HDV_TxENA : SIGNALPROBE_ENABLE = OFF;
	HDV_RxENA : LOCATION = Pin_G4;
	HDV_RxENA : IO_STANDARD = LVTTL;
	HDV_RxENA : SIGNALPROBE_ENABLE = OFF;
	HDV_Rx : LOCATION = Pin_H3;
	HDV_Rx : IO_STANDARD = LVTTL;
	HDV_Rx : SIGNALPROBE_ENABLE = OFF;
	FLASH_NCO : LOCATION = Pin_AB14;
	FLASH_NCO : IO_STANDARD = "2.5 V";
	FLASH_NCO : SIGNALPROBE_ENABLE = OFF;
	ATWD0_D[0] : LOCATION = Pin_Y15;
	ATWD0_D[0] : IO_STANDARD = LVTTL;
	ATWD0_D[0] : SIGNALPROBE_ENABLE = OFF;
	ATWD0_D[1] : LOCATION = Pin_V15;
	ATWD0_D[1] : IO_STANDARD = LVTTL;
	ATWD0_D[1] : SIGNALPROBE_ENABLE = OFF;
	ATWD0_D[2] : LOCATION = Pin_AC15;
	ATWD0_D[2] : IO_STANDARD = LVTTL;
	ATWD0_D[2] : SIGNALPROBE_ENABLE = OFF;
	ATWD0_D[9] : LOCATION = Pin_AD17;
	ATWD0_D[9] : IO_STANDARD = LVTTL;
	ATWD0_D[9] : SIGNALPROBE_ENABLE = OFF;
	ATWD0_D[7] : LOCATION = Pin_W16;
	ATWD0_D[7] : IO_STANDARD = LVTTL;
	ATWD0_D[7] : SIGNALPROBE_ENABLE = OFF;
	ATWD0_D[8] : LOCATION = Pin_AF17;
	ATWD0_D[8] : IO_STANDARD = LVTTL;
	ATWD0_D[8] : SIGNALPROBE_ENABLE = OFF;
	ATWD0_D[6] : LOCATION = Pin_AA16;
	ATWD0_D[6] : IO_STANDARD = LVTTL;
	ATWD0_D[6] : SIGNALPROBE_ENABLE = OFF;
	ATWD0_D[5] : LOCATION = Pin_AB16;
	ATWD0_D[5] : IO_STANDARD = LVTTL;
	ATWD0_D[5] : SIGNALPROBE_ENABLE = OFF;
	ATWD0_D[4] : LOCATION = Pin_AE16;
	ATWD0_D[4] : IO_STANDARD = LVTTL;
	ATWD0_D[4] : SIGNALPROBE_ENABLE = OFF;
	ATWD0_D[3] : LOCATION = Pin_AA15;
	ATWD0_D[3] : IO_STANDARD = LVTTL;
	ATWD0_D[3] : SIGNALPROBE_ENABLE = OFF;
	ATWD1_D[0] : LOCATION = Pin_AA17;
	ATWD1_D[0] : IO_STANDARD = LVTTL;
	ATWD1_D[0] : SIGNALPROBE_ENABLE = OFF;
	ATWD1_D[1] : LOCATION = Pin_AF18;
	ATWD1_D[1] : IO_STANDARD = LVTTL;
	ATWD1_D[1] : SIGNALPROBE_ENABLE = OFF;
	ATWD1_D[2] : LOCATION = Pin_AB18;
	ATWD1_D[2] : IO_STANDARD = LVTTL;
	ATWD1_D[2] : SIGNALPROBE_ENABLE = OFF;
	ATWD1_D[3] : LOCATION = Pin_AD18;
	ATWD1_D[3] : IO_STANDARD = LVTTL;
	ATWD1_D[3] : SIGNALPROBE_ENABLE = OFF;
	ATWD1_D[4] : LOCATION = Pin_AC20;
	ATWD1_D[4] : IO_STANDARD = LVTTL;
	ATWD1_D[4] : SIGNALPROBE_ENABLE = OFF;
	ATWD1_D[5] : LOCATION = Pin_AC19;
	ATWD1_D[5] : IO_STANDARD = LVTTL;
	ATWD1_D[5] : SIGNALPROBE_ENABLE = OFF;
	ATWD1_D[6] : LOCATION = Pin_AE22;
	ATWD1_D[6] : IO_STANDARD = LVTTL;
	ATWD1_D[6] : SIGNALPROBE_ENABLE = OFF;
	ATWD1_D[7] : LOCATION = Pin_AA18;
	ATWD1_D[7] : IO_STANDARD = LVTTL;
	ATWD1_D[7] : SIGNALPROBE_ENABLE = OFF;
	ATWD1_D[8] : LOCATION = Pin_AD21;
	ATWD1_D[8] : IO_STANDARD = LVTTL;
	ATWD1_D[8] : SIGNALPROBE_ENABLE = OFF;
	ATWD1_D[9] : LOCATION = Pin_AE20;
	ATWD1_D[9] : IO_STANDARD = LVTTL;
	ATWD1_D[9] : SIGNALPROBE_ENABLE = OFF;
	AnalogReset_0 : LOCATION = Pin_AC16;
	AnalogReset_0 : IO_STANDARD = LVTTL;
	AnalogReset_0 : SIGNALPROBE_ENABLE = OFF;
	AnalogReset_1 : LOCATION = Pin_AC18;
	AnalogReset_1 : IO_STANDARD = LVTTL;
	AnalogReset_1 : SIGNALPROBE_ENABLE = OFF;
	CounterClock_0 : LOCATION = Pin_W15;
	CounterClock_0 : IO_STANDARD = LVTTL;
	CounterClock_0 : SIGNALPROBE_ENABLE = OFF;
	CounterClock_1 : LOCATION = Pin_AB17;
	CounterClock_1 : IO_STANDARD = LVTTL;
	CounterClock_1 : SIGNALPROBE_ENABLE = OFF;
	ChannelSelect_0[1] : LOCATION = Pin_AB15;
	ChannelSelect_0[1] : IO_STANDARD = LVTTL;
	ChannelSelect_0[1] : SIGNALPROBE_ENABLE = OFF;
	ChannelSelect_0[0] : LOCATION = Pin_AF16;
	ChannelSelect_0[0] : IO_STANDARD = LVTTL;
	ChannelSelect_0[0] : SIGNALPROBE_ENABLE = OFF;
	ChannelSelect_1[0] : LOCATION = Pin_AD19;
	ChannelSelect_1[0] : IO_STANDARD = LVTTL;
	ChannelSelect_1[0] : SIGNALPROBE_ENABLE = OFF;
	ChannelSelect_1[1] : LOCATION = Pin_Y18;
	ChannelSelect_1[1] : IO_STANDARD = LVTTL;
	ChannelSelect_1[1] : SIGNALPROBE_ENABLE = OFF;
	OutputEnable_0 : LOCATION = Pin_W14;
	OutputEnable_0 : IO_STANDARD = LVTTL;
	OutputEnable_0 : SIGNALPROBE_ENABLE = OFF;
	OutputEnable_1 : LOCATION = Pin_W17;
	OutputEnable_1 : IO_STANDARD = LVTTL;
	OutputEnable_1 : SIGNALPROBE_ENABLE = OFF;
	DigitalReset_0 : LOCATION = Pin_V16;
	DigitalReset_0 : IO_STANDARD = LVTTL;
	DigitalReset_0 : SIGNALPROBE_ENABLE = OFF;
	DigitalReset_1 : LOCATION = Pin_W18;
	DigitalReset_1 : IO_STANDARD = LVTTL;
	DigitalReset_1 : SIGNALPROBE_ENABLE = OFF;
	DigitalSet_0 : LOCATION = Pin_Y16;
	DigitalSet_0 : IO_STANDARD = LVTTL;
	DigitalSet_0 : SIGNALPROBE_ENABLE = OFF;
	DigitalSet_1 : LOCATION = Pin_AE23;
	DigitalSet_1 : IO_STANDARD = LVTTL;
	DigitalSet_1 : SIGNALPROBE_ENABLE = OFF;
	RampSet_0 : LOCATION = Pin_AD15;
	RampSet_0 : IO_STANDARD = LVTTL;
	RampSet_0 : SIGNALPROBE_ENABLE = OFF;
	RampSet_1 : LOCATION = Pin_AE18;
	RampSet_1 : IO_STANDARD = LVTTL;
	RampSet_1 : SIGNALPROBE_ENABLE = OFF;
	ReadWrite_1 : LOCATION = Pin_AD20;
	ReadWrite_1 : IO_STANDARD = LVTTL;
	ReadWrite_1 : SIGNALPROBE_ENABLE = OFF;
	ReadWrite_0 : LOCATION = Pin_AD16;
	ReadWrite_0 : IO_STANDARD = LVTTL;
	ReadWrite_0 : SIGNALPROBE_ENABLE = OFF;
	ShiftClock_0 : LOCATION = Pin_AC14;
	ShiftClock_0 : IO_STANDARD = LVTTL;
	ShiftClock_0 : SIGNALPROBE_ENABLE = OFF;
	ShiftClock_1 : LOCATION = Pin_Y17;
	ShiftClock_1 : IO_STANDARD = LVTTL;
	ShiftClock_1 : SIGNALPROBE_ENABLE = OFF;
	TriggerComplete_1 : LOCATION = Pin_AC17;
	TriggerComplete_1 : IO_STANDARD = LVTTL;
	TriggerComplete_1 : SIGNALPROBE_ENABLE = OFF;
	EBIACK : LOCATION = Pin_K16;
	EBIACK : IO_STANDARD = LVTTL;
	EBIACK : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[2] : LOCATION = Pin_E20;
	EBIADDR[2] : IO_STANDARD = LVTTL;
	EBIADDR[2] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[11] : LOCATION = Pin_E19;
	EBIADDR[11] : IO_STANDARD = LVTTL;
	EBIADDR[11] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[19] : LOCATION = Pin_E18;
	EBIADDR[19] : IO_STANDARD = LVTTL;
	EBIADDR[19] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[24] : LOCATION = Pin_E17;
	EBIADDR[24] : IO_STANDARD = LVTTL;
	EBIADDR[24] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[0] : LOCATION = Pin_F20;
	EBIADDR[0] : IO_STANDARD = LVTTL;
	EBIADDR[0] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[9] : LOCATION = Pin_F19;
	EBIADDR[9] : IO_STANDARD = LVTTL;
	EBIADDR[9] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[14] : LOCATION = Pin_F18;
	EBIADDR[14] : IO_STANDARD = LVTTL;
	EBIADDR[14] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[21] : LOCATION = Pin_F17;
	EBIADDR[21] : IO_STANDARD = LVTTL;
	EBIADDR[21] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[1] : LOCATION = Pin_C21;
	EBIADDR[1] : IO_STANDARD = LVTTL;
	EBIADDR[1] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[12] : LOCATION = Pin_C20;
	EBIADDR[12] : IO_STANDARD = LVTTL;
	EBIADDR[12] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[15] : LOCATION = Pin_C19;
	EBIADDR[15] : IO_STANDARD = LVTTL;
	EBIADDR[15] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[22] : LOCATION = Pin_C18;
	EBIADDR[22] : IO_STANDARD = LVTTL;
	EBIADDR[22] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[3] : LOCATION = Pin_H18;
	EBIADDR[3] : IO_STANDARD = LVTTL;
	EBIADDR[3] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[10] : LOCATION = Pin_H17;
	EBIADDR[10] : IO_STANDARD = LVTTL;
	EBIADDR[10] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[20] : LOCATION = Pin_H16;
	EBIADDR[20] : IO_STANDARD = LVTTL;
	EBIADDR[20] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[4] : LOCATION = Pin_G19;
	EBIADDR[4] : IO_STANDARD = LVTTL;
	EBIADDR[4] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[7] : LOCATION = Pin_G18;
	EBIADDR[7] : IO_STANDARD = LVTTL;
	EBIADDR[7] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[16] : LOCATION = Pin_G17;
	EBIADDR[16] : IO_STANDARD = LVTTL;
	EBIADDR[16] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[5] : LOCATION = Pin_J18;
	EBIADDR[5] : IO_STANDARD = LVTTL;
	EBIADDR[5] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[6] : LOCATION = Pin_J17;
	EBIADDR[6] : IO_STANDARD = LVTTL;
	EBIADDR[6] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[23] : LOCATION = Pin_J16;
	EBIADDR[23] : IO_STANDARD = LVTTL;
	EBIADDR[23] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[8] : LOCATION = Pin_D20;
	EBIADDR[8] : IO_STANDARD = LVTTL;
	EBIADDR[8] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[13] : LOCATION = Pin_D19;
	EBIADDR[13] : IO_STANDARD = LVTTL;
	EBIADDR[13] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[18] : LOCATION = Pin_D18;
	EBIADDR[18] : IO_STANDARD = LVTTL;
	EBIADDR[18] : SIGNALPROBE_ENABLE = OFF;
	EBIADDR[17] : LOCATION = Pin_K15;
	EBIADDR[17] : IO_STANDARD = LVTTL;
	EBIADDR[17] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[0] : LOCATION = Pin_C17;
	EBIDQ[0] : IO_STANDARD = LVTTL;
	EBIDQ[0] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[1] : LOCATION = Pin_G16;
	EBIDQ[1] : IO_STANDARD = LVTTL;
	EBIDQ[1] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[6] : LOCATION = Pin_G15;
	EBIDQ[6] : IO_STANDARD = LVTTL;
	EBIDQ[6] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[13] : LOCATION = Pin_G14;
	EBIDQ[13] : IO_STANDARD = LVTTL;
	EBIDQ[13] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[2] : LOCATION = Pin_D17;
	EBIDQ[2] : IO_STANDARD = LVTTL;
	EBIDQ[2] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[3] : LOCATION = Pin_E16;
	EBIDQ[3] : IO_STANDARD = LVTTL;
	EBIDQ[3] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[9] : LOCATION = Pin_E15;
	EBIDQ[9] : IO_STANDARD = LVTTL;
	EBIDQ[9] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[11] : LOCATION = Pin_E14;
	EBIDQ[11] : IO_STANDARD = LVTTL;
	EBIDQ[11] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[5] : LOCATION = Pin_F16;
	EBIDQ[5] : IO_STANDARD = LVTTL;
	EBIDQ[5] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[7] : LOCATION = Pin_F15;
	EBIDQ[7] : IO_STANDARD = LVTTL;
	EBIDQ[7] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[14] : LOCATION = Pin_F14;
	EBIDQ[14] : IO_STANDARD = LVTTL;
	EBIDQ[14] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[8] : LOCATION = Pin_H15;
	EBIDQ[8] : IO_STANDARD = LVTTL;
	EBIDQ[8] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[15] : LOCATION = Pin_H14;
	EBIDQ[15] : IO_STANDARD = LVTTL;
	EBIDQ[15] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[4] : LOCATION = Pin_J15;
	EBIDQ[4] : IO_STANDARD = LVTTL;
	EBIDQ[4] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[10] : LOCATION = Pin_J14;
	EBIDQ[10] : IO_STANDARD = LVTTL;
	EBIDQ[10] : SIGNALPROBE_ENABLE = OFF;
	EBIDQ[12] : LOCATION = Pin_K14;
	EBIDQ[12] : IO_STANDARD = LVTTL;
	EBIDQ[12] : SIGNALPROBE_ENABLE = OFF;
	EBICSN[0] : LOCATION = Pin_K17;
	EBICSN[0] : IO_STANDARD = LVTTL;
	EBICSN[0] : SIGNALPROBE_ENABLE = OFF;
	EBICSN[2] : LOCATION = Pin_J19;
	EBICSN[2] : IO_STANDARD = LVTTL;
	EBICSN[2] : SIGNALPROBE_ENABLE = OFF;
	EBICSN[1] : LOCATION = Pin_H20;
	EBICSN[1] : IO_STANDARD = LVTTL;
	EBICSN[1] : SIGNALPROBE_ENABLE = OFF;
	EBICSN[3] : LOCATION = Pin_G20;
	EBICSN[3] : IO_STANDARD = LVTTL;
	EBICSN[3] : SIGNALPROBE_ENABLE = OFF;
	EBICLK : LOCATION = Pin_D21;
	EBICLK : IO_STANDARD = LVTTL;
	EBICLK : SIGNALPROBE_ENABLE = OFF;
	EBIBE[0] : LOCATION = Pin_D22;
	EBIBE[0] : IO_STANDARD = LVTTL;
	EBIBE[0] : SIGNALPROBE_ENABLE = OFF;
	EBIBE[1] : LOCATION = Pin_K18;
	EBIBE[1] : IO_STANDARD = LVTTL;
	EBIBE[1] : SIGNALPROBE_ENABLE = OFF;
	EBIOEN : LOCATION = Pin_C22;
	EBIOEN : IO_STANDARD = LVTTL;
	EBIOEN : SIGNALPROBE_ENABLE = OFF;
	EBIWEN : LOCATION = Pin_E21;
	EBIWEN : IO_STANDARD = LVTTL;
	EBIWEN : SIGNALPROBE_ENABLE = OFF;
	INTEXTPIN : LOCATION = Pin_H19;
	INTEXTPIN : IO_STANDARD = LVTTL;
	INTEXTPIN : SIGNALPROBE_ENABLE = OFF;
	UARTRTSN : LOCATION = Pin_H21;
	UARTRTSN : IO_STANDARD = LVTTL;
	UARTRTSN : SIGNALPROBE_ENABLE = OFF;
	UARTDSRN : LOCATION = Pin_H22;
	UARTDSRN : IO_STANDARD = LVTTL;
	UARTDSRN : SIGNALPROBE_ENABLE = OFF;
	UARTCTSN : LOCATION = Pin_G22;
	UARTCTSN : IO_STANDARD = LVTTL;
	UARTCTSN : SIGNALPROBE_ENABLE = OFF;
	UARTTXD : LOCATION = Pin_G21;
	UARTTXD : IO_STANDARD = LVTTL;
	UARTTXD : SIGNALPROBE_ENABLE = OFF;
	UARTRXD : LOCATION = Pin_F21;
	UARTRXD : IO_STANDARD = LVTTL;
	UARTRXD : SIGNALPROBE_ENABLE = OFF;
	UARTDTRN : LOCATION = Pin_J20;
	UARTDTRN : IO_STANDARD = LVTTL;
	UARTDTRN : SIGNALPROBE_ENABLE = OFF;
	UARTRIN : LOCATION = Pin_J21;
	UARTRIN : IO_STANDARD = LVTTL;
	UARTRIN : SIGNALPROBE_ENABLE = OFF;
	UARTDCDN : LOCATION = Pin_J22;
	UARTDCDN : IO_STANDARD = LVTTL;
	UARTDCDN : SIGNALPROBE_ENABLE = OFF;
	FE_PULSER_P[3] : LOCATION = Pin_T22;
	FE_PULSER_P[3] : IO_STANDARD = LVTTL;
	FE_PULSER_P[3] : SIGNALPROBE_ENABLE = OFF;
	FE_PULSER_N[3] : LOCATION = Pin_T24;
	FE_PULSER_N[3] : IO_STANDARD = LVTTL;
	FE_PULSER_N[3] : SIGNALPROBE_ENABLE = OFF;
	FE_PULSER_P[2] : LOCATION = Pin_U22;
	FE_PULSER_P[2] : IO_STANDARD = LVTTL;
	FE_PULSER_P[2] : SIGNALPROBE_ENABLE = OFF;
	FE_PULSER_N[2] : LOCATION = Pin_U23;
	FE_PULSER_N[2] : IO_STANDARD = LVTTL;
	FE_PULSER_N[2] : SIGNALPROBE_ENABLE = OFF;
	FE_PULSER_P[1] : LOCATION = Pin_V23;
	FE_PULSER_P[1] : IO_STANDARD = LVTTL;
	FE_PULSER_P[1] : SIGNALPROBE_ENABLE = OFF;
	FE_PULSER_N[1] : LOCATION = Pin_V24;
	FE_PULSER_N[1] : IO_STANDARD = LVTTL;
	FE_PULSER_N[1] : SIGNALPROBE_ENABLE = OFF;
	FE_PULSER_P[0] : LOCATION = Pin_W23;
	FE_PULSER_P[0] : IO_STANDARD = LVTTL;
	FE_PULSER_P[0] : SIGNALPROBE_ENABLE = OFF;
	FE_PULSER_N[0] : LOCATION = Pin_W24;
	FE_PULSER_N[0] : IO_STANDARD = LVTTL;
	FE_PULSER_N[0] : SIGNALPROBE_ENABLE = OFF;
	R2BUS[6] : LOCATION = Pin_Y21;
	R2BUS[6] : IO_STANDARD = LVTTL;
	R2BUS[6] : SIGNALPROBE_ENABLE = OFF;
	R2BUS[5] : LOCATION = Pin_Y20;
	R2BUS[5] : IO_STANDARD = LVTTL;
	R2BUS[5] : SIGNALPROBE_ENABLE = OFF;
	R2BUS[4] : LOCATION = Pin_AA21;
	R2BUS[4] : IO_STANDARD = LVTTL;
	R2BUS[4] : SIGNALPROBE_ENABLE = OFF;
	R2BUS[3] : LOCATION = Pin_AA20;
	R2BUS[3] : IO_STANDARD = LVTTL;
	R2BUS[3] : SIGNALPROBE_ENABLE = OFF;
	R2BUS[1] : LOCATION = Pin_AB21;
	R2BUS[1] : IO_STANDARD = LVTTL;
	R2BUS[1] : SIGNALPROBE_ENABLE = OFF;
	R2BUS[2] : LOCATION = Pin_AB20;
	R2BUS[2] : IO_STANDARD = LVTTL;
	R2BUS[2] : SIGNALPROBE_ENABLE = OFF;
	R2BUS[0] : LOCATION = Pin_AD22;
	R2BUS[0] : IO_STANDARD = LVTTL;
	R2BUS[0] : SIGNALPROBE_ENABLE = OFF;
	FE_TEST_PULSE : LOCATION = Pin_AC22;
	FE_TEST_PULSE : IO_STANDARD = LVTTL;
	FE_TEST_PULSE : SIGNALPROBE_ENABLE = OFF;
	SingleLED_TRIGGER : LOCATION = Pin_AA1;
	SingleLED_TRIGGER : IO_STANDARD = LVTTL;
	SingleLED_TRIGGER : SIGNALPROBE_ENABLE = OFF;
	PGM[11] : LOCATION = Pin_W20;
	PGM[11] : IO_STANDARD = LVTTL;
	PGM[11] : SIGNALPROBE_ENABLE = OFF;
	ATWDTrigger_0 : LOCATION = Pin_AB8;
	ATWDTrigger_0 : IO_STANDARD = LVTTL;
	ATWDTrigger_0 : SIGNALPROBE_ENABLE = OFF;
	ATWDTrigger_1 : LOCATION = Pin_AD7;
	ATWDTrigger_1 : IO_STANDARD = LVTTL;
	ATWDTrigger_1 : SIGNALPROBE_ENABLE = OFF;
	ATWD0VDD_SUP : LOCATION = Pin_AC26;
	ATWD0VDD_SUP : IO_STANDARD = LVTTL;
	ATWD0VDD_SUP : SIGNALPROBE_ENABLE = OFF;
	ATWD1VDD_SUP : LOCATION = Pin_AC25;
	ATWD1VDD_SUP : IO_STANDARD = LVTTL;
	ATWD1VDD_SUP : SIGNALPROBE_ENABLE = OFF;
	COINCIDENCE_OUT_DOWN : LOCATION = Pin_AB2;
	COINCIDENCE_OUT_DOWN : IO_STANDARD = LVTTL;
	COINCIDENCE_OUT_DOWN : SIGNALPROBE_ENABLE = OFF;
	COINC_DOWN_ALATCH : LOCATION = Pin_AC9;
	COINC_DOWN_ALATCH : IO_STANDARD = LVTTL;
	COINC_DOWN_ALATCH : SIGNALPROBE_ENABLE = OFF;
	COINC_DOWN_B : LOCATION = Pin_AC10;
	COINC_DOWN_B : IO_STANDARD = LVTTL;
	COINC_DOWN_B : SIGNALPROBE_ENABLE = OFF;
	COINC_DOWN_ABAR : LOCATION = Pin_AE9;
	COINC_DOWN_ABAR : IO_STANDARD = LVTTL;
	COINC_DOWN_ABAR : SIGNALPROBE_ENABLE = OFF;
	COINC_UP_ABAR : LOCATION = Pin_AE10;
	COINC_UP_ABAR : IO_STANDARD = LVTTL;
	COINC_UP_ABAR : SIGNALPROBE_ENABLE = OFF;
	COINC_DOWN_A : LOCATION = Pin_AA10;
	COINC_DOWN_A : IO_STANDARD = LVTTL;
	COINC_DOWN_A : SIGNALPROBE_ENABLE = OFF;
	COINC_UP_BLATCH : LOCATION = Pin_AA11;
	COINC_UP_BLATCH : IO_STANDARD = LVTTL;
	COINC_UP_BLATCH : SIGNALPROBE_ENABLE = OFF;
	COINC_DOWN_BLATCH : LOCATION = Pin_AD9;
	COINC_DOWN_BLATCH : IO_STANDARD = LVTTL;
	COINC_DOWN_BLATCH : SIGNALPROBE_ENABLE = OFF;
	COINC_UP_B : LOCATION = Pin_AD10;
	COINC_UP_B : IO_STANDARD = LVTTL;
	COINC_UP_B : SIGNALPROBE_ENABLE = OFF;
	COINC_DOWN_BBAR : LOCATION = Pin_AB9;
	COINC_DOWN_BBAR : IO_STANDARD = LVTTL;
	COINC_DOWN_BBAR : SIGNALPROBE_ENABLE = OFF;
	COINC_UP_A : LOCATION = Pin_AB10;
	COINC_UP_A : IO_STANDARD = LVTTL;
	COINC_UP_A : SIGNALPROBE_ENABLE = OFF;
	COINCIDENCE_OUT_UP : LOCATION = Pin_AB1;
	COINCIDENCE_OUT_UP : IO_STANDARD = LVTTL;
	COINCIDENCE_OUT_UP : SIGNALPROBE_ENABLE = OFF;
	COINC_UP_ALATCH : LOCATION = Pin_AF9;
	COINC_UP_ALATCH : IO_STANDARD = LVTTL;
	COINC_UP_ALATCH : SIGNALPROBE_ENABLE = OFF;
	COINC_UP_BBAR : LOCATION = Pin_AF10;
	COINC_UP_BBAR : IO_STANDARD = LVTTL;
	COINC_UP_BBAR : SIGNALPROBE_ENABLE = OFF;
	OneSPE : LOCATION = Pin_AF15;
	OneSPE : IO_STANDARD = LVTTL;
	OneSPE : SIGNALPROBE_ENABLE = OFF;
	MultiSPE : LOCATION = Pin_AF12;
	MultiSPE : IO_STANDARD = LVTTL;
	MultiSPE : SIGNALPROBE_ENABLE = OFF;
	dummy1 : LOCATION = Pin_M3;
	dummy1 : RESERVE_PIN = "AS INPUT TRI-STATED";
	dummy1 : IO_STANDARD = LVTTL;
	dummy1 : SIGNALPROBE_ENABLE = OFF;
	dummy2 : LOCATION = Pin_P21;
	dummy2 : RESERVE_PIN = "AS INPUT TRI-STATED";
	dummy2 : IO_STANDARD = LVTTL;
	dummy2 : SIGNALPROBE_ENABLE = OFF;
	~INIT_DONE~ : LOCATION = Pin_A23;
	"pll4x:inst_pll4x|altclklock:altclklock_component|outclock1" : LOCATION = PLL_1;
	"pll2x:inst_pll2x|altclklock:altclklock_component|outclock0" : LOCATION = PLL_2;
	"pll2x:inst_pll2x|altclklock:altclklock_component|outclock1" : LOCATION = PLL_2;
}
SIGNALTAP_LOGIC_ANALYZER_SETTINGS
{
	ENABLE_SIGNALTAP = Off;
	AUTO_ENABLE_SMART_COMPILE = On;
}
