                          CONFORMAL (R)
                   Version 20.10-p100 (01-May-2020) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2019. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

0
CPU time     : 1.20    seconds
Elapse time  : 41      seconds
Memory usage : 312.34  M bytes
// Command: read_library slow.lib -lib -revised
// Parsing file slow.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:1)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:16)
// Note: Read Liberty library successfully
0
CPU time     : 1.53    seconds
Elapse time  : 45      seconds
Memory usage : 329.96  M bytes
// Command: read_design boundFlasher.v -verilog -golden
// Parsing file boundFlasher.v ...
// Golden root module is set to 'boundFlasher'
// Warning: (RTL1.5a) Assignment with RHS bit width is greater than LHS bit width (occurrence:1)
// Warning: (RTL1.8) Latch is assigned by blocking assignments (occurrence:18)
// Warning: (RTL3.4) DFF/DLAT is with both asynchronous set and reset connections (occurrence:1)
// Note: (RTL8.2) Latch(es) are inferred due to self assignment (occurrence:2)
// Warning: (RTL12) Referenced variable(s)/signal(s) are not in sensitivity list (occurrence:1)
// Note: Read VERILOG design successfully
0
CPU time     : 1.67    seconds
Elapse time  : 52      seconds
Memory usage : 344.99  M bytes
// Command: read_design boundFlasher_m.v -verilog -revised
// Parsing file boundFlasher_m.v ...
// Revised root module is set to 'boundFlasher'
// Warning: (RTL14) Signal has input but it has no output (occurrence:3)
// Note: Read VERILOG design successfully
0
CPU time     : 1.79    seconds
Elapse time  : 59      seconds
Memory usage : 344.99  M bytes
// Command: set_mapping_method -name only
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
CPU time     : 2.03    seconds
Elapse time  : 67      seconds
Memory usage : 369.69  M bytes
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    DLAT      Total   
--------------------------------------------------------------------------------
Golden            3      16     19     4         42      
--------------------------------------------------------------------------------
Revised           3      16     19     4         42      
================================================================================
0
// Command: map_key_points
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    DLAT      Total   
--------------------------------------------------------------------------------
Golden            3      16     19     4         42      
--------------------------------------------------------------------------------
Revised           3      16     19     4         42      
================================================================================
0
// Command: add_compared_points -all
// 39 compared points added to compare list
0
// Command: compare
================================================================================
Compared points      PO     DFF    DLAT      Total   
--------------------------------------------------------------------------------
Equivalent           16     19     4         39      
================================================================================
0
// Command: exit
