#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Oct 01 10:32:42 2021
# Process ID: 11560
# Current directory: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1
# Command line: vivado.exe -log design_axi_cdma_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_axi_cdma_wrapper.tcl -notrace
# Log file: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/design_axi_cdma_wrapper.vdi
# Journal file: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_axi_cdma_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_processing_system7_0_0/design_axi_cdma_processing_system7_0_0.xdc] for cell 'design_axi_cdma_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_processing_system7_0_0/design_axi_cdma_processing_system7_0_0.xdc] for cell 'design_axi_cdma_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_axi_cdma_0_0/design_axi_cdma_axi_cdma_0_0.xdc] for cell 'design_axi_cdma_i/axi_cdma_0/U0'
Finished Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_axi_cdma_0_0/design_axi_cdma_axi_cdma_0_0.xdc] for cell 'design_axi_cdma_i/axi_cdma_0/U0'
Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_axi_timer_0_0/design_axi_cdma_axi_timer_0_0.xdc] for cell 'design_axi_cdma_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_axi_timer_0_0/design_axi_cdma_axi_timer_0_0.xdc] for cell 'design_axi_cdma_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_rst_ps7_0_50M_0/design_axi_cdma_rst_ps7_0_50M_0_board.xdc] for cell 'design_axi_cdma_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_rst_ps7_0_50M_0/design_axi_cdma_rst_ps7_0_50M_0_board.xdc] for cell 'design_axi_cdma_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_rst_ps7_0_50M_0/design_axi_cdma_rst_ps7_0_50M_0.xdc] for cell 'design_axi_cdma_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_rst_ps7_0_50M_0/design_axi_cdma_rst_ps7_0_50M_0.xdc] for cell 'design_axi_cdma_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_auto_ds_0/design_axi_cdma_auto_ds_0_clocks.xdc] for cell 'design_axi_cdma_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_auto_ds_0/design_axi_cdma_auto_ds_0_clocks.xdc] for cell 'design_axi_cdma_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_auto_ds_1/design_axi_cdma_auto_ds_1_clocks.xdc] for cell 'design_axi_cdma_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/ip/design_axi_cdma_auto_ds_1/design_axi_cdma_auto_ds_1_clocks.xdc] for cell 'design_axi_cdma_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 38 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 609.277 ; gain = 381.984
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.801 . Memory (MB): peak = 609.277 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 21ab288a1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 231bc39fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1115.445 ; gain = 0.016

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 185 cells.
Phase 2 Constant propagation | Checksum: 1d85f3b72

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1115.445 ; gain = 0.016

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 943 unconnected nets.
INFO: [Opt 31-11] Eliminated 465 unconnected cells.
Phase 3 Sweep | Checksum: feddae45

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.445 ; gain = 0.016

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 10a770457

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1115.445 ; gain = 0.016

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1115.445 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10a770457

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.445 ; gain = 0.016

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10a770457

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1115.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1115.445 ; gain = 506.168
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1115.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/design_axi_cdma_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.445 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/design_axi_cdma_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1115.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1115.445 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4efd0a4f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.898 ; gain = 37.453

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1097e0cc0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1097e0cc0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.656 ; gain = 66.211
Phase 1 Placer Initialization | Checksum: 1097e0cc0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 872946ab

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 872946ab

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a357fef3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 198709a67

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a30c2757

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d7427e5a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 157a9037c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 83b653f2

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 83b653f2

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1181.656 ; gain = 66.211
Phase 3 Detail Placement | Checksum: 83b653f2

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1181.656 ; gain = 66.211

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.908. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fc148c26

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1219.113 ; gain = 103.668
Phase 4.1 Post Commit Optimization | Checksum: fc148c26

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1219.113 ; gain = 103.668

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fc148c26

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1219.113 ; gain = 103.668

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fc148c26

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1219.113 ; gain = 103.668

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ce16c049

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1219.113 ; gain = 103.668
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ce16c049

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1219.113 ; gain = 103.668
Ending Placer Task | Checksum: 1039c3c5a

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1219.113 ; gain = 103.668
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1219.113 ; gain = 103.668
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1219.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/design_axi_cdma_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.113 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1219.113 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 1219.113 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1219.113 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6c7cffe ConstDB: 0 ShapeSum: fcd46c5c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1bfc80933

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1317.965 ; gain = 92.648

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1bfc80933

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1317.965 ; gain = 92.648

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1bfc80933

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1317.965 ; gain = 92.648

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1bfc80933

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1317.965 ; gain = 92.648
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 234522e1e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1342.070 ; gain = 116.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.253  | TNS=0.000  | WHS=-0.244 | THS=-508.878|

Phase 2 Router Initialization | Checksum: 1ce84abde

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 1345.543 ; gain = 120.227

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27b6a58e9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1345.543 ; gain = 120.227

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1789
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10171b18e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1345.543 ; gain = 120.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.172  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fe5f2a1e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1345.543 ; gain = 120.227
Phase 4 Rip-up And Reroute | Checksum: 1fe5f2a1e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1345.543 ; gain = 120.227

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fe5f2a1e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1345.543 ; gain = 120.227

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fe5f2a1e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1345.543 ; gain = 120.227
Phase 5 Delay and Skew Optimization | Checksum: 1fe5f2a1e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1345.543 ; gain = 120.227

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22baa1b1f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1345.543 ; gain = 120.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.172  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20c2332fe

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1345.543 ; gain = 120.227
Phase 6 Post Hold Fix | Checksum: 20c2332fe

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1345.543 ; gain = 120.227

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.92643 %
  Global Horizontal Routing Utilization  = 4.53812 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 25c6046b7

Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1345.543 ; gain = 120.227

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25c6046b7

Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1345.543 ; gain = 120.227

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26b3fb08e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1345.543 ; gain = 120.227

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.172  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 26b3fb08e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1345.543 ; gain = 120.227
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1345.543 ; gain = 120.227

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1345.543 ; gain = 126.430
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1345.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/design_axi_cdma_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.543 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/design_axi_cdma_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.160 ; gain = 33.617
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/design_axi_cdma_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.516 ; gain = 66.355
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_axi_cdma_wrapper_power_routed.rpt -pb design_axi_cdma_wrapper_power_summary_routed.pb -rpx design_axi_cdma_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1520.188 ; gain = 68.008
INFO: [Common 17-206] Exiting Vivado at Fri Oct 01 10:36:21 2021...
#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Oct 01 11:03:12 2021
# Process ID: 11688
# Current directory: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1
# Command line: vivado.exe -log design_axi_cdma_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_axi_cdma_wrapper.tcl -notrace
# Log file: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/design_axi_cdma_wrapper.vdi
# Journal file: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_axi_cdma_wrapper.tcl -notrace
Command: open_checkpoint design_axi_cdma_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 210.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/.Xil/Vivado-11688-DESKTOP-HMF772I/dcp/design_axi_cdma_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/.Xil/Vivado-11688-DESKTOP-HMF772I/dcp/design_axi_cdma_wrapper_early.xdc]
Parsing XDC File [C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/.Xil/Vivado-11688-DESKTOP-HMF772I/dcp/design_axi_cdma_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.runs/impl_1/.Xil/Vivado-11688-DESKTOP-HMF772I/dcp/design_axi_cdma_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 634.504 ; gain = 33.773
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 634.504 ; gain = 33.773
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 38 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 634.504 ; gain = 424.414
Command: write_bitstream -force -no_partial_bitfile design_axi_cdma_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 98 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_axi_cdma_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_axi_cdma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb (the first 15 of 98 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_axi_cdma_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1045.727 ; gain = 411.223
INFO: [Common 17-206] Exiting Vivado at Fri Oct 01 11:04:07 2021...
