
;; Function bool Fasta_reader::hasNext() (_ZN12Fasta_reader7hasNextEv)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding allocno costs

    a1 (r63,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r60,l0) best AREG, cover GENERAL_REGS
    a2 (r59,l0) best DIREG, cover GENERAL_REGS

  a0(r60,l0) costs: AREG:-1000,-1000 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:6000
  a1(r63,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:19000
  a2(r59,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1000,-1000 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26000,26000 SSE_REGS:26000,26000 MMX_REGS:26000,26000 MEM:8000


Pass 1 for finding allocno costs

    r63: preferred GENERAL_REGS, alternative NO_REGS
    r60: preferred AREG, alternative GENERAL_REGS
    r59: preferred DIREG, alternative GENERAL_REGS

  a0(r60,l0) costs: AREG:-1000,-1000 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:6000
  a1(r63,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:19000
  a2(r59,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1000,-1000 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26000,26000 SSE_REGS:26000,26000 MMX_REGS:26000,26000 MEM:8000

   Insn 27(l0): point = 0
   Insn 21(l0): point = 2
   Insn 16(l0): point = 4
   Insn 15(l0): point = 6
   Insn 14(l0): point = 8
   Insn 13(l0): point = 10
   Insn 2(l0): point = 12
 a0(r60): [3..4]
 a1(r63): [5..10]
 a2(r59): [11..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r63): [2..3]
 a2(r59): [4..5]
+++Allocating 0 bytes for conflict table (uncompressed size 24)
;; a0(r60,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1(r63,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:
;; a2(r59,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

  cp0:a0(r60)<->a1(r63)@1000:constraint
  regions=1, blocks=3, points=6
    allocnos=3, copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r60 1r63 2r59
    modified regnos: 59 60 63
    border:
    Pressure: GENERAL_REGS=1
      Pushing a2(r59,l0)
      Pushing a0(r60,l0)
      Pushing a1(r63,l0)
      Popping a1(r63,l0)  -- assign reg 0
      Popping a0(r60,l0)  -- assign reg 0
      Popping a2(r59,l0)  -- assign reg 5
Disposition:
    2:r59  l0     5    0:r60  l0     0    1:r63  l0     0
New iteration of spill/restore move
+++Costs: overall -6000, reg -6000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 7, dead_or_set: 5, 59
insn=6, live_throughout: 7, 59, dead_or_set: 
insn=7, live_throughout: 7, 59, dead_or_set: 
insn=8, live_throughout: 7, 59, dead_or_set: 
insn=9, live_throughout: 7, 59, dead_or_set: 
insn=10, live_throughout: 7, 59, dead_or_set: 
insn=11, live_throughout: 7, 59, dead_or_set: 
insn=12, live_throughout: 7, 59, dead_or_set: 
insn=13, live_throughout: 7, dead_or_set: 59, 63
insn=14, live_throughout: 7, dead_or_set: 63
insn=15, live_throughout: 7, dead_or_set: 63
insn=16, live_throughout: 7, dead_or_set: 60, 63
insn=21, live_throughout: 7, dead_or_set: 0, 60
insn=27, live_throughout: 0, 7, dead_or_set: 
changing reg in insn 2
changing reg in insn 13
changing reg in insn 12
changing reg in insn 9
changing reg in insn 6
changing reg in insn 14
changing reg in insn 16
changing reg in insn 21
changing reg in insn 14
changing reg in insn 13
changing reg in insn 15
changing reg in insn 14
changing reg in insn 15
Spilling for insn 13.

Reloads for insn # 13
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                                                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                                                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])
deleting insn with uid = 2.
deleting insn with uid = 21.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


bool Fasta_reader::hasNext()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={5d,5u} r1={1d} r2={1d} r4={1d} r5={1d,4u,1d} r7={1d,2u} r17={3d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r39={1d} 
;;    total ref usage 36{24d,11u,1e} in 12{12 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 6 3 7 2 Fasta_reader.cpp:33 (var_location:DI D.4294967295 (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
        (const_int 256 [0x100]))) -1 (nil))

(debug_insn 7 6 8 2 Fasta_reader.cpp:33 (var_location:DI this (debug_expr:DI D#1)) -1 (nil))

(debug_insn 8 7 9 2 (var_location:DI this (debug_expr:DI D#1)) -1 (nil))

(debug_insn 9 8 10 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:128 (var_location:SI D.4294967253 (mem/s/j:SI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
            (const_int 288 [0x120])) [0 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])) -1 (nil))

(debug_insn 10 9 11 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:181 (var_location:SI __a (debug_expr:SI D#43)) -1 (nil))

(debug_insn 11 10 12 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:181 (var_location:SI __b (const_int 2 [0x2])) -1 (nil))

(debug_insn 12 11 13 2 Fasta_reader.cpp:33 (var_location:QI ret (eq:QI (and:SI (mem/s/j:SI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                    (const_int 288 [0x120])) [0 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])
            (const_int 2 [0x2]))
        (const_int 0 [0x0]))) -1 (nil))

(insn 13 12 14 2 Fasta_reader.cpp:28 (set (reg:SI 0 ax [63])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])) 47 {*movsi_1} (nil))

(insn 14 13 15 2 Fasta_reader.cpp:28 (parallel [
            (set (reg:SI 0 ax [63])
                (lshiftrt:SI (reg:SI 0 ax [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 556 {*lshrsi3_1_one_bit} (expr_list:REG_EQUAL (lshiftrt:SI (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                    (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])
            (const_int 1 [0x1]))
        (nil)))

(insn 15 14 16 2 Fasta_reader.cpp:28 (parallel [
            (set (reg:SI 0 ax [63])
                (xor:SI (reg:SI 0 ax [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 418 {*xorsi_1} (nil))

(insn 16 15 27 2 Fasta_reader.cpp:28 (parallel [
            (set (reg:QI 0 ax [60])
                (and:QI (reg:QI 0 ax [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 383 {*andqi_1} (nil))

(insn 27 16 31 2 Fasta_reader.cpp:36 (use (reg/i:QI 0 ax)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 31 27 0 NOTE_INSN_DELETED)


;; Function (static initializers for Fasta_reader.cpp) (_GLOBAL__I__ZN12Fasta_readerC2ESs)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding allocno costs




Pass 1 for finding allocno costs



   Insn 12(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 7(l0): point = 10
Compressing live ranges: from 13 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0, copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure: GENERAL_REGS=3
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=5, live_throughout: 7, dead_or_set: 
insn=6, live_throughout: 7, dead_or_set: 
insn=7, live_throughout: 7, dead_or_set: 5
insn=8, live_throughout: 7, dead_or_set: 5
insn=9, live_throughout: 7, dead_or_set: 1
insn=10, live_throughout: 1, 7, dead_or_set: 4
insn=11, live_throughout: 1, 4, 7, dead_or_set: 5
insn=12, live_throughout: 7, dead_or_set: 0, 1, 4, 5


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


(static initializers for Fasta_reader.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d} r1={4d,1u} r2={3d} r4={4d,1u} r5={5d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r17={2d} r18={2d} r19={2d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={3d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} 
;;    total ref usage 117{109d,8u,0e} in 8{6 regular + 2 call} insns.
(note 1 0 2 NOTE_INSN_DELETED)

(note 2 1 4 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 2 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(debug_insn 5 4 6 2 (var_location:SI __initialize_p (const_int 1 [0x1])) -1 (nil))

(debug_insn 6 5 7 2 (var_location:SI __priority (const_int 65535 [0xffff])) -1 (nil))

(insn 7 6 8 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x7f48760f8e60 __ioinit>)) 89 {*movdi_1_rex64} (nil))

(call_insn 8 7 9 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitC1Ev") [flags 0x41]  <function_decl 0x7f48765d0800 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 9 8 10 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x40]  <var_decl 0x7f4875612280 __dso_handle>)) 89 {*movdi_1_rex64} (nil))

(insn 10 9 11 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x7f48760f8e60 __ioinit>)) 89 {*movdi_1_rex64} (nil))

(insn 11 10 12 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x7f48765d0a00 __comp_dtor >)) 89 {*movdi_1_rex64} (nil))

(call_insn/j 12 11 13 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41]  <function_decl 0x7f487560b500 __cxa_atexit>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 13 12 21)

(note 21 13 0 NOTE_INSN_DELETED)


;; Function Fasta_entry::~Fasta_entry() (_ZN11Fasta_entryD2Ev)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding allocno costs

    a1 (r83,l0) best SIREG, cover GENERAL_REGS
    a4 (r82,l0) best GENERAL_REGS, cover GENERAL_REGS
    a6 (r81,l0) best GENERAL_REGS, cover GENERAL_REGS
    a7 (r80,l0) best GENERAL_REGS, cover GENERAL_REGS
    a3 (r79,l0) best GENERAL_REGS, cover GENERAL_REGS
    a11 (r78,l0) best SIREG, cover GENERAL_REGS
    a14 (r77,l0) best GENERAL_REGS, cover GENERAL_REGS
    a16 (r76,l0) best GENERAL_REGS, cover GENERAL_REGS
    a17 (r75,l0) best GENERAL_REGS, cover GENERAL_REGS
    a13 (r74,l0) best GENERAL_REGS, cover GENERAL_REGS
    a19 (r73,l0) best SIREG, cover GENERAL_REGS
    a22 (r72,l0) best GENERAL_REGS, cover GENERAL_REGS
    a24 (r71,l0) best GENERAL_REGS, cover GENERAL_REGS
    a25 (r70,l0) best GENERAL_REGS, cover GENERAL_REGS
    a21 (r69,l0) best GENERAL_REGS, cover GENERAL_REGS
    a9 (r68,l0) best DIREG, cover GENERAL_REGS
    a18 (r67,l0) best DIREG, cover GENERAL_REGS
    a23 (r66,l0) best GENERAL_REGS, cover GENERAL_REGS
    a20 (r65,l0) best GENERAL_REGS, cover GENERAL_REGS
    a8 (r64,l0) best GENERAL_REGS, cover GENERAL_REGS
    a10 (r63,l0) best DIREG, cover GENERAL_REGS
    a15 (r62,l0) best GENERAL_REGS, cover GENERAL_REGS
    a12 (r61,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r60,l0) best DIREG, cover GENERAL_REGS
    a5 (r59,l0) best GENERAL_REGS, cover GENERAL_REGS
    a2 (r58,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r60,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:7007
  a1(r83,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a2(r58,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a3(r79,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:8008
  a4(r82,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a5(r59,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a6(r81,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a7(r80,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a8(r64,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39000,39000 SSE_REGS:39000,39000 MMX_REGS:39000,39000 MEM:10000
  a9(r68,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1000,-1000 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52000,52000 SSE_REGS:52000,52000 MMX_REGS:52000,52000 MEM:16000
  a10(r63,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:7007
  a11(r78,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a12(r61,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a13(r74,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:8008
  a14(r77,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a15(r62,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a16(r76,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a17(r75,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a18(r67,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:7007
  a19(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a20(r65,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a21(r69,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:8008
  a22(r72,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a23(r66,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a24(r71,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a25(r70,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8


Pass 1 for finding allocno costs

    r83: preferred SIREG, alternative GENERAL_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS
    r78: preferred SIREG, alternative GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS
    r73: preferred SIREG, alternative GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS
    r68: preferred DIREG, alternative GENERAL_REGS
    r67: preferred DIREG, alternative GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS
    r63: preferred DIREG, alternative GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS
    r60: preferred DIREG, alternative GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS
    r58: preferred GENERAL_REGS, alternative NO_REGS

  a0(r60,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:7007
  a1(r83,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a2(r58,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a3(r79,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:8008
  a4(r82,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a5(r59,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a6(r81,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a7(r80,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a8(r64,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39000,39000 SSE_REGS:39000,39000 MMX_REGS:39000,39000 MEM:10000
  a9(r68,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1000,-1000 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52000,52000 SSE_REGS:52000,52000 MMX_REGS:52000,52000 MEM:16000
  a10(r63,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:7007
  a11(r78,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a12(r61,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a13(r74,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:8008
  a14(r77,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a15(r62,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a16(r76,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a17(r75,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a18(r67,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:7007
  a19(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a20(r65,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a21(r69,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26026,26026 SSE_REGS:26026,26026 MMX_REGS:26026,26026 MEM:8008
  a22(r72,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a23(r66,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a24(r71,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a25(r70,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8

   Insn 187(l0): point = 1
   Insn 186(l0): point = 3
   Insn 185(l0): point = 5
   Insn 184(l0): point = 7
   Insn 182(l0): point = 10
   Insn 181(l0): point = 12
   Insn 178(l0): point = 15
   Insn 177(l0): point = 17
   Insn 175(l0): point = 19
   Insn 231(l0): point = 22
   Insn 168(l0): point = 24
   Insn 167(l0): point = 26
   Insn 166(l0): point = 28
   Insn 162(l0): point = 31
   Insn 161(l0): point = 33
   Insn 160(l0): point = 35
   Insn 155(l0): point = 38
   Insn 154(l0): point = 40
   Insn 150(l0): point = 42
   Insn 149(l0): point = 44
   Insn 122(l0): point = 47
   Insn 121(l0): point = 49
   Insn 120(l0): point = 51
   Insn 119(l0): point = 53
   Insn 117(l0): point = 56
   Insn 116(l0): point = 58
   Insn 113(l0): point = 61
   Insn 112(l0): point = 63
   Insn 110(l0): point = 65
   Insn 229(l0): point = 68
   Insn 103(l0): point = 70
   Insn 102(l0): point = 72
   Insn 101(l0): point = 74
   Insn 97(l0): point = 77
   Insn 96(l0): point = 79
   Insn 95(l0): point = 81
   Insn 90(l0): point = 84
   Insn 89(l0): point = 86
   Insn 85(l0): point = 88
   Insn 84(l0): point = 90
   Insn 57(l0): point = 93
   Insn 56(l0): point = 95
   Insn 55(l0): point = 97
   Insn 54(l0): point = 99
   Insn 52(l0): point = 102
   Insn 51(l0): point = 104
   Insn 48(l0): point = 107
   Insn 47(l0): point = 109
   Insn 45(l0): point = 111
   Insn 227(l0): point = 114
   Insn 38(l0): point = 116
   Insn 37(l0): point = 118
   Insn 36(l0): point = 120
   Insn 32(l0): point = 123
   Insn 31(l0): point = 125
   Insn 30(l0): point = 127
   Insn 25(l0): point = 130
   Insn 24(l0): point = 132
   Insn 23(l0): point = 134
   Insn 19(l0): point = 136
   Insn 18(l0): point = 138
   Insn 2(l0): point = 140
 a0(r60): [4..42]
 a1(r83): [6..7]
 a2(r58): [22..24] [13..19]
 a3(r79): [31..44] [16..21]
 a4(r82): [16..17]
 a5(r59): [25..26]
 a6(r81): [27..28]
 a7(r80): [34..35]
 a8(r64): [41..134]
 a9(r68): [45..140]
 a10(r63): [50..88]
 a11(r78): [52..53]
 a12(r61): [68..70] [59..65]
 a13(r74): [77..90] [62..67]
 a14(r77): [62..63]
 a15(r62): [71..72]
 a16(r76): [73..74]
 a17(r75): [80..81]
 a18(r67): [96..136]
 a19(r73): [98..99]
 a20(r65): [114..116] [105..111]
 a21(r69): [123..138] [108..113]
 a22(r72): [108..109]
 a23(r66): [117..118]
 a24(r71): [119..120]
 a25(r70): [126..127]
Compressing live ranges: from 143 to 61 - 42%
Ranges after the compression:
 a0(r60): [0..18]
 a1(r83): [1..2]
 a2(r58): [8..9] [3..6]
 a3(r79): [14..19] [4..7]
 a4(r82): [4..5]
 a5(r59): [10..11]
 a6(r81): [12..13]
 a7(r80): [15..16]
 a8(r64): [17..57]
 a9(r68): [20..60]
 a10(r63): [21..38]
 a11(r78): [22..23]
 a12(r61): [29..30] [24..27]
 a13(r74): [35..39] [25..28]
 a14(r77): [25..26]
 a15(r62): [31..32]
 a16(r76): [33..34]
 a17(r75): [36..37]
 a18(r67): [40..58]
 a19(r73): [41..42]
 a20(r65): [48..49] [43..46]
 a21(r69): [54..59] [44..47]
 a22(r72): [44..45]
 a23(r66): [50..51]
 a24(r71): [52..53]
 a25(r70): [55..56]
+++Allocating 208 bytes for conflict table (uncompressed size 208)
;; a0(r60,l0) conflicts: a1(r83,l0) a2(r58,l0) a4(r82,l0) a3(r79,l0) a5(r59,l0) a6(r81,l0) a7(r80,l0) a8(r64,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a1(r83,l0) conflicts: a0(r60,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a2(r58,l0) conflicts: a0(r60,l0) a4(r82,l0) a3(r79,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a3(r79,l0) conflicts: a0(r60,l0) a2(r58,l0) a4(r82,l0) a7(r80,l0) a8(r64,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a4(r82,l0) conflicts: a0(r60,l0) a2(r58,l0) a3(r79,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a5(r59,l0) conflicts: a0(r60,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a6(r81,l0) conflicts: a0(r60,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a7(r80,l0) conflicts: a0(r60,l0) a3(r79,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a8(r64,l0) conflicts: a0(r60,l0) a3(r79,l0) a9(r68,l0) a10(r63,l0) a11(r78,l0) a12(r61,l0) a14(r77,l0) a13(r74,l0) a15(r62,l0) a16(r76,l0) a17(r75,l0) a18(r67,l0) a19(r73,l0) a20(r65,l0) a22(r72,l0) a21(r69,l0) a23(r66,l0) a24(r71,l0) a25(r70,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a9(r68,l0) conflicts: a8(r64,l0) a10(r63,l0) a11(r78,l0) a12(r61,l0) a14(r77,l0) a13(r74,l0) a15(r62,l0) a16(r76,l0) a17(r75,l0) a18(r67,l0) a19(r73,l0) a20(r65,l0) a22(r72,l0) a21(r69,l0) a23(r66,l0) a24(r71,l0) a25(r70,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a10(r63,l0) conflicts: a8(r64,l0) a9(r68,l0) a11(r78,l0) a12(r61,l0) a14(r77,l0) a13(r74,l0) a15(r62,l0) a16(r76,l0) a17(r75,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a11(r78,l0) conflicts: a8(r64,l0) a9(r68,l0) a10(r63,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a12(r61,l0) conflicts: a8(r64,l0) a9(r68,l0) a10(r63,l0) a14(r77,l0) a13(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a13(r74,l0) conflicts: a8(r64,l0) a9(r68,l0) a10(r63,l0) a12(r61,l0) a14(r77,l0) a17(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a14(r77,l0) conflicts: a8(r64,l0) a9(r68,l0) a10(r63,l0) a12(r61,l0) a13(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a15(r62,l0) conflicts: a8(r64,l0) a9(r68,l0) a10(r63,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a16(r76,l0) conflicts: a8(r64,l0) a9(r68,l0) a10(r63,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a17(r75,l0) conflicts: a8(r64,l0) a9(r68,l0) a10(r63,l0) a13(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a18(r67,l0) conflicts: a8(r64,l0) a9(r68,l0) a19(r73,l0) a20(r65,l0) a22(r72,l0) a21(r69,l0) a23(r66,l0) a24(r71,l0) a25(r70,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a19(r73,l0) conflicts: a8(r64,l0) a9(r68,l0) a18(r67,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a20(r65,l0) conflicts: a8(r64,l0) a9(r68,l0) a18(r67,l0) a22(r72,l0) a21(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a21(r69,l0) conflicts: a8(r64,l0) a9(r68,l0) a18(r67,l0) a20(r65,l0) a22(r72,l0) a25(r70,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a22(r72,l0) conflicts: a8(r64,l0) a9(r68,l0) a18(r67,l0) a20(r65,l0) a21(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a23(r66,l0) conflicts: a8(r64,l0) a9(r68,l0) a18(r67,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a24(r71,l0) conflicts: a8(r64,l0) a9(r68,l0) a18(r67,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a25(r70,l0) conflicts: a8(r64,l0) a9(r68,l0) a18(r67,l0) a21(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

  cp0:a5(r59)<->a6(r81)@1:constraint
  cp1:a2(r58)<->a5(r59)@1:move
  cp2:a15(r62)<->a16(r76)@1:constraint
  cp3:a12(r61)<->a15(r62)@1:move
  cp4:a23(r66)<->a24(r71)@1:constraint
  cp5:a20(r65)<->a23(r66)@1:move
  regions=1, blocks=21, points=61
    allocnos=26, copies=6, conflicts=0, ranges=32

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r60 1r83 2r58 3r79 4r82 5r59 6r81 7r80 8r64 9r68 10r63 11r78 12r61 13r74 14r77 15r62 16r76 17r75 18r67 19r73 20r65 21r69 22r72 23r66 24r71 25r70
    modified regnos: 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83
    border:
    Pressure: GENERAL_REGS=6
    Reg 60 of GENERAL_REGS has 1 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 68 of GENERAL_REGS has 2 regs less
    Reg 63 of GENERAL_REGS has 1 regs less
    Reg 67 of GENERAL_REGS has 1 regs less
      Pushing a25(r70,l0)
      Pushing a24(r71,l0)
      Pushing a23(r66,l0)
      Pushing a22(r72,l0)
      Pushing a19(r73,l0)
      Pushing a17(r75,l0)
      Pushing a16(r76,l0)
      Pushing a15(r62,l0)
      Pushing a14(r77,l0)
      Pushing a11(r78,l0)
      Pushing a7(r80,l0)
      Pushing a6(r81,l0)
      Pushing a5(r59,l0)
      Pushing a4(r82,l0)
      Pushing a1(r83,l0)
      Pushing a20(r65,l0)
      Pushing a12(r61,l0)
      Pushing a2(r58,l0)
      Pushing a21(r69,l0)
      Pushing a13(r74,l0)
      Pushing a3(r79,l0)
      Pushing a18(r67,l0)
      Pushing a10(r63,l0)
      Pushing a0(r60,l0)
      Pushing a8(r64,l0)
      Pushing a9(r68,l0)
      Popping a9(r68,l0)  -- assign reg 3
      Popping a8(r64,l0)  -- assign reg 6
      Popping a0(r60,l0)  -- assign reg 5
      Popping a10(r63,l0)  -- assign reg 5
      Popping a18(r67,l0)  -- assign reg 5
      Popping a3(r79,l0)  -- assign reg 0
      Popping a13(r74,l0)  -- assign reg 0
      Popping a21(r69,l0)  -- assign reg 0
      Popping a2(r58,l0)  -- assign reg 1
      Popping a12(r61,l0)  -- assign reg 1
      Popping a20(r65,l0)  -- assign reg 1
      Popping a1(r83,l0)  -- assign reg 4
      Popping a4(r82,l0)  -- assign reg 2
      Popping a5(r59,l0)  -- assign reg 1
      Popping a6(r81,l0)  -- assign reg 1
      Popping a7(r80,l0)  -- assign reg 1
      Popping a11(r78,l0)  -- assign reg 4
      Popping a14(r77,l0)  -- assign reg 2
      Popping a15(r62,l0)  -- assign reg 1
      Popping a16(r76,l0)  -- assign reg 1
      Popping a17(r75,l0)  -- assign reg 1
      Popping a19(r73,l0)  -- assign reg 4
      Popping a22(r72,l0)  -- assign reg 2
      Popping a23(r66,l0)  -- assign reg 1
      Popping a24(r71,l0)  -- assign reg 1
      Popping a25(r70,l0)  -- assign reg 1
Disposition:
    2:r58  l0     1    5:r59  l0     1    0:r60  l0     5   12:r61  l0     1
   15:r62  l0     1   10:r63  l0     5    8:r64  l0     6   20:r65  l0     1
   23:r66  l0     1   18:r67  l0     5    9:r68  l0     3   21:r69  l0     0
   25:r70  l0     1   24:r71  l0     1   22:r72  l0     2   19:r73  l0     4
   13:r74  l0     0   17:r75  l0     1   16:r76  l0     1   14:r77  l0     2
   11:r78  l0     4    3:r79  l0     0    7:r80  l0     1    6:r81  l0     1
    4:r82  l0     2    1:r83  l0     4
New iteration of spill/restore move
+++Costs: overall -18, reg -18, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 7, dead_or_set: 5, 68
insn=6, live_throughout: 7, 68, dead_or_set: 
insn=7, live_throughout: 7, 68, dead_or_set: 
insn=8, live_throughout: 7, 68, dead_or_set: 
insn=9, live_throughout: 7, 68, dead_or_set: 
insn=10, live_throughout: 7, 68, dead_or_set: 
insn=11, live_throughout: 7, 68, dead_or_set: 
insn=12, live_throughout: 7, 68, dead_or_set: 
insn=13, live_throughout: 7, 68, dead_or_set: 
insn=14, live_throughout: 7, 68, dead_or_set: 
insn=15, live_throughout: 7, 68, dead_or_set: 
insn=16, live_throughout: 7, 68, dead_or_set: 
insn=17, live_throughout: 7, 68, dead_or_set: 
insn=18, live_throughout: 7, 68, dead_or_set: 69
insn=19, live_throughout: 7, 68, 69, dead_or_set: 67
insn=20, live_throughout: 7, 67, 68, 69, dead_or_set: 
insn=21, live_throughout: 7, 67, 68, 69, dead_or_set: 
insn=22, live_throughout: 7, 67, 68, 69, dead_or_set: 
insn=23, live_throughout: 7, 67, 68, 69, dead_or_set: 64
insn=24, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 
insn=25, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 
insn=27, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 
insn=28, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 
insn=29, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 
insn=30, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 70
insn=31, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 70
insn=32, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 
insn=34, live_throughout: 7, 64, 67, 68, dead_or_set: 
insn=35, live_throughout: 7, 64, 67, 68, dead_or_set: 
insn=36, live_throughout: 7, 64, 67, 68, dead_or_set: 71
insn=37, live_throughout: 7, 64, 67, 68, dead_or_set: 66, 71
insn=38, live_throughout: 7, 64, 67, 68, dead_or_set: 65, 66
insn=227, live_throughout: 7, 64, 65, 67, 68, dead_or_set: 
insn=41, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 
insn=43, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 
insn=44, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 
insn=45, live_throughout: 7, 64, 67, 68, 69, dead_or_set: 65
insn=46, live_throughout: 7, 64, 65, 67, 68, 69, dead_or_set: 
insn=47, live_throughout: 7, 64, 65, 67, 68, 69, dead_or_set: 72
insn=48, live_throughout: 7, 64, 65, 67, 68, dead_or_set: 69, 72
insn=49, live_throughout: 7, 64, 65, 67, 68, dead_or_set: 
insn=51, live_throughout: 7, 64, 67, 68, dead_or_set: 65
insn=52, live_throughout: 7, 64, 67, 68, dead_or_set: 
insn=54, live_throughout: 7, 64, 67, 68, dead_or_set: 73
insn=55, live_throughout: 7, 64, 67, 68, dead_or_set: 4, 73
insn=56, live_throughout: 4, 7, 64, 68, dead_or_set: 5, 67
insn=57, live_throughout: 7, 64, 68, dead_or_set: 4, 5
insn=64, live_throughout: 7, 64, 68, dead_or_set: 
insn=65, live_throughout: 7, 64, 68, dead_or_set: 
insn=66, live_throughout: 7, 64, 68, dead_or_set: 
insn=67, live_throughout: 7, 64, 68, dead_or_set: 
insn=68, live_throughout: 7, 64, 68, dead_or_set: 
insn=69, live_throughout: 7, 64, 68, dead_or_set: 
insn=70, live_throughout: 7, 64, 68, dead_or_set: 
insn=71, live_throughout: 7, 64, 68, dead_or_set: 
insn=72, live_throughout: 7, 64, 68, dead_or_set: 
insn=73, live_throughout: 7, 64, 68, dead_or_set: 
insn=74, live_throughout: 7, 64, 68, dead_or_set: 
insn=75, live_throughout: 7, 64, 68, dead_or_set: 
insn=76, live_throughout: 7, 64, 68, dead_or_set: 
insn=77, live_throughout: 7, 64, 68, dead_or_set: 
insn=78, live_throughout: 7, 64, 68, dead_or_set: 
insn=79, live_throughout: 7, 64, 68, dead_or_set: 
insn=80, live_throughout: 7, 64, 68, dead_or_set: 
insn=81, live_throughout: 7, 64, 68, dead_or_set: 
insn=82, live_throughout: 7, 64, 68, dead_or_set: 
insn=83, live_throughout: 7, 64, 68, dead_or_set: 
insn=84, live_throughout: 7, 64, 68, dead_or_set: 74
insn=85, live_throughout: 7, 64, 68, 74, dead_or_set: 63
insn=86, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=87, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=88, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=89, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=90, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=92, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=93, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=94, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=95, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 75
insn=96, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 75
insn=97, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=99, live_throughout: 7, 63, 64, 68, dead_or_set: 
insn=100, live_throughout: 7, 63, 64, 68, dead_or_set: 
insn=101, live_throughout: 7, 63, 64, 68, dead_or_set: 76
insn=102, live_throughout: 7, 63, 64, 68, dead_or_set: 62, 76
insn=103, live_throughout: 7, 63, 64, 68, dead_or_set: 61, 62
insn=229, live_throughout: 7, 61, 63, 64, 68, dead_or_set: 
insn=106, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=108, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=109, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 
insn=110, live_throughout: 7, 63, 64, 68, 74, dead_or_set: 61
insn=111, live_throughout: 7, 61, 63, 64, 68, 74, dead_or_set: 
insn=112, live_throughout: 7, 61, 63, 64, 68, 74, dead_or_set: 77
insn=113, live_throughout: 7, 61, 63, 64, 68, dead_or_set: 74, 77
insn=114, live_throughout: 7, 61, 63, 64, 68, dead_or_set: 
insn=116, live_throughout: 7, 63, 64, 68, dead_or_set: 61
insn=117, live_throughout: 7, 63, 64, 68, dead_or_set: 
insn=119, live_throughout: 7, 63, 64, 68, dead_or_set: 78
insn=120, live_throughout: 7, 63, 64, 68, dead_or_set: 4, 78
insn=121, live_throughout: 4, 7, 64, 68, dead_or_set: 5, 63
insn=122, live_throughout: 7, 64, 68, dead_or_set: 4, 5
insn=129, live_throughout: 7, 64, 68, dead_or_set: 
insn=130, live_throughout: 7, 64, 68, dead_or_set: 
insn=131, live_throughout: 7, 64, 68, dead_or_set: 
insn=132, live_throughout: 7, 64, 68, dead_or_set: 
insn=133, live_throughout: 7, 64, 68, dead_or_set: 
insn=134, live_throughout: 7, 64, 68, dead_or_set: 
insn=135, live_throughout: 7, 64, 68, dead_or_set: 
insn=136, live_throughout: 7, 64, 68, dead_or_set: 
insn=137, live_throughout: 7, 64, 68, dead_or_set: 
insn=138, live_throughout: 7, 64, 68, dead_or_set: 
insn=139, live_throughout: 7, 64, 68, dead_or_set: 
insn=140, live_throughout: 7, 64, 68, dead_or_set: 
insn=141, live_throughout: 7, 64, 68, dead_or_set: 
insn=142, live_throughout: 7, 64, 68, dead_or_set: 
insn=143, live_throughout: 7, 64, 68, dead_or_set: 
insn=144, live_throughout: 7, 64, 68, dead_or_set: 
insn=145, live_throughout: 7, 64, 68, dead_or_set: 
insn=146, live_throughout: 7, 64, 68, dead_or_set: 
insn=147, live_throughout: 7, 64, 68, dead_or_set: 
insn=148, live_throughout: 7, 64, 68, dead_or_set: 
insn=149, live_throughout: 7, 64, dead_or_set: 68, 79
insn=150, live_throughout: 7, 64, 79, dead_or_set: 60
insn=151, live_throughout: 7, 60, 64, 79, dead_or_set: 
insn=152, live_throughout: 7, 60, 64, 79, dead_or_set: 
insn=153, live_throughout: 7, 60, 64, 79, dead_or_set: 
insn=154, live_throughout: 7, 60, 79, dead_or_set: 64
insn=155, live_throughout: 7, 60, 79, dead_or_set: 
insn=157, live_throughout: 7, 60, 79, dead_or_set: 
insn=158, live_throughout: 7, 60, 79, dead_or_set: 
insn=159, live_throughout: 7, 60, 79, dead_or_set: 
insn=160, live_throughout: 7, 60, 79, dead_or_set: 80
insn=161, live_throughout: 7, 60, 79, dead_or_set: 80
insn=162, live_throughout: 7, 60, 79, dead_or_set: 
insn=164, live_throughout: 7, 60, dead_or_set: 
insn=165, live_throughout: 7, 60, dead_or_set: 
insn=166, live_throughout: 7, 60, dead_or_set: 81
insn=167, live_throughout: 7, 60, dead_or_set: 59, 81
insn=168, live_throughout: 7, 60, dead_or_set: 58, 59
insn=231, live_throughout: 7, 58, 60, dead_or_set: 
insn=171, live_throughout: 7, 60, 79, dead_or_set: 
insn=173, live_throughout: 7, 60, 79, dead_or_set: 
insn=174, live_throughout: 7, 60, 79, dead_or_set: 
insn=175, live_throughout: 7, 60, 79, dead_or_set: 58
insn=176, live_throughout: 7, 58, 60, 79, dead_or_set: 
insn=177, live_throughout: 7, 58, 60, 79, dead_or_set: 82
insn=178, live_throughout: 7, 58, 60, dead_or_set: 79, 82
insn=179, live_throughout: 7, 58, 60, dead_or_set: 
insn=181, live_throughout: 7, 60, dead_or_set: 58
insn=182, live_throughout: 7, 60, dead_or_set: 
insn=184, live_throughout: 7, 60, dead_or_set: 83
insn=185, live_throughout: 7, 60, dead_or_set: 4, 83
insn=186, live_throughout: 4, 7, dead_or_set: 5, 60
insn=187, live_throughout: 7, dead_or_set: 4, 5
insn=196, live_throughout: 7, dead_or_set: 
insn=197, live_throughout: 7, dead_or_set: 
insn=198, live_throughout: 7, dead_or_set: 
insn=199, live_throughout: 7, dead_or_set: 
insn=200, live_throughout: 7, dead_or_set: 
insn=201, live_throughout: 7, dead_or_set: 
insn=202, live_throughout: 7, dead_or_set: 
insn=206, live_throughout: 7, dead_or_set: 
init_insns for 64: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 70: (insn_list:REG_DEP_TRUE 30 (nil))
init_insns for 71: (insn_list:REG_DEP_TRUE 36 (nil))
init_insns for 72: (insn_list:REG_DEP_TRUE 48 (nil))
init_insns for 73: (insn_list:REG_DEP_TRUE 54 (nil))
init_insns for 75: (insn_list:REG_DEP_TRUE 95 (nil))
init_insns for 76: (insn_list:REG_DEP_TRUE 101 (nil))
init_insns for 77: (insn_list:REG_DEP_TRUE 113 (nil))
init_insns for 78: (insn_list:REG_DEP_TRUE 119 (nil))
init_insns for 80: (insn_list:REG_DEP_TRUE 160 (nil))
init_insns for 81: (insn_list:REG_DEP_TRUE 166 (nil))
init_insns for 82: (insn_list:REG_DEP_TRUE 178 (nil))
init_insns for 83: (insn_list:REG_DEP_TRUE 184 (nil))
changing reg in insn 175
changing reg in insn 168
changing reg in insn 181
changing reg in insn 177
changing reg in insn 176
changing reg in insn 178
changing reg in insn 167
changing reg in insn 168
changing reg in insn 150
changing reg in insn 186
changing reg in insn 167
changing reg in insn 167
changing reg in insn 167
changing reg in insn 164
changing reg in insn 157
changing reg in insn 154
changing reg in insn 151
changing reg in insn 154
changing reg in insn 110
changing reg in insn 103
changing reg in insn 116
changing reg in insn 112
changing reg in insn 111
changing reg in insn 113
changing reg in insn 102
changing reg in insn 103
changing reg in insn 85
changing reg in insn 121
changing reg in insn 102
changing reg in insn 102
changing reg in insn 102
changing reg in insn 99
changing reg in insn 92
changing reg in insn 89
changing reg in insn 86
changing reg in insn 89
changing reg in insn 23
changing reg in insn 154
changing reg in insn 89
changing reg in insn 45
changing reg in insn 38
changing reg in insn 51
changing reg in insn 47
changing reg in insn 46
changing reg in insn 48
changing reg in insn 37
changing reg in insn 38
changing reg in insn 19
changing reg in insn 24
changing reg in insn 56
changing reg in insn 37
changing reg in insn 37
changing reg in insn 37
changing reg in insn 34
changing reg in insn 27
changing reg in insn 20
changing reg in insn 2
changing reg in insn 149
changing reg in insn 137
changing reg in insn 84
changing reg in insn 72
changing reg in insn 18
changing reg in insn 6
changing reg in insn 150
changing reg in insn 85
changing reg in insn 19
changing reg in insn 18
changing reg in insn 48
changing reg in insn 45
changing reg in insn 19
changing reg in insn 47
changing reg in insn 30
changing reg in insn 31
changing reg in insn 36
changing reg in insn 37
changing reg in insn 47
changing reg in insn 48
changing reg in insn 54
changing reg in insn 55
changing reg in insn 84
changing reg in insn 113
changing reg in insn 110
changing reg in insn 85
changing reg in insn 112
changing reg in insn 95
changing reg in insn 96
changing reg in insn 101
changing reg in insn 102
changing reg in insn 112
changing reg in insn 113
changing reg in insn 119
changing reg in insn 120
changing reg in insn 149
changing reg in insn 178
changing reg in insn 175
changing reg in insn 150
changing reg in insn 177
changing reg in insn 160
changing reg in insn 161
changing reg in insn 166
changing reg in insn 167
changing reg in insn 177
changing reg in insn 178
changing reg in insn 184
changing reg in insn 185
Spilling for insn 18.
Spilling for insn 45.
Spilling for insn 48.
Spilling for insn 84.
Spilling for insn 110.
Spilling for insn 113.
Spilling for insn 149.
Spilling for insn 175.
Spilling for insn 178.

Reloads for insn # 18
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                                                        (const_int 16 [0x10])) [32 <variable>._sequence._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                                                        (const_int 16 [0x10])) [32 <variable>._sequence._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 45
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:69 <variable>._sequence._M_dataplus._M_p ] [69])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:69 <variable>._sequence._M_dataplus._M_p ] [69])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 48
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:69 <variable>._sequence._M_dataplus._M_p ] [69])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:69 <variable>._sequence._M_dataplus._M_p ] [69])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 84
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                                                        (const_int 8 [0x8])) [32 <variable>._header._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                                                        (const_int 8 [0x8])) [32 <variable>._header._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 110
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:74 <variable>._header._M_dataplus._M_p ] [74])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:74 <variable>._header._M_dataplus._M_p ] [74])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 113
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:74 <variable>._header._M_dataplus._M_p ] [74])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:74 <variable>._header._M_dataplus._M_p ] [74])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 149
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/f:DI 3 bx [orig:68 this ] [68]) [32 <variable>._accession._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/f:DI 3 bx [orig:68 this ] [68]) [32 <variable>._accession._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 175
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:79 <variable>._accession._M_dataplus._M_p ] [79])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:79 <variable>._accession._M_dataplus._M_p ] [79])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 178
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:79 <variable>._accession._M_dataplus._M_p ] [79])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:79 <variable>._accession._M_dataplus._M_p ] [79])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
deleting insn with uid = 38.
deleting insn with uid = 55.
deleting insn with uid = 56.
deleting insn with uid = 103.
deleting insn with uid = 120.
deleting insn with uid = 121.
deleting insn with uid = 168.
deleting insn with uid = 185.
deleting insn with uid = 186.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 57.
verify found no changes in insn with uid = 122.
verify found no changes in insn with uid = 187.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 29 count 35 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 29 count 40 (  1.9)


Fasta_entry::~Fasta_entry()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={7d,9u,3d} r1={16d,15u,3d} r2={7d,3u} r3={1d,6u,3d} r4={7d,3u} r5={7d,25u,2d} r6={1d,2u} r7={1d,38u,3d} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r17={24d,9u} r18={3d} r19={3d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={4d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} 
;;    total ref usage 320{196d,110u,14e} in 143{140 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 17 [flags]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 Fasta_entry.hpp:8 (set (reg/f:DI 3 bx [orig:68 this ] [68])
        (reg:DI 5 di [ this ])) 89 {*movdi_1_rex64} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 6 3 7 2 Fasta_entry.hpp:8 (var_location:DI D.4294967252 (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 7 6 8 2 Fasta_entry.hpp:8 (var_location:DI this (debug_expr:DI D#44)) -1 (nil))

(debug_insn 8 7 9 2 (var_location:DI this (debug_expr:DI D#44)) -1 (nil))

(debug_insn 9 8 10 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 15 [0xf]))) -1 (nil))

(debug_insn 10 9 11 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#44)) -1 (nil))

(debug_insn 11 10 12 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 12 11 13 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 13 12 14 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 14 13 15 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 15 14 16 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 16 15 17 2 (var_location:DI this (debug_expr:DI D#44)) -1 (nil))

(debug_insn 17 16 18 2 (var_location:DI this (debug_expr:DI D#44)) -1 (nil))

(insn 18 17 19 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 0 ax [orig:69 <variable>._sequence._M_dataplus._M_p ] [69])
        (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                (const_int 16 [0x10])) [32 <variable>._sequence._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 19 18 20 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:67 D.38222 ] [67])
                (plus:DI (reg/f:DI 0 ax [orig:69 <variable>._sequence._M_dataplus._M_p ] [69])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                    (const_int 16 [0x10])) [32 <variable>._sequence._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 20 19 21 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:67 D.38222 ] [67])) -1 (nil))

(debug_insn 21 20 22 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 15 [0xf]))) -1 (nil))

(debug_insn 22 21 23 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 23 22 24 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg/f:DI 6 bp [orig:64 D.38257 ] [64])
        (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
        (nil)))

(insn 24 23 25 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:67 D.38222 ] [67])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 25 24 26 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 64)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 8)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  8 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	

;; Pred edge  2 [0.0%]  (fallthru)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 27 26 28 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967247 (plus:DI (reg/f:DI 5 di [orig:67 D.38222 ] [67])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 28 27 29 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#49)) -1 (nil))

(debug_insn 29 28 30 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 30 29 31 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 1 dx [70])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 31 30 32 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 1 dx [70])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 32 31 33 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]


;; Succ edge  4 [100.0%]  (fallthru)
;; Succ edge  5 [0.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  3 [100.0%]  (fallthru)
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 34 33 35 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:67 D.38222 ] [67])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 35 34 36 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 36 35 37 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 1 dx [71])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 37 36 227 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 1 dx [orig:66 D.38254 ] [66])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:67 D.38222 ] [67])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:67 D.38222 ] [67])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:67 D.38222 ] [67])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 1 dx [71])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 227 37 228 4 (set (pc)
        (label_ref 49)) 638 {jump} (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]


;; Succ edge  6 [100.0%] 

(barrier 228 227 41)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 2 [cx]
;; live  kill	 17 [flags]

;; Pred edge  3 [0.0%] 
(code_label 41 228 42 5 7 "" [1 uses])

(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 43 42 44 5 (var_location:DI __mem (debug_expr:DI D#49)) -1 (nil))

(debug_insn 44 43 45 5 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 45 44 46 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 1 dx [orig:65 __result ] [65])
        (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:69 <variable>._sequence._M_dataplus._M_p ] [69])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 46 45 47 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 1 dx [orig:65 __result ] [65])) -1 (nil))

(insn 47 46 48 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 2 cx [72])
                (plus:SI (reg/v:SI 1 dx [orig:65 __result ] [65])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:69 <variable>._sequence._M_dataplus._M_p ] [69])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 48 47 49 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:69 <variable>._sequence._M_dataplus._M_p ] [69])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 2 cx [72])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 dx [orig:65 __result ] [65])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 49 48 50 6 8 "" [1 uses])

(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:65 __result ] [65])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 52 51 53 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 64)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]


;; Succ edge  7 [19.1%]  (fallthru)
;; Succ edge  8 [80.9%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  6 [19.1%]  (fallthru)
(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 57 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [73])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 15 [0xf]))
        (nil)))

(call_insn 57 54 64 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 2 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%] 
;; Pred edge  6 [80.9%] 
(code_label 64 57 212 8 13 "" [2 uses])

(note 212 64 65 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(debug_insn 65 212 66 8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 15 [0xf]))) -1 (nil))

(debug_insn 66 65 67 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 15 [0xf]))) -1 (nil))

(debug_insn 67 66 68 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#44)) -1 (nil))

(debug_insn 68 67 69 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 69 68 70 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 70 69 71 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 71 70 72 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 72 71 73 8 Fasta_entry.hpp:8 (var_location:DI D.4294967251 (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
        (const_int 8 [0x8]))) -1 (nil))

(debug_insn 73 72 74 8 Fasta_entry.hpp:8 (var_location:DI this (debug_expr:DI D#45)) -1 (nil))

(debug_insn 74 73 75 8 (var_location:DI this (debug_expr:DI D#45)) -1 (nil))

(debug_insn 75 74 76 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 14 [0xe]))) -1 (nil))

(debug_insn 76 75 77 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#45)) -1 (nil))

(debug_insn 77 76 78 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 78 77 79 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 79 78 80 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 80 79 81 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 81 80 82 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 82 81 83 8 (var_location:DI this (debug_expr:DI D#45)) -1 (nil))

(debug_insn 83 82 84 8 (var_location:DI this (debug_expr:DI D#45)) -1 (nil))

(insn 84 83 85 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 0 ax [orig:74 <variable>._header._M_dataplus._M_p ] [74])
        (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                (const_int 8 [0x8])) [32 <variable>._header._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 85 84 86 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:63 D.38268 ] [63])
                (plus:DI (reg/f:DI 0 ax [orig:74 <variable>._header._M_dataplus._M_p ] [74])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                    (const_int 8 [0x8])) [32 <variable>._header._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 86 85 87 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:63 D.38268 ] [63])) -1 (nil))

(debug_insn 87 86 88 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 14 [0xe]))) -1 (nil))

(debug_insn 88 87 89 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 89 88 90 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:64 D.38257 ] [64])
            (reg/f:DI 5 di [orig:63 D.38268 ] [63]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:63 D.38268 ] [63]))
        (nil)))

(jump_insn 90 89 91 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 129)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 8 -> ( 9 14)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]


;; Succ edge  9 [0.0%]  (fallthru)
;; Succ edge  14 [100.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	

;; Pred edge  8 [0.0%]  (fallthru)
(note 91 90 92 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(debug_insn 92 91 93 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967248 (plus:DI (reg/f:DI 5 di [orig:63 D.38268 ] [63])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 93 92 94 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#48)) -1 (nil))

(debug_insn 94 93 95 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 95 94 96 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 1 dx [75])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 96 95 97 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 1 dx [75])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 97 96 98 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 106)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  11 [0.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  9 [100.0%]  (fallthru)
(note 98 97 99 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(debug_insn 99 98 100 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:63 D.38268 ] [63])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 100 99 101 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 101 100 102 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 1 dx [76])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 102 101 229 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 1 dx [orig:62 D.38300 ] [62])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:63 D.38268 ] [63])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:63 D.38268 ] [63])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:63 D.38268 ] [63])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 1 dx [76])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 229 102 230 10 (set (pc)
        (label_ref 114)) 638 {jump} (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]


;; Succ edge  12 [100.0%] 

(barrier 230 229 106)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 2 [cx]
;; live  kill	 17 [flags]

;; Pred edge  9 [0.0%] 
(code_label 106 230 107 11 15 "" [1 uses])

(note 107 106 108 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(debug_insn 108 107 109 11 (var_location:DI __mem (debug_expr:DI D#48)) -1 (nil))

(debug_insn 109 108 110 11 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 110 109 111 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 1 dx [orig:61 __result ] [61])
        (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:74 <variable>._header._M_dataplus._M_p ] [74])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 111 110 112 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 1 dx [orig:61 __result ] [61])) -1 (nil))

(insn 112 111 113 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 2 cx [77])
                (plus:SI (reg/v:SI 1 dx [orig:61 __result ] [61])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:74 <variable>._header._M_dataplus._M_p ] [74])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 113 112 114 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:74 <variable>._header._M_dataplus._M_p ] [74])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 2 cx [77])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 dx [orig:61 __result ] [61])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%] 
(code_label 114 113 115 12 16 "" [1 uses])

(note 115 114 116 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:61 __result ] [61])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 117 116 118 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 129)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp]


;; Succ edge  13 [19.1%]  (fallthru)
;; Succ edge  14 [80.9%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  12 [19.1%]  (fallthru)
(note 118 117 119 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 122 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [78])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 14 [0xe]))
        (nil)))

(call_insn 122 119 129 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 13 -> ( 14)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 8 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
;; Pred edge  12 [80.9%] 
(code_label 129 122 217 14 21 "" [2 uses])

(note 217 129 130 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(debug_insn 130 217 131 14 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 14 [0xe]))) -1 (nil))

(debug_insn 131 130 132 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 14 [0xe]))) -1 (nil))

(debug_insn 132 131 133 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#45)) -1 (nil))

(debug_insn 133 132 134 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 134 133 135 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 135 134 136 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 136 135 137 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 137 136 138 14 Fasta_entry.hpp:8 (var_location:DI D.4294967250 (reg/f:DI 3 bx [orig:68 this ] [68])) -1 (nil))

(debug_insn 138 137 139 14 Fasta_entry.hpp:8 (var_location:DI this (debug_expr:DI D#46)) -1 (nil))

(debug_insn 139 138 140 14 (var_location:DI this (debug_expr:DI D#46)) -1 (nil))

(debug_insn 140 139 141 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 13 [0xd]))) -1 (nil))

(debug_insn 141 140 142 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#46)) -1 (nil))

(debug_insn 142 141 143 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 143 142 144 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 144 143 145 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 145 144 146 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 146 145 147 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 147 146 148 14 (var_location:DI this (debug_expr:DI D#46)) -1 (nil))

(debug_insn 148 147 149 14 (var_location:DI this (debug_expr:DI D#46)) -1 (nil))

(insn 149 148 150 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 0 ax [orig:79 <variable>._accession._M_dataplus._M_p ] [79])
        (mem/s/f:DI (reg/f:DI 3 bx [orig:68 this ] [68]) [32 <variable>._accession._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 150 149 151 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:60 D.38314 ] [60])
                (plus:DI (reg/f:DI 0 ax [orig:79 <variable>._accession._M_dataplus._M_p ] [79])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (reg/f:DI 3 bx [orig:68 this ] [68]) [32 <variable>._accession._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 151 150 152 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:60 D.38314 ] [60])) -1 (nil))

(debug_insn 152 151 153 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 13 [0xd]))) -1 (nil))

(debug_insn 153 152 154 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 154 153 155 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:64 D.38257 ] [64])
            (reg/f:DI 5 di [orig:60 D.38314 ] [60]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:60 D.38314 ] [60]))
        (nil)))

(jump_insn 155 154 156 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 206)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 14 -> ( 15 20)
;; lr  out 	 0 [ax] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 5 [di] 7 [sp]


;; Succ edge  15 [0.0%]  (fallthru)
;; Succ edge  20 [100.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 5 [di] 7 [sp]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	

;; Pred edge  14 [0.0%]  (fallthru)
(note 156 155 157 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(debug_insn 157 156 158 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967249 (plus:DI (reg/f:DI 5 di [orig:60 D.38314 ] [60])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 158 157 159 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#47)) -1 (nil))

(debug_insn 159 158 160 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 160 159 161 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 1 dx [80])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 161 160 162 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 1 dx [80])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 162 161 163 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 171)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 0 [ax] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 5 [di] 7 [sp]


;; Succ edge  16 [100.0%]  (fallthru)
;; Succ edge  17 [0.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  15 [100.0%]  (fallthru)
(note 163 162 164 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(debug_insn 164 163 165 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:60 D.38314 ] [60])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 165 164 166 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 166 165 167 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 1 dx [81])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 167 166 231 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 1 dx [orig:59 D.38346 ] [59])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:60 D.38314 ] [60])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:60 D.38314 ] [60])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:60 D.38314 ] [60])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 1 dx [81])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 231 167 232 16 (set (pc)
        (label_ref 179)) 638 {jump} (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 1 [dx] 5 [di] 7 [sp]
;; live  out 	 1 [dx] 5 [di] 7 [sp]


;; Succ edge  18 [100.0%] 

(barrier 232 231 171)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 5 [di] 7 [sp]
;; live  gen 	 1 [dx] 2 [cx]
;; live  kill	 17 [flags]

;; Pred edge  15 [0.0%] 
(code_label 171 232 172 17 23 "" [1 uses])

(note 172 171 173 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 173 172 174 17 (var_location:DI __mem (debug_expr:DI D#47)) -1 (nil))

(debug_insn 174 173 175 17 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 175 174 176 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 1 dx [orig:58 __result ] [58])
        (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:79 <variable>._accession._M_dataplus._M_p ] [79])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 176 175 177 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 1 dx [orig:58 __result ] [58])) -1 (nil))

(insn 177 176 178 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 2 cx [82])
                (plus:SI (reg/v:SI 1 dx [orig:58 __result ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:79 <variable>._accession._M_dataplus._M_p ] [79])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 178 177 179 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:79 <variable>._accession._M_dataplus._M_p ] [79])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 2 cx [82])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 dx [orig:58 __result ] [58])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 1 [dx] 5 [di] 7 [sp]
;; live  out 	 1 [dx] 5 [di] 7 [sp]


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 5 [di] 7 [sp]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 5 [di] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
(code_label 179 178 180 18 24 "" [1 uses])

(note 180 179 181 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:58 __result ] [58])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 182 181 183 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 206)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 5 [di] 7 [sp]
;; live  out 	 5 [di] 7 [sp]


;; Succ edge  19 [19.1%]  (fallthru)
;; Succ edge  20 [80.9%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  18 [19.1%]  (fallthru)
(note 183 182 184 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 187 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [83])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 13 [0xd])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 13 [0xd]))
        (nil)))

(call_insn 187 184 196 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(debug_insn 196 187 197 19 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 13 [0xd]))) -1 (nil))

(debug_insn 197 196 198 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 13 [0xd]))) -1 (nil))

(debug_insn 198 197 199 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#46)) -1 (nil))

(debug_insn 199 198 200 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 200 199 201 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 201 200 202 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 202 201 206 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))
;; End of basic block 19 -> ( 20)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 19 14 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
;; Pred edge  18 [80.9%] 
(code_label 206 202 225 20 31 "" [2 uses])

(note 225 206 233 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 20 -> ( 1)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 233 225 0 NOTE_INSN_DELETED)


;; Function Fasta_reader::Fasta_reader(std::string) (_ZN12Fasta_readerC2ESs)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 85 n_edges 120 count 149 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 85 n_edges 120 count 177 (  2.1)
scanning new insn with uid = 798.
verify found no changes in insn with uid = 798.
deleting insn with uid = 292.
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 85 n_edges 120 count 149 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 85 n_edges 120 count 177 (  2.1)

Pass 0 for finding allocno costs

    a46 (r144,l0) best DIREG, cover GENERAL_REGS
    a27 (r143,l0) best DIREG, cover GENERAL_REGS
    a2 (r142,l0) best DIREG, cover GENERAL_REGS
    a36 (r141,l0) best DIREG, cover GENERAL_REGS
    a4 (r139,l0) best GENERAL_REGS, cover GENERAL_REGS
    a5 (r138,l0) best GENERAL_REGS, cover GENERAL_REGS
    a7 (r135,l0) best DREG, cover GENERAL_REGS
    a9 (r133,l0) best GENERAL_REGS, cover GENERAL_REGS
    a10 (r132,l0) best DREG, cover GENERAL_REGS
    a12 (r130,l0) best GENERAL_REGS, cover GENERAL_REGS
    a14 (r129,l0) best GENERAL_REGS, cover GENERAL_REGS
    a15 (r128,l0) best GENERAL_REGS, cover GENERAL_REGS
    a18 (r127,l0) best SIREG, cover GENERAL_REGS
    a20 (r126,l0) best GENERAL_REGS, cover GENERAL_REGS
    a22 (r125,l0) best GENERAL_REGS, cover GENERAL_REGS
    a23 (r124,l0) best GENERAL_REGS, cover GENERAL_REGS
    a25 (r123,l0) best GENERAL_REGS, cover GENERAL_REGS
    a29 (r121,l0) best SIREG, cover GENERAL_REGS
    a31 (r120,l0) best GENERAL_REGS, cover GENERAL_REGS
    a33 (r119,l0) best GENERAL_REGS, cover GENERAL_REGS
    a34 (r118,l0) best GENERAL_REGS, cover GENERAL_REGS
    a35 (r117,l0) best GENERAL_REGS, cover GENERAL_REGS
    a39 (r109,l0) best DIREG, cover GENERAL_REGS
    a40 (r108,l0) best DIREG, cover GENERAL_REGS
    a41 (r107,l0) best GENERAL_REGS, cover GENERAL_REGS
    a43 (r105,l0) best SIREG, cover GENERAL_REGS
    a44 (r104,l0) best GENERAL_REGS, cover GENERAL_REGS
    a49 (r103,l0) best GENERAL_REGS, cover GENERAL_REGS
    a26 (r101,l0) best DREG, cover GENERAL_REGS
    a0 (r100,l0) best AREG, cover GENERAL_REGS
    a52 (r99,l0) best DIREG, cover GENERAL_REGS
    a53 (r98,l0) best GENERAL_REGS, cover GENERAL_REGS
    a54 (r97,l0) best GENERAL_REGS, cover GENERAL_REGS
    a37 (r94,l0) best SIREG, cover GENERAL_REGS
    a1 (r93,l0) best DIREG, cover GENERAL_REGS
    a16 (r90,l0) best DIREG, cover GENERAL_REGS
    a47 (r85,l0) best AREG, cover GENERAL_REGS
    a48 (r78,l0) best DIREG, cover GENERAL_REGS
    a51 (r75,l0) best GENERAL_REGS, cover GENERAL_REGS
    a50 (r73,l0) best GENERAL_REGS, cover GENERAL_REGS
    a45 (r72,l0) best AREG, cover GENERAL_REGS
    a42 (r71,l0) best DIREG, cover GENERAL_REGS
    a38 (r70,l0) best AREG, cover GENERAL_REGS
    a28 (r69,l0) best DIREG, cover GENERAL_REGS
    a32 (r68,l0) best GENERAL_REGS, cover GENERAL_REGS
    a30 (r67,l0) best GENERAL_REGS, cover GENERAL_REGS
    a24 (r66,l0) best GENERAL_REGS, cover GENERAL_REGS
    a17 (r65,l0) best DIREG, cover GENERAL_REGS
    a21 (r64,l0) best GENERAL_REGS, cover GENERAL_REGS
    a19 (r63,l0) best GENERAL_REGS, cover GENERAL_REGS
    a11 (r62,l0) best AREG, cover GENERAL_REGS
    a13 (r61,l0) best DIREG, cover GENERAL_REGS
    a8 (r60,l0) best AREG, cover GENERAL_REGS
    a3 (r59,l0) best DIREG, cover GENERAL_REGS
    a6 (r58,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r100,l0) costs: AREG:-11,-11 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-4,-4 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:195,195 SSE_REGS:195,195 MMX_REGS:195,195 MEM:56
  a1(r93,l0) costs: AREG:240,240 DREG:240,240 CREG:240,240 BREG:240,240 SIREG:240,240 DIREG:179,179 AD_REGS:240,240 CLOBBERED_REGS:240,240 Q_REGS:240,240 NON_Q_REGS:240,240 LEGACY_REGS:240,240 GENERAL_REGS:240,240 SSE_FIRST_REG:59975,59975 SSE_REGS:59975,59975 MMX_REGS:59975,59975 MEM:17620
  a2(r142,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:19604,19604 SSE_REGS:19604,19604 MMX_REGS:19604,19604 MEM:4849
  a3(r59,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-378,-378 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:40430,40430 SSE_REGS:40430,40430 MMX_REGS:40430,40430 MEM:11684
  a4(r139,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5408,5408 SSE_REGS:5408,5408 MMX_REGS:5408,5408 MEM:1664
  a5(r138,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5408,5408 SSE_REGS:5408,5408 MMX_REGS:5408,5408 MEM:832
  a6(r58,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13689,13689 SSE_REGS:13689,13689 MMX_REGS:13689,13689 MEM:4212
  a7(r135,l0) costs: AREG:0,0 DREG:-969,-969 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:25194,25194 SSE_REGS:25194,25194 MMX_REGS:25194,25194 MEM:6783
  a8(r60,l0) costs: AREG:-378,-378 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:6783
  a9(r133,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:9828,9828 SSE_REGS:9828,9828 MMX_REGS:9828,9828 MEM:3024
  a10(r132,l0) costs: AREG:0,0 DREG:-30,-30 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:210
  a11(r62,l0) costs: AREG:-11,-11 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:206
  a12(r130,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:286,286 SSE_REGS:286,286 MMX_REGS:286,286 MEM:88
  a13(r61,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-11,-11 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1833,1833 SSE_REGS:1833,1833 MMX_REGS:1833,1833 MEM:542
  a14(r129,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:240
  a15(r128,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:120
  a16(r90,l0) costs: AREG:-30,-30 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-31,-31 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1586,1586 SSE_REGS:1586,1586 MMX_REGS:1586,1586 MEM:396
  a17(r65,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:832,832 SSE_REGS:832,832 MMX_REGS:832,832 MEM:195
  a18(r127,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a19(r63,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a20(r126,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a21(r64,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a22(r125,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a23(r124,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a24(r66,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:210
  a25(r123,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:90
  a26(r101,l0) costs: AREG:0,0 DREG:-3,-3 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a27(r143,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1183,1183 SSE_REGS:1183,1183 MMX_REGS:1183,1183 MEM:303
  a28(r69,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:832,832 SSE_REGS:832,832 MMX_REGS:832,832 MEM:195
  a29(r121,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a30(r67,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a31(r120,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a32(r68,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a33(r119,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a34(r118,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a35(r117,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:90
  a36(r141,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1586,1586 SSE_REGS:1586,1586 MMX_REGS:1586,1586 MEM:396
  a37(r94,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-90,-90 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3120,3120 SSE_REGS:3120,3120 MMX_REGS:3120,3120 MEM:840
  a38(r70,l0) costs: AREG:-60,-60 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:480
  a39(r109,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-60,-60 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1560,1560 SSE_REGS:1560,1560 MMX_REGS:1560,1560 MEM:420
  a40(r108,l0) costs: AREG:108,108 DREG:108,108 CREG:108,108 BREG:108,108 SIREG:108,108 DIREG:54,54 AD_REGS:108,108 CLOBBERED_REGS:108,108 Q_REGS:108,108 NON_Q_REGS:108,108 LEGACY_REGS:108,108 GENERAL_REGS:108,108 SSE_FIRST_REG:1512,1512 SSE_REGS:1512,1512 MMX_REGS:1512,1512 MEM:486
  a41(r107,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1404,1404 SSE_REGS:1404,1404 MMX_REGS:1404,1404 MEM:216
  a42(r71,l0) costs: AREG:12,12 DREG:12,12 CREG:12,12 BREG:12,12 SIREG:12,12 DIREG:6,6 AD_REGS:12,12 CLOBBERED_REGS:12,12 Q_REGS:12,12 NON_Q_REGS:12,12 LEGACY_REGS:12,12 GENERAL_REGS:12,12 SSE_FIRST_REG:246,246 SSE_REGS:246,246 MMX_REGS:246,246 MEM:78
  a43(r105,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-6,-6 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:312,312 SSE_REGS:312,312 MMX_REGS:312,312 MEM:78
  a44(r104,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:156,156 SSE_REGS:156,156 MMX_REGS:156,156 MEM:24
  a45(r72,l0) costs: AREG:-60,-60 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1560,1560 SSE_REGS:1560,1560 MMX_REGS:1560,1560 MEM:480
  a46(r144,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-61,-61 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3133,3133 SSE_REGS:3133,3133 MMX_REGS:3133,3133 MEM:783
  a47(r85,l0) costs: AREG:-60,-60 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1560,1560 SSE_REGS:1560,1560 MMX_REGS:1560,1560 MEM:480
  a48(r78,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:7813,7813 SSE_REGS:7813,7813 MMX_REGS:7813,7813 MEM:2283
  a49(r103,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a50(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1573,1573 SSE_REGS:1573,1573 MMX_REGS:1573,1573 MEM:244
  a51(r75,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3146,3146 SSE_REGS:3146,3146 MMX_REGS:3146,3146 MEM:728
  a52(r99,l0) costs: AREG:120,120 DREG:120,120 CREG:120,120 BREG:120,120 SIREG:120,120 DIREG:60,60 AD_REGS:120,120 CLOBBERED_REGS:120,120 Q_REGS:120,120 NON_Q_REGS:120,120 LEGACY_REGS:120,120 GENERAL_REGS:120,120 SSE_FIRST_REG:1680,1680 SSE_REGS:1680,1680 MMX_REGS:1680,1680 MEM:540
  a53(r98,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1560,1560 SSE_REGS:1560,1560 MMX_REGS:1560,1560 MEM:240
  a54(r97,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1560,1560 SSE_REGS:1560,1560 MMX_REGS:1560,1560 MEM:240


Pass 1 for finding allocno costs

    r144: preferred DIREG, alternative GENERAL_REGS
    r143: preferred DIREG, alternative GENERAL_REGS
    r142: preferred DIREG, alternative GENERAL_REGS
    r141: preferred DIREG, alternative GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS
    r135: preferred DREG, alternative GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS
    r132: preferred DREG, alternative GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS
    r127: preferred SIREG, alternative GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS
    r121: preferred SIREG, alternative GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS
    r109: preferred DIREG, alternative GENERAL_REGS
    r108: preferred DIREG, alternative GENERAL_REGS
    r107: preferred GENERAL_REGS, alternative NO_REGS
    r105: preferred SIREG, alternative GENERAL_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS
    r101: preferred DREG, alternative GENERAL_REGS
    r100: preferred AREG, alternative GENERAL_REGS
    r99: preferred DIREG, alternative GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS
    r94: preferred SIREG, alternative GENERAL_REGS
    r93: preferred DIREG, alternative GENERAL_REGS
    r90: preferred DIREG, alternative GENERAL_REGS
    r85: preferred AREG, alternative GENERAL_REGS
    r78: preferred DIREG, alternative GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS
    r72: preferred AREG, alternative GENERAL_REGS
    r71: preferred DIREG, alternative GENERAL_REGS
    r70: preferred AREG, alternative GENERAL_REGS
    r69: preferred DIREG, alternative GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS
    r65: preferred DIREG, alternative GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS
    r62: preferred AREG, alternative GENERAL_REGS
    r61: preferred DIREG, alternative GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS
    r59: preferred DIREG, alternative GENERAL_REGS
    r58: preferred GENERAL_REGS, alternative NO_REGS

  a0(r100,l0) costs: AREG:-11,-11 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-4,-4 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:195,195 SSE_REGS:195,195 MMX_REGS:195,195 MEM:56
  a1(r93,l0) costs: AREG:240,240 DREG:240,240 CREG:240,240 BREG:240,240 SIREG:240,240 DIREG:179,179 AD_REGS:240,240 CLOBBERED_REGS:240,240 Q_REGS:240,240 NON_Q_REGS:240,240 LEGACY_REGS:240,240 GENERAL_REGS:240,240 SSE_FIRST_REG:59975,59975 SSE_REGS:59975,59975 MMX_REGS:59975,59975 MEM:17620
  a2(r142,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:19604,19604 SSE_REGS:19604,19604 MMX_REGS:19604,19604 MEM:4849
  a3(r59,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-378,-378 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:40430,40430 SSE_REGS:40430,40430 MMX_REGS:40430,40430 MEM:11684
  a4(r139,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5408,5408 SSE_REGS:5408,5408 MMX_REGS:5408,5408 MEM:1664
  a5(r138,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5408,5408 SSE_REGS:5408,5408 MMX_REGS:5408,5408 MEM:832
  a6(r58,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13689,13689 SSE_REGS:13689,13689 MMX_REGS:13689,13689 MEM:4212
  a7(r135,l0) costs: AREG:0,0 DREG:-969,-969 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:25194,25194 SSE_REGS:25194,25194 MMX_REGS:25194,25194 MEM:6783
  a8(r60,l0) costs: AREG:-378,-378 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:6783
  a9(r133,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:9828,9828 SSE_REGS:9828,9828 MMX_REGS:9828,9828 MEM:3024
  a10(r132,l0) costs: AREG:0,0 DREG:-30,-30 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:210
  a11(r62,l0) costs: AREG:-11,-11 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:206
  a12(r130,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:286,286 SSE_REGS:286,286 MMX_REGS:286,286 MEM:88
  a13(r61,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-11,-11 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1833,1833 SSE_REGS:1833,1833 MMX_REGS:1833,1833 MEM:542
  a14(r129,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:240
  a15(r128,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:120
  a16(r90,l0) costs: AREG:-30,-30 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-31,-31 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1586,1586 SSE_REGS:1586,1586 MMX_REGS:1586,1586 MEM:396
  a17(r65,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:832,832 SSE_REGS:832,832 MMX_REGS:832,832 MEM:195
  a18(r127,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a19(r63,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a20(r126,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a21(r64,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a22(r125,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a23(r124,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a24(r66,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:210
  a25(r123,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:90
  a26(r101,l0) costs: AREG:0,0 DREG:-3,-3 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a27(r143,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1183,1183 SSE_REGS:1183,1183 MMX_REGS:1183,1183 MEM:303
  a28(r69,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:832,832 SSE_REGS:832,832 MMX_REGS:832,832 MEM:195
  a29(r121,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a30(r67,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a31(r120,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a32(r68,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a33(r119,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a34(r118,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a35(r117,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:780,780 SSE_REGS:780,780 MMX_REGS:780,780 MEM:90
  a36(r141,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1586,1586 SSE_REGS:1586,1586 MMX_REGS:1586,1586 MEM:396
  a37(r94,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-90,-90 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3120,3120 SSE_REGS:3120,3120 MMX_REGS:3120,3120 MEM:840
  a38(r70,l0) costs: AREG:-60,-60 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:480
  a39(r109,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-60,-60 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1560,1560 SSE_REGS:1560,1560 MMX_REGS:1560,1560 MEM:420
  a40(r108,l0) costs: AREG:108,108 DREG:108,108 CREG:108,108 BREG:108,108 SIREG:108,108 DIREG:54,54 AD_REGS:108,108 CLOBBERED_REGS:108,108 Q_REGS:108,108 NON_Q_REGS:108,108 LEGACY_REGS:108,108 GENERAL_REGS:108,108 SSE_FIRST_REG:1512,1512 SSE_REGS:1512,1512 MMX_REGS:1512,1512 MEM:486
  a41(r107,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1404,1404 SSE_REGS:1404,1404 MMX_REGS:1404,1404 MEM:216
  a42(r71,l0) costs: AREG:12,12 DREG:12,12 CREG:12,12 BREG:12,12 SIREG:12,12 DIREG:6,6 AD_REGS:12,12 CLOBBERED_REGS:12,12 Q_REGS:12,12 NON_Q_REGS:12,12 LEGACY_REGS:12,12 GENERAL_REGS:12,12 SSE_FIRST_REG:246,246 SSE_REGS:246,246 MMX_REGS:246,246 MEM:78
  a43(r105,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-6,-6 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:312,312 SSE_REGS:312,312 MMX_REGS:312,312 MEM:78
  a44(r104,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:156,156 SSE_REGS:156,156 MMX_REGS:156,156 MEM:24
  a45(r72,l0) costs: AREG:-60,-60 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1560,1560 SSE_REGS:1560,1560 MMX_REGS:1560,1560 MEM:480
  a46(r144,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-61,-61 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3133,3133 SSE_REGS:3133,3133 MMX_REGS:3133,3133 MEM:783
  a47(r85,l0) costs: AREG:-60,-60 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1560,1560 SSE_REGS:1560,1560 MMX_REGS:1560,1560 MEM:480
  a48(r78,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:7813,7813 SSE_REGS:7813,7813 MMX_REGS:7813,7813 MEM:2283
  a49(r103,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a50(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1573,1573 SSE_REGS:1573,1573 MMX_REGS:1573,1573 MEM:244
  a51(r75,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3146,3146 SSE_REGS:3146,3146 MMX_REGS:3146,3146 MEM:728
  a52(r99,l0) costs: AREG:120,120 DREG:120,120 CREG:120,120 BREG:120,120 SIREG:120,120 DIREG:60,60 AD_REGS:120,120 CLOBBERED_REGS:120,120 Q_REGS:120,120 NON_Q_REGS:120,120 LEGACY_REGS:120,120 GENERAL_REGS:120,120 SSE_FIRST_REG:1680,1680 SSE_REGS:1680,1680 MMX_REGS:1680,1680 MEM:540
  a53(r98,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1560,1560 SSE_REGS:1560,1560 MMX_REGS:1560,1560 MEM:240
  a54(r97,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1560,1560 SSE_REGS:1560,1560 MMX_REGS:1560,1560 MEM:240

   Insn 649(l0): point = 1
   Insn 648(l0): point = 3
   Insn 566(l0): point = 5
   Insn 565(l0): point = 7
   Insn 560(l0): point = 9
   Insn 559(l0): point = 11
   Insn 700(l0): point = 14
   Insn 795(l0): point = 17
   Insn 551(l0): point = 20
   Insn 550(l0): point = 22
   Insn 547(l0): point = 24
   Insn 546(l0): point = 26
   Insn 545(l0): point = 28
   Insn 539(l0): point = 31
   Insn 538(l0): point = 33
   Insn 534(l0): point = 36
   Insn 532(l0): point = 39
   Insn 531(l0): point = 41
   Insn 529(l0): point = 44
   Insn 528(l0): point = 46
   Insn 526(l0): point = 48
   Insn 519(l0): point = 51
   Insn 797(l0): point = 53
   Insn 507(l0): point = 56
   Insn 506(l0): point = 58
   Insn 505(l0): point = 60
   Insn 504(l0): point = 62
   Insn 503(l0): point = 64
   Insn 500(l0): point = 67
   Insn 499(l0): point = 70
   Insn 498(l0): point = 72
   Insn 497(l0): point = 74
   Insn 495(l0): point = 76
   Insn 493(l0): point = 79
   Insn 492(l0): point = 81
   Insn 791(l0): point = 84
   Insn 487(l0): point = 86
   Insn 485(l0): point = 89
   Insn 484(l0): point = 91
   Insn 479(l0): point = 94
   Insn 789(l0): point = 97
   Insn 475(l0): point = 100
   Insn 474(l0): point = 102
   Insn 473(l0): point = 104
   Insn 472(l0): point = 106
   Insn 471(l0): point = 108
   Insn 470(l0): point = 110
   Insn 467(l0): point = 113
   Insn 466(l0): point = 116
   Insn 465(l0): point = 118
   Insn 464(l0): point = 120
   Insn 729(l0): point = 122
   Insn 462(l0): point = 124
   Insn 460(l0): point = 127
   Insn 459(l0): point = 129
   Insn 728(l0): point = 131
   Insn 785(l0): point = 134
   Insn 454(l0): point = 136
   Insn 452(l0): point = 139
   Insn 451(l0): point = 141
   Insn 445(l0): point = 144
   Insn 727(l0): point = 146
   Insn 443(l0): point = 149
   Insn 442(l0): point = 151
   Insn 440(l0): point = 153
   Insn 439(l0): point = 155
   Insn 438(l0): point = 157
   Insn 429(l0): point = 160
   Insn 428(l0): point = 162
   Insn 427(l0): point = 164
   Insn 426(l0): point = 166
   Insn 726(l0): point = 168
   Insn 411(l0): point = 171
   Insn 410(l0): point = 173
   Insn 409(l0): point = 175
   Insn 408(l0): point = 177
   Insn 406(l0): point = 180
   Insn 405(l0): point = 182
   Insn 402(l0): point = 185
   Insn 401(l0): point = 187
   Insn 399(l0): point = 189
   Insn 783(l0): point = 192
   Insn 392(l0): point = 194
   Insn 391(l0): point = 196
   Insn 390(l0): point = 198
   Insn 386(l0): point = 201
   Insn 385(l0): point = 203
   Insn 384(l0): point = 205
   Insn 379(l0): point = 208
   Insn 378(l0): point = 210
   Insn 798(l0): point = 212
   Insn 374(l0): point = 214
   Insn 373(l0): point = 216
   Insn 781(l0): point = 219
   Insn 725(l0): point = 221
   Insn 340(l0): point = 224
   Insn 610(l0): point = 227
   Insn 609(l0): point = 229
   Insn 724(l0): point = 231
   Insn 681(l0): point = 233
   Insn 680(l0): point = 235
   Insn 777(l0): point = 238
   Insn 335(l0): point = 241
   Insn 334(l0): point = 243
   Insn 696(l0): point = 246
   Insn 773(l0): point = 249
   Insn 326(l0): point = 251
   Insn 325(l0): point = 253
   Insn 324(l0): point = 255
   Insn 323(l0): point = 257
   Insn 321(l0): point = 260
   Insn 320(l0): point = 262
   Insn 317(l0): point = 265
   Insn 316(l0): point = 267
   Insn 314(l0): point = 269
   Insn 771(l0): point = 272
   Insn 307(l0): point = 274
   Insn 306(l0): point = 276
   Insn 305(l0): point = 278
   Insn 301(l0): point = 281
   Insn 300(l0): point = 283
   Insn 299(l0): point = 285
   Insn 294(l0): point = 288
   Insn 293(l0): point = 290
   Insn 288(l0): point = 292
   Insn 287(l0): point = 294
   Insn 266(l0): point = 297
   Insn 616(l0): point = 300
   Insn 615(l0): point = 302
   Insn 685(l0): point = 304
   Insn 684(l0): point = 306
   Insn 769(l0): point = 309
   Insn 261(l0): point = 312
   Insn 260(l0): point = 314
   Insn 252(l0): point = 316
   Insn 251(l0): point = 318
   Insn 688(l0): point = 321
   Insn 766(l0): point = 324
   Insn 246(l0): point = 326
   Insn 245(l0): point = 328
   Insn 672(l0): point = 330
   Insn 764(l0): point = 333
   Insn 240(l0): point = 336
   Insn 239(l0): point = 338
   Insn 238(l0): point = 340
   Insn 760(l0): point = 343
   Insn 233(l0): point = 345
   Insn 232(l0): point = 347
   Insn 676(l0): point = 349
   Insn 758(l0): point = 352
   Insn 226(l0): point = 355
   Insn 225(l0): point = 357
   Insn 224(l0): point = 359
   Insn 219(l0): point = 361
   Insn 218(l0): point = 363
   Insn 217(l0): point = 365
   Insn 215(l0): point = 368
   Insn 214(l0): point = 370
   Insn 213(l0): point = 372
   Insn 212(l0): point = 374
   Insn 206(l0): point = 377
   Insn 205(l0): point = 379
   Insn 204(l0): point = 381
   Insn 203(l0): point = 383
   Insn 198(l0): point = 386
   Insn 197(l0): point = 388
   Insn 723(l0): point = 390
   Insn 196(l0): point = 392
   Insn 192(l0): point = 395
   Insn 191(l0): point = 397
   Insn 621(l0): point = 400
   Insn 620(l0): point = 402
   Insn 604(l0): point = 405
   Insn 603(l0): point = 407
   Insn 653(l0): point = 409
   Insn 652(l0): point = 411
   Insn 754(l0): point = 414
   Insn 185(l0): point = 417
   Insn 184(l0): point = 419
   Insn 182(l0): point = 421
   Insn 181(l0): point = 424
   Insn 180(l0): point = 426
   Insn 179(l0): point = 428
   Insn 172(l0): point = 431
   Insn 171(l0): point = 433
   Insn 170(l0): point = 435
   Insn 722(l0): point = 437
   Insn 169(l0): point = 439
   Insn 168(l0): point = 441
   Insn 750(l0): point = 444
   Insn 163(l0): point = 447
   Insn 162(l0): point = 449
   Insn 161(l0): point = 451
   Insn 721(l0): point = 453
   Insn 160(l0): point = 455
   Insn 159(l0): point = 457
   Insn 152(l0): point = 459
   Insn 151(l0): point = 461
   Insn 149(l0): point = 464
   Insn 148(l0): point = 466
   Insn 146(l0): point = 468
   Insn 145(l0): point = 471
   Insn 144(l0): point = 473
   Insn 143(l0): point = 475
   Insn 142(l0): point = 477
   Insn 720(l0): point = 479
   Insn 131(l0): point = 482
   Insn 130(l0): point = 484
   Insn 129(l0): point = 486
   Insn 128(l0): point = 488
   Insn 719(l0): point = 490
   Insn 121(l0): point = 493
   Insn 120(l0): point = 495
   Insn 118(l0): point = 497
   Insn 117(l0): point = 500
   Insn 116(l0): point = 502
   Insn 115(l0): point = 504
   Insn 718(l0): point = 506
   Insn 112(l0): point = 508
   Insn 106(l0): point = 510
   Insn 630(l0): point = 513
   Insn 629(l0): point = 515
   Insn 86(l0): point = 517
   Insn 85(l0): point = 519
   Insn 76(l0): point = 522
   Insn 75(l0): point = 524
   Insn 74(l0): point = 526
   Insn 73(l0): point = 528
   Insn 664(l0): point = 531
   Insn 747(l0): point = 534
   Insn 63(l0): point = 536
   Insn 62(l0): point = 538
   Insn 660(l0): point = 540
   Insn 745(l0): point = 543
   Insn 57(l0): point = 546
   Insn 56(l0): point = 548
   Insn 55(l0): point = 550
   Insn 52(l0): point = 553
   Insn 51(l0): point = 555
   Insn 50(l0): point = 557
   Insn 49(l0): point = 559
   Insn 48(l0): point = 561
   Insn 741(l0): point = 564
   Insn 656(l0): point = 566
   Insn 739(l0): point = 569
   Insn 39(l0): point = 572
   Insn 38(l0): point = 574
   Insn 37(l0): point = 576
   Insn 36(l0): point = 578
   Insn 35(l0): point = 580
   Insn 34(l0): point = 582
   Insn 33(l0): point = 584
   Insn 32(l0): point = 586
   Insn 31(l0): point = 588
   Insn 27(l0): point = 590
   Insn 26(l0): point = 592
   Insn 21(l0): point = 594
   Insn 20(l0): point = 596
   Insn 19(l0): point = 598
   Insn 18(l0): point = 600
   Insn 17(l0): point = 602
   Insn 16(l0): point = 604
   Insn 15(l0): point = 606
   Insn 14(l0): point = 608
   Insn 13(l0): point = 610
   Insn 12(l0): point = 612
   Insn 10(l0): point = 614
   Insn 3(l0): point = 616
   Insn 2(l0): point = 618
 a0(r100): [564..566] [534..540] [516..531] [403..411] [398..399] [343..349] [324..330] [309..321] [300..306] [238..246] [227..235] [219..223] [4..14]
 a1(r93): [569..618] [523..563] [414..512] [300..394] [227..296] [8..223]
 a2(r142): [500..506] [482..490] [471..479] [447..453] [431..437] [386..390] [227..231] [219..221] [160..168] [144..146] [127..131] [116..122] [12..110]
 a3(r59): [87..93] [73..83] [20..24]
 a4(r139): [25..26]
 a5(r138): [27..28]
 a6(r58): [44..48] [34..36]
 a7(r135): [63..64]
 a8(r60): [84..86] [65..67]
 a9(r133): [71..76]
 a10(r132): [107..108]
 a11(r62): [134..136] [109..113]
 a12(r130): [117..124]
 a13(r61): [149..153] [137..143] [119..133]
 a14(r129): [154..155]
 a15(r128): [156..157]
 a16(r90): [352..361] [319..342] [249..296] [163..218]
 a17(r65): [174..214]
 a18(r127): [176..177]
 a19(r63): [192..194] [183..189]
 a20(r126): [186..187]
 a21(r64): [195..196]
 a22(r125): [197..198]
 a23(r124): [204..205]
 a24(r66): [211..212]
 a25(r123): [215..216]
 a26(r101): [408..409] [303..304] [230..233]
 a27(r143): [336..392] [300..332] [244..248]
 a28(r69): [254..292]
 a29(r121): [256..257]
 a30(r67): [272..274] [263..269]
 a31(r120): [266..267]
 a32(r68): [275..276]
 a33(r119): [277..278]
 a34(r118): [284..285]
 a35(r117): [293..294]
 a36(r141): [348..383] [336..342] [315..332]
 a37(r94): [569..616] [543..563] [417..512] [352..394] [341..342]
 a38(r70): [420..421]
 a39(r109): [427..428]
 a40(r108): [434..439]
 a41(r107): [440..441]
 a42(r71): [450..459]
 a43(r105): [452..457]
 a44(r104): [460..461]
 a45(r72): [467..468]
 a46(r144): [539..557] [474..512]
 a47(r85): [496..497]
 a48(r78): [546..614] [520..542]
 a49(r103): [525..526]
 a50(r73): [569..588] [546..563] [525..542]
 a51(r75): [569..592] [546..563] [527..542]
 a52(r99): [575..578]
 a53(r98): [579..580]
 a54(r97): [585..586]
Compressing live ranges: from 621 to 198 - 31%
Ranges after the compression:
 a0(r100): [184..185] [176..178] [169..175] [133..136] [131..132] [121..123] [115..116] [111..114] [107..110] [83..85] [78..82] [75..77] [0..3]
 a1(r93): [186..197] [171..183] [137..168] [107..130] [78..106] [1..77]
 a2(r142): [166..167] [162..163] [159..161] [149..152] [143..145] [127..128] [78..80] [75..76] [51..53] [43..44] [36..37] [31..34] [2..29]
 a3(r59): [24..25] [19..21] [4..5]
 a4(r139): [6..7]
 a5(r138): [8..9]
 a6(r58): [12..13] [10..11]
 a7(r135): [14..15]
 a8(r60): [22..23] [16..17]
 a9(r133): [18..20]
 a10(r132): [26..27]
 a11(r62): [39..40] [28..30]
 a12(r130): [32..35]
 a13(r61): [45..46] [41..42] [33..38]
 a14(r129): [47..48]
 a15(r128): [49..50]
 a16(r90): [124..125] [113..120] [87..106] [52..74]
 a17(r65): [54..71]
 a18(r127): [55..56]
 a19(r63): [61..62] [57..60]
 a20(r126): [58..59]
 a21(r64): [63..64]
 a22(r125): [65..66]
 a23(r124): [67..68]
 a24(r66): [69..70]
 a25(r123): [72..73]
 a26(r101): [134..135] [108..109] [79..81]
 a27(r143): [118..129] [107..117] [84..86]
 a28(r69): [88..103]
 a29(r121): [89..90]
 a30(r67): [95..96] [91..94]
 a31(r120): [92..93]
 a32(r68): [97..98]
 a33(r119): [99..100]
 a34(r118): [101..102]
 a35(r117): [104..105]
 a36(r141): [122..126] [118..120] [112..117]
 a37(r94): [186..196] [180..183] [138..168] [124..130] [119..120]
 a38(r70): [139..140]
 a39(r109): [141..142]
 a40(r108): [144..146]
 a41(r107): [147..148]
 a42(r71): [150..154]
 a43(r105): [151..153]
 a44(r104): [155..156]
 a45(r72): [157..158]
 a46(r144): [177..182] [160..168]
 a47(r85): [164..165]
 a48(r78): [181..195] [170..179]
 a49(r103): [172..173]
 a50(r73): [186..193] [181..183] [172..179]
 a51(r75): [186..194] [181..183] [174..179]
 a52(r99): [187..188]
 a53(r98): [189..190]
 a54(r97): [191..192]
+++Allocating 440 bytes for conflict table (uncompressed size 440)
;; a0(r100,l0) conflicts: a1(r93,l0) a2(r142,l0) a16(r90,l0) a26(r101,l0) a27(r143,l0) a36(r141,l0) a46(r144,l0) a48(r78,l0) a49(r103,l0) a50(r73,l0) a51(r75,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a1(r93,l0) conflicts: a0(r100,l0) a2(r142,l0) a3(r59,l0) a4(r139,l0) a5(r138,l0) a6(r58,l0) a7(r135,l0) a8(r60,l0) a9(r133,l0) a10(r132,l0) a11(r62,l0) a12(r130,l0) a13(r61,l0) a14(r129,l0) a15(r128,l0) a16(r90,l0) a17(r65,l0) a18(r127,l0) a19(r63,l0) a20(r126,l0) a21(r64,l0) a22(r125,l0) a23(r124,l0) a24(r66,l0) a25(r123,l0) a26(r101,l0) a27(r143,l0) a28(r69,l0) a29(r121,l0) a30(r67,l0) a31(r120,l0) a32(r68,l0) a33(r119,l0) a34(r118,l0) a35(r117,l0) a36(r141,l0) a37(r94,l0) a38(r70,l0) a39(r109,l0) a40(r108,l0) a41(r107,l0) a42(r71,l0) a43(r105,l0) a44(r104,l0) a45(r72,l0) a46(r144,l0) a47(r85,l0) a48(r78,l0) a49(r103,l0) a50(r73,l0) a51(r75,l0) a52(r99,l0) a53(r98,l0) a54(r97,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a2(r142,l0) conflicts: a0(r100,l0) a1(r93,l0) a3(r59,l0) a4(r139,l0) a5(r138,l0) a6(r58,l0) a7(r135,l0) a8(r60,l0) a9(r133,l0) a10(r132,l0) a11(r62,l0) a12(r130,l0) a13(r61,l0) a16(r90,l0) a26(r101,l0) a27(r143,l0) a37(r94,l0) a40(r108,l0) a42(r71,l0) a43(r105,l0) a46(r144,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a3(r59,l0) conflicts: a1(r93,l0) a2(r142,l0) a9(r133,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a4(r139,l0) conflicts: a1(r93,l0) a2(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a5(r138,l0) conflicts: a1(r93,l0) a2(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a6(r58,l0) conflicts: a1(r93,l0) a2(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a7(r135,l0) conflicts: a1(r93,l0) a2(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a8(r60,l0) conflicts: a1(r93,l0) a2(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a9(r133,l0) conflicts: a1(r93,l0) a2(r142,l0) a3(r59,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a10(r132,l0) conflicts: a1(r93,l0) a2(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a11(r62,l0) conflicts: a1(r93,l0) a2(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a12(r130,l0) conflicts: a1(r93,l0) a2(r142,l0) a13(r61,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a13(r61,l0) conflicts: a1(r93,l0) a2(r142,l0) a12(r130,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a14(r129,l0) conflicts: a1(r93,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a15(r128,l0) conflicts: a1(r93,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a16(r90,l0) conflicts: a0(r100,l0) a1(r93,l0) a2(r142,l0) a17(r65,l0) a18(r127,l0) a19(r63,l0) a20(r126,l0) a21(r64,l0) a22(r125,l0) a23(r124,l0) a24(r66,l0) a25(r123,l0) a27(r143,l0) a28(r69,l0) a29(r121,l0) a30(r67,l0) a31(r120,l0) a32(r68,l0) a33(r119,l0) a34(r118,l0) a35(r117,l0) a36(r141,l0) a37(r94,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a17(r65,l0) conflicts: a1(r93,l0) a16(r90,l0) a18(r127,l0) a19(r63,l0) a20(r126,l0) a21(r64,l0) a22(r125,l0) a23(r124,l0) a24(r66,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a18(r127,l0) conflicts: a1(r93,l0) a16(r90,l0) a17(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a19(r63,l0) conflicts: a1(r93,l0) a16(r90,l0) a17(r65,l0) a20(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a20(r126,l0) conflicts: a1(r93,l0) a16(r90,l0) a17(r65,l0) a19(r63,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a21(r64,l0) conflicts: a1(r93,l0) a16(r90,l0) a17(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a22(r125,l0) conflicts: a1(r93,l0) a16(r90,l0) a17(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a23(r124,l0) conflicts: a1(r93,l0) a16(r90,l0) a17(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a24(r66,l0) conflicts: a1(r93,l0) a16(r90,l0) a17(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a25(r123,l0) conflicts: a1(r93,l0) a16(r90,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a26(r101,l0) conflicts: a0(r100,l0) a1(r93,l0) a2(r142,l0) a27(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a27(r143,l0) conflicts: a0(r100,l0) a1(r93,l0) a2(r142,l0) a16(r90,l0) a26(r101,l0) a36(r141,l0) a37(r94,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a28(r69,l0) conflicts: a1(r93,l0) a16(r90,l0) a29(r121,l0) a30(r67,l0) a31(r120,l0) a32(r68,l0) a33(r119,l0) a34(r118,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a29(r121,l0) conflicts: a1(r93,l0) a16(r90,l0) a28(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a30(r67,l0) conflicts: a1(r93,l0) a16(r90,l0) a28(r69,l0) a31(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a31(r120,l0) conflicts: a1(r93,l0) a16(r90,l0) a28(r69,l0) a30(r67,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a32(r68,l0) conflicts: a1(r93,l0) a16(r90,l0) a28(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a33(r119,l0) conflicts: a1(r93,l0) a16(r90,l0) a28(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a34(r118,l0) conflicts: a1(r93,l0) a16(r90,l0) a28(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a35(r117,l0) conflicts: a1(r93,l0) a16(r90,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a36(r141,l0) conflicts: a0(r100,l0) a1(r93,l0) a16(r90,l0) a27(r143,l0) a37(r94,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a37(r94,l0) conflicts: a1(r93,l0) a2(r142,l0) a16(r90,l0) a27(r143,l0) a36(r141,l0) a38(r70,l0) a39(r109,l0) a40(r108,l0) a41(r107,l0) a42(r71,l0) a43(r105,l0) a44(r104,l0) a45(r72,l0) a46(r144,l0) a47(r85,l0) a48(r78,l0) a50(r73,l0) a51(r75,l0) a52(r99,l0) a53(r98,l0) a54(r97,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a38(r70,l0) conflicts: a1(r93,l0) a37(r94,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a39(r109,l0) conflicts: a1(r93,l0) a37(r94,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a40(r108,l0) conflicts: a1(r93,l0) a2(r142,l0) a37(r94,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a41(r107,l0) conflicts: a1(r93,l0) a37(r94,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a42(r71,l0) conflicts: a1(r93,l0) a2(r142,l0) a37(r94,l0) a43(r105,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a43(r105,l0) conflicts: a1(r93,l0) a2(r142,l0) a37(r94,l0) a42(r71,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a44(r104,l0) conflicts: a1(r93,l0) a37(r94,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a45(r72,l0) conflicts: a1(r93,l0) a37(r94,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a46(r144,l0) conflicts: a0(r100,l0) a1(r93,l0) a2(r142,l0) a37(r94,l0) a47(r85,l0) a48(r78,l0) a50(r73,l0) a51(r75,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a47(r85,l0) conflicts: a1(r93,l0) a37(r94,l0) a46(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a48(r78,l0) conflicts: a0(r100,l0) a1(r93,l0) a37(r94,l0) a46(r144,l0) a49(r103,l0) a50(r73,l0) a51(r75,l0) a52(r99,l0) a53(r98,l0) a54(r97,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a49(r103,l0) conflicts: a0(r100,l0) a1(r93,l0) a48(r78,l0) a50(r73,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a50(r73,l0) conflicts: a0(r100,l0) a1(r93,l0) a37(r94,l0) a46(r144,l0) a48(r78,l0) a49(r103,l0) a51(r75,l0) a52(r99,l0) a53(r98,l0) a54(r97,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a51(r75,l0) conflicts: a0(r100,l0) a1(r93,l0) a37(r94,l0) a46(r144,l0) a48(r78,l0) a50(r73,l0) a52(r99,l0) a53(r98,l0) a54(r97,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a52(r99,l0) conflicts: a1(r93,l0) a37(r94,l0) a48(r78,l0) a50(r73,l0) a51(r75,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a53(r98,l0) conflicts: a1(r93,l0) a37(r94,l0) a48(r78,l0) a50(r73,l0) a51(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a54(r97,l0) conflicts: a1(r93,l0) a37(r94,l0) a48(r78,l0) a50(r73,l0) a51(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

  cp0:a7(r135)<->a8(r60)@121:shuffle
  cp1:a10(r132)<->a11(r62)@3:shuffle
  cp2:a21(r64)<->a22(r125)@1:constraint
  cp3:a19(r63)<->a21(r64)@1:move
  cp4:a17(r65)<->a25(r123)@3:shuffle
  cp5:a32(r68)<->a33(r119)@1:constraint
  cp6:a30(r67)<->a32(r68)@1:move
  cp7:a28(r69)<->a35(r117)@3:shuffle
  regions=2, blocks=85, points=198
    allocnos=55, copies=8, conflicts=0, ranges=112

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r100 1r93 2r142 3r59 4r139 5r138 6r58 7r135 8r60 9r133 10r132 11r62 12r130 13r61 14r129 15r128 16r90 17r65 18r127 19r63 20r126 21r64 22r125 23r124 24r66 25r123 26r101 27r143 28r69 29r121 30r67 31r120 32r68 33r119 34r118 35r117 36r141 37r94 38r70 39r109 40r108 41r107 42r71 43r105 44r104 45r72 46r144 47r85 48r78 49r103 50r73 51r75 52r99 53r98 54r97
    modified regnos: 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 75 78 85 90 93 94 97 98 99 100 101 103 104 105 107 108 109 117 118 119 120 121 123 124 125 126 127 128 129 130 132 133 135 138 139 141 142 143 144
    border:
    Pressure: GENERAL_REGS=8
    Reg 100 of GENERAL_REGS has 9 regs less
    Reg 93 of GENERAL_REGS has 9 regs less
    Reg 142 of GENERAL_REGS has 9 regs less
    Reg 59 of GENERAL_REGS has 9 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 61 of GENERAL_REGS has 9 regs less
    Reg 90 of GENERAL_REGS has 9 regs less
    Reg 65 of GENERAL_REGS has 1 regs less
    Reg 143 of GENERAL_REGS has 9 regs less
    Reg 69 of GENERAL_REGS has 1 regs less
    Reg 141 of GENERAL_REGS has 9 regs less
    Reg 94 of GENERAL_REGS has 9 regs less
    Reg 108 of GENERAL_REGS has 1 regs less
    Reg 71 of GENERAL_REGS has 1 regs less
    Reg 144 of GENERAL_REGS has 9 regs less
    Reg 78 of GENERAL_REGS has 9 regs less
    Reg 73 of GENERAL_REGS has 9 regs less
    Reg 75 of GENERAL_REGS has 9 regs less
    Reg 99 of GENERAL_REGS has 1 regs less
      Pushing a49(r103,l0)
      Pushing a34(r118,l0)
      Pushing a33(r119,l0)
      Pushing a32(r68,l0)
      Pushing a31(r120,l0)
      Pushing a29(r121,l0)
      Pushing a23(r124,l0)
      Pushing a22(r125,l0)
      Pushing a21(r64,l0)
      Pushing a20(r126,l0)
      Pushing a18(r127,l0)
      Pushing a30(r67,l0)
      Pushing a19(r63,l0)
      Pushing a26(r101,l0)
      Pushing a44(r104,l0)
      Pushing a43(r105,l0)
      Pushing a11(r62,l0)
      Pushing a35(r117,l0)
      Pushing a25(r123,l0)
      Pushing a24(r66,l0)
      Pushing a15(r128,l0)
      Pushing a14(r129,l0)
      Pushing a10(r132,l0)
      Pushing a41(r107,l0)
      Pushing a54(r97,l0)
      Pushing a53(r98,l0)
      Pushing a47(r85,l0)
      Pushing a45(r72,l0)
      Pushing a39(r109,l0)
      Pushing a38(r70,l0)
      Pushing a5(r138,l0)
      Pushing a4(r139,l0)
      Pushing a6(r58,l0)
      Pushing a8(r60,l0)
      Pushing a7(r135,l0)
      Pushing a42(r71,l0)
      Pushing a28(r69,l0)
      Pushing a17(r65,l0)
      Pushing a40(r108,l0)
      Pushing a52(r99,l0)
      Pushing a12(r130,l0)
      Pushing a9(r133,l0)
      Pushing a0(r100,l0)(potential spill: pri=2, cost=56)
      Pushing a50(r73,l0)(potential spill: pri=16, cost=244)
      Pushing a27(r143,l0)(potential spill: pri=20, cost=303)
      Pushing a16(r90,l0)(potential spill: pri=28, cost=396)
      Pushing a36(r141,l0)(potential spill: pri=33, cost=396)
      Pushing a13(r61,l0)(potential spill: pri=45, cost=542)
      Pushing a51(r75,l0)(potential spill: pri=52, cost=728)
      Pushing a46(r144,l0)(potential spill: pri=55, cost=783)
      Pushing a37(r94,l0)(potential spill: pri=64, cost=840)
      Pushing a48(r78,l0)(potential spill: pri=207, cost=2283)
      Pushing a2(r142,l0)(potential spill: pri=404, cost=4849)
      Pushing a3(r59,l0)(potential spill: pri=1062, cost=11684)
      Pushing a1(r93,l0)(potential spill: pri=1738, cost=17380)
      Popping a1(r93,l0)  -- assign reg 3
      Popping a3(r59,l0)  -- assign reg 6
      Popping a2(r142,l0)  -- assign reg 41
      Popping a48(r78,l0)  -- assign reg 6
      Popping a37(r94,l0)  -- assign reg 42
      Popping a46(r144,l0)  -- assign reg 43
      Popping a51(r75,l0)  -- assign reg 41
      Popping a13(r61,l0)  -- assign reg 6
      Popping a36(r141,l0)  -- assign reg 6
      Popping a16(r90,l0)  -- assign reg 43
      Popping a27(r143,l0)  -- assign reg 44
      Popping a50(r73,l0)  -- assign reg 44
      Popping a0(r100,l0)  -- assign reg 42
      Popping a9(r133,l0)  -- assign reg 0
      Popping a12(r130,l0)  -- assign reg 0
      Popping a52(r99,l0)  -- assign reg 5
      Popping a40(r108,l0)  -- assign reg 5
      Popping a17(r65,l0)  -- assign reg 5
      Popping a28(r69,l0)  -- assign reg 5
      Popping a42(r71,l0)  -- assign reg 5
      Popping a7(r135,l0)  -- assign reg 1
      Popping a8(r60,l0)  -- assign reg 0
      Popping a6(r58,l0)  -- assign reg 0
      Popping a4(r139,l0)  -- assign reg 0
      Popping a5(r138,l0)  -- assign reg 0
      Popping a38(r70,l0)  -- assign reg 0
      Popping a39(r109,l0)  -- assign reg 5
      Popping a45(r72,l0)  -- assign reg 0
      Popping a47(r85,l0)  -- assign reg 0
      Popping a53(r98,l0)  -- assign reg 0
      Popping a54(r97,l0)  -- assign reg 0
      Popping a41(r107,l0)  -- assign reg 0
      Popping a10(r132,l0)  -- assign reg 1
      Popping a14(r129,l0)  -- assign reg 0
      Popping a15(r128,l0)  -- assign reg 0
      Popping a24(r66,l0)  -- assign reg 0
      Popping a25(r123,l0)  -- assign reg 5
      Popping a35(r117,l0)  -- assign reg 5
      Popping a11(r62,l0)  -- assign reg 0
      Popping a43(r105,l0)  -- assign reg 4
      Popping a44(r104,l0)  -- assign reg 0
      Popping a26(r101,l0)  -- assign reg 1
      Popping a19(r63,l0)  -- assign reg 0
      Popping a30(r67,l0)  -- assign reg 0
      Popping a18(r127,l0)  -- assign reg 4
      Popping a20(r126,l0)  -- assign reg 1
      Popping a21(r64,l0)  -- assign reg 0
      Popping a22(r125,l0)  -- assign reg 0
      Popping a23(r124,l0)  -- assign reg 0
      Popping a29(r121,l0)  -- assign reg 4
      Popping a31(r120,l0)  -- assign reg 1
      Popping a32(r68,l0)  -- assign reg 0
      Popping a33(r119,l0)  -- assign reg 0
      Popping a34(r118,l0)  -- assign reg 0
      Popping a49(r103,l0)  -- assign reg 0
Disposition:
    6:r58  l0     0    3:r59  l0     6    8:r60  l0     0   13:r61  l0     6
   11:r62  l0     0   19:r63  l0     0   21:r64  l0     0   17:r65  l0     5
   24:r66  l0     0   30:r67  l0     0   32:r68  l0     0   28:r69  l0     5
   38:r70  l0     0   42:r71  l0     5   45:r72  l0     0   50:r73  l0    44
   51:r75  l0    41   48:r78  l0     6   47:r85  l0     0   16:r90  l0    43
    1:r93  l0     3   37:r94  l0    42   54:r97  l0     0   53:r98  l0     0
   52:r99  l0     5    0:r100 l0    42   26:r101 l0     1   49:r103 l0     0
   44:r104 l0     0   43:r105 l0     4   41:r107 l0     0   40:r108 l0     5
   39:r109 l0     5   35:r117 l0     5   34:r118 l0     0   33:r119 l0     0
   31:r120 l0     1   29:r121 l0     4   25:r123 l0     5   23:r124 l0     0
   22:r125 l0     0   20:r126 l0     1   18:r127 l0     4   15:r128 l0     0
   14:r129 l0     0   12:r130 l0     0   10:r132 l0     1    9:r133 l0     0
    7:r135 l0     1    5:r138 l0     0    4:r139 l0     0   36:r141 l0     6
    2:r142 l0    41   27:r143 l0    44   46:r144 l0    43
New iteration of spill/restore move
+++Costs: overall -4803, reg -4803, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 4, 7, dead_or_set: 5, 93
insn=3, live_throughout: 7, 93, dead_or_set: 4, 94
insn=8, live_throughout: 7, 93, 94, dead_or_set: 
insn=10, live_throughout: 7, 93, 94, dead_or_set: 78
insn=11, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=12, live_throughout: 7, 78, 93, 94, dead_or_set: 5
insn=13, live_throughout: 7, 78, 93, 94, dead_or_set: 5
insn=14, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=15, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=16, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=17, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=18, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=19, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=20, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=21, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=23, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=24, live_throughout: 7, 78, 93, 94, dead_or_set: 
insn=26, live_throughout: 7, 78, 93, 94, dead_or_set: 75
insn=27, live_throughout: 7, 75, 78, 93, 94, dead_or_set: 
insn=31, live_throughout: 7, 75, 78, 93, 94, dead_or_set: 73
insn=32, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 97
insn=33, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 97
insn=34, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 
insn=35, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 98
insn=36, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 98, 99
insn=37, live_throughout: 7, 73, 75, 78, 93, 94, 99, dead_or_set: 4
insn=38, live_throughout: 4, 7, 73, 75, 78, 93, 94, dead_or_set: 5, 99
insn=39, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 4, 5
insn=739, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 
insn=655, live_throughout: 0, 7, 78, dead_or_set: 
insn=656, live_throughout: 7, 78, dead_or_set: 0, 100
insn=741, live_throughout: 7, 78, 100, dead_or_set: 
insn=738, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 
insn=48, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 
insn=49, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 
insn=50, live_throughout: 7, 73, 75, 78, 93, 94, dead_or_set: 144
insn=51, live_throughout: 7, 73, 75, 78, 93, 94, 144, dead_or_set: 5
insn=52, live_throughout: 7, 73, 75, 78, 93, 94, 144, dead_or_set: 5
insn=55, live_throughout: 7, 73, 75, 78, 93, 94, 144, dead_or_set: 4
insn=56, live_throughout: 4, 7, 73, 75, 78, 93, 94, 144, dead_or_set: 5
insn=57, live_throughout: 7, 73, 75, 78, 93, 94, 144, dead_or_set: 4, 5
insn=745, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=659, live_throughout: 0, 7, 73, 75, 78, 93, 144, dead_or_set: 
insn=660, live_throughout: 7, 73, 75, 78, 93, 144, dead_or_set: 0, 100
insn=62, live_throughout: 7, 73, 75, 78, 93, 100, dead_or_set: 5, 144
insn=63, live_throughout: 7, 73, 75, 78, 93, 100, dead_or_set: 5
insn=747, live_throughout: 7, 73, 75, 78, 93, 100, dead_or_set: 
insn=663, live_throughout: 0, 7, 73, 75, 78, 93, dead_or_set: 
insn=664, live_throughout: 7, 73, 75, 78, 93, dead_or_set: 0, 100
insn=66, live_throughout: 7, 73, 75, 78, 93, 100, dead_or_set: 
insn=71, live_throughout: 7, 73, 75, 78, 93, 100, dead_or_set: 
insn=72, live_throughout: 7, 73, 75, 78, 93, 100, dead_or_set: 
insn=73, live_throughout: 7, 73, 75, 78, 93, 100, dead_or_set: 
insn=74, live_throughout: 7, 73, 78, 93, 100, dead_or_set: 75, 103
insn=75, live_throughout: 7, 78, 93, 100, dead_or_set: 73, 103
insn=76, live_throughout: 7, 78, 100, dead_or_set: 93
insn=83, live_throughout: 7, 78, 100, dead_or_set: 
insn=85, live_throughout: 7, 100, dead_or_set: 5, 78
insn=86, live_throughout: 7, 100, dead_or_set: 5
insn=629, live_throughout: 7, dead_or_set: 5, 100
insn=630, live_throughout: 7, dead_or_set: 5
insn=744, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=91, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=92, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=93, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=94, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=95, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=96, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=97, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=98, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=99, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=100, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=101, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=102, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=103, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=104, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=105, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=106, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=110, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=111, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=112, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=113, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=114, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=718, live_throughout: 7, 93, 94, 144, dead_or_set: 142
insn=115, live_throughout: 7, 93, 94, 142, 144, dead_or_set: 4
insn=116, live_throughout: 4, 7, 93, 94, 142, 144, dead_or_set: 5
insn=117, live_throughout: 7, 93, 94, 142, 144, dead_or_set: 0, 4, 5
insn=118, live_throughout: 7, 93, 94, 144, dead_or_set: 0, 85
insn=120, live_throughout: 7, 93, 94, 144, dead_or_set: 85
insn=121, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=123, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=124, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=125, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=126, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=127, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=719, live_throughout: 7, 93, 94, 144, dead_or_set: 142
insn=128, live_throughout: 7, 93, 94, 142, 144, dead_or_set: 1
insn=129, live_throughout: 1, 7, 93, 94, 142, 144, dead_or_set: 4
insn=130, live_throughout: 1, 4, 7, 93, 94, 142, 144, dead_or_set: 5
insn=131, live_throughout: 7, 93, 94, 142, 144, dead_or_set: 0, 1, 4, 5
insn=132, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=134, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=135, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=136, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=137, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=138, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=139, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=140, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=141, live_throughout: 7, 93, 94, 144, dead_or_set: 
insn=720, live_throughout: 7, 93, 94, 144, dead_or_set: 142
insn=142, live_throughout: 7, 93, 94, 142, 144, dead_or_set: 1
insn=143, live_throughout: 1, 7, 93, 94, 142, 144, dead_or_set: 4
insn=144, live_throughout: 1, 4, 7, 93, 94, 142, dead_or_set: 5, 144
insn=145, live_throughout: 7, 93, 94, 142, dead_or_set: 0, 1, 4, 5
insn=146, live_throughout: 7, 93, 94, dead_or_set: 0, 72
insn=148, live_throughout: 7, 93, 94, dead_or_set: 72
insn=149, live_throughout: 7, 93, 94, dead_or_set: 
insn=151, live_throughout: 7, 93, 94, dead_or_set: 104
insn=152, live_throughout: 7, 93, 94, dead_or_set: 71, 104
insn=153, live_throughout: 7, 71, 93, 94, dead_or_set: 
insn=154, live_throughout: 7, 71, 93, 94, dead_or_set: 
insn=155, live_throughout: 7, 71, 93, 94, dead_or_set: 
insn=156, live_throughout: 7, 71, 93, 94, dead_or_set: 
insn=157, live_throughout: 7, 71, 93, 94, dead_or_set: 
insn=158, live_throughout: 7, 71, 93, 94, dead_or_set: 
insn=159, live_throughout: 7, 71, 93, 94, dead_or_set: 105
insn=160, live_throughout: 7, 71, 93, 94, dead_or_set: 105
insn=721, live_throughout: 7, 71, 93, 94, 105, dead_or_set: 142
insn=161, live_throughout: 7, 71, 93, 94, 142, dead_or_set: 4, 105
insn=162, live_throughout: 4, 7, 93, 94, 142, dead_or_set: 5, 71
insn=163, live_throughout: 7, 93, 94, 142, dead_or_set: 4, 5
insn=750, live_throughout: 7, 93, 94, dead_or_set: 
insn=166, live_throughout: 7, 93, 94, dead_or_set: 
insn=168, live_throughout: 7, 93, 94, dead_or_set: 107
insn=169, live_throughout: 7, 93, 94, dead_or_set: 107, 108
insn=722, live_throughout: 7, 93, 94, 108, dead_or_set: 142
insn=170, live_throughout: 7, 93, 94, 108, 142, dead_or_set: 4
insn=171, live_throughout: 4, 7, 93, 94, 142, dead_or_set: 5, 108
insn=172, live_throughout: 7, 93, 94, 142, dead_or_set: 4, 5
insn=173, live_throughout: 7, 93, 94, dead_or_set: 
insn=175, live_throughout: 7, 93, 94, dead_or_set: 
insn=176, live_throughout: 7, 93, 94, dead_or_set: 
insn=177, live_throughout: 7, 93, 94, dead_or_set: 
insn=178, live_throughout: 7, 93, 94, dead_or_set: 
insn=179, live_throughout: 7, 93, 94, dead_or_set: 109
insn=180, live_throughout: 7, 93, 94, dead_or_set: 5, 109
insn=181, live_throughout: 7, 93, 94, dead_or_set: 0, 5
insn=182, live_throughout: 7, 93, 94, dead_or_set: 0, 70
insn=184, live_throughout: 7, 93, 94, dead_or_set: 70
insn=185, live_throughout: 7, 93, 94, dead_or_set: 
insn=754, live_throughout: 7, 93, dead_or_set: 
insn=651, live_throughout: 0, 1, 7, dead_or_set: 
insn=652, live_throughout: 1, 7, dead_or_set: 0, 100
insn=653, live_throughout: 7, 100, dead_or_set: 1, 101
insn=603, live_throughout: 7, 100, dead_or_set: 101
insn=604, live_throughout: 7, 100, dead_or_set: 
insn=620, live_throughout: 7, dead_or_set: 5, 100
insn=621, live_throughout: 7, dead_or_set: 5
insn=189, live_throughout: 7, 100, dead_or_set: 
insn=191, live_throughout: 7, dead_or_set: 5, 100
insn=192, live_throughout: 7, dead_or_set: 5
insn=194, live_throughout: 7, 93, 94, dead_or_set: 
insn=196, live_throughout: 7, 93, 94, dead_or_set: 143
insn=723, live_throughout: 7, 93, 94, 143, dead_or_set: 142
insn=197, live_throughout: 7, 93, 94, 142, 143, dead_or_set: 5
insn=198, live_throughout: 7, 93, 94, 142, 143, dead_or_set: 5
insn=200, live_throughout: 7, 93, 94, 143, dead_or_set: 
insn=201, live_throughout: 7, 93, 94, 143, dead_or_set: 
insn=203, live_throughout: 7, 93, 94, 143, dead_or_set: 141
insn=204, live_throughout: 7, 93, 94, 141, 143, dead_or_set: 4
insn=205, live_throughout: 4, 7, 93, 94, 141, 143, dead_or_set: 5
insn=206, live_throughout: 7, 93, 94, 141, 143, dead_or_set: 4, 5
insn=208, live_throughout: 7, 93, 94, 141, 143, dead_or_set: 
insn=209, live_throughout: 7, 93, 94, 141, 143, dead_or_set: 
insn=210, live_throughout: 7, 93, 94, 141, 143, dead_or_set: 
insn=212, live_throughout: 7, 93, 94, 141, 143, dead_or_set: 1
insn=213, live_throughout: 1, 7, 93, 94, 141, 143, dead_or_set: 4
insn=214, live_throughout: 1, 4, 7, 93, 94, 141, 143, dead_or_set: 5
insn=215, live_throughout: 7, 93, 94, 141, 143, dead_or_set: 0, 1, 4, 5
insn=217, live_throughout: 7, 93, 94, 141, 143, dead_or_set: 5
insn=218, live_throughout: 7, 93, 94, 141, 143, dead_or_set: 0, 5
insn=219, live_throughout: 7, 93, 94, 141, 143, dead_or_set: 0, 90
insn=221, live_throughout: 7, 90, 93, 94, 141, 143, dead_or_set: 
insn=222, live_throughout: 7, 90, 93, 94, 141, 143, dead_or_set: 
insn=224, live_throughout: 7, 90, 93, 94, 141, 143, dead_or_set: 4
insn=225, live_throughout: 4, 7, 90, 93, 94, 141, 143, dead_or_set: 5
insn=226, live_throughout: 7, 90, 93, 94, 141, 143, dead_or_set: 4, 5
insn=758, live_throughout: 7, 90, 93, 94, 141, 143, dead_or_set: 
insn=675, live_throughout: 0, 7, 93, 141, 143, dead_or_set: 
insn=676, live_throughout: 7, 93, 141, 143, dead_or_set: 0, 100
insn=232, live_throughout: 7, 93, 100, 143, dead_or_set: 5, 141
insn=233, live_throughout: 7, 93, 100, 143, dead_or_set: 5
insn=760, live_throughout: 7, 93, 100, 143, dead_or_set: 
insn=757, live_throughout: 7, 90, 93, 94, 141, 143, dead_or_set: 
insn=238, live_throughout: 7, 90, 93, 141, 143, dead_or_set: 4, 94
insn=239, live_throughout: 4, 7, 90, 93, 141, 143, dead_or_set: 5
insn=240, live_throughout: 7, 90, 93, 141, 143, dead_or_set: 0, 4, 5
insn=764, live_throughout: 7, 90, 93, dead_or_set: 
insn=671, live_throughout: 0, 7, 90, 93, 141, 143, dead_or_set: 
insn=672, live_throughout: 7, 90, 93, 141, 143, dead_or_set: 0, 100
insn=245, live_throughout: 7, 90, 93, 100, 141, 143, dead_or_set: 5
insn=246, live_throughout: 7, 90, 93, 100, 141, 143, dead_or_set: 5
insn=766, live_throughout: 7, 90, 93, 100, 141, 143, dead_or_set: 
insn=687, live_throughout: 0, 7, 90, 93, 141, 143, dead_or_set: 
insn=688, live_throughout: 7, 90, 93, 141, 143, dead_or_set: 0, 100
insn=249, live_throughout: 7, 90, 93, 100, 141, 143, dead_or_set: 
insn=251, live_throughout: 7, 93, 100, 141, 143, dead_or_set: 5, 90
insn=252, live_throughout: 7, 93, 100, 141, 143, dead_or_set: 5
insn=260, live_throughout: 7, 93, 100, 143, dead_or_set: 5, 141
insn=261, live_throughout: 7, 93, 100, 143, dead_or_set: 5
insn=769, live_throughout: 7, 93, 100, 143, dead_or_set: 
insn=683, live_throughout: 0, 1, 7, 93, 143, dead_or_set: 
insn=684, live_throughout: 1, 7, 93, 143, dead_or_set: 0, 100
insn=685, live_throughout: 7, 93, 100, 143, dead_or_set: 1, 101
insn=615, live_throughout: 7, 93, 100, 143, dead_or_set: 101
insn=616, live_throughout: 7, 93, 100, 143, dead_or_set: 
insn=264, live_throughout: 7, dead_or_set: 
insn=266, live_throughout: 7, dead_or_set: 
insn=763, live_throughout: 7, 90, 93, dead_or_set: 
insn=276, live_throughout: 7, 90, 93, dead_or_set: 
insn=277, live_throughout: 7, 90, 93, dead_or_set: 
insn=278, live_throughout: 7, 90, 93, dead_or_set: 
insn=279, live_throughout: 7, 90, 93, dead_or_set: 
insn=280, live_throughout: 7, 90, 93, dead_or_set: 
insn=281, live_throughout: 7, 90, 93, dead_or_set: 
insn=282, live_throughout: 7, 90, 93, dead_or_set: 
insn=283, live_throughout: 7, 90, 93, dead_or_set: 
insn=284, live_throughout: 7, 90, 93, dead_or_set: 
insn=285, live_throughout: 7, 90, 93, dead_or_set: 
insn=286, live_throughout: 7, 90, 93, dead_or_set: 
insn=287, live_throughout: 7, 90, 93, dead_or_set: 117
insn=288, live_throughout: 7, 90, 93, dead_or_set: 69, 117
insn=289, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=290, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=291, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=293, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=294, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=296, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=297, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=298, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=299, live_throughout: 7, 69, 90, 93, dead_or_set: 118
insn=300, live_throughout: 7, 69, 90, 93, dead_or_set: 118
insn=301, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=303, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=304, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=305, live_throughout: 7, 69, 90, 93, dead_or_set: 119
insn=306, live_throughout: 7, 69, 90, 93, dead_or_set: 68, 119
insn=307, live_throughout: 7, 69, 90, 93, dead_or_set: 67, 68
insn=771, live_throughout: 7, 67, 69, 90, 93, dead_or_set: 
insn=310, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=312, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=313, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=314, live_throughout: 7, 69, 90, 93, dead_or_set: 67
insn=315, live_throughout: 7, 67, 69, 90, 93, dead_or_set: 
insn=316, live_throughout: 7, 67, 69, 90, 93, dead_or_set: 120
insn=317, live_throughout: 7, 67, 69, 90, 93, dead_or_set: 120
insn=318, live_throughout: 7, 67, 69, 90, 93, dead_or_set: 
insn=320, live_throughout: 7, 69, 90, 93, dead_or_set: 67
insn=321, live_throughout: 7, 69, 90, 93, dead_or_set: 
insn=323, live_throughout: 7, 69, 90, 93, dead_or_set: 121
insn=324, live_throughout: 7, 69, 90, 93, dead_or_set: 4, 121
insn=325, live_throughout: 4, 7, 90, 93, dead_or_set: 5, 69
insn=326, live_throughout: 7, 90, 93, dead_or_set: 4, 5
insn=773, live_throughout: 7, 90, 93, dead_or_set: 
insn=695, live_throughout: 0, 7, 93, 143, dead_or_set: 
insn=696, live_throughout: 7, 93, 143, dead_or_set: 0, 100
insn=329, live_throughout: 7, 93, 100, 143, dead_or_set: 
insn=334, live_throughout: 7, 93, 100, dead_or_set: 5, 143
insn=335, live_throughout: 7, 93, 100, dead_or_set: 5
insn=777, live_throughout: 7, 93, 100, dead_or_set: 
insn=679, live_throughout: 0, 1, 7, 93, dead_or_set: 
insn=680, live_throughout: 1, 7, 93, dead_or_set: 0, 100
insn=681, live_throughout: 7, 93, 100, dead_or_set: 1, 101
insn=724, live_throughout: 7, 93, 100, 101, dead_or_set: 142
insn=609, live_throughout: 7, 93, 100, 142, dead_or_set: 101
insn=610, live_throughout: 7, 93, 100, 142, dead_or_set: 
insn=338, live_throughout: 7, dead_or_set: 
insn=340, live_throughout: 7, dead_or_set: 
insn=776, live_throughout: 7, 93, 100, dead_or_set: 
insn=725, live_throughout: 7, 93, 100, dead_or_set: 142
insn=781, live_throughout: 7, 93, 100, 142, dead_or_set: 
insn=354, live_throughout: 7, 90, 93, dead_or_set: 
insn=355, live_throughout: 7, 90, 93, dead_or_set: 
insn=356, live_throughout: 7, 90, 93, dead_or_set: 
insn=357, live_throughout: 7, 90, 93, dead_or_set: 
insn=358, live_throughout: 7, 90, 93, dead_or_set: 
insn=359, live_throughout: 7, 90, 93, dead_or_set: 
insn=360, live_throughout: 7, 90, 93, dead_or_set: 
insn=361, live_throughout: 7, 90, 93, dead_or_set: 
insn=362, live_throughout: 7, 90, 93, dead_or_set: 
insn=363, live_throughout: 7, 90, 93, dead_or_set: 
insn=364, live_throughout: 7, 90, 93, dead_or_set: 
insn=365, live_throughout: 7, 90, 93, dead_or_set: 
insn=366, live_throughout: 7, 90, 93, dead_or_set: 
insn=367, live_throughout: 7, 90, 93, dead_or_set: 
insn=368, live_throughout: 7, 90, 93, dead_or_set: 
insn=369, live_throughout: 7, 90, 93, dead_or_set: 
insn=370, live_throughout: 7, 90, 93, dead_or_set: 
insn=371, live_throughout: 7, 90, 93, dead_or_set: 
insn=372, live_throughout: 7, 90, 93, dead_or_set: 
insn=373, live_throughout: 7, 90, 93, dead_or_set: 123
insn=374, live_throughout: 7, 90, 93, dead_or_set: 65, 123
insn=375, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=376, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=377, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=798, live_throughout: 7, 65, 90, 93, dead_or_set: 66
insn=378, live_throughout: 7, 65, 90, 93, dead_or_set: 66
insn=379, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=381, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=382, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=383, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=384, live_throughout: 7, 65, 90, 93, dead_or_set: 124
insn=385, live_throughout: 7, 65, 90, 93, dead_or_set: 124
insn=386, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=388, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=389, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=390, live_throughout: 7, 65, 90, 93, dead_or_set: 125
insn=391, live_throughout: 7, 65, 90, 93, dead_or_set: 64, 125
insn=392, live_throughout: 7, 65, 90, 93, dead_or_set: 63, 64
insn=783, live_throughout: 7, 63, 65, 90, 93, dead_or_set: 
insn=395, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=397, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=398, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=399, live_throughout: 7, 65, 90, 93, dead_or_set: 63
insn=400, live_throughout: 7, 63, 65, 90, 93, dead_or_set: 
insn=401, live_throughout: 7, 63, 65, 90, 93, dead_or_set: 126
insn=402, live_throughout: 7, 63, 65, 90, 93, dead_or_set: 126
insn=403, live_throughout: 7, 63, 65, 90, 93, dead_or_set: 
insn=405, live_throughout: 7, 65, 90, 93, dead_or_set: 63
insn=406, live_throughout: 7, 65, 90, 93, dead_or_set: 
insn=408, live_throughout: 7, 65, 90, 93, dead_or_set: 127
insn=409, live_throughout: 7, 65, 90, 93, dead_or_set: 4, 127
insn=410, live_throughout: 4, 7, 90, 93, dead_or_set: 5, 65
insn=411, live_throughout: 7, 90, 93, dead_or_set: 4, 5
insn=418, live_throughout: 7, 90, 93, dead_or_set: 
insn=419, live_throughout: 7, 90, 93, dead_or_set: 
insn=420, live_throughout: 7, 90, 93, dead_or_set: 
insn=421, live_throughout: 7, 90, 93, dead_or_set: 
insn=422, live_throughout: 7, 90, 93, dead_or_set: 
insn=423, live_throughout: 7, 90, 93, dead_or_set: 
insn=424, live_throughout: 7, 90, 93, dead_or_set: 
insn=425, live_throughout: 7, 90, 93, dead_or_set: 
insn=726, live_throughout: 7, 90, 93, dead_or_set: 142
insn=426, live_throughout: 7, 90, 93, 142, dead_or_set: 1
insn=427, live_throughout: 1, 7, 90, 93, 142, dead_or_set: 4
insn=428, live_throughout: 1, 4, 7, 93, 142, dead_or_set: 5, 90
insn=429, live_throughout: 7, 93, 142, dead_or_set: 1, 4, 5
insn=753, live_throughout: 7, 93, dead_or_set: 
insn=433, live_throughout: 7, 93, dead_or_set: 
insn=434, live_throughout: 7, 93, dead_or_set: 
insn=435, live_throughout: 7, 93, dead_or_set: 
insn=436, live_throughout: 7, 93, dead_or_set: 
insn=437, live_throughout: 7, 93, dead_or_set: 
insn=438, live_throughout: 7, 93, dead_or_set: 128
insn=439, live_throughout: 7, 93, dead_or_set: 128, 129
insn=440, live_throughout: 7, 93, dead_or_set: 61, 129
insn=441, live_throughout: 7, 61, 93, dead_or_set: 
insn=442, live_throughout: 7, 61, 93, dead_or_set: 
insn=443, live_throughout: 7, 61, 93, dead_or_set: 
insn=727, live_throughout: 7, 93, dead_or_set: 142
insn=445, live_throughout: 7, 93, 142, dead_or_set: 
insn=447, live_throughout: 7, 61, 93, dead_or_set: 
insn=449, live_throughout: 7, 61, 93, dead_or_set: 
insn=450, live_throughout: 7, 61, 93, dead_or_set: 
insn=451, live_throughout: 7, 61, 93, dead_or_set: 
insn=452, live_throughout: 7, 61, 93, dead_or_set: 
insn=454, live_throughout: 7, 93, dead_or_set: 61, 62
insn=785, live_throughout: 7, 62, 93, dead_or_set: 
insn=457, live_throughout: 7, 61, 93, dead_or_set: 
insn=728, live_throughout: 7, 61, 93, dead_or_set: 142
insn=459, live_throughout: 7, 61, 93, 142, dead_or_set: 5
insn=460, live_throughout: 7, 61, 93, 142, dead_or_set: 5
insn=462, live_throughout: 7, 61, 93, dead_or_set: 130
insn=729, live_throughout: 7, 61, 93, 130, dead_or_set: 142
insn=464, live_throughout: 7, 61, 93, 130, 142, dead_or_set: 4
insn=465, live_throughout: 4, 7, 93, 130, 142, dead_or_set: 5, 61
insn=466, live_throughout: 7, 93, 142, dead_or_set: 0, 4, 5, 130
insn=467, live_throughout: 7, 93, dead_or_set: 0, 62
insn=468, live_throughout: 7, 62, 93, dead_or_set: 
insn=470, live_throughout: 7, 62, 93, dead_or_set: 142
insn=471, live_throughout: 7, 93, 142, dead_or_set: 62, 132
insn=472, live_throughout: 7, 93, 142, dead_or_set: 1, 132
insn=473, live_throughout: 1, 7, 93, 142, dead_or_set: 4
insn=474, live_throughout: 1, 4, 7, 93, 142, dead_or_set: 5
insn=475, live_throughout: 7, 93, 142, dead_or_set: 0, 1, 4, 5
insn=789, live_throughout: 7, 93, 142, dead_or_set: 
insn=549, live_throughout: 7, 93, 142, dead_or_set: 
insn=479, live_throughout: 7, 93, 142, dead_or_set: 
insn=793, live_throughout: 7, 59, 93, 142, dead_or_set: 
insn=482, live_throughout: 7, 59, 93, 142, dead_or_set: 
insn=483, live_throughout: 7, 59, 93, 142, dead_or_set: 
insn=484, live_throughout: 7, 59, 93, 142, dead_or_set: 
insn=485, live_throughout: 7, 59, 93, 142, dead_or_set: 
insn=487, live_throughout: 7, 93, 142, dead_or_set: 59, 60
insn=791, live_throughout: 7, 60, 93, 142, dead_or_set: 
insn=490, live_throughout: 7, 59, 93, 142, dead_or_set: 
insn=492, live_throughout: 7, 59, 93, 142, dead_or_set: 5
insn=493, live_throughout: 7, 59, 93, 142, dead_or_set: 5
insn=495, live_throughout: 7, 59, 93, 142, dead_or_set: 133
insn=497, live_throughout: 7, 59, 93, 133, 142, dead_or_set: 4
insn=498, live_throughout: 4, 7, 93, 133, 142, dead_or_set: 5, 59
insn=499, live_throughout: 7, 93, 142, dead_or_set: 0, 4, 5, 133
insn=500, live_throughout: 7, 93, 142, dead_or_set: 0, 60
insn=501, live_throughout: 7, 60, 93, 142, dead_or_set: 
insn=503, live_throughout: 7, 93, 142, dead_or_set: 60, 135
insn=504, live_throughout: 7, 93, 142, dead_or_set: 1, 135
insn=505, live_throughout: 1, 7, 93, 142, dead_or_set: 4
insn=506, live_throughout: 1, 4, 7, 93, 142, dead_or_set: 5
insn=507, live_throughout: 7, 93, 142, dead_or_set: 0, 1, 4, 5
insn=788, live_throughout: 7, 93, 142, dead_or_set: 
insn=510, live_throughout: 7, 93, 142, dead_or_set: 
insn=511, live_throughout: 7, 93, 142, dead_or_set: 
insn=512, live_throughout: 7, 93, 142, dead_or_set: 
insn=513, live_throughout: 7, 93, 142, dead_or_set: 
insn=514, live_throughout: 7, 93, 142, dead_or_set: 
insn=515, live_throughout: 7, 93, 142, dead_or_set: 
insn=797, live_throughout: 7, 93, 142, dead_or_set: 
insn=519, live_throughout: 7, 93, 142, dead_or_set: 
insn=521, live_throughout: 7, 93, 142, dead_or_set: 
insn=522, live_throughout: 7, 93, 142, dead_or_set: 
insn=523, live_throughout: 7, 93, 142, dead_or_set: 
insn=524, live_throughout: 7, 93, 142, dead_or_set: 
insn=525, live_throughout: 7, 93, 142, dead_or_set: 
insn=526, live_throughout: 7, 93, 142, dead_or_set: 58
insn=527, live_throughout: 7, 58, 93, 142, dead_or_set: 
insn=528, live_throughout: 7, 58, 93, 142, dead_or_set: 
insn=529, live_throughout: 7, 58, 93, 142, dead_or_set: 
insn=531, live_throughout: 7, 93, 142, dead_or_set: 5
insn=532, live_throughout: 7, 93, 142, dead_or_set: 5
insn=534, live_throughout: 7, 93, 142, dead_or_set: 58
insn=535, live_throughout: 7, 58, 93, 142, dead_or_set: 
insn=537, live_throughout: 7, 58, 93, 142, dead_or_set: 
insn=538, live_throughout: 7, 93, 142, dead_or_set: 58
insn=539, live_throughout: 7, 93, 142, dead_or_set: 
insn=541, live_throughout: 7, 93, 142, dead_or_set: 
insn=542, live_throughout: 7, 93, 142, dead_or_set: 
insn=543, live_throughout: 7, 93, 142, dead_or_set: 
insn=544, live_throughout: 7, 93, 142, dead_or_set: 
insn=545, live_throughout: 7, 93, 142, dead_or_set: 138
insn=546, live_throughout: 7, 93, 142, dead_or_set: 138, 139
insn=547, live_throughout: 7, 93, 142, dead_or_set: 59, 139
insn=548, live_throughout: 7, 59, 93, 142, dead_or_set: 
insn=550, live_throughout: 7, 59, 93, 142, dead_or_set: 
insn=551, live_throughout: 7, 59, 93, 142, dead_or_set: 
insn=795, live_throughout: 7, 93, 142, dead_or_set: 
insn=699, live_throughout: 0, 7, 93, 142, dead_or_set: 
insn=700, live_throughout: 7, 93, 142, dead_or_set: 0, 100
insn=556, live_throughout: 7, 93, 100, 142, dead_or_set: 
insn=559, live_throughout: 7, 93, 100, dead_or_set: 5, 142
insn=560, live_throughout: 7, 93, 100, dead_or_set: 5
insn=565, live_throughout: 7, 100, dead_or_set: 5, 93
insn=566, live_throughout: 7, 100, dead_or_set: 5
insn=648, live_throughout: 7, dead_or_set: 5, 100
insn=649, live_throughout: 7, dead_or_set: 5
insn=574, live_throughout: 7, dead_or_set: 
init_insns for 66: (insn_list:REG_DEP_TRUE 798 (nil))
init_insns for 73: (insn_list:REG_DEP_TRUE 31 (nil))
init_insns for 75: (insn_list:REG_DEP_TRUE 26 (nil))
init_insns for 97: (insn_list:REG_DEP_TRUE 32 (nil))
init_insns for 98: (insn_list:REG_DEP_TRUE 35 (nil))
init_insns for 104: (insn_list:REG_DEP_TRUE 151 (nil))
init_insns for 107: (insn_list:REG_DEP_TRUE 168 (nil))
init_insns for 117: (insn_list:REG_DEP_TRUE 287 (nil))
init_insns for 118: (insn_list:REG_DEP_TRUE 299 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 305 (nil))
init_insns for 120: (insn_list:REG_DEP_TRUE 317 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 323 (nil))
init_insns for 123: (insn_list:REG_DEP_TRUE 373 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 384 (nil))
init_insns for 125: (insn_list:REG_DEP_TRUE 390 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 402 (nil))
init_insns for 127: (insn_list:REG_DEP_TRUE 408 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 438 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 545 (nil))
init_insns for 141: (insn_list:REG_DEP_TRUE 203 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 196 (nil))
changing reg in insn 534
changing reg in insn 526
changing reg in insn 538
changing reg in insn 528
changing reg in insn 527
changing reg in insn 547
changing reg in insn 550
changing reg in insn 548
changing reg in insn 498
changing reg in insn 495
changing reg in insn 492
changing reg in insn 487
changing reg in insn 484
changing reg in insn 482
changing reg in insn 500
changing reg in insn 487
changing reg in insn 503
changing reg in insn 440
changing reg in insn 465
changing reg in insn 462
changing reg in insn 459
changing reg in insn 454
changing reg in insn 451
changing reg in insn 449
changing reg in insn 442
changing reg in insn 441
changing reg in insn 467
changing reg in insn 454
changing reg in insn 471
changing reg in insn 399
changing reg in insn 392
changing reg in insn 405
changing reg in insn 401
changing reg in insn 400
changing reg in insn 402
changing reg in insn 391
changing reg in insn 392
changing reg in insn 374
changing reg in insn 410
changing reg in insn 402
changing reg in insn 399
changing reg in insn 391
changing reg in insn 391
changing reg in insn 391
changing reg in insn 388
changing reg in insn 381
changing reg in insn 378
changing reg in insn 375
changing reg in insn 401
changing reg in insn 378
changing reg in insn 798
changing reg in insn 378
changing reg in insn 314
changing reg in insn 307
changing reg in insn 320
changing reg in insn 316
changing reg in insn 315
changing reg in insn 317
changing reg in insn 306
changing reg in insn 307
changing reg in insn 288
changing reg in insn 293
changing reg in insn 325
changing reg in insn 317
changing reg in insn 314
changing reg in insn 306
changing reg in insn 306
changing reg in insn 306
changing reg in insn 303
changing reg in insn 296
changing reg in insn 289
changing reg in insn 316
changing reg in insn 182
changing reg in insn 184
changing reg in insn 152
changing reg in insn 159
changing reg in insn 162
changing reg in insn 156
changing reg in insn 155
changing reg in insn 153
changing reg in insn 160
changing reg in insn 146
changing reg in insn 148
changing reg in insn 31
changing reg in insn 75
changing reg in insn 33
changing reg in insn 26
changing reg in insn 74
changing reg in insn 32
changing reg in insn 73
changing reg in insn 27
changing reg in insn 32
changing reg in insn 10
changing reg in insn 85
changing reg in insn 56
changing reg in insn 21
changing reg in insn 20
changing reg in insn 19
changing reg in insn 18
changing reg in insn 17
changing reg in insn 16
changing reg in insn 15
changing reg in insn 12
changing reg in insn 11
changing reg in insn 118
changing reg in insn 120
changing reg in insn 219
changing reg in insn 245
changing reg in insn 239
changing reg in insn 225
changing reg in insn 428
changing reg in insn 251
changing reg in insn 2
changing reg in insn 797
changing reg in insn 725
changing reg in insn 724
changing reg in insn 50
changing reg in insn 470
changing reg in insn 729
changing reg in insn 728
changing reg in insn 727
changing reg in insn 726
changing reg in insn 723
changing reg in insn 722
changing reg in insn 721
changing reg in insn 720
changing reg in insn 719
changing reg in insn 718
changing reg in insn 547
changing reg in insn 543
changing reg in insn 543
changing reg in insn 541
changing reg in insn 506
changing reg in insn 440
changing reg in insn 436
changing reg in insn 436
changing reg in insn 169
changing reg in insn 152
changing reg in insn 75
changing reg in insn 565
changing reg in insn 474
changing reg in insn 434
changing reg in insn 137
changing reg in insn 76
changing reg in insn 73
changing reg in insn 71
changing reg in insn 49
changing reg in insn 14
changing reg in insn 36
changing reg in insn 33
changing reg in insn 23
changing reg in insn 10
changing reg in insn 8
changing reg in insn 545
changing reg in insn 534
changing reg in insn 526
changing reg in insn 513
changing reg in insn 510
changing reg in insn 438
changing reg in insn 433
changing reg in insn 179
changing reg in insn 177
changing reg in insn 175
changing reg in insn 168
changing reg in insn 151
changing reg in insn 112
changing reg in insn 106
changing reg in insn 91
changing reg in insn 48
changing reg in insn 35
changing reg in insn 34
changing reg in insn 27
changing reg in insn 545
changing reg in insn 438
changing reg in insn 168
changing reg in insn 151
changing reg in insn 35
changing reg in insn 3
changing reg in insn 238
changing reg in insn 222
changing reg in insn 143
changing reg in insn 136
changing reg in insn 135
changing reg in insn 134
changing reg in insn 130
changing reg in insn 125
changing reg in insn 123
changing reg in insn 116
changing reg in insn 113
changing reg in insn 32
changing reg in insn 33
changing reg in insn 35
changing reg in insn 36
changing reg in insn 36
changing reg in insn 38
changing reg in insn 700
changing reg in insn 680
changing reg in insn 696
changing reg in insn 684
changing reg in insn 688
changing reg in insn 672
changing reg in insn 676
changing reg in insn 652
changing reg in insn 664
changing reg in insn 660
changing reg in insn 656
changing reg in insn 648
changing reg in insn 191
changing reg in insn 620
changing reg in insn 629
changing reg in insn 681
changing reg in insn 685
changing reg in insn 653
changing reg in insn 609
changing reg in insn 615
changing reg in insn 603
changing reg in insn 74
changing reg in insn 75
changing reg in insn 151
changing reg in insn 152
changing reg in insn 160
changing reg in insn 159
changing reg in insn 160
changing reg in insn 161
changing reg in insn 168
changing reg in insn 169
changing reg in insn 169
changing reg in insn 171
changing reg in insn 179
changing reg in insn 180
changing reg in insn 287
changing reg in insn 288
changing reg in insn 299
changing reg in insn 300
changing reg in insn 305
changing reg in insn 306
changing reg in insn 316
changing reg in insn 317
changing reg in insn 323
changing reg in insn 324
changing reg in insn 373
changing reg in insn 374
changing reg in insn 384
changing reg in insn 385
changing reg in insn 390
changing reg in insn 391
changing reg in insn 401
changing reg in insn 402
changing reg in insn 408
changing reg in insn 409
changing reg in insn 438
changing reg in insn 439
changing reg in insn 439
changing reg in insn 440
changing reg in insn 462
changing reg in insn 466
changing reg in insn 471
changing reg in insn 472
changing reg in insn 495
changing reg in insn 499
changing reg in insn 503
changing reg in insn 504
changing reg in insn 545
changing reg in insn 546
changing reg in insn 546
changing reg in insn 547
changing reg in insn 203
changing reg in insn 260
changing reg in insn 232
changing reg in insn 224
changing reg in insn 214
changing reg in insn 205
changing reg in insn 725
changing reg in insn 724
changing reg in insn 470
changing reg in insn 729
changing reg in insn 728
changing reg in insn 727
changing reg in insn 726
changing reg in insn 723
changing reg in insn 722
changing reg in insn 721
changing reg in insn 720
changing reg in insn 719
changing reg in insn 718
changing reg in insn 531
changing reg in insn 505
changing reg in insn 559
changing reg in insn 473
changing reg in insn 196
changing reg in insn 334
changing reg in insn 204
changing reg in insn 197
changing reg in insn 50
changing reg in insn 144
changing reg in insn 62
changing reg in insn 55
changing reg in insn 51
Spilling for insn 14.
Spilling for insn 15.
Spilling for insn 16.
Spilling for insn 17.
Spilling for insn 18.
Spilling for insn 19.
Spilling for insn 20.
Spilling for insn 21.
Spilling for insn 26.
Spilling for insn 27.
Spilling for insn 31.
Spilling for insn 32.
Spilling for insn 33.
Spilling for insn 34.
Spilling for insn 35.
Spilling for insn 36.
Spilling for insn 48.
Spilling for insn 49.
Spilling for insn 73.
Spilling for insn 74.
Spilling for insn 75.
Spilling for insn 76.
Spilling for insn 106.
Spilling for insn 112.
Spilling for insn 143.
Spilling for insn 151.
Spilling for insn 152.
Spilling for insn 159.
Spilling for insn 168.
Spilling for insn 169.
Spilling for insn 287.
Spilling for insn 314.
Spilling for insn 317.
Spilling for insn 373.
Spilling for insn 399.
Spilling for insn 402.
Spilling for insn 438.
Spilling for insn 439.
Spilling for insn 440.
Spilling for insn 451.
Spilling for insn 454.
Spilling for insn 462.
Spilling for insn 466.
Spilling for insn 484.
Spilling for insn 487.
Spilling for insn 495.
Spilling for insn 499.
Spilling for insn 797.
Spilling for insn 526.
Spilling for insn 528.
Spilling for insn 534.
Spilling for insn 538.
Spilling for insn 545.
Spilling for insn 546.
Spilling for insn 547.

Reloads for insn # 14
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 256 [0x100])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 256 [0x100])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])

Reloads for insn # 15
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 216 [0xd8])) [35 <variable>._M_tie+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 216 [0xd8])) [35 <variable>._M_tie+0 S8 A64])

Reloads for insn # 16
Reload 0: reload_out (QI) = (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 224 [0xe0])) [0 <variable>._M_fill+0 S1 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 224 [0xe0])) [0 <variable>._M_fill+0 S1 A64])

Reloads for insn # 17
Reload 0: reload_out (QI) = (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 225 [0xe1])) [36 <variable>._M_fill_init+0 S1 A8])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 225 [0xe1])) [36 <variable>._M_fill_init+0 S1 A8])

Reloads for insn # 18
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 232 [0xe8])) [37 <variable>._M_streambuf+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 232 [0xe8])) [37 <variable>._M_streambuf+0 S8 A64])

Reloads for insn # 19
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])

Reloads for insn # 20
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 248 [0xf8])) [39 <variable>._M_num_put+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 248 [0xf8])) [39 <variable>._M_num_put+0 S8 A64])

Reloads for insn # 21
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 256 [0x100])) [40 <variable>._M_num_get+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                                                        (const_int 256 [0x100])) [40 <variable>._M_num_get+0 S8 A64])

Reloads for insn # 26
Reload 0: reload_in (DI) = (mem/s/u/f:DI (const:DI (plus:DI (symbol_ref:DI ("_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7daa0 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE>)
                                                            (const_int 8 [0x8]))) [7 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE+8 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/u/f:DI (const:DI (plus:DI (symbol_ref:DI ("_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7daa0 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE>)
                                                            (const_int 8 [0x8]))) [7 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE+8 S8 A64])

Reloads for insn # 27
Reload 0: reload_out (DI) = (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])

Reloads for insn # 31
Reload 0: reload_in (DI) = (mem/s/u/f:DI (const:DI (plus:DI (symbol_ref:DI ("_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7daa0 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE>)
                                                            (const_int 16 [0x10]))) [7 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE+16 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/u/f:DI (const:DI (plus:DI (symbol_ref:DI ("_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7daa0 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE>)
                                                            (const_int 16 [0x10]))) [7 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE+16 S8 A64])

Reloads for insn # 32
Reload 0: reload_in (DI) = (mem:DI (plus:DI (reg/f:DI 41 r12 [orig:75 iftmp.123 ] [75])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem:DI (plus:DI (reg/f:DI 41 r12 [orig:75 iftmp.123 ] [75])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])

Reloads for insn # 33
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (reg:DI 0 ax [97])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (reg:DI 0 ax [97])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])

Reloads for insn # 34
Reload 0: reload_out (DI) = (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 8 [0x8])) [14 <variable>._filereader.D.23414._M_gcount+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 8 [0x8])) [14 <variable>._filereader.D.23414._M_gcount+0 S8 A64])

Reloads for insn # 35
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])

Reloads for insn # 36
Reload 0: reload_in (DI) = (reg/f:DI 3 bx [orig:93 this ] [93])
	reload_out (DI) = (reg:DI 5 di [99])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/f:DI 3 bx [orig:93 this ] [93])
	reload_out_reg: (reg:DI 5 di [99])
	reload_reg_rtx: (reg:DI 5 di [99])
Reload 1: reload_in (DI) = (mem:DI (plus:DI (reg/f:DI 0 ax [orig:98 <variable>._filereader.D.23414._vptr.basic_istream ] [98])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2), optional
	reload_in_reg: (mem:DI (plus:DI (reg/f:DI 0 ax [orig:98 <variable>._filereader.D.23414._vptr.basic_istream ] [98])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])

Reloads for insn # 48
Reload 0: reload_out (DI) = (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])

Reloads for insn # 49
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 256 [0x100])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 256 [0x100])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])

Reloads for insn # 73
Reload 0: reload_out (DI) = (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._vptr.basic_istream+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._vptr.basic_istream+0 S8 A64])

Reloads for insn # 74
Reload 0: reload_in (DI) = (mem:DI (plus:DI (reg/f:DI 41 r12 [orig:75 iftmp.123 ] [75])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem:DI (plus:DI (reg/f:DI 41 r12 [orig:75 iftmp.123 ] [75])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])

Reloads for insn # 75
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (reg:DI 0 ax [103])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (reg:DI 0 ax [103])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])

Reloads for insn # 76
Reload 0: reload_out (DI) = (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 8 [0x8])) [14 <variable>._M_gcount+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 8 [0x8])) [14 <variable>._M_gcount+0 S8 A64])

Reloads for insn # 106
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 112
Reload 0: reload_out (QI) = (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 520 [0x208])) [36 <variable>._hasNext+0 S1 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 520 [0x208])) [36 <variable>._hasNext+0 S1 A64])

Reloads for insn # 143
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/v/f:DI 42 r13 [orig:94 filename ] [94]) [32 <variable>._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/v/f:DI 42 r13 [orig:94 filename ] [94]) [32 <variable>._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 151
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])

Reloads for insn # 152
Reload 0: reload_in (DI) = (reg/f:DI 3 bx [orig:93 this ] [93])
	reload_out (DI) = (reg/f:DI 5 di [orig:71 D.38474 ] [71])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/f:DI 3 bx [orig:93 this ] [93])
	reload_out_reg: (reg/f:DI 5 di [orig:71 D.38474 ] [71])
	reload_reg_rtx: (reg/f:DI 5 di [orig:71 D.38474 ] [71])
Reload 1: reload_in (DI) = (mem:DI (plus:DI (reg/f:DI 0 ax [orig:104 <variable>._filereader.D.23414._vptr.basic_istream ] [104])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2), optional
	reload_in_reg: (mem:DI (plus:DI (reg/f:DI 0 ax [orig:104 <variable>._filereader.D.23414._vptr.basic_istream ] [104])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])

Reloads for insn # 159
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.38474 ] [71])
                                                        (const_int 32 [0x20])) [16 <variable>.D.18600._M_streambuf_state+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.38474 ] [71])
                                                        (const_int 32 [0x20])) [16 <variable>.D.18600._M_streambuf_state+0 S4 A64])

Reloads for insn # 168
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])

Reloads for insn # 169
Reload 0: reload_in (DI) = (reg/f:DI 3 bx [orig:93 this ] [93])
	reload_out (DI) = (reg:DI 5 di [108])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/f:DI 3 bx [orig:93 this ] [93])
	reload_out_reg: (reg:DI 5 di [108])
	reload_reg_rtx: (reg:DI 5 di [108])
Reload 1: reload_in (DI) = (mem:DI (plus:DI (reg/f:DI 0 ax [orig:107 <variable>._filereader.D.23414._vptr.basic_istream ] [107])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2), optional
	reload_in_reg: (mem:DI (plus:DI (reg/f:DI 0 ax [orig:107 <variable>._filereader.D.23414._vptr.basic_istream ] [107])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])

Reloads for insn # 287
Reload 0: reload_in (DI) = (mem/s/f/c:DI (reg/f:DI 7 sp) [32 D.32948._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (reg/f:DI 7 sp) [32 D.32948._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 314
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 317
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 373
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 16 [0x10])) [32 D.32947._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 16 [0x10])) [32 D.32947._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 399
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 402
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 438
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])

Reloads for insn # 439
Reload 0: reload_in (DI) = (mem:DI (plus:DI (reg/f:DI 0 ax [orig:128 <variable>._filereader.D.23414._vptr.basic_istream ] [128])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem:DI (plus:DI (reg/f:DI 0 ax [orig:128 <variable>._filereader.D.23414._vptr.basic_istream ] [128])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])

Reloads for insn # 440
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                            (reg:DI 0 ax [129]))
                                                        (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                            (reg:DI 0 ax [129]))
                                                        (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])

Reloads for insn # 451
Reload 0: reload_in (QI) = (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:61 D.38610 ] [61])
                                                        (const_int 56 [0x38])) [0 <variable>._M_widen_ok+0 S1 A64])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:61 D.38610 ] [61])
                                                        (const_int 56 [0x38])) [0 <variable>._M_widen_ok+0 S1 A64])

Reloads for insn # 454
Reload 0: reload_in (QI) = (mem/s/j:QI (plus:DI (reg/f:DI 6 bp [orig:61 D.38610 ] [61])
                                                        (const_int 67 [0x43])) [0 <variable>._M_widen+10 S1 A8])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/j:QI (plus:DI (reg/f:DI 6 bp [orig:61 D.38610 ] [61])
                                                        (const_int 67 [0x43])) [0 <variable>._M_widen+10 S1 A8])

Reloads for insn # 462
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/f:DI 6 bp [orig:61 D.38610 ] [61]) [4 <variable>.D.15473._vptr.facet+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/f:DI 6 bp [orig:61 D.38610 ] [61]) [4 <variable>.D.15473._vptr.facet+0 S8 A64])

Reloads for insn # 466
Reload 0: reload_in (DI) = (mem/f:DI (plus:DI (reg/f:DI 0 ax [orig:130 <variable>.D.15473._vptr.facet ] [130])
                                                        (const_int 48 [0x30])) [64 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/f:DI (plus:DI (reg/f:DI 0 ax [orig:130 <variable>.D.15473._vptr.facet ] [130])
                                                        (const_int 48 [0x30])) [64 S8 A64])

Reloads for insn # 484
Reload 0: reload_in (QI) = (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:59 D.38639 ] [59])
                                                        (const_int 56 [0x38])) [0 <variable>._M_widen_ok+0 S1 A64])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:59 D.38639 ] [59])
                                                        (const_int 56 [0x38])) [0 <variable>._M_widen_ok+0 S1 A64])

Reloads for insn # 487
Reload 0: reload_in (QI) = (mem/s/j:QI (plus:DI (reg/f:DI 6 bp [orig:59 D.38639 ] [59])
                                                        (const_int 67 [0x43])) [0 <variable>._M_widen+10 S1 A8])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/j:QI (plus:DI (reg/f:DI 6 bp [orig:59 D.38639 ] [59])
                                                        (const_int 67 [0x43])) [0 <variable>._M_widen+10 S1 A8])

Reloads for insn # 495
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/f:DI 6 bp [orig:59 D.38639 ] [59]) [4 <variable>.D.15473._vptr.facet+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/f:DI 6 bp [orig:59 D.38639 ] [59]) [4 <variable>.D.15473._vptr.facet+0 S8 A64])

Reloads for insn # 499
Reload 0: reload_in (DI) = (mem/f:DI (plus:DI (reg/f:DI 0 ax [orig:133 <variable>.D.15473._vptr.facet ] [133])
                                                        (const_int 48 [0x30])) [64 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/f:DI (plus:DI (reg/f:DI 0 ax [orig:133 <variable>.D.15473._vptr.facet ] [133])
                                                        (const_int 48 [0x30])) [64 S8 A64])

Reloads for insn # 797
Reload 0: reload_in (QI) = (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])

Reloads for insn # 526
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 528
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:58 prephitmp.517 ] [58])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:58 prephitmp.517 ] [58])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 534
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 538
Reload 0: reload_in (QI) = (mem:QI (reg/f:DI 0 ax [orig:58 prephitmp.517 ] [58]) [0 S1 A8])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem:QI (reg/f:DI 0 ax [orig:58 prephitmp.517 ] [58]) [0 S1 A8])

Reloads for insn # 545
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])

Reloads for insn # 546
Reload 0: reload_in (DI) = (mem:DI (plus:DI (reg/f:DI 0 ax [orig:138 <variable>._filereader.D.23414._vptr.basic_istream ] [138])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem:DI (plus:DI (reg/f:DI 0 ax [orig:138 <variable>._filereader.D.23414._vptr.basic_istream ] [138])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])

Reloads for insn # 547
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                            (reg:DI 0 ax [139]))
                                                        (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                                                            (reg:DI 0 ax [139]))
                                                        (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])
deleting insn with uid = 38.
deleting insn with uid = 118.
deleting insn with uid = 146.
deleting insn with uid = 161.
deleting insn with uid = 162.
deleting insn with uid = 171.
deleting insn with uid = 180.
deleting insn with uid = 182.
deleting insn with uid = 653.
deleting insn with uid = 685.
deleting insn with uid = 307.
deleting insn with uid = 324.
deleting insn with uid = 325.
deleting insn with uid = 681.
deleting insn with uid = 392.
deleting insn with uid = 409.
deleting insn with uid = 410.
deleting insn with uid = 467.
deleting insn with uid = 472.
deleting insn with uid = 500.
deleting insn with uid = 504.


try_optimize_cfg iteration 1

Forwarding edge 2->3 to 5 failed.
Forwarding edge 6->7 to 12 failed.
Forwarding edge 17->18 to 20 failed.
Forwarding edge 21->22 to 59 failed.
Forwarding edge 29->30 to 32 failed.
Forwarding edge 32->33 to 40 failed.
Forwarding edge 36->37 to 47 failed.
Deleted label in block 39.
Forwarding edge 47->48 to 51 failed.
Deleted label in block 50.
Forwarding edge 64->65 to 66 failed.
Deleting fallthru block 65.
deleting insn with uid = 597.
deleting block 65
Forwarding edge 66->67 to 75 failed.
Forwarding edge 72->73 to 74 failed.
Deleting fallthru block 73.
deleting insn with uid = 599.
deleting block 73
Forwarding edge 80->81 to 68 failed.


try_optimize_cfg iteration 2

Forwarding edge 2->3 to 5 failed.
Forwarding edge 6->7 to 12 failed.
Forwarding edge 17->18 to 20 failed.
Forwarding edge 21->22 to 59 failed.
Forwarding edge 29->30 to 32 failed.
Forwarding edge 32->33 to 40 failed.
Forwarding edge 36->37 to 47 failed.
Forwarding edge 47->48 to 51 failed.
Forwarding edge 66->67 to 75 failed.
Forwarding edge 80->81 to 68 failed.


try_optimize_cfg iteration 1

Forwarding edge 2->3 to 5 failed.
Forwarding edge 6->7 to 12 failed.
Forwarding edge 17->18 to 20 failed.
Forwarding edge 21->22 to 59 failed.
Forwarding edge 29->30 to 32 failed.
Forwarding edge 32->33 to 40 failed.
Forwarding edge 36->37 to 47 failed.
Forwarding edge 47->48 to 51 failed.
Forwarding edge 66->67 to 75 failed.
Forwarding edge 80->81 to 68 failed.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 13.
verify found no changes in insn with uid = 39.
verify found no changes in insn with uid = 52.
verify found no changes in insn with uid = 57.
verify found no changes in insn with uid = 63.
verify found no changes in insn with uid = 86.
verify found no changes in insn with uid = 630.
verify found no changes in insn with uid = 117.
verify found no changes in insn with uid = 131.
verify found no changes in insn with uid = 145.
verify found no changes in insn with uid = 163.
verify found no changes in insn with uid = 172.
verify found no changes in insn with uid = 181.
verify found no changes in insn with uid = 621.
verify found no changes in insn with uid = 192.
verify found no changes in insn with uid = 198.
verify found no changes in insn with uid = 206.
verify found no changes in insn with uid = 215.
verify found no changes in insn with uid = 218.
verify found no changes in insn with uid = 226.
verify found no changes in insn with uid = 233.
verify found no changes in insn with uid = 240.
verify found no changes in insn with uid = 246.
verify found no changes in insn with uid = 252.
verify found no changes in insn with uid = 261.
verify found no changes in insn with uid = 266.
verify found no changes in insn with uid = 326.
verify found no changes in insn with uid = 335.
verify found no changes in insn with uid = 340.
verify found no changes in insn with uid = 411.
verify found no changes in insn with uid = 429.
verify found no changes in insn with uid = 445.
verify found no changes in insn with uid = 460.
rescanning insn with uid = 466.
deleting insn with uid = 466.
verify found no changes in insn with uid = 475.
verify found no changes in insn with uid = 479.
verify found no changes in insn with uid = 493.
rescanning insn with uid = 499.
deleting insn with uid = 499.
verify found no changes in insn with uid = 507.
verify found no changes in insn with uid = 532.
verify found no changes in insn with uid = 560.
verify found no changes in insn with uid = 566.
verify found no changes in insn with uid = 649.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 83 n_edges 118 count 152 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 83 n_edges 118 count 172 (  2.1)


Fasta_reader::Fasta_reader(std::string)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={79d,42u,2d} r1={63d,11u} r2={44d} r3={1d,59u,5d} r4={63d,20u} r5={88d,67u,4d} r6={4d,27u} r7={1d,159u,11d} r8={43d} r9={43d} r10={43d} r11={43d} r12={43d} r13={43d} r14={43d} r15={43d} r16={11u} r17={79d,19u} r18={43d} r19={43d} r20={5d} r21={44d} r22={44d} r23={44d} r24={44d} r25={44d} r26={44d} r27={44d} r28={44d} r29={43d} r30={43d} r31={43d} r32={43d} r33={43d} r34={43d} r35={43d} r36={43d} r37={44d} r38={44d} r39={44d} r40={43d} r41={14d,8u,1d} r42={12d,15u} r43={2d,9u} r44={2d,5u} r45={43d} r46={43d} r47={43d} r48={43d} r49={43d} r50={43d} r51={43d} r52={43d} 
;;    total ref usage 2577{2097d,452u,28e} in 392{349 regular + 43 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 7 [sp] 16 [argp]
;; lr  use 	 4 [si] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 4 [si] 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 4 [si] 5 [di] 6 [bp] 41 [r12] 42 [r13] 44 [r15]
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 Fasta_reader.cpp:7 (set (reg/f:DI 3 bx [orig:93 this ] [93])
        (reg:DI 5 di [ this ])) 89 {*movdi_1_rex64} (nil))

(insn 3 2 4 2 Fasta_reader.cpp:7 (set (reg/v/f:DI 42 r13 [orig:94 filename ] [94])
        (reg:DI 4 si [ filename ])) 89 {*movdi_1_rex64} (nil))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 8 4 10 2 Fasta_reader.cpp:7 (var_location:DI this (reg/f:DI 3 bx [orig:93 this ] [93])) -1 (nil))

(insn 10 8 11 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:440 (parallel [
            (set (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(debug_insn 11 10 12 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:440 (var_location:DI this (reg/f:DI 6 bp [orig:78 D.38424 ] [78])) -1 (nil))

(insn 12 11 13 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:452 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:78 D.38424 ] [78])) 89 {*movdi_1_rex64} (nil))

(call_insn 13 12 14 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:452 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_baseC2Ev") [flags 0x41]  <function_decl 0x7f48765df200 __base_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 14 13 15 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:452 (set (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                (const_int 256 [0x100])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])
        (const:DI (plus:DI (symbol_ref:DI ("_ZTVSt9basic_iosIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4876321640 _ZTVSt9basic_iosIcSt11char_traitsIcEE>)
                (const_int 16 [0x10])))) 89 {*movdi_1_rex64} (nil))

(insn 15 14 16 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:452 (set (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                (const_int 216 [0xd8])) [35 <variable>._M_tie+0 S8 A64])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 16 15 17 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:452 (set (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                (const_int 224 [0xe0])) [0 <variable>._M_fill+0 S1 A64])
        (const_int 0 [0x0])) 62 {*movqi_1} (nil))

(insn 17 16 18 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:452 (set (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                (const_int 225 [0xe1])) [36 <variable>._M_fill_init+0 S1 A8])
        (const_int 0 [0x0])) 62 {*movqi_1} (nil))

(insn 18 17 19 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:452 (set (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                (const_int 232 [0xe8])) [37 <variable>._M_streambuf+0 S8 A64])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 19 18 20 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:452 (set (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 20 19 21 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:452 (set (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                (const_int 248 [0xf8])) [39 <variable>._M_num_put+0 S8 A64])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 21 20 23 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:452 (set (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:78 D.38424 ] [78])
                (const_int 256 [0x100])) [40 <variable>._M_num_get+0 S8 A64])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(debug_insn 23 21 24 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:440 (var_location:DI this (reg/f:DI 3 bx [orig:93 this ] [93])) -1 (nil))

(debug_insn 24 23 26 2 (var_location:DI __vtt_parm (const:DI (plus:DI (symbol_ref:DI ("_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7daa0 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE>)
            (const_int 8 [0x8])))) -1 (nil))

(insn 26 24 27 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:582 (set (reg/f:DI 41 r12 [orig:75 iftmp.123 ] [75])
        (mem/s/u/f:DI (const:DI (plus:DI (symbol_ref:DI ("_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7daa0 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE>)
                    (const_int 8 [0x8]))) [7 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE+8 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/u/f:DI (const:DI (plus:DI (symbol_ref:DI ("_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7daa0 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE>)
                    (const_int 8 [0x8]))) [7 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE+8 S8 A64])
        (nil)))

(insn 27 26 31 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:582 (set (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
        (reg/f:DI 41 r12 [orig:75 iftmp.123 ] [75])) 89 {*movdi_1_rex64} (nil))

(insn 31 27 32 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:582 (set (reg/f:DI 44 r15 [orig:73 iftmp.125 ] [73])
        (mem/s/u/f:DI (const:DI (plus:DI (symbol_ref:DI ("_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7daa0 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE>)
                    (const_int 16 [0x10]))) [7 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE+16 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/u/f:DI (const:DI (plus:DI (symbol_ref:DI ("_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7daa0 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE>)
                    (const_int 16 [0x10]))) [7 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE+16 S8 A64])
        (nil)))

(insn 32 31 33 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:582 (set (reg:DI 0 ax [97])
        (mem:DI (plus:DI (reg/f:DI 41 r12 [orig:75 iftmp.123 ] [75])
                (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem:DI (plus:DI (reg/f:DI 41 r12 [orig:75 iftmp.123 ] [75])
                (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])
        (nil)))

(insn 33 32 34 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:582 (set (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                (reg:DI 0 ax [97])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])
        (reg/f:DI 44 r15 [orig:73 iftmp.125 ] [73])) 89 {*movdi_1_rex64} (nil))

(insn 34 33 35 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:582 (set (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                (const_int 8 [0x8])) [14 <variable>._filereader.D.23414._M_gcount+0 S8 A64])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 35 34 800 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:583 (set (reg/f:DI 0 ax [orig:98 <variable>._filereader.D.23414._vptr.basic_istream ] [98])
        (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
        (nil)))

(insn 800 35 36 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:583 (set (reg:DI 5 di [99])
        (reg/f:DI 3 bx [orig:93 this ] [93])) 89 {*movdi_1_rex64} (nil))

(insn 36 800 37 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:583 (parallel [
            (set (reg:DI 5 di [99])
                (plus:DI (reg:DI 5 di [99])
                    (mem:DI (plus:DI (reg/f:DI 0 ax [orig:98 <variable>._filereader.D.23414._vptr.basic_istream ] [98])
                            (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 37 36 39 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:583 (set (reg:DI 4 si)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(call_insn 39 37 737 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:583 (call (mem:QI (symbol_ref:DI ("_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E") [flags 0x41]  <function_decl 0x7f4876329600 init>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 31 [0x1f])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  4 (ab,abcall,eh)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
(note 737 39 739 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 739 737 740 3 (set (pc)
        (label_ref 738)) 638 {jump} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]


;; Succ edge  5 [100.0%] 

(barrier 740 739 655)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 4 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 42 [r13]
;; live  in  	 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 42 [r13]
;; live  kill	

;; Pred edge  2 (ab,abcall,eh)
(code_label/s 655 740 658 4 96 "" [1 uses])

(note 658 655 656 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 656 658 42 4 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 42 656 741 4 "" NOTE_INSN_DELETED_LABEL 38)

(jump_insn 741 42 742 4 (set (pc)
        (label_ref 83)) 638 {jump} (nil))
;; End of basic block 4 -> ( 11)
;; lr  out 	 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  11 [100.0%] 

(barrier 742 741 738)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 43 [r14] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; live  gen 	 5 [di] 43 [r14]
;; live  kill	 17 [flags]

;; Pred edge  3 [100.0%] 
(code_label 738 742 47 5 109 "" [1 uses])

(note 47 738 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:440 (set (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
        (const:DI (plus:DI (symbol_ref:DI ("_ZTVSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7d820 _ZTVSt14basic_ifstreamIcSt11char_traitsIcEE>)
                (const_int 24 [0x18])))) 89 {*movdi_1_rex64} (nil))

(insn 49 48 50 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:440 (set (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                (const_int 256 [0x100])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])
        (const:DI (plus:DI (symbol_ref:DI ("_ZTVSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7d820 _ZTVSt14basic_ifstreamIcSt11char_traitsIcEE>)
                (const_int 64 [0x40])))) 89 {*movdi_1_rex64} (nil))

(insn 50 49 51 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:440 (parallel [
            (set (reg/f:DI 43 r14 [144])
                (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 51 50 52 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:440 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [144])) 89 {*movdi_1_rex64} (nil))

(call_insn 52 51 53 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:440 (call (mem:QI (symbol_ref:DI ("_ZNSt13basic_filebufIcSt11char_traitsIcEEC1Ev") [flags 0x41]  <function_decl 0x7f4875e7c100 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 26 [0x1a])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 5 -> ( 6 9)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  9 (ab,abcall,eh)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 53 52 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 56 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (set (reg:DI 4 si)
        (reg/f:DI 43 r14 [144])) 89 {*movdi_1_rex64} (nil))

(insn 56 55 57 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:78 D.38424 ] [78])) 89 {*movdi_1_rex64} (nil))

(call_insn 57 56 743 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (call (mem:QI (symbol_ref:DI ("_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E") [flags 0x41]  <function_decl 0x7f4876329600 init>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 27 [0x1b])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  8 (ab,abcall,eh)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 743 57 745 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 745 743 746 7 (set (pc)
        (label_ref 744)) 638 {jump} (nil))
;; End of basic block 7 -> ( 12)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]


;; Succ edge  12 [100.0%] 

(barrier 746 745 659)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 8 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 42 [r13] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 42 [r13]
;; live  kill	

;; Pred edge  6 (ab,abcall,eh)
(code_label/s 659 746 662 8 97 "" [1 uses])

(note 662 659 660 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 660 662 60 8 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 60 660 62 8 "" NOTE_INSN_DELETED_LABEL 40)

(insn 62 60 63 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [144])) 89 {*movdi_1_rex64} (nil))

(call_insn 63 62 747 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (call (mem:QI (symbol_ref:DI ("_ZNSt13basic_filebufIcSt11char_traitsIcEED1Ev") [flags 0x41]  <function_decl 0x7f4875e7c400 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 28 [0x1c])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 747 63 748 8 (set (pc)
        (label_ref 66)) 638 {jump} (nil))
;; End of basic block 8 -> ( 10)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]


;; Succ edge  10 [100.0%] 

(barrier 748 747 663)

;; Start of basic block ( 5) -> 9
;; bb 9 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 9 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 42 [r13]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 42 [r13]
;; live  kill	

;; Pred edge  5 (ab,abcall,eh)
(code_label/s 663 748 666 9 98 "" [1 uses])

(note 666 663 664 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 664 666 66 9 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label/s 66 664 67 10 41 "" [2 uses])

(note 67 66 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(debug_insn 71 67 72 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (var_location:DI this (reg/f:DI 3 bx [orig:93 this ] [93])) -1 (nil))

(debug_insn 72 71 73 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (var_location:DI __vtt_parm (const:DI (plus:DI (symbol_ref:DI ("_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE") [flags 0x40]  <var_decl 0x7f4875e7daa0 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE>)
            (const_int 8 [0x8])))) -1 (nil))

(insn 73 72 74 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:102 (set (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._vptr.basic_istream+0 S8 A64])
        (reg/f:DI 41 r12 [orig:75 iftmp.123 ] [75])) 89 {*movdi_1_rex64} (nil))

(insn 74 73 75 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:102 (set (reg:DI 0 ax [103])
        (mem:DI (plus:DI (reg/f:DI 41 r12 [orig:75 iftmp.123 ] [75])
                (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 75 74 76 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:102 (set (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                (reg:DI 0 ax [103])) [4 <variable>.D.18600._vptr.ios_base+0 S8 A64])
        (reg/f:DI 44 r15 [orig:73 iftmp.125 ] [73])) 89 {*movdi_1_rex64} (nil))

(insn 76 75 667 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/istream:102 (set (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                (const_int 8 [0x8])) [14 <variable>._M_gcount+0 S8 A64])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  11 [100.0%]  (fallthru)

(note/s 667 76 83 "" NOTE_INSN_DELETED_LABEL 99)

;; Start of basic block ( 10 4) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label/s 83 667 84 11 43 "" [2 uses])

(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:78 D.38424 ] [78])) 89 {*movdi_1_rex64} (nil))

(call_insn 86 85 629 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (call (mem:QI (symbol_ref:DI ("_ZNSt9basic_iosIcSt11char_traitsIcEED2Ev") [flags 0x41]  <function_decl 0x7f4876329e00 __base_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 30 [0x1e])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 629 86 630 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])) 89 {*movdi_1_rex64} (nil))

(call_insn 630 629 88 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:441 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 11 -> ()
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]



(barrier 88 630 744)

;; Start of basic block ( 7) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14]
;; lr  use 	 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 41 [r12]
;; live  kill	

;; Pred edge  7 [100.0%] 
(code_label 744 88 90 12 110 "" [1 uses])

(note 90 744 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(debug_insn 91 90 92 12 Fasta_reader.cpp:7 (var_location:DI D.4294967256 (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
        (const_int 528 [0x210]))) -1 (nil))

(debug_insn 92 91 93 12 Fasta_reader.cpp:7 (var_location:DI this (debug_expr:DI D#40)) -1 (nil))

(debug_insn 93 92 94 12 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 94 93 95 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:101 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 95 94 96 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(debug_insn 96 95 97 12 (var_location:DI this (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(debug_insn 97 96 98 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI D.4294967281 (debug_expr:DI D#40)) -1 (nil))

(debug_insn 98 97 99 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI this (debug_expr:DI D#15)) -1 (nil))

(debug_insn 99 98 100 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI __dat (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 100 99 101 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 101 100 102 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI D.4294967285 (debug_expr:DI D#15)) -1 (nil))

(debug_insn 102 101 103 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI this (debug_expr:DI D#11)) -1 (nil))

(debug_insn 103 102 104 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 104 103 105 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#11)) -1 (nil))

(debug_insn 105 104 106 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 106 105 110 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (set (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])
        (const:DI (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
                (const_int 24 [0x18])))) 89 {*movdi_1_rex64} (nil))

(debug_insn 110 106 111 12 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 111 110 112 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 112 111 113 12 Fasta_reader.cpp:9 (set (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                (const_int 520 [0x208])) [36 <variable>._hasNext+0 S1 A64])
        (const_int 0 [0x0])) 62 {*movqi_1} (nil))

(debug_insn 113 112 114 12 Fasta_reader.cpp:9 (var_location:DI __lhs (reg/v/f:DI 42 r13 [orig:94 filename ] [94])) -1 (nil))

(debug_insn 114 113 718 12 Fasta_reader.cpp:9 (var_location:DI __rhs (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <string_cst 0x7f4875113cc0>)) -1 (nil))

(insn 718 114 115 12 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(insn 115 718 116 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2267 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <string_cst 0x7f4875113cc0>)) 89 {*movdi_1_rex64} (nil))

(insn 116 115 117 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2267 (set (reg:DI 5 di)
        (reg/v/f:DI 42 r13 [orig:94 filename ] [94])) 89 {*movdi_1_rex64} (nil))

(call_insn 117 116 579 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2267 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNKSs7compareEPKc") [flags 0x41]  <function_decl 0x7f4876803300 compare>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 12 -> ( 13 82)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]


;; Succ edge  13 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
(note 579 117 120 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 120 579 121 13 Fasta_reader.cpp:11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:85 D.38031 ] [85])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 121 120 122 13 Fasta_reader.cpp:11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14]
;; lr  use 	 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 41 [r12]
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 122 121 123 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(debug_insn 123 122 124 14 (var_location:DI this (reg/v/f:DI 42 r13 [orig:94 filename ] [94])) -1 (nil))

(debug_insn 124 123 125 14 (var_location:DI __s (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <string_cst 0x7f4875113d50>)) -1 (nil))

(debug_insn 125 124 126 14 (var_location:DI this (reg/v/f:DI 42 r13 [orig:94 filename ] [94])) -1 (nil))

(debug_insn 126 125 127 14 (var_location:DI __s (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <string_cst 0x7f4875113d50>)) -1 (nil))

(debug_insn 127 126 719 14 (var_location:DI __s (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <string_cst 0x7f4875113d50>)) -1 (nil))

(insn 719 127 128 14 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(insn 128 719 129 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:975 (set (reg:DI 1 dx)
        (const_int 9 [0x9])) 89 {*movdi_1_rex64} (nil))

(insn 129 128 130 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:975 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <string_cst 0x7f4875113d50>)) 89 {*movdi_1_rex64} (nil))

(insn 130 129 131 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:975 (set (reg:DI 5 di)
        (reg/v/f:DI 42 r13 [orig:94 filename ] [94])) 89 {*movdi_1_rex64} (nil))

(call_insn 131 130 132 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:975 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs6assignEPKcm") [flags 0x41]  <function_decl 0x7f48767bab00 assign>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 14 -> ( 15 82)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]


;; Succ edge  15 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14]
;; lr  use 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 41 [r12]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [50.0%] 
(code_label 132 131 133 15 46 "" [1 uses])

(note 133 132 134 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(debug_insn 134 133 135 15 (var_location:DI this (reg/v/f:DI 42 r13 [orig:94 filename ] [94])) -1 (nil))

(debug_insn 135 134 136 15 (var_location:DI this (reg/v/f:DI 42 r13 [orig:94 filename ] [94])) -1 (nil))

(debug_insn 136 135 137 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (var_location:DI D.4294967242 (mem/s/f/j:DI (reg/v/f:DI 42 r13 [orig:94 filename ] [94]) [0 <variable>._M_dataplus._M_p+0 S8 A64])) -1 (nil))

(debug_insn 137 136 138 15 Fasta_reader.cpp:14 (var_location:DI this (reg/f:DI 3 bx [orig:93 this ] [93])) -1 (nil))

(debug_insn 138 137 139 15 Fasta_reader.cpp:14 (var_location:DI __s (debug_expr:DI D#54)) -1 (nil))

(debug_insn 139 138 140 15 (var_location:SI __mode (const_int 8 [0x8])) -1 (nil))

(debug_insn 140 139 141 15 (var_location:SI __a (const_int 8 [0x8])) -1 (nil))

(debug_insn 141 140 720 15 (var_location:SI __b (const_int 8 [0x8])) -1 (nil))

(insn 720 141 142 15 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(insn 142 720 143 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:527 (set (reg:SI 1 dx)
        (const_int 8 [0x8])) 47 {*movsi_1} (nil))

(insn 143 142 144 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:527 (set (reg:DI 4 si)
        (mem/s/f:DI (reg/v/f:DI 42 r13 [orig:94 filename ] [94]) [32 <variable>._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 144 143 145 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:527 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [144])) 89 {*movdi_1_rex64} (nil))

(call_insn 145 144 580 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:527 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSt13basic_filebufIcSt11char_traitsIcEE4openEPKcSt13_Ios_Openmode") [flags 0x41]  <function_decl 0x7f4876007800 open>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))
;; End of basic block 15 -> ( 16 82)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  16 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  15 [100.0%]  (fallthru)
(note 580 145 148 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 148 580 149 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:527 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [orig:72 D.38467 ] [72])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 149 148 150 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:527 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 166)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 16 -> ( 17 19)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 42 [r13]


;; Succ edge  17 [10.1%]  (fallthru)
;; Succ edge  19 [89.9%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  16 [10.1%]  (fallthru)
(note 150 149 151 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 151 150 801 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:528 (set (reg/f:DI 0 ax [orig:104 <variable>._filereader.D.23414._vptr.basic_istream ] [104])
        (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
        (nil)))

(insn 801 151 152 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:528 (set (reg/f:DI 5 di [orig:71 D.38474 ] [71])
        (reg/f:DI 3 bx [orig:93 this ] [93])) 89 {*movdi_1_rex64} (nil))

(insn 152 801 153 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:528 (parallel [
            (set (reg/f:DI 5 di [orig:71 D.38474 ] [71])
                (plus:DI (reg/f:DI 5 di [orig:71 D.38474 ] [71])
                    (mem:DI (plus:DI (reg/f:DI 0 ax [orig:104 <variable>._filereader.D.23414._vptr.basic_istream ] [104])
                            (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(debug_insn 153 152 154 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:528 (var_location:DI this (reg/f:DI 5 di [orig:71 D.38474 ] [71])) -1 (nil))

(debug_insn 154 153 155 17 (var_location:SI __state (const_int 4 [0x4])) -1 (nil))

(debug_insn 155 154 156 17 (var_location:DI this (reg/f:DI 5 di [orig:71 D.38474 ] [71])) -1 (nil))

(debug_insn 156 155 157 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:128 (var_location:SI D.4294967241 (mem/s/j:SI (plus:DI (reg/f:DI 5 di [orig:71 D.38474 ] [71])
            (const_int 32 [0x20])) [0 <variable>.D.18600._M_streambuf_state+0 S4 A64])) -1 (nil))

(debug_insn 157 156 158 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:148 (var_location:SI __a (debug_expr:SI D#55)) -1 (nil))

(debug_insn 158 157 159 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:148 (var_location:SI __b (const_int 4 [0x4])) -1 (nil))

(insn 159 158 160 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:148 (set (reg:SI 4 si [105])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.38474 ] [71])
                (const_int 32 [0x20])) [16 <variable>.D.18600._M_streambuf_state+0 S4 A64])) 47 {*movsi_1} (nil))

(insn 160 159 721 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:148 (parallel [
            (set (reg:SI 4 si [105])
                (ior:SI (reg:SI 4 si [105])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 396 {*iorsi_1} (expr_list:REG_EQUAL (ior:SI (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.38474 ] [71])
                    (const_int 32 [0x20])) [16 <variable>.D.18600._M_streambuf_state+0 S4 A64])
            (const_int 4 [0x4]))
        (nil)))

(insn 721 160 163 17 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(call_insn 163 721 749 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:148 (call (mem:QI (symbol_ref:DI ("_ZNSt9basic_iosIcSt11char_traitsIcEE5clearESt12_Ios_Iostate") [flags 0x41]  <function_decl 0x7f4876302c00 clear>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (nil))))
;; End of basic block 17 -> ( 18 82)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  18 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp] 42 [r13]
;; live  gen 	
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
(note 749 163 750 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(jump_insn 750 749 751 18 (set (pc)
        (label_ref 173)) 638 {jump} (nil))
;; End of basic block 18 -> ( 20)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 42 [r13]


;; Succ edge  20 [100.0%] 

(barrier 751 750 166)

;; Start of basic block ( 16) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  16 [89.9%] 
(code_label 166 751 167 19 47 "" [1 uses])

(note 167 166 168 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 802 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:532 (set (reg/f:DI 0 ax [orig:107 <variable>._filereader.D.23414._vptr.basic_istream ] [107])
        (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
        (nil)))

(insn 802 168 169 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:532 (set (reg:DI 5 di [108])
        (reg/f:DI 3 bx [orig:93 this ] [93])) 89 {*movdi_1_rex64} (nil))

(insn 169 802 722 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:532 (parallel [
            (set (reg:DI 5 di [108])
                (plus:DI (reg:DI 5 di [108])
                    (mem:DI (plus:DI (reg/f:DI 0 ax [orig:107 <variable>._filereader.D.23414._vptr.basic_istream ] [107])
                            (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 722 169 170 19 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(insn 170 722 172 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:532 (set (reg:SI 4 si)
        (const_int 0 [0x0])) 47 {*movsi_1} (nil))

(call_insn 172 170 173 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:532 (call (mem:QI (symbol_ref:DI ("_ZNSt9basic_iosIcSt11char_traitsIcEE5clearESt12_Ios_Iostate") [flags 0x41]  <function_decl 0x7f4876302c00 clear>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (nil))))
;; End of basic block 19 -> ( 20 82)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  20 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh)

;; Start of basic block ( 19 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	 17 [flags]

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%] 
(code_label 173 172 174 20 48 "" [1 uses])

(note 174 173 175 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(debug_insn 175 174 176 20 Fasta_reader.cpp:15 (var_location:DI D.4294967255 (reg/f:DI 3 bx [orig:93 this ] [93])) -1 (nil))

(debug_insn 176 175 177 20 Fasta_reader.cpp:15 (var_location:DI this (debug_expr:DI D#41)) -1 (nil))

(debug_insn 177 176 178 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:505 (var_location:DI D.4294967246 (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 178 177 179 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:505 (var_location:DI this (debug_expr:DI D#50)) -1 (nil))

(insn 179 178 181 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:223 (parallel [
            (set (reg/f:DI 5 di [109])
                (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                    (const_int 120 [0x78])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(call_insn 181 179 582 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:223 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNKSt12__basic_fileIcE7is_openEv") [flags 0x41]  <function_decl 0x7f4875fba800 is_open>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 33 [0x21])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 20 -> ( 21 23)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 42 [r13]


;; Succ edge  21 [100.0%]  (fallthru)
;; Succ edge  23 (ab,abcall,eh)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  20 [100.0%]  (fallthru)
(note 582 181 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 184 582 185 21 Fasta_reader.cpp:15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:70 D.38488 ] [70])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (nil))

(jump_insn 185 184 752 21 Fasta_reader.cpp:15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 194)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 21 -> ( 26 22)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 42 [r13]


;; Succ edge  26 [50.0%] 
;; Succ edge  22 [50.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  21 [50.0%]  (fallthru)
(note 752 185 754 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(jump_insn 754 752 755 22 (set (pc)
        (label_ref 753)) 638 {jump} (nil))
;; End of basic block 22 -> ( 59)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp]
;; live  out 	 3 [bx] 7 [sp]


;; Succ edge  59 [100.0%] 

(barrier 755 754 651)

;; Start of basic block ( 20) -> 23
;; bb 23 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 23 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 7 [sp] 16 [argp]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 42 [r13]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags] 42 [r13]
;; live  kill	

;; Pred edge  20 (ab,abcall,eh)
(code_label/s 651 755 654 23 95 "" [1 uses])

(note 654 651 652 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 652 654 603 23 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(insn 603 652 604 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [101])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 604 603 707 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 189)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 23 -> ( 25 24)
;; lr  out 	 7 [sp] 42 [r13]
;; live  out 	 7 [sp] 42 [r13]


;; Succ edge  25 [29.0%] 
;; Succ edge  24 [71.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 42 [r13]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp] 42 [r13]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  23 [71.0%]  (fallthru)
(note 707 604 620 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 620 707 621 24 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])) 89 {*movdi_1_rex64} (nil))

(call_insn 621 620 606 24 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 24 -> ()
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]



(barrier 606 621 189)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 42 [r13]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp] 42 [r13]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  23 [29.0%] 
(code_label/s 189 606 190 25 51 "" [2 uses])

(note 190 189 191 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:222 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])) 89 {*movdi_1_rex64} (nil))

(call_insn 192 191 193 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/fstream:222 (call (mem:QI (symbol_ref:DI ("__cxa_call_unexpected") [flags 0x41]  <function_decl 0x7f48776cbc00 __cxa_call_unexpected>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 25 -> ()
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]



(barrier 193 192 194)

;; Start of basic block ( 21) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13]
;; live  gen 	 5 [di] 41 [r12] 44 [r15]
;; live  kill	 17 [flags]

;; Pred edge  21 [50.0%] 
(code_label 194 193 195 26 49 "" [1 uses])

(note 195 194 196 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 723 26 Fasta_reader.cpp:16 (parallel [
            (set (reg/f:DI 44 r15 [143])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 723 196 197 26 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(insn 197 723 198 26 Fasta_reader.cpp:16 (set (reg:DI 5 di)
        (reg/f:DI 44 r15 [143])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(call_insn 198 197 199 26 Fasta_reader.cpp:16 (call (mem:QI (symbol_ref:DI ("_Z10stacktracev") [flags 0x41]  <function_decl 0x7f4875ac0a00 stacktrace>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 26 -> ( 27 82)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 44 [r15]


;; Succ edge  27 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 4 [si] 5 [di] 6 [bp]
;; live  kill	

;; Pred edge  26 [100.0%]  (fallthru)
(note 199 198 200 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(debug_insn 200 199 201 27 (var_location:DI __lhs (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 201 200 203 27 (var_location:DI __rhs (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <string_cst 0x7f487523a140>)) -1 (nil))

(insn 203 201 204 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2201 (set (reg/f:DI 6 bp [141])
        (reg/f:DI 7 sp)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 0 [0x0]))
        (nil)))

(insn 204 203 205 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2201 (set (reg:DI 4 si)
        (reg/f:DI 44 r15 [143])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(insn 205 204 206 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2201 (set (reg:DI 5 di)
        (reg/f:DI 7 sp)) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 0 [0x0]))
        (nil)))

(call_insn 206 205 207 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2201 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 3 [0x3])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 27 -> ( 28 46)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  28 [100.0%]  (fallthru)
;; Succ edge  46 (ab,abcall,eh)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru)
(note 207 206 208 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(debug_insn 208 207 209 28 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 0 [0x0]))) -1 (nil))

(debug_insn 209 208 210 28 (var_location:DI __s (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <string_cst 0x7f487523a140>)) -1 (nil))

(debug_insn 210 209 212 28 (var_location:DI __s (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <string_cst 0x7f487523a140>)) -1 (nil))

(insn 212 210 213 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:871 (set (reg:DI 1 dx)
        (const_int 26 [0x1a])) 89 {*movdi_1_rex64} (nil))

(insn 213 212 214 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:871 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <string_cst 0x7f487523a140>)) 89 {*movdi_1_rex64} (nil))

(insn 214 213 215 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:871 (set (reg:DI 5 di)
        (reg/f:DI 7 sp)) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 0 [0x0]))
        (nil)))

(call_insn 215 214 216 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:871 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs6appendEPKcm") [flags 0x41]  <function_decl 0x7f48767ba400 append>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 21 [0x15])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 28 -> ( 29 31)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  29 [100.0%]  (fallthru)
;; Succ edge  31 (ab,abcall,eh)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 43 [r14] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 43 [r14]
;; live  kill	

;; Pred edge  28 [100.0%]  (fallthru)
(note 216 215 217 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 217 216 218 29 Fasta_reader.cpp:16 (set (reg:DI 5 di)
        (const_int 8 [0x8])) 89 {*movdi_1_rex64} (nil))

(call_insn 218 217 219 29 Fasta_reader.cpp:16 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_allocate_exception") [flags 0x41]  <function_decl 0x7f4875714a00 __cxa_allocate_exception>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 219 218 221 29 Fasta_reader.cpp:16 (set (reg/f:DI 43 r14 [orig:90 D.32951 ] [90])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(debug_insn 221 219 222 29 Fasta_reader.cpp:16 (var_location:DI __lhs (plus:DI (reg/f:DI 7 sp)
        (const_int 0 [0x0]))) -1 (nil))

(debug_insn 222 221 224 29 Fasta_reader.cpp:16 (var_location:DI __rhs (reg/v/f:DI 42 r13 [orig:94 filename ] [94])) -1 (nil))

(insn 224 222 225 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2164 (set (reg:DI 4 si)
        (reg/f:DI 7 sp)) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 0 [0x0]))
        (nil)))

(insn 225 224 226 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2164 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [orig:90 D.32951 ] [90])) 89 {*movdi_1_rex64} (nil))

(call_insn 226 225 756 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2164 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 5 [0x5])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 29 -> ( 30 35)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  30 [100.0%]  (fallthru)
;; Succ edge  35 (ab,abcall,eh)

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  29 [100.0%]  (fallthru)
(note 756 226 758 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(jump_insn 758 756 759 30 (set (pc)
        (label_ref 757)) 638 {jump} (nil))
;; End of basic block 30 -> ( 32)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  32 [100.0%] 

(barrier 759 758 675)

;; Start of basic block ( 28) -> 31
;; bb 31 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 31 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 42 [r13] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 42 [r13]
;; live  kill	

;; Pred edge  28 (ab,abcall,eh)
(code_label/s 675 759 678 31 101 "" [1 uses])

(note 678 675 676 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 676 678 229 31 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 229 676 232 31 "" NOTE_INSN_DELETED_LABEL 53)

(insn 232 229 233 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2203 (set (reg:DI 5 di)
        (reg/f:DI 7 sp)) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 0 [0x0]))
        (nil)))

(call_insn 233 232 760 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2203 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 22 [0x16])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 760 233 761 31 (set (pc)
        (label_ref 329)) 638 {jump} (nil))
;; End of basic block 31 -> ( 47)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  47 [100.0%] 

(barrier 761 760 757)

;; Start of basic block ( 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  30 [100.0%] 
(code_label 757 761 237 32 112 "" [1 uses])

(note 237 757 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2165 (set (reg:DI 4 si)
        (reg/v/f:DI 42 r13 [orig:94 filename ] [94])) 89 {*movdi_1_rex64} (nil))

(insn 239 238 240 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2165 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [orig:90 D.32951 ] [90])) 89 {*movdi_1_rex64} (nil))

(call_insn 240 239 762 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2165 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs6appendERKSs") [flags 0x41]  <function_decl 0x7f48767ba200 append>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 23 [0x17])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 32 -> ( 33 34)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  33 [100.0%]  (fallthru)
;; Succ edge  34 (ab,abcall,eh)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
(note 762 240 764 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(jump_insn 764 762 765 33 (set (pc)
        (label_ref 763)) 638 {jump} (nil))
;; End of basic block 33 -> ( 40)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 43 [r14]


;; Succ edge  40 [100.0%] 

(barrier 765 764 671)

;; Start of basic block ( 32) -> 34
;; bb 34 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 34 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 42 [r13] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 42 [r13]
;; live  kill	

;; Pred edge  32 (ab,abcall,eh)
(code_label/s 671 765 674 34 100 "" [1 uses])

(note 674 671 672 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 672 674 243 34 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 243 672 245 34 "" NOTE_INSN_DELETED_LABEL 55)

(insn 245 243 246 34 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2166 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [orig:90 D.32951 ] [90])) 89 {*movdi_1_rex64} (nil))

(call_insn 246 245 766 34 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2166 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 24 [0x18])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 766 246 767 34 (set (pc)
        (label_ref 249)) 638 {jump} (nil))
;; End of basic block 34 -> ( 36)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  36 [100.0%] 

(barrier 767 766 687)

;; Start of basic block ( 29) -> 35
;; bb 35 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 35 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 42 [r13]
;; live  in  	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 42 [r13]
;; live  kill	

;; Pred edge  29 (ab,abcall,eh)
(code_label/s 687 767 690 35 104 "" [1 uses])

(note 690 687 688 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 688 690 249 35 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 35 -> ( 36)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 35 34) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%] 
(code_label/s 249 688 250 36 56 "" [2 uses])

(note 250 249 251 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 251 250 252 36 Fasta_reader.cpp:16 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [orig:90 D.32951 ] [90])) 89 {*movdi_1_rex64} (nil))

(call_insn 252 251 691 36 Fasta_reader.cpp:16 (call (mem:QI (symbol_ref:DI ("__cxa_free_exception") [flags 0x41]  <function_decl 0x7f4875714b00 __cxa_free_exception>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note/s 691 252 255 36 "" NOTE_INSN_DELETED_LABEL 105)

(note/s 255 691 260 36 "" NOTE_INSN_DELETED_LABEL 57)

(insn 260 255 261 36 Fasta_reader.cpp:16 (set (reg:DI 5 di)
        (reg/f:DI 7 sp)) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 0 [0x0]))
        (nil)))

(call_insn 261 260 768 36 Fasta_reader.cpp:16 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 8 [0x8])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 36 -> ( 37 38)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  37 [100.0%]  (fallthru)
;; Succ edge  38 (ab,abcall,eh)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  36 [100.0%]  (fallthru)
(note 768 261 769 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(jump_insn 769 768 770 37 (set (pc)
        (label_ref 329)) 638 {jump} (nil))
;; End of basic block 37 -> ( 47)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  47 [100.0%] 

(barrier 770 769 683)

;; Start of basic block ( 36) -> 38
;; bb 38 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 38 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 42 [r13]
;; live  in  	 3 [bx] 7 [sp] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags] 42 [r13]
;; live  kill	

;; Pred edge  36 (ab,abcall,eh)
(code_label/s 683 770 686 38 103 "" [1 uses])

(note 686 683 684 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 684 686 615 38 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(insn 615 684 616 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [101])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 616 615 265 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 329)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 38 -> ( 39 47)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  39 [29.0%]  (fallthru)
;; Succ edge  47 [71.0%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  38 [29.0%]  (fallthru)
(note 265 616 264 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(note/s 264 265 266 39 "" NOTE_INSN_DELETED_LABEL 59)

(call_insn 266 264 267 39 Fasta_reader.cpp:16 (call (mem:QI (symbol_ref:DI ("_ZSt9terminatev") [flags 0x41]  <function_decl 0x7f48776cbb00 terminate>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))
;; End of basic block 39 -> ()
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]



(barrier 267 266 763)

;; Start of basic block ( 33) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  33 [100.0%] 
(code_label 763 267 275 40 113 "" [1 uses])

(note 275 763 276 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(debug_insn 276 275 277 40 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 0 [0x0]))) -1 (nil))

(debug_insn 277 276 278 40 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 0 [0x0]))) -1 (nil))

(debug_insn 278 277 279 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 31 [0x1f]))) -1 (nil))

(debug_insn 279 278 280 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 0 [0x0]))) -1 (nil))

(debug_insn 280 279 281 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 281 280 282 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 282 281 283 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 283 282 284 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 284 283 285 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 285 284 286 40 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 0 [0x0]))) -1 (nil))

(debug_insn 286 285 287 40 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 0 [0x0]))) -1 (nil))

(insn 287 286 288 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:117 D.32948._M_dataplus._M_p ] [117])
        (mem/s/f/c:DI (reg/f:DI 7 sp) [32 D.32948._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (reg/f:DI 7 sp) [32 D.32948._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 288 287 289 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                (plus:DI (reg/f:DI 5 di [orig:117 D.32948._M_dataplus._M_p ] [117])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [32 D.32948._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 289 288 290 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:69 D.38505 ] [69])) -1 (nil))

(debug_insn 290 289 291 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 31 [0x1f]))) -1 (nil))

(debug_insn 291 290 293 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 293 291 294 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:69 D.38505 ] [69])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 294 293 295 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 354)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 40 -> ( 41 52)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  41 [0.0%]  (fallthru)
;; Succ edge  52 [100.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  40 [0.0%]  (fallthru)
(note 295 294 296 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(debug_insn 296 295 297 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967244 (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 297 296 298 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#52)) -1 (nil))

(debug_insn 298 297 299 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 299 298 300 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [118])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 300 299 301 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [118])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 301 300 302 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 310)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 41 -> ( 42 43)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  42 [100.0%]  (fallthru)
;; Succ edge  43 [0.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  41 [100.0%]  (fallthru)
(note 302 301 303 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(debug_insn 303 302 304 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 304 303 305 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 305 304 306 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [119])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 306 305 771 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:68 D.38537 ] [68])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [119])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 771 306 772 42 (set (pc)
        (label_ref 318)) 638 {jump} (nil))
;; End of basic block 42 -> ( 44)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  44 [100.0%] 

(barrier 772 771 310)

;; Start of basic block ( 41) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  41 [0.0%] 
(code_label 310 772 311 43 61 "" [1 uses])

(note 311 310 312 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(debug_insn 312 311 313 43 (var_location:DI __mem (debug_expr:DI D#52)) -1 (nil))

(debug_insn 313 312 314 43 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 314 313 315 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:67 __result ] [67])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 315 314 316 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:67 __result ] [67])) -1 (nil))

(insn 316 315 317 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [120])
                (plus:SI (reg/v:SI 0 ax [orig:67 __result ] [67])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 317 316 318 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 D.38505 ] [69])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [120])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:67 __result ] [67])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 43 -> ( 44)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 43 42) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  42 [100.0%] 
(code_label 318 317 319 44 62 "" [1 uses])

(note 319 318 320 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 320 319 321 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:67 __result ] [67])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 321 320 322 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 354)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 44 -> ( 45 52)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  45 [19.1%]  (fallthru)
;; Succ edge  52 [80.9%] 

;; Start of basic block ( 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  44 [19.1%]  (fallthru)
(note 322 321 323 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 323 322 326 45 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [121])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 31 [0x1f]))
        (nil)))

(call_insn 326 323 773 45 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 773 326 774 45 (set (pc)
        (label_ref 354)) 638 {jump} (nil))
;; End of basic block 45 -> ( 52)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 43 [r14]


;; Succ edge  52 [100.0%] 

(barrier 774 773 695)

;; Start of basic block ( 27) -> 46
;; bb 46 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 46 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 42 [r13]
;; live  in  	 3 [bx] 7 [sp] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 42 [r13]
;; live  kill	

;; Pred edge  27 (ab,abcall,eh)
(code_label/s 695 774 698 46 106 "" [1 uses])

(note 698 695 696 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 696 698 329 46 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 46 -> ( 47)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  47 [100.0%]  (fallthru)

;; Start of basic block ( 46 38 31 37) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  46 [100.0%]  (fallthru)
;; Pred edge  38 [71.0%] 
;; Pred edge  31 [100.0%] 
;; Pred edge  37 [100.0%] 
(code_label/s 329 696 330 47 63 "" [4 uses])

(note 330 329 334 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 334 330 335 47 Fasta_reader.cpp:16 (set (reg:DI 5 di)
        (reg/f:DI 44 r15 [143])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(call_insn 335 334 775 47 Fasta_reader.cpp:16 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 11 [0xb])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 47 -> ( 48 49)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 42 [r13]


;; Succ edge  48 [100.0%]  (fallthru)
;; Succ edge  49 (ab,abcall,eh)

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 42 [r13]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp] 42 [r13]
;; live  gen 	
;; live  kill	

;; Pred edge  47 [100.0%]  (fallthru)
(note 775 335 777 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(jump_insn 777 775 778 48 (set (pc)
        (label_ref 776)) 638 {jump} (nil))
;; End of basic block 48 -> ( 51)
;; lr  out 	 3 [bx] 7 [sp] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 42 [r13]


;; Succ edge  51 [100.0%] 

(barrier 778 777 679)

;; Start of basic block ( 47) -> 49
;; bb 49 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 49 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp]
;; lr  use 	 3 [bx] 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 41 [r12] 42 [r13]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags] 41 [r12] 42 [r13]
;; live  kill	

;; Pred edge  47 (ab,abcall,eh)
(code_label/s 679 778 682 49 102 "" [1 uses])

(note 682 679 680 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 680 682 724 49 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(insn 724 680 609 49 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(insn 609 724 610 49 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [101])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 610 609 339 49 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 556)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 49 -> ( 83 50)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  83 [71.0%] 
;; Succ edge  50 [29.0%]  (fallthru)

;; Start of basic block ( 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  49 [29.0%]  (fallthru)
(note 339 610 338 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(note/s 338 339 340 50 "" NOTE_INSN_DELETED_LABEL 65)

(call_insn 340 338 341 50 Fasta_reader.cpp:16 (call (mem:QI (symbol_ref:DI ("_ZSt9terminatev") [flags 0x41]  <function_decl 0x7f48776cbb00 terminate>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))
;; End of basic block 50 -> ()
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]



(barrier 341 340 776)

;; Start of basic block ( 48) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 41 [r12]
;; live  in  	 3 [bx] 7 [sp] 42 [r13]
;; live  gen 	 41 [r12]
;; live  kill	

;; Pred edge  48 [100.0%] 
(code_label 776 341 343 51 114 "" [1 uses])

(note 343 776 725 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 725 343 781 51 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(jump_insn 781 725 782 51 (set (pc)
        (label_ref 556)) 638 {jump} (nil))
;; End of basic block 51 -> ( 83)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  83 [100.0%] 

(barrier 782 781 354)

;; Start of basic block ( 44 40 45) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  44 [80.9%] 
;; Pred edge  40 [100.0%] 
;; Pred edge  45 [100.0%] 
(code_label 354 782 591 52 70 "" [3 uses])

(note 591 354 355 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(debug_insn 355 591 356 52 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 31 [0x1f]))) -1 (nil))

(debug_insn 356 355 357 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 31 [0x1f]))) -1 (nil))

(debug_insn 357 356 358 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 0 [0x0]))) -1 (nil))

(debug_insn 358 357 359 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 359 358 360 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 360 359 361 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 361 360 362 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 362 361 363 52 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 363 362 364 52 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 364 363 365 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 30 [0x1e]))) -1 (nil))

(debug_insn 365 364 366 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 366 365 367 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 367 366 368 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 368 367 369 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 369 368 370 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 370 369 371 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 371 370 372 52 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 372 371 373 52 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(insn 373 372 374 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:123 D.32947._M_dataplus._M_p ] [123])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [32 D.32947._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [32 D.32947._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 374 373 375 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                (plus:DI (reg/f:DI 5 di [orig:123 D.32947._M_dataplus._M_p ] [123])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])) [32 D.32947._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 375 374 376 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:65 D.38551 ] [65])) -1 (nil))

(debug_insn 376 375 377 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 30 [0x1e]))) -1 (nil))

(debug_insn 377 376 798 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 798 377 378 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg/f:DI 0 ax [orig:66 D.38540 ] [66])
        (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
        (nil)))

(insn 378 798 379 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [orig:66 D.38540 ] [66])
            (reg/f:DI 5 di [orig:65 D.38551 ] [65]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:65 D.38551 ] [65]))
        (nil)))

(jump_insn 379 378 380 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 52 -> ( 53 58)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  53 [0.0%]  (fallthru)
;; Succ edge  58 [100.0%] 

;; Start of basic block ( 52) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  52 [0.0%]  (fallthru)
(note 380 379 381 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(debug_insn 381 380 382 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967245 (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 382 381 383 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#51)) -1 (nil))

(debug_insn 383 382 384 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 384 383 385 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [124])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 385 384 386 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [124])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 386 385 387 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 395)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 53 -> ( 54 55)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  54 [100.0%]  (fallthru)
;; Succ edge  55 [0.0%] 

;; Start of basic block ( 53) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  53 [100.0%]  (fallthru)
(note 387 386 388 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(debug_insn 388 387 389 54 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 389 388 390 54 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 390 389 391 54 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [125])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 391 390 783 54 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:64 D.38583 ] [64])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [125])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 783 391 784 54 (set (pc)
        (label_ref 403)) 638 {jump} (nil))
;; End of basic block 54 -> ( 56)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  56 [100.0%] 

(barrier 784 783 395)

;; Start of basic block ( 53) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  53 [0.0%] 
(code_label 395 784 396 55 72 "" [1 uses])

(note 396 395 397 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(debug_insn 397 396 398 55 (var_location:DI __mem (debug_expr:DI D#51)) -1 (nil))

(debug_insn 398 397 399 55 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 399 398 400 55 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:63 __result ] [63])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 400 399 401 55 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:63 __result ] [63])) -1 (nil))

(insn 401 400 402 55 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [126])
                (plus:SI (reg/v:SI 0 ax [orig:63 __result ] [63])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 402 401 403 55 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.38551 ] [65])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [126])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:63 __result ] [63])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 55 -> ( 56)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 55 54) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  55 [100.0%]  (fallthru)
;; Pred edge  54 [100.0%] 
(code_label 403 402 404 56 73 "" [1 uses])

(note 404 403 405 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 405 404 406 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:63 __result ] [63])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 406 405 407 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 56 -> ( 57 58)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  57 [19.1%]  (fallthru)
;; Succ edge  58 [80.9%] 

;; Start of basic block ( 56) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  56 [19.1%]  (fallthru)
(note 407 406 408 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 408 407 411 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [127])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 30 [0x1e])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 30 [0x1e]))
        (nil)))

(call_insn 411 408 418 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 57 -> ( 58)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 43 [r14]


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 57 52 56) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 43 [r14]
;; lr  use 	 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 1 [dx] 4 [si] 5 [di] 41 [r12]
;; live  kill	

;; Pred edge  57 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%] 
;; Pred edge  56 [80.9%] 
(code_label 418 411 596 58 78 "" [2 uses])

(note 596 418 419 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(debug_insn 419 596 420 58 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 30 [0x1e]))) -1 (nil))

(debug_insn 420 419 421 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 30 [0x1e]))) -1 (nil))

(debug_insn 421 420 422 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 422 421 423 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 423 422 424 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 424 423 425 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 425 424 726 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(insn 726 425 426 58 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(insn 426 726 427 58 Fasta_reader.cpp:16 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >)) 89 {*movdi_1_rex64} (nil))

(insn 427 426 428 58 Fasta_reader.cpp:16 (set (reg:DI 4 si)
        (symbol_ref/i:DI ("_ZTISs")  <var_decl 0x7f487571d0a0 _ZTISs>)) 89 {*movdi_1_rex64} (nil))

(insn 428 427 429 58 Fasta_reader.cpp:16 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [orig:90 D.32951 ] [90])) 89 {*movdi_1_rex64} (nil))

(call_insn 429 428 430 58 Fasta_reader.cpp:16 (call (mem:QI (symbol_ref:DI ("__cxa_throw") [flags 0x41]  <function_decl 0x7f4875714900 __cxa_throw>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 58 -> ( 82)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  82 (ab,abcall,eh)

(barrier 430 429 753)

;; Start of basic block ( 22) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 6 [bp] 17 [flags]
;; live  kill	

;; Pred edge  22 [100.0%] 
(code_label 753 430 432 59 111 "" [1 uses])

(note 432 753 433 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(debug_insn 433 432 434 59 Fasta_reader.cpp:20 (var_location:DI D.4294967243 (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
        (const_int 528 [0x210]))) -1 (nil))

(debug_insn 434 433 435 59 Fasta_reader.cpp:20 (var_location:DI __is (reg/f:DI 3 bx [orig:93 this ] [93])) -1 (nil))

(debug_insn 435 434 436 59 Fasta_reader.cpp:20 (var_location:DI __str (debug_expr:DI D#53)) -1 (nil))

(debug_insn 436 435 437 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (var_location:DI this (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
        (mem:DI (plus:DI (mem/s/f/j:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [0 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
                (const_int -24 [0xffffffffffffffe8])) [0 S8 A64]))) -1 (nil))

(debug_insn 437 436 438 59 (var_location:QI __c (const_int 10 [0xa])) -1 (nil))

(insn 438 437 439 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (set (reg/f:DI 0 ax [orig:128 <variable>._filereader.D.23414._vptr.basic_istream ] [128])
        (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
        (nil)))

(insn 439 438 440 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (set (reg:DI 0 ax [129])
        (mem:DI (plus:DI (reg/f:DI 0 ax [orig:128 <variable>._filereader.D.23414._vptr.basic_istream ] [128])
                (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 440 439 441 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (set (reg/f:DI 6 bp [orig:61 D.38610 ] [61])
        (mem/s/f:DI (plus:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                    (reg:DI 0 ax [129]))
                (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 441 440 442 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (var_location:DI __f (reg/f:DI 6 bp [orig:61 D.38610 ] [61])) -1 (nil))

(insn 442 441 443 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:61 D.38610 ] [61])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 443 442 444 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:48 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 447)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 59 -> ( 60 61)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]


;; Succ edge  60 [0.0%]  (fallthru)
;; Succ edge  61 [100.0%] 

;; Start of basic block ( 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 41 [r12]
;; live  kill	

;; Pred edge  59 [0.0%]  (fallthru)
(note 444 443 727 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 727 444 445 60 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(call_insn 445 727 446 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:49 (call (mem:QI (symbol_ref:DI ("_ZSt16__throw_bad_castv") [flags 0x41]  <function_decl 0x7f487756a100 __throw_bad_cast>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (nil)))
    (nil))
;; End of basic block 60 -> ( 82)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  82 (ab,abcall,eh)

(barrier 446 445 447)

;; Start of basic block ( 59) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  59 [100.0%] 
(code_label 447 446 448 61 79 "" [1 uses])

(note 448 447 449 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(debug_insn 449 448 450 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (var_location:DI this (reg/f:DI 6 bp [orig:61 D.38610 ] [61])) -1 (nil))

(debug_insn 450 449 451 61 (var_location:QI __c (const_int 10 [0xa])) -1 (nil))

(insn 451 450 452 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:867 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:61 D.38610 ] [61])
                    (const_int 56 [0x38])) [0 <variable>._M_widen_ok+0 S1 A64])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (nil))

(jump_insn 452 451 453 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:867 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 457)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
        (nil)))
;; End of basic block 61 -> ( 62 63)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]


;; Succ edge  62 [61.0%]  (fallthru)
;; Succ edge  63 [39.0%] 

;; Start of basic block ( 61) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  61 [61.0%]  (fallthru)
(note 453 452 454 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 454 453 785 62 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:868 (set (reg:QI 0 ax [orig:62 D.38608 ] [62])
        (mem/s/j:QI (plus:DI (reg/f:DI 6 bp [orig:61 D.38610 ] [61])
                (const_int 67 [0x43])) [0 <variable>._M_widen+10 S1 A8])) 62 {*movqi_1} (nil))

(jump_insn 785 454 786 62 (set (pc)
        (label_ref 468)) 638 {jump} (nil))
;; End of basic block 62 -> ( 66)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp]
;; live  out 	 0 [ax] 3 [bx] 7 [sp]


;; Succ edge  66 [100.0%] 

(barrier 786 785 457)

;; Start of basic block ( 61) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 5 [di] 41 [r12]
;; live  kill	

;; Pred edge  61 [39.0%] 
(code_label 457 786 458 63 80 "" [1 uses])

(note 458 457 728 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 728 458 459 63 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(insn 459 728 460 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:869 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:61 D.38610 ] [61])) 89 {*movdi_1_rex64} (nil))

(call_insn 460 459 461 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:869 (call (mem:QI (symbol_ref:DI ("_ZNKSt5ctypeIcE13_M_widen_initEv") [flags 0x41]  <function_decl 0x7f4876526900 _M_widen_init>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 63 -> ( 64 82)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]


;; Succ edge  64 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh)

;; Start of basic block ( 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 41 [r12]
;; live  kill	

;; Pred edge  63 [100.0%]  (fallthru)
(note 461 460 462 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 462 461 463 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg/f:DI 0 ax [orig:130 <variable>.D.15473._vptr.facet ] [130])
        (mem/s/f:DI (reg/f:DI 6 bp [orig:61 D.38610 ] [61]) [4 <variable>.D.15473._vptr.facet+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(note 463 462 729 64 NOTE_INSN_DELETED)

(insn 729 463 464 64 (set (reg/f:DI 41 r12 [142])
        (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 528 [0x210]))) 274 {*lea_2_rex64} (nil))

(insn 464 729 465 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg:SI 4 si)
        (const_int 10 [0xa])) 47 {*movsi_1} (nil))

(insn 465 464 466 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:61 D.38610 ] [61])) 89 {*movdi_1_rex64} (nil))

(call_insn 466 465 468 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg:QI 0 ax)
        (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 0 ax [orig:130 <variable>.D.15473._vptr.facet ] [130])
                        (const_int 48 [0x30])) [64 S8 A64]) [0 S1 A8])
            (const_int 0 [0x0]))) 940 {*call_value_1_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (nil))))
;; End of basic block 64 -> ( 66 82)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  66 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh)

;; Start of basic block ( 64 62) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 16 [argp]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  64 [100.0%]  (fallthru)
;; Pred edge  62 [100.0%] 
(code_label 468 466 469 66 81 "" [1 uses])

(note 469 468 470 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 470 469 471 66 Fasta_reader.cpp:20 (parallel [
            (set (reg/f:DI 41 r12 [142])
                (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                    (const_int 528 [0x210])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 471 470 473 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:SI 1 dx [orig:132 D.38608 ] [132])
        (sign_extend:SI (reg:QI 0 ax [orig:62 D.38608 ] [62]))) 133 {extendqisi2} (nil))

(insn 473 471 474 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:DI 4 si)
        (reg/f:DI 41 r12 [142])) 89 {*movdi_1_rex64} (nil))

(insn 474 473 475 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:93 this ] [93])) 89 {*movdi_1_rex64} (nil))

(call_insn 475 474 787 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZSt7getlineIcSt11char_traitsIcESaIcEERSt13basic_istreamIT_T0_ES7_RSbIS4_S5_T1_ES4_") [flags 0x41]  <function_decl 0x7f48768ddc00 getline>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))
;; End of basic block 66 -> ( 67 82)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  67 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh)

;; Start of basic block ( 66) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	
;; live  kill	

;; Pred edge  66 [100.0%]  (fallthru)
(note 787 475 789 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(jump_insn 789 787 790 67 (set (pc)
        (label_ref 788)) 638 {jump} (nil))
;; End of basic block 67 -> ( 75)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  75 [100.0%] 

(barrier 790 789 549)

;; Start of basic block ( 81) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	
;; live  kill	

;; Pred edge  81 [100.0%] 
(code_label 549 790 478 68 87 "" [1 uses])

(note 478 549 479 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(call_insn 479 478 480 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:49 (call (mem:QI (symbol_ref:DI ("_ZSt16__throw_bad_castv") [flags 0x41]  <function_decl 0x7f487756a100 __throw_bad_cast>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (nil)))
    (nil))
;; End of basic block 68 -> ( 82)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  82 (ab,abcall,eh)

(barrier 480 479 793)

;; Start of basic block ( 80) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  80 [100.0%] 
(code_label 793 480 481 69 116 "" [1 uses])

(note 481 793 482 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(debug_insn 482 481 483 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (var_location:DI this (reg/f:DI 6 bp [orig:59 D.38639 ] [59])) -1 (nil))

(debug_insn 483 482 484 69 (var_location:QI __c (const_int 10 [0xa])) -1 (nil))

(insn 484 483 485 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:867 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:59 D.38639 ] [59])
                    (const_int 56 [0x38])) [0 <variable>._M_widen_ok+0 S1 A64])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (nil))

(jump_insn 485 484 486 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:867 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 490)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
        (nil)))
;; End of basic block 69 -> ( 70 71)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]


;; Succ edge  70 [61.0%]  (fallthru)
;; Succ edge  71 [39.0%] 

;; Start of basic block ( 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  69 [61.0%]  (fallthru)
(note 486 485 487 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 487 486 791 70 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:868 (set (reg:QI 0 ax [orig:60 D.38637 ] [60])
        (mem/s/j:QI (plus:DI (reg/f:DI 6 bp [orig:59 D.38639 ] [59])
                (const_int 67 [0x43])) [0 <variable>._M_widen+10 S1 A8])) 62 {*movqi_1} (nil))

(jump_insn 791 487 792 70 (set (pc)
        (label_ref 501)) 638 {jump} (nil))
;; End of basic block 70 -> ( 74)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  74 [100.0%] 

(barrier 792 791 490)

;; Start of basic block ( 69) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  69 [39.0%] 
(code_label 490 792 491 71 83 "" [1 uses])

(note 491 490 492 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 492 491 493 71 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:869 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:59 D.38639 ] [59])) 89 {*movdi_1_rex64} (nil))

(call_insn 493 492 494 71 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:869 (call (mem:QI (symbol_ref:DI ("_ZNKSt5ctypeIcE13_M_widen_initEv") [flags 0x41]  <function_decl 0x7f4876526900 _M_widen_init>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 71 -> ( 72 82)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]


;; Succ edge  72 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 71) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  71 [100.0%]  (fallthru)
(note 494 493 495 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 495 494 496 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg/f:DI 0 ax [orig:133 <variable>.D.15473._vptr.facet ] [133])
        (mem/s/f:DI (reg/f:DI 6 bp [orig:59 D.38639 ] [59]) [4 <variable>.D.15473._vptr.facet+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(note 496 495 497 72 NOTE_INSN_DELETED)

(insn 497 496 498 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg:SI 4 si)
        (const_int 10 [0xa])) 47 {*movsi_1} (nil))

(insn 498 497 499 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:59 D.38639 ] [59])) 89 {*movdi_1_rex64} (nil))

(call_insn 499 498 501 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg:QI 0 ax)
        (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 0 ax [orig:133 <variable>.D.15473._vptr.facet ] [133])
                        (const_int 48 [0x30])) [64 S8 A64]) [0 S1 A8])
            (const_int 0 [0x0]))) 940 {*call_value_1_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (nil))))
;; End of basic block 72 -> ( 74 82)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  74 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 72 70) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  72 [100.0%]  (fallthru)
;; Pred edge  70 [100.0%] 
(code_label 501 499 502 74 84 "" [1 uses])

(note 502 501 503 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 503 502 505 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:SI 1 dx [orig:135 D.38637 ] [135])
        (sign_extend:SI (reg:QI 0 ax [orig:60 D.38637 ] [60]))) 133 {extendqisi2} (nil))

(insn 505 503 506 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:DI 4 si)
        (reg/f:DI 41 r12 [142])) 89 {*movdi_1_rex64} (nil))

(insn 506 505 507 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:93 this ] [93])) 89 {*movdi_1_rex64} (nil))

(call_insn 507 506 788 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZSt7getlineIcSt11char_traitsIcESaIcEERSt13basic_istreamIT_T0_ES7_RSbIS4_S5_T1_ES4_") [flags 0x41]  <function_decl 0x7f48768ddc00 getline>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))
;; End of basic block 74 -> ( 75 82)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  75 [100.0%]  (fallthru,dfs_back)
;; Succ edge  82 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 74 67) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  74 [100.0%]  (fallthru,dfs_back)
;; Pred edge  67 [100.0%] 
(code_label 788 507 735 75 115 "" [1 uses])

(note 735 788 510 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(debug_insn 510 735 511 75 Fasta_reader.cpp:21 (var_location:DI D.4294967254 (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
        (const_int 256 [0x100]))) -1 (nil))

(debug_insn 511 510 512 75 Fasta_reader.cpp:21 (var_location:DI this (debug_expr:DI D#42)) -1 (nil))

(debug_insn 512 511 513 75 (var_location:DI this (debug_expr:DI D#42)) -1 (nil))

(debug_insn 513 512 514 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:128 (var_location:SI D.4294967240 (mem/s/j:SI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
            (const_int 288 [0x120])) [0 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])) -1 (nil))

(debug_insn 514 513 515 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:181 (var_location:SI __a (debug_expr:SI D#56)) -1 (nil))

(debug_insn 515 514 516 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:181 (var_location:SI __b (const_int 2 [0x2])) -1 (nil))

(note 516 515 517 75 NOTE_INSN_DELETED)

(note 517 516 797 75 NOTE_INSN_DELETED)

(insn 797 517 519 75 Fasta_reader.cpp:21 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 367 {*testqi_1_maybe_si} (nil))

(jump_insn 519 797 520 75 Fasta_reader.cpp:21 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 574)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 75 -> ( 76 84)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  76 [29.0%]  (fallthru)
;; Succ edge  84 [71.0%]  (loop_exit)

;; Start of basic block ( 75) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  75 [29.0%]  (fallthru)
(note 520 519 521 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(debug_insn 521 520 522 76 Fasta_reader.cpp:21 (var_location:DI this (debug_expr:DI D#53)) -1 (nil))

(debug_insn 522 521 523 76 Fasta_reader.cpp:21 (var_location:DI __pos (const_int 0 [0x0])) -1 (nil))

(debug_insn 523 522 524 76 Fasta_reader.cpp:21 (var_location:DI this (debug_expr:DI D#53)) -1 (nil))

(debug_insn 524 523 525 76 (var_location:DI this (debug_expr:DI D#53)) -1 (nil))

(debug_insn 525 524 526 76 (var_location:DI this (debug_expr:DI D#53)) -1 (nil))

(insn 526 525 527 76 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 0 ax [orig:58 prephitmp.517 ] [58])
        (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 527 526 528 76 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (var_location:DI this (plus:DI (reg/f:DI 0 ax [orig:58 prephitmp.517 ] [58])
        (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 528 527 529 76 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:58 prephitmp.517 ] [58])
                    (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 529 528 530 76 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 535)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3666 [0xe52])
        (nil)))
;; End of basic block 76 -> ( 77 79)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  77 [63.3%]  (fallthru)
;; Succ edge  79 [36.7%] 

;; Start of basic block ( 76) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  76 [63.3%]  (fallthru)
(note 530 529 531 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 531 530 532 77 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [142])) 89 {*movdi_1_rex64} (nil))

(call_insn 532 531 533 77 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (call (mem:QI (symbol_ref:DI ("_ZNSs12_M_leak_hardEv") [flags 0x41]  <function_decl 0x7f487679fa00 _M_leak_hard>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 77 -> ( 78 82)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  78 [100.0%]  (fallthru)
;; Succ edge  82 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 77) -> 78
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
(note 533 532 534 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 534 533 535 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg/f:DI 0 ax [orig:58 prephitmp.517 ] [58])
        (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 78 -> ( 79)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 76 78) -> 79
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  76 [36.7%] 
;; Pred edge  78 [100.0%]  (fallthru)
(code_label 535 534 536 79 86 "" [1 uses])

(note 536 535 537 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(debug_insn 537 536 538 79 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:746 (var_location:DI this (debug_expr:DI D#53)) -1 (nil))

(insn 538 537 539 79 Fasta_reader.cpp:21 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/f:DI 0 ax [orig:58 prephitmp.517 ] [58]) [0 S1 A8])
            (const_int 62 [0x3e]))) 10 {*cmpqi_1} (nil))

(jump_insn 539 538 540 79 Fasta_reader.cpp:21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 574)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 79 -> ( 80 84)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  80 [72.0%]  (fallthru)
;; Succ edge  84 [28.0%]  (loop_exit)

;; Start of basic block ( 79) -> 80
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 6 [bp] 17 [flags]
;; live  kill	

;; Pred edge  79 [72.0%]  (fallthru)
(note 540 539 541 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(debug_insn 541 540 542 80 Fasta_reader.cpp:22 (var_location:DI __is (reg/f:DI 3 bx [orig:93 this ] [93])) -1 (nil))

(debug_insn 542 541 543 80 Fasta_reader.cpp:22 (var_location:DI __str (debug_expr:DI D#53)) -1 (nil))

(debug_insn 543 542 544 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (var_location:DI this (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
        (mem:DI (plus:DI (mem/s/f/j:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [0 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
                (const_int -24 [0xffffffffffffffe8])) [0 S8 A64]))) -1 (nil))

(debug_insn 544 543 545 80 (var_location:QI __c (const_int 10 [0xa])) -1 (nil))

(insn 545 544 546 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (set (reg/f:DI 0 ax [orig:138 <variable>._filereader.D.23414._vptr.basic_istream ] [138])
        (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (reg/f:DI 3 bx [orig:93 this ] [93]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
        (nil)))

(insn 546 545 547 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (set (reg:DI 0 ax [139])
        (mem:DI (plus:DI (reg/f:DI 0 ax [orig:138 <variable>._filereader.D.23414._vptr.basic_istream ] [138])
                (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 547 546 548 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (set (reg/f:DI 6 bp [orig:59 D.38639 ] [59])
        (mem/s/f:DI (plus:DI (plus:DI (reg/f:DI 3 bx [orig:93 this ] [93])
                    (reg:DI 0 ax [139]))
                (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 548 547 550 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (var_location:DI __f (reg/f:DI 6 bp [orig:59 D.38639 ] [59])) -1 (nil))

(insn 550 548 551 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:59 D.38639 ] [59])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 551 550 794 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:48 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 793)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 80 -> ( 81 69)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]


;; Succ edge  81 [0.0%]  (fallthru,loop_exit)
;; Succ edge  69 [100.0%] 

;; Start of basic block ( 80) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	
;; live  kill	

;; Pred edge  80 [0.0%]  (fallthru,loop_exit)
(note 794 551 795 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(jump_insn 795 794 796 81 (set (pc)
        (label_ref 549)) 638 {jump} (nil))
;; End of basic block 81 -> ( 68)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  68 [100.0%] 

(barrier 796 795 699)

;; Start of basic block ( 12 14 15 17 19 26 58 60 63 64 66 68 71 72 74 77) -> 82
;; bb 82 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 82 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 42 [r13]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx] 42 [r13]
;; live  kill	

;; Pred edge  12 (ab,abcall,eh)
;; Pred edge  14 (ab,abcall,eh)
;; Pred edge  15 (ab,abcall,eh)
;; Pred edge  17 (ab,abcall,eh)
;; Pred edge  19 (ab,abcall,eh)
;; Pred edge  26 (ab,abcall,eh)
;; Pred edge  58 (ab,abcall,eh)
;; Pred edge  60 (ab,abcall,eh)
;; Pred edge  63 (ab,abcall,eh)
;; Pred edge  64 (ab,abcall,eh)
;; Pred edge  66 (ab,abcall,eh)
;; Pred edge  68 (ab,abcall,eh)
;; Pred edge  71 (ab,abcall,eh,loop_exit)
;; Pred edge  72 (ab,abcall,eh,loop_exit)
;; Pred edge  74 (ab,abcall,eh,loop_exit)
;; Pred edge  77 (ab,abcall,eh,loop_exit)
(code_label/s 699 796 702 82 107 "" [1 uses])

(note 702 699 700 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(insn 700 702 556 82 (set (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 82 -> ( 83)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  83 [100.0%]  (fallthru)

;; Start of basic block ( 82 49 51) -> 83
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  82 [100.0%]  (fallthru)
;; Pred edge  49 [71.0%] 
;; Pred edge  51 [100.0%] 
(code_label/s 556 700 557 83 89 "" [3 uses])

(note 557 556 559 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(insn 559 557 560 83 Fasta_reader.cpp:26 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [142])) 89 {*movdi_1_rex64} (nil))

(call_insn 560 559 703 83 Fasta_reader.cpp:26 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 13 [0xd])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note/s 703 560 563 83 "" NOTE_INSN_DELETED_LABEL 108)

(note/s 563 703 565 83 "" NOTE_INSN_DELETED_LABEL 90)

(insn 565 563 566 83 Fasta_reader.cpp:26 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:93 this ] [93])) 89 {*movdi_1_rex64} (nil))

(call_insn 566 565 648 83 Fasta_reader.cpp:26 (call (mem:QI (symbol_ref:DI ("_ZNSt14basic_ifstreamIcSt11char_traitsIcEED1Ev") [flags 0x41]  <function_decl 0x7f4875e85200 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 14 [0xe])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 648 566 649 83 Fasta_reader.cpp:26 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [orig:100 save_eptr.281 ] [100])) 89 {*movdi_1_rex64} (nil))

(call_insn 649 648 568 83 Fasta_reader.cpp:26 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 83 -> ()
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]



(barrier 568 649 574)

;; Start of basic block ( 79 75) -> 84
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  79 [28.0%]  (loop_exit)
;; Pred edge  75 [71.0%]  (loop_exit)
(code_label 574 568 601 84 91 "" [2 uses])

(note 601 574 799 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 84 -> ( 1)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 799 601 0 NOTE_INSN_DELETED)


;; Function std::_Rb_tree_iterator<_Val> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_(const std::_Rb_tree_node_base*, const std::_Rb_tree_node_base*, const _Val&) [with _Key = std::basic_string<char, std::char_traits<char>, std::allocator<char> >, _Val = std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, _Compare = std::less<std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _Alloc = std::allocator<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >] (_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding allocno costs

    a4 (r90,l0) best CREG, cover GENERAL_REGS
    a5 (r88,l0) best AREG, cover GENERAL_REGS
    a7 (r87,l0) best DIREG, cover GENERAL_REGS
    a8 (r86,l0) best SIREG, cover GENERAL_REGS
    a6 (r85,l0) best DIREG, cover GENERAL_REGS
    a14 (r83,l0) best GENERAL_REGS, cover GENERAL_REGS
    a15 (r82,l0) best GENERAL_REGS, cover GENERAL_REGS
    a21 (r81,l0) best CREG, cover GENERAL_REGS
    a20 (r80,l0) best DIREG, cover GENERAL_REGS
    a19 (r79,l0) best SIREG, cover GENERAL_REGS
    a18 (r78,l0) best CREG, cover GENERAL_REGS
    a22 (r77,l0) best GENERAL_REGS, cover GENERAL_REGS
    a9 (r76,l0) best CREG, cover GENERAL_REGS
    a3 (r75,l0) best DREG, cover GENERAL_REGS
    a23 (r74,l0) best SIREG, cover GENERAL_REGS
    a1 (r73,l0) best DIREG, cover GENERAL_REGS
    a0 (r70,l0) best AREG, cover GENERAL_REGS
    a11 (r65,l0) best GENERAL_REGS, cover GENERAL_REGS
    a16 (r64,l0) best DIREG, cover GENERAL_REGS
    a17 (r63,l0) best SIREG, cover GENERAL_REGS
    a10 (r62,l0) best GENERAL_REGS, cover GENERAL_REGS
    a12 (r61,l0) best GENERAL_REGS, cover GENERAL_REGS
    a13 (r60,l0) best GENERAL_REGS, cover GENERAL_REGS
    a2 (r58,l0) best DIREG, cover GENERAL_REGS

  a0(r70,l0) costs: AREG:0,0 DREG:2000,2000 CREG:2000,2000 BREG:2000,2000 SIREG:2000,2000 DIREG:1999,1999 AD_REGS:2000,2000 CLOBBERED_REGS:2000,2000 Q_REGS:2000,2000 NON_Q_REGS:2000,2000 LEGACY_REGS:2000,2000 GENERAL_REGS:2000,2000 SSE_FIRST_REG:65687,65687 SSE_REGS:65687,65687 MMX_REGS:65687,65687 MEM:18595
  a1(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1000,-1000 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:53950,53950 SSE_REGS:53950,53950 MMX_REGS:53950,53950 MEM:16600
  a2(r58,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1000,-1000 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26390,26390 SSE_REGS:26390,26390 MMX_REGS:26390,26390 MEM:7064
  a3(r75,l0) costs: AREG:0,0 DREG:-2000,-2000 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:30654,30654 SSE_REGS:30654,30654 MMX_REGS:30654,30654 MEM:8282
  a4(r90,l0) costs: AREG:0,0 DREG:0,0 CREG:-1000,-1000 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26000,26000 SSE_REGS:26000,26000 MMX_REGS:26000,26000 MEM:7000
  a5(r88,l0) costs: AREG:-3,-3 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:65,65 SSE_REGS:65,65 MMX_REGS:65,65 MEM:18
  a6(r85,l0) costs: AREG:2000,2000 DREG:2000,2000 CREG:2000,2000 BREG:2000,2000 SIREG:2000,2000 DIREG:1999,1999 AD_REGS:2000,2000 CLOBBERED_REGS:2000,2000 Q_REGS:2000,2000 NON_Q_REGS:2000,2000 LEGACY_REGS:2000,2000 GENERAL_REGS:2000,2000 SSE_FIRST_REG:26687,26687 SSE_REGS:26687,26687 MMX_REGS:26687,26687 MEM:7697
  a7(r87,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-898,-898 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:23348,23348 SSE_REGS:23348,23348 MMX_REGS:23348,23348 MEM:6286
  a8(r86,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-898,-898 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:23348,23348 SSE_REGS:23348,23348 MMX_REGS:23348,23348 MEM:5388
  a9(r76,l0) costs: AREG:0,0 DREG:0,0 CREG:-1000,-1000 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39052,39052 SSE_REGS:39052,39052 MMX_REGS:39052,39052 MEM:10220
  a10(r62,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1688
  a11(r65,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:519
  a12(r61,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:208,208 DIREG:208,208 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:5083,5083 SSE_REGS:5083,5083 MMX_REGS:5083,5083 MEM:1437
  a13(r60,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:208,208 DIREG:208,208 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:5083,5083 SSE_REGS:5083,5083 MMX_REGS:5083,5083 MEM:1437
  a14(r83,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:624
  a15(r82,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:624
  a16(r64,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:208,208 DIREG:0,0 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:4056,4056 SSE_REGS:4056,4056 MMX_REGS:4056,4056 MEM:832
  a17(r63,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:0,0 DIREG:208,208 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:4056,4056 SSE_REGS:4056,4056 MMX_REGS:4056,4056 MEM:832
  a18(r78,l0) costs: AREG:416,416 DREG:416,416 CREG:208,208 BREG:416,416 SIREG:416,416 DIREG:416,416 AD_REGS:416,416 CLOBBERED_REGS:416,416 Q_REGS:416,416 NON_Q_REGS:416,416 LEGACY_REGS:416,416 GENERAL_REGS:416,416 SSE_FIRST_REG:5616,5616 SSE_REGS:5616,5616 MMX_REGS:5616,5616 MEM:1664
  a19(r79,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:0,0 DIREG:208,208 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:1352,1352 SSE_REGS:1352,1352 MMX_REGS:1352,1352 MEM:416
  a20(r80,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:208,208 DIREG:0,0 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:1352,1352 SSE_REGS:1352,1352 MMX_REGS:1352,1352 MEM:416
  a21(r81,l0) costs: AREG:208,208 DREG:208,208 CREG:0,0 BREG:208,208 SIREG:208,208 DIREG:208,208 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:1352,1352 SSE_REGS:1352,1352 MMX_REGS:1352,1352 MEM:416
  a22(r77,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3900,3900 SSE_REGS:3900,3900 MMX_REGS:3900,3900 MEM:1050
  a23(r74,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1000,-1000 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26000,26000 SSE_REGS:26000,26000 MMX_REGS:26000,26000 MEM:8000


Pass 1 for finding allocno costs

    r90: preferred CREG, alternative GENERAL_REGS
    r88: preferred AREG, alternative GENERAL_REGS
    r87: preferred DIREG, alternative GENERAL_REGS
    r86: preferred SIREG, alternative GENERAL_REGS
    r85: preferred DIREG, alternative GENERAL_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS
    r81: preferred CREG, alternative GENERAL_REGS
    r80: preferred DIREG, alternative GENERAL_REGS
    r79: preferred SIREG, alternative GENERAL_REGS
    r78: preferred CREG, alternative GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS
    r76: preferred CREG, alternative GENERAL_REGS
    r75: preferred DREG, alternative GENERAL_REGS
    r74: preferred SIREG, alternative GENERAL_REGS
    r73: preferred DIREG, alternative GENERAL_REGS
    r70: preferred AREG, alternative GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS
    r64: preferred DIREG, alternative GENERAL_REGS
    r63: preferred SIREG, alternative GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS
    r58: preferred DIREG, alternative GENERAL_REGS

  a0(r70,l0) costs: AREG:0,0 DREG:2000,2000 CREG:2000,2000 BREG:2000,2000 SIREG:2000,2000 DIREG:1999,1999 AD_REGS:2000,2000 CLOBBERED_REGS:2000,2000 Q_REGS:2000,2000 NON_Q_REGS:2000,2000 LEGACY_REGS:2000,2000 GENERAL_REGS:2000,2000 SSE_FIRST_REG:65687,65687 SSE_REGS:65687,65687 MMX_REGS:65687,65687 MEM:18595
  a1(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1000,-1000 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:53950,53950 SSE_REGS:53950,53950 MMX_REGS:53950,53950 MEM:16600
  a2(r58,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1000,-1000 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26390,26390 SSE_REGS:26390,26390 MMX_REGS:26390,26390 MEM:7064
  a3(r75,l0) costs: AREG:0,0 DREG:-2000,-2000 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:30654,30654 SSE_REGS:30654,30654 MMX_REGS:30654,30654 MEM:8282
  a4(r90,l0) costs: AREG:0,0 DREG:0,0 CREG:-1000,-1000 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26000,26000 SSE_REGS:26000,26000 MMX_REGS:26000,26000 MEM:7000
  a5(r88,l0) costs: AREG:-3,-3 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:65,65 SSE_REGS:65,65 MMX_REGS:65,65 MEM:18
  a6(r85,l0) costs: AREG:2000,2000 DREG:2000,2000 CREG:2000,2000 BREG:2000,2000 SIREG:2000,2000 DIREG:1999,1999 AD_REGS:2000,2000 CLOBBERED_REGS:2000,2000 Q_REGS:2000,2000 NON_Q_REGS:2000,2000 LEGACY_REGS:2000,2000 GENERAL_REGS:2000,2000 SSE_FIRST_REG:26687,26687 SSE_REGS:26687,26687 MMX_REGS:26687,26687 MEM:7697
  a7(r87,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-898,-898 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:23348,23348 SSE_REGS:23348,23348 MMX_REGS:23348,23348 MEM:6286
  a8(r86,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-898,-898 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:23348,23348 SSE_REGS:23348,23348 MMX_REGS:23348,23348 MEM:5388
  a9(r76,l0) costs: AREG:0,0 DREG:0,0 CREG:-1000,-1000 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39052,39052 SSE_REGS:39052,39052 MMX_REGS:39052,39052 MEM:10220
  a10(r62,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1688
  a11(r65,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:519
  a12(r61,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:208,208 DIREG:208,208 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:5083,5083 SSE_REGS:5083,5083 MMX_REGS:5083,5083 MEM:1437
  a13(r60,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:208,208 DIREG:208,208 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:5083,5083 SSE_REGS:5083,5083 MMX_REGS:5083,5083 MEM:1437
  a14(r83,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:624
  a15(r82,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:624
  a16(r64,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:208,208 DIREG:0,0 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:4056,4056 SSE_REGS:4056,4056 MMX_REGS:4056,4056 MEM:832
  a17(r63,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:0,0 DIREG:208,208 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:4056,4056 SSE_REGS:4056,4056 MMX_REGS:4056,4056 MEM:832
  a18(r78,l0) costs: AREG:416,416 DREG:416,416 CREG:208,208 BREG:416,416 SIREG:416,416 DIREG:416,416 AD_REGS:416,416 CLOBBERED_REGS:416,416 Q_REGS:416,416 NON_Q_REGS:416,416 LEGACY_REGS:416,416 GENERAL_REGS:416,416 SSE_FIRST_REG:5616,5616 SSE_REGS:5616,5616 MMX_REGS:5616,5616 MEM:1664
  a19(r79,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:0,0 DIREG:208,208 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:1352,1352 SSE_REGS:1352,1352 MMX_REGS:1352,1352 MEM:416
  a20(r80,l0) costs: AREG:208,208 DREG:208,208 CREG:208,208 BREG:208,208 SIREG:208,208 DIREG:0,0 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:1352,1352 SSE_REGS:1352,1352 MMX_REGS:1352,1352 MEM:416
  a21(r81,l0) costs: AREG:208,208 DREG:208,208 CREG:0,0 BREG:208,208 SIREG:208,208 DIREG:208,208 AD_REGS:208,208 CLOBBERED_REGS:208,208 Q_REGS:208,208 NON_Q_REGS:208,208 LEGACY_REGS:208,208 GENERAL_REGS:208,208 SSE_FIRST_REG:1352,1352 SSE_REGS:1352,1352 MMX_REGS:1352,1352 MEM:416
  a22(r77,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3900,3900 SSE_REGS:3900,3900 MMX_REGS:3900,3900 MEM:1050
  a23(r74,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1000,-1000 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26000,26000 SSE_REGS:26000,26000 MMX_REGS:26000,26000 MEM:8000

   Insn 217(l0): point = 0
   Insn 211(l0): point = 2
   Insn 203(l0): point = 4
   Insn 202(l0): point = 6
   Insn 201(l0): point = 8
   Insn 200(l0): point = 10
   Insn 199(l0): point = 12
   Insn 198(l0): point = 14
   Insn 197(l0): point = 16
   Insn 235(l0): point = 19
   Insn 234(l0): point = 21
   Insn 187(l0): point = 23
   Insn 251(l0): point = 25
   Insn 183(l0): point = 28
   Insn 182(l0): point = 30
   Insn 181(l0): point = 32
   Insn 174(l0): point = 34
   Insn 173(l0): point = 36
   Insn 247(l0): point = 39
   Insn 270(l0): point = 42
   Insn 149(l0): point = 44
   Insn 148(l0): point = 46
   Insn 243(l0): point = 48
   Insn 268(l0): point = 51
   Insn 143(l0): point = 54
   Insn 142(l0): point = 56
   Insn 141(l0): point = 58
   Insn 140(l0): point = 60
   Insn 139(l0): point = 62
   Insn 137(l0): point = 65
   Insn 136(l0): point = 67
   Insn 135(l0): point = 69
   Insn 130(l0): point = 72
   Insn 129(l0): point = 74
   Insn 111(l0): point = 76
   Insn 110(l0): point = 78
   Insn 109(l0): point = 80
   Insn 96(l0): point = 83
   Insn 265(l0): point = 86
   Insn 91(l0): point = 88
   Insn 86(l0): point = 91
   Insn 84(l0): point = 94
   Insn 83(l0): point = 96
   Insn 76(l0): point = 99
   Insn 75(l0): point = 101
   Insn 78(l0): point = 103
   Insn 73(l0): point = 105
   Insn 69(l0): point = 108
   Insn 68(l0): point = 110
   Insn 66(l0): point = 112
   Insn 65(l0): point = 114
   Insn 64(l0): point = 116
   Insn 63(l0): point = 118
   Insn 62(l0): point = 120
   Insn 61(l0): point = 122
   Insn 57(l0): point = 124
   Insn 56(l0): point = 126
   Insn 45(l0): point = 128
   Insn 44(l0): point = 130
   Insn 39(l0): point = 132
   Insn 38(l0): point = 134
   Insn 15(l0): point = 137
   Insn 14(l0): point = 139
   Insn 13(l0): point = 141
   Insn 10(l0): point = 144
   Insn 9(l0): point = 146
   Insn 5(l0): point = 148
   Insn 4(l0): point = 150
   Insn 3(l0): point = 152
   Insn 2(l0): point = 154
 a0(r70): [33..76] [3..18]
 a1(r73): [51..154] [5..18]
 a2(r58): [99..103] [86..88] [51..83] [9..18]
 a3(r75): [51..150] [13..18]
 a4(r90): [15..16]
 a5(r88): [42..48] [37..39] [22..25]
 a6(r85): [54..74] [47..50]
 a7(r87): [57..60]
 a8(r86): [59..62]
 a9(r76): [63..148]
 a10(r62): [108..114] [89..91]
 a11(r65): [92..105]
 a12(r61): [106..128]
 a13(r60): [106..132]
 a14(r83): [115..116]
 a15(r82): [115..118]
 a16(r64): [121..130]
 a17(r63): [121..134]
 a18(r78): [121..124]
 a19(r79): [120..120]
 a20(r80): [120..120]
 a21(r81): [120..120]
 a22(r77): [140..141]
 a23(r74): [147..152]
Compressing live ranges: from 157 to 54 - 34%
Ranges after the compression:
 a0(r70): [9..24] [0..6]
 a1(r73): [16..53] [1..6]
 a2(r58): [31..32] [26..27] [16..25] [2..6]
 a3(r75): [16..51] [3..6]
 a4(r90): [4..5]
 a5(r88): [12..14] [10..11] [7..8]
 a6(r85): [17..23] [13..15]
 a7(r87): [18..20]
 a8(r86): [19..21]
 a9(r76): [22..50]
 a10(r62): [35..36] [28..29]
 a11(r65): [30..33]
 a12(r61): [34..43]
 a13(r60): [34..45]
 a14(r83): [37..38]
 a15(r82): [37..39]
 a16(r64): [41..44]
 a17(r63): [41..46]
 a18(r78): [41..42]
 a19(r79): [40..40]
 a20(r80): [40..40]
 a21(r81): [40..40]
 a22(r77): [47..48]
 a23(r74): [49..52]
+++Allocating 192 bytes for conflict table (uncompressed size 192)
;; a0(r70,l0) conflicts: a1(r73,l0) a2(r58,l0) a3(r75,l0) a4(r90,l0) a5(r88,l0) a6(r85,l0) a7(r87,l0) a8(r86,l0) a9(r76,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a1(r73,l0) conflicts: a0(r70,l0) a2(r58,l0) a3(r75,l0) a4(r90,l0) a6(r85,l0) a7(r87,l0) a8(r86,l0) a9(r76,l0) a10(r62,l0) a11(r65,l0) a12(r61,l0) a13(r60,l0) a14(r83,l0) a15(r82,l0) a19(r79,l0) a20(r80,l0) a21(r81,l0) a18(r78,l0) a16(r64,l0) a17(r63,l0) a22(r77,l0) a23(r74,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a2(r58,l0) conflicts: a0(r70,l0) a1(r73,l0) a3(r75,l0) a4(r90,l0) a6(r85,l0) a7(r87,l0) a8(r86,l0) a9(r76,l0) a11(r65,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a3(r75,l0) conflicts: a0(r70,l0) a1(r73,l0) a2(r58,l0) a4(r90,l0) a6(r85,l0) a7(r87,l0) a8(r86,l0) a9(r76,l0) a10(r62,l0) a11(r65,l0) a12(r61,l0) a13(r60,l0) a14(r83,l0) a15(r82,l0) a19(r79,l0) a20(r80,l0) a21(r81,l0) a18(r78,l0) a16(r64,l0) a17(r63,l0) a22(r77,l0) a23(r74,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a4(r90,l0) conflicts: a0(r70,l0) a1(r73,l0) a2(r58,l0) a3(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a5(r88,l0) conflicts: a0(r70,l0) a6(r85,l0)
;;     total conflict hard regs: 5
;;     conflict hard regs: 5
;; a6(r85,l0) conflicts: a0(r70,l0) a1(r73,l0) a2(r58,l0) a3(r75,l0) a5(r88,l0) a7(r87,l0) a8(r86,l0) a9(r76,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a7(r87,l0) conflicts: a0(r70,l0) a1(r73,l0) a2(r58,l0) a3(r75,l0) a6(r85,l0) a8(r86,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a8(r86,l0) conflicts: a0(r70,l0) a1(r73,l0) a2(r58,l0) a3(r75,l0) a6(r85,l0) a7(r87,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a9(r76,l0) conflicts: a0(r70,l0) a1(r73,l0) a2(r58,l0) a3(r75,l0) a6(r85,l0) a10(r62,l0) a11(r65,l0) a12(r61,l0) a13(r60,l0) a14(r83,l0) a15(r82,l0) a19(r79,l0) a20(r80,l0) a21(r81,l0) a18(r78,l0) a16(r64,l0) a17(r63,l0) a22(r77,l0) a23(r74,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a10(r62,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a12(r61,l0) a13(r60,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a11(r65,l0) conflicts: a1(r73,l0) a2(r58,l0) a3(r75,l0) a9(r76,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a12(r61,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a10(r62,l0) a13(r60,l0) a14(r83,l0) a15(r82,l0) a19(r79,l0) a20(r80,l0) a21(r81,l0) a18(r78,l0) a16(r64,l0) a17(r63,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a13(r60,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a10(r62,l0) a12(r61,l0) a14(r83,l0) a15(r82,l0) a19(r79,l0) a20(r80,l0) a21(r81,l0) a18(r78,l0) a16(r64,l0) a17(r63,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a14(r83,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a12(r61,l0) a13(r60,l0) a15(r82,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a15(r82,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a12(r61,l0) a13(r60,l0) a14(r83,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a16(r64,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a12(r61,l0) a13(r60,l0) a18(r78,l0) a17(r63,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a17(r63,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a12(r61,l0) a13(r60,l0) a18(r78,l0) a16(r64,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a18(r78,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a12(r61,l0) a13(r60,l0) a16(r64,l0) a17(r63,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a19(r79,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a12(r61,l0) a13(r60,l0) a20(r80,l0) a21(r81,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a20(r80,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a12(r61,l0) a13(r60,l0) a19(r79,l0) a21(r81,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a21(r81,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0) a12(r61,l0) a13(r60,l0) a19(r79,l0) a20(r80,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a22(r77,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a23(r74,l0) conflicts: a1(r73,l0) a3(r75,l0) a9(r76,l0)
;;     total conflict hard regs: 1 2
;;     conflict hard regs: 1 2

  cp0:a8(r86)<->a9(r76)@112:shuffle
  cp1:a2(r58)<->a10(r62)@56:constraint
  cp2:a10(r62)<->a11(r65)@16:move
  cp3:a11(r65)<->a13(r60)@63:constraint
  cp4:a11(r65)<->a12(r61)@7:shuffle
  cp5:a17(r63)<->a19(r79)@104:constraint
  cp6:a16(r64)<->a20(r80)@104:constraint
  cp7:a18(r78)<->a21(r81)@104:constraint
  cp8:a10(r62)<->a15(r82)@104:constraint
  cp9:a10(r62)<->a14(r83)@13:shuffle
  regions=1, blocks=19, points=54
    allocnos=24, copies=10, conflicts=0, ranges=34

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 19 18 17 16 15 14 13 12 11 10 9 8 7 5 4 3 2
    all: 0r70 1r73 2r58 3r75 4r90 5r88 6r85 7r87 8r86 9r76 10r62 11r65 12r61 13r60 14r83 15r82 16r64 17r63 18r78 19r79 20r80 21r81 22r77 23r74
    modified regnos: 58 60 61 62 63 64 65 70 73 74 75 76 77 78 79 80 81 82 83 85 86 87 88 90
    border:
    Pressure: GENERAL_REGS=8
    Reg 70 of GENERAL_REGS has 9 regs less
    Reg 73 of GENERAL_REGS has 9 regs less
    Reg 58 of GENERAL_REGS has 9 regs less
    Reg 75 of GENERAL_REGS has 9 regs less
    Reg 88 of GENERAL_REGS has 1 regs less
    Reg 85 of GENERAL_REGS has 9 regs less
    Reg 87 of GENERAL_REGS has 1 regs less
    Reg 76 of GENERAL_REGS has 9 regs less
    Reg 61 of GENERAL_REGS has 3 regs less
    Reg 60 of GENERAL_REGS has 3 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 63 of GENERAL_REGS has 2 regs less
    Reg 78 of GENERAL_REGS has 2 regs less
    Reg 79 of GENERAL_REGS has 2 regs less
    Reg 80 of GENERAL_REGS has 2 regs less
    Reg 81 of GENERAL_REGS has 2 regs less
    Reg 74 of GENERAL_REGS has 2 regs less
      Pushing a11(r65,l0)
      Pushing a15(r82,l0)
      Pushing a14(r83,l0)
      Pushing a22(r77,l0)
      Pushing a10(r62,l0)
      Pushing a8(r86,l0)
      Pushing a4(r90,l0)
      Pushing a5(r88,l0)
      Pushing a7(r87,l0)
      Pushing a21(r81,l0)
      Pushing a20(r80,l0)
      Pushing a19(r79,l0)
      Pushing a17(r63,l0)
      Pushing a16(r64,l0)
      Pushing a18(r78,l0)
      Pushing a23(r74,l0)
      Pushing a13(r60,l0)
      Pushing a12(r61,l0)
      Pushing a6(r85,l0)(potential spill: pri=379, cost=5697)
      Pushing a2(r58,l0)(potential spill: pri=504, cost=7064)
      Pushing a3(r75,l0)(potential spill: pri=637, cost=8282)
      Pushing a9(r76,l0)(potential spill: pri=851, cost=10220)
      Pushing a0(r70,l0)(potential spill: pri=1508, cost=16595)
      Pushing a1(r73,l0)(potential spill: pri=1660, cost=16600)
      Popping a1(r73,l0)  -- assign reg 3
      Popping a0(r70,l0)  -- assign reg 6
      Popping a9(r76,l0)  -- assign reg 41
      Popping a3(r75,l0)  -- assign reg 42
      Popping a2(r58,l0)  -- assign reg 43
      Popping a6(r85,l0)  -- assign reg 44
      Popping a12(r61,l0)  -- assign reg 0
      Popping a13(r60,l0)  -- assign reg 1
      Popping a23(r74,l0)  -- assign reg 4
      Popping a18(r78,l0)  -- assign reg 2
      Popping a16(r64,l0)  -- assign reg 5
      Popping a17(r63,l0)  -- assign reg 4
      Popping a19(r79,l0)  -- assign reg 4
      Popping a20(r80,l0)  -- assign reg 5
      Popping a21(r81,l0)  -- assign reg 2
      Popping a7(r87,l0)  -- assign reg 5
      Popping a5(r88,l0)  -- assign reg 3
      Popping a4(r90,l0)  -- assign reg 2
      Popping a8(r86,l0)  -- assign reg 4
      Popping a10(r62,l0)  -- assign reg 43
      Popping a22(r77,l0)  -- assign reg 0
      Popping a14(r83,l0)  -- assign reg 2
      Popping a15(r82,l0)  -- assign reg 43
      Popping a11(r65,l0)  -- assign reg 1
Disposition:
    2:r58  l0    43   13:r60  l0     1   12:r61  l0     0   10:r62  l0    43
   17:r63  l0     4   16:r64  l0     5   11:r65  l0     1    0:r70  l0     6
    1:r73  l0     3   23:r74  l0     4    3:r75  l0    42    9:r76  l0    41
   22:r77  l0     0   18:r78  l0     2   19:r79  l0     4   20:r80  l0     5
   21:r81  l0     2   15:r82  l0    43   14:r83  l0     2    6:r85  l0    44
    8:r86  l0     4    7:r87  l0     5    5:r88  l0     3    4:r90  l0     2
New iteration of spill/restore move
+++Costs: overall -6764, reg -6764, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 1, 2, 4, 7, dead_or_set: 5, 73
insn=3, live_throughout: 1, 2, 7, 73, dead_or_set: 4, 74
insn=4, live_throughout: 2, 7, 73, 74, dead_or_set: 1, 75
insn=5, live_throughout: 7, 73, 74, 75, dead_or_set: 2, 76
insn=9, live_throughout: 7, 73, 75, 76, dead_or_set: 74
insn=10, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=12, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=13, live_throughout: 7, 73, 75, 76, dead_or_set: 77
insn=14, live_throughout: 7, 73, 75, 76, dead_or_set: 77
insn=15, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=17, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=18, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=19, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=20, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=21, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=22, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=23, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=24, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=25, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=26, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=27, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=28, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=29, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=30, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=31, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=32, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=33, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=34, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=35, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=36, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=37, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=38, live_throughout: 7, 73, 75, 76, dead_or_set: 63
insn=39, live_throughout: 7, 63, 73, 75, 76, dead_or_set: 60
insn=40, live_throughout: 7, 60, 63, 73, 75, 76, dead_or_set: 
insn=41, live_throughout: 7, 60, 63, 73, 75, 76, dead_or_set: 
insn=42, live_throughout: 7, 60, 63, 73, 75, 76, dead_or_set: 
insn=43, live_throughout: 7, 60, 63, 73, 75, 76, dead_or_set: 
insn=44, live_throughout: 7, 60, 63, 73, 75, 76, dead_or_set: 64
insn=45, live_throughout: 7, 60, 63, 64, 73, 75, 76, dead_or_set: 61
insn=46, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=47, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=48, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=49, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=50, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=51, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=52, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=53, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=54, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=55, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=56, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 
insn=57, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, dead_or_set: 78
insn=61, live_throughout: 7, 60, 61, 63, 64, 73, 75, 76, 78, dead_or_set: 
insn=62, live_throughout: 7, 60, 61, 73, 75, 76, dead_or_set: 63, 64, 78, 79, 80, 81
insn=63, live_throughout: 7, 17, 60, 61, 73, 75, 76, dead_or_set: 82
insn=64, live_throughout: 7, 60, 61, 73, 75, 76, 82, dead_or_set: 83
insn=65, live_throughout: 7, 60, 61, 73, 75, 76, dead_or_set: 62, 82, 83
insn=66, live_throughout: 7, 60, 61, 73, 75, 76, dead_or_set: 62
insn=67, live_throughout: 7, 60, 61, 62, 73, 75, 76, dead_or_set: 
insn=68, live_throughout: 7, 60, 61, 62, 73, 75, 76, dead_or_set: 
insn=69, live_throughout: 7, 60, 61, 62, 73, 75, 76, dead_or_set: 
insn=71, live_throughout: 7, 60, 61, 73, 75, 76, dead_or_set: 
insn=72, live_throughout: 7, 60, 61, 73, 75, 76, dead_or_set: 
insn=73, live_throughout: 7, 73, 75, 76, dead_or_set: 60, 61, 65
insn=74, live_throughout: 7, 65, 73, 75, 76, dead_or_set: 
insn=78, live_throughout: 7, 65, 73, 75, 76, dead_or_set: 58
insn=75, live_throughout: 7, 58, 65, 73, 75, 76, dead_or_set: 
insn=76, live_throughout: 7, 58, 65, 73, 75, 76, dead_or_set: 
insn=81, live_throughout: 7, 65, 73, 75, 76, dead_or_set: 
insn=83, live_throughout: 7, 65, 73, 75, 76, dead_or_set: 
insn=84, live_throughout: 7, 65, 73, 75, 76, dead_or_set: 
insn=86, live_throughout: 7, 73, 75, 76, dead_or_set: 62, 65
insn=87, live_throughout: 7, 62, 73, 75, 76, dead_or_set: 
insn=89, live_throughout: 7, 62, 73, 75, 76, dead_or_set: 
insn=91, live_throughout: 7, 73, 75, 76, dead_or_set: 58, 62
insn=265, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=94, live_throughout: 7, 73, 75, 76, dead_or_set: 
insn=96, live_throughout: 7, 73, 75, 76, dead_or_set: 58
insn=97, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=99, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=100, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=101, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=102, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=103, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=104, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=105, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=106, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=107, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=108, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 
insn=109, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 5
insn=110, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 0, 5
insn=111, live_throughout: 7, 58, 73, 75, 76, dead_or_set: 0, 70
insn=113, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=114, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=115, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=116, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=117, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=118, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=119, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=120, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=121, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=122, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=123, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=124, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=125, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=126, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=127, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 
insn=129, live_throughout: 7, 58, 70, 73, 75, 76, dead_or_set: 85
insn=130, live_throughout: 7, 58, 70, 73, 75, 76, 85, dead_or_set: 
insn=132, live_throughout: 7, 58, 70, 73, 75, 76, 85, dead_or_set: 
insn=133, live_throughout: 7, 58, 70, 73, 75, 76, 85, dead_or_set: 
insn=135, live_throughout: 7, 58, 70, 73, 75, 76, 85, dead_or_set: 4
insn=136, live_throughout: 4, 7, 58, 70, 73, 75, 76, 85, dead_or_set: 5
insn=137, live_throughout: 7, 58, 70, 73, 75, 76, 85, dead_or_set: 4, 5
insn=139, live_throughout: 7, 58, 70, 73, 75, 85, dead_or_set: 76, 86
insn=140, live_throughout: 7, 58, 70, 73, 75, 85, 86, dead_or_set: 87
insn=141, live_throughout: 7, 58, 70, 73, 75, 85, 87, dead_or_set: 4, 86
insn=142, live_throughout: 4, 7, 58, 70, 73, 75, 85, dead_or_set: 5, 87
insn=143, live_throughout: 7, 58, 70, 73, 75, 85, dead_or_set: 4, 5
insn=268, live_throughout: 7, 58, 70, 73, 75, dead_or_set: 
insn=242, live_throughout: 0, 7, 70, 85, dead_or_set: 
insn=243, live_throughout: 7, 70, 85, dead_or_set: 0, 88
insn=148, live_throughout: 7, 70, 88, dead_or_set: 5, 85
insn=149, live_throughout: 7, 70, 88, dead_or_set: 5
insn=270, live_throughout: 7, 70, 88, dead_or_set: 
insn=246, live_throughout: 0, 7, 70, dead_or_set: 
insn=247, live_throughout: 7, 70, dead_or_set: 0, 88
insn=154, live_throughout: 7, 70, 88, dead_or_set: 
insn=155, live_throughout: 7, 70, 88, dead_or_set: 
insn=158, live_throughout: 7, 70, 88, dead_or_set: 
insn=162, live_throughout: 7, 70, 88, dead_or_set: 
insn=163, live_throughout: 7, 70, 88, dead_or_set: 
insn=173, live_throughout: 7, 70, dead_or_set: 5, 88
insn=174, live_throughout: 7, 70, dead_or_set: 0, 5
insn=175, live_throughout: 7, 70, dead_or_set: 
insn=176, live_throughout: 7, 70, dead_or_set: 
insn=177, live_throughout: 7, 70, dead_or_set: 
insn=178, live_throughout: 7, 70, dead_or_set: 
insn=179, live_throughout: 7, 70, dead_or_set: 
insn=180, live_throughout: 7, 70, dead_or_set: 
insn=181, live_throughout: 7, dead_or_set: 5, 70
insn=182, live_throughout: 7, dead_or_set: 5
insn=183, live_throughout: 7, dead_or_set: 
insn=250, live_throughout: 0, 7, dead_or_set: 
insn=251, live_throughout: 7, dead_or_set: 0, 88
insn=187, live_throughout: 7, 88, dead_or_set: 
insn=234, live_throughout: 7, dead_or_set: 5, 88
insn=235, live_throughout: 7, dead_or_set: 5
insn=192, live_throughout: 7, 58, 70, 73, 75, dead_or_set: 
insn=193, live_throughout: 7, 58, 70, 73, 75, dead_or_set: 
insn=194, live_throughout: 7, 58, 70, 73, 75, dead_or_set: 
insn=195, live_throughout: 7, 58, 70, 73, 75, dead_or_set: 
insn=197, live_throughout: 7, 58, 70, 73, 75, dead_or_set: 90
insn=198, live_throughout: 7, 58, 70, 73, 75, dead_or_set: 2, 90
insn=199, live_throughout: 2, 7, 58, 70, 73, dead_or_set: 1, 75
insn=200, live_throughout: 1, 2, 7, 58, 70, 73, dead_or_set: 4
insn=201, live_throughout: 1, 2, 4, 7, 70, 73, dead_or_set: 5, 58
insn=202, live_throughout: 7, 70, 73, dead_or_set: 1, 2, 4, 5
insn=203, live_throughout: 7, 70, dead_or_set: 73
insn=204, live_throughout: 7, 70, dead_or_set: 
insn=205, live_throughout: 7, 70, dead_or_set: 
insn=211, live_throughout: 7, dead_or_set: 0, 70
insn=217, live_throughout: 0, 7, dead_or_set: 
init_insns for 63: (insn_list:REG_DEP_TRUE 38 (nil))
init_insns for 64: (insn_list:REG_DEP_TRUE 44 (nil))
changing reg in insn 91
changing reg in insn 96
changing reg in insn 78
changing reg in insn 201
changing reg in insn 39
changing reg in insn 73
changing reg in insn 71
changing reg in insn 57
changing reg in insn 56
changing reg in insn 40
changing reg in insn 45
changing reg in insn 73
changing reg in insn 72
changing reg in insn 57
changing reg in insn 56
changing reg in insn 46
changing reg in insn 86
changing reg in insn 66
changing reg in insn 91
changing reg in insn 89
changing reg in insn 68
changing reg in insn 67
changing reg in insn 38
changing reg in insn 62
changing reg in insn 53
changing reg in insn 39
changing reg in insn 44
changing reg in insn 62
changing reg in insn 54
changing reg in insn 45
changing reg in insn 73
changing reg in insn 83
changing reg in insn 75
changing reg in insn 74
changing reg in insn 111
changing reg in insn 129
changing reg in insn 129
changing reg in insn 211
changing reg in insn 200
changing reg in insn 205
changing reg in insn 195
changing reg in insn 181
changing reg in insn 179
changing reg in insn 176
changing reg in insn 140
changing reg in insn 127
changing reg in insn 124
changing reg in insn 114
changing reg in insn 113
changing reg in insn 2
changing reg in insn 203
changing reg in insn 203
changing reg in insn 197
changing reg in insn 117
changing reg in insn 116
changing reg in insn 115
changing reg in insn 103
changing reg in insn 102
changing reg in insn 100
changing reg in insn 27
changing reg in insn 13
changing reg in insn 12
changing reg in insn 3
changing reg in insn 9
changing reg in insn 4
changing reg in insn 199
changing reg in insn 44
changing reg in insn 19
changing reg in insn 18
changing reg in insn 17
changing reg in insn 14
changing reg in insn 44
changing reg in insn 5
changing reg in insn 139
changing reg in insn 135
changing reg in insn 133
changing reg in insn 123
changing reg in insn 101
changing reg in insn 38
changing reg in insn 26
changing reg in insn 25
changing reg in insn 38
changing reg in insn 13
changing reg in insn 14
changing reg in insn 57
changing reg in insn 62
changing reg in insn 61
changing reg in insn 61
changing reg in insn 62
changing reg in insn 62
changing reg in insn 62
changing reg in insn 63
changing reg in insn 65
changing reg in insn 64
changing reg in insn 65
changing reg in insn 129
changing reg in insn 148
changing reg in insn 136
changing reg in insn 139
changing reg in insn 141
changing reg in insn 140
changing reg in insn 142
changing reg in insn 251
changing reg in insn 247
changing reg in insn 243
changing reg in insn 234
changing reg in insn 173
changing reg in insn 197
changing reg in insn 198
Spilling for insn 38.
Spilling for insn 39.
Spilling for insn 44.
Spilling for insn 45.
Spilling for insn 57.
Spilling for insn 129.
Spilling for insn 203.

Reloads for insn # 38
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/v/f:DI 41 r12 [orig:76 __v ] [76]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/v/f:DI 41 r12 [orig:76 __v ] [76]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 39
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:63 D.38769 ] [63])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:63 D.38769 ] [63])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 44
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:75 __p ] [75])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:75 __p ] [75])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 45
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:64 D.38765 ] [64])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:64 D.38765 ] [64])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 57
Reload 0: reload_in (DI) = (reg/v:DI 1 dx [orig:60 __size ] [60])
	reload_out (DI) = (reg:DI 2 cx [78])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/v:DI 1 dx [orig:60 __size ] [60])
	reload_out_reg: (reg:DI 2 cx [78])
	reload_reg_rtx: (reg:DI 2 cx [78])

Reloads for insn # 129
Reload 0: reload_in (DI) = (reg/v/f:DI 6 bp [orig:70 __z ] [70])
	reload_out (DI) = (reg/f:DI 44 r15 [85])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/v/f:DI 6 bp [orig:70 __z ] [70])
	reload_out_reg: (reg/f:DI 44 r15 [85])
	reload_reg_rtx: (reg/f:DI 44 r15 [85])

Reloads for insn # 203
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:73 this ] [73])
                                                        (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])
	reload_out (DI) = (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:73 this ] [73])
                                                        (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:73 this ] [73])
                                                        (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])
	reload_out_reg: (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:73 this ] [73])
                                                        (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])
deleting insn with uid = 3.
deleting insn with uid = 141.
deleting insn with uid = 142.
deleting insn with uid = 198.


try_optimize_cfg iteration 1

deleting insn with uid = 81.
Deleted label in block 6.
Forwarding edge 12->13 to 18 failed.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 110.
verify found no changes in insn with uid = 137.
verify found no changes in insn with uid = 143.
verify found no changes in insn with uid = 149.
verify found no changes in insn with uid = 174.
verify found no changes in insn with uid = 182.
verify found no changes in insn with uid = 183.
verify found no changes in insn with uid = 187.
verify found no changes in insn with uid = 235.
verify found no changes in insn with uid = 202.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 33 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 36 (  1.9)


std::_Rb_tree_iterator<_Val> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_(const std::_Rb_tree_node_base*, const std::_Rb_tree_node_base*, const _Val&) [with _Key = std::basic_string<char, std::char_traits<char>, std::allocator<char> >, _Val = std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, _Compare = std::less<std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _Alloc = std::allocator<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={17d,12u} r1={17d,11u} r2={16d,7u} r3={4d,14u} r4={16d,7u} r5={21d,12u} r6={1d,13u} r7={1d,28u} r8={10d} r9={10d} r10={10d} r11={10d} r12={10d} r13={10d} r14={10d} r15={10d} r16={3u} r17={27d,10u} r18={10d} r19={10d} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={11d} r38={11d} r39={11d} r40={10d} r41={1d,8u,1d} r42={1d,6u,1d} r43={7d,7u} r44={2d,4u} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} 
;;    total ref usage 666{522d,142u,2e} in 151{141 regular + 10 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 16 [argp]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags] 41 [r12] 42 [r13]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
;; live  gen 	 3 [bx] 17 [flags] 41 [r12] 42 [r13]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:874 (set (reg/f:DI 3 bx [orig:73 this ] [73])
        (reg:DI 5 di [ this ])) 89 {*movdi_1_rex64} (nil))

(insn 4 2 5 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:874 (set (reg/v/f:DI 42 r13 [orig:75 __p ] [75])
        (reg:DI 1 dx [ __p ])) 89 {*movdi_1_rex64} (nil))

(insn 5 4 6 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:874 (set (reg/v/f:DI 41 r12 [orig:76 __v ] [76])
        (reg:DI 2 cx [ __v ])) 89 {*movdi_1_rex64} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 4 si [orig:74 __x ] [74])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 10 9 11 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 2 -> ( 9 3)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  9 [85.0%] 
;; Succ edge  3 [15.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  2 [15.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 12 11 13 3 (var_location:DI this (reg/f:DI 3 bx [orig:73 this ] [73])) -1 (nil))

(insn 13 12 14 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (parallel [
            (set (reg/f:DI 0 ax [77])
                (plus:DI (reg/f:DI 3 bx [orig:73 this ] [73])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 14 13 15 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 42 r13 [orig:75 __p ] [75])
            (reg/f:DI 0 ax [77]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 15 14 16 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 3 -> ( 9 4)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  9 [30.2%] 
;; Succ edge  4 [69.8%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; lr  use 	 7 [sp] 41 [r12] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 43 [r14]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 43 [r14]
;; live  kill	 2 [cx] 4 [si] 5 [di] 17 [flags]

;; Pred edge  3 [69.8%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 17 16 18 4 (var_location:DI __x (reg/v/f:DI 42 r13 [orig:75 __p ] [75])) -1 (nil))

(debug_insn 18 17 19 4 (var_location:DI __x (reg/v/f:DI 42 r13 [orig:75 __p ] [75])) -1 (nil))

(debug_insn 19 18 20 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:525 (var_location:DI D.4294967236 (reg/v/f:DI 42 r13 [orig:75 __p ] [75])) -1 (nil))

(debug_insn 20 19 21 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI D.4294967291 (plus:DI (debug_expr:DI D#60)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 21 20 22 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 22 21 23 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI __x (debug_expr:DI D#5)) -1 (nil))

(debug_insn 23 22 24 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI D.4294967239 (plus:DI (debug_expr:DI D#60)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 24 23 25 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 25 24 26 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI __x (reg/v/f:DI 41 r12 [orig:76 __v ] [76])) -1 (nil))

(debug_insn 26 25 27 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI D.4294967238 (reg/v/f:DI 41 r12 [orig:76 __v ] [76])) -1 (nil))

(debug_insn 27 26 28 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI D.4294967269 (reg/f:DI 3 bx [orig:73 this ] [73])) -1 (nil))

(debug_insn 28 27 29 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI this (debug_expr:DI D#27)) -1 (nil))

(debug_insn 29 28 30 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI __x (debug_expr:DI D#58)) -1 (nil))

(debug_insn 30 29 31 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI __y (debug_expr:DI D#57)) -1 (nil))

(debug_insn 31 30 32 4 (var_location:DI __lhs (debug_expr:DI D#58)) -1 (nil))

(debug_insn 32 31 33 4 (var_location:DI __rhs (debug_expr:DI D#57)) -1 (nil))

(debug_insn 33 32 34 4 (var_location:DI this (debug_expr:DI D#58)) -1 (nil))

(debug_insn 34 33 35 4 (var_location:DI __str (debug_expr:DI D#57)) -1 (nil))

(debug_insn 35 34 36 4 (var_location:DI this (debug_expr:DI D#58)) -1 (nil))

(debug_insn 36 35 37 4 (var_location:DI this (debug_expr:DI D#58)) -1 (nil))

(debug_insn 37 36 38 4 (var_location:DI this (debug_expr:DI D#58)) -1 (nil))

(insn 38 37 39 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 4 si [orig:63 D.38769 ] [63])
        (mem/s/f:DI (reg/v/f:DI 41 r12 [orig:76 __v ] [76]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (reg/v/f:DI 41 r12 [orig:76 __v ] [76]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 39 38 40 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 1 dx [orig:60 __size ] [60])
        (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:63 D.38769 ] [63])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 40 39 41 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI __size (reg/v:DI 1 dx [orig:60 __size ] [60])) -1 (nil))

(debug_insn 41 40 42 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI this (debug_expr:DI D#57)) -1 (nil))

(debug_insn 42 41 43 4 (var_location:DI this (debug_expr:DI D#57)) -1 (nil))

(debug_insn 43 42 44 4 (var_location:DI this (debug_expr:DI D#57)) -1 (nil))

(insn 44 43 45 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 5 di [orig:64 D.38765 ] [64])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:75 __p ] [75])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:75 __p ] [75])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 45 44 46 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 0 ax [orig:61 __osize ] [61])
        (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:64 D.38765 ] [64])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 46 45 47 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __osize (reg/v:DI 0 ax [orig:61 __osize ] [61])) -1 (nil))

(debug_insn 47 46 48 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 48 47 49 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __b (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 49 48 50 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI __len (debug_expr:DI D#59)) -1 (nil))

(debug_insn 50 49 51 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI this (debug_expr:DI D#57)) -1 (nil))

(debug_insn 51 50 52 4 (var_location:DI this (debug_expr:DI D#57)) -1 (nil))

(debug_insn 52 51 53 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI this (debug_expr:DI D#58)) -1 (nil))

(debug_insn 53 52 54 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s1 (reg/f:DI 4 si [orig:63 D.38769 ] [63])) -1 (nil))

(debug_insn 54 53 55 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s2 (reg/f:DI 5 di [orig:64 D.38765 ] [64])) -1 (nil))

(debug_insn 55 54 56 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __n (debug_expr:DI D#59)) -1 (nil))

(insn 56 55 273 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 0 ax [orig:61 __osize ] [61])
            (reg/v:DI 1 dx [orig:60 __size ] [60]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 273 56 57 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [78])
        (reg/v:DI 1 dx [orig:60 __size ] [60])) 89 {*movdi_1_rex64} (nil))

(insn 57 273 61 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [78])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (reg/v:DI 0 ax [orig:61 __osize ] [61])
            (reg:DI 2 cx [78]))) 899 {*movdicc_c_rex64} (nil))

(insn 61 57 62 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 2 cx [78])
            (reg:DI 2 cx [78]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 62 61 63 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:CC 17 flags)
                (if_then_else:CC (ne (reg:DI 2 cx [78])
                        (const_int 0 [0x0]))
                    (compare:CC (mem:BLK (reg/f:DI 4 si [orig:63 D.38769 ] [63]) [0 A8])
                        (mem:BLK (reg/f:DI 5 di [orig:64 D.38765 ] [64]) [0 A8]))
                    (const_int 0 [0x0])))
            (use (const_int 1 [0x1]))
            (use (reg:CC 17 flags))
            (clobber (reg/f:DI 4 si [orig:79 D.38769 ] [79]))
            (clobber (reg/f:DI 5 di [orig:80 D.38765 ] [80]))
            (clobber (reg:DI 2 cx [81]))
        ]) 894 {*cmpstrnqi_rex_1} (nil))

(insn 63 62 64 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 43 r14 [82])
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 64 63 65 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 2 cx [83])
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 65 64 66 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:QI 43 r14 [orig:62 __r ] [62])
                (minus:QI (reg:QI 43 r14 [82])
                    (reg:QI 2 cx [83])))
            (clobber (reg:CC 17 flags))
        ]) 329 {*subqi_1} (nil))

(insn 66 65 67 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/v:SI 43 r14 [orig:62 __r ] [62])
        (sign_extend:SI (reg:QI 43 r14 [orig:62 __r ] [62]))) 133 {extendqisi2} (nil))

(debug_insn 67 66 68 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:SI __r (reg/v:SI 43 r14 [orig:62 __r ] [62])) -1 (nil))

(insn 68 67 69 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:62 __r ] [62])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 69 68 70 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 87)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]


;; Succ edge  5 [61.0%]  (fallthru)
;; Succ edge  8 [39.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags] 43 [r14]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; live  gen 	 1 [dx] 17 [flags] 43 [r14]
;; live  kill	 17 [flags]

;; Pred edge  4 [61.0%]  (fallthru)
(note 70 69 71 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 71 70 72 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n1 (reg/v:DI 1 dx [orig:60 __size ] [60])) -1 (nil))

(debug_insn 72 71 73 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n2 (reg/v:DI 0 ax [orig:61 __osize ] [61])) -1 (nil))

(insn 73 72 74 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (parallel [
            (set (reg/v:DI 1 dx [orig:65 __d ] [65])
                (minus:DI (reg/v:DI 1 dx [orig:60 __size ] [60])
                    (reg/v:DI 0 ax [orig:61 __osize ] [61])))
            (clobber (reg:CC 17 flags))
        ]) 313 {*subdi_1_rex64} (nil))

(debug_insn 74 73 78 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (var_location:DI __d (reg/v:DI 1 dx [orig:65 __d ] [65])) -1 (nil))

(insn 78 74 75 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (reg:SI 43 r14 [orig:58 prephitmp.580 ] [58])
        (const_int 0 [0x0])) 47 {*movsi_1} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 75 78 76 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 1 dx [orig:65 __d ] [65])
            (const_int 2147483647 [0x7fffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 76 75 82 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 97)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 10)
;; lr  out 	 1 [dx] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14]
;; live  out 	 1 [dx] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 82 76 83 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 1 dx [orig:65 __d ] [65])
            (const_int -2147483648 [0xffffffff80000000]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 84 83 85 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 9 7)
;; lr  out 	 1 [dx] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; live  out 	 1 [dx] 3 [bx] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  9 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 43 [r14]
;; live  in  	 1 [dx] 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; live  gen 	 43 [r14]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 85 84 86 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:401 (set (reg/v:SI 43 r14 [orig:62 __r ] [62])
        (reg:SI 1 dx [orig:65 __d ] [65])) 47 {*movsi_1} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 4 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14]
;; lr  use 	 7 [sp] 43 [r14]
;; lr  def 	 17 [flags] 43 [r14]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
;; live  gen 	 43 [r14]
;; live  kill	 17 [flags]

;; Pred edge  4 [39.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 87 86 88 8 128 "" [1 uses])

(note 88 87 89 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(debug_insn 89 88 90 8 (var_location:SI __r (reg/v:SI 43 r14 [orig:62 __r ] [62])) -1 (nil))

(note 90 89 91 8 NOTE_INSN_DELETED)

(insn 91 90 265 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:401 (parallel [
            (set (reg:SI 43 r14 [orig:58 prephitmp.580 ] [58])
                (lshiftrt:SI (reg/v:SI 43 r14 [orig:62 __r ] [62])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 558 {*lshrsi3_1} (nil))

(jump_insn 265 91 266 8 (set (pc)
        (label_ref 97)) 638 {jump} (nil))
;; End of basic block 8 -> ( 10)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]


;; Succ edge  10 [100.0%] 

(barrier 266 265 94)

;; Start of basic block ( 3 6 2) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13]
;; lr  use 	 7 [sp]
;; lr  def 	 43 [r14]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13]
;; live  gen 	 43 [r14]
;; live  kill	

;; Pred edge  3 [30.2%] 
;; Pred edge  6 [50.0%] 
;; Pred edge  2 [85.0%] 
(code_label 94 266 95 9 127 "" [3 uses])

(note 95 94 96 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:401 (set (reg:SI 43 r14 [orig:58 prephitmp.580 ] [58])
        (const_int 1 [0x1])) 47 {*movsi_1} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 5 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
;; live  gen 	 0 [ax] 5 [di] 6 [bp] 17 [flags] 44 [r15]
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  5 [50.0%] 
;; Pred edge  8 [100.0%] 
(code_label 97 96 98 10 130 "" [2 uses])

(note 98 97 99 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(debug_insn 99 98 100 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:QI __insert_left (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 100 99 101 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI this (reg/f:DI 3 bx [orig:73 this ] [73])) -1 (nil))

(debug_insn 101 100 102 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI __x (reg/v/f:DI 41 r12 [orig:76 __v ] [76])) -1 (nil))

(debug_insn 102 101 103 10 (var_location:DI this (reg/f:DI 3 bx [orig:73 this ] [73])) -1 (nil))

(debug_insn 103 102 104 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:359 (var_location:DI D.4294967274 (reg/f:DI 3 bx [orig:73 this ] [73])) -1 (nil))

(debug_insn 104 103 105 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:359 (var_location:DI D.4294967275 (debug_expr:DI D#22)) -1 (nil))

(debug_insn 105 104 106 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:359 (var_location:DI this (debug_expr:DI D#21)) -1 (nil))

(debug_insn 106 105 107 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:359 (var_location:DI __n (const_int 1 [0x1])) -1 (nil))

(debug_insn 107 106 108 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:359 (var_location:DI D.37160 (const_int 0 [0x0])) -1 (nil))

(debug_insn 108 107 109 10 (var_location:DI this (debug_expr:DI D#21)) -1 (nil))

(insn 109 108 110 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:89 (set (reg:DI 5 di)
        (const_int 48 [0x30])) 89 {*movdi_1_rex64} (nil))

(call_insn 110 109 111 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:89 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Znwm") [flags 0x41]  <function_decl 0x7f48776cb500 operator new>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 111 110 113 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:89 (set (reg/v/f:DI 6 bp [orig:70 __z ] [70])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(debug_insn 113 111 114 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:369 (var_location:DI __tmp (reg/v/f:DI 6 bp [orig:70 __z ] [70])) -1 (nil))

(debug_insn 114 113 115 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:371 (var_location:DI D.4294967270 (plus:DI (reg/v/f:DI 6 bp [orig:70 __z ] [70])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 115 114 116 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:371 (var_location:DI this (reg/f:DI 3 bx [orig:73 this ] [73])) -1 (nil))

(debug_insn 116 115 117 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 3 bx [orig:73 this ] [73])) -1 (nil))

(debug_insn 117 116 118 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 3 bx [orig:73 this ] [73])) -1 (nil))

(debug_insn 118 117 119 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 119 118 120 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 120 119 121 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 121 120 122 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:371 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 122 121 123 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:371 (var_location:DI __p (debug_expr:DI D#26)) -1 (nil))

(debug_insn 123 122 124 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:371 (var_location:DI __val (reg/v/f:DI 41 r12 [orig:76 __v ] [76])) -1 (nil))

(debug_insn 124 123 125 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (var_location:DI D.4294967235 (plus:DI (reg/v/f:DI 6 bp [orig:70 __z ] [70])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 125 124 126 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (var_location:DI D.37092 (const_int 16 [0x10])) -1 (nil))

(debug_insn 126 125 127 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (var_location:DI __p (debug_expr:DI D#61)) -1 (nil))

(debug_insn 127 126 128 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (var_location:DI D.4294967268 (plus:DI (reg/v/f:DI 6 bp [orig:70 __z ] [70])
        (const_int 32 [0x20]))) -1 (nil))

(note 128 127 274 10 NOTE_INSN_DELETED)

(insn 274 128 129 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (set (reg/f:DI 44 r15 [85])
        (reg/v/f:DI 6 bp [orig:70 __z ] [70])) 89 {*movdi_1_rex64} (nil))

(insn 129 274 130 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (plus:DI (reg/f:DI 44 r15 [85])
                        (const_int 32 [0x20]))
                    (const_int 0 [0x0])))
            (set (reg/f:DI 44 r15 [85])
                (plus:DI (reg/f:DI 44 r15 [85])
                    (const_int 32 [0x20])))
        ]) 282 {*adddi_2_rex64} (nil))

(jump_insn 130 129 131 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 192)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 1013 [0x3f5])
        (nil)))
;; End of basic block 10 -> ( 11 18)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  11 [89.9%]  (fallthru)
;; Succ edge  18 [10.1%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

;; Pred edge  10 [89.9%]  (fallthru)
(note 131 130 132 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(debug_insn 132 131 133 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (var_location:DI this (debug_expr:DI D#28)) -1 (nil))

(debug_insn 133 132 135 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (var_location:DI D.37089 (reg/v/f:DI 41 r12 [orig:76 __v ] [76])) -1 (nil))

(insn 135 133 136 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (set (reg:DI 4 si)
        (reg/v/f:DI 41 r12 [orig:76 __v ] [76])) 89 {*movdi_1_rex64} (nil))

(insn 136 135 137 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (set (reg:DI 5 di)
        (reg/f:DI 44 r15 [85])) 89 {*movdi_1_rex64} (nil))

(call_insn 137 136 138 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 8 [0x8])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 11 -> ( 12 15)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  12 [100.0%]  (fallthru)
;; Succ edge  15 (ab,abcall,eh)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	 17 [flags]

;; Pred edge  11 [100.0%]  (fallthru)
(note 138 137 139 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 140 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (parallel [
            (set (reg/f:DI 4 si [86])
                (plus:DI (reg/v/f:DI 41 r12 [orig:76 __v ] [76])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 140 139 143 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (parallel [
            (set (reg/f:DI 5 di [87])
                (plus:DI (reg/v/f:DI 6 bp [orig:70 __z ] [70])
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(call_insn 143 140 267 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 10 [0xa])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  13 [100.0%]  (fallthru)
;; Succ edge  14 (ab,abcall,eh)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
(note 267 143 268 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(jump_insn 268 267 269 13 (set (pc)
        (label_ref 192)) 638 {jump} (nil))
;; End of basic block 13 -> ( 18)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14]


;; Succ edge  18 [100.0%] 

(barrier 269 268 242)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 14 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 5 [di]
;; live  kill	

;; Pred edge  12 (ab,abcall,eh)
(code_label/s 242 269 245 14 142 "" [1 uses])

(note 245 242 243 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 243 245 146 14 (set (reg/f:DI 3 bx [orig:88 save_eptr.213 ] [88])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 146 243 148 14 "" NOTE_INSN_DELETED_LABEL 132)

(insn 148 146 149 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (set (reg:DI 5 di)
        (reg/f:DI 44 r15 [85])) 89 {*movdi_1_rex64} (nil))

(call_insn 149 148 270 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 11 [0xb])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 270 149 271 14 (set (pc)
        (label_ref 158)) 638 {jump} (nil))
;; End of basic block 14 -> ( 16)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]


;; Succ edge  16 [100.0%] 

(barrier 271 270 246)

;; Start of basic block ( 11) -> 15
;; bb 15 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 15 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx]
;; live  in  	 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx]
;; live  kill	

;; Pred edge  11 (ab,abcall,eh)
(code_label/s 246 271 249 15 143 "" [1 uses])

(note 249 246 247 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 247 249 154 15 (set (reg/f:DI 3 bx [orig:88 save_eptr.213 ] [88])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(debug_insn 154 247 155 15 (var_location:DI D.37071 (debug_expr:DI D#28)) -1 (nil))

(debug_insn 155 154 152 15 (var_location:DI D.37072 (debug_expr:DI D#61)) -1 (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]


;; Succ edge  16 [100.0%]  (fallthru)

(note/s 152 155 254 "" NOTE_INSN_DELETED_LABEL 133)

(note/s 254 152 158 "" NOTE_INSN_DELETED_LABEL 145)

;; Start of basic block ( 15 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label/s 158 254 159 16 134 "" [2 uses])

(note 159 158 162 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(debug_insn 162 159 163 16 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 163 162 258 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(note/s 258 163 171 16 "" NOTE_INSN_DELETED_LABEL 146)

(note/s 171 258 173 16 "" NOTE_INSN_DELETED_LABEL 137)

(insn 173 171 174 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:372 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:88 save_eptr.213 ] [88])) 89 {*movdi_1_rex64} (nil))

(call_insn 174 173 175 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:372 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_begin_catch") [flags 0x41]  <function_decl 0x7f487671ae00 __cxa_begin_catch>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 175 174 176 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:372 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 176 175 177 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:372 (var_location:DI __p (reg/v/f:DI 6 bp [orig:70 __z ] [70])) -1 (nil))

(debug_insn 177 176 178 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 178 177 179 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 179 178 180 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (reg/v/f:DI 6 bp [orig:70 __z ] [70])) -1 (nil))

(debug_insn 180 179 181 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.37153 (const_int 1 [0x1])) -1 (nil))

(insn 181 180 182 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (reg/v/f:DI 6 bp [orig:70 __z ] [70])) 89 {*movdi_1_rex64} (nil))

(call_insn 182 181 183 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(call_insn 183 182 184 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:375 (call (mem:QI (symbol_ref:DI ("__cxa_rethrow") [flags 0x41]  <function_decl 0x7f4875586900 __cxa_rethrow>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (expr_list:REG_EH_REGION (const_int 5 [0x5])
            (nil)))
    (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 7 [sp] 16 [argp]
;; live  out 	 7 [sp]


;; Succ edge  17 (ab,abcall,eh)

(barrier 184 183 250)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 17 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 7 [sp] 16 [argp]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 5 [di]
;; live  kill	

;; Pred edge  16 (ab,abcall,eh)
(code_label/s 250 184 253 17 144 "" [1 uses])

(note 253 250 251 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 251 253 185 17 (set (reg/f:DI 3 bx [orig:88 save_eptr.213 ] [88])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 185 251 187 17 "" NOTE_INSN_DELETED_LABEL 138)

(call_insn 187 185 234 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:372 (call (mem:QI (symbol_ref:DI ("__cxa_end_catch") [flags 0x41]  <function_decl 0x7f487671ad00 __cxa_end_catch>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 6 [0x6])
        (nil))
    (nil))

(insn 234 187 235 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:372 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:88 save_eptr.213 ] [88])) 89 {*movdi_1_rex64} (nil))

(call_insn 235 234 189 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:372 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 17 -> ()
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]



(barrier 189 235 192)

;; Start of basic block ( 10 13) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	 17 [flags]

;; Pred edge  10 [10.1%] 
;; Pred edge  13 [100.0%] 
(code_label 192 189 221 18 139 "" [2 uses])

(note 221 192 193 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 193 221 194 18 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 194 193 195 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 195 194 197 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:881 (var_location:DI __z (reg/v/f:DI 6 bp [orig:70 __z ] [70])) -1 (nil))

(insn 197 195 199 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:883 (parallel [
            (set (reg/f:DI 2 cx [90])
                (plus:DI (reg/f:DI 3 bx [orig:73 this ] [73])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 199 197 200 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:883 (set (reg:DI 1 dx)
        (reg/v/f:DI 42 r13 [orig:75 __p ] [75])) 89 {*movdi_1_rex64} (nil))

(insn 200 199 201 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:883 (set (reg:DI 4 si)
        (reg/v/f:DI 6 bp [orig:70 __z ] [70])) 89 {*movdi_1_rex64} (nil))

(insn 201 200 202 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:883 (set (reg:SI 5 di)
        (reg:SI 43 r14 [orig:58 prephitmp.580 ] [58])) 47 {*movsi_1} (nil))

(call_insn 202 201 203 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:883 (call (mem:QI (symbol_ref:DI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x41]  <function_decl 0x7f4875ef5b00 _Rb_tree_insert_and_rebalance>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(insn 203 202 204 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:886 (parallel [
            (set (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:73 this ] [73])
                        (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])
                (plus:DI (mem/s:DI (plus:DI (reg/f:DI 3 bx [orig:73 this ] [73])
                            (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(debug_insn 204 203 205 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:886 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 205 204 211 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:886 (var_location:DI __x (reg/v/f:DI 6 bp [orig:70 __z ] [70])) -1 (nil))

(insn 211 205 217 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:888 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 6 bp [orig:70 __z ] [70])) 89 {*movdi_1_rex64} (nil))

(insn 217 211 272 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:888 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 272 217 0 NOTE_INSN_DELETED)


;; Function std::pair<typename std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator, bool> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_unique(const _Val&) [with _Key = std::basic_string<char, std::char_traits<char>, std::allocator<char> >, _Val = std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, _Compare = std::less<std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _Alloc = std::allocator<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >] (_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE16_M_insert_uniqueERKS2_)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
rescanning insn with uid = 272.
deleting insn with uid = 272.
deleting insn with uid = 256.
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 26 n_edges 37 count 46 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 26 n_edges 37 count 50 (  1.9)

Pass 0 for finding allocno costs

    a9 (r92,l0) best GENERAL_REGS, cover GENERAL_REGS
    a10 (r91,l0) best GENERAL_REGS, cover GENERAL_REGS
    a16 (r90,l0) best CREG, cover GENERAL_REGS
    a15 (r89,l0) best DIREG, cover GENERAL_REGS
    a14 (r88,l0) best SIREG, cover GENERAL_REGS
    a13 (r87,l0) best CREG, cover GENERAL_REGS
    a29 (r86,l1) best GENERAL_REGS, cover GENERAL_REGS
    a30 (r85,l1) best GENERAL_REGS, cover GENERAL_REGS
    a35 (r84,l1) best CREG, cover GENERAL_REGS
    a34 (r83,l1) best DIREG, cover GENERAL_REGS
    a33 (r82,l1) best SIREG, cover GENERAL_REGS
    a32 (r81,l1) best CREG, cover GENERAL_REGS
    a23 (r80,l1) best GENERAL_REGS, cover GENERAL_REGS
    a2 (r80,l0) best SIREG, cover GENERAL_REGS
    a22 (r79,l1) best GENERAL_REGS, cover GENERAL_REGS
    a1 (r79,l0) best DIREG, cover GENERAL_REGS
    a21 (r74,l1) best GENERAL_REGS, cover GENERAL_REGS
    a18 (r74,l0) best GENERAL_REGS, cover GENERAL_REGS
    a25 (r73,l1) best GENERAL_REGS, cover GENERAL_REGS
    a17 (r73,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r72,l0) best DREG, cover GENERAL_REGS
    a4 (r71,l0) best GENERAL_REGS, cover GENERAL_REGS
    a27 (r70,l1) best GENERAL_REGS, cover GENERAL_REGS
    a31 (r69,l1) best DIREG, cover GENERAL_REGS
    a26 (r68,l1) best GENERAL_REGS, cover GENERAL_REGS
    a6 (r67,l0) best GENERAL_REGS, cover GENERAL_REGS
    a12 (r66,l0) best SIREG, cover GENERAL_REGS
    a5 (r65,l0) best GENERAL_REGS, cover GENERAL_REGS
    a8 (r64,l0) best GENERAL_REGS, cover GENERAL_REGS
    a20 (r63,l1) best SIREG, cover GENERAL_REGS
    a11 (r63,l0) best SIREG, cover GENERAL_REGS
    a19 (r62,l1) best GENERAL_REGS, cover GENERAL_REGS
    a7 (r62,l0) best GENERAL_REGS, cover GENERAL_REGS
    a24 (r60,l1) best GENERAL_REGS, cover GENERAL_REGS
    a3 (r60,l0) best AREG, cover GENERAL_REGS
    a28 (r59,l1) best GENERAL_REGS, cover GENERAL_REGS

  a0(r72,l0) costs: AREG:0,0 DREG:-13,-13 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3224,3224 SSE_REGS:3224,3224 MMX_REGS:3224,3224 MEM:922
  a1(r79,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-103,-103 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3432,3432 SSE_REGS:3432,3432 MMX_REGS:3432,3432 MEM:1043
  a2(r80,l0) costs: AREG:0,0 DREG:0,0 CREG:-13,-13 BREG:0,0 SIREG:-90,-90 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3133,3133 SSE_REGS:3133,3133 MMX_REGS:3133,3133 MEM:951
  a3(r60,l0) costs: AREG:-160,-160 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5629,17459 SSE_REGS:5629,17459 MMX_REGS:5629,17459 MEM:1535
  a4(r71,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:716
  a5(r65,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1390
  a6(r67,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:411
  a7(r62,l0) costs: AREG:166,3096 DREG:166,3096 CREG:166,3096 BREG:166,3096 SIREG:166,3096 DIREG:166,3096 AD_REGS:166,3096 CLOBBERED_REGS:166,3096 Q_REGS:166,3096 NON_Q_REGS:166,3096 LEGACY_REGS:166,3096 GENERAL_REGS:166,3096 SSE_FIRST_REG:4768,38573 SSE_REGS:4768,38573 MMX_REGS:4768,38573 MEM:1366
  a8(r64,l0) costs: AREG:166,166 DREG:166,166 CREG:166,166 BREG:166,166 SIREG:166,166 DIREG:166,166 AD_REGS:166,166 CLOBBERED_REGS:166,166 Q_REGS:166,166 NON_Q_REGS:166,166 LEGACY_REGS:166,166 GENERAL_REGS:166,166 SSE_FIRST_REG:4053,4053 SSE_REGS:4053,4053 MMX_REGS:4053,4053 MEM:1146
  a9(r92,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:498
  a10(r91,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:498
  a11(r63,l0) costs: AREG:166,3806 DREG:166,3806 CREG:166,3806 BREG:166,3806 SIREG:166,1986 DIREG:0,3640 AD_REGS:166,3806 CLOBBERED_REGS:166,3806 Q_REGS:166,3806 NON_Q_REGS:166,3806 LEGACY_REGS:166,3806 GENERAL_REGS:166,3806 SSE_FIRST_REG:4667,18317 SSE_REGS:4667,18317 MMX_REGS:4667,18317 MEM:1436
  a12(r66,l0) costs: AREG:166,166 DREG:166,166 CREG:166,166 BREG:166,166 SIREG:0,0 DIREG:166,166 AD_REGS:166,166 CLOBBERED_REGS:166,166 Q_REGS:166,166 NON_Q_REGS:166,166 LEGACY_REGS:166,166 GENERAL_REGS:166,166 SSE_FIRST_REG:3237,3237 SSE_REGS:3237,3237 MMX_REGS:3237,3237 MEM:664
  a13(r87,l0) costs: AREG:332,332 DREG:332,332 CREG:166,166 BREG:332,332 SIREG:332,332 DIREG:332,332 AD_REGS:332,332 CLOBBERED_REGS:332,332 Q_REGS:332,332 NON_Q_REGS:332,332 LEGACY_REGS:332,332 GENERAL_REGS:332,332 SSE_FIRST_REG:4482,4482 SSE_REGS:4482,4482 MMX_REGS:4482,4482 MEM:1328
  a14(r88,l0) costs: AREG:166,166 DREG:166,166 CREG:166,166 BREG:166,166 SIREG:0,0 DIREG:166,166 AD_REGS:166,166 CLOBBERED_REGS:166,166 Q_REGS:166,166 NON_Q_REGS:166,166 LEGACY_REGS:166,166 GENERAL_REGS:166,166 SSE_FIRST_REG:1079,1079 SSE_REGS:1079,1079 MMX_REGS:1079,1079 MEM:332
  a15(r89,l0) costs: AREG:166,166 DREG:166,166 CREG:166,166 BREG:166,166 SIREG:166,166 DIREG:0,0 AD_REGS:166,166 CLOBBERED_REGS:166,166 Q_REGS:166,166 NON_Q_REGS:166,166 LEGACY_REGS:166,166 GENERAL_REGS:166,166 SSE_FIRST_REG:1079,1079 SSE_REGS:1079,1079 MMX_REGS:1079,1079 MEM:332
  a16(r90,l0) costs: AREG:166,166 DREG:166,166 CREG:0,0 BREG:166,166 SIREG:166,166 DIREG:166,166 AD_REGS:166,166 CLOBBERED_REGS:166,166 Q_REGS:166,166 NON_Q_REGS:166,166 LEGACY_REGS:166,166 GENERAL_REGS:166,166 SSE_FIRST_REG:1079,1079 SSE_REGS:1079,1079 MMX_REGS:1079,1079 MEM:332
  a17(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:324
  a18(r74,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2340,73320 SSE_REGS:2340,73320 MMX_REGS:2340,73320 MEM:720
  a19(r62,l1) costs: AREG:2930,2930 DREG:2930,2930 CREG:2930,2930 BREG:2930,2930 SIREG:2930,2930 DIREG:2930,2930 AD_REGS:2930,2930 CLOBBERED_REGS:2930,2930 Q_REGS:2930,2930 NON_Q_REGS:2930,2930 LEGACY_REGS:2930,2930 GENERAL_REGS:2930,2930 SSE_FIRST_REG:33805,33805 SSE_REGS:33805,33805 MMX_REGS:33805,33805 MEM:10055
  a20(r63,l1) costs: AREG:3640,3640 DREG:3640,3640 CREG:3640,3640 BREG:3640,3640 SIREG:1820,1820 DIREG:3640,3640 AD_REGS:3640,3640 CLOBBERED_REGS:3640,3640 Q_REGS:3640,3640 NON_Q_REGS:3640,3640 LEGACY_REGS:3640,3640 GENERAL_REGS:3640,3640 SSE_FIRST_REG:13650,13650 SSE_REGS:13650,13650 MMX_REGS:13650,13650 MEM:5460
  a21(r74,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:70980,70980 SSE_REGS:70980,70980 MMX_REGS:70980,70980 MEM:20930
  a22(r79,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a23(r80,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a24(r60,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:11830,11830 SSE_REGS:11830,11830 MMX_REGS:11830,11830 MEM:3640
  a25(r73,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:3640
  a26(r68,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:15264
  a27(r70,l1) costs: AREG:1110,1110 DREG:1110,1110 CREG:1110,1110 BREG:1110,1110 SIREG:1110,1110 DIREG:1110,1110 AD_REGS:1110,1110 CLOBBERED_REGS:1110,1110 Q_REGS:1110,1110 NON_Q_REGS:1110,1110 LEGACY_REGS:1110,1110 GENERAL_REGS:1110,1110 MEM:5685
  a28(r59,l1) costs: AREG:2930,2930 DREG:2930,2930 CREG:2930,2930 BREG:2930,2930 SIREG:2930,2930 DIREG:2930,2930 AD_REGS:2930,2930 CLOBBERED_REGS:2930,2930 Q_REGS:2930,2930 NON_Q_REGS:2930,2930 LEGACY_REGS:2930,2930 GENERAL_REGS:2930,2930 SSE_FIRST_REG:45635,45635 SSE_REGS:45635,45635 MMX_REGS:45635,45635 MEM:13695
  a29(r86,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:5460
  a30(r85,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:5460
  a31(r69,l1) costs: AREG:3640,3640 DREG:3640,3640 CREG:3640,3640 BREG:3640,3640 SIREG:3640,3640 DIREG:1820,1820 AD_REGS:3640,3640 CLOBBERED_REGS:3640,3640 Q_REGS:3640,3640 NON_Q_REGS:3640,3640 LEGACY_REGS:3640,3640 GENERAL_REGS:3640,3640 SSE_FIRST_REG:37310,37310 SSE_REGS:37310,37310 MMX_REGS:37310,37310 MEM:9100
  a32(r81,l1) costs: AREG:5460,5460 DREG:5460,5460 CREG:3640,3640 BREG:5460,5460 SIREG:5460,5460 DIREG:5460,5460 AD_REGS:5460,5460 CLOBBERED_REGS:5460,5460 Q_REGS:5460,5460 NON_Q_REGS:5460,5460 LEGACY_REGS:5460,5460 GENERAL_REGS:5460,5460 SSE_FIRST_REG:50960,50960 SSE_REGS:50960,50960 MMX_REGS:50960,50960 MEM:16380
  a33(r82,l1) costs: AREG:3640,3640 DREG:3640,3640 CREG:3640,3640 BREG:3640,3640 SIREG:1820,1820 DIREG:3640,3640 AD_REGS:3640,3640 CLOBBERED_REGS:3640,3640 Q_REGS:3640,3640 NON_Q_REGS:3640,3640 LEGACY_REGS:3640,3640 GENERAL_REGS:3640,3640 SSE_FIRST_REG:13650,13650 SSE_REGS:13650,13650 MMX_REGS:13650,13650 MEM:5460
  a34(r83,l1) costs: AREG:3640,3640 DREG:3640,3640 CREG:3640,3640 BREG:3640,3640 SIREG:3640,3640 DIREG:1820,1820 AD_REGS:3640,3640 CLOBBERED_REGS:3640,3640 Q_REGS:3640,3640 NON_Q_REGS:3640,3640 LEGACY_REGS:3640,3640 GENERAL_REGS:3640,3640 SSE_FIRST_REG:13650,13650 SSE_REGS:13650,13650 MMX_REGS:13650,13650 MEM:5460
  a35(r84,l1) costs: AREG:3640,3640 DREG:3640,3640 CREG:1820,1820 BREG:3640,3640 SIREG:3640,3640 DIREG:3640,3640 AD_REGS:3640,3640 CLOBBERED_REGS:3640,3640 Q_REGS:3640,3640 NON_Q_REGS:3640,3640 LEGACY_REGS:3640,3640 GENERAL_REGS:3640,3640 SSE_FIRST_REG:13650,13650 SSE_REGS:13650,13650 MMX_REGS:13650,13650 MEM:5460


Pass 1 for finding allocno costs

    r92: preferred GENERAL_REGS, alternative NO_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS
    r90: preferred CREG, alternative GENERAL_REGS
    r89: preferred DIREG, alternative GENERAL_REGS
    r88: preferred SIREG, alternative GENERAL_REGS
    r87: preferred CREG, alternative GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS
    r85: preferred GENERAL_REGS, alternative NO_REGS
    r84: preferred CREG, alternative GENERAL_REGS
    r83: preferred DIREG, alternative GENERAL_REGS
    r82: preferred SIREG, alternative GENERAL_REGS
    r81: preferred CREG, alternative GENERAL_REGS
    r80: preferred SIREG, alternative GENERAL_REGS
    r79: preferred DIREG, alternative GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS
    r72: preferred DREG, alternative GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS
    r69: preferred DIREG, alternative GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS
    r66: preferred SIREG, alternative GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS
    r63: preferred SIREG, alternative GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS
    r60: preferred AREG, alternative GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS

  a0(r72,l0) costs: AREG:0,0 DREG:-13,-13 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3224,3224 SSE_REGS:3224,3224 MMX_REGS:3224,3224 MEM:922
  a1(r79,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-103,-103 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3432,3432 SSE_REGS:3432,3432 MMX_REGS:3432,3432 MEM:1043
  a2(r80,l0) costs: AREG:0,0 DREG:0,0 CREG:-13,-13 BREG:0,0 SIREG:-90,-90 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3133,3133 SSE_REGS:3133,3133 MMX_REGS:3133,3133 MEM:951
  a3(r60,l0) costs: AREG:-160,-160 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5629,17459 SSE_REGS:5629,17459 MMX_REGS:5629,17459 MEM:1535
  a4(r71,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:716
  a5(r65,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1390
  a6(r67,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:411
  a7(r62,l0) costs: AREG:166,3096 DREG:166,3096 CREG:166,3096 BREG:166,3096 SIREG:166,3096 DIREG:166,3096 AD_REGS:166,3096 CLOBBERED_REGS:166,3096 Q_REGS:166,3096 NON_Q_REGS:166,3096 LEGACY_REGS:166,3096 GENERAL_REGS:166,3096 SSE_FIRST_REG:4768,38573 SSE_REGS:4768,38573 MMX_REGS:4768,38573 MEM:1366
  a8(r64,l0) costs: AREG:166,166 DREG:166,166 CREG:166,166 BREG:166,166 SIREG:166,166 DIREG:166,166 AD_REGS:166,166 CLOBBERED_REGS:166,166 Q_REGS:166,166 NON_Q_REGS:166,166 LEGACY_REGS:166,166 GENERAL_REGS:166,166 SSE_FIRST_REG:4053,4053 SSE_REGS:4053,4053 MMX_REGS:4053,4053 MEM:1146
  a9(r92,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:498
  a10(r91,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:498
  a11(r63,l0) costs: AREG:332,3972 DREG:332,3972 CREG:332,3972 BREG:332,3972 SIREG:332,2152 DIREG:166,3806 AD_REGS:332,3972 CLOBBERED_REGS:332,3972 Q_REGS:332,3972 NON_Q_REGS:332,3972 LEGACY_REGS:332,3972 GENERAL_REGS:332,3972 SSE_FIRST_REG:4833,18483 SSE_REGS:4833,18483 MMX_REGS:4833,18483 MEM:1602
  a12(r66,l0) costs: AREG:332,332 DREG:332,332 CREG:332,332 BREG:332,332 SIREG:166,166 DIREG:332,332 AD_REGS:332,332 CLOBBERED_REGS:332,332 Q_REGS:332,332 NON_Q_REGS:332,332 LEGACY_REGS:332,332 GENERAL_REGS:332,332 SSE_FIRST_REG:3403,3403 SSE_REGS:3403,3403 MMX_REGS:3403,3403 MEM:830
  a13(r87,l0) costs: AREG:498,498 DREG:498,498 CREG:332,332 BREG:498,498 SIREG:498,498 DIREG:498,498 AD_REGS:498,498 CLOBBERED_REGS:498,498 Q_REGS:498,498 NON_Q_REGS:498,498 LEGACY_REGS:498,498 GENERAL_REGS:498,498 SSE_FIRST_REG:4648,4648 SSE_REGS:4648,4648 MMX_REGS:4648,4648 MEM:1494
  a14(r88,l0) costs: AREG:332,332 DREG:332,332 CREG:332,332 BREG:332,332 SIREG:166,166 DIREG:332,332 AD_REGS:332,332 CLOBBERED_REGS:332,332 Q_REGS:332,332 NON_Q_REGS:332,332 LEGACY_REGS:332,332 GENERAL_REGS:332,332 SSE_FIRST_REG:1245,1245 SSE_REGS:1245,1245 MMX_REGS:1245,1245 MEM:498
  a15(r89,l0) costs: AREG:332,332 DREG:332,332 CREG:332,332 BREG:332,332 SIREG:332,332 DIREG:166,166 AD_REGS:332,332 CLOBBERED_REGS:332,332 Q_REGS:332,332 NON_Q_REGS:332,332 LEGACY_REGS:332,332 GENERAL_REGS:332,332 SSE_FIRST_REG:1245,1245 SSE_REGS:1245,1245 MMX_REGS:1245,1245 MEM:498
  a16(r90,l0) costs: AREG:332,332 DREG:332,332 CREG:166,166 BREG:332,332 SIREG:332,332 DIREG:332,332 AD_REGS:332,332 CLOBBERED_REGS:332,332 Q_REGS:332,332 NON_Q_REGS:332,332 LEGACY_REGS:332,332 GENERAL_REGS:332,332 SSE_FIRST_REG:1245,1245 SSE_REGS:1245,1245 MMX_REGS:1245,1245 MEM:498
  a17(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:324
  a18(r74,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2340,73320 SSE_REGS:2340,73320 MMX_REGS:2340,73320 MEM:720
  a19(r62,l1) costs: AREG:2930,2930 DREG:2930,2930 CREG:2930,2930 BREG:2930,2930 SIREG:2930,2930 DIREG:2930,2930 AD_REGS:2930,2930 CLOBBERED_REGS:2930,2930 Q_REGS:2930,2930 NON_Q_REGS:2930,2930 LEGACY_REGS:2930,2930 GENERAL_REGS:2930,2930 SSE_FIRST_REG:33805,33805 SSE_REGS:33805,33805 MMX_REGS:33805,33805 MEM:10055
  a20(r63,l1) costs: AREG:3640,3640 DREG:3640,3640 CREG:3640,3640 BREG:3640,3640 SIREG:1820,1820 DIREG:3640,3640 AD_REGS:3640,3640 CLOBBERED_REGS:3640,3640 Q_REGS:3640,3640 NON_Q_REGS:3640,3640 LEGACY_REGS:3640,3640 GENERAL_REGS:3640,3640 SSE_FIRST_REG:13650,13650 SSE_REGS:13650,13650 MMX_REGS:13650,13650 MEM:5460
  a21(r74,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:70980,70980 SSE_REGS:70980,70980 MMX_REGS:70980,70980 MEM:20930
  a22(r79,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a23(r80,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a24(r60,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:11830,11830 SSE_REGS:11830,11830 MMX_REGS:11830,11830 MEM:3640
  a25(r73,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:3640
  a26(r68,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:15264
  a27(r70,l1) costs: AREG:1110,1110 DREG:1110,1110 CREG:1110,1110 BREG:1110,1110 SIREG:1110,1110 DIREG:1110,1110 AD_REGS:1110,1110 CLOBBERED_REGS:1110,1110 Q_REGS:1110,1110 NON_Q_REGS:1110,1110 LEGACY_REGS:1110,1110 GENERAL_REGS:1110,1110 MEM:5685
  a28(r59,l1) costs: AREG:2930,2930 DREG:2930,2930 CREG:2930,2930 BREG:2930,2930 SIREG:2930,2930 DIREG:2930,2930 AD_REGS:2930,2930 CLOBBERED_REGS:2930,2930 Q_REGS:2930,2930 NON_Q_REGS:2930,2930 LEGACY_REGS:2930,2930 GENERAL_REGS:2930,2930 SSE_FIRST_REG:45635,45635 SSE_REGS:45635,45635 MMX_REGS:45635,45635 MEM:13695
  a29(r86,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:5460
  a30(r85,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:5460
  a31(r69,l1) costs: AREG:3640,3640 DREG:3640,3640 CREG:3640,3640 BREG:3640,3640 SIREG:3640,3640 DIREG:1820,1820 AD_REGS:3640,3640 CLOBBERED_REGS:3640,3640 Q_REGS:3640,3640 NON_Q_REGS:3640,3640 LEGACY_REGS:3640,3640 GENERAL_REGS:3640,3640 SSE_FIRST_REG:37310,37310 SSE_REGS:37310,37310 MMX_REGS:37310,37310 MEM:9100
  a32(r81,l1) costs: AREG:5460,5460 DREG:5460,5460 CREG:3640,3640 BREG:5460,5460 SIREG:5460,5460 DIREG:5460,5460 AD_REGS:5460,5460 CLOBBERED_REGS:5460,5460 Q_REGS:5460,5460 NON_Q_REGS:5460,5460 LEGACY_REGS:5460,5460 GENERAL_REGS:5460,5460 SSE_FIRST_REG:50960,50960 SSE_REGS:50960,50960 MMX_REGS:50960,50960 MEM:16380
  a33(r82,l1) costs: AREG:3640,3640 DREG:3640,3640 CREG:3640,3640 BREG:3640,3640 SIREG:1820,1820 DIREG:3640,3640 AD_REGS:3640,3640 CLOBBERED_REGS:3640,3640 Q_REGS:3640,3640 NON_Q_REGS:3640,3640 LEGACY_REGS:3640,3640 GENERAL_REGS:3640,3640 SSE_FIRST_REG:13650,13650 SSE_REGS:13650,13650 MMX_REGS:13650,13650 MEM:5460
  a34(r83,l1) costs: AREG:3640,3640 DREG:3640,3640 CREG:3640,3640 BREG:3640,3640 SIREG:3640,3640 DIREG:1820,1820 AD_REGS:3640,3640 CLOBBERED_REGS:3640,3640 Q_REGS:3640,3640 NON_Q_REGS:3640,3640 LEGACY_REGS:3640,3640 GENERAL_REGS:3640,3640 SSE_FIRST_REG:13650,13650 SSE_REGS:13650,13650 MMX_REGS:13650,13650 MEM:5460
  a35(r84,l1) costs: AREG:3640,3640 DREG:3640,3640 CREG:1820,1820 BREG:3640,3640 SIREG:3640,3640 DIREG:3640,3640 AD_REGS:3640,3640 CLOBBERED_REGS:3640,3640 Q_REGS:3640,3640 NON_Q_REGS:3640,3640 LEGACY_REGS:3640,3640 GENERAL_REGS:3640,3640 SSE_FIRST_REG:13650,13650 SSE_REGS:13650,13650 MMX_REGS:13650,13650 MEM:5460

   Insn 295(l0): point = 0
   Insn 265(l0): point = 2
   Insn 279(l0): point = 5
   Insn 278(l0): point = 7
   Insn 272(l0): point = 9
   Insn 271(l0): point = 11
   Insn 253(l0): point = 13
   Insn 250(l0): point = 16
   Insn 293(l0): point = 19
   Insn 245(l0): point = 21
   Insn 240(l0): point = 23
   Insn 239(l0): point = 25
   Insn 238(l0): point = 27
   Insn 237(l0): point = 29
   Insn 236(l0): point = 31
   Insn 235(l0): point = 33
   Insn 232(l0): point = 36
   Insn 231(l0): point = 38
   Insn 227(l0): point = 41
   Insn 225(l0): point = 44
   Insn 224(l0): point = 46
   Insn 222(l0): point = 49
   Insn 221(l0): point = 51
   Insn 219(l0): point = 53
   Insn 215(l0): point = 56
   Insn 214(l0): point = 58
   Insn 212(l0): point = 60
   Insn 211(l0): point = 62
   Insn 210(l0): point = 64
   Insn 209(l0): point = 66
   Insn 208(l0): point = 68
   Insn 207(l0): point = 70
   Insn 203(l0): point = 72
   Insn 202(l0): point = 74
   Insn 187(l0): point = 76
   Insn 186(l0): point = 78
   Insn 161(l0): point = 81
   Insn 159(l0): point = 83
   Insn 157(l0): point = 85
   Insn 156(l0): point = 87
   Insn 155(l0): point = 89
   Insn 291(l0): point = 92
   Insn 149(l0): point = 94
   Insn 144(l0): point = 96
   Insn 143(l0): point = 98
   Insn 142(l0): point = 100
   Insn 141(l0): point = 102
   Insn 140(l0): point = 104
   Insn 139(l0): point = 106
   Insn 137(l0): point = 109
   Insn 136(l0): point = 111
   Insn 289(l0): point = 114
   Insn 123(l0): point = 116
   Insn 121(l0): point = 119
   Insn 120(l0): point = 121
   Insn 128(l0): point = 123
   Insn 23(l0): point = 126
   Insn 21(l0): point = 128
   Insn 19(l0): point = 131
   Insn 18(l0): point = 133
   Insn 8(l0): point = 135
   Insn 3(l0): point = 137
   Insn 2(l0): point = 139
   Insn 115(l1): point = 142
   Insn 114(l1): point = 144
   Insn 285(l1): point = 147
   Insn 106(l1): point = 149
   Insn 104(l1): point = 151
   Insn 287(l1): point = 154
   Insn 286(l1): point = 156
   Insn 98(l1): point = 158
   Insn 96(l1): point = 160
   Insn 93(l1): point = 163
   Insn 92(l1): point = 165
   Insn 87(l1): point = 168
   Insn 85(l1): point = 171
   Insn 84(l1): point = 173
   Insn 82(l1): point = 176
   Insn 81(l1): point = 178
   Insn 79(l1): point = 180
   Insn 75(l1): point = 183
   Insn 74(l1): point = 185
   Insn 72(l1): point = 187
   Insn 71(l1): point = 189
   Insn 70(l1): point = 191
   Insn 69(l1): point = 193
   Insn 68(l1): point = 195
   Insn 67(l1): point = 197
   Insn 63(l1): point = 199
   Insn 62(l1): point = 201
   Insn 51(l1): point = 203
   Insn 50(l1): point = 205
 a0(r72): [119..123] [105..116] [32..91] [0..2]
 a1(r79): [101..139] [28..91] [0..4]
 a2(r80): [107..137] [34..91] [0..4]
 a3(r60): [114..125] [92..96] [36..85] [12..23]
 a4(r71): [92..94] [19..21] [14..16]
 a5(r65): [56..62] [39..41]
 a6(r67): [42..53]
 a7(r62): [114..126] [54..81]
 a8(r64): [54..76]
 a9(r92): [63..64]
 a10(r91): [63..66]
 a11(r63): [114..128] [69..83]
 a12(r66): [69..78]
 a13(r87): [69..72]
 a14(r88): [68..68]
 a15(r89): [68..68]
 a16(r90): [68..68]
 a17(r73): [122..125]
 a18(r74): [126..135]
 a19(r62): [142..207]
 a20(r63): [142..207]
 a21(r74): [142..207]
 a22(r79): [142..207]
 a23(r80): [142..207]
 a24(r60): [154..160] [142..151]
 a25(r73): [154..156] [142..147]
 a26(r68): [183..189] [166..168]
 a27(r70): [169..180]
 a28(r59): [181..203]
 a29(r86): [190..191]
 a30(r85): [190..193]
 a31(r69): [196..205]
 a32(r81): [196..199]
 a33(r82): [195..195]
 a34(r83): [195..195]
 a35(r84): [195..195]
 Rebuilding regno allocno list for 86
 Rebuilding regno allocno list for 85
 Rebuilding regno allocno list for 84
 Rebuilding regno allocno list for 83
 Rebuilding regno allocno list for 82
 Rebuilding regno allocno list for 81
 Rebuilding regno allocno list for 70
 Rebuilding regno allocno list for 69
 Rebuilding regno allocno list for 68
 Rebuilding regno allocno list for 59
Compressing live ranges: from 208 to 71 - 34%
Ranges after the compression:
 a0(r72): [40..42] [36..39] [10..31] [0..1]
 a1(r79): [49..70] [35..48] [9..31] [0..2]
 a2(r80): [49..70] [37..47] [11..31] [0..2]
 a3(r60): [52..54] [49..51] [38..43] [32..34] [12..30] [3..8]
 a4(r71): [32..33] [6..7] [4..5]
 a5(r65): [18..19] [13..14]
 a6(r67): [15..16]
 a7(r62): [49..70] [38..44] [17..28]
 a8(r64): [17..26]
 a9(r92): [20..21]
 a10(r91): [20..22]
 a11(r63): [49..70] [38..45] [24..29]
 a12(r66): [24..27]
 a13(r87): [24..25]
 a14(r88): [23..23]
 a15(r89): [23..23]
 a16(r90): [23..23]
 a17(r73): [52..53] [49..50] [41..43]
 a18(r74): [49..70] [44..46]
 a26(r68): [60..61] [55..56]
 a27(r70): [57..58]
 a28(r59): [59..68]
 a29(r86): [62..63]
 a30(r85): [62..64]
 a31(r69): [66..69]
 a32(r81): [66..67]
 a33(r82): [65..65]
 a34(r83): [65..65]
 a35(r84): [65..65]
+++Allocating 232 bytes for conflict table (uncompressed size 288)
;; a0(r72,l0) conflicts: a1(r79,l0) a2(r80,l0) a3(r60,l0) a5(r65,l0) a6(r67,l0) a8(r64,l0) a7(r62,l0) a9(r92,l0) a10(r91,l0) a14(r88,l0) a15(r89,l0) a16(r90,l0) a13(r87,l0) a12(r66,l0) a11(r63,l0) a17(r73,l0)
;;     total conflict hard regs: 0 2 4 5
;;     conflict hard regs: 0 2 4 5
;; a1(r79,l0) conflicts: a0(r72,l0) a2(r80,l0) a3(r60,l0) a5(r65,l0) a6(r67,l0) a8(r64,l0) a7(r62,l0) a9(r92,l0) a10(r91,l0) a14(r88,l0) a15(r89,l0) a16(r90,l0) a13(r87,l0) a12(r66,l0) a11(r63,l0) a17(r73,l0) a18(r74,l0) a26(r68,l0) a27(r70,l0) a28(r59,l0) a29(r86,l0) a30(r85,l0) a33(r82,l0) a34(r83,l0) a35(r84,l0) a32(r81,l0) a31(r69,l0)
;;     total conflict hard regs: 0-2 4 5
;;     conflict hard regs: 0-2 4 5
;; a2(r80,l0) conflicts: a0(r72,l0) a1(r79,l0) a3(r60,l0) a5(r65,l0) a6(r67,l0) a8(r64,l0) a7(r62,l0) a9(r92,l0) a10(r91,l0) a14(r88,l0) a15(r89,l0) a16(r90,l0) a13(r87,l0) a12(r66,l0) a11(r63,l0) a17(r73,l0) a18(r74,l0) a26(r68,l0) a27(r70,l0) a28(r59,l0) a29(r86,l0) a30(r85,l0) a33(r82,l0) a34(r83,l0) a35(r84,l0) a32(r81,l0) a31(r69,l0)
;;     total conflict hard regs: 0 2 4 5
;;     conflict hard regs: 0 2 4 5
;; a3(r60,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a4(r71,l0) a5(r65,l0) a6(r67,l0) a8(r64,l0) a7(r62,l0) a9(r92,l0) a10(r91,l0) a14(r88,l0) a15(r89,l0) a16(r90,l0) a13(r87,l0) a12(r66,l0) a11(r63,l0) a17(r73,l0) a18(r74,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a4(r71,l0) conflicts: a3(r60,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a5(r65,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a8(r64,l0) a7(r62,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a6(r67,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a7(r62,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a5(r65,l0) a8(r64,l0) a9(r92,l0) a10(r91,l0) a14(r88,l0) a15(r89,l0) a16(r90,l0) a13(r87,l0) a12(r66,l0) a11(r63,l0) a17(r73,l0) a18(r74,l0) a26(r68,l0) a27(r70,l0) a28(r59,l0) a29(r86,l0) a30(r85,l0) a33(r82,l0) a34(r83,l0) a35(r84,l0) a32(r81,l0) a31(r69,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a8(r64,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a5(r65,l0) a7(r62,l0) a9(r92,l0) a10(r91,l0) a14(r88,l0) a15(r89,l0) a16(r90,l0) a13(r87,l0) a12(r66,l0) a11(r63,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a9(r92,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a8(r64,l0) a7(r62,l0) a10(r91,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a10(r91,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a8(r64,l0) a7(r62,l0) a9(r92,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a11(r63,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a8(r64,l0) a7(r62,l0) a13(r87,l0) a12(r66,l0) a17(r73,l0) a18(r74,l0) a26(r68,l0) a27(r70,l0) a28(r59,l0) a29(r86,l0) a30(r85,l0) a33(r82,l0) a34(r83,l0) a35(r84,l0) a32(r81,l0) a31(r69,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a12(r66,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a8(r64,l0) a7(r62,l0) a13(r87,l0) a11(r63,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a13(r87,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a8(r64,l0) a7(r62,l0) a12(r66,l0) a11(r63,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a14(r88,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a8(r64,l0) a7(r62,l0) a15(r89,l0) a16(r90,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a15(r89,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a8(r64,l0) a7(r62,l0) a14(r88,l0) a16(r90,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a16(r90,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a8(r64,l0) a7(r62,l0) a14(r88,l0) a15(r89,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a17(r73,l0) conflicts: a0(r72,l0) a1(r79,l0) a2(r80,l0) a3(r60,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a18(r74,l0) conflicts: a1(r79,l0) a2(r80,l0) a3(r60,l0) a7(r62,l0) a11(r63,l0) a17(r73,l0) a26(r68,l0) a27(r70,l0) a28(r59,l0) a29(r86,l0) a30(r85,l0) a33(r82,l0) a34(r83,l0) a35(r84,l0) a32(r81,l0) a31(r69,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a26(r68,l0) conflicts: a1(r79,l0) a2(r80,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0) a28(r59,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a27(r70,l0) conflicts: a1(r79,l0) a2(r80,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a28(r59,l0) conflicts: a1(r79,l0) a2(r80,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0) a26(r68,l0) a29(r86,l0) a30(r85,l0) a33(r82,l0) a34(r83,l0) a35(r84,l0) a32(r81,l0) a31(r69,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a29(r86,l0) conflicts: a1(r79,l0) a2(r80,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0) a28(r59,l0) a30(r85,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a30(r85,l0) conflicts: a1(r79,l0) a2(r80,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0) a28(r59,l0) a29(r86,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a31(r69,l0) conflicts: a1(r79,l0) a2(r80,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0) a28(r59,l0) a32(r81,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a32(r81,l0) conflicts: a1(r79,l0) a2(r80,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0) a28(r59,l0) a31(r69,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a33(r82,l0) conflicts: a1(r79,l0) a2(r80,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0) a28(r59,l0) a34(r83,l0) a35(r84,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a34(r83,l0) conflicts: a1(r79,l0) a2(r80,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0) a28(r59,l0) a33(r82,l0) a35(r84,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a35(r84,l0) conflicts: a1(r79,l0) a2(r80,l0) a7(r62,l0) a11(r63,l0) a18(r74,l0) a28(r59,l0) a33(r82,l0) a34(r83,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5

  cp0:a5(r65)<->a6(r67)@12:move
  cp1:a6(r67)<->a8(r64)@50:constraint
  cp2:a6(r67)<->a7(r62)@6:shuffle
  cp3:a12(r66)<->a14(r88)@83:constraint
  cp4:a11(r63)<->a15(r89)@83:constraint
  cp5:a13(r87)<->a16(r90)@83:constraint
  cp6:a5(r65)<->a10(r91)@83:constraint
  cp7:a5(r65)<->a9(r92)@10:shuffle
  cp8:a26(r68)<->a27(r70)@138:move
  cp9:a27(r70)<->a28(r59)@69:shuffle
  cp10:a31(r69)<->a34(r83)@910:constraint
  cp11:a32(r81)<->a35(r84)@910:constraint
  cp12:a26(r68)<->a30(r85)@910:constraint
  cp13:a26(r68)<->a29(r86)@113:shuffle
  regions=2, blocks=26, points=71
    allocnos=36, copies=14, conflicts=0, ranges=54

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r72 1r79 2r80 3r60 4r71 5r65 6r67 7r62 8r64 9r92 10r91 11r63 12r66 13r87 14r88 15r89 16r90 17r73 18r74 26r68 27r70 28r59 29r86 30r85 31r69 32r81 33r82 34r83 35r84
    modified regnos: 59 60 62 63 64 65 66 67 68 69 70 71 72 73 74 79 80 81 82 83 84 85 86 87 88 89 90 91 92
    border:
    Pressure: GENERAL_REGS=9
    Reg 72 of GENERAL_REGS has 4 regs less
    Reg 79 of GENERAL_REGS has 5 regs less
    Reg 80 of GENERAL_REGS has 4 regs less
    Reg 60 of GENERAL_REGS has 3 regs less
    Reg 62 of GENERAL_REGS has 3 regs less
    Reg 64 of GENERAL_REGS has 3 regs less
    Reg 63 of GENERAL_REGS has 3 regs less
    Reg 66 of GENERAL_REGS has 2 regs less
    Reg 87 of GENERAL_REGS has 2 regs less
    Reg 88 of GENERAL_REGS has 2 regs less
    Reg 89 of GENERAL_REGS has 2 regs less
    Reg 90 of GENERAL_REGS has 2 regs less
    Reg 74 of GENERAL_REGS has 3 regs less
    Reg 59 of GENERAL_REGS has 3 regs less
    Reg 69 of GENERAL_REGS has 2 regs less
    Reg 81 of GENERAL_REGS has 2 regs less
    Reg 82 of GENERAL_REGS has 2 regs less
    Reg 83 of GENERAL_REGS has 2 regs less
    Reg 84 of GENERAL_REGS has 2 regs less
      Pushing a6(r67,l0)
      Pushing a10(r91,l0)
      Pushing a9(r92,l0)
      Pushing a4(r71,l0)
      Pushing a5(r65,l0)
      Pushing a17(r73,l0)
      Pushing a27(r70,l0)
      Pushing a30(r85,l0)
      Pushing a29(r86,l0)
      Pushing a26(r68,l0)
      Pushing a16(r90,l0)
      Pushing a15(r89,l0)
      Pushing a14(r88,l0)
      Pushing a12(r66,l0)
      Pushing a13(r87,l0)
      Pushing a35(r84,l0)
      Pushing a34(r83,l0)
      Pushing a33(r82,l0)
      Pushing a31(r69,l0)
      Pushing a32(r81,l0)
      Pushing a8(r64,l0)
      Pushing a3(r60,l0)
      Pushing a11(r63,l0)
      Pushing a7(r62,l0)
      Pushing a28(r59,l0)
      Pushing a18(r74,l0)
      Pushing a2(r80,l0)
      Pushing a0(r72,l0)
      Pushing a1(r79,l0)
      Popping a1(r79,l0)  -- assign reg 3
      Popping a0(r72,l0)  -- assign reg 6
      Popping a2(r80,l0)  -- assign reg 41
      Popping a18(r74,l0)  -- assign reg 1
      Popping a28(r59,l0)  -- assign reg 0
      Popping a7(r62,l0)  -- assign reg 37
      Popping a11(r63,l0)  -- assign reg 38
      Popping a3(r60,l0)  -- assign reg 0
      Popping a8(r64,l0)  -- assign reg 1
      Popping a32(r81,l0)  -- assign reg 2
      Popping a31(r69,l0)  -- assign reg 5
      Popping a33(r82,l0)  -- assign reg 4
      Popping a34(r83,l0)  -- assign reg 5
      Popping a35(r84,l0)  -- assign reg 2
      Popping a13(r87,l0)  -- assign reg 2
      Popping a12(r66,l0)  -- assign reg 4
      Popping a14(r88,l0)  -- assign reg 4
      Popping a15(r89,l0)  -- assign reg 5
      Popping a16(r90,l0)  -- assign reg 2
      Popping a26(r68,l0)  -- assign reg 2
      Popping a29(r86,l0)  -- assign reg 4
      Popping a30(r85,l0)  -- assign reg 2
      Popping a27(r70,l0)  -- assign reg 2
      Popping a17(r73,l0)  -- assign reg 2
      Popping a5(r65,l0)  -- assign reg 2
      Popping a4(r71,l0)  -- assign reg 1
      Popping a9(r92,l0)  -- assign reg 4
      Popping a10(r91,l0)  -- assign reg 2
      Popping a6(r67,l0)  -- assign reg 1
Disposition:
   28:r59  l0     0    3:r60  l0     0    7:r62  l0    37   11:r63  l0    38
    8:r64  l0     1    5:r65  l0     2   12:r66  l0     4    6:r67  l0     1
   26:r68  l0     2   31:r69  l0     5   27:r70  l0     2    4:r71  l0     1
    0:r72  l0     6   17:r73  l0     2   18:r74  l0     1    1:r79  l0     3
    2:r80  l0    41   32:r81  l0     2   33:r82  l0     4   34:r83  l0     5
   35:r84  l0     2   30:r85  l0     2   29:r86  l0     4   13:r87  l0     2
   14:r88  l0     4   15:r89  l0     5   16:r90  l0     2   10:r91  l0     2
    9:r92  l0     4
New iteration of spill/restore move
+++Costs: overall 22710, reg 22710, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 4, 7, dead_or_set: 5, 79
insn=3, live_throughout: 7, 79, dead_or_set: 4, 80
insn=7, live_throughout: 7, 79, 80, dead_or_set: 
insn=8, live_throughout: 7, 79, 80, dead_or_set: 74
insn=10, live_throughout: 7, 74, 79, 80, dead_or_set: 
insn=11, live_throughout: 7, 74, 79, 80, dead_or_set: 
insn=12, live_throughout: 7, 74, 79, 80, dead_or_set: 
insn=15, live_throughout: 7, 74, 79, 80, dead_or_set: 
insn=16, live_throughout: 7, 74, 79, 80, dead_or_set: 
insn=17, live_throughout: 7, 74, 79, 80, dead_or_set: 
insn=18, live_throughout: 7, 74, 79, 80, dead_or_set: 
insn=19, live_throughout: 7, 74, 79, 80, dead_or_set: 
insn=21, live_throughout: 7, 74, 79, 80, dead_or_set: 63
insn=23, live_throughout: 7, 63, 74, 79, 80, dead_or_set: 62
insn=113, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=25, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=26, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=27, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=28, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=29, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=30, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=31, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=32, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=33, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=34, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=35, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=36, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=37, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=38, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=39, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=40, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=41, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=42, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=43, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=44, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=46, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=47, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=48, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=49, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=50, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 69
insn=51, live_throughout: 7, 62, 63, 69, 74, 79, 80, dead_or_set: 59
insn=52, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=53, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=54, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=55, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=56, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=57, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=58, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=59, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=60, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=61, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=62, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 
insn=63, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, dead_or_set: 81
insn=67, live_throughout: 7, 59, 62, 63, 69, 74, 79, 80, 81, dead_or_set: 
insn=68, live_throughout: 7, 59, 62, 63, 74, 79, 80, dead_or_set: 69, 81, 82, 83, 84
insn=69, live_throughout: 7, 17, 59, 62, 63, 74, 79, 80, dead_or_set: 85
insn=70, live_throughout: 7, 59, 62, 63, 74, 79, 80, 85, dead_or_set: 86
insn=71, live_throughout: 7, 59, 62, 63, 74, 79, 80, dead_or_set: 68, 85, 86
insn=72, live_throughout: 7, 59, 62, 63, 74, 79, 80, dead_or_set: 68
insn=73, live_throughout: 7, 59, 62, 63, 68, 74, 79, 80, dead_or_set: 
insn=74, live_throughout: 7, 59, 62, 63, 68, 74, 79, 80, dead_or_set: 
insn=75, live_throughout: 7, 59, 62, 63, 68, 74, 79, 80, dead_or_set: 
insn=77, live_throughout: 7, 59, 62, 63, 74, 79, 80, dead_or_set: 
insn=78, live_throughout: 7, 59, 62, 63, 74, 79, 80, dead_or_set: 
insn=79, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 59, 70
insn=80, live_throughout: 7, 62, 63, 70, 74, 79, 80, dead_or_set: 
insn=81, live_throughout: 7, 62, 63, 70, 74, 79, 80, dead_or_set: 
insn=82, live_throughout: 7, 62, 63, 70, 74, 79, 80, dead_or_set: 
insn=84, live_throughout: 7, 62, 63, 70, 74, 79, 80, dead_or_set: 
insn=85, live_throughout: 7, 62, 63, 70, 74, 79, 80, dead_or_set: 
insn=87, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 68, 70
insn=88, live_throughout: 7, 62, 63, 68, 74, 79, 80, dead_or_set: 
insn=90, live_throughout: 7, 62, 63, 68, 74, 79, 80, dead_or_set: 
insn=91, live_throughout: 7, 62, 63, 68, 74, 79, 80, dead_or_set: 
insn=92, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 68
insn=93, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=94, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=96, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 60
insn=97, live_throughout: 7, 60, 62, 63, 74, 79, 80, dead_or_set: 
insn=98, live_throughout: 7, 60, 62, 63, 79, 80, dead_or_set: 74
insn=286, live_throughout: 7, 60, 62, 63, 74, 79, 80, dead_or_set: 73
insn=287, live_throughout: 7, 60, 62, 63, 73, 74, 79, 80, dead_or_set: 
insn=102, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 
insn=104, live_throughout: 7, 62, 63, 74, 79, 80, dead_or_set: 60
insn=105, live_throughout: 7, 60, 62, 63, 74, 79, 80, dead_or_set: 
insn=106, live_throughout: 7, 60, 62, 63, 79, 80, dead_or_set: 74
insn=285, live_throughout: 7, 60, 62, 63, 74, 79, 80, dead_or_set: 73
insn=108, live_throughout: 7, 60, 62, 63, 73, 74, 79, 80, dead_or_set: 
insn=110, live_throughout: 7, 60, 62, 63, 73, 74, 79, 80, dead_or_set: 
insn=111, live_throughout: 7, 60, 62, 63, 73, 74, 79, 80, dead_or_set: 
insn=112, live_throughout: 7, 60, 62, 63, 73, 74, 79, 80, dead_or_set: 
insn=114, live_throughout: 7, 60, 62, 63, 73, 74, 79, 80, dead_or_set: 
insn=115, live_throughout: 7, 60, 62, 63, 73, 74, 79, 80, dead_or_set: 
insn=117, live_throughout: 7, 60, 62, 63, 73, 79, 80, dead_or_set: 
insn=118, live_throughout: 7, 60, 62, 63, 73, 79, 80, dead_or_set: 
insn=119, live_throughout: 7, 60, 62, 63, 73, 79, 80, dead_or_set: 
insn=128, live_throughout: 7, 60, 62, 63, 73, 79, 80, dead_or_set: 72
insn=120, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 73
insn=121, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=123, live_throughout: 7, 60, 62, 63, 79, 80, dead_or_set: 72
insn=289, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=267, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=130, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=131, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=132, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=133, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=134, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=135, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=136, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=137, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=139, live_throughout: 7, 72, 79, dead_or_set: 2, 80
insn=140, live_throughout: 2, 7, 79, dead_or_set: 1, 72
insn=141, live_throughout: 1, 2, 7, 79, dead_or_set: 4
insn=142, live_throughout: 1, 2, 4, 7, dead_or_set: 5, 79
insn=143, live_throughout: 7, dead_or_set: 0, 1, 2, 4, 5
insn=144, live_throughout: 7, dead_or_set: 0, 60
insn=146, live_throughout: 7, 60, dead_or_set: 
insn=147, live_throughout: 7, 60, dead_or_set: 
insn=148, live_throughout: 7, 60, dead_or_set: 
insn=149, live_throughout: 7, 60, dead_or_set: 71
insn=291, live_throughout: 7, 60, 71, dead_or_set: 
insn=152, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=154, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=155, live_throughout: 7, 72, 79, 80, dead_or_set: 5
insn=156, live_throughout: 7, 72, 79, 80, dead_or_set: 0, 5
insn=157, live_throughout: 7, 72, 79, 80, dead_or_set: 0, 60
insn=158, live_throughout: 7, 60, 72, 79, 80, dead_or_set: 
insn=159, live_throughout: 7, 60, 72, 79, 80, dead_or_set: 63
insn=161, live_throughout: 7, 60, 63, 72, 79, 80, dead_or_set: 62
insn=162, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=164, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=165, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=166, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=167, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=168, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=169, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=170, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=171, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=172, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=173, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=174, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=175, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=176, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=177, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=178, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=179, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=180, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=181, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=182, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=183, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=184, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=185, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 
insn=186, live_throughout: 7, 60, 62, 63, 72, 79, 80, dead_or_set: 66
insn=187, live_throughout: 7, 60, 62, 63, 66, 72, 79, 80, dead_or_set: 64
insn=188, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=189, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=190, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=191, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=192, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=193, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=194, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=195, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=196, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=197, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=198, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=199, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=200, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=201, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=202, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 
insn=203, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, dead_or_set: 87
insn=207, live_throughout: 7, 60, 62, 63, 64, 66, 72, 79, 80, 87, dead_or_set: 
insn=208, live_throughout: 7, 60, 62, 64, 72, 79, 80, dead_or_set: 63, 66, 87, 88, 89, 90
insn=209, live_throughout: 7, 17, 60, 62, 64, 72, 79, 80, dead_or_set: 91
insn=210, live_throughout: 7, 60, 62, 64, 72, 79, 80, 91, dead_or_set: 92
insn=211, live_throughout: 7, 60, 62, 64, 72, 79, 80, dead_or_set: 65, 91, 92
insn=212, live_throughout: 7, 60, 62, 64, 72, 79, 80, dead_or_set: 65
insn=213, live_throughout: 7, 60, 62, 64, 65, 72, 79, 80, dead_or_set: 
insn=214, live_throughout: 7, 60, 62, 64, 65, 72, 79, 80, dead_or_set: 
insn=215, live_throughout: 7, 60, 62, 64, 65, 72, 79, 80, dead_or_set: 
insn=217, live_throughout: 7, 60, 62, 64, 72, 79, 80, dead_or_set: 
insn=218, live_throughout: 7, 60, 62, 64, 72, 79, 80, dead_or_set: 
insn=219, live_throughout: 7, 60, 72, 79, 80, dead_or_set: 62, 64, 67
insn=220, live_throughout: 7, 60, 67, 72, 79, 80, dead_or_set: 
insn=221, live_throughout: 7, 60, 67, 72, 79, 80, dead_or_set: 
insn=222, live_throughout: 7, 60, 67, 72, 79, 80, dead_or_set: 
insn=224, live_throughout: 7, 60, 67, 72, 79, 80, dead_or_set: 
insn=225, live_throughout: 7, 60, 67, 72, 79, 80, dead_or_set: 
insn=227, live_throughout: 7, 60, 72, 79, 80, dead_or_set: 65, 67
insn=228, live_throughout: 7, 60, 65, 72, 79, 80, dead_or_set: 
insn=230, live_throughout: 7, 60, 65, 72, 79, 80, dead_or_set: 
insn=231, live_throughout: 7, 60, 72, 79, 80, dead_or_set: 65
insn=232, live_throughout: 7, 60, 72, 79, 80, dead_or_set: 
insn=233, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=235, live_throughout: 7, 72, 79, dead_or_set: 2, 80
insn=236, live_throughout: 2, 7, 79, dead_or_set: 1, 72
insn=237, live_throughout: 1, 2, 7, 79, dead_or_set: 4
insn=238, live_throughout: 1, 2, 4, 7, dead_or_set: 5, 79
insn=239, live_throughout: 7, dead_or_set: 0, 1, 2, 4, 5
insn=240, live_throughout: 7, dead_or_set: 0, 60
insn=242, live_throughout: 7, 60, dead_or_set: 
insn=243, live_throughout: 7, 60, dead_or_set: 
insn=244, live_throughout: 7, 60, dead_or_set: 
insn=245, live_throughout: 7, 60, dead_or_set: 71
insn=293, live_throughout: 7, 60, 71, dead_or_set: 
insn=248, live_throughout: 7, 60, dead_or_set: 
insn=250, live_throughout: 7, 60, dead_or_set: 71
insn=251, live_throughout: 7, 60, 71, dead_or_set: 
insn=253, live_throughout: 7, 60, dead_or_set: 71
insn=271, live_throughout: 7, dead_or_set: 0, 60
insn=272, live_throughout: 0, 7, dead_or_set: 1
insn=278, live_throughout: 0, 1, 7, dead_or_set: 
insn=279, live_throughout: 0, 1, 7, dead_or_set: 
insn=261, live_throughout: 7, 79, 80, dead_or_set: 
insn=263, live_throughout: 7, 79, 80, dead_or_set: 
insn=264, live_throughout: 7, 79, 80, dead_or_set: 
insn=265, live_throughout: 7, 79, 80, dead_or_set: 72
insn=266, live_throughout: 7, 72, 79, 80, dead_or_set: 
insn=295, live_throughout: 7, 72, 79, 80, dead_or_set: 
init_insns for 66: (insn_list:REG_DEP_TRUE 186 (nil))
init_insns for 69: (insn_list:REG_DEP_TRUE 50 (nil))
changing reg in insn 51
changing reg in insn 79
changing reg in insn 78
changing reg in insn 63
changing reg in insn 62
changing reg in insn 52
changing reg in insn 240
changing reg in insn 144
changing reg in insn 157
changing reg in insn 104
changing reg in insn 96
changing reg in insn 271
changing reg in insn 186
changing reg in insn 170
changing reg in insn 169
changing reg in insn 168
changing reg in insn 164
changing reg in insn 158
changing reg in insn 128
changing reg in insn 123
changing reg in insn 119
changing reg in insn 186
changing reg in insn 161
changing reg in insn 23
changing reg in insn 219
changing reg in insn 218
changing reg in insn 203
changing reg in insn 202
changing reg in insn 192
changing reg in insn 79
changing reg in insn 77
changing reg in insn 63
changing reg in insn 62
changing reg in insn 46
changing reg in insn 159
changing reg in insn 21
changing reg in insn 68
changing reg in insn 208
changing reg in insn 161
changing reg in insn 23
changing reg in insn 200
changing reg in insn 59
changing reg in insn 187
changing reg in insn 219
changing reg in insn 217
changing reg in insn 203
changing reg in insn 202
changing reg in insn 188
changing reg in insn 227
changing reg in insn 212
changing reg in insn 231
changing reg in insn 230
changing reg in insn 214
changing reg in insn 213
changing reg in insn 186
changing reg in insn 208
changing reg in insn 199
changing reg in insn 187
changing reg in insn 219
changing reg in insn 224
changing reg in insn 221
changing reg in insn 220
changing reg in insn 87
changing reg in insn 72
changing reg in insn 92
changing reg in insn 91
changing reg in insn 90
changing reg in insn 74
changing reg in insn 73
changing reg in insn 50
changing reg in insn 68
changing reg in insn 60
changing reg in insn 51
changing reg in insn 79
changing reg in insn 84
changing reg in insn 81
changing reg in insn 80
changing reg in insn 250
changing reg in insn 245
changing reg in insn 149
changing reg in insn 253
changing reg in insn 265
changing reg in insn 128
changing reg in insn 123
changing reg in insn 266
changing reg in insn 236
changing reg in insn 155
changing reg in insn 140
changing reg in insn 136
changing reg in insn 285
changing reg in insn 286
changing reg in insn 120
changing reg in insn 110
changing reg in insn 106
changing reg in insn 98
changing reg in insn 8
changing reg in insn 106
changing reg in insn 105
changing reg in insn 98
changing reg in insn 97
changing reg in insn 114
changing reg in insn 112
changing reg in insn 111
changing reg in insn 104
changing reg in insn 96
changing reg in insn 50
changing reg in insn 31
changing reg in insn 28
changing reg in insn 27
changing reg in insn 26
changing reg in insn 25
changing reg in insn 18
changing reg in insn 17
changing reg in insn 50
changing reg in insn 2
changing reg in insn 265
changing reg in insn 238
changing reg in insn 175
changing reg in insn 142
changing reg in insn 136
changing reg in insn 131
changing reg in insn 130
changing reg in insn 35
changing reg in insn 11
changing reg in insn 10
changing reg in insn 8
changing reg in insn 7
changing reg in insn 3
changing reg in insn 235
changing reg in insn 167
changing reg in insn 166
changing reg in insn 159
changing reg in insn 139
changing reg in insn 34
changing reg in insn 33
changing reg in insn 21
changing reg in insn 63
changing reg in insn 68
changing reg in insn 67
changing reg in insn 67
changing reg in insn 68
changing reg in insn 68
changing reg in insn 68
changing reg in insn 69
changing reg in insn 71
changing reg in insn 70
changing reg in insn 71
changing reg in insn 203
changing reg in insn 208
changing reg in insn 207
changing reg in insn 207
changing reg in insn 208
changing reg in insn 208
changing reg in insn 208
changing reg in insn 209
changing reg in insn 211
changing reg in insn 210
changing reg in insn 211
Spilling for insn 8.
Spilling for insn 21.
Spilling for insn 23.
Spilling for insn 50.
Spilling for insn 51.
Spilling for insn 63.
Spilling for insn 68.
Spilling for insn 79.
Spilling for insn 98.
Spilling for insn 106.
Spilling for insn 136.
Spilling for insn 159.
Spilling for insn 161.
Spilling for insn 186.
Spilling for insn 187.
Spilling for insn 203.
Spilling for insn 208.
Spilling for insn 253.
Spilling for insn 272.

Reloads for insn # 8
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:79 this ] [79])
                                                        (const_int 16 [0x10])) [21 <variable>._M_impl._M_header._M_parent+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:79 this ] [79])
                                                        (const_int 16 [0x10])) [21 <variable>._M_impl._M_header._M_parent+0 S8 A64])

Reloads for insn # 21
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/v/f:DI 41 r12 [orig:80 __v ] [80]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/v/f:DI 41 r12 [orig:80 __v ] [80]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 23
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 50
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 51
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:69 D.38840 ] [69])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:69 D.38840 ] [69])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 63
Reload 0: reload_in (DI) = (reg/v:DI 0 ax [orig:59 __osize.691 ] [59])
	reload_out (DI) = (reg:DI 2 cx [81])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/v:DI 0 ax [orig:59 __osize.691 ] [59])
	reload_out_reg: (reg:DI 2 cx [81])
	reload_reg_rtx: (reg:DI 2 cx [81])

Reloads for insn # 68
Reload 0: reload_in (DI) = (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
	reload_out (DI) = (reg/f:DI 4 si [orig:82 prephitmp.653 ] [82])
	SIREG, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
	reload_out_reg: (reg/f:DI 4 si [orig:82 prephitmp.653 ] [82])
	reload_reg_rtx: (reg/f:DI 4 si [orig:82 prephitmp.653 ] [82])

Reloads for insn # 79
Reload 0: reload_in (DI) = (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])
	reload_out (DI) = (reg/v:DI 2 cx [orig:70 __d ] [70])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])
	reload_out_reg: (reg/v:DI 2 cx [orig:70 __d ] [70])
	reload_reg_rtx: (reg/v:DI 2 cx [orig:70 __d ] [70])

Reloads for insn # 98
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 106
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 136
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:79 this ] [79])
                                                        (const_int 24 [0x18])) [21 <variable>._M_impl._M_header._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:79 this ] [79])
                                                        (const_int 24 [0x18])) [21 <variable>._M_impl._M_header._M_left+0 S8 A64])

Reloads for insn # 159
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/v/f:DI 41 r12 [orig:80 __v ] [80]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/v/f:DI 41 r12 [orig:80 __v ] [80]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 161
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 186
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 187
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:66 D.38871 ] [66])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:66 D.38871 ] [66])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 203
Reload 0: reload_in (DI) = (reg/v:DI 1 dx [orig:64 __size ] [64])
	reload_out (DI) = (reg:DI 2 cx [87])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/v:DI 1 dx [orig:64 __size ] [64])
	reload_out_reg: (reg:DI 2 cx [87])
	reload_reg_rtx: (reg:DI 2 cx [87])

Reloads for insn # 208
Reload 0: reload_in (DI) = (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
	reload_out (DI) = (reg/f:DI 5 di [orig:89 prephitmp.653 ] [89])
	DIREG, RELOAD_OTHER (opnum = 1)
	reload_in_reg: (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
	reload_out_reg: (reg/f:DI 5 di [orig:89 prephitmp.653 ] [89])
	reload_reg_rtx: (reg/f:DI 5 di [orig:89 prephitmp.653 ] [89])

Reloads for insn # 253
Reload 0: reload_out (QI) = (mem/s/c:QI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 24 [0x18])) [36 D.36002.second+0 S1 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/c:QI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 24 [0x18])) [36 D.36002.second+0 S1 A64])

Reloads for insn # 272
Reload 0: reload_in (SI) = (mem/s/c:SI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 24 [0x18])) [86 D.36002+8 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/c:SI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 24 [0x18])) [86 D.36002+8 S4 A64])
deleting insn with uid = 144.
deleting insn with uid = 157.
deleting insn with uid = 240.
deleting insn with uid = 271.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 143.
verify found no changes in insn with uid = 156.
verify found no changes in insn with uid = 239.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 26 n_edges 37 count 46 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 26 n_edges 37 count 50 (  1.9)


std::pair<typename std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator, bool> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_unique(const _Val&) [with _Key = std::basic_string<char, std::char_traits<char>, std::allocator<char> >, _Val = std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, _Compare = std::less<std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _Alloc = std::allocator<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 1 [dx] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8] 38[r9] 41[r12]
;;  ref usage 	r0={7d,16u,1d} r1={15d,31u,1d} r2={24d,30u} r3={1d,12u} r4={12d,9u} r5={11d,8u} r6={3d,5u} r7={1d,30u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r17={26d,20u} r18={3d} r19={3d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={6d,10u} r38={6d,6u} r39={4d} r40={3d} r41={1d,8u} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} 
;;    total ref usage 417{230d,185u,2e} in 206{203 regular + 3 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 7 [sp]
;; lr  use 	 4 [si] 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 3 [bx] 17 [flags] 41 [r12]
;; live  in  	 4 [si] 5 [di] 7 [sp]
;; live  gen 	 1 [dx] 3 [bx] 17 [flags] 41 [r12]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1161 (set (reg/f:DI 3 bx [orig:79 this ] [79])
        (reg:DI 5 di [ this ])) 89 {*movdi_1_rex64} (nil))

(insn 3 2 4 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1161 (set (reg/v/f:DI 41 r12 [orig:80 __v ] [80])
        (reg:DI 4 si [ __v ])) 89 {*movdi_1_rex64} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 7 4 8 2 (var_location:DI this (reg/f:DI 3 bx [orig:79 this ] [79])) -1 (nil))

(insn 8 7 10 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:482 (set (reg/v/f:DI 1 dx [orig:74 __x ] [74])
        (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:79 this ] [79])
                (const_int 16 [0x10])) [21 <variable>._M_impl._M_header._M_parent+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 10 8 11 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1164 (var_location:DI this (reg/f:DI 3 bx [orig:79 this ] [79])) -1 (nil))

(debug_insn 11 10 12 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:493 (var_location:DI D.4294967227 (plus:DI (reg/f:DI 3 bx [orig:79 this ] [79])
        (const_int 8 [0x8]))) -1 (nil))

(debug_insn 12 11 15 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:493 (var_location:DI D.4294967228 (debug_expr:DI D#69)) -1 (nil))

(debug_insn 15 12 16 2 (var_location:QI __comp (const_int 1 [0x1])) -1 (nil))

(debug_insn 16 15 17 2 (var_location:DI __y (debug_expr:DI D#68)) -1 (nil))

(debug_insn 17 16 18 2 (var_location:DI __x (reg/v/f:DI 1 dx [orig:74 __x ] [74])) -1 (nil))

(insn 18 17 19 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1167 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 1 dx [orig:74 __x ] [74])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 19 18 20 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1167 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 261)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil)))
;; End of basic block 2 -> ( 3 25)
;; lr  out 	 1 [dx] 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 1 [dx] 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  3 [91.0%]  (fallthru)
;; Succ edge  25 [9.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp] 41 [r12]
;; lr  def 	 37 [r8] 38 [r9]
;; live  in  	 1 [dx] 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 37 [r8] 38 [r9]
;; live  kill	

;; Pred edge  2 [91.0%]  (fallthru)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 23 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1167 (set (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
        (mem/s/f:DI (reg/v/f:DI 41 r12 [orig:80 __v ] [80]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 23 21 113 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1167 (set (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])
        (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 11 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 1 [dx] 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 0 [ax] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 2 [cx] 4 [si] 5 [di] 17 [flags]

;; Pred edge  11 [91.0%]  (dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 113 23 24 4 154 "" [1 uses])

(note 24 113 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 25 24 26 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1169 (var_location:DI __y (reg/v/f:DI 1 dx [orig:74 __x ] [74])) -1 (nil))

(debug_insn 26 25 27 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1169 (var_location:DI __x (reg/v/f:DI 1 dx [orig:74 __x ] [74])) -1 (nil))

(debug_insn 27 26 28 4 (var_location:DI __x (reg/v/f:DI 1 dx [orig:74 __x ] [74])) -1 (nil))

(debug_insn 28 27 29 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:505 (var_location:DI D.4294967290 (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 29 28 30 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:505 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 30 29 31 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:505 (var_location:DI __x (debug_expr:DI D#6)) -1 (nil))

(debug_insn 31 30 32 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1170 (var_location:DI D.4294967234 (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 32 31 33 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1170 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 33 32 34 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1170 (var_location:DI __x (reg/v/f:DI 41 r12 [orig:80 __v ] [80])) -1 (nil))

(debug_insn 34 33 35 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1170 (var_location:DI D.4294967233 (reg/v/f:DI 41 r12 [orig:80 __v ] [80])) -1 (nil))

(debug_insn 35 34 36 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1170 (var_location:DI D.4294967267 (reg/f:DI 3 bx [orig:79 this ] [79])) -1 (nil))

(debug_insn 36 35 37 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1170 (var_location:DI this (debug_expr:DI D#29)) -1 (nil))

(debug_insn 37 36 38 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1170 (var_location:DI __x (debug_expr:DI D#63)) -1 (nil))

(debug_insn 38 37 39 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1170 (var_location:DI __y (debug_expr:DI D#62)) -1 (nil))

(debug_insn 39 38 40 4 (var_location:DI __lhs (debug_expr:DI D#63)) -1 (nil))

(debug_insn 40 39 41 4 (var_location:DI __rhs (debug_expr:DI D#62)) -1 (nil))

(debug_insn 41 40 42 4 (var_location:DI this (debug_expr:DI D#63)) -1 (nil))

(debug_insn 42 41 43 4 (var_location:DI __str (debug_expr:DI D#62)) -1 (nil))

(debug_insn 43 42 44 4 (var_location:DI this (debug_expr:DI D#63)) -1 (nil))

(debug_insn 44 43 46 4 (var_location:DI this (debug_expr:DI D#63)) -1 (nil))

(debug_insn 46 44 47 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI __size (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])) -1 (nil))

(debug_insn 47 46 48 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI this (debug_expr:DI D#62)) -1 (nil))

(debug_insn 48 47 49 4 (var_location:DI this (debug_expr:DI D#62)) -1 (nil))

(debug_insn 49 48 50 4 (var_location:DI this (debug_expr:DI D#62)) -1 (nil))

(insn 50 49 51 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 5 di [orig:69 D.38840 ] [69])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 51 50 52 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 0 ax [orig:59 __osize.691 ] [59])
        (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:69 D.38840 ] [69])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 52 51 53 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __osize (reg/v:DI 0 ax [orig:59 __osize.691 ] [59])) -1 (nil))

(debug_insn 53 52 54 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 54 53 55 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __b (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 55 54 56 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI __len (debug_expr:DI D#66)) -1 (nil))

(debug_insn 56 55 57 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI this (debug_expr:DI D#62)) -1 (nil))

(debug_insn 57 56 58 4 (var_location:DI this (debug_expr:DI D#62)) -1 (nil))

(debug_insn 58 57 59 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI this (debug_expr:DI D#63)) -1 (nil))

(debug_insn 59 58 60 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s1 (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])) -1 (nil))

(debug_insn 60 59 61 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s2 (reg/f:DI 5 di [orig:69 D.38840 ] [69])) -1 (nil))

(debug_insn 61 60 62 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __n (debug_expr:DI D#66)) -1 (nil))

(insn 62 61 298 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])
            (reg/v:DI 0 ax [orig:59 __osize.691 ] [59]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 298 62 63 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [81])
        (reg/v:DI 0 ax [orig:59 __osize.691 ] [59])) 89 {*movdi_1_rex64} (nil))

(insn 63 298 67 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [81])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])
            (reg:DI 2 cx [81]))) 899 {*movdicc_c_rex64} (nil))

(insn 67 63 299 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 2 cx [81])
            (reg:DI 2 cx [81]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 299 67 68 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/f:DI 4 si [orig:82 prephitmp.653 ] [82])
        (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])) 89 {*movdi_1_rex64} (nil))

(insn 68 299 69 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:CC 17 flags)
                (if_then_else:CC (ne (reg:DI 2 cx [81])
                        (const_int 0 [0x0]))
                    (compare:CC (mem:BLK (reg/f:DI 4 si [orig:82 prephitmp.653 ] [82]) [0 A8])
                        (mem:BLK (reg/f:DI 5 di [orig:69 D.38840 ] [69]) [0 A8]))
                    (const_int 0 [0x0])))
            (use (const_int 1 [0x1]))
            (use (reg:CC 17 flags))
            (clobber (reg/f:DI 4 si [orig:82 prephitmp.653 ] [82]))
            (clobber (reg/f:DI 5 di [orig:83 D.38840 ] [83]))
            (clobber (reg:DI 2 cx [84]))
        ]) 894 {*cmpstrnqi_rex_1} (nil))

(insn 69 68 70 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 2 cx [85])
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 70 69 71 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 4 si [86])
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 71 70 72 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:QI 2 cx [orig:68 __r ] [68])
                (minus:QI (reg:QI 2 cx [85])
                    (reg:QI 4 si [86])))
            (clobber (reg:CC 17 flags))
        ]) 329 {*subqi_1} (nil))

(insn 72 71 73 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/v:SI 2 cx [orig:68 __r ] [68])
        (sign_extend:SI (reg:QI 2 cx [orig:68 __r ] [68]))) 133 {extendqisi2} (nil))

(debug_insn 73 72 74 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:SI __r (reg/v:SI 2 cx [orig:68 __r ] [68])) -1 (nil))

(insn 74 73 75 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:68 __r ] [68])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 75 74 76 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  5 [61.0%]  (fallthru)
;; Succ edge  8 [39.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp] 37 [r8]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  4 [61.0%]  (fallthru)
(note 76 75 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 77 76 78 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n1 (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])) -1 (nil))

(debug_insn 78 77 300 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n2 (reg/v:DI 0 ax [orig:59 __osize.691 ] [59])) -1 (nil))

(insn 300 78 79 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (set (reg/v:DI 2 cx [orig:70 __d ] [70])
        (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])) 89 {*movdi_1_rex64} (nil))

(insn 79 300 80 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (parallel [
            (set (reg/v:DI 2 cx [orig:70 __d ] [70])
                (minus:DI (reg/v:DI 2 cx [orig:70 __d ] [70])
                    (reg/v:DI 0 ax [orig:59 __osize.691 ] [59])))
            (clobber (reg:CC 17 flags))
        ]) 313 {*subdi_1_rex64} (nil))

(debug_insn 80 79 81 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (var_location:DI __d (reg/v:DI 2 cx [orig:70 __d ] [70])) -1 (nil))

(insn 81 80 82 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 2 cx [orig:70 __d ] [70])
            (const_int 2147483647 [0x7fffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 82 81 83 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 10 6)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  10 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 83 82 84 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 2 cx [orig:70 __d ] [70])
            (const_int -2147483648 [0xffffffff80000000]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 85 84 86 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 9 7)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  9 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 2 [cx]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 2 [cx]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 86 85 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 87 86 88 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:401 (set (reg/v:SI 2 cx [orig:68 __r ] [68])
        (reg:SI 2 cx [orig:70 __d ] [70])) 47 {*movsi_1} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 4 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  4 [39.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 88 87 89 8 150 "" [1 uses])

(note 89 88 90 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(debug_insn 90 89 91 8 (var_location:SI __r (reg/v:SI 2 cx [orig:68 __r ] [68])) -1 (nil))

(debug_insn 91 90 92 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1170 (var_location:QI __comp (ltu:QI (reg/v:SI 2 cx [orig:68 __r ] [68])
        (const_int 0 [0x0]))) -1 (nil))

(insn 92 91 93 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1171 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:SI 2 cx [orig:68 __r ] [68])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 93 92 94 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1171 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3595 [0xe0b])
        (nil)))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  9 [64.0%]  (fallthru)
;; Succ edge  10 [36.0%] 

;; Start of basic block ( 8 6) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx]
;; live  in  	 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx]
;; live  kill	

;; Pred edge  8 [64.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
(code_label 94 93 95 9 152 "" [1 uses])

(note 95 94 96 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1171 (set (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])
        (reg/v/f:DI 1 dx [orig:74 __x ] [74])) 89 {*movdi_1_rex64} (nil))

(debug_insn 97 96 98 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1171 (var_location:DI __x (reg/v/f:DI 1 dx [orig:74 __x ] [74])) -1 (nil))

(insn 98 97 286 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/v/f:DI 1 dx [orig:74 __x ] [74])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 286 98 287 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/v:QI 2 cx [orig:73 __comp ] [73])
        (const_int 1 [0x1])) 62 {*movqi_1} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(jump_insn 287 286 288 9 (set (pc)
        (label_ref 108)) 638 {jump} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  11 [100.0%] 

(barrier 288 287 102)

;; Start of basic block ( 8 5) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx]
;; live  in  	 1 [dx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx]
;; live  kill	

;; Pred edge  8 [36.0%] 
;; Pred edge  5 [50.0%] 
(code_label 102 288 103 10 151 "" [2 uses])

(note 103 102 104 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1171 (set (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])
        (reg/v/f:DI 1 dx [orig:74 __x ] [74])) 89 {*movdi_1_rex64} (nil))

(debug_insn 105 104 106 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1171 (var_location:DI __x (reg/v/f:DI 1 dx [orig:74 __x ] [74])) -1 (nil))

(insn 106 105 285 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg/v/f:DI 1 dx [orig:74 __x ] [74])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 1 dx [orig:74 __x ] [74])
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 285 106 108 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg/v:QI 2 cx [orig:73 __comp ] [73])
        (const_int 0 [0x0])) 62 {*movqi_1} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 108 285 109 11 153 "" [1 uses])

(note 109 108 110 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(debug_insn 110 109 111 11 (var_location:QI __comp (reg/v:QI 2 cx [orig:73 __comp ] [73])) -1 (nil))

(debug_insn 111 110 112 11 (var_location:DI __y (reg/v/f:DI 1 dx [orig:74 __x ] [74])) -1 (nil))

(debug_insn 112 111 114 11 (var_location:DI __x (reg/v/f:DI 1 dx [orig:74 __x ] [74])) -1 (nil))

(insn 114 112 115 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1167 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 1 dx [orig:74 __x ] [74])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 115 114 116 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1167 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 113)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 11 -> ( 4 12)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  4 [91.0%]  (dfs_back)
;; Succ edge  12 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 0 [ax] 2 [cx] 7 [sp]
;; lr  def 	 6 [bp] 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 6 [bp] 17 [flags]
;; live  kill	

;; Pred edge  11 [9.0%]  (fallthru,loop_exit)
(note 116 115 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(debug_insn 117 116 118 12 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 118 117 119 12 (var_location:DI __x (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 119 118 128 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:171 (var_location:DI __j$_M_node (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])) -1 (nil))

(insn 128 119 120 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1174 (set (reg/f:DI 6 bp [orig:72 __j$_M_node ] [72])
        (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])) 89 {*movdi_1_rex64} (nil))

(insn 120 128 121 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1174 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 2 cx [orig:73 __comp ] [73])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (nil))

(jump_insn 121 120 122 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1174 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 267)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 6813 [0x1a9d])
        (nil)))
;; End of basic block 12 -> ( 14 13)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  14 [68.1%] 
;; Succ edge  13 [31.9%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 6 [bp]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 6 [bp]
;; live  kill	

;; Pred edge  12 [31.9%]  (fallthru)
(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 289 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1174 (set (reg/f:DI 6 bp [orig:72 __j$_M_node ] [72])
        (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])) 89 {*movdi_1_rex64} (nil))

(jump_insn 289 123 290 13 (set (pc)
        (label_ref 162)) 638 {jump} (nil))
;; End of basic block 13 -> ( 17)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  17 [100.0%] 

(barrier 290 289 267)

;; Start of basic block ( 12 25) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  12 [68.1%] 
;; Pred edge  25 [100.0%] 
(code_label 267 290 129 14 162 "" [2 uses])

(note 129 267 130 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(debug_insn 130 129 131 14 (var_location:DI this (reg/f:DI 3 bx [orig:79 this ] [79])) -1 (nil))

(debug_insn 131 130 132 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:628 (var_location:DI D.4294967226 (mem/s/f/j:DI (plus:DI (reg/f:DI 3 bx [orig:79 this ] [79])
            (const_int 24 [0x18])) [0 <variable>._M_impl._M_header._M_left+0 S8 A64])) -1 (nil))

(debug_insn 132 131 133 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:628 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 133 132 134 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:628 (var_location:DI __x (debug_expr:DI D#70)) -1 (nil))

(debug_insn 134 133 135 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1176 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 135 134 136 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1176 (var_location:DI __x (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 136 135 137 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1176 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:72 __j$_M_node ] [72])
            (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:79 this ] [79])
                    (const_int 24 [0x18])) [21 <variable>._M_impl._M_header._M_left+0 S8 A64]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 137 136 138 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1176 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 152)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]


;; Succ edge  15 [10.1%]  (fallthru)
;; Succ edge  16 [89.9%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  14 [10.1%]  (fallthru)
(note 138 137 139 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 140 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1177 (set (reg:DI 2 cx)
        (reg/v/f:DI 41 r12 [orig:80 __v ] [80])) 89 {*movdi_1_rex64} (nil))

(insn 140 139 141 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1177 (set (reg:DI 1 dx)
        (reg/f:DI 6 bp [orig:72 __j$_M_node ] [72])) 89 {*movdi_1_rex64} (nil))

(insn 141 140 142 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1177 (set (reg:DI 4 si)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 142 141 143 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1177 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:79 this ] [79])) 89 {*movdi_1_rex64} (nil))

(call_insn 143 142 146 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1177 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_") [flags 0x1]  <function_decl 0x7f48757ad700 _M_insert_>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(debug_insn 146 143 147 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1177 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 147 146 148 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1177 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 148 147 149 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1177 (var_location:DI __b (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 149 148 291 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1177 (set (reg:QI 1 dx [orig:71 SR.328 ] [71])
        (const_int 1 [0x1])) 62 {*movqi_1} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(jump_insn 291 149 292 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1177 (set (pc)
        (label_ref 251)) 638 {jump} (nil))
;; End of basic block 15 -> ( 24)
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]


;; Succ edge  24 [100.0%] 

(barrier 292 291 152)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  use 	 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 5 [di] 37 [r8] 38 [r9]
;; live  kill	

;; Pred edge  14 [89.9%] 
(code_label 152 292 153 16 157 "" [1 uses])

(note 153 152 154 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(debug_insn 154 153 155 16 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 155 154 156 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:199 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:72 __j$_M_node ] [72])) 89 {*movdi_1_rex64} (nil))

(call_insn 156 155 158 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:199 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x41]  <function_decl 0x7f4875ee6700 _Rb_tree_decrement>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 158 156 159 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:199 (var_location:DI __j$_M_node (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])) -1 (nil))

(insn 159 158 161 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:199 (set (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
        (mem/s/f:DI (reg/v/f:DI 41 r12 [orig:80 __v ] [80]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 161 159 162 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:199 (set (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])
        (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12]


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 13) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 2 [cx] 4 [si] 5 [di] 17 [flags]

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%] 
(code_label 162 161 163 17 156 "" [1 uses])

(note 163 162 164 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 164 163 165 17 (var_location:DI __j$_M_node (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])) -1 (nil))

(debug_insn 165 164 166 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 166 165 167 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (var_location:DI __x (reg/v/f:DI 41 r12 [orig:80 __v ] [80])) -1 (nil))

(debug_insn 167 166 168 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (var_location:DI D.4294967232 (reg/v/f:DI 41 r12 [orig:80 __v ] [80])) -1 (nil))

(debug_insn 168 167 169 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (var_location:DI __x (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])) -1 (nil))

(debug_insn 169 168 170 17 (var_location:DI __x (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])) -1 (nil))

(debug_insn 170 169 171 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:525 (var_location:DI D.4294967225 (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])) -1 (nil))

(debug_insn 171 170 172 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI D.4294967291 (plus:DI (debug_expr:DI D#71)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 172 171 173 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 173 172 174 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI __x (debug_expr:DI D#5)) -1 (nil))

(debug_insn 174 173 175 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (var_location:DI D.4294967231 (plus:DI (debug_expr:DI D#71)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 175 174 176 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (var_location:DI D.4294967266 (reg/f:DI 3 bx [orig:79 this ] [79])) -1 (nil))

(debug_insn 176 175 177 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (var_location:DI this (debug_expr:DI D#30)) -1 (nil))

(debug_insn 177 176 178 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (var_location:DI __x (debug_expr:DI D#65)) -1 (nil))

(debug_insn 178 177 179 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (var_location:DI __y (debug_expr:DI D#64)) -1 (nil))

(debug_insn 179 178 180 17 (var_location:DI __lhs (debug_expr:DI D#65)) -1 (nil))

(debug_insn 180 179 181 17 (var_location:DI __rhs (debug_expr:DI D#64)) -1 (nil))

(debug_insn 181 180 182 17 (var_location:DI this (debug_expr:DI D#65)) -1 (nil))

(debug_insn 182 181 183 17 (var_location:DI __str (debug_expr:DI D#64)) -1 (nil))

(debug_insn 183 182 184 17 (var_location:DI this (debug_expr:DI D#65)) -1 (nil))

(debug_insn 184 183 185 17 (var_location:DI this (debug_expr:DI D#65)) -1 (nil))

(debug_insn 185 184 186 17 (var_location:DI this (debug_expr:DI D#65)) -1 (nil))

(insn 186 185 187 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 4 si [orig:66 D.38871 ] [66])
        (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:60 __j$_M_node.690 ] [60])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 187 186 188 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 1 dx [orig:64 __size ] [64])
        (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:66 D.38871 ] [66])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 188 187 189 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI __size (reg/v:DI 1 dx [orig:64 __size ] [64])) -1 (nil))

(debug_insn 189 188 190 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI this (debug_expr:DI D#64)) -1 (nil))

(debug_insn 190 189 191 17 (var_location:DI this (debug_expr:DI D#64)) -1 (nil))

(debug_insn 191 190 192 17 (var_location:DI this (debug_expr:DI D#64)) -1 (nil))

(debug_insn 192 191 193 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __osize (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])) -1 (nil))

(debug_insn 193 192 194 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 194 193 195 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __b (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 195 194 196 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI __len (debug_expr:DI D#67)) -1 (nil))

(debug_insn 196 195 197 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI this (debug_expr:DI D#64)) -1 (nil))

(debug_insn 197 196 198 17 (var_location:DI this (debug_expr:DI D#64)) -1 (nil))

(debug_insn 198 197 199 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI this (debug_expr:DI D#65)) -1 (nil))

(debug_insn 199 198 200 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s1 (reg/f:DI 4 si [orig:66 D.38871 ] [66])) -1 (nil))

(debug_insn 200 199 201 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s2 (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])) -1 (nil))

(debug_insn 201 200 202 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __n (debug_expr:DI D#67)) -1 (nil))

(insn 202 201 301 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])
            (reg/v:DI 1 dx [orig:64 __size ] [64]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 301 202 203 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [87])
        (reg/v:DI 1 dx [orig:64 __size ] [64])) 89 {*movdi_1_rex64} (nil))

(insn 203 301 207 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [87])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])
            (reg:DI 2 cx [87]))) 899 {*movdicc_c_rex64} (nil))

(insn 207 203 302 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 2 cx [87])
            (reg:DI 2 cx [87]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 302 207 208 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/f:DI 5 di [orig:89 prephitmp.653 ] [89])
        (reg/f:DI 38 r9 [orig:63 prephitmp.653 ] [63])) 89 {*movdi_1_rex64} (nil))

(insn 208 302 209 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:CC 17 flags)
                (if_then_else:CC (ne (reg:DI 2 cx [87])
                        (const_int 0 [0x0]))
                    (compare:CC (mem:BLK (reg/f:DI 4 si [orig:66 D.38871 ] [66]) [0 A8])
                        (mem:BLK (reg/f:DI 5 di [orig:89 prephitmp.653 ] [89]) [0 A8]))
                    (const_int 0 [0x0])))
            (use (const_int 1 [0x1]))
            (use (reg:CC 17 flags))
            (clobber (reg/f:DI 4 si [orig:88 D.38871 ] [88]))
            (clobber (reg/f:DI 5 di [orig:89 prephitmp.653 ] [89]))
            (clobber (reg:DI 2 cx [90]))
        ]) 894 {*cmpstrnqi_rex_1} (nil))

(insn 209 208 210 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 2 cx [91])
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 210 209 211 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 4 si [92])
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 211 210 212 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:QI 2 cx [orig:65 __r ] [65])
                (minus:QI (reg:QI 2 cx [91])
                    (reg:QI 4 si [92])))
            (clobber (reg:CC 17 flags))
        ]) 329 {*subqi_1} (nil))

(insn 212 211 213 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/v:SI 2 cx [orig:65 __r ] [65])
        (sign_extend:SI (reg:QI 2 cx [orig:65 __r ] [65]))) 133 {extendqisi2} (nil))

(debug_insn 213 212 214 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:SI __r (reg/v:SI 2 cx [orig:65 __r ] [65])) -1 (nil))

(insn 214 213 215 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:65 __r ] [65])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 215 214 216 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 228)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 17 -> ( 18 21)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 41 [r12]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 41 [r12]


;; Succ edge  18 [61.0%]  (fallthru)
;; Succ edge  21 [39.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 41 [r12]
;; lr  use 	 1 [dx] 7 [sp] 37 [r8]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 41 [r12]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  17 [61.0%]  (fallthru)
(note 216 215 217 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 217 216 218 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n1 (reg/v:DI 1 dx [orig:64 __size ] [64])) -1 (nil))

(debug_insn 218 217 219 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n2 (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])) -1 (nil))

(insn 219 218 220 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (parallel [
            (set (reg/v:DI 1 dx [orig:67 __d ] [67])
                (minus:DI (reg/v:DI 1 dx [orig:64 __size ] [64])
                    (reg:DI 37 r8 [orig:62 prephitmp.657 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) 313 {*subdi_1_rex64} (nil))

(debug_insn 220 219 221 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (var_location:DI __d (reg/v:DI 1 dx [orig:67 __d ] [67])) -1 (nil))

(insn 221 220 222 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 1 dx [orig:67 __d ] [67])
            (const_int 2147483647 [0x7fffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 222 221 223 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 248)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 18 -> ( 23 19)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]


;; Succ edge  23 [50.0%] 
;; Succ edge  19 [50.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 223 222 224 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 225 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 1 dx [orig:67 __d ] [67])
            (const_int -2147483648 [0xffffffff80000000]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 225 224 226 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 233)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 22 20)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]


;; Succ edge  22 [50.0%] 
;; Succ edge  20 [50.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 2 [cx]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 2 [cx]
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 226 225 227 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 227 226 228 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:401 (set (reg/v:SI 2 cx [orig:65 __r ] [65])
        (reg:SI 1 dx [orig:67 __d ] [67])) 47 {*movsi_1} (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 17 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  17 [39.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 228 227 229 21 159 "" [1 uses])

(note 229 228 230 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(debug_insn 230 229 231 21 (var_location:SI __r (reg/v:SI 2 cx [orig:65 __r ] [65])) -1 (nil))

(insn 231 230 232 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:SI 2 cx [orig:65 __r ] [65])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 232 231 233 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1181 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 248)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil)))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]


;; Succ edge  22 (fallthru)
;; Succ edge  23 [100.0%] 

;; Start of basic block ( 21 19) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  21 (fallthru)
;; Pred edge  19 [50.0%] 
(code_label 233 232 234 22 161 "" [1 uses])

(note 234 233 235 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 235 234 236 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (set (reg:DI 2 cx)
        (reg/v/f:DI 41 r12 [orig:80 __v ] [80])) 89 {*movdi_1_rex64} (nil))

(insn 236 235 237 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (set (reg:DI 1 dx)
        (reg/f:DI 6 bp [orig:72 __j$_M_node ] [72])) 89 {*movdi_1_rex64} (nil))

(insn 237 236 238 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (set (reg:DI 4 si)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 238 237 239 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:79 this ] [79])) 89 {*movdi_1_rex64} (nil))

(call_insn 239 238 242 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_") [flags 0x1]  <function_decl 0x7f48757ad700 _M_insert_>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(debug_insn 242 239 243 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 243 242 244 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 244 243 245 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (var_location:DI __b (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 245 244 293 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (set (reg:QI 1 dx [orig:71 SR.328 ] [71])
        (const_int 1 [0x1])) 62 {*movqi_1} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(jump_insn 293 245 294 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (set (pc)
        (label_ref 251)) 638 {jump} (nil))
;; End of basic block 22 -> ( 24)
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]


;; Succ edge  24 [100.0%] 

(barrier 294 293 248)

;; Start of basic block ( 18 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 1 [dx]
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	 1 [dx]
;; live  kill	

;; Pred edge  18 [50.0%] 
;; Pred edge  21 [100.0%] 
(code_label 248 294 249 23 160 "" [2 uses])

(note 249 248 250 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (set (reg:QI 1 dx [orig:71 SR.328 ] [71])
        (const_int 0 [0x0])) 62 {*movqi_1} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 23 -> ( 24)
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 23 15 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 1 [dx]
;; live  in  	 0 [ax] 1 [dx] 7 [sp]
;; live  gen 	 1 [dx]
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%] 
;; Pred edge  22 [100.0%] 
(code_label 251 250 252 24 158 "" [2 uses])

(note 252 251 253 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 253 252 272 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1182 (set (mem/s/c:QI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [36 D.36002.second+0 S1 A64])
        (reg:QI 1 dx [orig:71 SR.328 ] [71])) 62 {*movqi_1} (nil))

(insn 272 253 278 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1184 (set (reg:SI 1 dx)
        (mem/s/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [86 D.36002+8 S4 A64])) 47 {*movsi_1} (nil))

(insn 278 272 279 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1184 (use (reg:DI 0 ax)) -1 (nil))

(insn 279 278 261 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1184 (use (reg:SI 1 dx)) -1 (nil))
;; End of basic block 24 -> ( 1)
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 6 [bp] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 6 [bp]
;; live  kill	 17 [flags]

;; Pred edge  2 [9.0%] 
(code_label 261 279 262 25 149 "" [1 uses])

(note 262 261 263 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(debug_insn 263 262 264 25 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 264 263 265 25 (var_location:DI __x (debug_expr:DI D#68)) -1 (nil))

(insn 265 264 266 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:171 (parallel [
            (set (reg/f:DI 6 bp [orig:72 __j$_M_node ] [72])
                (plus:DI (reg/f:DI 3 bx [orig:79 this ] [79])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(debug_insn 266 265 295 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:171 (var_location:DI __j$_M_node (reg/f:DI 6 bp [orig:72 __j$_M_node ] [72])) -1 (nil))

(jump_insn 295 266 296 25 (set (pc)
        (label_ref 267)) 638 {jump} (nil))
;; End of basic block 25 -> ( 14)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]


;; Succ edge  14 [100.0%] 

(barrier 296 295 297)

(note 297 296 0 NOTE_INSN_DELETED)


;; Function std::_Rb_tree_iterator<_Val> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_unique_(std::_Rb_tree_const_iterator<_Val>, const _Val&) [with _Key = std::basic_string<char, std::char_traits<char>, std::allocator<char> >, _Val = std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, _Compare = std::less<std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _Alloc = std::allocator<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >] (_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE17_M_insert_unique_ESt23_Rb_tree_const_iteratorIS2_ERKS2_)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding allocno costs

    a1 (r116,l0) best AREG, cover GENERAL_REGS
    a5 (r111,l0) best AREG, cover GENERAL_REGS
    a8 (r110,l0) best SIREG, cover GENERAL_REGS
    a13 (r109,l0) best GENERAL_REGS, cover GENERAL_REGS
    a14 (r108,l0) best GENERAL_REGS, cover GENERAL_REGS
    a20 (r107,l0) best CREG, cover GENERAL_REGS
    a19 (r106,l0) best DIREG, cover GENERAL_REGS
    a18 (r105,l0) best SIREG, cover GENERAL_REGS
    a21 (r101,l0) best AREG, cover GENERAL_REGS
    a27 (r100,l0) best GENERAL_REGS, cover GENERAL_REGS
    a28 (r99,l0) best GENERAL_REGS, cover GENERAL_REGS
    a34 (r98,l0) best CREG, cover GENERAL_REGS
    a33 (r97,l0) best DIREG, cover GENERAL_REGS
    a32 (r96,l0) best SIREG, cover GENERAL_REGS
    a31 (r95,l0) best CREG, cover GENERAL_REGS
    a37 (r94,l0) best GENERAL_REGS, cover GENERAL_REGS
    a38 (r93,l0) best GENERAL_REGS, cover GENERAL_REGS
    a41 (r92,l0) best CREG, cover GENERAL_REGS
    a40 (r91,l0) best DIREG, cover GENERAL_REGS
    a39 (r90,l0) best SIREG, cover GENERAL_REGS
    a42 (r89,l0) best DREG, cover GENERAL_REGS
    a45 (r88,l0) best GENERAL_REGS, cover GENERAL_REGS
    a44 (r87,l0) best DIREG, cover GENERAL_REGS
    a46 (r86,l0) best GENERAL_REGS, cover GENERAL_REGS
    a3 (r85,l0) best DREG, cover GENERAL_REGS
    a4 (r84,l0) best SIREG, cover GENERAL_REGS
    a2 (r83,l0) best DIREG, cover GENERAL_REGS
    a43 (r78,l0) best AREG, cover GENERAL_REGS
    a22 (r77,l0) best AREG, cover GENERAL_REGS
    a6 (r76,l0) best AREG, cover GENERAL_REGS
    a7 (r75,l0) best AREG, cover GENERAL_REGS
    a0 (r74,l0) best AREG, cover GENERAL_REGS
    a36 (r73,l0) best GENERAL_REGS, cover GENERAL_REGS
    a16 (r72,l0) best DIREG, cover GENERAL_REGS
    a15 (r71,l0) best SIREG, cover GENERAL_REGS
    a35 (r70,l0) best GENERAL_REGS, cover GENERAL_REGS
    a17 (r69,l0) best CREG, cover GENERAL_REGS
    a12 (r68,l0) best GENERAL_REGS, cover GENERAL_REGS
    a11 (r67,l0) best GENERAL_REGS, cover GENERAL_REGS
    a24 (r66,l0) best GENERAL_REGS, cover GENERAL_REGS
    a29 (r65,l0) best DIREG, cover GENERAL_REGS
    a30 (r64,l0) best SIREG, cover GENERAL_REGS
    a23 (r63,l0) best GENERAL_REGS, cover GENERAL_REGS
    a25 (r62,l0) best GENERAL_REGS, cover GENERAL_REGS
    a26 (r61,l0) best GENERAL_REGS, cover GENERAL_REGS
    a10 (r60,l0) best GENERAL_REGS, cover GENERAL_REGS
    a9 (r59,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r74,l0) costs: AREG:-1291,-1291 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:25935,25935 SSE_REGS:25935,25935 MMX_REGS:25935,25935 MEM:6980
  a1(r116,l0) costs: AREG:-278,-278 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:7228,7228 SSE_REGS:7228,7228 MMX_REGS:7228,7228 MEM:1946
  a2(r83,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1728,-1728 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:47814,47814 SSE_REGS:47814,47814 MMX_REGS:47814,47814 MEM:13984
  a3(r85,l0) costs: AREG:0,0 DREG:-1000,-1000 CREG:-291,-291 BREG:0,0 SIREG:-437,-437 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:41561,41561 SSE_REGS:41561,41561 MMX_REGS:41561,41561 MEM:11885
  a4(r84,l0) costs: AREG:0,0 DREG:-17,-17 CREG:0,0 BREG:0,0 SIREG:-1181,-1181 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:54743,54743 SSE_REGS:54743,54743 MMX_REGS:54743,54743 MEM:14812
  a5(r111,l0) costs: AREG:-36,-36 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:936,936 SSE_REGS:936,936 MMX_REGS:936,936 MEM:252
  a6(r76,l0) costs: AREG:-88,-88 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-44,-44 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3432,3432 SSE_REGS:3432,3432 MMX_REGS:3432,3432 MEM:968
  a7(r75,l0) costs: AREG:-88,-88 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2288,2288 SSE_REGS:2288,2288 MMX_REGS:2288,2288 MEM:704
  a8(r110,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-88,-88 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2288,2288 SSE_REGS:2288,2288 MMX_REGS:2288,2288 MEM:616
  a9(r59,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:6136
  a10(r60,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1836
  a11(r67,l0) costs: AREG:2248,2248 DREG:2248,2248 CREG:2248,2248 BREG:2248,2248 SIREG:2248,2248 DIREG:2248,2248 AD_REGS:2248,2248 CLOBBERED_REGS:2248,2248 Q_REGS:2248,2248 NON_Q_REGS:2248,2248 LEGACY_REGS:2248,2248 GENERAL_REGS:2248,2248 SSE_FIRST_REG:37907,37907 SSE_REGS:37907,37907 MMX_REGS:37907,37907 MEM:11175
  a12(r68,l0) costs: AREG:2248,2248 DREG:2248,2248 CREG:2248,2248 BREG:2248,2248 SIREG:2248,2248 DIREG:2248,2248 AD_REGS:2248,2248 CLOBBERED_REGS:2248,2248 Q_REGS:2248,2248 NON_Q_REGS:2248,2248 LEGACY_REGS:2248,2248 GENERAL_REGS:2248,2248 SSE_FIRST_REG:37907,37907 SSE_REGS:37907,37907 MMX_REGS:37907,37907 MEM:11175
  a13(r109,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:2196
  a14(r108,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:2196
  a15(r71,l0) costs: AREG:6316,6316 DREG:6316,6316 CREG:6316,6316 BREG:6316,6316 SIREG:4920,4920 DIREG:5584,5584 AD_REGS:6316,6316 CLOBBERED_REGS:6316,6316 Q_REGS:6316,6316 NON_Q_REGS:6316,6316 LEGACY_REGS:6316,6316 GENERAL_REGS:6316,6316 SSE_FIRST_REG:36168,36168 SSE_REGS:36168,36168 MMX_REGS:36168,36168 MEM:14028
  a16(r72,l0) costs: AREG:6316,6316 DREG:6316,6316 CREG:6316,6316 BREG:6316,6316 SIREG:5584,5584 DIREG:4920,4920 AD_REGS:6316,6316 CLOBBERED_REGS:6316,6316 Q_REGS:6316,6316 NON_Q_REGS:6316,6316 LEGACY_REGS:6316,6316 GENERAL_REGS:6316,6316 SSE_FIRST_REG:36168,36168 SSE_REGS:36168,36168 MMX_REGS:36168,36168 MEM:14028
  a17(r69,l0) costs: AREG:7712,7712 DREG:7712,7712 CREG:5584,5584 BREG:7712,7712 SIREG:7712,7712 DIREG:7712,7712 AD_REGS:7712,7712 CLOBBERED_REGS:7712,7712 Q_REGS:7712,7712 NON_Q_REGS:7712,7712 LEGACY_REGS:7712,7712 GENERAL_REGS:7712,7712 SSE_FIRST_REG:56154,56154 SSE_REGS:56154,56154 MMX_REGS:56154,56154 MEM:19016
  a18(r105,l0) costs: AREG:732,732 DREG:732,732 CREG:732,732 BREG:732,732 SIREG:0,0 DIREG:732,732 AD_REGS:732,732 CLOBBERED_REGS:732,732 Q_REGS:732,732 NON_Q_REGS:732,732 LEGACY_REGS:732,732 GENERAL_REGS:732,732 SSE_FIRST_REG:4758,4758 SSE_REGS:4758,4758 MMX_REGS:4758,4758 MEM:1464
  a19(r106,l0) costs: AREG:732,732 DREG:732,732 CREG:732,732 BREG:732,732 SIREG:732,732 DIREG:0,0 AD_REGS:732,732 CLOBBERED_REGS:732,732 Q_REGS:732,732 NON_Q_REGS:732,732 LEGACY_REGS:732,732 GENERAL_REGS:732,732 SSE_FIRST_REG:4758,4758 SSE_REGS:4758,4758 MMX_REGS:4758,4758 MEM:1464
  a20(r107,l0) costs: AREG:732,732 DREG:732,732 CREG:0,0 BREG:732,732 SIREG:732,732 DIREG:732,732 AD_REGS:732,732 CLOBBERED_REGS:732,732 Q_REGS:732,732 NON_Q_REGS:732,732 LEGACY_REGS:732,732 GENERAL_REGS:732,732 SSE_FIRST_REG:4758,4758 SSE_REGS:4758,4758 MMX_REGS:4758,4758 MEM:1464
  a21(r101,l0) costs: AREG:-123,-123 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3198,3198 SSE_REGS:3198,3198 MMX_REGS:3198,3198 MEM:861
  a22(r77,l0) costs: AREG:-298,-298 DREG:-26,-26 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:14222,14222 SSE_REGS:14222,14222 MMX_REGS:14222,14222 MEM:4350
  a23(r63,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:4996
  a24(r66,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1491
  a25(r62,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:596,596 DIREG:596,596 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:14571,14571 SSE_REGS:14571,14571 MMX_REGS:14571,14571 MEM:4119
  a26(r61,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:596,596 DIREG:596,596 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:14571,14571 SSE_REGS:14571,14571 MMX_REGS:14571,14571 MEM:4119
  a27(r100,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1788
  a28(r99,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1788
  a29(r65,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:596,596 DIREG:0,0 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:11622,11622 SSE_REGS:11622,11622 MMX_REGS:11622,11622 MEM:2384
  a30(r64,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:0,0 DIREG:596,596 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:11622,11622 SSE_REGS:11622,11622 MMX_REGS:11622,11622 MEM:2384
  a31(r95,l0) costs: AREG:1192,1192 DREG:1192,1192 CREG:596,596 BREG:1192,1192 SIREG:1192,1192 DIREG:1192,1192 AD_REGS:1192,1192 CLOBBERED_REGS:1192,1192 Q_REGS:1192,1192 NON_Q_REGS:1192,1192 LEGACY_REGS:1192,1192 GENERAL_REGS:1192,1192 SSE_FIRST_REG:16092,16092 SSE_REGS:16092,16092 MMX_REGS:16092,16092 MEM:4768
  a32(r96,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:0,0 DIREG:596,596 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:3874,3874 SSE_REGS:3874,3874 MMX_REGS:3874,3874 MEM:1192
  a33(r97,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:596,596 DIREG:0,0 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:3874,3874 SSE_REGS:3874,3874 MMX_REGS:3874,3874 MEM:1192
  a34(r98,l0) costs: AREG:596,596 DREG:596,596 CREG:0,0 BREG:596,596 SIREG:596,596 DIREG:596,596 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:3874,3874 SSE_REGS:3874,3874 MMX_REGS:3874,3874 MEM:1192
  a35(r70,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:11708
  a36(r73,l0) costs: AREG:852,852 DREG:852,852 CREG:852,852 BREG:852,852 SIREG:852,852 DIREG:852,852 AD_REGS:852,852 CLOBBERED_REGS:852,852 Q_REGS:852,852 NON_Q_REGS:852,852 LEGACY_REGS:852,852 GENERAL_REGS:852,852 MEM:4365
  a37(r94,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:4188
  a38(r93,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:4188
  a39(r90,l0) costs: AREG:5584,5584 DREG:5584,5584 CREG:5584,5584 BREG:5584,5584 SIREG:4188,4188 DIREG:5584,5584 AD_REGS:5584,5584 CLOBBERED_REGS:5584,5584 Q_REGS:5584,5584 NON_Q_REGS:5584,5584 LEGACY_REGS:5584,5584 GENERAL_REGS:5584,5584 SSE_FIRST_REG:13262,13262 SSE_REGS:13262,13262 MMX_REGS:13262,13262 MEM:6980
  a40(r91,l0) costs: AREG:5584,5584 DREG:5584,5584 CREG:5584,5584 BREG:5584,5584 SIREG:5584,5584 DIREG:4188,4188 AD_REGS:5584,5584 CLOBBERED_REGS:5584,5584 Q_REGS:5584,5584 NON_Q_REGS:5584,5584 LEGACY_REGS:5584,5584 GENERAL_REGS:5584,5584 SSE_FIRST_REG:13262,13262 SSE_REGS:13262,13262 MMX_REGS:13262,13262 MEM:6980
  a41(r92,l0) costs: AREG:5584,5584 DREG:5584,5584 CREG:4188,4188 BREG:5584,5584 SIREG:5584,5584 DIREG:5584,5584 AD_REGS:5584,5584 CLOBBERED_REGS:5584,5584 Q_REGS:5584,5584 NON_Q_REGS:5584,5584 LEGACY_REGS:5584,5584 GENERAL_REGS:5584,5584 SSE_FIRST_REG:13262,13262 SSE_REGS:13262,13262 MMX_REGS:13262,13262 MEM:6980
  a42(r89,l0) costs: AREG:0,0 DREG:-23,-23 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:598,598 SSE_REGS:598,598 MMX_REGS:598,598 MEM:69
  a43(r78,l0) costs: AREG:-87,-87 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2262,2262 SSE_REGS:2262,2262 MMX_REGS:2262,2262 MEM:696
  a44(r87,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-87,-87 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2262,2262 SSE_REGS:2262,2262 MMX_REGS:2262,2262 MEM:522
  a45(r88,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2262,2262 SSE_REGS:2262,2262 MMX_REGS:2262,2262 MEM:261
  a46(r86,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26000,26000 SSE_REGS:26000,26000 MMX_REGS:26000,26000 MEM:7000


Pass 1 for finding allocno costs

    r116: preferred AREG, alternative GENERAL_REGS
    r111: preferred AREG, alternative GENERAL_REGS
    r110: preferred SIREG, alternative GENERAL_REGS
    r109: preferred GENERAL_REGS, alternative NO_REGS
    r108: preferred GENERAL_REGS, alternative NO_REGS
    r107: preferred CREG, alternative GENERAL_REGS
    r106: preferred DIREG, alternative GENERAL_REGS
    r105: preferred SIREG, alternative GENERAL_REGS
    r101: preferred AREG, alternative GENERAL_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS
    r98: preferred CREG, alternative GENERAL_REGS
    r97: preferred DIREG, alternative GENERAL_REGS
    r96: preferred SIREG, alternative GENERAL_REGS
    r95: preferred CREG, alternative GENERAL_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS
    r92: preferred CREG, alternative GENERAL_REGS
    r91: preferred DIREG, alternative GENERAL_REGS
    r90: preferred SIREG, alternative GENERAL_REGS
    r89: preferred DREG, alternative GENERAL_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS
    r87: preferred DIREG, alternative GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS
    r85: preferred DREG, alternative GENERAL_REGS
    r84: preferred SIREG, alternative GENERAL_REGS
    r83: preferred DIREG, alternative GENERAL_REGS
    r78: preferred AREG, alternative GENERAL_REGS
    r77: preferred AREG, alternative GENERAL_REGS
    r76: preferred AREG, alternative GENERAL_REGS
    r75: preferred AREG, alternative GENERAL_REGS
    r74: preferred AREG, alternative GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS
    r72: preferred DIREG, alternative GENERAL_REGS
    r71: preferred SIREG, alternative GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS
    r69: preferred CREG, alternative GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS
    r65: preferred DIREG, alternative GENERAL_REGS
    r64: preferred SIREG, alternative GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS

  a0(r74,l0) costs: AREG:-1291,-1291 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:25935,25935 SSE_REGS:25935,25935 MMX_REGS:25935,25935 MEM:6980
  a1(r116,l0) costs: AREG:-278,-278 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:7228,7228 SSE_REGS:7228,7228 MMX_REGS:7228,7228 MEM:1946
  a2(r83,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1728,-1728 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:47814,47814 SSE_REGS:47814,47814 MMX_REGS:47814,47814 MEM:13984
  a3(r85,l0) costs: AREG:0,0 DREG:-1000,-1000 CREG:-291,-291 BREG:0,0 SIREG:-437,-437 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:41561,41561 SSE_REGS:41561,41561 MMX_REGS:41561,41561 MEM:11885
  a4(r84,l0) costs: AREG:0,0 DREG:-17,-17 CREG:0,0 BREG:0,0 SIREG:-1181,-1181 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:54743,54743 SSE_REGS:54743,54743 MMX_REGS:54743,54743 MEM:14812
  a5(r111,l0) costs: AREG:-36,-36 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:936,936 SSE_REGS:936,936 MMX_REGS:936,936 MEM:252
  a6(r76,l0) costs: AREG:-88,-88 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-44,-44 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3432,3432 SSE_REGS:3432,3432 MMX_REGS:3432,3432 MEM:968
  a7(r75,l0) costs: AREG:-88,-88 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2288,2288 SSE_REGS:2288,2288 MMX_REGS:2288,2288 MEM:704
  a8(r110,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-88,-88 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2288,2288 SSE_REGS:2288,2288 MMX_REGS:2288,2288 MEM:616
  a9(r59,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:6136
  a10(r60,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1836
  a11(r67,l0) costs: AREG:2248,2248 DREG:2248,2248 CREG:2248,2248 BREG:2248,2248 SIREG:2248,2248 DIREG:2248,2248 AD_REGS:2248,2248 CLOBBERED_REGS:2248,2248 Q_REGS:2248,2248 NON_Q_REGS:2248,2248 LEGACY_REGS:2248,2248 GENERAL_REGS:2248,2248 SSE_FIRST_REG:37907,37907 SSE_REGS:37907,37907 MMX_REGS:37907,37907 MEM:11175
  a12(r68,l0) costs: AREG:2248,2248 DREG:2248,2248 CREG:2248,2248 BREG:2248,2248 SIREG:2248,2248 DIREG:2248,2248 AD_REGS:2248,2248 CLOBBERED_REGS:2248,2248 Q_REGS:2248,2248 NON_Q_REGS:2248,2248 LEGACY_REGS:2248,2248 GENERAL_REGS:2248,2248 SSE_FIRST_REG:37907,37907 SSE_REGS:37907,37907 MMX_REGS:37907,37907 MEM:11175
  a13(r109,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:2196
  a14(r108,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:2196
  a15(r71,l0) costs: AREG:7780,7780 DREG:7780,7780 CREG:7780,7780 BREG:7780,7780 SIREG:6384,6384 DIREG:7048,7048 AD_REGS:7780,7780 CLOBBERED_REGS:7780,7780 Q_REGS:7780,7780 NON_Q_REGS:7780,7780 LEGACY_REGS:7780,7780 GENERAL_REGS:7780,7780 SSE_FIRST_REG:37632,37632 SSE_REGS:37632,37632 MMX_REGS:37632,37632 MEM:15492
  a16(r72,l0) costs: AREG:7780,7780 DREG:7780,7780 CREG:7780,7780 BREG:7780,7780 SIREG:7048,7048 DIREG:6384,6384 AD_REGS:7780,7780 CLOBBERED_REGS:7780,7780 Q_REGS:7780,7780 NON_Q_REGS:7780,7780 LEGACY_REGS:7780,7780 GENERAL_REGS:7780,7780 SSE_FIRST_REG:37632,37632 SSE_REGS:37632,37632 MMX_REGS:37632,37632 MEM:15492
  a17(r69,l0) costs: AREG:9176,9176 DREG:9176,9176 CREG:7048,7048 BREG:9176,9176 SIREG:9176,9176 DIREG:9176,9176 AD_REGS:9176,9176 CLOBBERED_REGS:9176,9176 Q_REGS:9176,9176 NON_Q_REGS:9176,9176 LEGACY_REGS:9176,9176 GENERAL_REGS:9176,9176 SSE_FIRST_REG:57618,57618 SSE_REGS:57618,57618 MMX_REGS:57618,57618 MEM:20480
  a18(r105,l0) costs: AREG:2196,2196 DREG:2196,2196 CREG:2196,2196 BREG:2196,2196 SIREG:1464,1464 DIREG:2196,2196 AD_REGS:2196,2196 CLOBBERED_REGS:2196,2196 Q_REGS:2196,2196 NON_Q_REGS:2196,2196 LEGACY_REGS:2196,2196 GENERAL_REGS:2196,2196 SSE_FIRST_REG:6222,6222 SSE_REGS:6222,6222 MMX_REGS:6222,6222 MEM:2928
  a19(r106,l0) costs: AREG:2196,2196 DREG:2196,2196 CREG:2196,2196 BREG:2196,2196 SIREG:2196,2196 DIREG:1464,1464 AD_REGS:2196,2196 CLOBBERED_REGS:2196,2196 Q_REGS:2196,2196 NON_Q_REGS:2196,2196 LEGACY_REGS:2196,2196 GENERAL_REGS:2196,2196 SSE_FIRST_REG:6222,6222 SSE_REGS:6222,6222 MMX_REGS:6222,6222 MEM:2928
  a20(r107,l0) costs: AREG:2196,2196 DREG:2196,2196 CREG:1464,1464 BREG:2196,2196 SIREG:2196,2196 DIREG:2196,2196 AD_REGS:2196,2196 CLOBBERED_REGS:2196,2196 Q_REGS:2196,2196 NON_Q_REGS:2196,2196 LEGACY_REGS:2196,2196 GENERAL_REGS:2196,2196 SSE_FIRST_REG:6222,6222 SSE_REGS:6222,6222 MMX_REGS:6222,6222 MEM:2928
  a21(r101,l0) costs: AREG:-123,-123 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:3198,3198 SSE_REGS:3198,3198 MMX_REGS:3198,3198 MEM:861
  a22(r77,l0) costs: AREG:-298,-298 DREG:-26,-26 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:14222,14222 SSE_REGS:14222,14222 MMX_REGS:14222,14222 MEM:4350
  a23(r63,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:4996
  a24(r66,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1491
  a25(r62,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:596,596 DIREG:596,596 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:14571,14571 SSE_REGS:14571,14571 MMX_REGS:14571,14571 MEM:4119
  a26(r61,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:596,596 DIREG:596,596 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:14571,14571 SSE_REGS:14571,14571 MMX_REGS:14571,14571 MEM:4119
  a27(r100,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1788
  a28(r99,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:1788
  a29(r65,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:596,596 DIREG:0,0 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:11622,11622 SSE_REGS:11622,11622 MMX_REGS:11622,11622 MEM:2384
  a30(r64,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:0,0 DIREG:596,596 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:11622,11622 SSE_REGS:11622,11622 MMX_REGS:11622,11622 MEM:2384
  a31(r95,l0) costs: AREG:1192,1192 DREG:1192,1192 CREG:596,596 BREG:1192,1192 SIREG:1192,1192 DIREG:1192,1192 AD_REGS:1192,1192 CLOBBERED_REGS:1192,1192 Q_REGS:1192,1192 NON_Q_REGS:1192,1192 LEGACY_REGS:1192,1192 GENERAL_REGS:1192,1192 SSE_FIRST_REG:16092,16092 SSE_REGS:16092,16092 MMX_REGS:16092,16092 MEM:4768
  a32(r96,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:0,0 DIREG:596,596 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:3874,3874 SSE_REGS:3874,3874 MMX_REGS:3874,3874 MEM:1192
  a33(r97,l0) costs: AREG:596,596 DREG:596,596 CREG:596,596 BREG:596,596 SIREG:596,596 DIREG:0,0 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:3874,3874 SSE_REGS:3874,3874 MMX_REGS:3874,3874 MEM:1192
  a34(r98,l0) costs: AREG:596,596 DREG:596,596 CREG:0,0 BREG:596,596 SIREG:596,596 DIREG:596,596 AD_REGS:596,596 CLOBBERED_REGS:596,596 Q_REGS:596,596 NON_Q_REGS:596,596 LEGACY_REGS:596,596 GENERAL_REGS:596,596 SSE_FIRST_REG:3874,3874 SSE_REGS:3874,3874 MMX_REGS:3874,3874 MEM:1192
  a35(r70,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:11708
  a36(r73,l0) costs: AREG:852,852 DREG:852,852 CREG:852,852 BREG:852,852 SIREG:852,852 DIREG:852,852 AD_REGS:852,852 CLOBBERED_REGS:852,852 Q_REGS:852,852 NON_Q_REGS:852,852 LEGACY_REGS:852,852 GENERAL_REGS:852,852 MEM:4365
  a37(r94,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:4188
  a38(r93,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:4188
  a39(r90,l0) costs: AREG:5584,5584 DREG:5584,5584 CREG:5584,5584 BREG:5584,5584 SIREG:4188,4188 DIREG:5584,5584 AD_REGS:5584,5584 CLOBBERED_REGS:5584,5584 Q_REGS:5584,5584 NON_Q_REGS:5584,5584 LEGACY_REGS:5584,5584 GENERAL_REGS:5584,5584 SSE_FIRST_REG:13262,13262 SSE_REGS:13262,13262 MMX_REGS:13262,13262 MEM:6980
  a40(r91,l0) costs: AREG:5584,5584 DREG:5584,5584 CREG:5584,5584 BREG:5584,5584 SIREG:5584,5584 DIREG:4188,4188 AD_REGS:5584,5584 CLOBBERED_REGS:5584,5584 Q_REGS:5584,5584 NON_Q_REGS:5584,5584 LEGACY_REGS:5584,5584 GENERAL_REGS:5584,5584 SSE_FIRST_REG:13262,13262 SSE_REGS:13262,13262 MMX_REGS:13262,13262 MEM:6980
  a41(r92,l0) costs: AREG:5584,5584 DREG:5584,5584 CREG:4188,4188 BREG:5584,5584 SIREG:5584,5584 DIREG:5584,5584 AD_REGS:5584,5584 CLOBBERED_REGS:5584,5584 Q_REGS:5584,5584 NON_Q_REGS:5584,5584 LEGACY_REGS:5584,5584 GENERAL_REGS:5584,5584 SSE_FIRST_REG:13262,13262 SSE_REGS:13262,13262 MMX_REGS:13262,13262 MEM:6980
  a42(r89,l0) costs: AREG:0,0 DREG:-23,-23 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:598,598 SSE_REGS:598,598 MMX_REGS:598,598 MEM:69
  a43(r78,l0) costs: AREG:-87,-87 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2262,2262 SSE_REGS:2262,2262 MMX_REGS:2262,2262 MEM:696
  a44(r87,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-87,-87 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2262,2262 SSE_REGS:2262,2262 MMX_REGS:2262,2262 MEM:522
  a45(r88,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2262,2262 SSE_REGS:2262,2262 MMX_REGS:2262,2262 MEM:261
  a46(r86,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26000,26000 SSE_REGS:26000,26000 MMX_REGS:26000,26000 MEM:7000

   Insn 479(l0): point = 0
   Insn 444(l0): point = 2
   Insn 436(l0): point = 4
   Insn 435(l0): point = 6
   Insn 434(l0): point = 8
   Insn 433(l0): point = 10
   Insn 454(l0): point = 13
   Insn 448(l0): point = 15
   Insn 424(l0): point = 18
   Insn 477(l0): point = 21
   Insn 419(l0): point = 23
   Insn 411(l0): point = 25
   Insn 410(l0): point = 27
   Insn 409(l0): point = 29
   Insn 408(l0): point = 31
   Insn 475(l0): point = 34
   Insn 402(l0): point = 36
   Insn 401(l0): point = 38
   Insn 400(l0): point = 40
   Insn 399(l0): point = 42
   Insn 398(l0): point = 44
   Insn 397(l0): point = 46
   Insn 473(l0): point = 49
   Insn 391(l0): point = 51
   Insn 390(l0): point = 53
   Insn 389(l0): point = 55
   Insn 388(l0): point = 57
   Insn 387(l0): point = 59
   Insn 386(l0): point = 61
   Insn 384(l0): point = 64
   Insn 383(l0): point = 66
   Insn 380(l0): point = 69
   Insn 379(l0): point = 71
   Insn 378(l0): point = 73
   Insn 377(l0): point = 75
   Insn 376(l0): point = 77
   Insn 375(l0): point = 79
   Insn 374(l0): point = 81
   Insn 356(l0): point = 83
   Insn 355(l0): point = 85
   Insn 354(l0): point = 87
   Insn 471(l0): point = 90
   Insn 347(l0): point = 92
   Insn 346(l0): point = 94
   Insn 345(l0): point = 96
   Insn 344(l0): point = 98
   Insn 343(l0): point = 100
   Insn 342(l0): point = 102
   Insn 339(l0): point = 105
   Insn 338(l0): point = 107
   Insn 332(l0): point = 110
   Insn 331(l0): point = 112
   Insn 327(l0): point = 115
   Insn 325(l0): point = 118
   Insn 324(l0): point = 120
   Insn 322(l0): point = 123
   Insn 321(l0): point = 125
   Insn 319(l0): point = 127
   Insn 315(l0): point = 130
   Insn 314(l0): point = 132
   Insn 312(l0): point = 134
   Insn 311(l0): point = 136
   Insn 310(l0): point = 138
   Insn 309(l0): point = 140
   Insn 308(l0): point = 142
   Insn 307(l0): point = 144
   Insn 469(l0): point = 147
   Insn 265(l0): point = 149
   Insn 257(l0): point = 151
   Insn 256(l0): point = 153
   Insn 255(l0): point = 155
   Insn 254(l0): point = 157
   Insn 467(l0): point = 160
   Insn 248(l0): point = 162
   Insn 247(l0): point = 164
   Insn 246(l0): point = 166
   Insn 245(l0): point = 168
   Insn 244(l0): point = 170
   Insn 243(l0): point = 172
   Insn 465(l0): point = 175
   Insn 237(l0): point = 177
   Insn 236(l0): point = 179
   Insn 235(l0): point = 181
   Insn 234(l0): point = 183
   Insn 233(l0): point = 185
   Insn 232(l0): point = 187
   Insn 230(l0): point = 190
   Insn 229(l0): point = 192
   Insn 225(l0): point = 195
   Insn 224(l0): point = 197
   Insn 220(l0): point = 200
   Insn 218(l0): point = 203
   Insn 217(l0): point = 205
   Insn 215(l0): point = 208
   Insn 214(l0): point = 210
   Insn 212(l0): point = 212
   Insn 208(l0): point = 215
   Insn 207(l0): point = 217
   Insn 205(l0): point = 219
   Insn 204(l0): point = 221
   Insn 203(l0): point = 223
   Insn 202(l0): point = 225
   Insn 201(l0): point = 227
   Insn 200(l0): point = 229
   Insn 196(l0): point = 231
   Insn 195(l0): point = 233
   Insn 184(l0): point = 235
   Insn 183(l0): point = 237
   Insn 178(l0): point = 239
   Insn 177(l0): point = 241
   Insn 157(l0): point = 243
   Insn 156(l0): point = 245
   Insn 155(l0): point = 247
   Insn 463(l0): point = 250
   Insn 145(l0): point = 252
   Insn 144(l0): point = 254
   Insn 143(l0): point = 256
   Insn 142(l0): point = 258
   Insn 141(l0): point = 260
   Insn 140(l0): point = 262
   Insn 136(l0): point = 265
   Insn 135(l0): point = 267
   Insn 129(l0): point = 270
   Insn 128(l0): point = 272
   Insn 124(l0): point = 275
   Insn 122(l0): point = 278
   Insn 121(l0): point = 280
   Insn 119(l0): point = 283
   Insn 118(l0): point = 285
   Insn 116(l0): point = 287
   Insn 112(l0): point = 290
   Insn 111(l0): point = 292
   Insn 109(l0): point = 294
   Insn 108(l0): point = 296
   Insn 107(l0): point = 298
   Insn 106(l0): point = 300
   Insn 105(l0): point = 302
   Insn 104(l0): point = 304
   Insn 93(l0): point = 306
   Insn 92(l0): point = 308
   Insn 88(l0): point = 310
   Insn 87(l0): point = 312
   Insn 82(l0): point = 314
   Insn 81(l0): point = 316
   Insn 461(l0): point = 319
   Insn 54(l0): point = 321
   Insn 53(l0): point = 323
   Insn 52(l0): point = 325
   Insn 51(l0): point = 327
   Insn 50(l0): point = 329
   Insn 49(l0): point = 331
   Insn 48(l0): point = 333
   Insn 45(l0): point = 336
   Insn 44(l0): point = 338
   Insn 43(l0): point = 340
   Insn 42(l0): point = 342
   Insn 41(l0): point = 344
   Insn 40(l0): point = 346
   Insn 39(l0): point = 348
   Insn 38(l0): point = 350
   Insn 18(l0): point = 353
   Insn 17(l0): point = 355
   Insn 14(l0): point = 358
   Insn 13(l0): point = 360
   Insn 12(l0): point = 362
   Insn 4(l0): point = 364
   Insn 3(l0): point = 366
   Insn 2(l0): point = 368
 a0(r74): [319..321] [250..252] [175..177] [160..162] [147..149] [90..92] [49..51] [34..36] [21..23] [16..18] [0..2]
 a1(r116): [3..4]
 a2(r83): [326..368] [257..318] [182..249] [167..174] [156..159] [97..146] [56..89] [41..48] [30..33] [9..12]
 a3(r85): [332..364] [263..318] [188..249] [173..174] [158..159] [103..146] [62..89] [47..48] [32..33] [11..12]
 a4(r84): [358..366] [259..318] [190..249] [169..174] [101..146] [60..89] [19..20]
 a5(r111): [24..25]
 a6(r76): [64..83] [43..48]
 a7(r75): [72..73]
 a8(r110): [80..81]
 a9(r59): [130..136] [113..115]
 a10(r60): [116..127]
 a11(r67): [270..314] [128..146]
 a12(r68): [270..310] [128..146]
 a13(r109): [137..138]
 a14(r108): [137..140]
 a15(r71): [270..316] [143..146]
 a16(r72): [270..312] [143..146]
 a17(r69): [270..306] [143..146]
 a18(r105): [142..142]
 a19(r106): [142..142]
 a20(r107): [142..142]
 a21(r101): [150..151]
 a22(r77): [186..243]
 a23(r63): [215..221] [198..200]
 a24(r66): [201..212]
 a25(r62): [213..235]
 a26(r61): [213..239]
 a27(r100): [222..223]
 a28(r99): [222..225]
 a29(r65): [228..237]
 a30(r64): [228..241]
 a31(r95): [228..231]
 a32(r96): [227..227]
 a33(r97): [227..227]
 a34(r98): [227..227]
 a35(r70): [290..296] [273..275]
 a36(r73): [276..287]
 a37(r94): [297..298]
 a38(r93): [297..300]
 a39(r90): [302..302]
 a40(r91): [302..302]
 a41(r92): [302..302]
 a42(r89): [330..333]
 a43(r78): [339..340]
 a44(r87): [345..348]
 a45(r88): [349..350]
 a46(r86): [361..362]
Compressing live ranges: from 371 to 132 - 35%
Ranges after the compression:
 a0(r74): [114..115] [92..93] [67..68] [61..62] [54..55] [36..37] [24..25] [18..19] [11..12] [7..8] [0..1]
 a1(r116): [2..3]
 a2(r83): [116..131] [94..113] [69..91] [63..66] [58..60] [38..53] [26..35] [20..23] [15..17] [4..6]
 a3(r85): [118..129] [96..113] [71..91] [65..66] [59..60] [40..53] [28..35] [22..23] [16..17] [5..6]
 a4(r84): [126..130] [95..113] [72..91] [64..66] [39..53] [27..35] [9..10]
 a5(r111): [13..14]
 a6(r76): [29..34] [21..23]
 a7(r75): [30..31]
 a8(r110): [32..33]
 a9(r59): [46..47] [41..42]
 a10(r60): [43..44]
 a11(r67): [97..111] [45..53]
 a12(r68): [97..109] [45..53]
 a13(r109): [48..49]
 a14(r108): [48..50]
 a15(r71): [97..112] [52..53]
 a16(r72): [97..110] [52..53]
 a17(r69): [97..108] [52..53]
 a18(r105): [51..51]
 a19(r106): [51..51]
 a20(r107): [51..51]
 a21(r101): [56..57]
 a22(r77): [70..90]
 a23(r63): [78..79] [73..74]
 a24(r66): [75..76]
 a25(r62): [77..86]
 a26(r61): [77..88]
 a27(r100): [80..81]
 a28(r99): [80..82]
 a29(r65): [84..87]
 a30(r64): [84..89]
 a31(r95): [84..85]
 a32(r96): [83..83]
 a33(r97): [83..83]
 a34(r98): [83..83]
 a35(r70): [102..103] [98..99]
 a36(r73): [100..101]
 a37(r94): [104..105]
 a38(r93): [104..106]
 a39(r90): [107..107]
 a40(r91): [107..107]
 a41(r92): [107..107]
 a42(r89): [117..119]
 a43(r78): [120..121]
 a44(r87): [122..123]
 a45(r88): [124..125]
 a46(r86): [127..128]
+++Allocating 376 bytes for conflict table (uncompressed size 376)
;; a0(r74,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1(r116,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:
;; a2(r83,l0) conflicts: a3(r85,l0) a4(r84,l0) a6(r76,l0) a7(r75,l0) a8(r110,l0) a9(r59,l0) a10(r60,l0) a12(r68,l0) a11(r67,l0) a13(r109,l0) a14(r108,l0) a18(r105,l0) a19(r106,l0) a20(r107,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0) a22(r77,l0) a23(r63,l0) a24(r66,l0) a25(r62,l0) a26(r61,l0) a27(r100,l0) a28(r99,l0) a32(r96,l0) a33(r97,l0) a34(r98,l0) a31(r95,l0) a29(r65,l0) a30(r64,l0) a35(r70,l0) a36(r73,l0) a37(r94,l0) a38(r93,l0) a39(r90,l0) a40(r91,l0) a41(r92,l0) a42(r89,l0) a43(r78,l0) a44(r87,l0) a45(r88,l0) a46(r86,l0)
;;     total conflict hard regs: 0-2 4 5
;;     conflict hard regs: 0-2 4 5
;; a3(r85,l0) conflicts: a2(r83,l0) a4(r84,l0) a6(r76,l0) a7(r75,l0) a8(r110,l0) a9(r59,l0) a10(r60,l0) a12(r68,l0) a11(r67,l0) a13(r109,l0) a14(r108,l0) a18(r105,l0) a19(r106,l0) a20(r107,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0) a22(r77,l0) a23(r63,l0) a24(r66,l0) a25(r62,l0) a26(r61,l0) a27(r100,l0) a28(r99,l0) a32(r96,l0) a33(r97,l0) a34(r98,l0) a31(r95,l0) a29(r65,l0) a30(r64,l0) a35(r70,l0) a36(r73,l0) a37(r94,l0) a38(r93,l0) a39(r90,l0) a40(r91,l0) a41(r92,l0) a42(r89,l0) a43(r78,l0) a44(r87,l0) a45(r88,l0) a46(r86,l0)
;;     total conflict hard regs: 0 2 4 5
;;     conflict hard regs: 0 2 4 5
;; a4(r84,l0) conflicts: a2(r83,l0) a3(r85,l0) a6(r76,l0) a7(r75,l0) a8(r110,l0) a9(r59,l0) a10(r60,l0) a12(r68,l0) a11(r67,l0) a13(r109,l0) a14(r108,l0) a18(r105,l0) a19(r106,l0) a20(r107,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0) a22(r77,l0) a23(r63,l0) a24(r66,l0) a25(r62,l0) a26(r61,l0) a27(r100,l0) a28(r99,l0) a32(r96,l0) a33(r97,l0) a34(r98,l0) a31(r95,l0) a29(r65,l0) a30(r64,l0) a35(r70,l0) a36(r73,l0) a37(r94,l0) a38(r93,l0) a39(r90,l0) a40(r91,l0) a41(r92,l0) a46(r86,l0)
;;     total conflict hard regs: 0-2 4 5
;;     conflict hard regs: 0-2 4 5
;; a5(r111,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:
;; a6(r76,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a7(r75,l0) a8(r110,l0)
;;     total conflict hard regs: 0-2 4 5
;;     conflict hard regs: 0-2 4 5
;; a7(r75,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a6(r76,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a8(r110,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a6(r76,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a9(r59,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a10(r60,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a11(r67,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a9(r59,l0) a12(r68,l0) a13(r109,l0) a14(r108,l0) a18(r105,l0) a19(r106,l0) a20(r107,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0) a35(r70,l0) a36(r73,l0) a37(r94,l0) a38(r93,l0) a39(r90,l0) a40(r91,l0) a41(r92,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a12(r68,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a9(r59,l0) a11(r67,l0) a13(r109,l0) a14(r108,l0) a18(r105,l0) a19(r106,l0) a20(r107,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0) a35(r70,l0) a36(r73,l0) a37(r94,l0) a38(r93,l0) a39(r90,l0) a40(r91,l0) a41(r92,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a13(r109,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a14(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a14(r108,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a13(r109,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a15(r71,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a17(r69,l0) a16(r72,l0) a35(r70,l0) a36(r73,l0) a37(r94,l0) a38(r93,l0) a39(r90,l0) a40(r91,l0) a41(r92,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a16(r72,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a17(r69,l0) a15(r71,l0) a35(r70,l0) a36(r73,l0) a37(r94,l0) a38(r93,l0) a39(r90,l0) a40(r91,l0) a41(r92,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a17(r69,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a16(r72,l0) a15(r71,l0) a35(r70,l0) a36(r73,l0) a37(r94,l0) a38(r93,l0) a39(r90,l0) a40(r91,l0) a41(r92,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a18(r105,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a19(r106,l0) a20(r107,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a19(r106,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a18(r105,l0) a20(r107,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a20(r107,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a18(r105,l0) a19(r106,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a21(r101,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:
;; a22(r77,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a23(r63,l0) a24(r66,l0) a25(r62,l0) a26(r61,l0) a27(r100,l0) a28(r99,l0) a32(r96,l0) a33(r97,l0) a34(r98,l0) a31(r95,l0) a29(r65,l0) a30(r64,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a23(r63,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a25(r62,l0) a26(r61,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a24(r66,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a25(r62,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a23(r63,l0) a26(r61,l0) a27(r100,l0) a28(r99,l0) a32(r96,l0) a33(r97,l0) a34(r98,l0) a31(r95,l0) a29(r65,l0) a30(r64,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a26(r61,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a23(r63,l0) a25(r62,l0) a27(r100,l0) a28(r99,l0) a32(r96,l0) a33(r97,l0) a34(r98,l0) a31(r95,l0) a29(r65,l0) a30(r64,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a27(r100,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a25(r62,l0) a26(r61,l0) a28(r99,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a28(r99,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a25(r62,l0) a26(r61,l0) a27(r100,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a29(r65,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a25(r62,l0) a26(r61,l0) a31(r95,l0) a30(r64,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a30(r64,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a25(r62,l0) a26(r61,l0) a31(r95,l0) a29(r65,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a31(r95,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a25(r62,l0) a26(r61,l0) a29(r65,l0) a30(r64,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a32(r96,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a25(r62,l0) a26(r61,l0) a33(r97,l0) a34(r98,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a33(r97,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a25(r62,l0) a26(r61,l0) a32(r96,l0) a34(r98,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a34(r98,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a22(r77,l0) a25(r62,l0) a26(r61,l0) a32(r96,l0) a33(r97,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a35(r70,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a36(r73,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a37(r94,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0) a38(r93,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a38(r93,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0) a37(r94,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a39(r90,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0) a40(r91,l0) a41(r92,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a40(r91,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0) a39(r90,l0) a41(r92,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a41(r92,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0) a12(r68,l0) a11(r67,l0) a17(r69,l0) a16(r72,l0) a15(r71,l0) a39(r90,l0) a40(r91,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a42(r89,l0) conflicts: a2(r83,l0) a3(r85,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2
;; a43(r78,l0) conflicts: a2(r83,l0) a3(r85,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a44(r87,l0) conflicts: a2(r83,l0) a3(r85,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a45(r88,l0) conflicts: a2(r83,l0) a3(r85,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a46(r86,l0) conflicts: a2(r83,l0) a3(r85,l0) a4(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

  cp0:a0(r74)<->a1(r116)@278:move
  cp1:a0(r74)<->a4(r84)@267:move
  cp2:a0(r74)<->a5(r111)@36:move
  cp3:a9(r59)<->a10(r60)@55:move
  cp4:a10(r60)<->a12(r68)@223:constraint
  cp5:a10(r60)<->a11(r67)@27:shuffle
  cp6:a16(r72)<->a18(r105)@366:constraint
  cp7:a15(r71)<->a19(r106)@366:constraint
  cp8:a17(r69)<->a20(r107)@366:constraint
  cp9:a9(r59)<->a14(r108)@366:constraint
  cp10:a9(r59)<->a13(r109)@45:shuffle
  cp11:a0(r74)<->a21(r101)@123:move
  cp12:a23(r63)<->a24(r66)@45:move
  cp13:a24(r66)<->a26(r61)@181:constraint
  cp14:a24(r66)<->a25(r62)@22:shuffle
  cp15:a30(r64)<->a32(r96)@298:constraint
  cp16:a29(r65)<->a33(r97)@298:constraint
  cp17:a31(r95)<->a34(r98)@298:constraint
  cp18:a23(r63)<->a28(r99)@298:constraint
  cp19:a23(r63)<->a27(r100)@37:shuffle
  cp20:a35(r70)<->a36(r73)@106:move
  cp21:a35(r70)<->a38(r93)@698:constraint
  cp22:a35(r70)<->a37(r94)@87:shuffle
  cp23:a44(r87)<->a45(r88)@10:shuffle
  regions=1, blocks=37, points=132
    allocnos=47, copies=24, conflicts=0, ranges=90

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r74 1r116 2r83 3r85 4r84 5r111 6r76 7r75 8r110 9r59 10r60 11r67 12r68 13r109 14r108 15r71 16r72 17r69 18r105 19r106 20r107 21r101 22r77 23r63 24r66 25r62 26r61 27r100 28r99 29r65 30r64 31r95 32r96 33r97 34r98 35r70 36r73 37r94 38r93 39r90 40r91 41r92 42r89 43r78 44r87 45r88 46r86
    modified regnos: 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 105 106 107 108 109 110 111 116
    border:
    Pressure: GENERAL_REGS=11
    Reg 83 of GENERAL_REGS has 5 regs less
    Reg 85 of GENERAL_REGS has 4 regs less
    Reg 84 of GENERAL_REGS has 5 regs less
    Reg 76 of GENERAL_REGS has 5 regs less
    Reg 67 of GENERAL_REGS has 3 regs less
    Reg 68 of GENERAL_REGS has 3 regs less
    Reg 71 of GENERAL_REGS has 3 regs less
    Reg 72 of GENERAL_REGS has 3 regs less
    Reg 69 of GENERAL_REGS has 3 regs less
    Reg 105 of GENERAL_REGS has 2 regs less
    Reg 106 of GENERAL_REGS has 2 regs less
    Reg 107 of GENERAL_REGS has 2 regs less
    Reg 77 of GENERAL_REGS has 3 regs less
    Reg 62 of GENERAL_REGS has 3 regs less
    Reg 61 of GENERAL_REGS has 3 regs less
    Reg 65 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 95 of GENERAL_REGS has 2 regs less
    Reg 96 of GENERAL_REGS has 2 regs less
    Reg 97 of GENERAL_REGS has 2 regs less
    Reg 98 of GENERAL_REGS has 2 regs less
    Reg 90 of GENERAL_REGS has 2 regs less
    Reg 91 of GENERAL_REGS has 2 regs less
    Reg 92 of GENERAL_REGS has 2 regs less
    Reg 89 of GENERAL_REGS has 1 regs less
    Reg 87 of GENERAL_REGS has 1 regs less
      Pushing a5(r111,l0)
      Pushing a45(r88,l0)
      Pushing a43(r78,l0)
      Pushing a8(r110,l0)
      Pushing a7(r75,l0)
      Pushing a21(r101,l0)
      Pushing a24(r66,l0)
      Pushing a1(r116,l0)
      Pushing a28(r99,l0)
      Pushing a27(r100,l0)
      Pushing a10(r60,l0)
      Pushing a14(r108,l0)
      Pushing a13(r109,l0)
      Pushing a36(r73,l0)
      Pushing a38(r93,l0)
      Pushing a37(r94,l0)
      Pushing a23(r63,l0)
      Pushing a9(r59,l0)
      Pushing a0(r74,l0)
      Pushing a46(r86,l0)
      Pushing a35(r70,l0)
      Pushing a42(r89,l0)
      Pushing a44(r87,l0)
      Pushing a34(r98,l0)
      Pushing a33(r97,l0)
      Pushing a32(r96,l0)
      Pushing a20(r107,l0)
      Pushing a19(r106,l0)
      Pushing a18(r105,l0)
      Pushing a41(r92,l0)
      Pushing a40(r91,l0)
      Pushing a39(r90,l0)
      Pushing a30(r64,l0)
      Pushing a29(r65,l0)
      Pushing a31(r95,l0)
      Pushing a22(r77,l0)
      Pushing a26(r61,l0)
      Pushing a25(r62,l0)
      Pushing a16(r72,l0)
      Pushing a15(r71,l0)
      Pushing a12(r68,l0)
      Pushing a11(r67,l0)
      Pushing a17(r69,l0)
      Pushing a3(r85,l0)
      Pushing a6(r76,l0)
      Pushing a2(r83,l0)
      Pushing a4(r84,l0)
      Popping a4(r84,l0)  -- assign reg 3
      Popping a2(r83,l0)  -- assign reg 6
      Popping a6(r76,l0)  -- assign reg 41
      Popping a3(r85,l0)  -- assign reg 42
      Popping a17(r69,l0)  -- assign reg 0
      Popping a11(r67,l0)  -- assign reg 1
      Popping a12(r68,l0)  -- assign reg 37
      Popping a15(r71,l0)  -- assign reg 38
      Popping a16(r72,l0)  -- assign reg 39
      Popping a25(r62,l0)  -- assign reg 37
      Popping a26(r61,l0)  -- assign reg 38
      Popping a22(r77,l0)  -- assign reg 0
      Popping a31(r95,l0)  -- assign reg 2
      Popping a29(r65,l0)  -- assign reg 5
      Popping a30(r64,l0)  -- assign reg 4
      Popping a39(r90,l0)  -- assign reg 4
      Popping a40(r91,l0)  -- assign reg 5
      Popping a41(r92,l0)  -- assign reg 2
      Popping a18(r105,l0)  -- assign reg 4
      Popping a19(r106,l0)  -- assign reg 5
      Popping a20(r107,l0)  -- assign reg 0
      Popping a32(r96,l0)  -- assign reg 4
      Popping a33(r97,l0)  -- assign reg 5
      Popping a34(r98,l0)  -- assign reg 2
      Popping a44(r87,l0)  -- assign reg 5
      Popping a42(r89,l0)  -- assign reg 1
      Popping a35(r70,l0)  -- assign reg 2
      Popping a46(r86,l0)  -- assign reg 0
      Popping a0(r74,l0)  -- assign reg 0
      Popping a9(r59,l0)  -- assign reg 0
      Popping a23(r63,l0)  -- assign reg 1
      Popping a37(r94,l0)  -- assign reg 4
      Popping a38(r93,l0)  -- assign reg 2
      Popping a36(r73,l0)  -- assign reg 2
      Popping a13(r109,l0)  -- assign reg 2
      Popping a14(r108,l0)  -- assign reg 0
      Popping a10(r60,l0)  -- assign reg 37
      Popping a27(r100,l0)  -- assign reg 2
      Popping a28(r99,l0)  -- assign reg 1
      Popping a1(r116,l0)  -- assign reg 0
      Popping a24(r66,l0)  -- assign reg 38
      Popping a21(r101,l0)  -- assign reg 0
      Popping a7(r75,l0)  -- assign reg 0
      Popping a8(r110,l0)  -- assign reg 4
      Popping a43(r78,l0)  -- assign reg 0
      Popping a45(r88,l0)  -- assign reg 5
      Popping a5(r111,l0)  -- assign reg 0
Disposition:
    9:r59  l0     0   10:r60  l0    37   26:r61  l0    38   25:r62  l0    37
   23:r63  l0     1   30:r64  l0     4   29:r65  l0     5   24:r66  l0    38
   11:r67  l0     1   12:r68  l0    37   17:r69  l0     0   35:r70  l0     2
   15:r71  l0    38   16:r72  l0    39   36:r73  l0     2    0:r74  l0     0
    7:r75  l0     0    6:r76  l0    41   22:r77  l0     0   43:r78  l0     0
    2:r83  l0     6    4:r84  l0     3    3:r85  l0    42   46:r86  l0     0
   44:r87  l0     5   45:r88  l0     5   42:r89  l0     1   39:r90  l0     4
   40:r91  l0     5   41:r92  l0     2   38:r93  l0     2   37:r94  l0     4
   31:r95  l0     2   32:r96  l0     4   33:r97  l0     5   34:r98  l0     2
   28:r99  l0     1   27:r100 l0     2   21:r101 l0     0   18:r105 l0     4
   19:r106 l0     5   20:r107 l0     0   14:r108 l0     0   13:r109 l0     2
    8:r110 l0     4    5:r111 l0     0    1:r116 l0     0
New iteration of spill/restore move
+++Costs: overall 42363, reg 42363, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 1, 4, 7, dead_or_set: 5, 83
insn=3, live_throughout: 1, 7, 83, dead_or_set: 4, 84
insn=4, live_throughout: 7, 83, 84, dead_or_set: 1, 85
insn=9, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=10, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=11, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=12, live_throughout: 7, 83, 84, 85, dead_or_set: 86
insn=13, live_throughout: 7, 83, 84, 85, dead_or_set: 86
insn=14, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=16, live_throughout: 7, 83, 85, dead_or_set: 
insn=17, live_throughout: 7, 83, 85, dead_or_set: 
insn=18, live_throughout: 7, 83, 85, dead_or_set: 
insn=20, live_throughout: 7, 83, 85, dead_or_set: 
insn=21, live_throughout: 7, 83, 85, dead_or_set: 
insn=22, live_throughout: 7, 83, 85, dead_or_set: 
insn=23, live_throughout: 7, 83, 85, dead_or_set: 
insn=24, live_throughout: 7, 83, 85, dead_or_set: 
insn=25, live_throughout: 7, 83, 85, dead_or_set: 
insn=26, live_throughout: 7, 83, 85, dead_or_set: 
insn=27, live_throughout: 7, 83, 85, dead_or_set: 
insn=28, live_throughout: 7, 83, 85, dead_or_set: 
insn=29, live_throughout: 7, 83, 85, dead_or_set: 
insn=30, live_throughout: 7, 83, 85, dead_or_set: 
insn=31, live_throughout: 7, 83, 85, dead_or_set: 
insn=32, live_throughout: 7, 83, 85, dead_or_set: 
insn=33, live_throughout: 7, 83, 85, dead_or_set: 
insn=34, live_throughout: 7, 83, 85, dead_or_set: 
insn=35, live_throughout: 7, 83, 85, dead_or_set: 
insn=36, live_throughout: 7, 83, 85, dead_or_set: 
insn=37, live_throughout: 7, 83, 85, dead_or_set: 
insn=38, live_throughout: 7, 83, 85, dead_or_set: 88
insn=39, live_throughout: 7, 83, 85, dead_or_set: 87, 88
insn=40, live_throughout: 7, 83, 85, 87, dead_or_set: 4
insn=41, live_throughout: 4, 7, 83, 85, dead_or_set: 5, 87
insn=42, live_throughout: 7, 83, 85, dead_or_set: 0, 4, 5
insn=43, live_throughout: 7, 83, 85, dead_or_set: 0, 78
insn=44, live_throughout: 7, 83, 85, dead_or_set: 78
insn=45, live_throughout: 7, 83, 85, dead_or_set: 
insn=47, live_throughout: 7, 83, 85, dead_or_set: 
insn=48, live_throughout: 7, 83, 85, dead_or_set: 89
insn=49, live_throughout: 7, 83, 89, dead_or_set: 2, 85
insn=50, live_throughout: 2, 7, 83, dead_or_set: 1, 89
insn=51, live_throughout: 1, 2, 7, 83, dead_or_set: 4
insn=52, live_throughout: 1, 2, 4, 7, dead_or_set: 5, 83
insn=53, live_throughout: 7, dead_or_set: 0, 1, 2, 4, 5
insn=54, live_throughout: 7, dead_or_set: 0, 74
insn=461, live_throughout: 7, 74, dead_or_set: 
insn=58, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=60, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=61, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=62, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=63, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=64, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=65, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=66, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=67, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=68, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=69, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=70, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=71, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=72, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=73, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=74, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=75, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=76, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=77, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=78, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=79, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=80, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=81, live_throughout: 7, 83, 84, 85, dead_or_set: 71
insn=82, live_throughout: 7, 71, 83, 84, 85, dead_or_set: 67
insn=83, live_throughout: 7, 67, 71, 83, 84, 85, dead_or_set: 
insn=84, live_throughout: 7, 67, 71, 83, 84, 85, dead_or_set: 
insn=85, live_throughout: 7, 67, 71, 83, 84, 85, dead_or_set: 
insn=86, live_throughout: 7, 67, 71, 83, 84, 85, dead_or_set: 
insn=87, live_throughout: 7, 67, 71, 83, 84, 85, dead_or_set: 72
insn=88, live_throughout: 7, 67, 71, 72, 83, 84, 85, dead_or_set: 68
insn=89, live_throughout: 7, 67, 68, 71, 72, 83, 84, 85, dead_or_set: 
insn=90, live_throughout: 7, 67, 68, 71, 72, 83, 84, 85, dead_or_set: 
insn=91, live_throughout: 7, 67, 68, 71, 72, 83, 84, 85, dead_or_set: 
insn=92, live_throughout: 7, 67, 68, 71, 72, 83, 84, 85, dead_or_set: 
insn=93, live_throughout: 7, 67, 68, 71, 72, 83, 84, 85, dead_or_set: 69
insn=94, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=95, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=96, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=97, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=98, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=99, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=100, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=104, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=105, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 90, 91, 92
insn=106, live_throughout: 7, 17, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 93
insn=107, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, 93, dead_or_set: 94
insn=108, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 70, 93, 94
insn=109, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 70
insn=110, live_throughout: 7, 67, 68, 69, 70, 71, 72, 83, 84, 85, dead_or_set: 
insn=111, live_throughout: 7, 67, 68, 69, 70, 71, 72, 83, 84, 85, dead_or_set: 
insn=112, live_throughout: 7, 67, 68, 69, 70, 71, 72, 83, 84, 85, dead_or_set: 
insn=114, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=115, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=116, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 73
insn=117, live_throughout: 7, 67, 68, 69, 71, 72, 73, 83, 84, 85, dead_or_set: 
insn=118, live_throughout: 7, 67, 68, 69, 71, 72, 73, 83, 84, 85, dead_or_set: 
insn=119, live_throughout: 7, 67, 68, 69, 71, 72, 73, 83, 84, 85, dead_or_set: 
insn=121, live_throughout: 7, 67, 68, 69, 71, 72, 73, 83, 84, 85, dead_or_set: 
insn=122, live_throughout: 7, 67, 68, 69, 71, 72, 73, 83, 84, 85, dead_or_set: 
insn=124, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 70, 73
insn=125, live_throughout: 7, 67, 68, 69, 70, 71, 72, 83, 84, 85, dead_or_set: 
insn=127, live_throughout: 7, 67, 68, 69, 70, 71, 72, 83, 84, 85, dead_or_set: 
insn=128, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 70
insn=129, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=130, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=132, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=133, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=135, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=136, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=138, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=139, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=140, live_throughout: 7, 83, 84, dead_or_set: 2, 85
insn=141, live_throughout: 2, 7, 83, 84, dead_or_set: 1
insn=142, live_throughout: 1, 2, 7, 83, dead_or_set: 4, 84
insn=143, live_throughout: 1, 2, 4, 7, dead_or_set: 5, 83
insn=144, live_throughout: 7, dead_or_set: 0, 1, 2, 4, 5
insn=145, live_throughout: 7, dead_or_set: 0, 74
insn=463, live_throughout: 7, 74, dead_or_set: 
insn=149, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=151, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=152, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=153, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=154, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=155, live_throughout: 7, 83, 84, 85, dead_or_set: 5
insn=156, live_throughout: 7, 83, 84, 85, dead_or_set: 0, 5
insn=157, live_throughout: 7, 83, 84, 85, dead_or_set: 0, 77
insn=158, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=159, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=160, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=161, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=162, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=163, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=164, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=165, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=166, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=167, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=168, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=169, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=170, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=171, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=172, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=173, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=174, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=175, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=176, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=177, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 64
insn=178, live_throughout: 7, 64, 77, 83, 84, 85, dead_or_set: 61
insn=179, live_throughout: 7, 61, 64, 77, 83, 84, 85, dead_or_set: 
insn=180, live_throughout: 7, 61, 64, 77, 83, 84, 85, dead_or_set: 
insn=181, live_throughout: 7, 61, 64, 77, 83, 84, 85, dead_or_set: 
insn=182, live_throughout: 7, 61, 64, 77, 83, 84, 85, dead_or_set: 
insn=183, live_throughout: 7, 61, 64, 77, 83, 84, 85, dead_or_set: 65
insn=184, live_throughout: 7, 61, 64, 65, 77, 83, 84, 85, dead_or_set: 62
insn=185, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=186, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=187, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=188, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=189, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=190, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=191, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=192, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=193, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=194, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=195, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 
insn=196, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, dead_or_set: 95
insn=200, live_throughout: 7, 61, 62, 64, 65, 77, 83, 84, 85, 95, dead_or_set: 
insn=201, live_throughout: 7, 61, 62, 77, 83, 84, 85, dead_or_set: 64, 65, 95, 96, 97, 98
insn=202, live_throughout: 7, 17, 61, 62, 77, 83, 84, 85, dead_or_set: 99
insn=203, live_throughout: 7, 61, 62, 77, 83, 84, 85, 99, dead_or_set: 100
insn=204, live_throughout: 7, 61, 62, 77, 83, 84, 85, dead_or_set: 63, 99, 100
insn=205, live_throughout: 7, 61, 62, 77, 83, 84, 85, dead_or_set: 63
insn=206, live_throughout: 7, 61, 62, 63, 77, 83, 84, 85, dead_or_set: 
insn=207, live_throughout: 7, 61, 62, 63, 77, 83, 84, 85, dead_or_set: 
insn=208, live_throughout: 7, 61, 62, 63, 77, 83, 84, 85, dead_or_set: 
insn=210, live_throughout: 7, 61, 62, 77, 83, 84, 85, dead_or_set: 
insn=211, live_throughout: 7, 61, 62, 77, 83, 84, 85, dead_or_set: 
insn=212, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 61, 62, 66
insn=213, live_throughout: 7, 66, 77, 83, 84, 85, dead_or_set: 
insn=214, live_throughout: 7, 66, 77, 83, 84, 85, dead_or_set: 
insn=215, live_throughout: 7, 66, 77, 83, 84, 85, dead_or_set: 
insn=217, live_throughout: 7, 66, 77, 83, 84, 85, dead_or_set: 
insn=218, live_throughout: 7, 66, 77, 83, 84, 85, dead_or_set: 
insn=220, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 63, 66
insn=221, live_throughout: 7, 63, 77, 83, 84, 85, dead_or_set: 
insn=223, live_throughout: 7, 63, 77, 83, 84, 85, dead_or_set: 
insn=224, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 63
insn=225, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=226, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=228, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=229, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=230, live_throughout: 7, 77, 83, 84, 85, dead_or_set: 
insn=232, live_throughout: 7, 77, 83, dead_or_set: 2, 85
insn=233, live_throughout: 2, 7, 83, dead_or_set: 1, 77
insn=234, live_throughout: 1, 2, 7, 83, dead_or_set: 4
insn=235, live_throughout: 1, 2, 4, 7, dead_or_set: 5, 83
insn=236, live_throughout: 7, dead_or_set: 0, 1, 2, 4, 5
insn=237, live_throughout: 7, dead_or_set: 0, 74
insn=465, live_throughout: 7, 74, dead_or_set: 
insn=241, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=243, live_throughout: 7, 83, 84, dead_or_set: 2, 85
insn=244, live_throughout: 2, 7, 83, 84, dead_or_set: 1
insn=245, live_throughout: 1, 2, 7, 83, dead_or_set: 4, 84
insn=246, live_throughout: 1, 2, 4, 7, dead_or_set: 5, 83
insn=247, live_throughout: 7, dead_or_set: 0, 1, 2, 4, 5
insn=248, live_throughout: 7, dead_or_set: 0, 74
insn=467, live_throughout: 7, 74, dead_or_set: 
insn=252, live_throughout: 7, 83, 85, dead_or_set: 
insn=254, live_throughout: 7, 83, dead_or_set: 4, 85
insn=255, live_throughout: 4, 7, dead_or_set: 5, 83
insn=256, live_throughout: 7, dead_or_set: 0, 1, 4, 5
insn=257, live_throughout: 7, dead_or_set: 0, 101
insn=265, live_throughout: 7, dead_or_set: 74, 101
insn=469, live_throughout: 7, 74, dead_or_set: 
insn=268, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=270, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=271, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=272, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=273, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=274, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=275, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=276, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=277, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=278, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=279, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=280, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=281, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=282, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=283, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=284, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=285, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=286, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=287, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=288, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=290, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=291, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=292, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=293, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=294, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=295, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=296, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=297, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=298, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=299, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=300, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=301, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=302, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=303, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=307, live_throughout: 7, 67, 68, 69, 71, 72, 83, 84, 85, dead_or_set: 
insn=308, live_throughout: 7, 67, 68, 83, 84, 85, dead_or_set: 69, 71, 72, 105, 106, 107
insn=309, live_throughout: 7, 17, 67, 68, 83, 84, 85, dead_or_set: 108
insn=310, live_throughout: 7, 67, 68, 83, 84, 85, 108, dead_or_set: 109
insn=311, live_throughout: 7, 67, 68, 83, 84, 85, dead_or_set: 59, 108, 109
insn=312, live_throughout: 7, 67, 68, 83, 84, 85, dead_or_set: 59
insn=313, live_throughout: 7, 59, 67, 68, 83, 84, 85, dead_or_set: 
insn=314, live_throughout: 7, 59, 67, 68, 83, 84, 85, dead_or_set: 
insn=315, live_throughout: 7, 59, 67, 68, 83, 84, 85, dead_or_set: 
insn=317, live_throughout: 7, 67, 68, 83, 84, 85, dead_or_set: 
insn=318, live_throughout: 7, 67, 68, 83, 84, 85, dead_or_set: 
insn=319, live_throughout: 7, 83, 84, 85, dead_or_set: 60, 67, 68
insn=320, live_throughout: 7, 60, 83, 84, 85, dead_or_set: 
insn=321, live_throughout: 7, 60, 83, 84, 85, dead_or_set: 
insn=322, live_throughout: 7, 60, 83, 84, 85, dead_or_set: 
insn=324, live_throughout: 7, 60, 83, 84, 85, dead_or_set: 
insn=325, live_throughout: 7, 60, 83, 84, 85, dead_or_set: 
insn=327, live_throughout: 7, 83, 84, 85, dead_or_set: 59, 60
insn=328, live_throughout: 7, 59, 83, 84, 85, dead_or_set: 
insn=330, live_throughout: 7, 59, 83, 84, 85, dead_or_set: 
insn=331, live_throughout: 7, 83, 84, 85, dead_or_set: 59
insn=332, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=333, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=335, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=336, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=338, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=339, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=341, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=342, live_throughout: 7, 83, 84, dead_or_set: 2, 85
insn=343, live_throughout: 2, 7, 83, dead_or_set: 1, 84
insn=344, live_throughout: 1, 2, 7, 83, dead_or_set: 4
insn=345, live_throughout: 1, 2, 4, 7, dead_or_set: 5, 83
insn=346, live_throughout: 7, dead_or_set: 0, 1, 2, 4, 5
insn=347, live_throughout: 7, dead_or_set: 0, 74
insn=471, live_throughout: 7, 74, dead_or_set: 
insn=351, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=353, live_throughout: 7, 83, 84, 85, dead_or_set: 
insn=354, live_throughout: 7, 83, 84, 85, dead_or_set: 5
insn=355, live_throughout: 7, 83, 84, 85, dead_or_set: 0, 5
insn=356, live_throughout: 7, 83, 84, 85, dead_or_set: 0, 76
insn=357, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=358, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=359, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=360, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=361, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=362, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=363, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=364, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=365, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=366, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=367, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=368, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=369, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=370, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=371, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=372, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=373, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=374, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 110
insn=375, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 4, 110
insn=376, live_throughout: 4, 7, 76, 83, 84, 85, dead_or_set: 5
insn=377, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 0, 4, 5
insn=378, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 0, 75
insn=379, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 75
insn=380, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=382, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=383, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=384, live_throughout: 7, 76, 83, 84, 85, dead_or_set: 
insn=386, live_throughout: 7, 83, 84, dead_or_set: 2, 85
insn=387, live_throughout: 2, 7, 83, dead_or_set: 1, 84
insn=388, live_throughout: 1, 2, 7, 83, dead_or_set: 4
insn=389, live_throughout: 1, 2, 4, 7, dead_or_set: 5, 83
insn=390, live_throughout: 7, dead_or_set: 0, 1, 2, 4, 5
insn=391, live_throughout: 7, dead_or_set: 0, 74
insn=473, live_throughout: 7, 74, dead_or_set: 
insn=395, live_throughout: 7, 76, 83, 85, dead_or_set: 
insn=397, live_throughout: 7, 76, 83, dead_or_set: 2, 85
insn=398, live_throughout: 2, 7, 76, 83, dead_or_set: 1
insn=399, live_throughout: 1, 2, 7, 83, dead_or_set: 4, 76
insn=400, live_throughout: 1, 2, 4, 7, dead_or_set: 5, 83
insn=401, live_throughout: 7, dead_or_set: 0, 1, 2, 4, 5
insn=402, live_throughout: 7, dead_or_set: 0, 74
insn=475, live_throughout: 7, 74, dead_or_set: 
insn=406, live_throughout: 7, 83, 85, dead_or_set: 
insn=408, live_throughout: 7, 83, dead_or_set: 4, 85
insn=409, live_throughout: 4, 7, dead_or_set: 5, 83
insn=410, live_throughout: 7, dead_or_set: 0, 1, 4, 5
insn=411, live_throughout: 7, dead_or_set: 0, 111
insn=419, live_throughout: 7, dead_or_set: 74, 111
insn=477, live_throughout: 7, 74, dead_or_set: 
insn=422, live_throughout: 7, 84, dead_or_set: 
insn=424, live_throughout: 7, dead_or_set: 74, 84
insn=425, live_throughout: 7, 74, dead_or_set: 
insn=448, live_throughout: 7, dead_or_set: 0, 74
insn=454, live_throughout: 0, 7, dead_or_set: 
insn=431, live_throughout: 7, 83, 85, dead_or_set: 
insn=433, live_throughout: 7, 83, dead_or_set: 4, 85
insn=434, live_throughout: 4, 7, dead_or_set: 5, 83
insn=435, live_throughout: 7, dead_or_set: 0, 1, 4, 5
insn=436, live_throughout: 7, dead_or_set: 0, 116
insn=444, live_throughout: 7, dead_or_set: 74, 116
insn=479, live_throughout: 7, 74, dead_or_set: 
init_insns for 64: (insn_list:REG_DEP_TRUE 177 (nil))
init_insns for 65: (insn_list:REG_DEP_TRUE 183 (nil))
init_insns for 88: (insn_list:REG_DEP_TRUE 38 (nil))
init_insns for 89: (insn_list:REG_DEP_TRUE 48 (nil))
changing reg in insn 327
changing reg in insn 312
changing reg in insn 331
changing reg in insn 330
changing reg in insn 314
changing reg in insn 313
changing reg in insn 319
changing reg in insn 324
changing reg in insn 321
changing reg in insn 320
changing reg in insn 178
changing reg in insn 212
changing reg in insn 210
changing reg in insn 196
changing reg in insn 195
changing reg in insn 179
changing reg in insn 184
changing reg in insn 212
changing reg in insn 211
changing reg in insn 196
changing reg in insn 195
changing reg in insn 185
changing reg in insn 220
changing reg in insn 205
changing reg in insn 224
changing reg in insn 223
changing reg in insn 207
changing reg in insn 206
changing reg in insn 177
changing reg in insn 201
changing reg in insn 192
changing reg in insn 178
changing reg in insn 183
changing reg in insn 201
changing reg in insn 193
changing reg in insn 184
changing reg in insn 212
changing reg in insn 217
changing reg in insn 214
changing reg in insn 213
changing reg in insn 82
changing reg in insn 319
changing reg in insn 318
changing reg in insn 294
changing reg in insn 116
changing reg in insn 114
changing reg in insn 93
changing reg in insn 92
changing reg in insn 83
changing reg in insn 88
changing reg in insn 319
changing reg in insn 317
changing reg in insn 290
changing reg in insn 116
changing reg in insn 115
changing reg in insn 93
changing reg in insn 92
changing reg in insn 89
changing reg in insn 93
changing reg in insn 308
changing reg in insn 105
changing reg in insn 307
changing reg in insn 307
changing reg in insn 104
changing reg in insn 104
changing reg in insn 124
changing reg in insn 109
changing reg in insn 128
changing reg in insn 127
changing reg in insn 111
changing reg in insn 110
changing reg in insn 81
changing reg in insn 308
changing reg in insn 105
changing reg in insn 302
changing reg in insn 98
changing reg in insn 82
changing reg in insn 87
changing reg in insn 308
changing reg in insn 105
changing reg in insn 301
changing reg in insn 99
changing reg in insn 88
changing reg in insn 116
changing reg in insn 121
changing reg in insn 118
changing reg in insn 117
changing reg in insn 444
changing reg in insn 419
changing reg in insn 402
changing reg in insn 391
changing reg in insn 347
changing reg in insn 265
changing reg in insn 248
changing reg in insn 237
changing reg in insn 145
changing reg in insn 54
changing reg in insn 424
changing reg in insn 448
changing reg in insn 378
changing reg in insn 379
changing reg in insn 356
changing reg in insn 399
changing reg in insn 398
changing reg in insn 374
changing reg in insn 364
changing reg in insn 360
changing reg in insn 359
changing reg in insn 358
changing reg in insn 357
changing reg in insn 157
changing reg in insn 233
changing reg in insn 229
changing reg in insn 228
changing reg in insn 177
changing reg in insn 161
changing reg in insn 160
changing reg in insn 159
changing reg in insn 158
changing reg in insn 177
changing reg in insn 43
changing reg in insn 44
changing reg in insn 2
changing reg in insn 338
changing reg in insn 135
changing reg in insn 434
changing reg in insn 409
changing reg in insn 400
changing reg in insn 389
changing reg in insn 368
changing reg in insn 345
changing reg in insn 341
changing reg in insn 336
changing reg in insn 279
changing reg in insn 255
changing reg in insn 246
changing reg in insn 235
changing reg in insn 166
changing reg in insn 143
changing reg in insn 139
changing reg in insn 138
changing reg in insn 133
changing reg in insn 70
changing reg in insn 52
changing reg in insn 48
changing reg in insn 47
changing reg in insn 38
changing reg in insn 32
changing reg in insn 31
changing reg in insn 27
changing reg in insn 24
changing reg in insn 23
changing reg in insn 17
changing reg in insn 16
changing reg in insn 12
changing reg in insn 11
changing reg in insn 48
changing reg in insn 38
changing reg in insn 39
changing reg in insn 3
changing reg in insn 338
changing reg in insn 135
changing reg in insn 424
changing reg in insn 387
changing reg in insn 383
changing reg in insn 382
changing reg in insn 354
changing reg in insn 343
changing reg in insn 335
changing reg in insn 274
changing reg in insn 273
changing reg in insn 245
changing reg in insn 244
changing reg in insn 155
changing reg in insn 142
changing reg in insn 141
changing reg in insn 132
changing reg in insn 87
changing reg in insn 62
changing reg in insn 61
changing reg in insn 60
changing reg in insn 13
changing reg in insn 10
changing reg in insn 9
changing reg in insn 4
changing reg in insn 433
changing reg in insn 408
changing reg in insn 397
changing reg in insn 386
changing reg in insn 376
changing reg in insn 367
changing reg in insn 366
changing reg in insn 342
changing reg in insn 272
changing reg in insn 271
changing reg in insn 254
changing reg in insn 243
changing reg in insn 232
changing reg in insn 183
changing reg in insn 153
changing reg in insn 152
changing reg in insn 140
changing reg in insn 81
changing reg in insn 69
changing reg in insn 68
changing reg in insn 49
changing reg in insn 40
changing reg in insn 22
changing reg in insn 21
changing reg in insn 183
changing reg in insn 12
changing reg in insn 13
changing reg in insn 39
changing reg in insn 41
changing reg in insn 38
changing reg in insn 39
changing reg in insn 48
changing reg in insn 50
changing reg in insn 105
changing reg in insn 105
changing reg in insn 105
changing reg in insn 106
changing reg in insn 108
changing reg in insn 107
changing reg in insn 108
changing reg in insn 196
changing reg in insn 201
changing reg in insn 200
changing reg in insn 200
changing reg in insn 201
changing reg in insn 201
changing reg in insn 201
changing reg in insn 202
changing reg in insn 204
changing reg in insn 203
changing reg in insn 204
changing reg in insn 257
changing reg in insn 265
changing reg in insn 308
changing reg in insn 308
changing reg in insn 308
changing reg in insn 309
changing reg in insn 311
changing reg in insn 310
changing reg in insn 311
changing reg in insn 374
changing reg in insn 375
changing reg in insn 411
changing reg in insn 419
changing reg in insn 436
changing reg in insn 444
Spilling for insn 17.
Spilling for insn 38.
Spilling for insn 48.
Spilling for insn 81.
Spilling for insn 82.
Spilling for insn 87.
Spilling for insn 88.
Spilling for insn 93.
Spilling for insn 105.
Spilling for insn 116.
Spilling for insn 135.
Spilling for insn 177.
Spilling for insn 178.
Spilling for insn 183.
Spilling for insn 184.
Spilling for insn 196.
Spilling for insn 229.
Spilling for insn 308.
Using reg 2 for reload 2
Spilling for insn 338.
Spilling for insn 383.

Reloads for insn # 17
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                                                        (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                                                        (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])

Reloads for insn # 38
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                                                        (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                                                        (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])

Reloads for insn # 48
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                                                        (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                                                        (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])

Reloads for insn # 81
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/v/f:DI 42 r13 [orig:85 __v ] [85]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/v/f:DI 42 r13 [orig:85 __v ] [85]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 82
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 87
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v:DI 3 bx [orig:84 __position ] [84])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v:DI 3 bx [orig:84 __position ] [84])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 88
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 93
Reload 0: reload_in (DI) = (reg/v:DI 1 dx [orig:67 __size ] [67])
	reload_out (DI) = (reg/v:DI 0 ax [orig:69 __len ] [69])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/v:DI 1 dx [orig:67 __size ] [67])
	reload_out_reg: (reg/v:DI 0 ax [orig:69 __len ] [69])
	reload_reg_rtx: (reg/v:DI 0 ax [orig:69 __len ] [69])

Reloads for insn # 105
Reload 0: reload_in (DI) = (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])
	reload_out (DI) = (reg/f:DI 4 si [orig:90 D.39005 ] [90])
	SIREG, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])
	reload_out_reg: (reg/f:DI 4 si [orig:90 D.39005 ] [90])
	reload_reg_rtx: (reg/f:DI 4 si [orig:90 D.39005 ] [90])
Reload 1: reload_in (DI) = (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])
	reload_out (DI) = (reg/f:DI 5 di [orig:91 D.39001 ] [91])
	DIREG, RELOAD_OTHER (opnum = 1)
	reload_in_reg: (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])
	reload_out_reg: (reg/f:DI 5 di [orig:91 D.39001 ] [91])
	reload_reg_rtx: (reg/f:DI 5 di [orig:91 D.39001 ] [91])
Reload 2: reload_in (DI) = (reg/v:DI 0 ax [orig:69 __len ] [69])
	reload_out (DI) = (reg:DI 2 cx [orig:92 __len ] [92])
	CREG, RELOAD_OTHER (opnum = 2)
	reload_in_reg: (reg/v:DI 0 ax [orig:69 __len ] [69])
	reload_out_reg: (reg:DI 2 cx [orig:92 __len ] [92])
	reload_reg_rtx: (reg:DI 2 cx [orig:92 __len ] [92])

Reloads for insn # 116
Reload 0: reload_in (DI) = (reg/v:DI 1 dx [orig:67 __size ] [67])
	reload_out (DI) = (reg/v:DI 2 cx [orig:73 __d ] [73])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/v:DI 1 dx [orig:67 __size ] [67])
	reload_out_reg: (reg/v:DI 2 cx [orig:73 __d ] [73])
	reload_reg_rtx: (reg/v:DI 2 cx [orig:73 __d ] [73])

Reloads for insn # 135
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                                                        (const_int 24 [0x18])) [21 <variable>._M_impl._M_header._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                                                        (const_int 24 [0x18])) [21 <variable>._M_impl._M_header._M_left+0 S8 A64])

Reloads for insn # 177
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:77 D.37359 ] [77])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:77 D.37359 ] [77])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 178
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:64 D.39032 ] [64])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:64 D.39032 ] [64])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 183
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/v/f:DI 42 r13 [orig:85 __v ] [85]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/v/f:DI 42 r13 [orig:85 __v ] [85]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 184
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:65 D.39028 ] [65])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:65 D.39028 ] [65])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 196
Reload 0: reload_in (DI) = (reg/v:DI 38 r9 [orig:61 __size ] [61])
	reload_out (DI) = (reg:DI 2 cx [95])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/v:DI 38 r9 [orig:61 __size ] [61])
	reload_out_reg: (reg:DI 2 cx [95])
	reload_reg_rtx: (reg:DI 2 cx [95])

Reloads for insn # 229
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:77 D.37359 ] [77])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:77 D.37359 ] [77])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 308
Reload 0: reload_in (DI) = (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])
	reload_out (DI) = (reg/f:DI 4 si [orig:105 D.39001 ] [105])
	SIREG, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])
	reload_out_reg: (reg/f:DI 4 si [orig:105 D.39001 ] [105])
	reload_reg_rtx: (reg/f:DI 4 si [orig:105 D.39001 ] [105])
Reload 1: reload_in (DI) = (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])
	reload_out (DI) = (reg/f:DI 5 di [orig:106 D.39005 ] [106])
	DIREG, RELOAD_OTHER (opnum = 1)
	reload_in_reg: (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])
	reload_out_reg: (reg/f:DI 5 di [orig:106 D.39005 ] [106])
	reload_reg_rtx: (reg/f:DI 5 di [orig:106 D.39005 ] [106])
Reload 2: reload_in (DI) = (reg/v:DI 0 ax [orig:69 __len ] [69])
	reload_out (DI) = (reg:DI 0 ax [orig:107 __len ] [107])
	CREG, RELOAD_OTHER (opnum = 2)
	reload_in_reg: (reg/v:DI 0 ax [orig:69 __len ] [69])
	reload_out_reg: (reg:DI 0 ax [orig:107 __len ] [107])
	reload_reg_rtx: (reg:DI 2 cx)

Reloads for insn # 338
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                                                        (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                                                        (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])

Reloads for insn # 383
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v:DI 3 bx [orig:84 __position ] [84])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v:DI 3 bx [orig:84 __position ] [84])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
deleting insn with uid = 41.
deleting insn with uid = 43.
deleting insn with uid = 50.
deleting insn with uid = 54.
deleting insn with uid = 145.
deleting insn with uid = 157.
deleting insn with uid = 237.
deleting insn with uid = 248.
deleting insn with uid = 257.
deleting insn with uid = 265.
deleting insn with uid = 347.
deleting insn with uid = 375.
deleting insn with uid = 378.
deleting insn with uid = 391.
deleting insn with uid = 402.
deleting insn with uid = 411.
deleting insn with uid = 419.
deleting insn with uid = 448.
deleting insn with uid = 436.
deleting insn with uid = 444.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 42.
verify found no changes in insn with uid = 53.
verify found no changes in insn with uid = 144.
verify found no changes in insn with uid = 156.
verify found no changes in insn with uid = 236.
verify found no changes in insn with uid = 247.
verify found no changes in insn with uid = 256.
verify found no changes in insn with uid = 346.
verify found no changes in insn with uid = 355.
verify found no changes in insn with uid = 377.
verify found no changes in insn with uid = 390.
verify found no changes in insn with uid = 401.
verify found no changes in insn with uid = 410.
verify found no changes in insn with uid = 435.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 37 n_edges 56 count 56 (  1.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 37 n_edges 56 count 72 (  1.9)


std::_Rb_tree_iterator<_Val> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_unique_(std::_Rb_tree_const_iterator<_Val>, const _Val&) [with _Key = std::basic_string<char, std::char_traits<char>, std::allocator<char> >, _Val = std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, _Compare = std::less<std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _Alloc = std::allocator<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8] 38[r9] 39[r10] 41[r12] 42[r13]
;;  ref usage 	r0={23d,27u,1d} r1={27d,22u} r2={37d,26u} r3={1d,24u} r4={34d,19u} r5={36d,21u} r6={1d,33u,3d} r7={1d,50u} r8={14d} r9={14d} r10={14d} r11={14d} r12={14d} r13={14d} r14={14d} r15={14d} r17={51d,31u} r18={14d} r19={14d} r21={15d} r22={15d} r23={15d} r24={15d} r25={15d} r26={15d} r27={15d} r28={15d} r29={14d} r30={14d} r31={14d} r32={14d} r33={14d} r34={14d} r35={14d} r36={14d} r37={18d,17u} r38={18d,14u} r39={16d,5u} r40={14d} r41={1d,8u} r42={1d,24u,1d} r45={14d} r46={14d} r47={14d} r48={14d} r49={14d} r50={14d} r51={14d} r52={14d} 
;;    total ref usage 1089{763d,321u,5e} in 327{313 regular + 14 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 7 [sp]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 6 [bp] 17 [flags] 42 [r13]
;; live  in  	 1 [dx] 4 [si] 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 6 [bp] 17 [flags] 42 [r13]
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1206 (set (reg/f:DI 6 bp [orig:83 this ] [83])
        (reg:DI 5 di [ this ])) 89 {*movdi_1_rex64} (nil))

(insn 3 2 4 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1206 (set (reg/v:DI 3 bx [orig:84 __position ] [84])
        (reg:DI 4 si [ __position ])) 89 {*movdi_1_rex64} (nil))

(insn 4 3 5 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1206 (set (reg/v/f:DI 42 r13 [orig:85 __v ] [85])
        (reg:DI 1 dx [ __v ])) 89 {*movdi_1_rex64} (nil))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 9 5 10 2 (var_location:DI __position$_M_node (reg/v:DI 3 bx [orig:84 __position ] [84])) -1 (nil))

(debug_insn 10 9 11 2 (var_location:DI __position$_M_node (reg/v:DI 3 bx [orig:84 __position ] [84])) -1 (nil))

(debug_insn 11 10 12 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1210 (var_location:DI this (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(insn 12 11 13 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1210 (parallel [
            (set (reg/f:DI 0 ax [86])
                (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 13 12 14 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1210 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 3 bx [orig:84 __position ] [84])
            (reg/f:DI 0 ax [86]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 14 13 15 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1210 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 6983 [0x1b47])
        (nil)))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  3 [30.2%]  (fallthru)
;; Succ edge  6 [69.8%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  2 [30.2%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 16 15 17 3 (var_location:DI this (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(insn 17 16 18 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/s:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                    (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 18 17 19 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 431)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 3 -> ( 4 36)
;; lr  out 	 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  4 [29.0%]  (fallthru)
;; Succ edge  36 [71.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  3 [29.0%]  (fallthru)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 20 19 21 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 21 20 22 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI __x (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) -1 (nil))

(debug_insn 22 21 23 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI D.4294967215 (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) -1 (nil))

(debug_insn 23 22 24 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI this (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(debug_insn 24 23 25 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI D.4294967214 (mem/s/f/j:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
            (const_int 32 [0x20])) [0 <variable>._M_impl._M_header._M_right+0 S8 A64])) -1 (nil))

(debug_insn 25 24 26 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI __x (debug_expr:DI D#82)) -1 (nil))

(debug_insn 26 25 27 4 (var_location:DI __x (debug_expr:DI D#82)) -1 (nil))

(debug_insn 27 26 28 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:525 (var_location:DI D.4294967213 (mem/s/f/j:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
            (const_int 32 [0x20])) [0 <variable>._M_impl._M_header._M_right+0 S8 A64])) -1 (nil))

(debug_insn 28 27 29 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI D.4294967291 (plus:DI (debug_expr:DI D#83)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 29 28 30 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 30 29 31 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI __x (debug_expr:DI D#5)) -1 (nil))

(debug_insn 31 30 32 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI D.4294967212 (plus:DI (mem/s/f/j:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                (const_int 32 [0x20])) [0 <variable>._M_impl._M_header._M_right+0 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 32 31 33 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI D.4294967265 (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(debug_insn 33 32 34 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI this (debug_expr:DI D#31)) -1 (nil))

(debug_insn 34 33 35 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI __x (debug_expr:DI D#84)) -1 (nil))

(debug_insn 35 34 36 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (var_location:DI __y (debug_expr:DI D#81)) -1 (nil))

(debug_insn 36 35 37 4 (var_location:DI __lhs (debug_expr:DI D#84)) -1 (nil))

(debug_insn 37 36 38 4 (var_location:DI __rhs (debug_expr:DI D#81)) -1 (nil))

(insn 38 37 39 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2317 (set (reg/f:DI 5 di [orig:88 <variable>._M_impl._M_header._M_right ] [88])
        (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])
        (nil)))

(insn 39 38 40 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2317 (parallel [
            (set (reg/f:DI 5 di [87])
                (plus:DI (reg/f:DI 5 di [orig:88 <variable>._M_impl._M_header._M_right ] [88])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                    (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])
            (const_int 32 [0x20]))
        (nil)))

(insn 40 39 42 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2317 (set (reg:DI 4 si)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(call_insn 42 40 44 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2317 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNKSs7compareERKSs") [flags 0x41]  <function_decl 0x7f4876803000 compare>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 44 42 45 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:78 D.37322 ] [78])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 45 44 46 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1212 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 431)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))
;; End of basic block 4 -> ( 5 36)
;; lr  out 	 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  5 [27.0%]  (fallthru)
;; Succ edge  36 [73.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  4 [27.0%]  (fallthru)
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 47 46 48 5 (var_location:DI this (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(insn 48 47 49 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1215 (set (reg/f:DI 1 dx [orig:89 <variable>._M_impl._M_header._M_right ] [89])
        (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])
        (nil)))

(insn 49 48 51 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1215 (set (reg:DI 2 cx)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(insn 51 49 52 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1215 (set (reg:DI 4 si)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 52 51 53 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1215 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:83 this ] [83])) 89 {*movdi_1_rex64} (nil))

(call_insn 53 52 461 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1215 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_") [flags 0x1]  <function_decl 0x7f48757ad700 _M_insert_>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(jump_insn 461 53 462 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1215 (set (pc)
        (label_ref 425)) 638 {jump} (nil))
;; End of basic block 5 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%] 

(barrier 462 461 58)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	 2 [cx] 4 [si] 5 [di] 17 [flags]

;; Pred edge  2 [69.8%] 
(code_label 58 462 59 6 169 "" [1 uses])

(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 60 59 61 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (var_location:DI __x (reg/v:DI 3 bx [orig:84 __position ] [84])) -1 (nil))

(debug_insn 61 60 62 6 (var_location:DI __x (reg/v:DI 3 bx [orig:84 __position ] [84])) -1 (nil))

(debug_insn 62 61 63 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:525 (var_location:DI D.4294967211 (reg/v:DI 3 bx [orig:84 __position ] [84])) -1 (nil))

(debug_insn 63 62 64 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI D.4294967291 (plus:DI (debug_expr:DI D#85)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 64 63 65 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 65 64 66 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI __x (debug_expr:DI D#5)) -1 (nil))

(debug_insn 66 65 67 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (var_location:DI D.4294967224 (plus:DI (debug_expr:DI D#85)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 67 66 68 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 68 67 69 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (var_location:DI __x (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) -1 (nil))

(debug_insn 69 68 70 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (var_location:DI D.4294967223 (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) -1 (nil))

(debug_insn 70 69 71 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (var_location:DI D.4294967264 (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(debug_insn 71 70 72 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (var_location:DI this (debug_expr:DI D#32)) -1 (nil))

(debug_insn 72 71 73 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (var_location:DI __x (debug_expr:DI D#73)) -1 (nil))

(debug_insn 73 72 74 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (var_location:DI __y (debug_expr:DI D#72)) -1 (nil))

(debug_insn 74 73 75 6 (var_location:DI __lhs (debug_expr:DI D#73)) -1 (nil))

(debug_insn 75 74 76 6 (var_location:DI __rhs (debug_expr:DI D#72)) -1 (nil))

(debug_insn 76 75 77 6 (var_location:DI this (debug_expr:DI D#73)) -1 (nil))

(debug_insn 77 76 78 6 (var_location:DI __str (debug_expr:DI D#72)) -1 (nil))

(debug_insn 78 77 79 6 (var_location:DI this (debug_expr:DI D#73)) -1 (nil))

(debug_insn 79 78 80 6 (var_location:DI this (debug_expr:DI D#73)) -1 (nil))

(debug_insn 80 79 81 6 (var_location:DI this (debug_expr:DI D#73)) -1 (nil))

(insn 81 80 82 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])
        (mem/s/f:DI (reg/v/f:DI 42 r13 [orig:85 __v ] [85]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 82 81 83 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 1 dx [orig:67 __size ] [67])
        (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 83 82 84 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI __size (reg/v:DI 1 dx [orig:67 __size ] [67])) -1 (nil))

(debug_insn 84 83 85 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI this (debug_expr:DI D#72)) -1 (nil))

(debug_insn 85 84 86 6 (var_location:DI this (debug_expr:DI D#72)) -1 (nil))

(debug_insn 86 85 87 6 (var_location:DI this (debug_expr:DI D#72)) -1 (nil))

(insn 87 86 88 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])
        (mem/s/f:DI (plus:DI (reg/v:DI 3 bx [orig:84 __position ] [84])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 88 87 89 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 37 r8 [orig:68 __osize ] [68])
        (mem/s:DI (plus:DI (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 89 88 90 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __osize (reg/v:DI 37 r8 [orig:68 __osize ] [68])) -1 (nil))

(debug_insn 90 89 91 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 91 90 92 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __b (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 92 91 482 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 37 r8 [orig:68 __osize ] [68])
            (reg/v:DI 1 dx [orig:67 __size ] [67]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 482 92 93 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 0 ax [orig:69 __len ] [69])
        (reg/v:DI 1 dx [orig:67 __size ] [67])) 89 {*movdi_1_rex64} (nil))

(insn 93 482 94 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 0 ax [orig:69 __len ] [69])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (reg/v:DI 37 r8 [orig:68 __osize ] [68])
            (reg/v:DI 0 ax [orig:69 __len ] [69]))) 899 {*movdicc_c_rex64} (nil))

(debug_insn 94 93 95 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI __len (debug_expr:DI D#78)) -1 (nil))

(debug_insn 95 94 96 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI this (debug_expr:DI D#72)) -1 (nil))

(debug_insn 96 95 97 6 (var_location:DI this (debug_expr:DI D#72)) -1 (nil))

(debug_insn 97 96 98 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI this (debug_expr:DI D#73)) -1 (nil))

(debug_insn 98 97 99 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s1 (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])) -1 (nil))

(debug_insn 99 98 100 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s2 (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])) -1 (nil))

(debug_insn 100 99 104 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __n (debug_expr:DI D#78)) -1 (nil))

(insn 104 100 483 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 0 ax [orig:69 __len ] [69])
            (reg/v:DI 0 ax [orig:69 __len ] [69]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 483 104 484 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/f:DI 4 si [orig:90 D.39005 ] [90])
        (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])) 89 {*movdi_1_rex64} (nil))

(insn 484 483 485 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/f:DI 5 di [orig:91 D.39001 ] [91])
        (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])) 89 {*movdi_1_rex64} (nil))

(insn 485 484 105 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [orig:92 __len ] [92])
        (reg/v:DI 0 ax [orig:69 __len ] [69])) 89 {*movdi_1_rex64} (nil))

(insn 105 485 106 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:CC 17 flags)
                (if_then_else:CC (ne (reg:DI 2 cx [orig:92 __len ] [92])
                        (const_int 0 [0x0]))
                    (compare:CC (mem:BLK (reg/f:DI 4 si [orig:90 D.39005 ] [90]) [0 A8])
                        (mem:BLK (reg/f:DI 5 di [orig:91 D.39001 ] [91]) [0 A8]))
                    (const_int 0 [0x0])))
            (use (const_int 1 [0x1]))
            (use (reg:CC 17 flags))
            (clobber (reg/f:DI 4 si [orig:90 D.39005 ] [90]))
            (clobber (reg/f:DI 5 di [orig:91 D.39001 ] [91]))
            (clobber (reg:DI 2 cx [orig:92 __len ] [92]))
        ]) 894 {*cmpstrnqi_rex_1} (nil))

(insn 106 105 107 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 2 cx [93])
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 107 106 108 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 4 si [94])
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 108 107 109 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:QI 2 cx [orig:70 __r ] [70])
                (minus:QI (reg:QI 2 cx [93])
                    (reg:QI 4 si [94])))
            (clobber (reg:CC 17 flags))
        ]) 329 {*subqi_1} (nil))

(insn 109 108 110 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/v:SI 2 cx [orig:70 __r ] [70])
        (sign_extend:SI (reg:QI 2 cx [orig:70 __r ] [70]))) 133 {extendqisi2} (nil))

(debug_insn 110 109 111 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:SI __r (reg/v:SI 2 cx [orig:70 __r ] [70])) -1 (nil))

(insn 111 110 112 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:70 __r ] [70])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 112 111 113 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 6 -> ( 7 10)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]


;; Succ edge  7 [61.0%]  (fallthru)
;; Succ edge  10 [39.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; lr  use 	 1 [dx] 7 [sp] 37 [r8]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  6 [61.0%]  (fallthru)
(note 113 112 114 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(debug_insn 114 113 115 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n1 (reg/v:DI 1 dx [orig:67 __size ] [67])) -1 (nil))

(debug_insn 115 114 486 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n2 (reg/v:DI 37 r8 [orig:68 __osize ] [68])) -1 (nil))

(insn 486 115 116 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (set (reg/v:DI 2 cx [orig:73 __d ] [73])
        (reg/v:DI 1 dx [orig:67 __size ] [67])) 89 {*movdi_1_rex64} (nil))

(insn 116 486 117 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (parallel [
            (set (reg/v:DI 2 cx [orig:73 __d ] [73])
                (minus:DI (reg/v:DI 2 cx [orig:73 __d ] [73])
                    (reg/v:DI 37 r8 [orig:68 __osize ] [68])))
            (clobber (reg:CC 17 flags))
        ]) 313 {*subdi_1_rex64} (nil))

(debug_insn 117 116 118 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (var_location:DI __d (reg/v:DI 2 cx [orig:73 __d ] [73])) -1 (nil))

(insn 118 117 119 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 2 cx [orig:73 __d ] [73])
            (const_int 2147483647 [0x7fffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 119 118 120 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 268)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 22 8)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]


;; Succ edge  22 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 120 119 121 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 2 cx [orig:73 __d ] [73])
            (const_int -2147483648 [0xffffffff80000000]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 122 121 123 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 130)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 11 9)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]


;; Succ edge  11 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 2 [cx]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; live  gen 	 2 [cx]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 123 122 124 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:401 (set (reg/v:SI 2 cx [orig:70 __r ] [70])
        (reg:SI 2 cx [orig:73 __d ] [73])) 47 {*movsi_1} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 6 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  6 [39.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 125 124 126 10 172 "" [1 uses])

(note 126 125 127 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(debug_insn 127 126 128 10 (var_location:SI __r (reg/v:SI 2 cx [orig:70 __r ] [70])) -1 (nil))

(insn 128 127 129 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:SI 2 cx [orig:70 __r ] [70])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 129 128 130 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1219 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 268)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4051 [0xfd3])
        (nil)))
;; End of basic block 10 -> ( 11 22)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]


;; Succ edge  11 [59.5%]  (fallthru)
;; Succ edge  22 [40.5%] 

;; Start of basic block ( 10 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  10 [59.5%]  (fallthru)
;; Pred edge  8 [50.0%] 
(code_label 130 129 131 11 174 "" [1 uses])

(note 131 130 132 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(debug_insn 132 131 133 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1223 (var_location:DI __before$_M_node (reg/v:DI 3 bx [orig:84 __position ] [84])) -1 (nil))

(debug_insn 133 132 134 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1224 (var_location:DI this (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(note 134 133 135 11 NOTE_INSN_DELETED)

(insn 135 134 136 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1224 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                    (const_int 24 [0x18])) [21 <variable>._M_impl._M_header._M_left+0 S8 A64])
            (reg/v:DI 3 bx [orig:84 __position ] [84]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 136 135 137 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1224 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 149)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  12 [10.1%]  (fallthru)
;; Succ edge  13 [89.9%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  11 [10.1%]  (fallthru)
(note 137 136 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(debug_insn 138 137 139 12 (var_location:DI this (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(debug_insn 139 138 140 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1225 (var_location:DI this (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(insn 140 139 141 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1225 (set (reg:DI 2 cx)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(insn 141 140 142 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1225 (set (reg:DI 1 dx)
        (reg/v:DI 3 bx [orig:84 __position ] [84])) 89 {*movdi_1_rex64} (nil))

(insn 142 141 143 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1225 (set (reg:DI 4 si)
        (reg/v:DI 3 bx [orig:84 __position ] [84])) 89 {*movdi_1_rex64} (nil))

(insn 143 142 144 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1225 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:83 this ] [83])) 89 {*movdi_1_rex64} (nil))

(call_insn 144 143 463 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1225 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_") [flags 0x1]  <function_decl 0x7f48757ad700 _M_insert_>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(jump_insn 463 144 464 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1225 (set (pc)
        (label_ref 425)) 638 {jump} (nil))
;; End of basic block 12 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%] 

(barrier 464 463 149)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8] 38 [r9]
;; live  kill	 2 [cx] 4 [si] 5 [di] 17 [flags]

;; Pred edge  11 [89.9%] 
(code_label 149 464 150 13 175 "" [1 uses])

(note 150 149 151 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(debug_insn 151 150 152 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 152 151 153 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (var_location:DI __x (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) -1 (nil))

(debug_insn 153 152 154 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (var_location:DI D.4294967222 (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) -1 (nil))

(debug_insn 154 153 155 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 155 154 156 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:274 (set (reg:DI 5 di)
        (reg/v:DI 3 bx [orig:84 __position ] [84])) 89 {*movdi_1_rex64} (nil))

(call_insn 156 155 158 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:274 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZSt18_Rb_tree_decrementPKSt18_Rb_tree_node_base") [flags 0x41]  <function_decl 0x7f4875ee6800 _Rb_tree_decrement>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 158 156 159 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:274 (var_location:DI __before$_M_node (reg/f:DI 0 ax [orig:77 D.37359 ] [77])) -1 (nil))

(debug_insn 159 158 160 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (var_location:DI __x (reg/f:DI 0 ax [orig:77 D.37359 ] [77])) -1 (nil))

(debug_insn 160 159 161 13 (var_location:DI __x (reg/f:DI 0 ax [orig:77 D.37359 ] [77])) -1 (nil))

(debug_insn 161 160 162 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:525 (var_location:DI D.4294967210 (reg/f:DI 0 ax [orig:77 D.37359 ] [77])) -1 (nil))

(debug_insn 162 161 163 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI D.4294967291 (plus:DI (debug_expr:DI D#86)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 163 162 164 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 164 163 165 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI __x (debug_expr:DI D#5)) -1 (nil))

(debug_insn 165 164 166 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (var_location:DI D.4294967221 (plus:DI (debug_expr:DI D#86)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 166 165 167 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (var_location:DI D.4294967263 (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(debug_insn 167 166 168 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (var_location:DI this (debug_expr:DI D#33)) -1 (nil))

(debug_insn 168 167 169 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (var_location:DI __x (debug_expr:DI D#75)) -1 (nil))

(debug_insn 169 168 170 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (var_location:DI __y (debug_expr:DI D#74)) -1 (nil))

(debug_insn 170 169 171 13 (var_location:DI __lhs (debug_expr:DI D#75)) -1 (nil))

(debug_insn 171 170 172 13 (var_location:DI __rhs (debug_expr:DI D#74)) -1 (nil))

(debug_insn 172 171 173 13 (var_location:DI this (debug_expr:DI D#75)) -1 (nil))

(debug_insn 173 172 174 13 (var_location:DI __str (debug_expr:DI D#74)) -1 (nil))

(debug_insn 174 173 175 13 (var_location:DI this (debug_expr:DI D#75)) -1 (nil))

(debug_insn 175 174 176 13 (var_location:DI this (debug_expr:DI D#75)) -1 (nil))

(debug_insn 176 175 177 13 (var_location:DI this (debug_expr:DI D#75)) -1 (nil))

(insn 177 176 178 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 4 si [orig:64 D.39032 ] [64])
        (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:77 D.37359 ] [77])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:77 D.37359 ] [77])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 178 177 179 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 38 r9 [orig:61 __size ] [61])
        (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:64 D.39032 ] [64])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 179 178 180 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI __size (reg/v:DI 38 r9 [orig:61 __size ] [61])) -1 (nil))

(debug_insn 180 179 181 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI this (debug_expr:DI D#74)) -1 (nil))

(debug_insn 181 180 182 13 (var_location:DI this (debug_expr:DI D#74)) -1 (nil))

(debug_insn 182 181 183 13 (var_location:DI this (debug_expr:DI D#74)) -1 (nil))

(insn 183 182 184 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 5 di [orig:65 D.39028 ] [65])
        (mem/s/f:DI (reg/v/f:DI 42 r13 [orig:85 __v ] [85]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (reg/v/f:DI 42 r13 [orig:85 __v ] [85]) [32 <variable>.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 184 183 185 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 37 r8 [orig:62 __osize ] [62])
        (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:65 D.39028 ] [65])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 185 184 186 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __osize (reg/v:DI 37 r8 [orig:62 __osize ] [62])) -1 (nil))

(debug_insn 186 185 187 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 187 186 188 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __b (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 188 187 189 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI __len (debug_expr:DI D#80)) -1 (nil))

(debug_insn 189 188 190 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI this (debug_expr:DI D#74)) -1 (nil))

(debug_insn 190 189 191 13 (var_location:DI this (debug_expr:DI D#74)) -1 (nil))

(debug_insn 191 190 192 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI this (debug_expr:DI D#75)) -1 (nil))

(debug_insn 192 191 193 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s1 (reg/f:DI 4 si [orig:64 D.39032 ] [64])) -1 (nil))

(debug_insn 193 192 194 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s2 (reg/f:DI 5 di [orig:65 D.39028 ] [65])) -1 (nil))

(debug_insn 194 193 195 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __n (debug_expr:DI D#80)) -1 (nil))

(insn 195 194 487 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 37 r8 [orig:62 __osize ] [62])
            (reg/v:DI 38 r9 [orig:61 __size ] [61]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 487 195 196 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [95])
        (reg/v:DI 38 r9 [orig:61 __size ] [61])) 89 {*movdi_1_rex64} (nil))

(insn 196 487 200 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [95])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (reg/v:DI 37 r8 [orig:62 __osize ] [62])
            (reg:DI 2 cx [95]))) 899 {*movdicc_c_rex64} (nil))

(insn 200 196 201 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 2 cx [95])
            (reg:DI 2 cx [95]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 201 200 202 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:CC 17 flags)
                (if_then_else:CC (ne (reg:DI 2 cx [95])
                        (const_int 0 [0x0]))
                    (compare:CC (mem:BLK (reg/f:DI 4 si [orig:64 D.39032 ] [64]) [0 A8])
                        (mem:BLK (reg/f:DI 5 di [orig:65 D.39028 ] [65]) [0 A8]))
                    (const_int 0 [0x0])))
            (use (const_int 1 [0x1]))
            (use (reg:CC 17 flags))
            (clobber (reg/f:DI 4 si [orig:96 D.39032 ] [96]))
            (clobber (reg/f:DI 5 di [orig:97 D.39028 ] [97]))
            (clobber (reg:DI 2 cx [98]))
        ]) 894 {*cmpstrnqi_rex_1} (nil))

(insn 202 201 203 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 1 dx [99])
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 203 202 204 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 2 cx [100])
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 204 203 205 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:QI 1 dx [orig:63 __r ] [63])
                (minus:QI (reg:QI 1 dx [99])
                    (reg:QI 2 cx [100])))
            (clobber (reg:CC 17 flags))
        ]) 329 {*subqi_1} (nil))

(insn 205 204 206 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/v:SI 1 dx [orig:63 __r ] [63])
        (sign_extend:SI (reg:QI 1 dx [orig:63 __r ] [63]))) 133 {extendqisi2} (nil))

(debug_insn 206 205 207 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:SI __r (reg/v:SI 1 dx [orig:63 __r ] [63])) -1 (nil))

(insn 207 206 208 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 1 dx [orig:63 __r ] [63])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 208 207 209 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 221)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 13 -> ( 14 17)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]


;; Succ edge  14 [61.0%]  (fallthru)
;; Succ edge  17 [39.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; lr  use 	 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 17 [flags] 38 [r9]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  gen 	 17 [flags] 38 [r9]
;; live  kill	 17 [flags]

;; Pred edge  13 [61.0%]  (fallthru)
(note 209 208 210 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(debug_insn 210 209 211 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n1 (reg/v:DI 38 r9 [orig:61 __size ] [61])) -1 (nil))

(debug_insn 211 210 212 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n2 (reg/v:DI 37 r8 [orig:62 __osize ] [62])) -1 (nil))

(insn 212 211 213 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (parallel [
            (set (reg/v:DI 38 r9 [orig:66 __d ] [66])
                (minus:DI (reg/v:DI 38 r9 [orig:61 __size ] [61])
                    (reg/v:DI 37 r8 [orig:62 __osize ] [62])))
            (clobber (reg:CC 17 flags))
        ]) 313 {*subdi_1_rex64} (nil))

(debug_insn 213 212 214 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (var_location:DI __d (reg/v:DI 38 r9 [orig:66 __d ] [66])) -1 (nil))

(insn 214 213 215 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 38 r9 [orig:66 __d ] [66])
            (const_int 2147483647 [0x7fffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 215 214 216 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 252)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 21 15)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 38 [r9] 42 [r13]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 38 [r9] 42 [r13]


;; Succ edge  21 [50.0%] 
;; Succ edge  15 [50.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 38 [r9] 42 [r13]
;; lr  use 	 7 [sp] 38 [r9]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 38 [r9] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 216 215 217 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 217 216 218 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 38 r9 [orig:66 __d ] [66])
            (const_int -2147483648 [0xffffffff80000000]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 218 217 219 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 18 16)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 38 [r9] 42 [r13]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 38 [r9] 42 [r13]


;; Succ edge  18 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 38 [r9] 42 [r13]
;; lr  use 	 7 [sp] 38 [r9]
;; lr  def 	 1 [dx]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 38 [r9] 42 [r13]
;; live  gen 	 1 [dx]
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 219 218 220 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 220 219 221 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:401 (set (reg/v:SI 1 dx [orig:63 __r ] [63])
        (reg:SI 38 r9 [orig:66 __d ] [66])) 47 {*movsi_1} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 13 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  13 [39.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 221 220 222 17 176 "" [1 uses])

(note 222 221 223 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 223 222 224 17 (var_location:SI __r (reg/v:SI 1 dx [orig:63 __r ] [63])) -1 (nil))

(insn 224 223 225 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:SI 1 dx [orig:63 __r ] [63])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 225 224 226 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1226 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 252)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 2003 [0x7d3])
        (nil)))
;; End of basic block 17 -> ( 18 21)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  18 [80.0%]  (fallthru)
;; Succ edge  21 [20.0%] 

;; Start of basic block ( 17 15) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  17 [80.0%]  (fallthru)
;; Pred edge  15 [50.0%] 
(code_label 226 225 227 18 178 "" [1 uses])

(note 227 226 228 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 228 227 229 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1229 (var_location:DI __x (reg/f:DI 0 ax [orig:77 D.37359 ] [77])) -1 (nil))

(insn 229 228 230 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1229 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/s/f:DI (plus:DI (reg/f:DI 0 ax [orig:77 D.37359 ] [77])
                    (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 230 229 231 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1229 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  19 [15.0%]  (fallthru)
;; Succ edge  20 [85.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  18 [15.0%]  (fallthru)
(note 231 230 232 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 232 231 233 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1230 (set (reg:DI 2 cx)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(insn 233 232 234 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1230 (set (reg:DI 1 dx)
        (reg/f:DI 0 ax [orig:77 D.37359 ] [77])) 89 {*movdi_1_rex64} (nil))

(insn 234 233 235 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1230 (set (reg:DI 4 si)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 235 234 236 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1230 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:83 this ] [83])) 89 {*movdi_1_rex64} (nil))

(call_insn 236 235 465 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1230 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_") [flags 0x1]  <function_decl 0x7f48757ad700 _M_insert_>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(jump_insn 465 236 466 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1230 (set (pc)
        (label_ref 425)) 638 {jump} (nil))
;; End of basic block 19 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%] 

(barrier 466 465 241)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  18 [85.0%] 
(code_label 241 466 242 20 179 "" [1 uses])

(note 242 241 243 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1233 (set (reg:DI 2 cx)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(insn 244 243 245 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1233 (set (reg:DI 1 dx)
        (reg/v:DI 3 bx [orig:84 __position ] [84])) 89 {*movdi_1_rex64} (nil))

(insn 245 244 246 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1233 (set (reg:DI 4 si)
        (reg/v:DI 3 bx [orig:84 __position ] [84])) 89 {*movdi_1_rex64} (nil))

(insn 246 245 247 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1233 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:83 this ] [83])) 89 {*movdi_1_rex64} (nil))

(call_insn 247 246 467 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1233 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_") [flags 0x1]  <function_decl 0x7f48757ad700 _M_insert_>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(jump_insn 467 247 468 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1233 (set (pc)
        (label_ref 425)) 638 {jump} (nil))
;; End of basic block 20 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%] 

(barrier 468 467 252)

;; Start of basic block ( 17 14) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  17 [20.0%] 
;; Pred edge  14 [50.0%] 
(code_label 252 468 253 21 177 "" [2 uses])

(note 253 252 254 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 255 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1236 (set (reg:DI 4 si)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(insn 255 254 256 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1236 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:83 this ] [83])) 89 {*movdi_1_rex64} (nil))

(call_insn 256 255 469 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1236 (set (parallel:BLK [
                (expr_list:REG_DEP_TRUE (reg:DI 0 ax)
                    (const_int 0 [0x0]))
                (expr_list:REG_DEP_TRUE (reg:SI 1 dx)
                    (const_int 8 [0x8]))
            ])
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE16_M_insert_uniqueERKS2_") [flags 0x1]  <function_decl 0x7f48757bc100 _M_insert_unique>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 469 256 470 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1236 (set (pc)
        (label_ref 425)) 638 {jump} (nil))
;; End of basic block 21 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%] 

(barrier 470 469 268)

;; Start of basic block ( 10 7) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; lr  use 	 0 [ax] 7 [sp] 38 [r9] 39 [r10]
;; lr  def 	 0 [ax] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 42 [r13]
;; live  gen 	 0 [ax] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 2 [cx] 4 [si] 5 [di] 17 [flags]

;; Pred edge  10 [40.5%] 
;; Pred edge  7 [50.0%] 
(code_label 268 470 269 22 173 "" [2 uses])

(note 269 268 270 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(debug_insn 270 269 271 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 271 270 272 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (var_location:DI __x (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) -1 (nil))

(debug_insn 272 271 273 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (var_location:DI D.4294967220 (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) -1 (nil))

(debug_insn 273 272 274 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (var_location:DI __x (reg/v:DI 3 bx [orig:84 __position ] [84])) -1 (nil))

(debug_insn 274 273 275 22 (var_location:DI __x (reg/v:DI 3 bx [orig:84 __position ] [84])) -1 (nil))

(debug_insn 275 274 276 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI D.4294967291 (plus:DI (debug_expr:DI D#85)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 276 275 277 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 277 276 278 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI __x (debug_expr:DI D#5)) -1 (nil))

(debug_insn 278 277 279 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (var_location:DI D.4294967219 (plus:DI (debug_expr:DI D#85)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 279 278 280 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (var_location:DI D.4294967262 (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(debug_insn 280 279 281 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (var_location:DI this (debug_expr:DI D#34)) -1 (nil))

(debug_insn 281 280 282 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (var_location:DI __x (debug_expr:DI D#77)) -1 (nil))

(debug_insn 282 281 283 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (var_location:DI __y (debug_expr:DI D#76)) -1 (nil))

(debug_insn 283 282 284 22 (var_location:DI __lhs (debug_expr:DI D#77)) -1 (nil))

(debug_insn 284 283 285 22 (var_location:DI __rhs (debug_expr:DI D#76)) -1 (nil))

(debug_insn 285 284 286 22 (var_location:DI this (debug_expr:DI D#77)) -1 (nil))

(debug_insn 286 285 287 22 (var_location:DI __str (debug_expr:DI D#76)) -1 (nil))

(debug_insn 287 286 288 22 (var_location:DI this (debug_expr:DI D#77)) -1 (nil))

(debug_insn 288 287 290 22 (var_location:DI this (debug_expr:DI D#77)) -1 (nil))

(debug_insn 290 288 291 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI __size (reg/v:DI 37 r8 [orig:68 __osize ] [68])) -1 (nil))

(debug_insn 291 290 292 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI this (debug_expr:DI D#76)) -1 (nil))

(debug_insn 292 291 293 22 (var_location:DI this (debug_expr:DI D#76)) -1 (nil))

(debug_insn 293 292 294 22 (var_location:DI this (debug_expr:DI D#76)) -1 (nil))

(debug_insn 294 293 295 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __osize (reg/v:DI 1 dx [orig:67 __size ] [67])) -1 (nil))

(debug_insn 295 294 296 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 296 295 297 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __b (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 297 296 298 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI __len (debug_expr:DI D#79)) -1 (nil))

(debug_insn 298 297 299 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI this (debug_expr:DI D#76)) -1 (nil))

(debug_insn 299 298 300 22 (var_location:DI this (debug_expr:DI D#76)) -1 (nil))

(debug_insn 300 299 301 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI this (debug_expr:DI D#77)) -1 (nil))

(debug_insn 301 300 302 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s1 (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])) -1 (nil))

(debug_insn 302 301 303 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s2 (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])) -1 (nil))

(debug_insn 303 302 307 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __n (debug_expr:DI D#79)) -1 (nil))

(insn 307 303 488 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 0 ax [orig:69 __len ] [69])
            (reg/v:DI 0 ax [orig:69 __len ] [69]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 488 307 489 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/f:DI 4 si [orig:105 D.39001 ] [105])
        (reg/f:DI 39 r10 [orig:72 D.39001 ] [72])) 89 {*movdi_1_rex64} (nil))

(insn 489 488 490 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/f:DI 5 di [orig:106 D.39005 ] [106])
        (reg/f:DI 38 r9 [orig:71 D.39005 ] [71])) 89 {*movdi_1_rex64} (nil))

(insn 490 489 308 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx)
        (reg/v:DI 0 ax [orig:69 __len ] [69])) 89 {*movdi_1_rex64} (nil))

(insn 308 490 309 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:CC 17 flags)
                (if_then_else:CC (ne (reg:DI 2 cx)
                        (const_int 0 [0x0]))
                    (compare:CC (mem:BLK (reg/f:DI 4 si [orig:105 D.39001 ] [105]) [0 A8])
                        (mem:BLK (reg/f:DI 5 di [orig:106 D.39005 ] [106]) [0 A8]))
                    (const_int 0 [0x0])))
            (use (const_int 1 [0x1]))
            (use (reg:CC 17 flags))
            (clobber (reg/f:DI 4 si [orig:105 D.39001 ] [105]))
            (clobber (reg/f:DI 5 di [orig:106 D.39005 ] [106]))
            (clobber (reg:DI 2 cx))
        ]) 894 {*cmpstrnqi_rex_1} (nil))

(insn 309 308 310 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 0 ax [108])
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 310 309 311 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 2 cx [109])
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 311 310 312 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:QI 0 ax [orig:59 __r ] [59])
                (minus:QI (reg:QI 0 ax [108])
                    (reg:QI 2 cx [109])))
            (clobber (reg:CC 17 flags))
        ]) 329 {*subqi_1} (nil))

(insn 312 311 313 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/v:SI 0 ax [orig:59 __r ] [59])
        (sign_extend:SI (reg:QI 0 ax [orig:59 __r ] [59]))) 133 {extendqisi2} (nil))

(debug_insn 313 312 314 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:SI __r (reg/v:SI 0 ax [orig:59 __r ] [59])) -1 (nil))

(insn 314 313 315 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:59 __r ] [59])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 315 314 316 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 328)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 22 -> ( 23 26)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]


;; Succ edge  23 [61.0%]  (fallthru)
;; Succ edge  26 [39.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]
;; lr  use 	 1 [dx] 7 [sp] 37 [r8]
;; lr  def 	 17 [flags] 37 [r8]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]
;; live  gen 	 17 [flags] 37 [r8]
;; live  kill	 17 [flags]

;; Pred edge  22 [61.0%]  (fallthru)
(note 316 315 317 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(debug_insn 317 316 318 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n1 (reg/v:DI 37 r8 [orig:68 __osize ] [68])) -1 (nil))

(debug_insn 318 317 319 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n2 (reg/v:DI 1 dx [orig:67 __size ] [67])) -1 (nil))

(insn 319 318 320 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (parallel [
            (set (reg/v:DI 37 r8 [orig:60 __d ] [60])
                (minus:DI (reg/v:DI 37 r8 [orig:68 __osize ] [68])
                    (reg/v:DI 1 dx [orig:67 __size ] [67])))
            (clobber (reg:CC 17 flags))
        ]) 313 {*subdi_1_rex64} (nil))

(debug_insn 320 319 321 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (var_location:DI __d (reg/v:DI 37 r8 [orig:60 __d ] [60])) -1 (nil))

(insn 321 320 322 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 37 r8 [orig:60 __d ] [60])
            (const_int 2147483647 [0x7fffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 322 321 323 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 23 -> ( 34 24)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]


;; Succ edge  34 [50.0%] 
;; Succ edge  24 [50.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]
;; lr  use 	 7 [sp] 37 [r8]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  23 [50.0%]  (fallthru)
(note 323 322 324 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 324 323 325 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 37 r8 [orig:60 __d ] [60])
            (const_int -2147483648 [0xffffffff80000000]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 325 324 326 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 333)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 27 25)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]


;; Succ edge  27 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]
;; lr  use 	 7 [sp] 37 [r8]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 37 [r8] 42 [r13]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 326 325 327 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 327 326 328 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:401 (set (reg/v:SI 0 ax [orig:59 __r ] [59])
        (reg:SI 37 r8 [orig:60 __d ] [60])) 47 {*movsi_1} (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 22 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  22 [39.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 328 327 329 26 180 "" [1 uses])

(note 329 328 330 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(debug_insn 330 329 331 26 (var_location:SI __r (reg/v:SI 0 ax [orig:59 __r ] [59])) -1 (nil))

(insn 331 330 332 26 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:SI 0 ax [orig:59 __r ] [59])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 332 331 333 26 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1238 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 7835 [0x1e9b])
        (nil)))
;; End of basic block 26 -> ( 27 34)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  27 [21.6%]  (fallthru)
;; Succ edge  34 [78.3%] 

;; Start of basic block ( 26 24) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  26 [21.6%]  (fallthru)
;; Pred edge  24 [50.0%] 
(code_label 333 332 334 27 182 "" [1 uses])

(note 334 333 335 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(debug_insn 335 334 336 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1242 (var_location:DI __after$_M_node (reg/v:DI 3 bx [orig:84 __position ] [84])) -1 (nil))

(debug_insn 336 335 337 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1243 (var_location:DI this (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(note 337 336 338 27 NOTE_INSN_DELETED)

(insn 338 337 339 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1243 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/s/f:DI (plus:DI (reg/f:DI 6 bp [orig:83 this ] [83])
                    (const_int 32 [0x20])) [21 <variable>._M_impl._M_header._M_right+0 S8 A64])
            (reg/v:DI 3 bx [orig:84 __position ] [84]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 339 338 340 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1243 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 351)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 27 -> ( 28 29)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  28 [10.1%]  (fallthru)
;; Succ edge  29 [89.9%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  27 [10.1%]  (fallthru)
(note 340 339 341 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(debug_insn 341 340 342 28 (var_location:DI this (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(insn 342 341 343 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1244 (set (reg:DI 2 cx)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(insn 343 342 344 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1244 (set (reg:DI 1 dx)
        (reg/v:DI 3 bx [orig:84 __position ] [84])) 89 {*movdi_1_rex64} (nil))

(insn 344 343 345 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1244 (set (reg:DI 4 si)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 345 344 346 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1244 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:83 this ] [83])) 89 {*movdi_1_rex64} (nil))

(call_insn 346 345 471 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1244 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_") [flags 0x1]  <function_decl 0x7f48757ad700 _M_insert_>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(jump_insn 471 346 472 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1244 (set (pc)
        (label_ref 425)) 638 {jump} (nil))
;; End of basic block 28 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%] 

(barrier 472 471 351)

;; Start of basic block ( 27) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  27 [89.9%] 
(code_label 351 472 352 29 183 "" [1 uses])

(note 352 351 353 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(debug_insn 353 352 354 29 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 354 353 355 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:259 (set (reg:DI 5 di)
        (reg/v:DI 3 bx [orig:84 __position ] [84])) 89 {*movdi_1_rex64} (nil))

(call_insn 355 354 356 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:259 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base") [flags 0x41]  <function_decl 0x7f4875ee6600 _Rb_tree_increment>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 356 355 357 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:259 (set (reg/f:DI 41 r12 [orig:76 D.37403 ] [76])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(debug_insn 357 356 358 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:259 (var_location:DI __after$_M_node (reg/f:DI 41 r12 [orig:76 D.37403 ] [76])) -1 (nil))

(debug_insn 358 357 359 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (var_location:DI __x (reg/f:DI 41 r12 [orig:76 D.37403 ] [76])) -1 (nil))

(debug_insn 359 358 360 29 (var_location:DI __x (reg/f:DI 41 r12 [orig:76 D.37403 ] [76])) -1 (nil))

(debug_insn 360 359 361 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:525 (var_location:DI D.4294967209 (reg/f:DI 41 r12 [orig:76 D.37403 ] [76])) -1 (nil))

(debug_insn 361 360 362 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI D.4294967291 (plus:DI (debug_expr:DI D#87)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 362 361 363 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 363 362 364 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI __x (debug_expr:DI D#5)) -1 (nil))

(debug_insn 364 363 365 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (var_location:DI D.4294967208 (plus:DI (reg/f:DI 41 r12 [orig:76 D.37403 ] [76])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 365 364 366 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 366 365 367 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (var_location:DI __x (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) -1 (nil))

(debug_insn 367 366 368 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (var_location:DI D.4294967207 (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) -1 (nil))

(debug_insn 368 367 369 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (var_location:DI D.4294967261 (reg/f:DI 6 bp [orig:83 this ] [83])) -1 (nil))

(debug_insn 369 368 370 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (var_location:DI this (debug_expr:DI D#35)) -1 (nil))

(debug_insn 370 369 371 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (var_location:DI __x (debug_expr:DI D#89)) -1 (nil))

(debug_insn 371 370 372 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (var_location:DI __y (debug_expr:DI D#88)) -1 (nil))

(debug_insn 372 371 373 29 (var_location:DI __lhs (debug_expr:DI D#89)) -1 (nil))

(debug_insn 373 372 374 29 (var_location:DI __rhs (debug_expr:DI D#88)) -1 (nil))

(insn 374 373 376 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2317 (parallel [
            (set (reg/f:DI 4 si [110])
                (plus:DI (reg/f:DI 41 r12 [orig:76 D.37403 ] [76])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 376 374 377 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2317 (set (reg:DI 5 di)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(call_insn 377 376 379 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2317 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNKSs7compareERKSs") [flags 0x41]  <function_decl 0x7f4876803000 compare>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 379 377 380 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 0 ax [orig:75 D.37420 ] [75])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 380 379 381 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1245 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 406)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4138 [0x102a])
        (nil)))
;; End of basic block 29 -> ( 30 33)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  30 [58.6%]  (fallthru)
;; Succ edge  33 [41.4%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  29 [58.6%]  (fallthru)
(note 381 380 382 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(debug_insn 382 381 383 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1248 (var_location:DI __x (reg/v:DI 3 bx [orig:84 __position ] [84])) -1 (nil))

(insn 383 382 384 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1248 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/s/f:DI (plus:DI (reg/v:DI 3 bx [orig:84 __position ] [84])
                    (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 384 383 385 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1248 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 395)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]


;; Succ edge  31 [15.0%]  (fallthru)
;; Succ edge  32 [85.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  30 [15.0%]  (fallthru)
(note 385 384 386 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 386 385 387 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1249 (set (reg:DI 2 cx)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(insn 387 386 388 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1249 (set (reg:DI 1 dx)
        (reg/v:DI 3 bx [orig:84 __position ] [84])) 89 {*movdi_1_rex64} (nil))

(insn 388 387 389 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1249 (set (reg:DI 4 si)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 389 388 390 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1249 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:83 this ] [83])) 89 {*movdi_1_rex64} (nil))

(call_insn 390 389 473 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1249 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_") [flags 0x1]  <function_decl 0x7f48757ad700 _M_insert_>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(jump_insn 473 390 474 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1249 (set (pc)
        (label_ref 425)) 638 {jump} (nil))
;; End of basic block 31 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%] 

(barrier 474 473 395)

;; Start of basic block ( 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  30 [85.0%] 
(code_label 395 474 396 32 185 "" [1 uses])

(note 396 395 397 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 397 396 398 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1251 (set (reg:DI 2 cx)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(insn 398 397 399 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1251 (set (reg:DI 1 dx)
        (reg/f:DI 41 r12 [orig:76 D.37403 ] [76])) 89 {*movdi_1_rex64} (nil))

(insn 399 398 400 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1251 (set (reg:DI 4 si)
        (reg/f:DI 41 r12 [orig:76 D.37403 ] [76])) 89 {*movdi_1_rex64} (nil))

(insn 400 399 401 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1251 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:83 this ] [83])) 89 {*movdi_1_rex64} (nil))

(call_insn 401 400 475 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1251 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_") [flags 0x1]  <function_decl 0x7f48757ad700 _M_insert_>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(jump_insn 475 401 476 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1251 (set (pc)
        (label_ref 425)) 638 {jump} (nil))
;; End of basic block 32 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%] 

(barrier 476 475 406)

;; Start of basic block ( 29) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  29 [41.4%] 
(code_label 406 476 407 33 184 "" [1 uses])

(note 407 406 408 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 408 407 409 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1254 (set (reg:DI 4 si)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(insn 409 408 410 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1254 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:83 this ] [83])) 89 {*movdi_1_rex64} (nil))

(call_insn 410 409 477 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1254 (set (parallel:BLK [
                (expr_list:REG_DEP_TRUE (reg:DI 0 ax)
                    (const_int 0 [0x0]))
                (expr_list:REG_DEP_TRUE (reg:SI 1 dx)
                    (const_int 8 [0x8]))
            ])
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE16_M_insert_uniqueERKS2_") [flags 0x1]  <function_decl 0x7f48757bc100 _M_insert_unique>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 477 410 478 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1254 (set (pc)
        (label_ref 425)) 638 {jump} (nil))
;; End of basic block 33 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%] 

(barrier 478 477 422)

;; Start of basic block ( 26 23) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  26 [78.3%] 
;; Pred edge  23 [50.0%] 
(code_label 422 478 423 34 181 "" [2 uses])

(note 423 422 424 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 424 423 425 34 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1254 (set (reg/f:DI 0 ax [orig:74 __position$_M_node ] [74])
        (reg/v:DI 3 bx [orig:84 __position ] [84])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 34 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 12 33 5 32 31 28 21 20 19 36) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
;; Pred edge  33 [100.0%] 
;; Pred edge  5 [100.0%] 
;; Pred edge  32 [100.0%] 
;; Pred edge  31 [100.0%] 
;; Pred edge  28 [100.0%] 
;; Pred edge  21 [100.0%] 
;; Pred edge  20 [100.0%] 
;; Pred edge  19 [100.0%] 
;; Pred edge  36 [100.0%] 
(code_label 425 424 426 35 171 "" [10 uses])

(note 426 425 454 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 454 426 431 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1260 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 35 -> ( 1)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  3 [71.0%] 
;; Pred edge  4 [73.0%] 
(code_label 431 454 432 36 170 "" [2 uses])

(note 432 431 433 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 433 432 434 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1217 (set (reg:DI 4 si)
        (reg/v/f:DI 42 r13 [orig:85 __v ] [85])) 89 {*movdi_1_rex64} (nil))

(insn 434 433 435 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1217 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:83 this ] [83])) 89 {*movdi_1_rex64} (nil))

(call_insn 435 434 479 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1217 (set (parallel:BLK [
                (expr_list:REG_DEP_TRUE (reg:DI 0 ax)
                    (const_int 0 [0x0]))
                (expr_list:REG_DEP_TRUE (reg:SI 1 dx)
                    (const_int 8 [0x8]))
            ])
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE16_M_insert_uniqueERKS2_") [flags 0x1]  <function_decl 0x7f48757bc100 _M_insert_unique>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 479 435 480 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:1217 (set (pc)
        (label_ref 425)) 638 {jump} (nil))
;; End of basic block 36 -> ( 35)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  35 [100.0%] 

(barrier 480 479 481)

(note 481 480 0 NOTE_INSN_DELETED)


;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree_node<_Val>*) [with _Key = std::basic_string<char, std::char_traits<char>, std::allocator<char> >, _Val = std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, _Compare = std::less<std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _Alloc = std::allocator<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >] (_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding allocno costs

    a250 (r322,l10) best GENERAL_REGS, cover GENERAL_REGS
    a226 (r322,l9) best GENERAL_REGS, cover GENERAL_REGS
    a198 (r322,l8) best GENERAL_REGS, cover GENERAL_REGS
    a165 (r322,l7) best GENERAL_REGS, cover GENERAL_REGS
    a134 (r322,l6) best GENERAL_REGS, cover GENERAL_REGS
    a105 (r322,l5) best GENERAL_REGS, cover GENERAL_REGS
    a79 (r322,l4) best GENERAL_REGS, cover GENERAL_REGS
    a54 (r322,l3) best GENERAL_REGS, cover GENERAL_REGS
    a30 (r322,l2) best GENERAL_REGS, cover GENERAL_REGS
    a7 (r322,l1) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r322,l0) best GENERAL_REGS, cover GENERAL_REGS
    a249 (r321,l10) best GENERAL_REGS, cover GENERAL_REGS
    a225 (r321,l9) best GENERAL_REGS, cover GENERAL_REGS
    a197 (r321,l8) best GENERAL_REGS, cover GENERAL_REGS
    a164 (r321,l7) best GENERAL_REGS, cover GENERAL_REGS
    a133 (r321,l6) best GENERAL_REGS, cover GENERAL_REGS
    a104 (r321,l5) best GENERAL_REGS, cover GENERAL_REGS
    a78 (r321,l4) best GENERAL_REGS, cover GENERAL_REGS
    a53 (r321,l3) best GENERAL_REGS, cover GENERAL_REGS
    a29 (r321,l2) best GENERAL_REGS, cover GENERAL_REGS
    a6 (r321,l1) best GENERAL_REGS, cover GENERAL_REGS
    a1 (r321,l0) best GENERAL_REGS, cover GENERAL_REGS
    a248 (r275,l10) best GENERAL_REGS, cover GENERAL_REGS
    a224 (r275,l9) best GENERAL_REGS, cover GENERAL_REGS
    a196 (r275,l8) best GENERAL_REGS, cover GENERAL_REGS
    a163 (r275,l7) best GENERAL_REGS, cover GENERAL_REGS
    a132 (r275,l6) best GENERAL_REGS, cover GENERAL_REGS
    a123 (r275,l5) best GENERAL_REGS, cover GENERAL_REGS
    a247 (r261,l10) best GENERAL_REGS, cover GENERAL_REGS
    a223 (r261,l9) best GENERAL_REGS, cover GENERAL_REGS
    a195 (r261,l8) best GENERAL_REGS, cover GENERAL_REGS
    a162 (r261,l7) best GENERAL_REGS, cover GENERAL_REGS
    a152 (r261,l6) best GENERAL_REGS, cover GENERAL_REGS
    a246 (r260,l10) best GENERAL_REGS, cover GENERAL_REGS
    a222 (r260,l9) best GENERAL_REGS, cover GENERAL_REGS
    a194 (r260,l8) best GENERAL_REGS, cover GENERAL_REGS
    a181 (r260,l7) best GENERAL_REGS, cover GENERAL_REGS
    a245 (r252,l10) best GENERAL_REGS, cover GENERAL_REGS
    a221 (r252,l9) best GENERAL_REGS, cover GENERAL_REGS
    a193 (r252,l8) best GENERAL_REGS, cover GENERAL_REGS
    a182 (r252,l7) best GENERAL_REGS, cover GENERAL_REGS
    a10 (r244,l1) best SIREG, cover GENERAL_REGS
    a12 (r243,l1) best GENERAL_REGS, cover GENERAL_REGS
    a14 (r242,l1) best GENERAL_REGS, cover GENERAL_REGS
    a15 (r241,l1) best GENERAL_REGS, cover GENERAL_REGS
    a16 (r240,l1) best GENERAL_REGS, cover GENERAL_REGS
    a18 (r239,l1) best SIREG, cover GENERAL_REGS
    a20 (r238,l1) best GENERAL_REGS, cover GENERAL_REGS
    a22 (r237,l1) best GENERAL_REGS, cover GENERAL_REGS
    a23 (r236,l1) best GENERAL_REGS, cover GENERAL_REGS
    a24 (r235,l1) best GENERAL_REGS, cover GENERAL_REGS
    a33 (r234,l2) best SIREG, cover GENERAL_REGS
    a35 (r233,l2) best GENERAL_REGS, cover GENERAL_REGS
    a37 (r232,l2) best GENERAL_REGS, cover GENERAL_REGS
    a38 (r231,l2) best GENERAL_REGS, cover GENERAL_REGS
    a39 (r230,l2) best GENERAL_REGS, cover GENERAL_REGS
    a41 (r229,l2) best SIREG, cover GENERAL_REGS
    a43 (r228,l2) best GENERAL_REGS, cover GENERAL_REGS
    a45 (r227,l2) best GENERAL_REGS, cover GENERAL_REGS
    a46 (r226,l2) best GENERAL_REGS, cover GENERAL_REGS
    a47 (r225,l2) best GENERAL_REGS, cover GENERAL_REGS
    a57 (r224,l3) best SIREG, cover GENERAL_REGS
    a59 (r223,l3) best GENERAL_REGS, cover GENERAL_REGS
    a61 (r222,l3) best GENERAL_REGS, cover GENERAL_REGS
    a62 (r221,l3) best GENERAL_REGS, cover GENERAL_REGS
    a63 (r220,l3) best GENERAL_REGS, cover GENERAL_REGS
    a65 (r219,l3) best SIREG, cover GENERAL_REGS
    a67 (r218,l3) best GENERAL_REGS, cover GENERAL_REGS
    a69 (r217,l3) best GENERAL_REGS, cover GENERAL_REGS
    a70 (r216,l3) best GENERAL_REGS, cover GENERAL_REGS
    a71 (r215,l3) best GENERAL_REGS, cover GENERAL_REGS
    a82 (r214,l4) best SIREG, cover GENERAL_REGS
    a84 (r213,l4) best GENERAL_REGS, cover GENERAL_REGS
    a86 (r212,l4) best GENERAL_REGS, cover GENERAL_REGS
    a87 (r211,l4) best GENERAL_REGS, cover GENERAL_REGS
    a88 (r210,l4) best GENERAL_REGS, cover GENERAL_REGS
    a90 (r209,l4) best SIREG, cover GENERAL_REGS
    a92 (r208,l4) best GENERAL_REGS, cover GENERAL_REGS
    a94 (r207,l4) best GENERAL_REGS, cover GENERAL_REGS
    a95 (r206,l4) best GENERAL_REGS, cover GENERAL_REGS
    a96 (r205,l4) best GENERAL_REGS, cover GENERAL_REGS
    a108 (r204,l5) best SIREG, cover GENERAL_REGS
    a110 (r203,l5) best GENERAL_REGS, cover GENERAL_REGS
    a112 (r202,l5) best GENERAL_REGS, cover GENERAL_REGS
    a113 (r201,l5) best GENERAL_REGS, cover GENERAL_REGS
    a114 (r200,l5) best GENERAL_REGS, cover GENERAL_REGS
    a116 (r199,l5) best SIREG, cover GENERAL_REGS
    a118 (r198,l5) best GENERAL_REGS, cover GENERAL_REGS
    a120 (r197,l5) best GENERAL_REGS, cover GENERAL_REGS
    a121 (r196,l5) best GENERAL_REGS, cover GENERAL_REGS
    a122 (r195,l5) best GENERAL_REGS, cover GENERAL_REGS
    a137 (r194,l6) best SIREG, cover GENERAL_REGS
    a139 (r193,l6) best GENERAL_REGS, cover GENERAL_REGS
    a141 (r192,l6) best GENERAL_REGS, cover GENERAL_REGS
    a142 (r191,l6) best GENERAL_REGS, cover GENERAL_REGS
    a143 (r190,l6) best GENERAL_REGS, cover GENERAL_REGS
    a145 (r189,l6) best SIREG, cover GENERAL_REGS
    a147 (r188,l6) best GENERAL_REGS, cover GENERAL_REGS
    a149 (r187,l6) best GENERAL_REGS, cover GENERAL_REGS
    a150 (r186,l6) best GENERAL_REGS, cover GENERAL_REGS
    a151 (r185,l6) best GENERAL_REGS, cover GENERAL_REGS
    a168 (r184,l7) best SIREG, cover GENERAL_REGS
    a170 (r183,l7) best GENERAL_REGS, cover GENERAL_REGS
    a172 (r181,l7) best GENERAL_REGS, cover GENERAL_REGS
    a173 (r180,l7) best GENERAL_REGS, cover GENERAL_REGS
    a175 (r179,l7) best SIREG, cover GENERAL_REGS
    a177 (r178,l7) best GENERAL_REGS, cover GENERAL_REGS
    a179 (r176,l7) best GENERAL_REGS, cover GENERAL_REGS
    a180 (r175,l7) best GENERAL_REGS, cover GENERAL_REGS
    a202 (r173,l8) best GENERAL_REGS, cover GENERAL_REGS
    a204 (r170,l8) best GENERAL_REGS, cover GENERAL_REGS
    a207 (r168,l8) best GENERAL_REGS, cover GENERAL_REGS
    a209 (r165,l8) best GENERAL_REGS, cover GENERAL_REGS
    a230 (r162,l9) best GENERAL_REGS, cover GENERAL_REGS
    a233 (r159,l9) best GENERAL_REGS, cover GENERAL_REGS
    a234 (r158,l9) best SIREG, cover GENERAL_REGS
    a254 (r157,l10) best GENERAL_REGS, cover GENERAL_REGS
    a253 (r155,l10) best GENERAL_REGS, cover GENERAL_REGS
    a258 (r154,l10) best GENERAL_REGS, cover GENERAL_REGS
    a257 (r152,l10) best GENERAL_REGS, cover GENERAL_REGS
    a260 (r151,l10) best SIREG, cover GENERAL_REGS
    a244 (r149,l10) best GENERAL_REGS, cover GENERAL_REGS
    a220 (r149,l9) best GENERAL_REGS, cover GENERAL_REGS
    a192 (r149,l8) best GENERAL_REGS, cover GENERAL_REGS
    a161 (r149,l7) best GENERAL_REGS, cover GENERAL_REGS
    a131 (r149,l6) best GENERAL_REGS, cover GENERAL_REGS
    a103 (r149,l5) best GENERAL_REGS, cover GENERAL_REGS
    a77 (r149,l4) best GENERAL_REGS, cover GENERAL_REGS
    a52 (r149,l3) best GENERAL_REGS, cover GENERAL_REGS
    a28 (r149,l2) best GENERAL_REGS, cover GENERAL_REGS
    a5 (r149,l1) best DIREG, cover GENERAL_REGS
    a2 (r149,l0) best SIREG, cover GENERAL_REGS
    a243 (r148,l10) best GENERAL_REGS, cover GENERAL_REGS
    a219 (r148,l9) best GENERAL_REGS, cover GENERAL_REGS
    a191 (r148,l8) best GENERAL_REGS, cover GENERAL_REGS
    a160 (r148,l7) best GENERAL_REGS, cover GENERAL_REGS
    a130 (r148,l6) best GENERAL_REGS, cover GENERAL_REGS
    a102 (r148,l5) best GENERAL_REGS, cover GENERAL_REGS
    a76 (r148,l4) best GENERAL_REGS, cover GENERAL_REGS
    a51 (r148,l3) best GENERAL_REGS, cover GENERAL_REGS
    a27 (r148,l2) best GENERAL_REGS, cover GENERAL_REGS
    a4 (r148,l1) best GENERAL_REGS, cover GENERAL_REGS
    a3 (r148,l0) best DIREG, cover GENERAL_REGS
    a8 (r146,l1) best GENERAL_REGS, cover GENERAL_REGS
    a242 (r145,l10) best GENERAL_REGS, cover GENERAL_REGS
    a218 (r145,l9) best GENERAL_REGS, cover GENERAL_REGS
    a190 (r145,l8) best GENERAL_REGS, cover GENERAL_REGS
    a159 (r145,l7) best GENERAL_REGS, cover GENERAL_REGS
    a129 (r145,l6) best GENERAL_REGS, cover GENERAL_REGS
    a101 (r145,l5) best GENERAL_REGS, cover GENERAL_REGS
    a75 (r145,l4) best GENERAL_REGS, cover GENERAL_REGS
    a50 (r145,l3) best GENERAL_REGS, cover GENERAL_REGS
    a26 (r145,l2) best DIREG, cover GENERAL_REGS
    a25 (r145,l1) best DIREG, cover GENERAL_REGS
    a31 (r143,l2) best GENERAL_REGS, cover GENERAL_REGS
    a241 (r142,l10) best GENERAL_REGS, cover GENERAL_REGS
    a217 (r142,l9) best GENERAL_REGS, cover GENERAL_REGS
    a189 (r142,l8) best GENERAL_REGS, cover GENERAL_REGS
    a158 (r142,l7) best GENERAL_REGS, cover GENERAL_REGS
    a128 (r142,l6) best GENERAL_REGS, cover GENERAL_REGS
    a100 (r142,l5) best GENERAL_REGS, cover GENERAL_REGS
    a74 (r142,l4) best GENERAL_REGS, cover GENERAL_REGS
    a49 (r142,l3) best DIREG, cover GENERAL_REGS
    a48 (r142,l2) best DIREG, cover GENERAL_REGS
    a55 (r140,l3) best GENERAL_REGS, cover GENERAL_REGS
    a240 (r139,l10) best GENERAL_REGS, cover GENERAL_REGS
    a216 (r139,l9) best GENERAL_REGS, cover GENERAL_REGS
    a188 (r139,l8) best GENERAL_REGS, cover GENERAL_REGS
    a157 (r139,l7) best GENERAL_REGS, cover GENERAL_REGS
    a127 (r139,l6) best GENERAL_REGS, cover GENERAL_REGS
    a99 (r139,l5) best GENERAL_REGS, cover GENERAL_REGS
    a73 (r139,l4) best DIREG, cover GENERAL_REGS
    a72 (r139,l3) best DIREG, cover GENERAL_REGS
    a80 (r137,l4) best GENERAL_REGS, cover GENERAL_REGS
    a239 (r136,l10) best GENERAL_REGS, cover GENERAL_REGS
    a215 (r136,l9) best GENERAL_REGS, cover GENERAL_REGS
    a187 (r136,l8) best GENERAL_REGS, cover GENERAL_REGS
    a156 (r136,l7) best GENERAL_REGS, cover GENERAL_REGS
    a126 (r136,l6) best GENERAL_REGS, cover GENERAL_REGS
    a98 (r136,l5) best DIREG, cover GENERAL_REGS
    a97 (r136,l4) best DIREG, cover GENERAL_REGS
    a106 (r134,l5) best GENERAL_REGS, cover GENERAL_REGS
    a238 (r133,l10) best GENERAL_REGS, cover GENERAL_REGS
    a214 (r133,l9) best GENERAL_REGS, cover GENERAL_REGS
    a186 (r133,l8) best GENERAL_REGS, cover GENERAL_REGS
    a155 (r133,l7) best GENERAL_REGS, cover GENERAL_REGS
    a125 (r133,l6) best DIREG, cover GENERAL_REGS
    a124 (r133,l5) best DIREG, cover GENERAL_REGS
    a135 (r131,l6) best GENERAL_REGS, cover GENERAL_REGS
    a237 (r130,l10) best GENERAL_REGS, cover GENERAL_REGS
    a213 (r130,l9) best GENERAL_REGS, cover GENERAL_REGS
    a185 (r130,l8) best GENERAL_REGS, cover GENERAL_REGS
    a154 (r130,l7) best DIREG, cover GENERAL_REGS
    a153 (r130,l6) best DIREG, cover GENERAL_REGS
    a236 (r128,l10) best GENERAL_REGS, cover GENERAL_REGS
    a212 (r128,l9) best GENERAL_REGS, cover GENERAL_REGS
    a184 (r128,l8) best DIREG, cover GENERAL_REGS
    a183 (r128,l7) best DIREG, cover GENERAL_REGS
    a235 (r126,l10) best DIREG, cover GENERAL_REGS
    a211 (r126,l9) best DIREG, cover GENERAL_REGS
    a210 (r126,l8) best DIREG, cover GENERAL_REGS
    a231 (r124,l9) best DIREG, cover GENERAL_REGS
    a232 (r123,l9) best GENERAL_REGS, cover GENERAL_REGS
    a228 (r122,l9) best DIREG, cover GENERAL_REGS
    a229 (r121,l9) best GENERAL_REGS, cover GENERAL_REGS
    a205 (r120,l8) best DIREG, cover GENERAL_REGS
    a208 (r119,l8) best GENERAL_REGS, cover GENERAL_REGS
    a206 (r118,l8) best GENERAL_REGS, cover GENERAL_REGS
    a200 (r117,l8) best DIREG, cover GENERAL_REGS
    a203 (r116,l8) best GENERAL_REGS, cover GENERAL_REGS
    a201 (r115,l8) best GENERAL_REGS, cover GENERAL_REGS
    a174 (r114,l7) best DIREG, cover GENERAL_REGS
    a178 (r113,l7) best GENERAL_REGS, cover GENERAL_REGS
    a176 (r112,l7) best GENERAL_REGS, cover GENERAL_REGS
    a167 (r111,l7) best DIREG, cover GENERAL_REGS
    a171 (r110,l7) best GENERAL_REGS, cover GENERAL_REGS
    a169 (r109,l7) best GENERAL_REGS, cover GENERAL_REGS
    a144 (r108,l6) best DIREG, cover GENERAL_REGS
    a148 (r107,l6) best GENERAL_REGS, cover GENERAL_REGS
    a146 (r106,l6) best GENERAL_REGS, cover GENERAL_REGS
    a136 (r105,l6) best DIREG, cover GENERAL_REGS
    a140 (r104,l6) best GENERAL_REGS, cover GENERAL_REGS
    a138 (r103,l6) best GENERAL_REGS, cover GENERAL_REGS
    a115 (r102,l5) best DIREG, cover GENERAL_REGS
    a119 (r101,l5) best GENERAL_REGS, cover GENERAL_REGS
    a117 (r100,l5) best GENERAL_REGS, cover GENERAL_REGS
    a107 (r99,l5) best DIREG, cover GENERAL_REGS
    a111 (r98,l5) best GENERAL_REGS, cover GENERAL_REGS
    a109 (r97,l5) best GENERAL_REGS, cover GENERAL_REGS
    a89 (r96,l4) best DIREG, cover GENERAL_REGS
    a93 (r95,l4) best GENERAL_REGS, cover GENERAL_REGS
    a91 (r94,l4) best GENERAL_REGS, cover GENERAL_REGS
    a81 (r93,l4) best DIREG, cover GENERAL_REGS
    a85 (r92,l4) best GENERAL_REGS, cover GENERAL_REGS
    a83 (r91,l4) best GENERAL_REGS, cover GENERAL_REGS
    a64 (r90,l3) best DIREG, cover GENERAL_REGS
    a68 (r89,l3) best GENERAL_REGS, cover GENERAL_REGS
    a66 (r88,l3) best GENERAL_REGS, cover GENERAL_REGS
    a56 (r87,l3) best DIREG, cover GENERAL_REGS
    a60 (r86,l3) best GENERAL_REGS, cover GENERAL_REGS
    a58 (r85,l3) best GENERAL_REGS, cover GENERAL_REGS
    a40 (r84,l2) best DIREG, cover GENERAL_REGS
    a44 (r83,l2) best GENERAL_REGS, cover GENERAL_REGS
    a42 (r82,l2) best GENERAL_REGS, cover GENERAL_REGS
    a32 (r81,l2) best DIREG, cover GENERAL_REGS
    a36 (r80,l2) best GENERAL_REGS, cover GENERAL_REGS
    a34 (r79,l2) best GENERAL_REGS, cover GENERAL_REGS
    a17 (r78,l1) best DIREG, cover GENERAL_REGS
    a21 (r77,l1) best GENERAL_REGS, cover GENERAL_REGS
    a19 (r76,l1) best GENERAL_REGS, cover GENERAL_REGS
    a9 (r75,l1) best DIREG, cover GENERAL_REGS
    a13 (r74,l1) best GENERAL_REGS, cover GENERAL_REGS
    a11 (r73,l1) best GENERAL_REGS, cover GENERAL_REGS
    a166 (r66,l7) best GENERAL_REGS, cover GENERAL_REGS
    a199 (r65,l8) best GENERAL_REGS, cover GENERAL_REGS
    a227 (r64,l9) best GENERAL_REGS, cover GENERAL_REGS
    a251 (r62,l10) best GENERAL_REGS, cover GENERAL_REGS
    a259 (r61,l10) best DIREG, cover GENERAL_REGS
    a256 (r60,l10) best GENERAL_REGS, cover GENERAL_REGS
    a255 (r59,l10) best DIREG, cover GENERAL_REGS
    a252 (r58,l10) best GENERAL_REGS, cover GENERAL_REGS

  a0(r322,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,39 SSE_REGS:13,39 MMX_REGS:13,39 MEM:4
  a1(r321,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,39 SSE_REGS:13,39 MMX_REGS:13,39 MEM:4
  a2(r149,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a3(r148,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,12441 SSE_REGS:13,12441 MMX_REGS:13,12441 MEM:4
  a4(r148,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a5(r149,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a6(r321,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a7(r322,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a8(r146,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a9(r75,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a10(r244,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a11(r73,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a12(r243,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a13(r74,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a14(r242,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a15(r241,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a16(r240,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a17(r78,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a18(r239,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a19(r76,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a20(r238,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a21(r77,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a22(r237,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a23(r236,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a24(r235,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a25(r145,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a26(r145,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a27(r148,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a28(r149,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a29(r321,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a30(r322,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a31(r143,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a32(r81,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a33(r234,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a34(r79,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a35(r233,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a36(r80,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a37(r232,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a38(r231,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a39(r230,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a40(r84,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a41(r229,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a42(r82,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a43(r228,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a44(r83,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a45(r227,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a46(r226,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a47(r225,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a48(r142,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a49(r142,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a50(r145,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a51(r148,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a52(r149,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a53(r321,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a54(r322,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a55(r140,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a56(r87,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a57(r224,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a58(r85,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a59(r223,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a60(r86,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a61(r222,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a62(r221,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a63(r220,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a64(r90,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a65(r219,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a66(r88,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a67(r218,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a68(r89,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a69(r217,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a70(r216,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a71(r215,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a72(r139,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a73(r139,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a74(r142,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a75(r145,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a76(r148,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a77(r149,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a78(r321,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a79(r322,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a80(r137,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a81(r93,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a82(r214,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a83(r91,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a84(r213,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a85(r92,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a86(r212,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a87(r211,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a88(r210,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a89(r96,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a90(r209,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a91(r94,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a92(r208,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a93(r95,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a94(r207,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a95(r206,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a96(r205,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a97(r136,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a98(r136,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a99(r139,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a100(r142,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a101(r145,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a102(r148,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a103(r149,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a104(r321,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a105(r322,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a106(r134,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a107(r99,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a108(r204,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a109(r97,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a110(r203,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a111(r98,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a112(r202,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a113(r201,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a114(r200,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a115(r102,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a116(r199,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a117(r100,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a118(r198,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a119(r101,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a120(r197,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a121(r196,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a122(r195,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a123(r275,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,26 SSE_REGS:13,26 MMX_REGS:13,26 MEM:4
  a124(r133,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a125(r133,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a126(r136,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a127(r139,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a128(r142,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a129(r145,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a130(r148,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a131(r149,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a132(r275,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,13 SSE_REGS:0,13 MMX_REGS:0,13 MEM:0
  a133(r321,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a134(r322,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a135(r131,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a136(r105,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a137(r194,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a138(r103,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a139(r193,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a140(r104,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a141(r192,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a142(r191,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a143(r190,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a144(r108,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a145(r189,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a146(r106,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a147(r188,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a148(r107,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a149(r187,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a150(r186,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a151(r185,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a152(r261,l6) costs: AREG:0,12 DREG:0,12 CREG:0,12 BREG:0,12 SIREG:0,12 DIREG:0,12 AD_REGS:0,12 CLOBBERED_REGS:0,12 Q_REGS:0,12 NON_Q_REGS:0,12 LEGACY_REGS:0,12 GENERAL_REGS:0,12 SSE_FIRST_REG:13,103 SSE_REGS:13,103 MMX_REGS:13,103 MEM:4
  a153(r130,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,234 SSE_REGS:26,234 MMX_REGS:26,234 MEM:8
  a154(r130,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:208,208 SSE_REGS:208,208 MMX_REGS:208,208 MEM:62
  a155(r133,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a156(r136,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a157(r139,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a158(r142,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a159(r145,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a160(r148,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a161(r149,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a162(r261,l7) costs: AREG:4,12 DREG:4,12 CREG:4,12 BREG:4,12 SIREG:4,12 DIREG:4,12 AD_REGS:4,12 CLOBBERED_REGS:4,12 Q_REGS:4,12 NON_Q_REGS:4,12 LEGACY_REGS:4,12 GENERAL_REGS:4,12 SSE_FIRST_REG:30,90 SSE_REGS:30,90 MMX_REGS:30,90 MEM:12
  a163(r275,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,13 SSE_REGS:0,13 MMX_REGS:0,13 MEM:0
  a164(r321,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a165(r322,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a166(r66,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:22
  a167(r111,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:104,104 SSE_REGS:104,104 MMX_REGS:104,104 MEM:27
  a168(r184,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a169(r109,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a170(r183,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a171(r110,l7) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:9
  a172(r181,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a173(r180,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:6
  a174(r114,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:104,104 SSE_REGS:104,104 MMX_REGS:104,104 MEM:27
  a175(r179,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a176(r112,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a177(r178,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a178(r113,l7) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:9
  a179(r176,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a180(r175,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:6
  a181(r260,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,39 SSE_REGS:26,39 MMX_REGS:26,39 MEM:8
  a182(r252,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,611 SSE_REGS:26,611 MMX_REGS:26,611 MEM:8
  a183(r128,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-45 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,4706 SSE_REGS:52,4706 MMX_REGS:52,4706 MEM:16
  a184(r128,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-45,-45 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:4654,4654 SSE_REGS:4654,4654 MMX_REGS:4654,4654 MEM:1387
  a185(r130,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a186(r133,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a187(r136,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a188(r139,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a189(r142,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a190(r145,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a191(r148,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a192(r149,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a193(r252,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:585,585 SSE_REGS:585,585 MMX_REGS:585,585 MEM:180
  a194(r260,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a195(r261,l8) costs: AREG:4,8 DREG:4,8 CREG:4,8 BREG:4,8 SIREG:4,8 DIREG:4,8 AD_REGS:4,8 CLOBBERED_REGS:4,8 Q_REGS:4,8 NON_Q_REGS:4,8 LEGACY_REGS:4,8 GENERAL_REGS:4,8 SSE_FIRST_REG:30,60 SSE_REGS:30,60 MMX_REGS:30,60 MEM:12
  a196(r275,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a197(r321,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a198(r322,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a199(r65,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1729,1729 SSE_REGS:1729,1729 MMX_REGS:1729,1729 MEM:489
  a200(r117,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a201(r115,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a202(r173,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a203(r116,l8) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:9
  a204(r170,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a205(r120,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a206(r118,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a207(r168,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a208(r119,l8) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:9
  a209(r165,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a210(r126,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-956 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,112437 SSE_REGS:1170,112437 MMX_REGS:1170,112437 MEM:360
  a211(r126,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-955,-955 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:111176,111176 SSE_REGS:111176,111176 MMX_REGS:111176,111176 MEM:33253
  a212(r128,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a213(r130,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a214(r133,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a215(r136,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a216(r139,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a217(r142,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a218(r145,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a219(r148,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:12415,12415 SSE_REGS:12415,12415 MMX_REGS:12415,12415 MEM:2865
  a220(r149,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a221(r252,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a222(r260,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a223(r261,l9) costs: AREG:4,4 DREG:4,4 CREG:4,4 BREG:4,4 SIREG:4,4 DIREG:4,4 AD_REGS:4,4 CLOBBERED_REGS:4,4 Q_REGS:4,4 NON_Q_REGS:4,4 LEGACY_REGS:4,4 GENERAL_REGS:4,4 SSE_FIRST_REG:30,30 SSE_REGS:30,30 MMX_REGS:30,30 MEM:12
  a224(r275,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a225(r321,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a226(r322,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a227(r64,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:36686,36686 SSE_REGS:36686,36686 MMX_REGS:36686,36686 MEM:10376
  a228(r122,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:24856,24856 SSE_REGS:24856,24856 MMX_REGS:24856,24856 MEM:5737
  a229(r121,l9) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:10
  a230(r162,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:24830,24830 SSE_REGS:24830,24830 MMX_REGS:24830,24830 MEM:2865
  a231(r124,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:24856,24856 SSE_REGS:24856,24856 MMX_REGS:24856,24856 MEM:5737
  a232(r123,l9) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:10
  a233(r159,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:24830,24830 SSE_REGS:24830,24830 MMX_REGS:24830,24830 MEM:2865
  a234(r158,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-955,-955 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:24830,24830 SSE_REGS:24830,24830 MMX_REGS:24830,24830 MEM:2865
  a235(r126,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:91,91 SSE_REGS:91,91 MMX_REGS:91,91 MEM:27
  a236(r128,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a237(r130,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a238(r133,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a239(r136,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a240(r139,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a241(r142,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a242(r145,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a243(r148,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a244(r149,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a245(r252,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a246(r260,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a247(r261,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a248(r275,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a249(r321,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a250(r322,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a251(r62,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,39 SSE_REGS:39,39 MMX_REGS:39,39 MEM:11
  a252(r58,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,39 SSE_REGS:39,39 MMX_REGS:39,39 MEM:12
  a253(r155,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a254(r157,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a255(r59,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,39 SSE_REGS:39,39 MMX_REGS:39,39 MEM:10
  a256(r60,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,39 SSE_REGS:39,39 MMX_REGS:39,39 MEM:12
  a257(r152,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a258(r154,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a259(r61,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,39 SSE_REGS:39,39 MMX_REGS:39,39 MEM:10
  a260(r151,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3


Pass 1 for finding allocno costs

    r322: preferred GENERAL_REGS, alternative NO_REGS
    r321: preferred GENERAL_REGS, alternative NO_REGS
    r275: preferred GENERAL_REGS, alternative NO_REGS
    r261: preferred GENERAL_REGS, alternative NO_REGS
    r260: preferred GENERAL_REGS, alternative NO_REGS
    r252: preferred GENERAL_REGS, alternative NO_REGS
    r244: preferred SIREG, alternative GENERAL_REGS
    r243: preferred GENERAL_REGS, alternative NO_REGS
    r242: preferred GENERAL_REGS, alternative NO_REGS
    r241: preferred GENERAL_REGS, alternative NO_REGS
    r240: preferred GENERAL_REGS, alternative NO_REGS
    r239: preferred SIREG, alternative GENERAL_REGS
    r238: preferred GENERAL_REGS, alternative NO_REGS
    r237: preferred GENERAL_REGS, alternative NO_REGS
    r236: preferred GENERAL_REGS, alternative NO_REGS
    r235: preferred GENERAL_REGS, alternative NO_REGS
    r234: preferred SIREG, alternative GENERAL_REGS
    r233: preferred GENERAL_REGS, alternative NO_REGS
    r232: preferred GENERAL_REGS, alternative NO_REGS
    r231: preferred GENERAL_REGS, alternative NO_REGS
    r230: preferred GENERAL_REGS, alternative NO_REGS
    r229: preferred SIREG, alternative GENERAL_REGS
    r228: preferred GENERAL_REGS, alternative NO_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS
    r224: preferred SIREG, alternative GENERAL_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS
    r221: preferred GENERAL_REGS, alternative NO_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS
    r219: preferred SIREG, alternative GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS
    r214: preferred SIREG, alternative GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS
    r210: preferred GENERAL_REGS, alternative NO_REGS
    r209: preferred SIREG, alternative GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS
    r206: preferred GENERAL_REGS, alternative NO_REGS
    r205: preferred GENERAL_REGS, alternative NO_REGS
    r204: preferred SIREG, alternative GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS
    r199: preferred SIREG, alternative GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS
    r194: preferred SIREG, alternative GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS
    r189: preferred SIREG, alternative GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS
    r184: preferred SIREG, alternative GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS
    r179: preferred SIREG, alternative GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS
    r158: preferred SIREG, alternative GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS
    r151: preferred SIREG, alternative GENERAL_REGS
    r149: preferred SIREG, alternative GENERAL_REGS
    r148: preferred DIREG, alternative GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS
    r145: preferred DIREG, alternative GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS
    r142: preferred DIREG, alternative GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS
    r139: preferred DIREG, alternative GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS
    r136: preferred DIREG, alternative GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS
    r133: preferred DIREG, alternative GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS
    r130: preferred DIREG, alternative GENERAL_REGS
    r128: preferred DIREG, alternative GENERAL_REGS
    r126: preferred DIREG, alternative GENERAL_REGS
    r124: preferred DIREG, alternative GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS
    r122: preferred DIREG, alternative GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS
    r120: preferred DIREG, alternative GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS
    r117: preferred DIREG, alternative GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS
    r114: preferred DIREG, alternative GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS
    r112: preferred GENERAL_REGS, alternative NO_REGS
    r111: preferred DIREG, alternative GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS
    r109: preferred GENERAL_REGS, alternative NO_REGS
    r108: preferred DIREG, alternative GENERAL_REGS
    r107: preferred GENERAL_REGS, alternative NO_REGS
    r106: preferred GENERAL_REGS, alternative NO_REGS
    r105: preferred DIREG, alternative GENERAL_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS
    r102: preferred DIREG, alternative GENERAL_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS
    r99: preferred DIREG, alternative GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS
    r96: preferred DIREG, alternative GENERAL_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS
    r93: preferred DIREG, alternative GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS
    r90: preferred DIREG, alternative GENERAL_REGS
    r89: preferred GENERAL_REGS, alternative NO_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS
    r87: preferred DIREG, alternative GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS
    r85: preferred GENERAL_REGS, alternative NO_REGS
    r84: preferred DIREG, alternative GENERAL_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS
    r81: preferred DIREG, alternative GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS
    r78: preferred DIREG, alternative GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS
    r75: preferred DIREG, alternative GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS
    r61: preferred DIREG, alternative GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS
    r59: preferred DIREG, alternative GENERAL_REGS
    r58: preferred GENERAL_REGS, alternative NO_REGS

  a0(r322,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,39 SSE_REGS:13,39 MMX_REGS:13,39 MEM:4
  a1(r321,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,39 SSE_REGS:13,39 MMX_REGS:13,39 MEM:4
  a2(r149,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a3(r148,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,12441 SSE_REGS:13,12441 MMX_REGS:13,12441 MEM:4
  a4(r148,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a5(r149,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a6(r321,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a7(r322,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a8(r146,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a9(r75,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a10(r244,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a11(r73,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a12(r243,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a13(r74,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a14(r242,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a15(r241,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a16(r240,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a17(r78,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a18(r239,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a19(r76,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a20(r238,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a21(r77,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a22(r237,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a23(r236,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a24(r235,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a25(r145,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a26(r145,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a27(r148,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a28(r149,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a29(r321,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a30(r322,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a31(r143,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a32(r81,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a33(r234,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a34(r79,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a35(r233,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a36(r80,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a37(r232,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a38(r231,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a39(r230,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a40(r84,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a41(r229,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a42(r82,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a43(r228,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a44(r83,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a45(r227,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a46(r226,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a47(r225,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a48(r142,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a49(r142,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a50(r145,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a51(r148,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a52(r149,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a53(r321,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a54(r322,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a55(r140,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a56(r87,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a57(r224,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a58(r85,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a59(r223,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a60(r86,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a61(r222,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a62(r221,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a63(r220,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a64(r90,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a65(r219,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a66(r88,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a67(r218,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a68(r89,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a69(r217,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a70(r216,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a71(r215,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a72(r139,l3) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a73(r139,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a74(r142,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a75(r145,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a76(r148,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a77(r149,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a78(r321,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a79(r322,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a80(r137,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a81(r93,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a82(r214,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a83(r91,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a84(r213,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a85(r92,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a86(r212,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a87(r211,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a88(r210,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a89(r96,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a90(r209,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a91(r94,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a92(r208,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a93(r95,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a94(r207,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a95(r206,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a96(r205,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a97(r136,l4) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a98(r136,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a99(r139,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a100(r142,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a101(r145,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a102(r148,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a103(r149,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a104(r321,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a105(r322,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a106(r134,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a107(r99,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a108(r204,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a109(r97,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a110(r203,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a111(r98,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a112(r202,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a113(r201,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a114(r200,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a115(r102,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a116(r199,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a117(r100,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a118(r198,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a119(r101,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a120(r197,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a121(r196,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a122(r195,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a123(r275,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,26 SSE_REGS:13,26 MMX_REGS:13,26 MEM:4
  a124(r133,l5) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,130 SSE_REGS:13,130 MMX_REGS:13,130 MEM:4
  a125(r133,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:117,117 SSE_REGS:117,117 MMX_REGS:117,117 MEM:35
  a126(r136,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a127(r139,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a128(r142,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a129(r145,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a130(r148,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a131(r149,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a132(r275,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,13 SSE_REGS:0,13 MMX_REGS:0,13 MEM:0
  a133(r321,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a134(r322,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a135(r131,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a136(r105,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a137(r194,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a138(r103,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a139(r193,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a140(r104,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a141(r192,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a142(r191,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a143(r190,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a144(r108,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a145(r189,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a146(r106,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a147(r188,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a148(r107,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a149(r187,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a150(r186,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a151(r185,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a152(r261,l6) costs: AREG:0,12 DREG:0,12 CREG:0,12 BREG:0,12 SIREG:0,12 DIREG:0,12 AD_REGS:0,12 CLOBBERED_REGS:0,12 Q_REGS:0,12 NON_Q_REGS:0,12 LEGACY_REGS:0,12 GENERAL_REGS:0,12 SSE_FIRST_REG:13,103 SSE_REGS:13,103 MMX_REGS:13,103 MEM:4
  a153(r130,l6) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,234 SSE_REGS:26,234 MMX_REGS:26,234 MEM:8
  a154(r130,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:208,208 SSE_REGS:208,208 MMX_REGS:208,208 MEM:62
  a155(r133,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a156(r136,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a157(r139,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a158(r142,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a159(r145,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a160(r148,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a161(r149,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a162(r261,l7) costs: AREG:4,12 DREG:4,12 CREG:4,12 BREG:4,12 SIREG:4,12 DIREG:4,12 AD_REGS:4,12 CLOBBERED_REGS:4,12 Q_REGS:4,12 NON_Q_REGS:4,12 LEGACY_REGS:4,12 GENERAL_REGS:4,12 SSE_FIRST_REG:30,90 SSE_REGS:30,90 MMX_REGS:30,90 MEM:12
  a163(r275,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,13 SSE_REGS:0,13 MMX_REGS:0,13 MEM:0
  a164(r321,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a165(r322,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a166(r66,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:22
  a167(r111,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:104,104 SSE_REGS:104,104 MMX_REGS:104,104 MEM:27
  a168(r184,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a169(r109,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a170(r183,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a171(r110,l7) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:9
  a172(r181,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a173(r180,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:6
  a174(r114,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:104,104 SSE_REGS:104,104 MMX_REGS:104,104 MEM:27
  a175(r179,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a176(r112,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a177(r178,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a178(r113,l7) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:9
  a179(r176,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a180(r175,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:6
  a181(r260,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,39 SSE_REGS:26,39 MMX_REGS:26,39 MEM:8
  a182(r252,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,611 SSE_REGS:26,611 MMX_REGS:26,611 MEM:8
  a183(r128,l7) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-45 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,4706 SSE_REGS:52,4706 MMX_REGS:52,4706 MEM:16
  a184(r128,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-45,-45 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:4654,4654 SSE_REGS:4654,4654 MMX_REGS:4654,4654 MEM:1387
  a185(r130,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a186(r133,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a187(r136,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a188(r139,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a189(r142,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a190(r145,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a191(r148,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,12428 SSE_REGS:0,12428 MMX_REGS:0,12428 MEM:0
  a192(r149,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a193(r252,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:585,585 SSE_REGS:585,585 MMX_REGS:585,585 MEM:180
  a194(r260,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a195(r261,l8) costs: AREG:4,8 DREG:4,8 CREG:4,8 BREG:4,8 SIREG:4,8 DIREG:4,8 AD_REGS:4,8 CLOBBERED_REGS:4,8 Q_REGS:4,8 NON_Q_REGS:4,8 LEGACY_REGS:4,8 GENERAL_REGS:4,8 SSE_FIRST_REG:30,60 SSE_REGS:30,60 MMX_REGS:30,60 MEM:12
  a196(r275,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a197(r321,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a198(r322,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,26 SSE_REGS:0,26 MMX_REGS:0,26 MEM:0
  a199(r65,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1729,1729 SSE_REGS:1729,1729 MMX_REGS:1729,1729 MEM:489
  a200(r117,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a201(r115,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a202(r173,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a203(r116,l8) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:9
  a204(r170,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a205(r120,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a206(r118,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a207(r168,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a208(r119,l8) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:9
  a209(r165,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a210(r126,l8) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,-956 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,112437 SSE_REGS:1170,112437 MMX_REGS:1170,112437 MEM:360
  a211(r126,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-955,-955 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:111176,111176 SSE_REGS:111176,111176 MMX_REGS:111176,111176 MEM:33253
  a212(r128,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a213(r130,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a214(r133,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a215(r136,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a216(r139,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a217(r142,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a218(r145,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a219(r148,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:12415,12415 SSE_REGS:12415,12415 MMX_REGS:12415,12415 MEM:2865
  a220(r149,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a221(r252,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a222(r260,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a223(r261,l9) costs: AREG:4,4 DREG:4,4 CREG:4,4 BREG:4,4 SIREG:4,4 DIREG:4,4 AD_REGS:4,4 CLOBBERED_REGS:4,4 Q_REGS:4,4 NON_Q_REGS:4,4 LEGACY_REGS:4,4 GENERAL_REGS:4,4 SSE_FIRST_REG:30,30 SSE_REGS:30,30 MMX_REGS:30,30 MEM:12
  a224(r275,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a225(r321,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a226(r322,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a227(r64,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:36686,36686 SSE_REGS:36686,36686 MMX_REGS:36686,36686 MEM:10376
  a228(r122,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:24856,24856 SSE_REGS:24856,24856 MMX_REGS:24856,24856 MEM:5737
  a229(r121,l9) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:10
  a230(r162,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:24830,24830 SSE_REGS:24830,24830 MMX_REGS:24830,24830 MEM:2865
  a231(r124,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:24856,24856 SSE_REGS:24856,24856 MMX_REGS:24856,24856 MEM:5737
  a232(r123,l9) costs: AREG:2,2 DREG:2,2 CREG:2,2 BREG:2,2 SIREG:2,2 DIREG:2,2 AD_REGS:2,2 CLOBBERED_REGS:2,2 Q_REGS:2,2 NON_Q_REGS:2,2 LEGACY_REGS:2,2 GENERAL_REGS:2,2 SSE_FIRST_REG:28,28 SSE_REGS:28,28 MMX_REGS:28,28 MEM:10
  a233(r159,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:24830,24830 SSE_REGS:24830,24830 MMX_REGS:24830,24830 MEM:2865
  a234(r158,l9) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-955,-955 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:24830,24830 SSE_REGS:24830,24830 MMX_REGS:24830,24830 MEM:2865
  a235(r126,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:91,91 SSE_REGS:91,91 MMX_REGS:91,91 MEM:27
  a236(r128,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a237(r130,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a238(r133,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a239(r136,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a240(r139,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a241(r142,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a242(r145,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a243(r148,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a244(r149,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a245(r252,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a246(r260,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a247(r261,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a248(r275,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a249(r321,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a250(r322,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a251(r62,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,39 SSE_REGS:39,39 MMX_REGS:39,39 MEM:11
  a252(r58,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,39 SSE_REGS:39,39 MMX_REGS:39,39 MEM:12
  a253(r155,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a254(r157,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a255(r59,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,39 SSE_REGS:39,39 MMX_REGS:39,39 MEM:10
  a256(r60,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,39 SSE_REGS:39,39 MMX_REGS:39,39 MEM:12
  a257(r152,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a258(r154,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a259(r61,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,39 SSE_REGS:39,39 MMX_REGS:39,39 MEM:10
  a260(r151,l10) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3

   Insn 2098(l0): point = 0
   Insn 329(l0): point = 2
   Insn 281(l0): point = 4
   Insn 3(l0): point = 6
   Insn 2(l0): point = 8
   Insn 1717(l1): point = 11
   Insn 1716(l1): point = 13
   Insn 1711(l1): point = 16
   Insn 1709(l1): point = 18
   Insn 1708(l1): point = 20
   Insn 1682(l1): point = 23
   Insn 1681(l1): point = 25
   Insn 1680(l1): point = 27
   Insn 1679(l1): point = 29
   Insn 1677(l1): point = 32
   Insn 1676(l1): point = 34
   Insn 1673(l1): point = 37
   Insn 1672(l1): point = 39
   Insn 1670(l1): point = 41
   Insn 2159(l1): point = 44
   Insn 1663(l1): point = 46
   Insn 1662(l1): point = 48
   Insn 1661(l1): point = 50
   Insn 1657(l1): point = 53
   Insn 1656(l1): point = 55
   Insn 1655(l1): point = 57
   Insn 1650(l1): point = 60
   Insn 1649(l1): point = 62
   Insn 1645(l1): point = 64
   Insn 1644(l1): point = 66
   Insn 1617(l1): point = 69
   Insn 1616(l1): point = 71
   Insn 1615(l1): point = 73
   Insn 1614(l1): point = 75
   Insn 1612(l1): point = 78
   Insn 1611(l1): point = 80
   Insn 1608(l1): point = 83
   Insn 1607(l1): point = 85
   Insn 1605(l1): point = 87
   Insn 2157(l1): point = 90
   Insn 1598(l1): point = 92
   Insn 1597(l1): point = 94
   Insn 1596(l1): point = 96
   Insn 1592(l1): point = 99
   Insn 1591(l1): point = 101
   Insn 1590(l1): point = 103
   Insn 1585(l1): point = 106
   Insn 1584(l1): point = 108
   Insn 1580(l1): point = 110
   Insn 1579(l1): point = 112
   Insn 1551(l1): point = 114
   Insn 2100(l1): point = 117
   Insn 12(l1): point = 119
   Insn 1548(l2): point = 122
   Insn 1547(l2): point = 124
   Insn 1542(l2): point = 127
   Insn 1540(l2): point = 129
   Insn 1539(l2): point = 131
   Insn 1512(l2): point = 134
   Insn 1511(l2): point = 136
   Insn 1510(l2): point = 138
   Insn 1509(l2): point = 140
   Insn 1507(l2): point = 143
   Insn 1506(l2): point = 145
   Insn 1503(l2): point = 148
   Insn 1502(l2): point = 150
   Insn 1500(l2): point = 152
   Insn 2155(l2): point = 155
   Insn 1493(l2): point = 157
   Insn 1492(l2): point = 159
   Insn 1491(l2): point = 161
   Insn 1487(l2): point = 164
   Insn 1486(l2): point = 166
   Insn 1485(l2): point = 168
   Insn 1480(l2): point = 171
   Insn 1479(l2): point = 173
   Insn 1475(l2): point = 175
   Insn 1474(l2): point = 177
   Insn 1447(l2): point = 180
   Insn 1446(l2): point = 182
   Insn 1445(l2): point = 184
   Insn 1444(l2): point = 186
   Insn 1442(l2): point = 189
   Insn 1441(l2): point = 191
   Insn 1438(l2): point = 194
   Insn 1437(l2): point = 196
   Insn 1435(l2): point = 198
   Insn 2153(l2): point = 201
   Insn 1428(l2): point = 203
   Insn 1427(l2): point = 205
   Insn 1426(l2): point = 207
   Insn 1422(l2): point = 210
   Insn 1421(l2): point = 212
   Insn 1420(l2): point = 214
   Insn 1415(l2): point = 217
   Insn 1414(l2): point = 219
   Insn 1410(l2): point = 221
   Insn 1409(l2): point = 223
   Insn 1382(l2): point = 225
   Insn 2102(l2): point = 228
   Insn 21(l2): point = 230
   Insn 1379(l3): point = 233
   Insn 1378(l3): point = 235
   Insn 1373(l3): point = 238
   Insn 1371(l3): point = 240
   Insn 1370(l3): point = 242
   Insn 1343(l3): point = 245
   Insn 1342(l3): point = 247
   Insn 1341(l3): point = 249
   Insn 1340(l3): point = 251
   Insn 1338(l3): point = 254
   Insn 1337(l3): point = 256
   Insn 1334(l3): point = 259
   Insn 1333(l3): point = 261
   Insn 1331(l3): point = 263
   Insn 2151(l3): point = 266
   Insn 1324(l3): point = 268
   Insn 1323(l3): point = 270
   Insn 1322(l3): point = 272
   Insn 1318(l3): point = 275
   Insn 1317(l3): point = 277
   Insn 1316(l3): point = 279
   Insn 1311(l3): point = 282
   Insn 1310(l3): point = 284
   Insn 1306(l3): point = 286
   Insn 1305(l3): point = 288
   Insn 1278(l3): point = 291
   Insn 1277(l3): point = 293
   Insn 1276(l3): point = 295
   Insn 1275(l3): point = 297
   Insn 1273(l3): point = 300
   Insn 1272(l3): point = 302
   Insn 1269(l3): point = 305
   Insn 1268(l3): point = 307
   Insn 1266(l3): point = 309
   Insn 2149(l3): point = 312
   Insn 1259(l3): point = 314
   Insn 1258(l3): point = 316
   Insn 1257(l3): point = 318
   Insn 1253(l3): point = 321
   Insn 1252(l3): point = 323
   Insn 1251(l3): point = 325
   Insn 1246(l3): point = 328
   Insn 1245(l3): point = 330
   Insn 1241(l3): point = 332
   Insn 1240(l3): point = 334
   Insn 1213(l3): point = 336
   Insn 2104(l3): point = 339
   Insn 29(l3): point = 341
   Insn 1210(l4): point = 344
   Insn 1209(l4): point = 346
   Insn 1204(l4): point = 349
   Insn 1202(l4): point = 351
   Insn 1201(l4): point = 353
   Insn 1174(l4): point = 356
   Insn 1173(l4): point = 358
   Insn 1172(l4): point = 360
   Insn 1171(l4): point = 362
   Insn 1169(l4): point = 365
   Insn 1168(l4): point = 367
   Insn 1165(l4): point = 370
   Insn 1164(l4): point = 372
   Insn 1162(l4): point = 374
   Insn 2147(l4): point = 377
   Insn 1155(l4): point = 379
   Insn 1154(l4): point = 381
   Insn 1153(l4): point = 383
   Insn 1149(l4): point = 386
   Insn 1148(l4): point = 388
   Insn 1147(l4): point = 390
   Insn 1142(l4): point = 393
   Insn 1141(l4): point = 395
   Insn 1137(l4): point = 397
   Insn 1136(l4): point = 399
   Insn 1109(l4): point = 402
   Insn 1108(l4): point = 404
   Insn 1107(l4): point = 406
   Insn 1106(l4): point = 408
   Insn 1104(l4): point = 411
   Insn 1103(l4): point = 413
   Insn 1100(l4): point = 416
   Insn 1099(l4): point = 418
   Insn 1097(l4): point = 420
   Insn 2145(l4): point = 423
   Insn 1090(l4): point = 425
   Insn 1089(l4): point = 427
   Insn 1088(l4): point = 429
   Insn 1084(l4): point = 432
   Insn 1083(l4): point = 434
   Insn 1082(l4): point = 436
   Insn 1077(l4): point = 439
   Insn 1076(l4): point = 441
   Insn 1072(l4): point = 443
   Insn 1071(l4): point = 445
   Insn 1044(l4): point = 447
   Insn 2106(l4): point = 450
   Insn 37(l4): point = 452
   Insn 1041(l5): point = 455
   Insn 1040(l5): point = 457
   Insn 1035(l5): point = 460
   Insn 1033(l5): point = 462
   Insn 1032(l5): point = 464
   Insn 1005(l5): point = 467
   Insn 1004(l5): point = 469
   Insn 1003(l5): point = 471
   Insn 1002(l5): point = 473
   Insn 1000(l5): point = 476
   Insn 999(l5): point = 478
   Insn 996(l5): point = 481
   Insn 995(l5): point = 483
   Insn 993(l5): point = 485
   Insn 2143(l5): point = 488
   Insn 986(l5): point = 490
   Insn 985(l5): point = 492
   Insn 984(l5): point = 494
   Insn 980(l5): point = 497
   Insn 979(l5): point = 499
   Insn 978(l5): point = 501
   Insn 973(l5): point = 504
   Insn 972(l5): point = 506
   Insn 968(l5): point = 508
   Insn 967(l5): point = 510
   Insn 940(l5): point = 513
   Insn 939(l5): point = 515
   Insn 938(l5): point = 517
   Insn 937(l5): point = 519
   Insn 935(l5): point = 522
   Insn 934(l5): point = 524
   Insn 931(l5): point = 527
   Insn 930(l5): point = 529
   Insn 928(l5): point = 531
   Insn 2141(l5): point = 534
   Insn 921(l5): point = 536
   Insn 920(l5): point = 538
   Insn 919(l5): point = 540
   Insn 915(l5): point = 543
   Insn 914(l5): point = 545
   Insn 913(l5): point = 547
   Insn 908(l5): point = 550
   Insn 907(l5): point = 552
   Insn 903(l5): point = 554
   Insn 902(l5): point = 556
   Insn 875(l5): point = 558
   Insn 2108(l5): point = 561
   Insn 429(l5): point = 563
   Insn 45(l5): point = 565
   Insn 872(l6): point = 568
   Insn 871(l6): point = 570
   Insn 866(l6): point = 573
   Insn 864(l6): point = 575
   Insn 863(l6): point = 577
   Insn 836(l6): point = 580
   Insn 835(l6): point = 582
   Insn 834(l6): point = 584
   Insn 833(l6): point = 586
   Insn 831(l6): point = 589
   Insn 830(l6): point = 591
   Insn 827(l6): point = 594
   Insn 826(l6): point = 596
   Insn 824(l6): point = 598
   Insn 2139(l6): point = 601
   Insn 817(l6): point = 603
   Insn 816(l6): point = 605
   Insn 815(l6): point = 607
   Insn 811(l6): point = 610
   Insn 810(l6): point = 612
   Insn 809(l6): point = 614
   Insn 804(l6): point = 617
   Insn 803(l6): point = 619
   Insn 799(l6): point = 621
   Insn 798(l6): point = 623
   Insn 771(l6): point = 626
   Insn 770(l6): point = 628
   Insn 769(l6): point = 630
   Insn 768(l6): point = 632
   Insn 766(l6): point = 635
   Insn 765(l6): point = 637
   Insn 762(l6): point = 640
   Insn 761(l6): point = 642
   Insn 759(l6): point = 644
   Insn 2137(l6): point = 647
   Insn 752(l6): point = 649
   Insn 751(l6): point = 651
   Insn 750(l6): point = 653
   Insn 746(l6): point = 656
   Insn 745(l6): point = 658
   Insn 744(l6): point = 660
   Insn 739(l6): point = 663
   Insn 738(l6): point = 665
   Insn 734(l6): point = 667
   Insn 733(l6): point = 669
   Insn 706(l6): point = 671
   Insn 276(l6): point = 674
   Insn 58(l6): point = 677
   Insn 57(l6): point = 679
   Insn 53(l6): point = 681
   Insn 2135(l7): point = 684
   Insn 699(l7): point = 686
   Insn 697(l7): point = 689
   Insn 696(l7): point = 691
   Insn 693(l7): point = 693
   Insn 692(l7): point = 695
   Insn 666(l7): point = 698
   Insn 665(l7): point = 700
   Insn 664(l7): point = 702
   Insn 663(l7): point = 704
   Insn 661(l7): point = 707
   Insn 660(l7): point = 709
   Insn 657(l7): point = 712
   Insn 656(l7): point = 714
   Insn 654(l7): point = 716
   Insn 2132(l7): point = 719
   Insn 647(l7): point = 721
   Insn 646(l7): point = 723
   Insn 641(l7): point = 726
   Insn 640(l7): point = 728
   Insn 639(l7): point = 730
   Insn 634(l7): point = 733
   Insn 633(l7): point = 735
   Insn 629(l7): point = 737
   Insn 628(l7): point = 739
   Insn 601(l7): point = 742
   Insn 600(l7): point = 744
   Insn 599(l7): point = 746
   Insn 598(l7): point = 748
   Insn 596(l7): point = 751
   Insn 595(l7): point = 753
   Insn 592(l7): point = 756
   Insn 591(l7): point = 758
   Insn 589(l7): point = 760
   Insn 2130(l7): point = 763
   Insn 582(l7): point = 765
   Insn 581(l7): point = 767
   Insn 576(l7): point = 770
   Insn 575(l7): point = 772
   Insn 574(l7): point = 774
   Insn 569(l7): point = 777
   Insn 568(l7): point = 779
   Insn 564(l7): point = 781
   Insn 563(l7): point = 783
   Insn 537(l7): point = 785
   Insn 494(l7): point = 788
   Insn 78(l7): point = 790
   Insn 67(l7): point = 793
   Insn 66(l7): point = 795
   Insn 62(l7): point = 797
   Insn 2128(l8): point = 800
   Insn 530(l8): point = 802
   Insn 528(l8): point = 805
   Insn 527(l8): point = 807
   Insn 524(l8): point = 809
   Insn 523(l8): point = 811
   Insn 497(l8): point = 814
   Insn 496(l8): point = 816
   Insn 495(l8): point = 818
   Insn 492(l8): point = 821
   Insn 491(l8): point = 823
   Insn 488(l8): point = 826
   Insn 487(l8): point = 828
   Insn 485(l8): point = 830
   Insn 2125(l8): point = 833
   Insn 478(l8): point = 835
   Insn 477(l8): point = 837
   Insn 472(l8): point = 840
   Insn 471(l8): point = 842
   Insn 465(l8): point = 845
   Insn 464(l8): point = 847
   Insn 460(l8): point = 849
   Insn 459(l8): point = 851
   Insn 432(l8): point = 854
   Insn 431(l8): point = 856
   Insn 1926(l8): point = 858
   Insn 427(l8): point = 861
   Insn 426(l8): point = 863
   Insn 423(l8): point = 866
   Insn 422(l8): point = 868
   Insn 420(l8): point = 870
   Insn 2123(l8): point = 873
   Insn 413(l8): point = 875
   Insn 412(l8): point = 877
   Insn 407(l8): point = 880
   Insn 406(l8): point = 882
   Insn 400(l8): point = 885
   Insn 399(l8): point = 887
   Insn 395(l8): point = 889
   Insn 394(l8): point = 891
   Insn 368(l8): point = 893
   Insn 80(l8): point = 896
   Insn 79(l8): point = 898
   Insn 76(l8): point = 901
   Insn 75(l8): point = 903
   Insn 71(l8): point = 905
   Insn 364(l9): point = 908
   Insn 363(l9): point = 910
   Insn 359(l9): point = 912
   Insn 358(l9): point = 914
   Insn 332(l9): point = 917
   Insn 331(l9): point = 919
   Insn 1950(l9): point = 921
   Insn 327(l9): point = 924
   Insn 326(l9): point = 926
   Insn 325(l9): point = 928
   Insn 317(l9): point = 931
   Insn 316(l9): point = 933
   Insn 312(l9): point = 935
   Insn 311(l9): point = 937
   Insn 284(l9): point = 940
   Insn 283(l9): point = 942
   Insn 2093(l9): point = 944
   Insn 279(l9): point = 947
   Insn 278(l9): point = 949
   Insn 277(l9): point = 951
   Insn 269(l9): point = 954
   Insn 268(l9): point = 956
   Insn 264(l9): point = 958
   Insn 263(l9): point = 960
   Insn 237(l9): point = 962
   Insn 235(l9): point = 964
   Insn 234(l9): point = 966
   Insn 233(l9): point = 968
   Insn 232(l9): point = 970
   Insn 227(l9): point = 973
   Insn 2121(l10): point = 976
   Insn 222(l10): point = 978
   Insn 220(l10): point = 981
   Insn 219(l10): point = 983
   Insn 216(l10): point = 985
   Insn 215(l10): point = 987
   Insn 197(l10): point = 990
   Insn 196(l10): point = 992
   Insn 194(l10): point = 994
   Insn 193(l10): point = 996
   Insn 191(l10): point = 998
   Insn 2118(l10): point = 1001
   Insn 181(l10): point = 1003
   Insn 180(l10): point = 1005
   Insn 1956(l10): point = 1007
   Insn 2116(l10): point = 1010
   Insn 173(l10): point = 1013
   Insn 172(l10): point = 1015
   Insn 168(l10): point = 1017
   Insn 167(l10): point = 1019
   Insn 145(l10): point = 1022
   Insn 144(l10): point = 1024
   Insn 142(l10): point = 1026
   Insn 141(l10): point = 1028
   Insn 139(l10): point = 1030
   Insn 2113(l10): point = 1033
   Insn 129(l10): point = 1035
   Insn 128(l10): point = 1037
   Insn 2096(l10): point = 1039
   Insn 2111(l10): point = 1042
   Insn 121(l10): point = 1045
   Insn 120(l10): point = 1047
   Insn 116(l10): point = 1049
   Insn 115(l10): point = 1051
   Insn 89(l10): point = 1053
   Insn 87(l10): point = 1055
   Insn 86(l10): point = 1057
   Insn 85(l10): point = 1059
   Insn 84(l10): point = 1061
 a0(r322): [0..2]
 a1(r321): [0..4]
 a2(r149): [0..6]
 a3(r148): [0..8]
 a4(r148): [11..121]
 a5(r149): [21..121] [11..16]
 a6(r321): [11..121]
 a7(r322): [11..121]
 a8(r146): [17..114]
 a9(r75): [26..64]
 a10(r244): [28..29]
 a11(r73): [44..46] [35..41]
 a12(r243): [38..39]
 a13(r74): [47..48]
 a14(r242): [49..50]
 a15(r241): [56..57]
 a16(r240): [65..66]
 a17(r78): [72..110]
 a18(r239): [74..75]
 a19(r76): [90..92] [81..87]
 a20(r238): [84..85]
 a21(r77): [93..94]
 a22(r237): [95..96]
 a23(r236): [102..103]
 a24(r235): [111..112]
 a25(r145): [117..119]
 a26(r145): [132..232] [122..127]
 a27(r148): [122..232]
 a28(r149): [122..232]
 a29(r321): [122..232]
 a30(r322): [122..232]
 a31(r143): [128..225]
 a32(r81): [137..175]
 a33(r234): [139..140]
 a34(r79): [155..157] [146..152]
 a35(r233): [149..150]
 a36(r80): [158..159]
 a37(r232): [160..161]
 a38(r231): [167..168]
 a39(r230): [176..177]
 a40(r84): [183..221]
 a41(r229): [185..186]
 a42(r82): [201..203] [192..198]
 a43(r228): [195..196]
 a44(r83): [204..205]
 a45(r227): [206..207]
 a46(r226): [213..214]
 a47(r225): [222..223]
 a48(r142): [228..230]
 a49(r142): [243..343] [233..238]
 a50(r145): [233..343]
 a51(r148): [233..343]
 a52(r149): [233..343]
 a53(r321): [233..343]
 a54(r322): [233..343]
 a55(r140): [239..336]
 a56(r87): [248..286]
 a57(r224): [250..251]
 a58(r85): [266..268] [257..263]
 a59(r223): [260..261]
 a60(r86): [269..270]
 a61(r222): [271..272]
 a62(r221): [278..279]
 a63(r220): [287..288]
 a64(r90): [294..332]
 a65(r219): [296..297]
 a66(r88): [312..314] [303..309]
 a67(r218): [306..307]
 a68(r89): [315..316]
 a69(r217): [317..318]
 a70(r216): [324..325]
 a71(r215): [333..334]
 a72(r139): [339..341]
 a73(r139): [354..454] [344..349]
 a74(r142): [344..454]
 a75(r145): [344..454]
 a76(r148): [344..454]
 a77(r149): [344..454]
 a78(r321): [344..454]
 a79(r322): [344..454]
 a80(r137): [350..447]
 a81(r93): [359..397]
 a82(r214): [361..362]
 a83(r91): [377..379] [368..374]
 a84(r213): [371..372]
 a85(r92): [380..381]
 a86(r212): [382..383]
 a87(r211): [389..390]
 a88(r210): [398..399]
 a89(r96): [405..443]
 a90(r209): [407..408]
 a91(r94): [423..425] [414..420]
 a92(r208): [417..418]
 a93(r95): [426..427]
 a94(r207): [428..429]
 a95(r206): [435..436]
 a96(r205): [444..445]
 a97(r136): [450..452]
 a98(r136): [465..567] [455..460]
 a99(r139): [455..567]
 a100(r142): [455..567]
 a101(r145): [455..567]
 a102(r148): [455..567]
 a103(r149): [455..567]
 a104(r321): [455..567]
 a105(r322): [455..567]
 a106(r134): [461..558]
 a107(r99): [470..508]
 a108(r204): [472..473]
 a109(r97): [488..490] [479..485]
 a110(r203): [482..483]
 a111(r98): [491..492]
 a112(r202): [493..494]
 a113(r201): [500..501]
 a114(r200): [509..510]
 a115(r102): [516..554]
 a116(r199): [518..519]
 a117(r100): [534..536] [525..531]
 a118(r198): [528..529]
 a119(r101): [537..538]
 a120(r197): [539..540]
 a121(r196): [546..547]
 a122(r195): [555..556]
 a123(r275): [561..563]
 a124(r133): [561..565]
 a125(r133): [578..683] [568..573]
 a126(r136): [568..683]
 a127(r139): [568..683]
 a128(r142): [568..683]
 a129(r145): [568..683]
 a130(r148): [568..683]
 a131(r149): [568..683]
 a132(r275): [568..683]
 a133(r321): [568..683]
 a134(r322): [568..683]
 a135(r131): [574..671]
 a136(r105): [583..621]
 a137(r194): [585..586]
 a138(r103): [601..603] [592..598]
 a139(r193): [595..596]
 a140(r104): [604..605]
 a141(r192): [606..607]
 a142(r191): [613..614]
 a143(r190): [622..623]
 a144(r108): [629..667]
 a145(r189): [631..632]
 a146(r106): [647..649] [638..644]
 a147(r188): [641..642]
 a148(r107): [650..651]
 a149(r187): [652..653]
 a150(r186): [659..660]
 a151(r185): [668..669]
 a152(r261): [674..674]
 a153(r130): [674..681]
 a154(r130): [696..799] [684..686]
 a155(r133): [684..799]
 a156(r136): [684..799]
 a157(r139): [684..799]
 a158(r142): [684..799]
 a159(r145): [684..799]
 a160(r148): [684..799]
 a161(r149): [684..799]
 a162(r261): [684..799]
 a163(r275): [684..799]
 a164(r321): [684..799]
 a165(r322): [684..799]
 a166(r66): [687..785]
 a167(r111): [701..737]
 a168(r184): [703..704]
 a169(r109): [719..721] [710..716]
 a170(r183): [713..714]
 a171(r110): [722..723]
 a172(r181): [729..730]
 a173(r180): [738..739]
 a174(r114): [745..781]
 a175(r179): [747..748]
 a176(r112): [763..765] [754..760]
 a177(r178): [757..758]
 a178(r113): [766..767]
 a179(r176): [773..774]
 a180(r175): [782..783]
 a181(r260): [788..788]
 a182(r252): [788..790]
 a183(r128): [788..797]
 a184(r128): [812..907] [800..802]
 a185(r130): [800..907]
 a186(r133): [800..907]
 a187(r136): [800..907]
 a188(r139): [800..907]
 a189(r142): [800..907]
 a190(r145): [800..907]
 a191(r148): [800..907]
 a192(r149): [800..907]
 a193(r252): [800..907]
 a194(r260): [800..907]
 a195(r261): [800..907]
 a196(r275): [800..907]
 a197(r321): [800..907]
 a198(r322): [800..907]
 a199(r65): [803..893]
 a200(r117): [817..849]
 a201(r115): [833..835] [824..830]
 a202(r173): [827..828]
 a203(r116): [836..837]
 a204(r170): [850..851]
 a205(r120): [857..889]
 a206(r118): [873..875] [864..870]
 a207(r168): [867..868]
 a208(r119): [876..877]
 a209(r165): [890..891]
 a210(r126): [896..905]
 a211(r126): [915..973]
 a212(r128): [908..975]
 a213(r130): [908..975]
 a214(r133): [908..975]
 a215(r136): [908..975]
 a216(r139): [908..975]
 a217(r142): [908..975]
 a218(r145): [908..975]
 a219(r148): [908..975]
 a220(r149): [908..975]
 a221(r252): [908..975]
 a222(r260): [908..975]
 a223(r261): [908..975]
 a224(r275): [908..975]
 a225(r321): [908..975]
 a226(r322): [908..975]
 a227(r64): [974..975] [908..962]
 a228(r122): [920..935]
 a229(r121): [927..928]
 a230(r162): [936..937]
 a231(r124): [943..958]
 a232(r123): [950..951]
 a233(r159): [959..960]
 a234(r158): [969..970]
 a235(r126): [988..1063] [976..978]
 a236(r128): [976..1063]
 a237(r130): [976..1063]
 a238(r133): [976..1063]
 a239(r136): [976..1063]
 a240(r139): [976..1063]
 a241(r142): [976..1063]
 a242(r145): [976..1063]
 a243(r148): [976..1063]
 a244(r149): [976..1063]
 a245(r252): [976..1063]
 a246(r260): [976..1063]
 a247(r261): [976..1063]
 a248(r275): [976..1063]
 a249(r321): [976..1063]
 a250(r322): [976..1063]
 a251(r62): [979..1053]
 a252(r58): [993..998]
 a253(r155): [1010..1019] [995..1000]
 a254(r157): [995..996]
 a255(r59): [1006..1017] [990..1000]
 a256(r60): [1025..1030]
 a257(r152): [1042..1051] [1027..1032]
 a258(r154): [1027..1028]
 a259(r61): [1038..1049] [1022..1032]
 a260(r151): [1060..1061]
Compressing live ranges: from 1064 to 391 - 36%
Ranges after the compression:
 a0(r322): [0..1]
 a1(r321): [0..2]
 a2(r149): [0..3]
 a3(r148): [0..4]
 a4(r148): [5..48]
 a5(r149): [8..48] [5..6]
 a6(r321): [5..48]
 a7(r322): [5..48]
 a8(r146): [7..45]
 a9(r75): [9..24]
 a10(r244): [10..11]
 a11(r73): [16..17] [12..15]
 a12(r243): [13..14]
 a13(r74): [18..19]
 a14(r242): [20..21]
 a15(r241): [22..23]
 a16(r240): [25..26]
 a17(r78): [27..42]
 a18(r239): [28..29]
 a19(r76): [34..35] [30..33]
 a20(r238): [31..32]
 a21(r77): [36..37]
 a22(r237): [38..39]
 a23(r236): [40..41]
 a24(r235): [43..44]
 a25(r145): [46..47]
 a26(r145): [52..92] [49..50]
 a27(r148): [49..92]
 a28(r149): [49..92]
 a29(r321): [49..92]
 a30(r322): [49..92]
 a31(r143): [51..89]
 a32(r81): [53..68]
 a33(r234): [54..55]
 a34(r79): [60..61] [56..59]
 a35(r233): [57..58]
 a36(r80): [62..63]
 a37(r232): [64..65]
 a38(r231): [66..67]
 a39(r230): [69..70]
 a40(r84): [71..86]
 a41(r229): [72..73]
 a42(r82): [78..79] [74..77]
 a43(r228): [75..76]
 a44(r83): [80..81]
 a45(r227): [82..83]
 a46(r226): [84..85]
 a47(r225): [87..88]
 a48(r142): [90..91]
 a49(r142): [96..136] [93..94]
 a50(r145): [93..136]
 a51(r148): [93..136]
 a52(r149): [93..136]
 a53(r321): [93..136]
 a54(r322): [93..136]
 a55(r140): [95..133]
 a56(r87): [97..112]
 a57(r224): [98..99]
 a58(r85): [104..105] [100..103]
 a59(r223): [101..102]
 a60(r86): [106..107]
 a61(r222): [108..109]
 a62(r221): [110..111]
 a63(r220): [113..114]
 a64(r90): [115..130]
 a65(r219): [116..117]
 a66(r88): [122..123] [118..121]
 a67(r218): [119..120]
 a68(r89): [124..125]
 a69(r217): [126..127]
 a70(r216): [128..129]
 a71(r215): [131..132]
 a72(r139): [134..135]
 a73(r139): [140..180] [137..138]
 a74(r142): [137..180]
 a75(r145): [137..180]
 a76(r148): [137..180]
 a77(r149): [137..180]
 a78(r321): [137..180]
 a79(r322): [137..180]
 a80(r137): [139..177]
 a81(r93): [141..156]
 a82(r214): [142..143]
 a83(r91): [148..149] [144..147]
 a84(r213): [145..146]
 a85(r92): [150..151]
 a86(r212): [152..153]
 a87(r211): [154..155]
 a88(r210): [157..158]
 a89(r96): [159..174]
 a90(r209): [160..161]
 a91(r94): [166..167] [162..165]
 a92(r208): [163..164]
 a93(r95): [168..169]
 a94(r207): [170..171]
 a95(r206): [172..173]
 a96(r205): [175..176]
 a97(r136): [178..179]
 a98(r136): [184..225] [181..182]
 a99(r139): [181..225]
 a100(r142): [181..225]
 a101(r145): [181..225]
 a102(r148): [181..225]
 a103(r149): [181..225]
 a104(r321): [181..225]
 a105(r322): [181..225]
 a106(r134): [183..221]
 a107(r99): [185..200]
 a108(r204): [186..187]
 a109(r97): [192..193] [188..191]
 a110(r203): [189..190]
 a111(r98): [194..195]
 a112(r202): [196..197]
 a113(r201): [198..199]
 a114(r200): [201..202]
 a115(r102): [203..218]
 a116(r199): [204..205]
 a117(r100): [210..211] [206..209]
 a118(r198): [207..208]
 a119(r101): [212..213]
 a120(r197): [214..215]
 a121(r196): [216..217]
 a122(r195): [219..220]
 a123(r275): [222..223]
 a124(r133): [222..224]
 a125(r133): [229..269] [226..227]
 a126(r136): [226..269]
 a127(r139): [226..269]
 a128(r142): [226..269]
 a129(r145): [226..269]
 a130(r148): [226..269]
 a131(r149): [226..269]
 a132(r275): [226..269]
 a133(r321): [226..269]
 a134(r322): [226..269]
 a135(r131): [228..266]
 a136(r105): [230..245]
 a137(r194): [231..232]
 a138(r103): [237..238] [233..236]
 a139(r193): [234..235]
 a140(r104): [239..240]
 a141(r192): [241..242]
 a142(r191): [243..244]
 a143(r190): [246..247]
 a144(r108): [248..263]
 a145(r189): [249..250]
 a146(r106): [255..256] [251..254]
 a147(r188): [252..253]
 a148(r107): [257..258]
 a149(r187): [259..260]
 a150(r186): [261..262]
 a151(r185): [264..265]
 a152(r261): [267..267]
 a153(r130): [267..268]
 a154(r130): [273..310] [270..271]
 a155(r133): [270..310]
 a156(r136): [270..310]
 a157(r139): [270..310]
 a158(r142): [270..310]
 a159(r145): [270..310]
 a160(r148): [270..310]
 a161(r149): [270..310]
 a162(r261): [270..310]
 a163(r275): [270..310]
 a164(r321): [270..310]
 a165(r322): [270..310]
 a166(r66): [272..306]
 a167(r111): [274..287]
 a168(r184): [275..276]
 a169(r109): [281..282] [277..280]
 a170(r183): [278..279]
 a171(r110): [283..284]
 a172(r181): [285..286]
 a173(r180): [288..289]
 a174(r114): [290..303]
 a175(r179): [291..292]
 a176(r112): [297..298] [293..296]
 a177(r178): [294..295]
 a178(r113): [299..300]
 a179(r176): [301..302]
 a180(r175): [304..305]
 a181(r260): [307..307]
 a182(r252): [307..308]
 a183(r128): [307..309]
 a184(r128): [314..342] [311..312]
 a185(r130): [311..342]
 a186(r133): [311..342]
 a187(r136): [311..342]
 a188(r139): [311..342]
 a189(r142): [311..342]
 a190(r145): [311..342]
 a191(r148): [311..342]
 a192(r149): [311..342]
 a193(r252): [311..342]
 a194(r260): [311..342]
 a195(r261): [311..342]
 a196(r275): [311..342]
 a197(r321): [311..342]
 a198(r322): [311..342]
 a199(r65): [313..339]
 a200(r117): [315..324]
 a201(r115): [320..321] [316..319]
 a202(r173): [317..318]
 a203(r116): [322..323]
 a204(r170): [325..326]
 a205(r120): [327..336]
 a206(r118): [332..333] [328..331]
 a207(r168): [329..330]
 a208(r119): [334..335]
 a209(r165): [337..338]
 a210(r126): [340..341]
 a211(r126): [344..360]
 a212(r128): [343..362]
 a213(r130): [343..362]
 a214(r133): [343..362]
 a215(r136): [343..362]
 a216(r139): [343..362]
 a217(r142): [343..362]
 a218(r145): [343..362]
 a219(r148): [343..362]
 a220(r149): [343..362]
 a221(r252): [343..362]
 a222(r260): [343..362]
 a223(r261): [343..362]
 a224(r275): [343..362]
 a225(r321): [343..362]
 a226(r322): [343..362]
 a227(r64): [361..362] [343..357]
 a228(r122): [345..348]
 a229(r121): [346..347]
 a230(r162): [349..350]
 a231(r124): [351..354]
 a232(r123): [352..353]
 a233(r159): [355..356]
 a234(r158): [358..359]
 a235(r126): [366..390] [363..364]
 a236(r128): [363..390]
 a237(r130): [363..390]
 a238(r133): [363..390]
 a239(r136): [363..390]
 a240(r139): [363..390]
 a241(r142): [363..390]
 a242(r145): [363..390]
 a243(r148): [363..390]
 a244(r149): [363..390]
 a245(r252): [363..390]
 a246(r260): [363..390]
 a247(r261): [363..390]
 a248(r275): [363..390]
 a249(r321): [363..390]
 a250(r322): [363..390]
 a251(r62): [365..387]
 a252(r58): [368..371]
 a253(r155): [374..376] [369..372]
 a254(r157): [369..370]
 a255(r59): [373..375] [367..372]
 a256(r60): [378..381]
 a257(r152): [384..386] [379..382]
 a258(r154): [379..380]
 a259(r61): [383..385] [377..382]
 a260(r151): [388..389]
    Creating cap  a261(r146,l0: a8(r146,l1))
    Creating cap  a262(r75,l0: a9(r75,l1))
    Creating cap  a263(r244,l0: a10(r244,l1))
    Creating cap  a264(r73,l0: a11(r73,l1))
    Creating cap  a265(r243,l0: a12(r243,l1))
    Creating cap  a266(r74,l0: a13(r74,l1))
    Creating cap  a267(r242,l0: a14(r242,l1))
    Creating cap  a268(r241,l0: a15(r241,l1))
    Creating cap  a269(r240,l0: a16(r240,l1))
    Creating cap  a270(r78,l0: a17(r78,l1))
    Creating cap  a271(r239,l0: a18(r239,l1))
    Creating cap  a272(r76,l0: a19(r76,l1))
    Creating cap  a273(r238,l0: a20(r238,l1))
    Creating cap  a274(r77,l0: a21(r77,l1))
    Creating cap  a275(r237,l0: a22(r237,l1))
    Creating cap  a276(r236,l0: a23(r236,l1))
    Creating cap  a277(r235,l0: a24(r235,l1))
    Creating cap  a278(r145,l0: a25(r145,l1))
    Creating cap  a279(r143,l1: a31(r143,l2))
    Creating cap  a280(r81,l1: a32(r81,l2))
    Creating cap  a281(r234,l1: a33(r234,l2))
    Creating cap  a282(r79,l1: a34(r79,l2))
    Creating cap  a283(r233,l1: a35(r233,l2))
    Creating cap  a284(r80,l1: a36(r80,l2))
    Creating cap  a285(r232,l1: a37(r232,l2))
    Creating cap  a286(r231,l1: a38(r231,l2))
    Creating cap  a287(r230,l1: a39(r230,l2))
    Creating cap  a288(r84,l1: a40(r84,l2))
    Creating cap  a289(r229,l1: a41(r229,l2))
    Creating cap  a290(r82,l1: a42(r82,l2))
    Creating cap  a291(r228,l1: a43(r228,l2))
    Creating cap  a292(r83,l1: a44(r83,l2))
    Creating cap  a293(r227,l1: a45(r227,l2))
    Creating cap  a294(r226,l1: a46(r226,l2))
    Creating cap  a295(r225,l1: a47(r225,l2))
    Creating cap  a296(r142,l1: a48(r142,l2))
    Creating cap  a297(r140,l2: a55(r140,l3))
    Creating cap  a298(r87,l2: a56(r87,l3))
    Creating cap  a299(r224,l2: a57(r224,l3))
    Creating cap  a300(r85,l2: a58(r85,l3))
    Creating cap  a301(r223,l2: a59(r223,l3))
    Creating cap  a302(r86,l2: a60(r86,l3))
    Creating cap  a303(r222,l2: a61(r222,l3))
    Creating cap  a304(r221,l2: a62(r221,l3))
    Creating cap  a305(r220,l2: a63(r220,l3))
    Creating cap  a306(r90,l2: a64(r90,l3))
    Creating cap  a307(r219,l2: a65(r219,l3))
    Creating cap  a308(r88,l2: a66(r88,l3))
    Creating cap  a309(r218,l2: a67(r218,l3))
    Creating cap  a310(r89,l2: a68(r89,l3))
    Creating cap  a311(r217,l2: a69(r217,l3))
    Creating cap  a312(r216,l2: a70(r216,l3))
    Creating cap  a313(r215,l2: a71(r215,l3))
    Creating cap  a314(r139,l2: a72(r139,l3))
    Creating cap  a315(r137,l3: a80(r137,l4))
    Creating cap  a316(r93,l3: a81(r93,l4))
    Creating cap  a317(r214,l3: a82(r214,l4))
    Creating cap  a318(r91,l3: a83(r91,l4))
    Creating cap  a319(r213,l3: a84(r213,l4))
    Creating cap  a320(r92,l3: a85(r92,l4))
    Creating cap  a321(r212,l3: a86(r212,l4))
    Creating cap  a322(r211,l3: a87(r211,l4))
    Creating cap  a323(r210,l3: a88(r210,l4))
    Creating cap  a324(r96,l3: a89(r96,l4))
    Creating cap  a325(r209,l3: a90(r209,l4))
    Creating cap  a326(r94,l3: a91(r94,l4))
    Creating cap  a327(r208,l3: a92(r208,l4))
    Creating cap  a328(r95,l3: a93(r95,l4))
    Creating cap  a329(r207,l3: a94(r207,l4))
    Creating cap  a330(r206,l3: a95(r206,l4))
    Creating cap  a331(r205,l3: a96(r205,l4))
    Creating cap  a332(r136,l3: a97(r136,l4))
    Creating cap  a333(r134,l4: a106(r134,l5))
    Creating cap  a334(r99,l4: a107(r99,l5))
    Creating cap  a335(r204,l4: a108(r204,l5))
    Creating cap  a336(r97,l4: a109(r97,l5))
    Creating cap  a337(r203,l4: a110(r203,l5))
    Creating cap  a338(r98,l4: a111(r98,l5))
    Creating cap  a339(r202,l4: a112(r202,l5))
    Creating cap  a340(r201,l4: a113(r201,l5))
    Creating cap  a341(r200,l4: a114(r200,l5))
    Creating cap  a342(r102,l4: a115(r102,l5))
    Creating cap  a343(r199,l4: a116(r199,l5))
    Creating cap  a344(r100,l4: a117(r100,l5))
    Creating cap  a345(r198,l4: a118(r198,l5))
    Creating cap  a346(r101,l4: a119(r101,l5))
    Creating cap  a347(r197,l4: a120(r197,l5))
    Creating cap  a348(r196,l4: a121(r196,l5))
    Creating cap  a349(r195,l4: a122(r195,l5))
    Creating cap  a350(r275,l4: a123(r275,l5))
    Creating cap  a351(r133,l4: a124(r133,l5))
    Creating cap  a352(r131,l5: a135(r131,l6))
    Creating cap  a353(r105,l5: a136(r105,l6))
    Creating cap  a354(r194,l5: a137(r194,l6))
    Creating cap  a355(r103,l5: a138(r103,l6))
    Creating cap  a356(r193,l5: a139(r193,l6))
    Creating cap  a357(r104,l5: a140(r104,l6))
    Creating cap  a358(r192,l5: a141(r192,l6))
    Creating cap  a359(r191,l5: a142(r191,l6))
    Creating cap  a360(r190,l5: a143(r190,l6))
    Creating cap  a361(r108,l5: a144(r108,l6))
    Creating cap  a362(r189,l5: a145(r189,l6))
    Creating cap  a363(r106,l5: a146(r106,l6))
    Creating cap  a364(r188,l5: a147(r188,l6))
    Creating cap  a365(r107,l5: a148(r107,l6))
    Creating cap  a366(r187,l5: a149(r187,l6))
    Creating cap  a367(r186,l5: a150(r186,l6))
    Creating cap  a368(r185,l5: a151(r185,l6))
    Creating cap  a369(r261,l5: a152(r261,l6))
    Creating cap  a370(r130,l5: a153(r130,l6))
    Creating cap  a371(r66,l6: a166(r66,l7))
    Creating cap  a372(r111,l6: a167(r111,l7))
    Creating cap  a373(r184,l6: a168(r184,l7))
    Creating cap  a374(r109,l6: a169(r109,l7))
    Creating cap  a375(r183,l6: a170(r183,l7))
    Creating cap  a376(r110,l6: a171(r110,l7))
    Creating cap  a377(r181,l6: a172(r181,l7))
    Creating cap  a378(r180,l6: a173(r180,l7))
    Creating cap  a379(r114,l6: a174(r114,l7))
    Creating cap  a380(r179,l6: a175(r179,l7))
    Creating cap  a381(r112,l6: a176(r112,l7))
    Creating cap  a382(r178,l6: a177(r178,l7))
    Creating cap  a383(r113,l6: a178(r113,l7))
    Creating cap  a384(r176,l6: a179(r176,l7))
    Creating cap  a385(r175,l6: a180(r175,l7))
    Creating cap  a386(r260,l6: a181(r260,l7))
    Creating cap  a387(r252,l6: a182(r252,l7))
    Creating cap  a388(r128,l6: a183(r128,l7))
    Creating cap  a389(r65,l7: a199(r65,l8))
    Creating cap  a390(r117,l7: a200(r117,l8))
    Creating cap  a391(r115,l7: a201(r115,l8))
    Creating cap  a392(r173,l7: a202(r173,l8))
    Creating cap  a393(r116,l7: a203(r116,l8))
    Creating cap  a394(r170,l7: a204(r170,l8))
    Creating cap  a395(r120,l7: a205(r120,l8))
    Creating cap  a396(r118,l7: a206(r118,l8))
    Creating cap  a397(r168,l7: a207(r168,l8))
    Creating cap  a398(r119,l7: a208(r119,l8))
    Creating cap  a399(r165,l7: a209(r165,l8))
    Creating cap  a400(r126,l7: a210(r126,l8))
    Creating cap  a401(r64,l8: a227(r64,l9))
    Creating cap  a402(r122,l8: a228(r122,l9))
    Creating cap  a403(r121,l8: a229(r121,l9))
    Creating cap  a404(r162,l8: a230(r162,l9))
    Creating cap  a405(r124,l8: a231(r124,l9))
    Creating cap  a406(r123,l8: a232(r123,l9))
    Creating cap  a407(r159,l8: a233(r159,l9))
    Creating cap  a408(r158,l8: a234(r158,l9))
    Creating cap  a409(r62,l8: a251(r62,l10))
    Creating cap  a410(r58,l8: a252(r58,l10))
    Creating cap  a411(r155,l8: a253(r155,l10))
    Creating cap  a412(r157,l8: a254(r157,l10))
    Creating cap  a413(r59,l8: a255(r59,l10))
    Creating cap  a414(r60,l8: a256(r60,l10))
    Creating cap  a415(r152,l8: a257(r152,l10))
    Creating cap  a416(r154,l8: a258(r154,l10))
    Creating cap  a417(r61,l8: a259(r61,l10))
    Creating cap  a418(r151,l8: a260(r151,l10))
    Creating cap  a419(r143,l0: a279(r143,l1: a31(r143,l2)))
    Creating cap  a420(r81,l0: a280(r81,l1: a32(r81,l2)))
    Creating cap  a421(r234,l0: a281(r234,l1: a33(r234,l2)))
    Creating cap  a422(r79,l0: a282(r79,l1: a34(r79,l2)))
    Creating cap  a423(r233,l0: a283(r233,l1: a35(r233,l2)))
    Creating cap  a424(r80,l0: a284(r80,l1: a36(r80,l2)))
    Creating cap  a425(r232,l0: a285(r232,l1: a37(r232,l2)))
    Creating cap  a426(r231,l0: a286(r231,l1: a38(r231,l2)))
    Creating cap  a427(r230,l0: a287(r230,l1: a39(r230,l2)))
    Creating cap  a428(r84,l0: a288(r84,l1: a40(r84,l2)))
    Creating cap  a429(r229,l0: a289(r229,l1: a41(r229,l2)))
    Creating cap  a430(r82,l0: a290(r82,l1: a42(r82,l2)))
    Creating cap  a431(r228,l0: a291(r228,l1: a43(r228,l2)))
    Creating cap  a432(r83,l0: a292(r83,l1: a44(r83,l2)))
    Creating cap  a433(r227,l0: a293(r227,l1: a45(r227,l2)))
    Creating cap  a434(r226,l0: a294(r226,l1: a46(r226,l2)))
    Creating cap  a435(r225,l0: a295(r225,l1: a47(r225,l2)))
    Creating cap  a436(r142,l0: a296(r142,l1: a48(r142,l2)))
    Creating cap  a437(r140,l1: a297(r140,l2: a55(r140,l3)))
    Creating cap  a438(r87,l1: a298(r87,l2: a56(r87,l3)))
    Creating cap  a439(r224,l1: a299(r224,l2: a57(r224,l3)))
    Creating cap  a440(r85,l1: a300(r85,l2: a58(r85,l3)))
    Creating cap  a441(r223,l1: a301(r223,l2: a59(r223,l3)))
    Creating cap  a442(r86,l1: a302(r86,l2: a60(r86,l3)))
    Creating cap  a443(r222,l1: a303(r222,l2: a61(r222,l3)))
    Creating cap  a444(r221,l1: a304(r221,l2: a62(r221,l3)))
    Creating cap  a445(r220,l1: a305(r220,l2: a63(r220,l3)))
    Creating cap  a446(r90,l1: a306(r90,l2: a64(r90,l3)))
    Creating cap  a447(r219,l1: a307(r219,l2: a65(r219,l3)))
    Creating cap  a448(r88,l1: a308(r88,l2: a66(r88,l3)))
    Creating cap  a449(r218,l1: a309(r218,l2: a67(r218,l3)))
    Creating cap  a450(r89,l1: a310(r89,l2: a68(r89,l3)))
    Creating cap  a451(r217,l1: a311(r217,l2: a69(r217,l3)))
    Creating cap  a452(r216,l1: a312(r216,l2: a70(r216,l3)))
    Creating cap  a453(r215,l1: a313(r215,l2: a71(r215,l3)))
    Creating cap  a454(r139,l1: a314(r139,l2: a72(r139,l3)))
    Creating cap  a455(r137,l2: a315(r137,l3: a80(r137,l4)))
    Creating cap  a456(r93,l2: a316(r93,l3: a81(r93,l4)))
    Creating cap  a457(r214,l2: a317(r214,l3: a82(r214,l4)))
    Creating cap  a458(r91,l2: a318(r91,l3: a83(r91,l4)))
    Creating cap  a459(r213,l2: a319(r213,l3: a84(r213,l4)))
    Creating cap  a460(r92,l2: a320(r92,l3: a85(r92,l4)))
    Creating cap  a461(r212,l2: a321(r212,l3: a86(r212,l4)))
    Creating cap  a462(r211,l2: a322(r211,l3: a87(r211,l4)))
    Creating cap  a463(r210,l2: a323(r210,l3: a88(r210,l4)))
    Creating cap  a464(r96,l2: a324(r96,l3: a89(r96,l4)))
    Creating cap  a465(r209,l2: a325(r209,l3: a90(r209,l4)))
    Creating cap  a466(r94,l2: a326(r94,l3: a91(r94,l4)))
    Creating cap  a467(r208,l2: a327(r208,l3: a92(r208,l4)))
    Creating cap  a468(r95,l2: a328(r95,l3: a93(r95,l4)))
    Creating cap  a469(r207,l2: a329(r207,l3: a94(r207,l4)))
    Creating cap  a470(r206,l2: a330(r206,l3: a95(r206,l4)))
    Creating cap  a471(r205,l2: a331(r205,l3: a96(r205,l4)))
    Creating cap  a472(r136,l2: a332(r136,l3: a97(r136,l4)))
    Creating cap  a473(r134,l3: a333(r134,l4: a106(r134,l5)))
    Creating cap  a474(r99,l3: a334(r99,l4: a107(r99,l5)))
    Creating cap  a475(r204,l3: a335(r204,l4: a108(r204,l5)))
    Creating cap  a476(r97,l3: a336(r97,l4: a109(r97,l5)))
    Creating cap  a477(r203,l3: a337(r203,l4: a110(r203,l5)))
    Creating cap  a478(r98,l3: a338(r98,l4: a111(r98,l5)))
    Creating cap  a479(r202,l3: a339(r202,l4: a112(r202,l5)))
    Creating cap  a480(r201,l3: a340(r201,l4: a113(r201,l5)))
    Creating cap  a481(r200,l3: a341(r200,l4: a114(r200,l5)))
    Creating cap  a482(r102,l3: a342(r102,l4: a115(r102,l5)))
    Creating cap  a483(r199,l3: a343(r199,l4: a116(r199,l5)))
    Creating cap  a484(r100,l3: a344(r100,l4: a117(r100,l5)))
    Creating cap  a485(r198,l3: a345(r198,l4: a118(r198,l5)))
    Creating cap  a486(r101,l3: a346(r101,l4: a119(r101,l5)))
    Creating cap  a487(r197,l3: a347(r197,l4: a120(r197,l5)))
    Creating cap  a488(r196,l3: a348(r196,l4: a121(r196,l5)))
    Creating cap  a489(r195,l3: a349(r195,l4: a122(r195,l5)))
    Creating cap  a490(r275,l3: a350(r275,l4: a123(r275,l5)))
    Creating cap  a491(r133,l3: a351(r133,l4: a124(r133,l5)))
    Creating cap  a492(r131,l4: a352(r131,l5: a135(r131,l6)))
    Creating cap  a493(r105,l4: a353(r105,l5: a136(r105,l6)))
    Creating cap  a494(r194,l4: a354(r194,l5: a137(r194,l6)))
    Creating cap  a495(r103,l4: a355(r103,l5: a138(r103,l6)))
    Creating cap  a496(r193,l4: a356(r193,l5: a139(r193,l6)))
    Creating cap  a497(r104,l4: a357(r104,l5: a140(r104,l6)))
    Creating cap  a498(r192,l4: a358(r192,l5: a141(r192,l6)))
    Creating cap  a499(r191,l4: a359(r191,l5: a142(r191,l6)))
    Creating cap  a500(r190,l4: a360(r190,l5: a143(r190,l6)))
    Creating cap  a501(r108,l4: a361(r108,l5: a144(r108,l6)))
    Creating cap  a502(r189,l4: a362(r189,l5: a145(r189,l6)))
    Creating cap  a503(r106,l4: a363(r106,l5: a146(r106,l6)))
    Creating cap  a504(r188,l4: a364(r188,l5: a147(r188,l6)))
    Creating cap  a505(r107,l4: a365(r107,l5: a148(r107,l6)))
    Creating cap  a506(r187,l4: a366(r187,l5: a149(r187,l6)))
    Creating cap  a507(r186,l4: a367(r186,l5: a150(r186,l6)))
    Creating cap  a508(r185,l4: a368(r185,l5: a151(r185,l6)))
    Creating cap  a509(r261,l4: a369(r261,l5: a152(r261,l6)))
    Creating cap  a510(r130,l4: a370(r130,l5: a153(r130,l6)))
    Creating cap  a511(r66,l5: a371(r66,l6: a166(r66,l7)))
    Creating cap  a512(r111,l5: a372(r111,l6: a167(r111,l7)))
    Creating cap  a513(r184,l5: a373(r184,l6: a168(r184,l7)))
    Creating cap  a514(r109,l5: a374(r109,l6: a169(r109,l7)))
    Creating cap  a515(r183,l5: a375(r183,l6: a170(r183,l7)))
    Creating cap  a516(r110,l5: a376(r110,l6: a171(r110,l7)))
    Creating cap  a517(r181,l5: a377(r181,l6: a172(r181,l7)))
    Creating cap  a518(r180,l5: a378(r180,l6: a173(r180,l7)))
    Creating cap  a519(r114,l5: a379(r114,l6: a174(r114,l7)))
    Creating cap  a520(r179,l5: a380(r179,l6: a175(r179,l7)))
    Creating cap  a521(r112,l5: a381(r112,l6: a176(r112,l7)))
    Creating cap  a522(r178,l5: a382(r178,l6: a177(r178,l7)))
    Creating cap  a523(r113,l5: a383(r113,l6: a178(r113,l7)))
    Creating cap  a524(r176,l5: a384(r176,l6: a179(r176,l7)))
    Creating cap  a525(r175,l5: a385(r175,l6: a180(r175,l7)))
    Creating cap  a526(r260,l5: a386(r260,l6: a181(r260,l7)))
    Creating cap  a527(r252,l5: a387(r252,l6: a182(r252,l7)))
    Creating cap  a528(r128,l5: a388(r128,l6: a183(r128,l7)))
    Creating cap  a529(r65,l6: a389(r65,l7: a199(r65,l8)))
    Creating cap  a530(r117,l6: a390(r117,l7: a200(r117,l8)))
    Creating cap  a531(r115,l6: a391(r115,l7: a201(r115,l8)))
    Creating cap  a532(r173,l6: a392(r173,l7: a202(r173,l8)))
    Creating cap  a533(r116,l6: a393(r116,l7: a203(r116,l8)))
    Creating cap  a534(r170,l6: a394(r170,l7: a204(r170,l8)))
    Creating cap  a535(r120,l6: a395(r120,l7: a205(r120,l8)))
    Creating cap  a536(r118,l6: a396(r118,l7: a206(r118,l8)))
    Creating cap  a537(r168,l6: a397(r168,l7: a207(r168,l8)))
    Creating cap  a538(r119,l6: a398(r119,l7: a208(r119,l8)))
    Creating cap  a539(r165,l6: a399(r165,l7: a209(r165,l8)))
    Creating cap  a540(r126,l6: a400(r126,l7: a210(r126,l8)))
    Creating cap  a541(r64,l7: a401(r64,l8: a227(r64,l9)))
    Creating cap  a542(r122,l7: a402(r122,l8: a228(r122,l9)))
    Creating cap  a543(r121,l7: a403(r121,l8: a229(r121,l9)))
    Creating cap  a544(r162,l7: a404(r162,l8: a230(r162,l9)))
    Creating cap  a545(r124,l7: a405(r124,l8: a231(r124,l9)))
    Creating cap  a546(r123,l7: a406(r123,l8: a232(r123,l9)))
    Creating cap  a547(r159,l7: a407(r159,l8: a233(r159,l9)))
    Creating cap  a548(r158,l7: a408(r158,l8: a234(r158,l9)))
    Creating cap  a549(r62,l7: a409(r62,l8: a251(r62,l10)))
    Creating cap  a550(r58,l7: a410(r58,l8: a252(r58,l10)))
    Creating cap  a551(r155,l7: a411(r155,l8: a253(r155,l10)))
    Creating cap  a552(r157,l7: a412(r157,l8: a254(r157,l10)))
    Creating cap  a553(r59,l7: a413(r59,l8: a255(r59,l10)))
    Creating cap  a554(r60,l7: a414(r60,l8: a256(r60,l10)))
    Creating cap  a555(r152,l7: a415(r152,l8: a257(r152,l10)))
    Creating cap  a556(r154,l7: a416(r154,l8: a258(r154,l10)))
    Creating cap  a557(r61,l7: a417(r61,l8: a259(r61,l10)))
    Creating cap  a558(r151,l7: a418(r151,l8: a260(r151,l10)))
    Creating cap  a559(r140,l0: a437(r140,l1: a297(r140,l2: a55(r140,l3))))
    Creating cap  a560(r87,l0: a438(r87,l1: a298(r87,l2: a56(r87,l3))))
    Creating cap  a561(r224,l0: a439(r224,l1: a299(r224,l2: a57(r224,l3))))
    Creating cap  a562(r85,l0: a440(r85,l1: a300(r85,l2: a58(r85,l3))))
    Creating cap  a563(r223,l0: a441(r223,l1: a301(r223,l2: a59(r223,l3))))
    Creating cap  a564(r86,l0: a442(r86,l1: a302(r86,l2: a60(r86,l3))))
    Creating cap  a565(r222,l0: a443(r222,l1: a303(r222,l2: a61(r222,l3))))
    Creating cap  a566(r221,l0: a444(r221,l1: a304(r221,l2: a62(r221,l3))))
    Creating cap  a567(r220,l0: a445(r220,l1: a305(r220,l2: a63(r220,l3))))
    Creating cap  a568(r90,l0: a446(r90,l1: a306(r90,l2: a64(r90,l3))))
    Creating cap  a569(r219,l0: a447(r219,l1: a307(r219,l2: a65(r219,l3))))
    Creating cap  a570(r88,l0: a448(r88,l1: a308(r88,l2: a66(r88,l3))))
    Creating cap  a571(r218,l0: a449(r218,l1: a309(r218,l2: a67(r218,l3))))
    Creating cap  a572(r89,l0: a450(r89,l1: a310(r89,l2: a68(r89,l3))))
    Creating cap  a573(r217,l0: a451(r217,l1: a311(r217,l2: a69(r217,l3))))
    Creating cap  a574(r216,l0: a452(r216,l1: a312(r216,l2: a70(r216,l3))))
    Creating cap  a575(r215,l0: a453(r215,l1: a313(r215,l2: a71(r215,l3))))
    Creating cap  a576(r139,l0: a454(r139,l1: a314(r139,l2: a72(r139,l3))))
    Creating cap  a577(r137,l1: a455(r137,l2: a315(r137,l3: a80(r137,l4))))
    Creating cap  a578(r93,l1: a456(r93,l2: a316(r93,l3: a81(r93,l4))))
    Creating cap  a579(r214,l1: a457(r214,l2: a317(r214,l3: a82(r214,l4))))
    Creating cap  a580(r91,l1: a458(r91,l2: a318(r91,l3: a83(r91,l4))))
    Creating cap  a581(r213,l1: a459(r213,l2: a319(r213,l3: a84(r213,l4))))
    Creating cap  a582(r92,l1: a460(r92,l2: a320(r92,l3: a85(r92,l4))))
    Creating cap  a583(r212,l1: a461(r212,l2: a321(r212,l3: a86(r212,l4))))
    Creating cap  a584(r211,l1: a462(r211,l2: a322(r211,l3: a87(r211,l4))))
    Creating cap  a585(r210,l1: a463(r210,l2: a323(r210,l3: a88(r210,l4))))
    Creating cap  a586(r96,l1: a464(r96,l2: a324(r96,l3: a89(r96,l4))))
    Creating cap  a587(r209,l1: a465(r209,l2: a325(r209,l3: a90(r209,l4))))
    Creating cap  a588(r94,l1: a466(r94,l2: a326(r94,l3: a91(r94,l4))))
    Creating cap  a589(r208,l1: a467(r208,l2: a327(r208,l3: a92(r208,l4))))
    Creating cap  a590(r95,l1: a468(r95,l2: a328(r95,l3: a93(r95,l4))))
    Creating cap  a591(r207,l1: a469(r207,l2: a329(r207,l3: a94(r207,l4))))
    Creating cap  a592(r206,l1: a470(r206,l2: a330(r206,l3: a95(r206,l4))))
    Creating cap  a593(r205,l1: a471(r205,l2: a331(r205,l3: a96(r205,l4))))
    Creating cap  a594(r136,l1: a472(r136,l2: a332(r136,l3: a97(r136,l4))))
    Creating cap  a595(r134,l2: a473(r134,l3: a333(r134,l4: a106(r134,l5))))
    Creating cap  a596(r99,l2: a474(r99,l3: a334(r99,l4: a107(r99,l5))))
    Creating cap  a597(r204,l2: a475(r204,l3: a335(r204,l4: a108(r204,l5))))
    Creating cap  a598(r97,l2: a476(r97,l3: a336(r97,l4: a109(r97,l5))))
    Creating cap  a599(r203,l2: a477(r203,l3: a337(r203,l4: a110(r203,l5))))
    Creating cap  a600(r98,l2: a478(r98,l3: a338(r98,l4: a111(r98,l5))))
    Creating cap  a601(r202,l2: a479(r202,l3: a339(r202,l4: a112(r202,l5))))
    Creating cap  a602(r201,l2: a480(r201,l3: a340(r201,l4: a113(r201,l5))))
    Creating cap  a603(r200,l2: a481(r200,l3: a341(r200,l4: a114(r200,l5))))
    Creating cap  a604(r102,l2: a482(r102,l3: a342(r102,l4: a115(r102,l5))))
    Creating cap  a605(r199,l2: a483(r199,l3: a343(r199,l4: a116(r199,l5))))
    Creating cap  a606(r100,l2: a484(r100,l3: a344(r100,l4: a117(r100,l5))))
    Creating cap  a607(r198,l2: a485(r198,l3: a345(r198,l4: a118(r198,l5))))
    Creating cap  a608(r101,l2: a486(r101,l3: a346(r101,l4: a119(r101,l5))))
    Creating cap  a609(r197,l2: a487(r197,l3: a347(r197,l4: a120(r197,l5))))
    Creating cap  a610(r196,l2: a488(r196,l3: a348(r196,l4: a121(r196,l5))))
    Creating cap  a611(r195,l2: a489(r195,l3: a349(r195,l4: a122(r195,l5))))
    Creating cap  a612(r275,l2: a490(r275,l3: a350(r275,l4: a123(r275,l5))))
    Creating cap  a613(r133,l2: a491(r133,l3: a351(r133,l4: a124(r133,l5))))
    Creating cap  a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6))))
    Creating cap  a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6))))
    Creating cap  a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6))))
    Creating cap  a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6))))
    Creating cap  a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6))))
    Creating cap  a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6))))
    Creating cap  a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6))))
    Creating cap  a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6))))
    Creating cap  a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6))))
    Creating cap  a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6))))
    Creating cap  a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6))))
    Creating cap  a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6))))
    Creating cap  a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6))))
    Creating cap  a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6))))
    Creating cap  a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6))))
    Creating cap  a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6))))
    Creating cap  a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6))))
    Creating cap  a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6))))
    Creating cap  a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6))))
    Creating cap  a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7))))
    Creating cap  a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7))))
    Creating cap  a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7))))
    Creating cap  a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7))))
    Creating cap  a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7))))
    Creating cap  a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7))))
    Creating cap  a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7))))
    Creating cap  a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7))))
    Creating cap  a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7))))
    Creating cap  a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7))))
    Creating cap  a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7))))
    Creating cap  a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7))))
    Creating cap  a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7))))
    Creating cap  a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7))))
    Creating cap  a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7))))
    Creating cap  a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7))))
    Creating cap  a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7))))
    Creating cap  a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7))))
    Creating cap  a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8))))
    Creating cap  a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8))))
    Creating cap  a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8))))
    Creating cap  a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8))))
    Creating cap  a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8))))
    Creating cap  a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8))))
    Creating cap  a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8))))
    Creating cap  a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8))))
    Creating cap  a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8))))
    Creating cap  a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8))))
    Creating cap  a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8))))
    Creating cap  a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8))))
    Creating cap  a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))
    Creating cap  a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))
    Creating cap  a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))
    Creating cap  a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))
    Creating cap  a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))
    Creating cap  a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))
    Creating cap  a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))
    Creating cap  a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))
    Creating cap  a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))
    Creating cap  a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))
    Creating cap  a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))
    Creating cap  a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))
    Creating cap  a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))
    Creating cap  a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))
    Creating cap  a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))
    Creating cap  a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))
    Creating cap  a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))
    Creating cap  a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))
    Creating cap  a681(r137,l0: a577(r137,l1: a455(r137,l2: a315(r137,l3: a80(r137,l4)))))
    Creating cap  a682(r93,l0: a578(r93,l1: a456(r93,l2: a316(r93,l3: a81(r93,l4)))))
    Creating cap  a683(r214,l0: a579(r214,l1: a457(r214,l2: a317(r214,l3: a82(r214,l4)))))
    Creating cap  a684(r91,l0: a580(r91,l1: a458(r91,l2: a318(r91,l3: a83(r91,l4)))))
    Creating cap  a685(r213,l0: a581(r213,l1: a459(r213,l2: a319(r213,l3: a84(r213,l4)))))
    Creating cap  a686(r92,l0: a582(r92,l1: a460(r92,l2: a320(r92,l3: a85(r92,l4)))))
    Creating cap  a687(r212,l0: a583(r212,l1: a461(r212,l2: a321(r212,l3: a86(r212,l4)))))
    Creating cap  a688(r211,l0: a584(r211,l1: a462(r211,l2: a322(r211,l3: a87(r211,l4)))))
    Creating cap  a689(r210,l0: a585(r210,l1: a463(r210,l2: a323(r210,l3: a88(r210,l4)))))
    Creating cap  a690(r96,l0: a586(r96,l1: a464(r96,l2: a324(r96,l3: a89(r96,l4)))))
    Creating cap  a691(r209,l0: a587(r209,l1: a465(r209,l2: a325(r209,l3: a90(r209,l4)))))
    Creating cap  a692(r94,l0: a588(r94,l1: a466(r94,l2: a326(r94,l3: a91(r94,l4)))))
    Creating cap  a693(r208,l0: a589(r208,l1: a467(r208,l2: a327(r208,l3: a92(r208,l4)))))
    Creating cap  a694(r95,l0: a590(r95,l1: a468(r95,l2: a328(r95,l3: a93(r95,l4)))))
    Creating cap  a695(r207,l0: a591(r207,l1: a469(r207,l2: a329(r207,l3: a94(r207,l4)))))
    Creating cap  a696(r206,l0: a592(r206,l1: a470(r206,l2: a330(r206,l3: a95(r206,l4)))))
    Creating cap  a697(r205,l0: a593(r205,l1: a471(r205,l2: a331(r205,l3: a96(r205,l4)))))
    Creating cap  a698(r136,l0: a594(r136,l1: a472(r136,l2: a332(r136,l3: a97(r136,l4)))))
    Creating cap  a699(r134,l1: a595(r134,l2: a473(r134,l3: a333(r134,l4: a106(r134,l5)))))
    Creating cap  a700(r99,l1: a596(r99,l2: a474(r99,l3: a334(r99,l4: a107(r99,l5)))))
    Creating cap  a701(r204,l1: a597(r204,l2: a475(r204,l3: a335(r204,l4: a108(r204,l5)))))
    Creating cap  a702(r97,l1: a598(r97,l2: a476(r97,l3: a336(r97,l4: a109(r97,l5)))))
    Creating cap  a703(r203,l1: a599(r203,l2: a477(r203,l3: a337(r203,l4: a110(r203,l5)))))
    Creating cap  a704(r98,l1: a600(r98,l2: a478(r98,l3: a338(r98,l4: a111(r98,l5)))))
    Creating cap  a705(r202,l1: a601(r202,l2: a479(r202,l3: a339(r202,l4: a112(r202,l5)))))
    Creating cap  a706(r201,l1: a602(r201,l2: a480(r201,l3: a340(r201,l4: a113(r201,l5)))))
    Creating cap  a707(r200,l1: a603(r200,l2: a481(r200,l3: a341(r200,l4: a114(r200,l5)))))
    Creating cap  a708(r102,l1: a604(r102,l2: a482(r102,l3: a342(r102,l4: a115(r102,l5)))))
    Creating cap  a709(r199,l1: a605(r199,l2: a483(r199,l3: a343(r199,l4: a116(r199,l5)))))
    Creating cap  a710(r100,l1: a606(r100,l2: a484(r100,l3: a344(r100,l4: a117(r100,l5)))))
    Creating cap  a711(r198,l1: a607(r198,l2: a485(r198,l3: a345(r198,l4: a118(r198,l5)))))
    Creating cap  a712(r101,l1: a608(r101,l2: a486(r101,l3: a346(r101,l4: a119(r101,l5)))))
    Creating cap  a713(r197,l1: a609(r197,l2: a487(r197,l3: a347(r197,l4: a120(r197,l5)))))
    Creating cap  a714(r196,l1: a610(r196,l2: a488(r196,l3: a348(r196,l4: a121(r196,l5)))))
    Creating cap  a715(r195,l1: a611(r195,l2: a489(r195,l3: a349(r195,l4: a122(r195,l5)))))
    Creating cap  a716(r275,l1: a612(r275,l2: a490(r275,l3: a350(r275,l4: a123(r275,l5)))))
    Creating cap  a717(r133,l1: a613(r133,l2: a491(r133,l3: a351(r133,l4: a124(r133,l5)))))
    Creating cap  a718(r131,l2: a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6)))))
    Creating cap  a719(r105,l2: a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6)))))
    Creating cap  a720(r194,l2: a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6)))))
    Creating cap  a721(r103,l2: a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6)))))
    Creating cap  a722(r193,l2: a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6)))))
    Creating cap  a723(r104,l2: a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6)))))
    Creating cap  a724(r192,l2: a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6)))))
    Creating cap  a725(r191,l2: a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6)))))
    Creating cap  a726(r190,l2: a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6)))))
    Creating cap  a727(r108,l2: a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6)))))
    Creating cap  a728(r189,l2: a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6)))))
    Creating cap  a729(r106,l2: a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6)))))
    Creating cap  a730(r188,l2: a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6)))))
    Creating cap  a731(r107,l2: a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6)))))
    Creating cap  a732(r187,l2: a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6)))))
    Creating cap  a733(r186,l2: a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6)))))
    Creating cap  a734(r185,l2: a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6)))))
    Creating cap  a735(r261,l2: a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6)))))
    Creating cap  a736(r130,l2: a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6)))))
    Creating cap  a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7)))))
    Creating cap  a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7)))))
    Creating cap  a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7)))))
    Creating cap  a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7)))))
    Creating cap  a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7)))))
    Creating cap  a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7)))))
    Creating cap  a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7)))))
    Creating cap  a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7)))))
    Creating cap  a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7)))))
    Creating cap  a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7)))))
    Creating cap  a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7)))))
    Creating cap  a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7)))))
    Creating cap  a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7)))))
    Creating cap  a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7)))))
    Creating cap  a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7)))))
    Creating cap  a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7)))))
    Creating cap  a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7)))))
    Creating cap  a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7)))))
    Creating cap  a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8)))))
    Creating cap  a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8)))))
    Creating cap  a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8)))))
    Creating cap  a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8)))))
    Creating cap  a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8)))))
    Creating cap  a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8)))))
    Creating cap  a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8)))))
    Creating cap  a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8)))))
    Creating cap  a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8)))))
    Creating cap  a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8)))))
    Creating cap  a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8)))))
    Creating cap  a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8)))))
    Creating cap  a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9)))))
    Creating cap  a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9)))))
    Creating cap  a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9)))))
    Creating cap  a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9)))))
    Creating cap  a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9)))))
    Creating cap  a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9)))))
    Creating cap  a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9)))))
    Creating cap  a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9)))))
    Creating cap  a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10)))))
    Creating cap  a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10)))))
    Creating cap  a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10)))))
    Creating cap  a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10)))))
    Creating cap  a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10)))))
    Creating cap  a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10)))))
    Creating cap  a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10)))))
    Creating cap  a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10)))))
    Creating cap  a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10)))))
    Creating cap  a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10)))))
    Creating cap  a785(r134,l0: a699(r134,l1: a595(r134,l2: a473(r134,l3: a333(r134,l4: a106(r134,l5))))))
    Creating cap  a786(r99,l0: a700(r99,l1: a596(r99,l2: a474(r99,l3: a334(r99,l4: a107(r99,l5))))))
    Creating cap  a787(r204,l0: a701(r204,l1: a597(r204,l2: a475(r204,l3: a335(r204,l4: a108(r204,l5))))))
    Creating cap  a788(r97,l0: a702(r97,l1: a598(r97,l2: a476(r97,l3: a336(r97,l4: a109(r97,l5))))))
    Creating cap  a789(r203,l0: a703(r203,l1: a599(r203,l2: a477(r203,l3: a337(r203,l4: a110(r203,l5))))))
    Creating cap  a790(r98,l0: a704(r98,l1: a600(r98,l2: a478(r98,l3: a338(r98,l4: a111(r98,l5))))))
    Creating cap  a791(r202,l0: a705(r202,l1: a601(r202,l2: a479(r202,l3: a339(r202,l4: a112(r202,l5))))))
    Creating cap  a792(r201,l0: a706(r201,l1: a602(r201,l2: a480(r201,l3: a340(r201,l4: a113(r201,l5))))))
    Creating cap  a793(r200,l0: a707(r200,l1: a603(r200,l2: a481(r200,l3: a341(r200,l4: a114(r200,l5))))))
    Creating cap  a794(r102,l0: a708(r102,l1: a604(r102,l2: a482(r102,l3: a342(r102,l4: a115(r102,l5))))))
    Creating cap  a795(r199,l0: a709(r199,l1: a605(r199,l2: a483(r199,l3: a343(r199,l4: a116(r199,l5))))))
    Creating cap  a796(r100,l0: a710(r100,l1: a606(r100,l2: a484(r100,l3: a344(r100,l4: a117(r100,l5))))))
    Creating cap  a797(r198,l0: a711(r198,l1: a607(r198,l2: a485(r198,l3: a345(r198,l4: a118(r198,l5))))))
    Creating cap  a798(r101,l0: a712(r101,l1: a608(r101,l2: a486(r101,l3: a346(r101,l4: a119(r101,l5))))))
    Creating cap  a799(r197,l0: a713(r197,l1: a609(r197,l2: a487(r197,l3: a347(r197,l4: a120(r197,l5))))))
    Creating cap  a800(r196,l0: a714(r196,l1: a610(r196,l2: a488(r196,l3: a348(r196,l4: a121(r196,l5))))))
    Creating cap  a801(r195,l0: a715(r195,l1: a611(r195,l2: a489(r195,l3: a349(r195,l4: a122(r195,l5))))))
    Creating cap  a802(r275,l0: a716(r275,l1: a612(r275,l2: a490(r275,l3: a350(r275,l4: a123(r275,l5))))))
    Creating cap  a803(r133,l0: a717(r133,l1: a613(r133,l2: a491(r133,l3: a351(r133,l4: a124(r133,l5))))))
    Creating cap  a804(r131,l1: a718(r131,l2: a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6))))))
    Creating cap  a805(r105,l1: a719(r105,l2: a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6))))))
    Creating cap  a806(r194,l1: a720(r194,l2: a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6))))))
    Creating cap  a807(r103,l1: a721(r103,l2: a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6))))))
    Creating cap  a808(r193,l1: a722(r193,l2: a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6))))))
    Creating cap  a809(r104,l1: a723(r104,l2: a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6))))))
    Creating cap  a810(r192,l1: a724(r192,l2: a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6))))))
    Creating cap  a811(r191,l1: a725(r191,l2: a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6))))))
    Creating cap  a812(r190,l1: a726(r190,l2: a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6))))))
    Creating cap  a813(r108,l1: a727(r108,l2: a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6))))))
    Creating cap  a814(r189,l1: a728(r189,l2: a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6))))))
    Creating cap  a815(r106,l1: a729(r106,l2: a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6))))))
    Creating cap  a816(r188,l1: a730(r188,l2: a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6))))))
    Creating cap  a817(r107,l1: a731(r107,l2: a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6))))))
    Creating cap  a818(r187,l1: a732(r187,l2: a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6))))))
    Creating cap  a819(r186,l1: a733(r186,l2: a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6))))))
    Creating cap  a820(r185,l1: a734(r185,l2: a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6))))))
    Creating cap  a821(r261,l1: a735(r261,l2: a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6))))))
    Creating cap  a822(r130,l1: a736(r130,l2: a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6))))))
    Creating cap  a823(r66,l2: a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7))))))
    Creating cap  a824(r111,l2: a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7))))))
    Creating cap  a825(r184,l2: a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7))))))
    Creating cap  a826(r109,l2: a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7))))))
    Creating cap  a827(r183,l2: a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7))))))
    Creating cap  a828(r110,l2: a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7))))))
    Creating cap  a829(r181,l2: a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7))))))
    Creating cap  a830(r180,l2: a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7))))))
    Creating cap  a831(r114,l2: a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7))))))
    Creating cap  a832(r179,l2: a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7))))))
    Creating cap  a833(r112,l2: a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7))))))
    Creating cap  a834(r178,l2: a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7))))))
    Creating cap  a835(r113,l2: a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7))))))
    Creating cap  a836(r176,l2: a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7))))))
    Creating cap  a837(r175,l2: a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7))))))
    Creating cap  a838(r260,l2: a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7))))))
    Creating cap  a839(r252,l2: a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7))))))
    Creating cap  a840(r128,l2: a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7))))))
    Creating cap  a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8))))))
    Creating cap  a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8))))))
    Creating cap  a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8))))))
    Creating cap  a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8))))))
    Creating cap  a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8))))))
    Creating cap  a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8))))))
    Creating cap  a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8))))))
    Creating cap  a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8))))))
    Creating cap  a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8))))))
    Creating cap  a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8))))))
    Creating cap  a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8))))))
    Creating cap  a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8))))))
    Creating cap  a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))))
    Creating cap  a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))))
    Creating cap  a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))))
    Creating cap  a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))))
    Creating cap  a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))))
    Creating cap  a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))))
    Creating cap  a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))))
    Creating cap  a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))))
    Creating cap  a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))))
    Creating cap  a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))))
    Creating cap  a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))))
    Creating cap  a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))))
    Creating cap  a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))))
    Creating cap  a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))))
    Creating cap  a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))))
    Creating cap  a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))))
    Creating cap  a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))))
    Creating cap  a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))))
    Creating cap  a871(r131,l0: a804(r131,l1: a718(r131,l2: a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6)))))))
    Creating cap  a872(r105,l0: a805(r105,l1: a719(r105,l2: a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6)))))))
    Creating cap  a873(r194,l0: a806(r194,l1: a720(r194,l2: a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6)))))))
    Creating cap  a874(r103,l0: a807(r103,l1: a721(r103,l2: a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6)))))))
    Creating cap  a875(r193,l0: a808(r193,l1: a722(r193,l2: a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6)))))))
    Creating cap  a876(r104,l0: a809(r104,l1: a723(r104,l2: a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6)))))))
    Creating cap  a877(r192,l0: a810(r192,l1: a724(r192,l2: a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6)))))))
    Creating cap  a878(r191,l0: a811(r191,l1: a725(r191,l2: a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6)))))))
    Creating cap  a879(r190,l0: a812(r190,l1: a726(r190,l2: a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6)))))))
    Creating cap  a880(r108,l0: a813(r108,l1: a727(r108,l2: a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6)))))))
    Creating cap  a881(r189,l0: a814(r189,l1: a728(r189,l2: a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6)))))))
    Creating cap  a882(r106,l0: a815(r106,l1: a729(r106,l2: a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6)))))))
    Creating cap  a883(r188,l0: a816(r188,l1: a730(r188,l2: a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6)))))))
    Creating cap  a884(r107,l0: a817(r107,l1: a731(r107,l2: a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6)))))))
    Creating cap  a885(r187,l0: a818(r187,l1: a732(r187,l2: a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6)))))))
    Creating cap  a886(r186,l0: a819(r186,l1: a733(r186,l2: a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6)))))))
    Creating cap  a887(r185,l0: a820(r185,l1: a734(r185,l2: a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6)))))))
    Creating cap  a888(r261,l0: a821(r261,l1: a735(r261,l2: a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6)))))))
    Creating cap  a889(r130,l0: a822(r130,l1: a736(r130,l2: a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6)))))))
    Creating cap  a890(r66,l1: a823(r66,l2: a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7)))))))
    Creating cap  a891(r111,l1: a824(r111,l2: a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7)))))))
    Creating cap  a892(r184,l1: a825(r184,l2: a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7)))))))
    Creating cap  a893(r109,l1: a826(r109,l2: a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7)))))))
    Creating cap  a894(r183,l1: a827(r183,l2: a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7)))))))
    Creating cap  a895(r110,l1: a828(r110,l2: a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7)))))))
    Creating cap  a896(r181,l1: a829(r181,l2: a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7)))))))
    Creating cap  a897(r180,l1: a830(r180,l2: a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7)))))))
    Creating cap  a898(r114,l1: a831(r114,l2: a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7)))))))
    Creating cap  a899(r179,l1: a832(r179,l2: a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7)))))))
    Creating cap  a900(r112,l1: a833(r112,l2: a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7)))))))
    Creating cap  a901(r178,l1: a834(r178,l2: a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7)))))))
    Creating cap  a902(r113,l1: a835(r113,l2: a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7)))))))
    Creating cap  a903(r176,l1: a836(r176,l2: a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7)))))))
    Creating cap  a904(r175,l1: a837(r175,l2: a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7)))))))
    Creating cap  a905(r260,l1: a838(r260,l2: a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7)))))))
    Creating cap  a906(r252,l1: a839(r252,l2: a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7)))))))
    Creating cap  a907(r128,l1: a840(r128,l2: a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7)))))))
    Creating cap  a908(r65,l2: a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8)))))))
    Creating cap  a909(r117,l2: a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8)))))))
    Creating cap  a910(r115,l2: a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8)))))))
    Creating cap  a911(r173,l2: a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8)))))))
    Creating cap  a912(r116,l2: a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8)))))))
    Creating cap  a913(r170,l2: a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8)))))))
    Creating cap  a914(r120,l2: a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8)))))))
    Creating cap  a915(r118,l2: a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8)))))))
    Creating cap  a916(r168,l2: a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8)))))))
    Creating cap  a917(r119,l2: a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8)))))))
    Creating cap  a918(r165,l2: a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8)))))))
    Creating cap  a919(r126,l2: a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8)))))))
    Creating cap  a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9)))))))
    Creating cap  a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9)))))))
    Creating cap  a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9)))))))
    Creating cap  a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9)))))))
    Creating cap  a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9)))))))
    Creating cap  a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9)))))))
    Creating cap  a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9)))))))
    Creating cap  a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9)))))))
    Creating cap  a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10)))))))
    Creating cap  a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10)))))))
    Creating cap  a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10)))))))
    Creating cap  a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10)))))))
    Creating cap  a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10)))))))
    Creating cap  a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10)))))))
    Creating cap  a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10)))))))
    Creating cap  a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10)))))))
    Creating cap  a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10)))))))
    Creating cap  a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10)))))))
    Creating cap  a938(r66,l0: a890(r66,l1: a823(r66,l2: a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7))))))))
    Creating cap  a939(r111,l0: a891(r111,l1: a824(r111,l2: a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7))))))))
    Creating cap  a940(r184,l0: a892(r184,l1: a825(r184,l2: a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7))))))))
    Creating cap  a941(r109,l0: a893(r109,l1: a826(r109,l2: a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7))))))))
    Creating cap  a942(r183,l0: a894(r183,l1: a827(r183,l2: a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7))))))))
    Creating cap  a943(r110,l0: a895(r110,l1: a828(r110,l2: a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7))))))))
    Creating cap  a944(r181,l0: a896(r181,l1: a829(r181,l2: a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7))))))))
    Creating cap  a945(r180,l0: a897(r180,l1: a830(r180,l2: a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7))))))))
    Creating cap  a946(r114,l0: a898(r114,l1: a831(r114,l2: a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7))))))))
    Creating cap  a947(r179,l0: a899(r179,l1: a832(r179,l2: a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7))))))))
    Creating cap  a948(r112,l0: a900(r112,l1: a833(r112,l2: a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7))))))))
    Creating cap  a949(r178,l0: a901(r178,l1: a834(r178,l2: a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7))))))))
    Creating cap  a950(r113,l0: a902(r113,l1: a835(r113,l2: a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7))))))))
    Creating cap  a951(r176,l0: a903(r176,l1: a836(r176,l2: a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7))))))))
    Creating cap  a952(r175,l0: a904(r175,l1: a837(r175,l2: a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7))))))))
    Creating cap  a953(r260,l0: a905(r260,l1: a838(r260,l2: a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7))))))))
    Creating cap  a954(r252,l0: a906(r252,l1: a839(r252,l2: a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7))))))))
    Creating cap  a955(r128,l0: a907(r128,l1: a840(r128,l2: a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7))))))))
    Creating cap  a956(r65,l1: a908(r65,l2: a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8))))))))
    Creating cap  a957(r117,l1: a909(r117,l2: a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8))))))))
    Creating cap  a958(r115,l1: a910(r115,l2: a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8))))))))
    Creating cap  a959(r173,l1: a911(r173,l2: a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8))))))))
    Creating cap  a960(r116,l1: a912(r116,l2: a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8))))))))
    Creating cap  a961(r170,l1: a913(r170,l2: a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8))))))))
    Creating cap  a962(r120,l1: a914(r120,l2: a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8))))))))
    Creating cap  a963(r118,l1: a915(r118,l2: a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8))))))))
    Creating cap  a964(r168,l1: a916(r168,l2: a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8))))))))
    Creating cap  a965(r119,l1: a917(r119,l2: a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8))))))))
    Creating cap  a966(r165,l1: a918(r165,l2: a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8))))))))
    Creating cap  a967(r126,l1: a919(r126,l2: a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8))))))))
    Creating cap  a968(r64,l2: a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))))))
    Creating cap  a969(r122,l2: a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))))))
    Creating cap  a970(r121,l2: a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))))))
    Creating cap  a971(r162,l2: a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))))))
    Creating cap  a972(r124,l2: a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))))))
    Creating cap  a973(r123,l2: a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))))))
    Creating cap  a974(r159,l2: a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))))))
    Creating cap  a975(r158,l2: a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))))))
    Creating cap  a976(r62,l2: a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))))))
    Creating cap  a977(r58,l2: a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))))))
    Creating cap  a978(r155,l2: a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))))))
    Creating cap  a979(r157,l2: a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))))))
    Creating cap  a980(r59,l2: a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))))))
    Creating cap  a981(r60,l2: a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))))))
    Creating cap  a982(r152,l2: a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))))))
    Creating cap  a983(r154,l2: a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))))))
    Creating cap  a984(r61,l2: a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))))))
    Creating cap  a985(r151,l2: a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))))))
    Creating cap  a986(r65,l0: a956(r65,l1: a908(r65,l2: a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8)))))))))
    Creating cap  a987(r117,l0: a957(r117,l1: a909(r117,l2: a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8)))))))))
    Creating cap  a988(r115,l0: a958(r115,l1: a910(r115,l2: a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8)))))))))
    Creating cap  a989(r173,l0: a959(r173,l1: a911(r173,l2: a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8)))))))))
    Creating cap  a990(r116,l0: a960(r116,l1: a912(r116,l2: a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8)))))))))
    Creating cap  a991(r170,l0: a961(r170,l1: a913(r170,l2: a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8)))))))))
    Creating cap  a992(r120,l0: a962(r120,l1: a914(r120,l2: a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8)))))))))
    Creating cap  a993(r118,l0: a963(r118,l1: a915(r118,l2: a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8)))))))))
    Creating cap  a994(r168,l0: a964(r168,l1: a916(r168,l2: a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8)))))))))
    Creating cap  a995(r119,l0: a965(r119,l1: a917(r119,l2: a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8)))))))))
    Creating cap  a996(r165,l0: a966(r165,l1: a918(r165,l2: a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8)))))))))
    Creating cap  a997(r126,l0: a967(r126,l1: a919(r126,l2: a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8)))))))))
    Creating cap  a998(r64,l1: a968(r64,l2: a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9)))))))))
    Creating cap  a999(r122,l1: a969(r122,l2: a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9)))))))))
    Creating cap  a1000(r121,l1: a970(r121,l2: a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9)))))))))
    Creating cap  a1001(r162,l1: a971(r162,l2: a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9)))))))))
    Creating cap  a1002(r124,l1: a972(r124,l2: a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9)))))))))
    Creating cap  a1003(r123,l1: a973(r123,l2: a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9)))))))))
    Creating cap  a1004(r159,l1: a974(r159,l2: a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9)))))))))
    Creating cap  a1005(r158,l1: a975(r158,l2: a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9)))))))))
    Creating cap  a1006(r62,l1: a976(r62,l2: a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10)))))))))
    Creating cap  a1007(r58,l1: a977(r58,l2: a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10)))))))))
    Creating cap  a1008(r155,l1: a978(r155,l2: a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10)))))))))
    Creating cap  a1009(r157,l1: a979(r157,l2: a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10)))))))))
    Creating cap  a1010(r59,l1: a980(r59,l2: a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10)))))))))
    Creating cap  a1011(r60,l1: a981(r60,l2: a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10)))))))))
    Creating cap  a1012(r152,l1: a982(r152,l2: a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10)))))))))
    Creating cap  a1013(r154,l1: a983(r154,l2: a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10)))))))))
    Creating cap  a1014(r61,l1: a984(r61,l2: a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10)))))))))
    Creating cap  a1015(r151,l1: a985(r151,l2: a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10)))))))))
    Creating cap  a1016(r64,l0: a998(r64,l1: a968(r64,l2: a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))))))))
    Creating cap  a1017(r122,l0: a999(r122,l1: a969(r122,l2: a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))))))))
    Creating cap  a1018(r121,l0: a1000(r121,l1: a970(r121,l2: a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))))))))
    Creating cap  a1019(r162,l0: a1001(r162,l1: a971(r162,l2: a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))))))))
    Creating cap  a1020(r124,l0: a1002(r124,l1: a972(r124,l2: a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))))))))
    Creating cap  a1021(r123,l0: a1003(r123,l1: a973(r123,l2: a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))))))))
    Creating cap  a1022(r159,l0: a1004(r159,l1: a974(r159,l2: a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))))))))
    Creating cap  a1023(r158,l0: a1005(r158,l1: a975(r158,l2: a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))))))))
    Creating cap  a1024(r62,l0: a1006(r62,l1: a976(r62,l2: a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))))))))
    Creating cap  a1025(r58,l0: a1007(r58,l1: a977(r58,l2: a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))))))))
    Creating cap  a1026(r155,l0: a1008(r155,l1: a978(r155,l2: a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))))))))
    Creating cap  a1027(r157,l0: a1009(r157,l1: a979(r157,l2: a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))))))))
    Creating cap  a1028(r59,l0: a1010(r59,l1: a980(r59,l2: a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))))))))
    Creating cap  a1029(r60,l0: a1011(r60,l1: a981(r60,l2: a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))))))))
    Creating cap  a1030(r152,l0: a1012(r152,l1: a982(r152,l2: a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))))))))
    Creating cap  a1031(r154,l0: a1013(r154,l1: a983(r154,l2: a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))))))))
    Creating cap  a1032(r61,l0: a1014(r61,l1: a984(r61,l2: a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))))))))
    Creating cap  a1033(r151,l0: a1015(r151,l1: a985(r151,l2: a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))))))))
+++Allocating 84048 bytes for conflict table (uncompressed size 140624)
;; a0(r322,l0) conflicts: a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a262(r75,l0) a263(r244,l0) a264(r73,l0) a265(r243,l0) a266(r74,l0) a267(r242,l0) a268(r241,l0) a269(r240,l0) a270(r78,l0) a271(r239,l0) a272(r76,l0) a273(r238,l0) a274(r77,l0) a275(r237,l0) a276(r236,l0) a277(r235,l0) a278(r145,l0) a419(r143,l0) a420(r81,l0) a421(r234,l0) a422(r79,l0) a423(r233,l0) a424(r80,l0) a425(r232,l0) a426(r231,l0) a427(r230,l0) a428(r84,l0) a429(r229,l0) a430(r82,l0) a431(r228,l0) a432(r83,l0) a433(r227,l0) a434(r226,l0) a435(r225,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0) a561(r224,l0) a562(r85,l0) a563(r223,l0) a564(r86,l0) a565(r222,l0) a566(r221,l0) a567(r220,l0) a568(r90,l0) a569(r219,l0) a570(r88,l0) a571(r218,l0) a572(r89,l0) a573(r217,l0) a574(r216,l0) a575(r215,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0) a683(r214,l0) a684(r91,l0) a685(r213,l0) a686(r92,l0) a687(r212,l0) a688(r211,l0) a689(r210,l0) a690(r96,l0) a691(r209,l0) a692(r94,l0) a693(r208,l0) a694(r95,l0) a695(r207,l0) a696(r206,l0) a697(r205,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0) a787(r204,l0) a788(r97,l0) a789(r203,l0) a790(r98,l0) a791(r202,l0) a792(r201,l0) a793(r200,l0) a794(r102,l0) a795(r199,l0) a796(r100,l0) a797(r198,l0) a798(r101,l0) a799(r197,l0) a800(r196,l0) a801(r195,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a1(r321,l0) conflicts: a0(r322,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a262(r75,l0) a263(r244,l0) a264(r73,l0) a265(r243,l0) a266(r74,l0) a267(r242,l0) a268(r241,l0) a269(r240,l0) a270(r78,l0) a271(r239,l0) a272(r76,l0) a273(r238,l0) a274(r77,l0) a275(r237,l0) a276(r236,l0) a277(r235,l0) a278(r145,l0) a419(r143,l0) a420(r81,l0) a421(r234,l0) a422(r79,l0) a423(r233,l0) a424(r80,l0) a425(r232,l0) a426(r231,l0) a427(r230,l0) a428(r84,l0) a429(r229,l0) a430(r82,l0) a431(r228,l0) a432(r83,l0) a433(r227,l0) a434(r226,l0) a435(r225,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0) a561(r224,l0) a562(r85,l0) a563(r223,l0) a564(r86,l0) a565(r222,l0) a566(r221,l0) a567(r220,l0) a568(r90,l0) a569(r219,l0) a570(r88,l0) a571(r218,l0) a572(r89,l0) a573(r217,l0) a574(r216,l0) a575(r215,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0) a683(r214,l0) a684(r91,l0) a685(r213,l0) a686(r92,l0) a687(r212,l0) a688(r211,l0) a689(r210,l0) a690(r96,l0) a691(r209,l0) a692(r94,l0) a693(r208,l0) a694(r95,l0) a695(r207,l0) a696(r206,l0) a697(r205,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0) a787(r204,l0) a788(r97,l0) a789(r203,l0) a790(r98,l0) a791(r202,l0) a792(r201,l0) a793(r200,l0) a794(r102,l0) a795(r199,l0) a796(r100,l0) a797(r198,l0) a798(r101,l0) a799(r197,l0) a800(r196,l0) a801(r195,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a2(r149,l0) conflicts: a0(r322,l0) a1(r321,l0) a3(r148,l0) a261(r146,l0) a262(r75,l0) a263(r244,l0) a264(r73,l0) a265(r243,l0) a266(r74,l0) a267(r242,l0) a268(r241,l0) a269(r240,l0) a270(r78,l0) a271(r239,l0) a272(r76,l0) a273(r238,l0) a274(r77,l0) a275(r237,l0) a276(r236,l0) a277(r235,l0) a278(r145,l0) a419(r143,l0) a420(r81,l0) a421(r234,l0) a422(r79,l0) a423(r233,l0) a424(r80,l0) a425(r232,l0) a426(r231,l0) a427(r230,l0) a428(r84,l0) a429(r229,l0) a430(r82,l0) a431(r228,l0) a432(r83,l0) a433(r227,l0) a434(r226,l0) a435(r225,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0) a561(r224,l0) a562(r85,l0) a563(r223,l0) a564(r86,l0) a565(r222,l0) a566(r221,l0) a567(r220,l0) a568(r90,l0) a569(r219,l0) a570(r88,l0) a571(r218,l0) a572(r89,l0) a573(r217,l0) a574(r216,l0) a575(r215,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0) a683(r214,l0) a684(r91,l0) a685(r213,l0) a686(r92,l0) a687(r212,l0) a688(r211,l0) a689(r210,l0) a690(r96,l0) a691(r209,l0) a692(r94,l0) a693(r208,l0) a694(r95,l0) a695(r207,l0) a696(r206,l0) a697(r205,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0) a787(r204,l0) a788(r97,l0) a789(r203,l0) a790(r98,l0) a791(r202,l0) a792(r201,l0) a793(r200,l0) a794(r102,l0) a795(r199,l0) a796(r100,l0) a797(r198,l0) a798(r101,l0) a799(r197,l0) a800(r196,l0) a801(r195,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a3(r148,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a261(r146,l0) a262(r75,l0) a263(r244,l0) a264(r73,l0) a265(r243,l0) a266(r74,l0) a267(r242,l0) a268(r241,l0) a269(r240,l0) a270(r78,l0) a271(r239,l0) a272(r76,l0) a273(r238,l0) a274(r77,l0) a275(r237,l0) a276(r236,l0) a277(r235,l0) a278(r145,l0) a419(r143,l0) a420(r81,l0) a421(r234,l0) a422(r79,l0) a423(r233,l0) a424(r80,l0) a425(r232,l0) a426(r231,l0) a427(r230,l0) a428(r84,l0) a429(r229,l0) a430(r82,l0) a431(r228,l0) a432(r83,l0) a433(r227,l0) a434(r226,l0) a435(r225,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0) a561(r224,l0) a562(r85,l0) a563(r223,l0) a564(r86,l0) a565(r222,l0) a566(r221,l0) a567(r220,l0) a568(r90,l0) a569(r219,l0) a570(r88,l0) a571(r218,l0) a572(r89,l0) a573(r217,l0) a574(r216,l0) a575(r215,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0) a683(r214,l0) a684(r91,l0) a685(r213,l0) a686(r92,l0) a687(r212,l0) a688(r211,l0) a689(r210,l0) a690(r96,l0) a691(r209,l0) a692(r94,l0) a693(r208,l0) a694(r95,l0) a695(r207,l0) a696(r206,l0) a697(r205,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0) a787(r204,l0) a788(r97,l0) a789(r203,l0) a790(r98,l0) a791(r202,l0) a792(r201,l0) a793(r200,l0) a794(r102,l0) a795(r199,l0) a796(r100,l0) a797(r198,l0) a798(r101,l0) a799(r197,l0) a800(r196,l0) a801(r195,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4
;; a4(r148,l1) conflicts: a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a9(r75,l1) a10(r244,l1) a11(r73,l1) a12(r243,l1) a13(r74,l1) a14(r242,l1) a15(r241,l1) a16(r240,l1) a17(r78,l1) a18(r239,l1) a19(r76,l1) a20(r238,l1) a21(r77,l1) a22(r237,l1) a23(r236,l1) a24(r235,l1) a25(r145,l1) a279(r143,l1) a280(r81,l1) a281(r234,l1) a282(r79,l1) a283(r233,l1) a284(r80,l1) a285(r232,l1) a286(r231,l1) a287(r230,l1) a288(r84,l1) a289(r229,l1) a290(r82,l1) a291(r228,l1) a292(r83,l1) a293(r227,l1) a294(r226,l1) a295(r225,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1) a439(r224,l1) a440(r85,l1) a441(r223,l1) a442(r86,l1) a443(r222,l1) a444(r221,l1) a445(r220,l1) a446(r90,l1) a447(r219,l1) a448(r88,l1) a449(r218,l1) a450(r89,l1) a451(r217,l1) a452(r216,l1) a453(r215,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1) a579(r214,l1) a580(r91,l1) a581(r213,l1) a582(r92,l1) a583(r212,l1) a584(r211,l1) a585(r210,l1) a586(r96,l1) a587(r209,l1) a588(r94,l1) a589(r208,l1) a590(r95,l1) a591(r207,l1) a592(r206,l1) a593(r205,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1) a701(r204,l1) a702(r97,l1) a703(r203,l1) a704(r98,l1) a705(r202,l1) a706(r201,l1) a707(r200,l1) a708(r102,l1) a709(r199,l1) a710(r100,l1) a711(r198,l1) a712(r101,l1) a713(r197,l1) a714(r196,l1) a715(r195,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a5(r149,l1) conflicts: a4(r148,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a9(r75,l1) a10(r244,l1) a11(r73,l1) a12(r243,l1) a13(r74,l1) a14(r242,l1) a15(r241,l1) a16(r240,l1) a17(r78,l1) a18(r239,l1) a19(r76,l1) a20(r238,l1) a21(r77,l1) a22(r237,l1) a23(r236,l1) a24(r235,l1) a25(r145,l1) a279(r143,l1) a280(r81,l1) a281(r234,l1) a282(r79,l1) a283(r233,l1) a284(r80,l1) a285(r232,l1) a286(r231,l1) a287(r230,l1) a288(r84,l1) a289(r229,l1) a290(r82,l1) a291(r228,l1) a292(r83,l1) a293(r227,l1) a294(r226,l1) a295(r225,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1) a439(r224,l1) a440(r85,l1) a441(r223,l1) a442(r86,l1) a443(r222,l1) a444(r221,l1) a445(r220,l1) a446(r90,l1) a447(r219,l1) a448(r88,l1) a449(r218,l1) a450(r89,l1) a451(r217,l1) a452(r216,l1) a453(r215,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1) a579(r214,l1) a580(r91,l1) a581(r213,l1) a582(r92,l1) a583(r212,l1) a584(r211,l1) a585(r210,l1) a586(r96,l1) a587(r209,l1) a588(r94,l1) a589(r208,l1) a590(r95,l1) a591(r207,l1) a592(r206,l1) a593(r205,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1) a701(r204,l1) a702(r97,l1) a703(r203,l1) a704(r98,l1) a705(r202,l1) a706(r201,l1) a707(r200,l1) a708(r102,l1) a709(r199,l1) a710(r100,l1) a711(r198,l1) a712(r101,l1) a713(r197,l1) a714(r196,l1) a715(r195,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a6(r321,l1) conflicts: a4(r148,l1) a5(r149,l1) a7(r322,l1) a8(r146,l1) a9(r75,l1) a10(r244,l1) a11(r73,l1) a12(r243,l1) a13(r74,l1) a14(r242,l1) a15(r241,l1) a16(r240,l1) a17(r78,l1) a18(r239,l1) a19(r76,l1) a20(r238,l1) a21(r77,l1) a22(r237,l1) a23(r236,l1) a24(r235,l1) a25(r145,l1) a279(r143,l1) a280(r81,l1) a281(r234,l1) a282(r79,l1) a283(r233,l1) a284(r80,l1) a285(r232,l1) a286(r231,l1) a287(r230,l1) a288(r84,l1) a289(r229,l1) a290(r82,l1) a291(r228,l1) a292(r83,l1) a293(r227,l1) a294(r226,l1) a295(r225,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1) a439(r224,l1) a440(r85,l1) a441(r223,l1) a442(r86,l1) a443(r222,l1) a444(r221,l1) a445(r220,l1) a446(r90,l1) a447(r219,l1) a448(r88,l1) a449(r218,l1) a450(r89,l1) a451(r217,l1) a452(r216,l1) a453(r215,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1) a579(r214,l1) a580(r91,l1) a581(r213,l1) a582(r92,l1) a583(r212,l1) a584(r211,l1) a585(r210,l1) a586(r96,l1) a587(r209,l1) a588(r94,l1) a589(r208,l1) a590(r95,l1) a591(r207,l1) a592(r206,l1) a593(r205,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1) a701(r204,l1) a702(r97,l1) a703(r203,l1) a704(r98,l1) a705(r202,l1) a706(r201,l1) a707(r200,l1) a708(r102,l1) a709(r199,l1) a710(r100,l1) a711(r198,l1) a712(r101,l1) a713(r197,l1) a714(r196,l1) a715(r195,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a7(r322,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a8(r146,l1) a9(r75,l1) a10(r244,l1) a11(r73,l1) a12(r243,l1) a13(r74,l1) a14(r242,l1) a15(r241,l1) a16(r240,l1) a17(r78,l1) a18(r239,l1) a19(r76,l1) a20(r238,l1) a21(r77,l1) a22(r237,l1) a23(r236,l1) a24(r235,l1) a25(r145,l1) a279(r143,l1) a280(r81,l1) a281(r234,l1) a282(r79,l1) a283(r233,l1) a284(r80,l1) a285(r232,l1) a286(r231,l1) a287(r230,l1) a288(r84,l1) a289(r229,l1) a290(r82,l1) a291(r228,l1) a292(r83,l1) a293(r227,l1) a294(r226,l1) a295(r225,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1) a439(r224,l1) a440(r85,l1) a441(r223,l1) a442(r86,l1) a443(r222,l1) a444(r221,l1) a445(r220,l1) a446(r90,l1) a447(r219,l1) a448(r88,l1) a449(r218,l1) a450(r89,l1) a451(r217,l1) a452(r216,l1) a453(r215,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1) a579(r214,l1) a580(r91,l1) a581(r213,l1) a582(r92,l1) a583(r212,l1) a584(r211,l1) a585(r210,l1) a586(r96,l1) a587(r209,l1) a588(r94,l1) a589(r208,l1) a590(r95,l1) a591(r207,l1) a592(r206,l1) a593(r205,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1) a701(r204,l1) a702(r97,l1) a703(r203,l1) a704(r98,l1) a705(r202,l1) a706(r201,l1) a707(r200,l1) a708(r102,l1) a709(r199,l1) a710(r100,l1) a711(r198,l1) a712(r101,l1) a713(r197,l1) a714(r196,l1) a715(r195,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a8(r146,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a9(r75,l1) a10(r244,l1) a11(r73,l1) a12(r243,l1) a13(r74,l1) a14(r242,l1) a15(r241,l1) a16(r240,l1) a17(r78,l1) a18(r239,l1) a19(r76,l1) a20(r238,l1) a21(r77,l1) a22(r237,l1) a23(r236,l1) a24(r235,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a9(r75,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a10(r244,l1) a11(r73,l1) a12(r243,l1) a13(r74,l1) a14(r242,l1) a15(r241,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a10(r244,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a9(r75,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a11(r73,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a9(r75,l1) a12(r243,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a12(r243,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a9(r75,l1) a11(r73,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a13(r74,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a9(r75,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a14(r242,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a9(r75,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a15(r241,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a9(r75,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a16(r240,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a17(r78,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a18(r239,l1) a19(r76,l1) a20(r238,l1) a21(r77,l1) a22(r237,l1) a23(r236,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a18(r239,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a17(r78,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a19(r76,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a17(r78,l1) a20(r238,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a20(r238,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a17(r78,l1) a19(r76,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a21(r77,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a17(r78,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a22(r237,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a17(r78,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a23(r236,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1) a17(r78,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a24(r235,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a8(r146,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a25(r145,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a279(r143,l1) a280(r81,l1) a281(r234,l1) a282(r79,l1) a283(r233,l1) a284(r80,l1) a285(r232,l1) a286(r231,l1) a287(r230,l1) a288(r84,l1) a289(r229,l1) a290(r82,l1) a291(r228,l1) a292(r83,l1) a293(r227,l1) a294(r226,l1) a295(r225,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1) a439(r224,l1) a440(r85,l1) a441(r223,l1) a442(r86,l1) a443(r222,l1) a444(r221,l1) a445(r220,l1) a446(r90,l1) a447(r219,l1) a448(r88,l1) a449(r218,l1) a450(r89,l1) a451(r217,l1) a452(r216,l1) a453(r215,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1) a579(r214,l1) a580(r91,l1) a581(r213,l1) a582(r92,l1) a583(r212,l1) a584(r211,l1) a585(r210,l1) a586(r96,l1) a587(r209,l1) a588(r94,l1) a589(r208,l1) a590(r95,l1) a591(r207,l1) a592(r206,l1) a593(r205,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1) a701(r204,l1) a702(r97,l1) a703(r203,l1) a704(r98,l1) a705(r202,l1) a706(r201,l1) a707(r200,l1) a708(r102,l1) a709(r199,l1) a710(r100,l1) a711(r198,l1) a712(r101,l1) a713(r197,l1) a714(r196,l1) a715(r195,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a26(r145,l2) conflicts: a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a32(r81,l2) a33(r234,l2) a34(r79,l2) a35(r233,l2) a36(r80,l2) a37(r232,l2) a38(r231,l2) a39(r230,l2) a40(r84,l2) a41(r229,l2) a42(r82,l2) a43(r228,l2) a44(r83,l2) a45(r227,l2) a46(r226,l2) a47(r225,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2) a299(r224,l2) a300(r85,l2) a301(r223,l2) a302(r86,l2) a303(r222,l2) a304(r221,l2) a305(r220,l2) a306(r90,l2) a307(r219,l2) a308(r88,l2) a309(r218,l2) a310(r89,l2) a311(r217,l2) a312(r216,l2) a313(r215,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2) a457(r214,l2) a458(r91,l2) a459(r213,l2) a460(r92,l2) a461(r212,l2) a462(r211,l2) a463(r210,l2) a464(r96,l2) a465(r209,l2) a466(r94,l2) a467(r208,l2) a468(r95,l2) a469(r207,l2) a470(r206,l2) a471(r205,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2) a597(r204,l2) a598(r97,l2) a599(r203,l2) a600(r98,l2) a601(r202,l2) a602(r201,l2) a603(r200,l2) a604(r102,l2) a605(r199,l2) a606(r100,l2) a607(r198,l2) a608(r101,l2) a609(r197,l2) a610(r196,l2) a611(r195,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a27(r148,l2) conflicts: a26(r145,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a32(r81,l2) a33(r234,l2) a34(r79,l2) a35(r233,l2) a36(r80,l2) a37(r232,l2) a38(r231,l2) a39(r230,l2) a40(r84,l2) a41(r229,l2) a42(r82,l2) a43(r228,l2) a44(r83,l2) a45(r227,l2) a46(r226,l2) a47(r225,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2) a299(r224,l2) a300(r85,l2) a301(r223,l2) a302(r86,l2) a303(r222,l2) a304(r221,l2) a305(r220,l2) a306(r90,l2) a307(r219,l2) a308(r88,l2) a309(r218,l2) a310(r89,l2) a311(r217,l2) a312(r216,l2) a313(r215,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2) a457(r214,l2) a458(r91,l2) a459(r213,l2) a460(r92,l2) a461(r212,l2) a462(r211,l2) a463(r210,l2) a464(r96,l2) a465(r209,l2) a466(r94,l2) a467(r208,l2) a468(r95,l2) a469(r207,l2) a470(r206,l2) a471(r205,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2) a597(r204,l2) a598(r97,l2) a599(r203,l2) a600(r98,l2) a601(r202,l2) a602(r201,l2) a603(r200,l2) a604(r102,l2) a605(r199,l2) a606(r100,l2) a607(r198,l2) a608(r101,l2) a609(r197,l2) a610(r196,l2) a611(r195,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a28(r149,l2) conflicts: a26(r145,l2) a27(r148,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a32(r81,l2) a33(r234,l2) a34(r79,l2) a35(r233,l2) a36(r80,l2) a37(r232,l2) a38(r231,l2) a39(r230,l2) a40(r84,l2) a41(r229,l2) a42(r82,l2) a43(r228,l2) a44(r83,l2) a45(r227,l2) a46(r226,l2) a47(r225,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2) a299(r224,l2) a300(r85,l2) a301(r223,l2) a302(r86,l2) a303(r222,l2) a304(r221,l2) a305(r220,l2) a306(r90,l2) a307(r219,l2) a308(r88,l2) a309(r218,l2) a310(r89,l2) a311(r217,l2) a312(r216,l2) a313(r215,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2) a457(r214,l2) a458(r91,l2) a459(r213,l2) a460(r92,l2) a461(r212,l2) a462(r211,l2) a463(r210,l2) a464(r96,l2) a465(r209,l2) a466(r94,l2) a467(r208,l2) a468(r95,l2) a469(r207,l2) a470(r206,l2) a471(r205,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2) a597(r204,l2) a598(r97,l2) a599(r203,l2) a600(r98,l2) a601(r202,l2) a602(r201,l2) a603(r200,l2) a604(r102,l2) a605(r199,l2) a606(r100,l2) a607(r198,l2) a608(r101,l2) a609(r197,l2) a610(r196,l2) a611(r195,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a29(r321,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a30(r322,l2) a31(r143,l2) a32(r81,l2) a33(r234,l2) a34(r79,l2) a35(r233,l2) a36(r80,l2) a37(r232,l2) a38(r231,l2) a39(r230,l2) a40(r84,l2) a41(r229,l2) a42(r82,l2) a43(r228,l2) a44(r83,l2) a45(r227,l2) a46(r226,l2) a47(r225,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2) a299(r224,l2) a300(r85,l2) a301(r223,l2) a302(r86,l2) a303(r222,l2) a304(r221,l2) a305(r220,l2) a306(r90,l2) a307(r219,l2) a308(r88,l2) a309(r218,l2) a310(r89,l2) a311(r217,l2) a312(r216,l2) a313(r215,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2) a457(r214,l2) a458(r91,l2) a459(r213,l2) a460(r92,l2) a461(r212,l2) a462(r211,l2) a463(r210,l2) a464(r96,l2) a465(r209,l2) a466(r94,l2) a467(r208,l2) a468(r95,l2) a469(r207,l2) a470(r206,l2) a471(r205,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2) a597(r204,l2) a598(r97,l2) a599(r203,l2) a600(r98,l2) a601(r202,l2) a602(r201,l2) a603(r200,l2) a604(r102,l2) a605(r199,l2) a606(r100,l2) a607(r198,l2) a608(r101,l2) a609(r197,l2) a610(r196,l2) a611(r195,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a30(r322,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a31(r143,l2) a32(r81,l2) a33(r234,l2) a34(r79,l2) a35(r233,l2) a36(r80,l2) a37(r232,l2) a38(r231,l2) a39(r230,l2) a40(r84,l2) a41(r229,l2) a42(r82,l2) a43(r228,l2) a44(r83,l2) a45(r227,l2) a46(r226,l2) a47(r225,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2) a299(r224,l2) a300(r85,l2) a301(r223,l2) a302(r86,l2) a303(r222,l2) a304(r221,l2) a305(r220,l2) a306(r90,l2) a307(r219,l2) a308(r88,l2) a309(r218,l2) a310(r89,l2) a311(r217,l2) a312(r216,l2) a313(r215,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2) a457(r214,l2) a458(r91,l2) a459(r213,l2) a460(r92,l2) a461(r212,l2) a462(r211,l2) a463(r210,l2) a464(r96,l2) a465(r209,l2) a466(r94,l2) a467(r208,l2) a468(r95,l2) a469(r207,l2) a470(r206,l2) a471(r205,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2) a597(r204,l2) a598(r97,l2) a599(r203,l2) a600(r98,l2) a601(r202,l2) a602(r201,l2) a603(r200,l2) a604(r102,l2) a605(r199,l2) a606(r100,l2) a607(r198,l2) a608(r101,l2) a609(r197,l2) a610(r196,l2) a611(r195,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a31(r143,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a32(r81,l2) a33(r234,l2) a34(r79,l2) a35(r233,l2) a36(r80,l2) a37(r232,l2) a38(r231,l2) a39(r230,l2) a40(r84,l2) a41(r229,l2) a42(r82,l2) a43(r228,l2) a44(r83,l2) a45(r227,l2) a46(r226,l2) a47(r225,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a32(r81,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a33(r234,l2) a34(r79,l2) a35(r233,l2) a36(r80,l2) a37(r232,l2) a38(r231,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a33(r234,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a32(r81,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a34(r79,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a32(r81,l2) a35(r233,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a35(r233,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a32(r81,l2) a34(r79,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a36(r80,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a32(r81,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a37(r232,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a32(r81,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a38(r231,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a32(r81,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a39(r230,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a40(r84,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a41(r229,l2) a42(r82,l2) a43(r228,l2) a44(r83,l2) a45(r227,l2) a46(r226,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a41(r229,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a40(r84,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a42(r82,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a40(r84,l2) a43(r228,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a43(r228,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a40(r84,l2) a42(r82,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a44(r83,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a40(r84,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a45(r227,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a40(r84,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a46(r226,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2) a40(r84,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a47(r225,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a31(r143,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a48(r142,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a297(r140,l2) a298(r87,l2) a299(r224,l2) a300(r85,l2) a301(r223,l2) a302(r86,l2) a303(r222,l2) a304(r221,l2) a305(r220,l2) a306(r90,l2) a307(r219,l2) a308(r88,l2) a309(r218,l2) a310(r89,l2) a311(r217,l2) a312(r216,l2) a313(r215,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2) a457(r214,l2) a458(r91,l2) a459(r213,l2) a460(r92,l2) a461(r212,l2) a462(r211,l2) a463(r210,l2) a464(r96,l2) a465(r209,l2) a466(r94,l2) a467(r208,l2) a468(r95,l2) a469(r207,l2) a470(r206,l2) a471(r205,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2) a597(r204,l2) a598(r97,l2) a599(r203,l2) a600(r98,l2) a601(r202,l2) a602(r201,l2) a603(r200,l2) a604(r102,l2) a605(r199,l2) a606(r100,l2) a607(r198,l2) a608(r101,l2) a609(r197,l2) a610(r196,l2) a611(r195,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a49(r142,l3) conflicts: a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3) a57(r224,l3) a58(r85,l3) a59(r223,l3) a60(r86,l3) a61(r222,l3) a62(r221,l3) a63(r220,l3) a64(r90,l3) a65(r219,l3) a66(r88,l3) a67(r218,l3) a68(r89,l3) a69(r217,l3) a70(r216,l3) a71(r215,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3) a317(r214,l3) a318(r91,l3) a319(r213,l3) a320(r92,l3) a321(r212,l3) a322(r211,l3) a323(r210,l3) a324(r96,l3) a325(r209,l3) a326(r94,l3) a327(r208,l3) a328(r95,l3) a329(r207,l3) a330(r206,l3) a331(r205,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3) a475(r204,l3) a476(r97,l3) a477(r203,l3) a478(r98,l3) a479(r202,l3) a480(r201,l3) a481(r200,l3) a482(r102,l3) a483(r199,l3) a484(r100,l3) a485(r198,l3) a486(r101,l3) a487(r197,l3) a488(r196,l3) a489(r195,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a50(r145,l3) conflicts: a49(r142,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3) a57(r224,l3) a58(r85,l3) a59(r223,l3) a60(r86,l3) a61(r222,l3) a62(r221,l3) a63(r220,l3) a64(r90,l3) a65(r219,l3) a66(r88,l3) a67(r218,l3) a68(r89,l3) a69(r217,l3) a70(r216,l3) a71(r215,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3) a317(r214,l3) a318(r91,l3) a319(r213,l3) a320(r92,l3) a321(r212,l3) a322(r211,l3) a323(r210,l3) a324(r96,l3) a325(r209,l3) a326(r94,l3) a327(r208,l3) a328(r95,l3) a329(r207,l3) a330(r206,l3) a331(r205,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3) a475(r204,l3) a476(r97,l3) a477(r203,l3) a478(r98,l3) a479(r202,l3) a480(r201,l3) a481(r200,l3) a482(r102,l3) a483(r199,l3) a484(r100,l3) a485(r198,l3) a486(r101,l3) a487(r197,l3) a488(r196,l3) a489(r195,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a51(r148,l3) conflicts: a49(r142,l3) a50(r145,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3) a57(r224,l3) a58(r85,l3) a59(r223,l3) a60(r86,l3) a61(r222,l3) a62(r221,l3) a63(r220,l3) a64(r90,l3) a65(r219,l3) a66(r88,l3) a67(r218,l3) a68(r89,l3) a69(r217,l3) a70(r216,l3) a71(r215,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3) a317(r214,l3) a318(r91,l3) a319(r213,l3) a320(r92,l3) a321(r212,l3) a322(r211,l3) a323(r210,l3) a324(r96,l3) a325(r209,l3) a326(r94,l3) a327(r208,l3) a328(r95,l3) a329(r207,l3) a330(r206,l3) a331(r205,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3) a475(r204,l3) a476(r97,l3) a477(r203,l3) a478(r98,l3) a479(r202,l3) a480(r201,l3) a481(r200,l3) a482(r102,l3) a483(r199,l3) a484(r100,l3) a485(r198,l3) a486(r101,l3) a487(r197,l3) a488(r196,l3) a489(r195,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a52(r149,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3) a57(r224,l3) a58(r85,l3) a59(r223,l3) a60(r86,l3) a61(r222,l3) a62(r221,l3) a63(r220,l3) a64(r90,l3) a65(r219,l3) a66(r88,l3) a67(r218,l3) a68(r89,l3) a69(r217,l3) a70(r216,l3) a71(r215,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3) a317(r214,l3) a318(r91,l3) a319(r213,l3) a320(r92,l3) a321(r212,l3) a322(r211,l3) a323(r210,l3) a324(r96,l3) a325(r209,l3) a326(r94,l3) a327(r208,l3) a328(r95,l3) a329(r207,l3) a330(r206,l3) a331(r205,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3) a475(r204,l3) a476(r97,l3) a477(r203,l3) a478(r98,l3) a479(r202,l3) a480(r201,l3) a481(r200,l3) a482(r102,l3) a483(r199,l3) a484(r100,l3) a485(r198,l3) a486(r101,l3) a487(r197,l3) a488(r196,l3) a489(r195,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a53(r321,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3) a57(r224,l3) a58(r85,l3) a59(r223,l3) a60(r86,l3) a61(r222,l3) a62(r221,l3) a63(r220,l3) a64(r90,l3) a65(r219,l3) a66(r88,l3) a67(r218,l3) a68(r89,l3) a69(r217,l3) a70(r216,l3) a71(r215,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3) a317(r214,l3) a318(r91,l3) a319(r213,l3) a320(r92,l3) a321(r212,l3) a322(r211,l3) a323(r210,l3) a324(r96,l3) a325(r209,l3) a326(r94,l3) a327(r208,l3) a328(r95,l3) a329(r207,l3) a330(r206,l3) a331(r205,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3) a475(r204,l3) a476(r97,l3) a477(r203,l3) a478(r98,l3) a479(r202,l3) a480(r201,l3) a481(r200,l3) a482(r102,l3) a483(r199,l3) a484(r100,l3) a485(r198,l3) a486(r101,l3) a487(r197,l3) a488(r196,l3) a489(r195,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a54(r322,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a55(r140,l3) a56(r87,l3) a57(r224,l3) a58(r85,l3) a59(r223,l3) a60(r86,l3) a61(r222,l3) a62(r221,l3) a63(r220,l3) a64(r90,l3) a65(r219,l3) a66(r88,l3) a67(r218,l3) a68(r89,l3) a69(r217,l3) a70(r216,l3) a71(r215,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3) a317(r214,l3) a318(r91,l3) a319(r213,l3) a320(r92,l3) a321(r212,l3) a322(r211,l3) a323(r210,l3) a324(r96,l3) a325(r209,l3) a326(r94,l3) a327(r208,l3) a328(r95,l3) a329(r207,l3) a330(r206,l3) a331(r205,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3) a475(r204,l3) a476(r97,l3) a477(r203,l3) a478(r98,l3) a479(r202,l3) a480(r201,l3) a481(r200,l3) a482(r102,l3) a483(r199,l3) a484(r100,l3) a485(r198,l3) a486(r101,l3) a487(r197,l3) a488(r196,l3) a489(r195,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a55(r140,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a56(r87,l3) a57(r224,l3) a58(r85,l3) a59(r223,l3) a60(r86,l3) a61(r222,l3) a62(r221,l3) a63(r220,l3) a64(r90,l3) a65(r219,l3) a66(r88,l3) a67(r218,l3) a68(r89,l3) a69(r217,l3) a70(r216,l3) a71(r215,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a56(r87,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a57(r224,l3) a58(r85,l3) a59(r223,l3) a60(r86,l3) a61(r222,l3) a62(r221,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a57(r224,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a58(r85,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3) a59(r223,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a59(r223,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3) a58(r85,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a60(r86,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a61(r222,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a62(r221,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a56(r87,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a63(r220,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a64(r90,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a65(r219,l3) a66(r88,l3) a67(r218,l3) a68(r89,l3) a69(r217,l3) a70(r216,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a65(r219,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a64(r90,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a66(r88,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a64(r90,l3) a67(r218,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a67(r218,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a64(r90,l3) a66(r88,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a68(r89,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a64(r90,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a69(r217,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a64(r90,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a70(r216,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3) a64(r90,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a71(r215,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a55(r140,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a72(r139,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a315(r137,l3) a316(r93,l3) a317(r214,l3) a318(r91,l3) a319(r213,l3) a320(r92,l3) a321(r212,l3) a322(r211,l3) a323(r210,l3) a324(r96,l3) a325(r209,l3) a326(r94,l3) a327(r208,l3) a328(r95,l3) a329(r207,l3) a330(r206,l3) a331(r205,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3) a475(r204,l3) a476(r97,l3) a477(r203,l3) a478(r98,l3) a479(r202,l3) a480(r201,l3) a481(r200,l3) a482(r102,l3) a483(r199,l3) a484(r100,l3) a485(r198,l3) a486(r101,l3) a487(r197,l3) a488(r196,l3) a489(r195,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a73(r139,l4) conflicts: a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4) a82(r214,l4) a83(r91,l4) a84(r213,l4) a85(r92,l4) a86(r212,l4) a87(r211,l4) a88(r210,l4) a89(r96,l4) a90(r209,l4) a91(r94,l4) a92(r208,l4) a93(r95,l4) a94(r207,l4) a95(r206,l4) a96(r205,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4) a335(r204,l4) a336(r97,l4) a337(r203,l4) a338(r98,l4) a339(r202,l4) a340(r201,l4) a341(r200,l4) a342(r102,l4) a343(r199,l4) a344(r100,l4) a345(r198,l4) a346(r101,l4) a347(r197,l4) a348(r196,l4) a349(r195,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a74(r142,l4) conflicts: a73(r139,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4) a82(r214,l4) a83(r91,l4) a84(r213,l4) a85(r92,l4) a86(r212,l4) a87(r211,l4) a88(r210,l4) a89(r96,l4) a90(r209,l4) a91(r94,l4) a92(r208,l4) a93(r95,l4) a94(r207,l4) a95(r206,l4) a96(r205,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4) a335(r204,l4) a336(r97,l4) a337(r203,l4) a338(r98,l4) a339(r202,l4) a340(r201,l4) a341(r200,l4) a342(r102,l4) a343(r199,l4) a344(r100,l4) a345(r198,l4) a346(r101,l4) a347(r197,l4) a348(r196,l4) a349(r195,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a75(r145,l4) conflicts: a73(r139,l4) a74(r142,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4) a82(r214,l4) a83(r91,l4) a84(r213,l4) a85(r92,l4) a86(r212,l4) a87(r211,l4) a88(r210,l4) a89(r96,l4) a90(r209,l4) a91(r94,l4) a92(r208,l4) a93(r95,l4) a94(r207,l4) a95(r206,l4) a96(r205,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4) a335(r204,l4) a336(r97,l4) a337(r203,l4) a338(r98,l4) a339(r202,l4) a340(r201,l4) a341(r200,l4) a342(r102,l4) a343(r199,l4) a344(r100,l4) a345(r198,l4) a346(r101,l4) a347(r197,l4) a348(r196,l4) a349(r195,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a76(r148,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4) a82(r214,l4) a83(r91,l4) a84(r213,l4) a85(r92,l4) a86(r212,l4) a87(r211,l4) a88(r210,l4) a89(r96,l4) a90(r209,l4) a91(r94,l4) a92(r208,l4) a93(r95,l4) a94(r207,l4) a95(r206,l4) a96(r205,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4) a335(r204,l4) a336(r97,l4) a337(r203,l4) a338(r98,l4) a339(r202,l4) a340(r201,l4) a341(r200,l4) a342(r102,l4) a343(r199,l4) a344(r100,l4) a345(r198,l4) a346(r101,l4) a347(r197,l4) a348(r196,l4) a349(r195,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a77(r149,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4) a82(r214,l4) a83(r91,l4) a84(r213,l4) a85(r92,l4) a86(r212,l4) a87(r211,l4) a88(r210,l4) a89(r96,l4) a90(r209,l4) a91(r94,l4) a92(r208,l4) a93(r95,l4) a94(r207,l4) a95(r206,l4) a96(r205,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4) a335(r204,l4) a336(r97,l4) a337(r203,l4) a338(r98,l4) a339(r202,l4) a340(r201,l4) a341(r200,l4) a342(r102,l4) a343(r199,l4) a344(r100,l4) a345(r198,l4) a346(r101,l4) a347(r197,l4) a348(r196,l4) a349(r195,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a78(r321,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4) a82(r214,l4) a83(r91,l4) a84(r213,l4) a85(r92,l4) a86(r212,l4) a87(r211,l4) a88(r210,l4) a89(r96,l4) a90(r209,l4) a91(r94,l4) a92(r208,l4) a93(r95,l4) a94(r207,l4) a95(r206,l4) a96(r205,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4) a335(r204,l4) a336(r97,l4) a337(r203,l4) a338(r98,l4) a339(r202,l4) a340(r201,l4) a341(r200,l4) a342(r102,l4) a343(r199,l4) a344(r100,l4) a345(r198,l4) a346(r101,l4) a347(r197,l4) a348(r196,l4) a349(r195,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a79(r322,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a80(r137,l4) a81(r93,l4) a82(r214,l4) a83(r91,l4) a84(r213,l4) a85(r92,l4) a86(r212,l4) a87(r211,l4) a88(r210,l4) a89(r96,l4) a90(r209,l4) a91(r94,l4) a92(r208,l4) a93(r95,l4) a94(r207,l4) a95(r206,l4) a96(r205,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4) a335(r204,l4) a336(r97,l4) a337(r203,l4) a338(r98,l4) a339(r202,l4) a340(r201,l4) a341(r200,l4) a342(r102,l4) a343(r199,l4) a344(r100,l4) a345(r198,l4) a346(r101,l4) a347(r197,l4) a348(r196,l4) a349(r195,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a80(r137,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a81(r93,l4) a82(r214,l4) a83(r91,l4) a84(r213,l4) a85(r92,l4) a86(r212,l4) a87(r211,l4) a88(r210,l4) a89(r96,l4) a90(r209,l4) a91(r94,l4) a92(r208,l4) a93(r95,l4) a94(r207,l4) a95(r206,l4) a96(r205,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a81(r93,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a82(r214,l4) a83(r91,l4) a84(r213,l4) a85(r92,l4) a86(r212,l4) a87(r211,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a82(r214,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a83(r91,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4) a84(r213,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a84(r213,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4) a83(r91,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a85(r92,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a86(r212,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a87(r211,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a81(r93,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a88(r210,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a89(r96,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a90(r209,l4) a91(r94,l4) a92(r208,l4) a93(r95,l4) a94(r207,l4) a95(r206,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a90(r209,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a89(r96,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a91(r94,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a89(r96,l4) a92(r208,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a92(r208,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a89(r96,l4) a91(r94,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a93(r95,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a89(r96,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a94(r207,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a89(r96,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a95(r206,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4) a89(r96,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a96(r205,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a80(r137,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a97(r136,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a333(r134,l4) a334(r99,l4) a335(r204,l4) a336(r97,l4) a337(r203,l4) a338(r98,l4) a339(r202,l4) a340(r201,l4) a341(r200,l4) a342(r102,l4) a343(r199,l4) a344(r100,l4) a345(r198,l4) a346(r101,l4) a347(r197,l4) a348(r196,l4) a349(r195,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a98(r136,l5) conflicts: a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5) a108(r204,l5) a109(r97,l5) a110(r203,l5) a111(r98,l5) a112(r202,l5) a113(r201,l5) a114(r200,l5) a115(r102,l5) a116(r199,l5) a117(r100,l5) a118(r198,l5) a119(r101,l5) a120(r197,l5) a121(r196,l5) a122(r195,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a99(r139,l5) conflicts: a98(r136,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5) a108(r204,l5) a109(r97,l5) a110(r203,l5) a111(r98,l5) a112(r202,l5) a113(r201,l5) a114(r200,l5) a115(r102,l5) a116(r199,l5) a117(r100,l5) a118(r198,l5) a119(r101,l5) a120(r197,l5) a121(r196,l5) a122(r195,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a100(r142,l5) conflicts: a98(r136,l5) a99(r139,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5) a108(r204,l5) a109(r97,l5) a110(r203,l5) a111(r98,l5) a112(r202,l5) a113(r201,l5) a114(r200,l5) a115(r102,l5) a116(r199,l5) a117(r100,l5) a118(r198,l5) a119(r101,l5) a120(r197,l5) a121(r196,l5) a122(r195,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a101(r145,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5) a108(r204,l5) a109(r97,l5) a110(r203,l5) a111(r98,l5) a112(r202,l5) a113(r201,l5) a114(r200,l5) a115(r102,l5) a116(r199,l5) a117(r100,l5) a118(r198,l5) a119(r101,l5) a120(r197,l5) a121(r196,l5) a122(r195,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a102(r148,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5) a108(r204,l5) a109(r97,l5) a110(r203,l5) a111(r98,l5) a112(r202,l5) a113(r201,l5) a114(r200,l5) a115(r102,l5) a116(r199,l5) a117(r100,l5) a118(r198,l5) a119(r101,l5) a120(r197,l5) a121(r196,l5) a122(r195,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a103(r149,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5) a108(r204,l5) a109(r97,l5) a110(r203,l5) a111(r98,l5) a112(r202,l5) a113(r201,l5) a114(r200,l5) a115(r102,l5) a116(r199,l5) a117(r100,l5) a118(r198,l5) a119(r101,l5) a120(r197,l5) a121(r196,l5) a122(r195,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a104(r321,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5) a108(r204,l5) a109(r97,l5) a110(r203,l5) a111(r98,l5) a112(r202,l5) a113(r201,l5) a114(r200,l5) a115(r102,l5) a116(r199,l5) a117(r100,l5) a118(r198,l5) a119(r101,l5) a120(r197,l5) a121(r196,l5) a122(r195,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a105(r322,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a106(r134,l5) a107(r99,l5) a108(r204,l5) a109(r97,l5) a110(r203,l5) a111(r98,l5) a112(r202,l5) a113(r201,l5) a114(r200,l5) a115(r102,l5) a116(r199,l5) a117(r100,l5) a118(r198,l5) a119(r101,l5) a120(r197,l5) a121(r196,l5) a122(r195,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a106(r134,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a107(r99,l5) a108(r204,l5) a109(r97,l5) a110(r203,l5) a111(r98,l5) a112(r202,l5) a113(r201,l5) a114(r200,l5) a115(r102,l5) a116(r199,l5) a117(r100,l5) a118(r198,l5) a119(r101,l5) a120(r197,l5) a121(r196,l5) a122(r195,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a107(r99,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a108(r204,l5) a109(r97,l5) a110(r203,l5) a111(r98,l5) a112(r202,l5) a113(r201,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a108(r204,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a109(r97,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5) a110(r203,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a110(r203,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5) a109(r97,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a111(r98,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a112(r202,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a113(r201,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a107(r99,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a114(r200,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a115(r102,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a116(r199,l5) a117(r100,l5) a118(r198,l5) a119(r101,l5) a120(r197,l5) a121(r196,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a116(r199,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a115(r102,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a117(r100,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a115(r102,l5) a118(r198,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a118(r198,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a115(r102,l5) a117(r100,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a119(r101,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a115(r102,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a120(r197,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a115(r102,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a121(r196,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5) a115(r102,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a122(r195,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a106(r134,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a123(r275,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a124(r133,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a352(r131,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a125(r133,l6) conflicts: a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a126(r136,l6) conflicts: a125(r133,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a127(r139,l6) conflicts: a125(r133,l6) a126(r136,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a128(r142,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a129(r145,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a130(r148,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a131(r149,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a132(r275,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a133(r321,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a134(r322,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a135(r131,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a135(r131,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a136(r105,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6) a143(r190,l6) a144(r108,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6) a151(r185,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a136(r105,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a137(r194,l6) a138(r103,l6) a139(r193,l6) a140(r104,l6) a141(r192,l6) a142(r191,l6)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a137(r194,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a138(r103,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a139(r193,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a139(r193,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6) a138(r103,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a140(r104,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a141(r192,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a142(r191,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a136(r105,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a143(r190,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a144(r108,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a145(r189,l6) a146(r106,l6) a147(r188,l6) a148(r107,l6) a149(r187,l6) a150(r186,l6)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a145(r189,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a144(r108,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a146(r106,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a144(r108,l6) a147(r188,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a147(r188,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a144(r108,l6) a146(r106,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a148(r107,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a144(r108,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a149(r187,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a144(r108,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a150(r186,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6) a144(r108,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a151(r185,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a135(r131,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a152(r261,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a153(r130,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a371(r66,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a154(r130,l7) conflicts: a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a155(r133,l7) conflicts: a154(r130,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a156(r136,l7) conflicts: a154(r130,l7) a155(r133,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a157(r139,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a158(r142,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a159(r145,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a160(r148,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a161(r149,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a162(r261,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a163(r275,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a164(r321,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a165(r322,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a166(r66,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a166(r66,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a167(r111,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7) a173(r180,l7) a174(r114,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7) a180(r175,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a167(r111,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a168(r184,l7) a169(r109,l7) a170(r183,l7) a171(r110,l7) a172(r181,l7)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a168(r184,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a169(r109,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a170(r183,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a170(r183,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7) a169(r109,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a171(r110,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a172(r181,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a167(r111,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a173(r180,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a174(r114,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a175(r179,l7) a176(r112,l7) a177(r178,l7) a178(r113,l7) a179(r176,l7)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a175(r179,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a174(r114,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a176(r112,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a174(r114,l7) a177(r178,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a177(r178,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a174(r114,l7) a176(r112,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a178(r113,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a174(r114,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a179(r176,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7) a174(r114,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a180(r175,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a166(r66,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a181(r260,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a182(r252,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a183(r128,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a184(r128,l8) conflicts: a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a185(r130,l8) conflicts: a184(r128,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a186(r133,l8) conflicts: a184(r128,l8) a185(r130,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a187(r136,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a188(r139,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a189(r142,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a190(r145,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a191(r148,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a192(r149,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a193(r252,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a194(r260,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a195(r261,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a196(r275,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a197(r321,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a198(r322,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a199(r65,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a200(r117,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8) a204(r170,l8) a205(r120,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8) a209(r165,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a200(r117,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a201(r115,l8) a202(r173,l8) a203(r116,l8)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a201(r115,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a202(r173,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a202(r173,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8) a201(r115,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a203(r116,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a200(r117,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a204(r170,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a205(r120,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a206(r118,l8) a207(r168,l8) a208(r119,l8)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a206(r118,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a205(r120,l8) a207(r168,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a207(r168,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a205(r120,l8) a206(r118,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a208(r119,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8) a205(r120,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a209(r165,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a199(r65,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a210(r126,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a401(r64,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8) a408(r158,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8) a418(r151,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a211(r126,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a212(r128,l9) conflicts: a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a213(r130,l9) conflicts: a212(r128,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a214(r133,l9) conflicts: a212(r128,l9) a213(r130,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a215(r136,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a216(r139,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a217(r142,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a218(r145,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a219(r148,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a220(r149,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a221(r252,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a222(r260,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a223(r261,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a224(r275,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a225(r321,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a226(r322,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9) a234(r158,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a227(r64,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a211(r126,l9) a228(r122,l9) a229(r121,l9) a230(r162,l9) a231(r124,l9) a232(r123,l9) a233(r159,l9)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a228(r122,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a229(r121,l9)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a229(r121,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a228(r122,l9)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a230(r162,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a231(r124,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a232(r123,l9)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a232(r123,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9) a231(r124,l9)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a233(r159,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a227(r64,l9) a211(r126,l9)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a234(r158,l9) conflicts: a212(r128,l9) a213(r130,l9) a214(r133,l9) a215(r136,l9) a216(r139,l9) a217(r142,l9) a218(r145,l9) a219(r148,l9) a220(r149,l9) a221(r252,l9) a222(r260,l9) a223(r261,l9) a224(r275,l9) a225(r321,l9) a226(r322,l9) a211(r126,l9)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a235(r126,l10) conflicts: a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a236(r128,l10) conflicts: a235(r126,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a237(r130,l10) conflicts: a235(r126,l10) a236(r128,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a238(r133,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a239(r136,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a240(r139,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a241(r142,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a242(r145,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a243(r148,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a244(r149,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a245(r252,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a246(r260,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a247(r261,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a248(r275,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a249(r321,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a250(r322,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10) a260(r151,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a251(r62,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a252(r58,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a254(r157,l10) a253(r155,l10)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a253(r155,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a254(r157,l10)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a254(r157,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a255(r59,l10) a252(r58,l10) a253(r155,l10)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a255(r59,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a252(r58,l10) a254(r157,l10) a253(r155,l10)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a256(r60,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a259(r61,l10) a258(r154,l10) a257(r152,l10)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a257(r152,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a259(r61,l10) a256(r60,l10) a258(r154,l10)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a258(r154,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a259(r61,l10) a256(r60,l10) a257(r152,l10)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a259(r61,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10) a251(r62,l10) a256(r60,l10) a258(r154,l10) a257(r152,l10)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a260(r151,l10) conflicts: a235(r126,l10) a236(r128,l10) a237(r130,l10) a238(r133,l10) a239(r136,l10) a240(r139,l10) a241(r142,l10) a242(r145,l10) a243(r148,l10) a244(r149,l10) a245(r252,l10) a246(r260,l10) a247(r261,l10) a248(r275,l10) a249(r321,l10) a250(r322,l10)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a261(r146,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a262(r75,l0) a263(r244,l0) a264(r73,l0) a265(r243,l0) a266(r74,l0) a267(r242,l0) a268(r241,l0) a269(r240,l0) a270(r78,l0) a271(r239,l0) a272(r76,l0) a273(r238,l0) a274(r77,l0) a275(r237,l0) a276(r236,l0) a277(r235,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a262(r75,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a263(r244,l0) a264(r73,l0) a265(r243,l0) a266(r74,l0) a267(r242,l0) a268(r241,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a263(r244,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a262(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a264(r73,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a262(r75,l0) a265(r243,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a265(r243,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a262(r75,l0) a264(r73,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a266(r74,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a262(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a267(r242,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a262(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a268(r241,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a262(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a269(r240,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a270(r78,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a271(r239,l0) a272(r76,l0) a273(r238,l0) a274(r77,l0) a275(r237,l0) a276(r236,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a271(r239,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a270(r78,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a272(r76,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a270(r78,l0) a273(r238,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a273(r238,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a270(r78,l0) a272(r76,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a274(r77,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a270(r78,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a275(r237,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a270(r78,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a276(r236,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0) a270(r78,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a277(r235,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a261(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a278(r145,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a419(r143,l0) a420(r81,l0) a421(r234,l0) a422(r79,l0) a423(r233,l0) a424(r80,l0) a425(r232,l0) a426(r231,l0) a427(r230,l0) a428(r84,l0) a429(r229,l0) a430(r82,l0) a431(r228,l0) a432(r83,l0) a433(r227,l0) a434(r226,l0) a435(r225,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0) a561(r224,l0) a562(r85,l0) a563(r223,l0) a564(r86,l0) a565(r222,l0) a566(r221,l0) a567(r220,l0) a568(r90,l0) a569(r219,l0) a570(r88,l0) a571(r218,l0) a572(r89,l0) a573(r217,l0) a574(r216,l0) a575(r215,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0) a683(r214,l0) a684(r91,l0) a685(r213,l0) a686(r92,l0) a687(r212,l0) a688(r211,l0) a689(r210,l0) a690(r96,l0) a691(r209,l0) a692(r94,l0) a693(r208,l0) a694(r95,l0) a695(r207,l0) a696(r206,l0) a697(r205,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0) a787(r204,l0) a788(r97,l0) a789(r203,l0) a790(r98,l0) a791(r202,l0) a792(r201,l0) a793(r200,l0) a794(r102,l0) a795(r199,l0) a796(r100,l0) a797(r198,l0) a798(r101,l0) a799(r197,l0) a800(r196,l0) a801(r195,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a279(r143,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a280(r81,l1) a281(r234,l1) a282(r79,l1) a283(r233,l1) a284(r80,l1) a285(r232,l1) a286(r231,l1) a287(r230,l1) a288(r84,l1) a289(r229,l1) a290(r82,l1) a291(r228,l1) a292(r83,l1) a293(r227,l1) a294(r226,l1) a295(r225,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a280(r81,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a281(r234,l1) a282(r79,l1) a283(r233,l1) a284(r80,l1) a285(r232,l1) a286(r231,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a281(r234,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a280(r81,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a282(r79,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a280(r81,l1) a283(r233,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a283(r233,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a280(r81,l1) a282(r79,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a284(r80,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a280(r81,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a285(r232,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a280(r81,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a286(r231,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a280(r81,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a287(r230,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a288(r84,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a289(r229,l1) a290(r82,l1) a291(r228,l1) a292(r83,l1) a293(r227,l1) a294(r226,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a289(r229,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a288(r84,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a290(r82,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a288(r84,l1) a291(r228,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a291(r228,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a288(r84,l1) a290(r82,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a292(r83,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a288(r84,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a293(r227,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a288(r84,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a294(r226,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1) a288(r84,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a295(r225,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a279(r143,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a296(r142,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a437(r140,l1) a438(r87,l1) a439(r224,l1) a440(r85,l1) a441(r223,l1) a442(r86,l1) a443(r222,l1) a444(r221,l1) a445(r220,l1) a446(r90,l1) a447(r219,l1) a448(r88,l1) a449(r218,l1) a450(r89,l1) a451(r217,l1) a452(r216,l1) a453(r215,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1) a579(r214,l1) a580(r91,l1) a581(r213,l1) a582(r92,l1) a583(r212,l1) a584(r211,l1) a585(r210,l1) a586(r96,l1) a587(r209,l1) a588(r94,l1) a589(r208,l1) a590(r95,l1) a591(r207,l1) a592(r206,l1) a593(r205,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1) a701(r204,l1) a702(r97,l1) a703(r203,l1) a704(r98,l1) a705(r202,l1) a706(r201,l1) a707(r200,l1) a708(r102,l1) a709(r199,l1) a710(r100,l1) a711(r198,l1) a712(r101,l1) a713(r197,l1) a714(r196,l1) a715(r195,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a297(r140,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a298(r87,l2) a299(r224,l2) a300(r85,l2) a301(r223,l2) a302(r86,l2) a303(r222,l2) a304(r221,l2) a305(r220,l2) a306(r90,l2) a307(r219,l2) a308(r88,l2) a309(r218,l2) a310(r89,l2) a311(r217,l2) a312(r216,l2) a313(r215,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a298(r87,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a299(r224,l2) a300(r85,l2) a301(r223,l2) a302(r86,l2) a303(r222,l2) a304(r221,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a299(r224,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a300(r85,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2) a301(r223,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a301(r223,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2) a300(r85,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a302(r86,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a303(r222,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a304(r221,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a298(r87,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a305(r220,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a306(r90,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a307(r219,l2) a308(r88,l2) a309(r218,l2) a310(r89,l2) a311(r217,l2) a312(r216,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a307(r219,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a306(r90,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a308(r88,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a306(r90,l2) a309(r218,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a309(r218,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a306(r90,l2) a308(r88,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a310(r89,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a306(r90,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a311(r217,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a306(r90,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a312(r216,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2) a306(r90,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a313(r215,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a297(r140,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a314(r139,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a455(r137,l2) a456(r93,l2) a457(r214,l2) a458(r91,l2) a459(r213,l2) a460(r92,l2) a461(r212,l2) a462(r211,l2) a463(r210,l2) a464(r96,l2) a465(r209,l2) a466(r94,l2) a467(r208,l2) a468(r95,l2) a469(r207,l2) a470(r206,l2) a471(r205,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2) a597(r204,l2) a598(r97,l2) a599(r203,l2) a600(r98,l2) a601(r202,l2) a602(r201,l2) a603(r200,l2) a604(r102,l2) a605(r199,l2) a606(r100,l2) a607(r198,l2) a608(r101,l2) a609(r197,l2) a610(r196,l2) a611(r195,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a315(r137,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a316(r93,l3) a317(r214,l3) a318(r91,l3) a319(r213,l3) a320(r92,l3) a321(r212,l3) a322(r211,l3) a323(r210,l3) a324(r96,l3) a325(r209,l3) a326(r94,l3) a327(r208,l3) a328(r95,l3) a329(r207,l3) a330(r206,l3) a331(r205,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a316(r93,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a317(r214,l3) a318(r91,l3) a319(r213,l3) a320(r92,l3) a321(r212,l3) a322(r211,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a317(r214,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a318(r91,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3) a319(r213,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a319(r213,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3) a318(r91,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a320(r92,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a321(r212,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a322(r211,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a316(r93,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a323(r210,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a324(r96,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a325(r209,l3) a326(r94,l3) a327(r208,l3) a328(r95,l3) a329(r207,l3) a330(r206,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a325(r209,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a324(r96,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a326(r94,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a324(r96,l3) a327(r208,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a327(r208,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a324(r96,l3) a326(r94,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a328(r95,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a324(r96,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a329(r207,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a324(r96,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a330(r206,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3) a324(r96,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a331(r205,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a315(r137,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a332(r136,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a473(r134,l3) a474(r99,l3) a475(r204,l3) a476(r97,l3) a477(r203,l3) a478(r98,l3) a479(r202,l3) a480(r201,l3) a481(r200,l3) a482(r102,l3) a483(r199,l3) a484(r100,l3) a485(r198,l3) a486(r101,l3) a487(r197,l3) a488(r196,l3) a489(r195,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a333(r134,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a334(r99,l4) a335(r204,l4) a336(r97,l4) a337(r203,l4) a338(r98,l4) a339(r202,l4) a340(r201,l4) a341(r200,l4) a342(r102,l4) a343(r199,l4) a344(r100,l4) a345(r198,l4) a346(r101,l4) a347(r197,l4) a348(r196,l4) a349(r195,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a334(r99,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a335(r204,l4) a336(r97,l4) a337(r203,l4) a338(r98,l4) a339(r202,l4) a340(r201,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a335(r204,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a336(r97,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4) a337(r203,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a337(r203,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4) a336(r97,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a338(r98,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a339(r202,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a340(r201,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a334(r99,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a341(r200,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a342(r102,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a343(r199,l4) a344(r100,l4) a345(r198,l4) a346(r101,l4) a347(r197,l4) a348(r196,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a343(r199,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a342(r102,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a344(r100,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a342(r102,l4) a345(r198,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a345(r198,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a342(r102,l4) a344(r100,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a346(r101,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a342(r102,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a347(r197,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a342(r102,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a348(r196,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4) a342(r102,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a349(r195,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a333(r134,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a350(r275,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a351(r133,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a492(r131,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a352(r131,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a353(r105,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5) a360(r190,l5) a361(r108,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5) a368(r185,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a353(r105,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a354(r194,l5) a355(r103,l5) a356(r193,l5) a357(r104,l5) a358(r192,l5) a359(r191,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a354(r194,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a355(r103,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a356(r193,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a356(r193,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5) a355(r103,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a357(r104,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a358(r192,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a359(r191,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a353(r105,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a360(r190,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a361(r108,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a362(r189,l5) a363(r106,l5) a364(r188,l5) a365(r107,l5) a366(r187,l5) a367(r186,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a362(r189,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a361(r108,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a363(r106,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a361(r108,l5) a364(r188,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a364(r188,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a361(r108,l5) a363(r106,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a365(r107,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a361(r108,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a366(r187,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a361(r108,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a367(r186,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5) a361(r108,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a368(r185,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a352(r131,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a369(r261,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a370(r130,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a511(r66,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a371(r66,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a372(r111,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6) a378(r180,l6) a379(r114,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6) a385(r175,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a372(r111,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a373(r184,l6) a374(r109,l6) a375(r183,l6) a376(r110,l6) a377(r181,l6)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a373(r184,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a374(r109,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a375(r183,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a375(r183,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6) a374(r109,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a376(r110,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a377(r181,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a372(r111,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a378(r180,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a379(r114,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a380(r179,l6) a381(r112,l6) a382(r178,l6) a383(r113,l6) a384(r176,l6)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a380(r179,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a379(r114,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a381(r112,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a379(r114,l6) a382(r178,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a382(r178,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a379(r114,l6) a381(r112,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a383(r113,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a379(r114,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a384(r176,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6) a379(r114,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a385(r175,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a371(r66,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a386(r260,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a387(r252,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a388(r128,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a389(r65,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a390(r117,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7) a394(r170,l7) a395(r120,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7) a399(r165,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a390(r117,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a391(r115,l7) a392(r173,l7) a393(r116,l7)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a391(r115,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a392(r173,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a392(r173,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7) a391(r115,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a393(r116,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a390(r117,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a394(r170,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a395(r120,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a396(r118,l7) a397(r168,l7) a398(r119,l7)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a396(r118,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a395(r120,l7) a397(r168,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a397(r168,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a395(r120,l7) a396(r118,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a398(r119,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7) a395(r120,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a399(r165,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a389(r65,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a400(r126,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a541(r64,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7) a548(r158,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7) a558(r151,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a401(r64,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a402(r122,l8) a403(r121,l8) a404(r162,l8) a405(r124,l8) a406(r123,l8) a407(r159,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a402(r122,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a401(r64,l8) a403(r121,l8)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a403(r121,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a401(r64,l8) a402(r122,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a404(r162,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a401(r64,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a405(r124,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a401(r64,l8) a406(r123,l8)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a406(r123,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a401(r64,l8) a405(r124,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a407(r159,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a401(r64,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a408(r158,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a409(r62,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a410(r58,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a409(r62,l8) a413(r59,l8) a412(r157,l8) a411(r155,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a411(r155,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a412(r157,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a412(r157,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a409(r62,l8) a413(r59,l8) a410(r58,l8) a411(r155,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a413(r59,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a409(r62,l8) a410(r58,l8) a412(r157,l8) a411(r155,l8)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a414(r60,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a409(r62,l8) a417(r61,l8) a416(r154,l8) a415(r152,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a415(r152,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a409(r62,l8) a417(r61,l8) a414(r60,l8) a416(r154,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a416(r154,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a409(r62,l8) a417(r61,l8) a414(r60,l8) a415(r152,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a417(r61,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8) a409(r62,l8) a414(r60,l8) a416(r154,l8) a415(r152,l8)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a418(r151,l8) conflicts: a184(r128,l8) a185(r130,l8) a186(r133,l8) a187(r136,l8) a188(r139,l8) a189(r142,l8) a190(r145,l8) a191(r148,l8) a192(r149,l8) a193(r252,l8) a194(r260,l8) a195(r261,l8) a196(r275,l8) a197(r321,l8) a198(r322,l8) a210(r126,l8)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a419(r143,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a420(r81,l0) a421(r234,l0) a422(r79,l0) a423(r233,l0) a424(r80,l0) a425(r232,l0) a426(r231,l0) a427(r230,l0) a428(r84,l0) a429(r229,l0) a430(r82,l0) a431(r228,l0) a432(r83,l0) a433(r227,l0) a434(r226,l0) a435(r225,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a420(r81,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a421(r234,l0) a422(r79,l0) a423(r233,l0) a424(r80,l0) a425(r232,l0) a426(r231,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a421(r234,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a420(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a422(r79,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a420(r81,l0) a423(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a423(r233,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a420(r81,l0) a422(r79,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a424(r80,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a420(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a425(r232,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a420(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a426(r231,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a420(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a427(r230,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a428(r84,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a429(r229,l0) a430(r82,l0) a431(r228,l0) a432(r83,l0) a433(r227,l0) a434(r226,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a429(r229,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a428(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a430(r82,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a428(r84,l0) a431(r228,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a431(r228,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a428(r84,l0) a430(r82,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a432(r83,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a428(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a433(r227,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a428(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a434(r226,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0) a428(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a435(r225,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a419(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a436(r142,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a559(r140,l0) a560(r87,l0) a561(r224,l0) a562(r85,l0) a563(r223,l0) a564(r86,l0) a565(r222,l0) a566(r221,l0) a567(r220,l0) a568(r90,l0) a569(r219,l0) a570(r88,l0) a571(r218,l0) a572(r89,l0) a573(r217,l0) a574(r216,l0) a575(r215,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0) a683(r214,l0) a684(r91,l0) a685(r213,l0) a686(r92,l0) a687(r212,l0) a688(r211,l0) a689(r210,l0) a690(r96,l0) a691(r209,l0) a692(r94,l0) a693(r208,l0) a694(r95,l0) a695(r207,l0) a696(r206,l0) a697(r205,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0) a787(r204,l0) a788(r97,l0) a789(r203,l0) a790(r98,l0) a791(r202,l0) a792(r201,l0) a793(r200,l0) a794(r102,l0) a795(r199,l0) a796(r100,l0) a797(r198,l0) a798(r101,l0) a799(r197,l0) a800(r196,l0) a801(r195,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a437(r140,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a438(r87,l1) a439(r224,l1) a440(r85,l1) a441(r223,l1) a442(r86,l1) a443(r222,l1) a444(r221,l1) a445(r220,l1) a446(r90,l1) a447(r219,l1) a448(r88,l1) a449(r218,l1) a450(r89,l1) a451(r217,l1) a452(r216,l1) a453(r215,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a438(r87,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a439(r224,l1) a440(r85,l1) a441(r223,l1) a442(r86,l1) a443(r222,l1) a444(r221,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a439(r224,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a440(r85,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1) a441(r223,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a441(r223,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1) a440(r85,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a442(r86,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a443(r222,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a444(r221,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a438(r87,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a445(r220,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a446(r90,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a447(r219,l1) a448(r88,l1) a449(r218,l1) a450(r89,l1) a451(r217,l1) a452(r216,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a447(r219,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a446(r90,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a448(r88,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a446(r90,l1) a449(r218,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a449(r218,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a446(r90,l1) a448(r88,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a450(r89,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a446(r90,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a451(r217,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a446(r90,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a452(r216,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1) a446(r90,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a453(r215,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a437(r140,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a454(r139,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a577(r137,l1) a578(r93,l1) a579(r214,l1) a580(r91,l1) a581(r213,l1) a582(r92,l1) a583(r212,l1) a584(r211,l1) a585(r210,l1) a586(r96,l1) a587(r209,l1) a588(r94,l1) a589(r208,l1) a590(r95,l1) a591(r207,l1) a592(r206,l1) a593(r205,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1) a701(r204,l1) a702(r97,l1) a703(r203,l1) a704(r98,l1) a705(r202,l1) a706(r201,l1) a707(r200,l1) a708(r102,l1) a709(r199,l1) a710(r100,l1) a711(r198,l1) a712(r101,l1) a713(r197,l1) a714(r196,l1) a715(r195,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a455(r137,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a456(r93,l2) a457(r214,l2) a458(r91,l2) a459(r213,l2) a460(r92,l2) a461(r212,l2) a462(r211,l2) a463(r210,l2) a464(r96,l2) a465(r209,l2) a466(r94,l2) a467(r208,l2) a468(r95,l2) a469(r207,l2) a470(r206,l2) a471(r205,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a456(r93,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a457(r214,l2) a458(r91,l2) a459(r213,l2) a460(r92,l2) a461(r212,l2) a462(r211,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a457(r214,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a458(r91,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2) a459(r213,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a459(r213,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2) a458(r91,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a460(r92,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a461(r212,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a462(r211,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a456(r93,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a463(r210,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a464(r96,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a465(r209,l2) a466(r94,l2) a467(r208,l2) a468(r95,l2) a469(r207,l2) a470(r206,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a465(r209,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a464(r96,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a466(r94,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a464(r96,l2) a467(r208,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a467(r208,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a464(r96,l2) a466(r94,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a468(r95,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a464(r96,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a469(r207,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a464(r96,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a470(r206,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2) a464(r96,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a471(r205,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a455(r137,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a472(r136,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a595(r134,l2) a596(r99,l2) a597(r204,l2) a598(r97,l2) a599(r203,l2) a600(r98,l2) a601(r202,l2) a602(r201,l2) a603(r200,l2) a604(r102,l2) a605(r199,l2) a606(r100,l2) a607(r198,l2) a608(r101,l2) a609(r197,l2) a610(r196,l2) a611(r195,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a473(r134,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a474(r99,l3) a475(r204,l3) a476(r97,l3) a477(r203,l3) a478(r98,l3) a479(r202,l3) a480(r201,l3) a481(r200,l3) a482(r102,l3) a483(r199,l3) a484(r100,l3) a485(r198,l3) a486(r101,l3) a487(r197,l3) a488(r196,l3) a489(r195,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a474(r99,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a475(r204,l3) a476(r97,l3) a477(r203,l3) a478(r98,l3) a479(r202,l3) a480(r201,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a475(r204,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a476(r97,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3) a477(r203,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a477(r203,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3) a476(r97,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a478(r98,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a479(r202,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a480(r201,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a474(r99,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a481(r200,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a482(r102,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a483(r199,l3) a484(r100,l3) a485(r198,l3) a486(r101,l3) a487(r197,l3) a488(r196,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a483(r199,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a482(r102,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a484(r100,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a482(r102,l3) a485(r198,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a485(r198,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a482(r102,l3) a484(r100,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a486(r101,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a482(r102,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a487(r197,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a482(r102,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a488(r196,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3) a482(r102,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a489(r195,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a473(r134,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a490(r275,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a491(r133,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a614(r131,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a492(r131,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a493(r105,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4) a500(r190,l4) a501(r108,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4) a508(r185,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a493(r105,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a494(r194,l4) a495(r103,l4) a496(r193,l4) a497(r104,l4) a498(r192,l4) a499(r191,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a494(r194,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a495(r103,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a496(r193,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a496(r193,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4) a495(r103,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a497(r104,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a498(r192,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a499(r191,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a493(r105,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a500(r190,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a501(r108,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a502(r189,l4) a503(r106,l4) a504(r188,l4) a505(r107,l4) a506(r187,l4) a507(r186,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a502(r189,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a501(r108,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a503(r106,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a501(r108,l4) a504(r188,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a504(r188,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a501(r108,l4) a503(r106,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a505(r107,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a501(r108,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a506(r187,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a501(r108,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a507(r186,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4) a501(r108,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a508(r185,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a492(r131,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a509(r261,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a510(r130,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a633(r66,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a511(r66,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a512(r111,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5) a518(r180,l5) a519(r114,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5) a525(r175,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a512(r111,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a513(r184,l5) a514(r109,l5) a515(r183,l5) a516(r110,l5) a517(r181,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a513(r184,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a514(r109,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a515(r183,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a515(r183,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5) a514(r109,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a516(r110,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a517(r181,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a512(r111,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a518(r180,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a519(r114,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a520(r179,l5) a521(r112,l5) a522(r178,l5) a523(r113,l5) a524(r176,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a520(r179,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a519(r114,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a521(r112,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a519(r114,l5) a522(r178,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a522(r178,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a519(r114,l5) a521(r112,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a523(r113,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a519(r114,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a524(r176,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5) a519(r114,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a525(r175,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a511(r66,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a526(r260,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a527(r252,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a528(r128,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a529(r65,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a530(r117,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6) a534(r170,l6) a535(r120,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6) a539(r165,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a530(r117,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a531(r115,l6) a532(r173,l6) a533(r116,l6)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a531(r115,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a532(r173,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a532(r173,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6) a531(r115,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a533(r116,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a530(r117,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a534(r170,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a535(r120,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a536(r118,l6) a537(r168,l6) a538(r119,l6)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a536(r118,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a535(r120,l6) a537(r168,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a537(r168,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a535(r120,l6) a536(r118,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a538(r119,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6) a535(r120,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a539(r165,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a529(r65,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a540(r126,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a663(r64,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6) a670(r158,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6) a680(r151,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a541(r64,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a542(r122,l7) a543(r121,l7) a544(r162,l7) a545(r124,l7) a546(r123,l7) a547(r159,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a542(r122,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a541(r64,l7) a543(r121,l7)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a543(r121,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a541(r64,l7) a542(r122,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a544(r162,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a541(r64,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a545(r124,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a541(r64,l7) a546(r123,l7)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a546(r123,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a541(r64,l7) a545(r124,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a547(r159,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a541(r64,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a548(r158,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a549(r62,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a550(r58,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a549(r62,l7) a553(r59,l7) a552(r157,l7) a551(r155,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a551(r155,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a552(r157,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a552(r157,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a549(r62,l7) a553(r59,l7) a550(r58,l7) a551(r155,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a553(r59,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a549(r62,l7) a550(r58,l7) a552(r157,l7) a551(r155,l7)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a554(r60,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a549(r62,l7) a557(r61,l7) a556(r154,l7) a555(r152,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a555(r152,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a549(r62,l7) a557(r61,l7) a554(r60,l7) a556(r154,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a556(r154,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a549(r62,l7) a557(r61,l7) a554(r60,l7) a555(r152,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a557(r61,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7) a549(r62,l7) a554(r60,l7) a556(r154,l7) a555(r152,l7)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a558(r151,l7) conflicts: a154(r130,l7) a155(r133,l7) a156(r136,l7) a157(r139,l7) a158(r142,l7) a159(r145,l7) a160(r148,l7) a161(r149,l7) a162(r261,l7) a163(r275,l7) a164(r321,l7) a165(r322,l7) a181(r260,l7) a182(r252,l7) a183(r128,l7) a400(r126,l7)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a559(r140,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a560(r87,l0) a561(r224,l0) a562(r85,l0) a563(r223,l0) a564(r86,l0) a565(r222,l0) a566(r221,l0) a567(r220,l0) a568(r90,l0) a569(r219,l0) a570(r88,l0) a571(r218,l0) a572(r89,l0) a573(r217,l0) a574(r216,l0) a575(r215,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a560(r87,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a561(r224,l0) a562(r85,l0) a563(r223,l0) a564(r86,l0) a565(r222,l0) a566(r221,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a561(r224,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a562(r85,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0) a563(r223,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a563(r223,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0) a562(r85,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a564(r86,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a565(r222,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a566(r221,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a560(r87,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a567(r220,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a568(r90,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a569(r219,l0) a570(r88,l0) a571(r218,l0) a572(r89,l0) a573(r217,l0) a574(r216,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a569(r219,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a568(r90,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a570(r88,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a568(r90,l0) a571(r218,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a571(r218,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a568(r90,l0) a570(r88,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a572(r89,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a568(r90,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a573(r217,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a568(r90,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a574(r216,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0) a568(r90,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a575(r215,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a559(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a576(r139,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a681(r137,l0) a682(r93,l0) a683(r214,l0) a684(r91,l0) a685(r213,l0) a686(r92,l0) a687(r212,l0) a688(r211,l0) a689(r210,l0) a690(r96,l0) a691(r209,l0) a692(r94,l0) a693(r208,l0) a694(r95,l0) a695(r207,l0) a696(r206,l0) a697(r205,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0) a787(r204,l0) a788(r97,l0) a789(r203,l0) a790(r98,l0) a791(r202,l0) a792(r201,l0) a793(r200,l0) a794(r102,l0) a795(r199,l0) a796(r100,l0) a797(r198,l0) a798(r101,l0) a799(r197,l0) a800(r196,l0) a801(r195,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a577(r137,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a578(r93,l1) a579(r214,l1) a580(r91,l1) a581(r213,l1) a582(r92,l1) a583(r212,l1) a584(r211,l1) a585(r210,l1) a586(r96,l1) a587(r209,l1) a588(r94,l1) a589(r208,l1) a590(r95,l1) a591(r207,l1) a592(r206,l1) a593(r205,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a578(r93,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a579(r214,l1) a580(r91,l1) a581(r213,l1) a582(r92,l1) a583(r212,l1) a584(r211,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a579(r214,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a580(r91,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1) a581(r213,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a581(r213,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1) a580(r91,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a582(r92,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a583(r212,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a584(r211,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a578(r93,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a585(r210,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a586(r96,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a587(r209,l1) a588(r94,l1) a589(r208,l1) a590(r95,l1) a591(r207,l1) a592(r206,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a587(r209,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a586(r96,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a588(r94,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a586(r96,l1) a589(r208,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a589(r208,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a586(r96,l1) a588(r94,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a590(r95,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a586(r96,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a591(r207,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a586(r96,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a592(r206,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1) a586(r96,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a593(r205,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a577(r137,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a594(r136,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a699(r134,l1) a700(r99,l1) a701(r204,l1) a702(r97,l1) a703(r203,l1) a704(r98,l1) a705(r202,l1) a706(r201,l1) a707(r200,l1) a708(r102,l1) a709(r199,l1) a710(r100,l1) a711(r198,l1) a712(r101,l1) a713(r197,l1) a714(r196,l1) a715(r195,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a595(r134,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a596(r99,l2) a597(r204,l2) a598(r97,l2) a599(r203,l2) a600(r98,l2) a601(r202,l2) a602(r201,l2) a603(r200,l2) a604(r102,l2) a605(r199,l2) a606(r100,l2) a607(r198,l2) a608(r101,l2) a609(r197,l2) a610(r196,l2) a611(r195,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a596(r99,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a597(r204,l2) a598(r97,l2) a599(r203,l2) a600(r98,l2) a601(r202,l2) a602(r201,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a597(r204,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a598(r97,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2) a599(r203,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a599(r203,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2) a598(r97,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a600(r98,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a601(r202,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a602(r201,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a596(r99,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a603(r200,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a604(r102,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a605(r199,l2) a606(r100,l2) a607(r198,l2) a608(r101,l2) a609(r197,l2) a610(r196,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a605(r199,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a604(r102,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a606(r100,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a604(r102,l2) a607(r198,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a607(r198,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a604(r102,l2) a606(r100,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a608(r101,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a604(r102,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a609(r197,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a604(r102,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a610(r196,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2) a604(r102,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a611(r195,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a595(r134,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a612(r275,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a613(r133,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a718(r131,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a614(r131,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a615(r105,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3) a622(r190,l3) a623(r108,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3) a630(r185,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a615(r105,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a616(r194,l3) a617(r103,l3) a618(r193,l3) a619(r104,l3) a620(r192,l3) a621(r191,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a616(r194,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a617(r103,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a618(r193,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a618(r193,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3) a617(r103,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a619(r104,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a620(r192,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a621(r191,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a615(r105,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a622(r190,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a623(r108,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a624(r189,l3) a625(r106,l3) a626(r188,l3) a627(r107,l3) a628(r187,l3) a629(r186,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a624(r189,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a623(r108,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a625(r106,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a623(r108,l3) a626(r188,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a626(r188,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a623(r108,l3) a625(r106,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a627(r107,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a623(r108,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a628(r187,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a623(r108,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a629(r186,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3) a623(r108,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a630(r185,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a614(r131,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a631(r261,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a632(r130,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a737(r66,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a633(r66,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a634(r111,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4) a640(r180,l4) a641(r114,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4) a647(r175,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a634(r111,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a635(r184,l4) a636(r109,l4) a637(r183,l4) a638(r110,l4) a639(r181,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a635(r184,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a636(r109,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a637(r183,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a637(r183,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4) a636(r109,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a638(r110,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a639(r181,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a634(r111,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a640(r180,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a641(r114,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a642(r179,l4) a643(r112,l4) a644(r178,l4) a645(r113,l4) a646(r176,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a642(r179,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a641(r114,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a643(r112,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a641(r114,l4) a644(r178,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a644(r178,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a641(r114,l4) a643(r112,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a645(r113,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a641(r114,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a646(r176,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4) a641(r114,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a647(r175,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a633(r66,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a648(r260,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a649(r252,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a650(r128,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a651(r65,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a652(r117,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5) a656(r170,l5) a657(r120,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5) a661(r165,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a652(r117,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a653(r115,l5) a654(r173,l5) a655(r116,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a653(r115,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a654(r173,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a654(r173,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5) a653(r115,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a655(r116,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a652(r117,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a656(r170,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a657(r120,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a658(r118,l5) a659(r168,l5) a660(r119,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a658(r118,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a657(r120,l5) a659(r168,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a659(r168,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a657(r120,l5) a658(r118,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a660(r119,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5) a657(r120,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a661(r165,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a651(r65,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a662(r126,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a767(r64,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5) a774(r158,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5) a784(r151,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a663(r64,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a664(r122,l6) a665(r121,l6) a666(r162,l6) a667(r124,l6) a668(r123,l6) a669(r159,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a664(r122,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a663(r64,l6) a665(r121,l6)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a665(r121,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a663(r64,l6) a664(r122,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a666(r162,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a663(r64,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a667(r124,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a663(r64,l6) a668(r123,l6)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a668(r123,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a663(r64,l6) a667(r124,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a669(r159,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a663(r64,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a670(r158,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a671(r62,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a672(r58,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a671(r62,l6) a675(r59,l6) a674(r157,l6) a673(r155,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a673(r155,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a674(r157,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a674(r157,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a671(r62,l6) a675(r59,l6) a672(r58,l6) a673(r155,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a675(r59,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a671(r62,l6) a672(r58,l6) a674(r157,l6) a673(r155,l6)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a676(r60,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a671(r62,l6) a679(r61,l6) a678(r154,l6) a677(r152,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a677(r152,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a671(r62,l6) a679(r61,l6) a676(r60,l6) a678(r154,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a678(r154,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a671(r62,l6) a679(r61,l6) a676(r60,l6) a677(r152,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a679(r61,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6) a671(r62,l6) a676(r60,l6) a678(r154,l6) a677(r152,l6)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a680(r151,l6) conflicts: a125(r133,l6) a126(r136,l6) a127(r139,l6) a128(r142,l6) a129(r145,l6) a130(r148,l6) a131(r149,l6) a132(r275,l6) a133(r321,l6) a134(r322,l6) a152(r261,l6) a153(r130,l6) a386(r260,l6) a387(r252,l6) a388(r128,l6) a540(r126,l6)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a681(r137,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a682(r93,l0) a683(r214,l0) a684(r91,l0) a685(r213,l0) a686(r92,l0) a687(r212,l0) a688(r211,l0) a689(r210,l0) a690(r96,l0) a691(r209,l0) a692(r94,l0) a693(r208,l0) a694(r95,l0) a695(r207,l0) a696(r206,l0) a697(r205,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a682(r93,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a683(r214,l0) a684(r91,l0) a685(r213,l0) a686(r92,l0) a687(r212,l0) a688(r211,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a683(r214,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a684(r91,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0) a685(r213,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a685(r213,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0) a684(r91,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a686(r92,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a687(r212,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a688(r211,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a682(r93,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a689(r210,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a690(r96,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a691(r209,l0) a692(r94,l0) a693(r208,l0) a694(r95,l0) a695(r207,l0) a696(r206,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a691(r209,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a690(r96,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a692(r94,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a690(r96,l0) a693(r208,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a693(r208,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a690(r96,l0) a692(r94,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a694(r95,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a690(r96,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a695(r207,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a690(r96,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a696(r206,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0) a690(r96,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a697(r205,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a681(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a698(r136,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a785(r134,l0) a786(r99,l0) a787(r204,l0) a788(r97,l0) a789(r203,l0) a790(r98,l0) a791(r202,l0) a792(r201,l0) a793(r200,l0) a794(r102,l0) a795(r199,l0) a796(r100,l0) a797(r198,l0) a798(r101,l0) a799(r197,l0) a800(r196,l0) a801(r195,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a699(r134,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a700(r99,l1) a701(r204,l1) a702(r97,l1) a703(r203,l1) a704(r98,l1) a705(r202,l1) a706(r201,l1) a707(r200,l1) a708(r102,l1) a709(r199,l1) a710(r100,l1) a711(r198,l1) a712(r101,l1) a713(r197,l1) a714(r196,l1) a715(r195,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a700(r99,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a701(r204,l1) a702(r97,l1) a703(r203,l1) a704(r98,l1) a705(r202,l1) a706(r201,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a701(r204,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a702(r97,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1) a703(r203,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a703(r203,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1) a702(r97,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a704(r98,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a705(r202,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a706(r201,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a700(r99,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a707(r200,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a708(r102,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a709(r199,l1) a710(r100,l1) a711(r198,l1) a712(r101,l1) a713(r197,l1) a714(r196,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a709(r199,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a708(r102,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a710(r100,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a708(r102,l1) a711(r198,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a711(r198,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a708(r102,l1) a710(r100,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a712(r101,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a708(r102,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a713(r197,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a708(r102,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a714(r196,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1) a708(r102,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a715(r195,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a699(r134,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a716(r275,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a717(r133,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a804(r131,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a718(r131,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a719(r105,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2) a726(r190,l2) a727(r108,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2) a734(r185,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a719(r105,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a720(r194,l2) a721(r103,l2) a722(r193,l2) a723(r104,l2) a724(r192,l2) a725(r191,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a720(r194,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a721(r103,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a722(r193,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a722(r193,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2) a721(r103,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a723(r104,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a724(r192,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a725(r191,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a719(r105,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a726(r190,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a727(r108,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a728(r189,l2) a729(r106,l2) a730(r188,l2) a731(r107,l2) a732(r187,l2) a733(r186,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a728(r189,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a727(r108,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a729(r106,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a727(r108,l2) a730(r188,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a730(r188,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a727(r108,l2) a729(r106,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a731(r107,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a727(r108,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a732(r187,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a727(r108,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a733(r186,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2) a727(r108,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a734(r185,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a718(r131,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a735(r261,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a736(r130,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a823(r66,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a737(r66,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a738(r111,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3) a744(r180,l3) a745(r114,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3) a751(r175,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a738(r111,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a739(r184,l3) a740(r109,l3) a741(r183,l3) a742(r110,l3) a743(r181,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a739(r184,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a740(r109,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a741(r183,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a741(r183,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3) a740(r109,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a742(r110,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a743(r181,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a738(r111,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a744(r180,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a745(r114,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a746(r179,l3) a747(r112,l3) a748(r178,l3) a749(r113,l3) a750(r176,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a746(r179,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a745(r114,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a747(r112,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a745(r114,l3) a748(r178,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a748(r178,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a745(r114,l3) a747(r112,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a749(r113,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a745(r114,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a750(r176,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3) a745(r114,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a751(r175,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a737(r66,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a752(r260,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a753(r252,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a754(r128,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a755(r65,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a756(r117,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4) a760(r170,l4) a761(r120,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4) a765(r165,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a756(r117,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a757(r115,l4) a758(r173,l4) a759(r116,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a757(r115,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a758(r173,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a758(r173,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4) a757(r115,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a759(r116,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a756(r117,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a760(r170,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a761(r120,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a762(r118,l4) a763(r168,l4) a764(r119,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a762(r118,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a761(r120,l4) a763(r168,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a763(r168,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a761(r120,l4) a762(r118,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a764(r119,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4) a761(r120,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a765(r165,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a755(r65,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a766(r126,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a853(r64,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4) a860(r158,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4) a870(r151,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a767(r64,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a768(r122,l5) a769(r121,l5) a770(r162,l5) a771(r124,l5) a772(r123,l5) a773(r159,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a768(r122,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a767(r64,l5) a769(r121,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a769(r121,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a767(r64,l5) a768(r122,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a770(r162,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a767(r64,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a771(r124,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a767(r64,l5) a772(r123,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a772(r123,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a767(r64,l5) a771(r124,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a773(r159,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a767(r64,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a774(r158,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a775(r62,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a776(r58,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a775(r62,l5) a779(r59,l5) a778(r157,l5) a777(r155,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a777(r155,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a778(r157,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a778(r157,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a775(r62,l5) a779(r59,l5) a776(r58,l5) a777(r155,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a779(r59,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a775(r62,l5) a776(r58,l5) a778(r157,l5) a777(r155,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a780(r60,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a775(r62,l5) a783(r61,l5) a782(r154,l5) a781(r152,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a781(r152,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a775(r62,l5) a783(r61,l5) a780(r60,l5) a782(r154,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a782(r154,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a775(r62,l5) a783(r61,l5) a780(r60,l5) a781(r152,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a783(r61,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5) a775(r62,l5) a780(r60,l5) a782(r154,l5) a781(r152,l5)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a784(r151,l5) conflicts: a98(r136,l5) a99(r139,l5) a100(r142,l5) a101(r145,l5) a102(r148,l5) a103(r149,l5) a104(r321,l5) a105(r322,l5) a123(r275,l5) a124(r133,l5) a369(r261,l5) a370(r130,l5) a526(r260,l5) a527(r252,l5) a528(r128,l5) a662(r126,l5)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a785(r134,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a786(r99,l0) a787(r204,l0) a788(r97,l0) a789(r203,l0) a790(r98,l0) a791(r202,l0) a792(r201,l0) a793(r200,l0) a794(r102,l0) a795(r199,l0) a796(r100,l0) a797(r198,l0) a798(r101,l0) a799(r197,l0) a800(r196,l0) a801(r195,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a786(r99,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a787(r204,l0) a788(r97,l0) a789(r203,l0) a790(r98,l0) a791(r202,l0) a792(r201,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a787(r204,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a788(r97,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0) a789(r203,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a789(r203,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0) a788(r97,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a790(r98,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a791(r202,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a792(r201,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a786(r99,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a793(r200,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a794(r102,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a795(r199,l0) a796(r100,l0) a797(r198,l0) a798(r101,l0) a799(r197,l0) a800(r196,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a795(r199,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a794(r102,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a796(r100,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a794(r102,l0) a797(r198,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a797(r198,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a794(r102,l0) a796(r100,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a798(r101,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a794(r102,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a799(r197,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a794(r102,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a800(r196,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0) a794(r102,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a801(r195,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a785(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a802(r275,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a803(r133,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a871(r131,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a804(r131,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a805(r105,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1) a812(r190,l1) a813(r108,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1) a820(r185,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a805(r105,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a806(r194,l1) a807(r103,l1) a808(r193,l1) a809(r104,l1) a810(r192,l1) a811(r191,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a806(r194,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a807(r103,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a808(r193,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a808(r193,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1) a807(r103,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a809(r104,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a810(r192,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a811(r191,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a805(r105,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a812(r190,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a813(r108,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a814(r189,l1) a815(r106,l1) a816(r188,l1) a817(r107,l1) a818(r187,l1) a819(r186,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a814(r189,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a813(r108,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a815(r106,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a813(r108,l1) a816(r188,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a816(r188,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a813(r108,l1) a815(r106,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a817(r107,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a813(r108,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a818(r187,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a813(r108,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a819(r186,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1) a813(r108,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a820(r185,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a804(r131,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a821(r261,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a822(r130,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a890(r66,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a823(r66,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a824(r111,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2) a830(r180,l2) a831(r114,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2) a837(r175,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a824(r111,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a825(r184,l2) a826(r109,l2) a827(r183,l2) a828(r110,l2) a829(r181,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a825(r184,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a826(r109,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a827(r183,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a827(r183,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2) a826(r109,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a828(r110,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a829(r181,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a824(r111,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a830(r180,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a831(r114,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a832(r179,l2) a833(r112,l2) a834(r178,l2) a835(r113,l2) a836(r176,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a832(r179,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a831(r114,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a833(r112,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a831(r114,l2) a834(r178,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a834(r178,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a831(r114,l2) a833(r112,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a835(r113,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a831(r114,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a836(r176,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2) a831(r114,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a837(r175,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a823(r66,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a838(r260,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a839(r252,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a840(r128,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a841(r65,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a842(r117,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3) a846(r170,l3) a847(r120,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3) a851(r165,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a842(r117,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a843(r115,l3) a844(r173,l3) a845(r116,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a843(r115,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a844(r173,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a844(r173,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3) a843(r115,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a845(r116,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a842(r117,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a846(r170,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a847(r120,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a848(r118,l3) a849(r168,l3) a850(r119,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a848(r118,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a847(r120,l3) a849(r168,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a849(r168,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a847(r120,l3) a848(r118,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a850(r119,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3) a847(r120,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a851(r165,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a841(r65,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a852(r126,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a920(r64,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3) a927(r158,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3) a937(r151,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a853(r64,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a854(r122,l4) a855(r121,l4) a856(r162,l4) a857(r124,l4) a858(r123,l4) a859(r159,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a854(r122,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a853(r64,l4) a855(r121,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a855(r121,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a853(r64,l4) a854(r122,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a856(r162,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a853(r64,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a857(r124,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a853(r64,l4) a858(r123,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a858(r123,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a853(r64,l4) a857(r124,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a859(r159,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a853(r64,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a860(r158,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a861(r62,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a862(r58,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a861(r62,l4) a865(r59,l4) a864(r157,l4) a863(r155,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a863(r155,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a864(r157,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a864(r157,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a861(r62,l4) a865(r59,l4) a862(r58,l4) a863(r155,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a865(r59,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a861(r62,l4) a862(r58,l4) a864(r157,l4) a863(r155,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a866(r60,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a861(r62,l4) a869(r61,l4) a868(r154,l4) a867(r152,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a867(r152,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a861(r62,l4) a869(r61,l4) a866(r60,l4) a868(r154,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a868(r154,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a861(r62,l4) a869(r61,l4) a866(r60,l4) a867(r152,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a869(r61,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4) a861(r62,l4) a866(r60,l4) a868(r154,l4) a867(r152,l4)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a870(r151,l4) conflicts: a73(r139,l4) a74(r142,l4) a75(r145,l4) a76(r148,l4) a77(r149,l4) a78(r321,l4) a79(r322,l4) a97(r136,l4) a350(r275,l4) a351(r133,l4) a509(r261,l4) a510(r130,l4) a648(r260,l4) a649(r252,l4) a650(r128,l4) a766(r126,l4)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a871(r131,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a872(r105,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0) a879(r190,l0) a880(r108,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0) a887(r185,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a872(r105,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a873(r194,l0) a874(r103,l0) a875(r193,l0) a876(r104,l0) a877(r192,l0) a878(r191,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a873(r194,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a874(r103,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a875(r193,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a875(r193,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0) a874(r103,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a876(r104,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a877(r192,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a878(r191,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a872(r105,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a879(r190,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a880(r108,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a881(r189,l0) a882(r106,l0) a883(r188,l0) a884(r107,l0) a885(r187,l0) a886(r186,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a881(r189,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a880(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a882(r106,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a880(r108,l0) a883(r188,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a883(r188,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a880(r108,l0) a882(r106,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a884(r107,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a880(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a885(r187,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a880(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a886(r186,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0) a880(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a887(r185,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a871(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a888(r261,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a889(r130,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a938(r66,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a890(r66,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a891(r111,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1) a897(r180,l1) a898(r114,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1) a904(r175,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a891(r111,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a892(r184,l1) a893(r109,l1) a894(r183,l1) a895(r110,l1) a896(r181,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a892(r184,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a893(r109,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a894(r183,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a894(r183,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1) a893(r109,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a895(r110,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a896(r181,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a891(r111,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a897(r180,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a898(r114,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a899(r179,l1) a900(r112,l1) a901(r178,l1) a902(r113,l1) a903(r176,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a899(r179,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a898(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a900(r112,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a898(r114,l1) a901(r178,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a901(r178,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a898(r114,l1) a900(r112,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a902(r113,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a898(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a903(r176,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1) a898(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a904(r175,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a890(r66,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a905(r260,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a906(r252,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a907(r128,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a908(r65,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a909(r117,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2) a913(r170,l2) a914(r120,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2) a918(r165,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a909(r117,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a910(r115,l2) a911(r173,l2) a912(r116,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a910(r115,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a911(r173,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a911(r173,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2) a910(r115,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a912(r116,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a909(r117,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a913(r170,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a914(r120,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a915(r118,l2) a916(r168,l2) a917(r119,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a915(r118,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a914(r120,l2) a916(r168,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a916(r168,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a914(r120,l2) a915(r118,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a917(r119,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2) a914(r120,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a918(r165,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a908(r65,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a919(r126,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a968(r64,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2) a975(r158,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2) a985(r151,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a920(r64,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a921(r122,l3) a922(r121,l3) a923(r162,l3) a924(r124,l3) a925(r123,l3) a926(r159,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a921(r122,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a920(r64,l3) a922(r121,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a922(r121,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a920(r64,l3) a921(r122,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a923(r162,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a920(r64,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a924(r124,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a920(r64,l3) a925(r123,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a925(r123,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a920(r64,l3) a924(r124,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a926(r159,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a920(r64,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a927(r158,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a928(r62,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a929(r58,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a928(r62,l3) a932(r59,l3) a931(r157,l3) a930(r155,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a930(r155,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a931(r157,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a931(r157,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a928(r62,l3) a932(r59,l3) a929(r58,l3) a930(r155,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a932(r59,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a928(r62,l3) a929(r58,l3) a931(r157,l3) a930(r155,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a933(r60,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a928(r62,l3) a936(r61,l3) a935(r154,l3) a934(r152,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a934(r152,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a928(r62,l3) a936(r61,l3) a933(r60,l3) a935(r154,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a935(r154,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a928(r62,l3) a936(r61,l3) a933(r60,l3) a934(r152,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a936(r61,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3) a928(r62,l3) a933(r60,l3) a935(r154,l3) a934(r152,l3)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a937(r151,l3) conflicts: a49(r142,l3) a50(r145,l3) a51(r148,l3) a52(r149,l3) a53(r321,l3) a54(r322,l3) a72(r139,l3) a332(r136,l3) a490(r275,l3) a491(r133,l3) a631(r261,l3) a632(r130,l3) a752(r260,l3) a753(r252,l3) a754(r128,l3) a852(r126,l3)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a938(r66,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a939(r111,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0) a945(r180,l0) a946(r114,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0) a952(r175,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a939(r111,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a940(r184,l0) a941(r109,l0) a942(r183,l0) a943(r110,l0) a944(r181,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a940(r184,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a941(r109,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a942(r183,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a942(r183,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0) a941(r109,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a943(r110,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a944(r181,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a939(r111,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a945(r180,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a946(r114,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a947(r179,l0) a948(r112,l0) a949(r178,l0) a950(r113,l0) a951(r176,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a947(r179,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a946(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a948(r112,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a946(r114,l0) a949(r178,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a949(r178,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a946(r114,l0) a948(r112,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a950(r113,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a946(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a951(r176,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0) a946(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a952(r175,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a938(r66,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a953(r260,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a954(r252,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a955(r128,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a956(r65,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a957(r117,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1) a961(r170,l1) a962(r120,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1) a966(r165,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a957(r117,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a958(r115,l1) a959(r173,l1) a960(r116,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a958(r115,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a959(r173,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a959(r173,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1) a958(r115,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a960(r116,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a957(r117,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a961(r170,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a962(r120,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a963(r118,l1) a964(r168,l1) a965(r119,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a963(r118,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a962(r120,l1) a964(r168,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a964(r168,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a962(r120,l1) a963(r118,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a965(r119,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1) a962(r120,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a966(r165,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a956(r65,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a967(r126,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a998(r64,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1) a1005(r158,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1) a1015(r151,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a968(r64,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a969(r122,l2) a970(r121,l2) a971(r162,l2) a972(r124,l2) a973(r123,l2) a974(r159,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a969(r122,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a968(r64,l2) a970(r121,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a970(r121,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a968(r64,l2) a969(r122,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a971(r162,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a968(r64,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a972(r124,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a968(r64,l2) a973(r123,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a973(r123,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a968(r64,l2) a972(r124,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a974(r159,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a968(r64,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a975(r158,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a976(r62,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a977(r58,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a976(r62,l2) a980(r59,l2) a979(r157,l2) a978(r155,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a978(r155,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a979(r157,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a979(r157,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a976(r62,l2) a980(r59,l2) a977(r58,l2) a978(r155,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a980(r59,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a976(r62,l2) a977(r58,l2) a979(r157,l2) a978(r155,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a981(r60,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a976(r62,l2) a984(r61,l2) a983(r154,l2) a982(r152,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a982(r152,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a976(r62,l2) a984(r61,l2) a981(r60,l2) a983(r154,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a983(r154,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a976(r62,l2) a984(r61,l2) a981(r60,l2) a982(r152,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a984(r61,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2) a976(r62,l2) a981(r60,l2) a983(r154,l2) a982(r152,l2)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a985(r151,l2) conflicts: a26(r145,l2) a27(r148,l2) a28(r149,l2) a29(r321,l2) a30(r322,l2) a48(r142,l2) a314(r139,l2) a472(r136,l2) a612(r275,l2) a613(r133,l2) a735(r261,l2) a736(r130,l2) a838(r260,l2) a839(r252,l2) a840(r128,l2) a919(r126,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a986(r65,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a987(r117,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0) a991(r170,l0) a992(r120,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0) a996(r165,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a987(r117,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a988(r115,l0) a989(r173,l0) a990(r116,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a988(r115,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a989(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a989(r173,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0) a988(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a990(r116,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a987(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a991(r170,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a992(r120,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a993(r118,l0) a994(r168,l0) a995(r119,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a993(r118,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a992(r120,l0) a994(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a994(r168,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a992(r120,l0) a993(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a995(r119,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0) a992(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a996(r165,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a986(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a997(r126,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a1016(r64,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0) a1023(r158,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0) a1033(r151,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs:
;; a998(r64,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a999(r122,l1) a1000(r121,l1) a1001(r162,l1) a1002(r124,l1) a1003(r123,l1) a1004(r159,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a999(r122,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a998(r64,l1) a1000(r121,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a1000(r121,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a998(r64,l1) a999(r122,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1001(r162,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a998(r64,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1002(r124,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a998(r64,l1) a1003(r123,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a1003(r123,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a998(r64,l1) a1002(r124,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1004(r159,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a998(r64,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1005(r158,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1006(r62,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a1007(r58,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a1006(r62,l1) a1010(r59,l1) a1009(r157,l1) a1008(r155,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1008(r155,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1009(r157,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1009(r157,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a1006(r62,l1) a1010(r59,l1) a1007(r58,l1) a1008(r155,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1010(r59,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a1006(r62,l1) a1007(r58,l1) a1009(r157,l1) a1008(r155,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a1011(r60,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a1006(r62,l1) a1014(r61,l1) a1013(r154,l1) a1012(r152,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1012(r152,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a1006(r62,l1) a1014(r61,l1) a1011(r60,l1) a1013(r154,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1013(r154,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a1006(r62,l1) a1014(r61,l1) a1011(r60,l1) a1012(r152,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1014(r61,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1) a1006(r62,l1) a1011(r60,l1) a1013(r154,l1) a1012(r152,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a1015(r151,l1) conflicts: a4(r148,l1) a5(r149,l1) a6(r321,l1) a7(r322,l1) a25(r145,l1) a296(r142,l1) a454(r139,l1) a594(r136,l1) a716(r275,l1) a717(r133,l1) a821(r261,l1) a822(r130,l1) a905(r260,l1) a906(r252,l1) a907(r128,l1) a967(r126,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1016(r64,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1017(r122,l0) a1018(r121,l0) a1019(r162,l0) a1020(r124,l0) a1021(r123,l0) a1022(r159,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a1017(r122,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1016(r64,l0) a1018(r121,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a1018(r121,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1016(r64,l0) a1017(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1019(r162,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1016(r64,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1020(r124,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1016(r64,l0) a1021(r123,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a1021(r123,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1016(r64,l0) a1020(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1022(r159,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1016(r64,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1023(r158,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1024(r62,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a1025(r58,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1024(r62,l0) a1028(r59,l0) a1027(r157,l0) a1026(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1026(r155,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1027(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1027(r157,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1024(r62,l0) a1028(r59,l0) a1025(r58,l0) a1026(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1028(r59,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1024(r62,l0) a1025(r58,l0) a1027(r157,l0) a1026(r155,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a1029(r60,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1024(r62,l0) a1032(r61,l0) a1031(r154,l0) a1030(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1030(r152,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1024(r62,l0) a1032(r61,l0) a1029(r60,l0) a1031(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1031(r154,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1024(r62,l0) a1032(r61,l0) a1029(r60,l0) a1030(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a1032(r61,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0) a1024(r62,l0) a1029(r60,l0) a1031(r154,l0) a1030(r152,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a1033(r151,l0) conflicts: a0(r322,l0) a1(r321,l0) a2(r149,l0) a3(r148,l0) a278(r145,l0) a436(r142,l0) a576(r139,l0) a698(r136,l0) a802(r275,l0) a803(r133,l0) a888(r261,l0) a889(r130,l0) a953(r260,l0) a954(r252,l0) a955(r128,l0) a997(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

  cp0:a13(r74)<->a14(r242)@1:constraint
  cp1:a11(r73)<->a13(r74)@1:move
  cp2:a9(r75)<->a16(r240)@1:shuffle
  cp3:a21(r77)<->a22(r237)@1:constraint
  cp4:a19(r76)<->a21(r77)@1:move
  cp5:a17(r78)<->a24(r235)@1:shuffle
  cp6:a36(r80)<->a37(r232)@1:constraint
  cp7:a34(r79)<->a36(r80)@1:move
  cp8:a32(r81)<->a39(r230)@1:shuffle
  cp9:a44(r83)<->a45(r227)@1:constraint
  cp10:a42(r82)<->a44(r83)@1:move
  cp11:a40(r84)<->a47(r225)@1:shuffle
  cp12:a60(r86)<->a61(r222)@1:constraint
  cp13:a58(r85)<->a60(r86)@1:move
  cp14:a56(r87)<->a63(r220)@1:shuffle
  cp15:a68(r89)<->a69(r217)@1:constraint
  cp16:a66(r88)<->a68(r89)@1:move
  cp17:a64(r90)<->a71(r215)@1:shuffle
  cp18:a85(r92)<->a86(r212)@1:constraint
  cp19:a83(r91)<->a85(r92)@1:move
  cp20:a81(r93)<->a88(r210)@1:shuffle
  cp21:a93(r95)<->a94(r207)@1:constraint
  cp22:a91(r94)<->a93(r95)@1:move
  cp23:a89(r96)<->a96(r205)@1:shuffle
  cp24:a111(r98)<->a112(r202)@1:constraint
  cp25:a109(r97)<->a111(r98)@1:move
  cp26:a107(r99)<->a114(r200)@1:shuffle
  cp27:a119(r101)<->a120(r197)@1:constraint
  cp28:a117(r100)<->a119(r101)@1:move
  cp29:a115(r102)<->a122(r195)@1:shuffle
  cp30:a140(r104)<->a141(r192)@1:constraint
  cp31:a138(r103)<->a140(r104)@1:move
  cp32:a136(r105)<->a143(r190)@1:shuffle
  cp33:a148(r107)<->a149(r187)@1:constraint
  cp34:a146(r106)<->a148(r107)@1:move
  cp35:a144(r108)<->a151(r185)@1:shuffle
  cp36:a169(r109)<->a171(r110)@1:move
  cp37:a167(r111)<->a173(r180)@1:shuffle
  cp38:a176(r112)<->a178(r113)@1:move
  cp39:a174(r114)<->a180(r175)@1:shuffle
  cp40:a201(r115)<->a203(r116)@1:move
  cp41:a200(r117)<->a204(r170)@5:shuffle
  cp42:a206(r118)<->a208(r119)@1:move
  cp43:a205(r120)<->a209(r165)@5:shuffle
  cp44:a228(r122)<->a230(r162)@119:shuffle
  cp45:a231(r124)<->a233(r159)@119:shuffle
  cp46:a266(r74)<->a267(r242)@1:constraint
  cp47:a264(r73)<->a266(r74)@1:move
  cp48:a262(r75)<->a269(r240)@1:shuffle
  cp49:a274(r77)<->a275(r237)@1:constraint
  cp50:a272(r76)<->a274(r77)@1:move
  cp51:a270(r78)<->a277(r235)@1:shuffle
  cp52:a284(r80)<->a285(r232)@1:constraint
  cp53:a282(r79)<->a284(r80)@1:move
  cp54:a280(r81)<->a287(r230)@1:shuffle
  cp55:a292(r83)<->a293(r227)@1:constraint
  cp56:a290(r82)<->a292(r83)@1:move
  cp57:a288(r84)<->a295(r225)@1:shuffle
  cp58:a302(r86)<->a303(r222)@1:constraint
  cp59:a300(r85)<->a302(r86)@1:move
  cp60:a298(r87)<->a305(r220)@1:shuffle
  cp61:a310(r89)<->a311(r217)@1:constraint
  cp62:a308(r88)<->a310(r89)@1:move
  cp63:a306(r90)<->a313(r215)@1:shuffle
  cp64:a320(r92)<->a321(r212)@1:constraint
  cp65:a318(r91)<->a320(r92)@1:move
  cp66:a316(r93)<->a323(r210)@1:shuffle
  cp67:a328(r95)<->a329(r207)@1:constraint
  cp68:a326(r94)<->a328(r95)@1:move
  cp69:a324(r96)<->a331(r205)@1:shuffle
  cp70:a338(r98)<->a339(r202)@1:constraint
  cp71:a336(r97)<->a338(r98)@1:move
  cp72:a334(r99)<->a341(r200)@1:shuffle
  cp73:a346(r101)<->a347(r197)@1:constraint
  cp74:a344(r100)<->a346(r101)@1:move
  cp75:a342(r102)<->a349(r195)@1:shuffle
  cp76:a357(r104)<->a358(r192)@1:constraint
  cp77:a355(r103)<->a357(r104)@1:move
  cp78:a353(r105)<->a360(r190)@1:shuffle
  cp79:a365(r107)<->a366(r187)@1:constraint
  cp80:a363(r106)<->a365(r107)@1:move
  cp81:a361(r108)<->a368(r185)@1:shuffle
  cp82:a374(r109)<->a376(r110)@1:move
  cp83:a372(r111)<->a378(r180)@1:shuffle
  cp84:a381(r112)<->a383(r113)@1:move
  cp85:a379(r114)<->a385(r175)@1:shuffle
  cp86:a391(r115)<->a393(r116)@1:move
  cp87:a390(r117)<->a394(r170)@5:shuffle
  cp88:a396(r118)<->a398(r119)@1:move
  cp89:a395(r120)<->a399(r165)@5:shuffle
  cp90:a402(r122)<->a404(r162)@119:shuffle
  cp91:a405(r124)<->a407(r159)@119:shuffle
  cp92:a424(r80)<->a425(r232)@1:constraint
  cp93:a422(r79)<->a424(r80)@1:move
  cp94:a420(r81)<->a427(r230)@1:shuffle
  cp95:a432(r83)<->a433(r227)@1:constraint
  cp96:a430(r82)<->a432(r83)@1:move
  cp97:a428(r84)<->a435(r225)@1:shuffle
  cp98:a442(r86)<->a443(r222)@1:constraint
  cp99:a440(r85)<->a442(r86)@1:move
  cp100:a438(r87)<->a445(r220)@1:shuffle
  cp101:a450(r89)<->a451(r217)@1:constraint
  cp102:a448(r88)<->a450(r89)@1:move
  cp103:a446(r90)<->a453(r215)@1:shuffle
  cp104:a460(r92)<->a461(r212)@1:constraint
  cp105:a458(r91)<->a460(r92)@1:move
  cp106:a456(r93)<->a463(r210)@1:shuffle
  cp107:a468(r95)<->a469(r207)@1:constraint
  cp108:a466(r94)<->a468(r95)@1:move
  cp109:a464(r96)<->a471(r205)@1:shuffle
  cp110:a478(r98)<->a479(r202)@1:constraint
  cp111:a476(r97)<->a478(r98)@1:move
  cp112:a474(r99)<->a481(r200)@1:shuffle
  cp113:a486(r101)<->a487(r197)@1:constraint
  cp114:a484(r100)<->a486(r101)@1:move
  cp115:a482(r102)<->a489(r195)@1:shuffle
  cp116:a497(r104)<->a498(r192)@1:constraint
  cp117:a495(r103)<->a497(r104)@1:move
  cp118:a493(r105)<->a500(r190)@1:shuffle
  cp119:a505(r107)<->a506(r187)@1:constraint
  cp120:a503(r106)<->a505(r107)@1:move
  cp121:a501(r108)<->a508(r185)@1:shuffle
  cp122:a514(r109)<->a516(r110)@1:move
  cp123:a512(r111)<->a518(r180)@1:shuffle
  cp124:a521(r112)<->a523(r113)@1:move
  cp125:a519(r114)<->a525(r175)@1:shuffle
  cp126:a531(r115)<->a533(r116)@1:move
  cp127:a530(r117)<->a534(r170)@5:shuffle
  cp128:a536(r118)<->a538(r119)@1:move
  cp129:a535(r120)<->a539(r165)@5:shuffle
  cp130:a542(r122)<->a544(r162)@119:shuffle
  cp131:a545(r124)<->a547(r159)@119:shuffle
  cp132:a564(r86)<->a565(r222)@1:constraint
  cp133:a562(r85)<->a564(r86)@1:move
  cp134:a560(r87)<->a567(r220)@1:shuffle
  cp135:a572(r89)<->a573(r217)@1:constraint
  cp136:a570(r88)<->a572(r89)@1:move
  cp137:a568(r90)<->a575(r215)@1:shuffle
  cp138:a582(r92)<->a583(r212)@1:constraint
  cp139:a580(r91)<->a582(r92)@1:move
  cp140:a578(r93)<->a585(r210)@1:shuffle
  cp141:a590(r95)<->a591(r207)@1:constraint
  cp142:a588(r94)<->a590(r95)@1:move
  cp143:a586(r96)<->a593(r205)@1:shuffle
  cp144:a600(r98)<->a601(r202)@1:constraint
  cp145:a598(r97)<->a600(r98)@1:move
  cp146:a596(r99)<->a603(r200)@1:shuffle
  cp147:a608(r101)<->a609(r197)@1:constraint
  cp148:a606(r100)<->a608(r101)@1:move
  cp149:a604(r102)<->a611(r195)@1:shuffle
  cp150:a619(r104)<->a620(r192)@1:constraint
  cp151:a617(r103)<->a619(r104)@1:move
  cp152:a615(r105)<->a622(r190)@1:shuffle
  cp153:a627(r107)<->a628(r187)@1:constraint
  cp154:a625(r106)<->a627(r107)@1:move
  cp155:a623(r108)<->a630(r185)@1:shuffle
  cp156:a636(r109)<->a638(r110)@1:move
  cp157:a634(r111)<->a640(r180)@1:shuffle
  cp158:a643(r112)<->a645(r113)@1:move
  cp159:a641(r114)<->a647(r175)@1:shuffle
  cp160:a653(r115)<->a655(r116)@1:move
  cp161:a652(r117)<->a656(r170)@5:shuffle
  cp162:a658(r118)<->a660(r119)@1:move
  cp163:a657(r120)<->a661(r165)@5:shuffle
  cp164:a664(r122)<->a666(r162)@119:shuffle
  cp165:a667(r124)<->a669(r159)@119:shuffle
  cp166:a686(r92)<->a687(r212)@1:constraint
  cp167:a684(r91)<->a686(r92)@1:move
  cp168:a682(r93)<->a689(r210)@1:shuffle
  cp169:a694(r95)<->a695(r207)@1:constraint
  cp170:a692(r94)<->a694(r95)@1:move
  cp171:a690(r96)<->a697(r205)@1:shuffle
  cp172:a704(r98)<->a705(r202)@1:constraint
  cp173:a702(r97)<->a704(r98)@1:move
  cp174:a700(r99)<->a707(r200)@1:shuffle
  cp175:a712(r101)<->a713(r197)@1:constraint
  cp176:a710(r100)<->a712(r101)@1:move
  cp177:a708(r102)<->a715(r195)@1:shuffle
  cp178:a723(r104)<->a724(r192)@1:constraint
  cp179:a721(r103)<->a723(r104)@1:move
  cp180:a719(r105)<->a726(r190)@1:shuffle
  cp181:a731(r107)<->a732(r187)@1:constraint
  cp182:a729(r106)<->a731(r107)@1:move
  cp183:a727(r108)<->a734(r185)@1:shuffle
  cp184:a740(r109)<->a742(r110)@1:move
  cp185:a738(r111)<->a744(r180)@1:shuffle
  cp186:a747(r112)<->a749(r113)@1:move
  cp187:a745(r114)<->a751(r175)@1:shuffle
  cp188:a757(r115)<->a759(r116)@1:move
  cp189:a756(r117)<->a760(r170)@5:shuffle
  cp190:a762(r118)<->a764(r119)@1:move
  cp191:a761(r120)<->a765(r165)@5:shuffle
  cp192:a768(r122)<->a770(r162)@119:shuffle
  cp193:a771(r124)<->a773(r159)@119:shuffle
  cp194:a790(r98)<->a791(r202)@1:constraint
  cp195:a788(r97)<->a790(r98)@1:move
  cp196:a786(r99)<->a793(r200)@1:shuffle
  cp197:a798(r101)<->a799(r197)@1:constraint
  cp198:a796(r100)<->a798(r101)@1:move
  cp199:a794(r102)<->a801(r195)@1:shuffle
  cp200:a809(r104)<->a810(r192)@1:constraint
  cp201:a807(r103)<->a809(r104)@1:move
  cp202:a805(r105)<->a812(r190)@1:shuffle
  cp203:a817(r107)<->a818(r187)@1:constraint
  cp204:a815(r106)<->a817(r107)@1:move
  cp205:a813(r108)<->a820(r185)@1:shuffle
  cp206:a826(r109)<->a828(r110)@1:move
  cp207:a824(r111)<->a830(r180)@1:shuffle
  cp208:a833(r112)<->a835(r113)@1:move
  cp209:a831(r114)<->a837(r175)@1:shuffle
  cp210:a843(r115)<->a845(r116)@1:move
  cp211:a842(r117)<->a846(r170)@5:shuffle
  cp212:a848(r118)<->a850(r119)@1:move
  cp213:a847(r120)<->a851(r165)@5:shuffle
  cp214:a854(r122)<->a856(r162)@119:shuffle
  cp215:a857(r124)<->a859(r159)@119:shuffle
  cp216:a876(r104)<->a877(r192)@1:constraint
  cp217:a874(r103)<->a876(r104)@1:move
  cp218:a872(r105)<->a879(r190)@1:shuffle
  cp219:a884(r107)<->a885(r187)@1:constraint
  cp220:a882(r106)<->a884(r107)@1:move
  cp221:a880(r108)<->a887(r185)@1:shuffle
  cp222:a893(r109)<->a895(r110)@1:move
  cp223:a891(r111)<->a897(r180)@1:shuffle
  cp224:a900(r112)<->a902(r113)@1:move
  cp225:a898(r114)<->a904(r175)@1:shuffle
  cp226:a910(r115)<->a912(r116)@1:move
  cp227:a909(r117)<->a913(r170)@5:shuffle
  cp228:a915(r118)<->a917(r119)@1:move
  cp229:a914(r120)<->a918(r165)@5:shuffle
  cp230:a921(r122)<->a923(r162)@119:shuffle
  cp231:a924(r124)<->a926(r159)@119:shuffle
  cp232:a941(r109)<->a943(r110)@1:move
  cp233:a939(r111)<->a945(r180)@1:shuffle
  cp234:a948(r112)<->a950(r113)@1:move
  cp235:a946(r114)<->a952(r175)@1:shuffle
  cp236:a958(r115)<->a960(r116)@1:move
  cp237:a957(r117)<->a961(r170)@5:shuffle
  cp238:a963(r118)<->a965(r119)@1:move
  cp239:a962(r120)<->a966(r165)@5:shuffle
  cp240:a969(r122)<->a971(r162)@119:shuffle
  cp241:a972(r124)<->a974(r159)@119:shuffle
  cp242:a988(r115)<->a990(r116)@1:move
  cp243:a987(r117)<->a991(r170)@5:shuffle
  cp244:a993(r118)<->a995(r119)@1:move
  cp245:a992(r120)<->a996(r165)@5:shuffle
  cp246:a999(r122)<->a1001(r162)@119:shuffle
  cp247:a1002(r124)<->a1004(r159)@119:shuffle
  cp248:a1017(r122)<->a1019(r162)@119:shuffle
  cp249:a1020(r124)<->a1022(r159)@119:shuffle
  regions=11, blocks=144, points=391
    allocnos=1034, copies=250, conflicts=4716, ranges=291

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2(->143:l1)
    all: 0r322 1r321 2r149 3r148 261r146 262r75 263r244 264r73 265r243 266r74 267r242 268r241 269r240 270r78 271r239 272r76 273r238 274r77 275r237 276r236 277r235 278r145 419r143 420r81 421r234 422r79 423r233 424r80 425r232 426r231 427r230 428r84 429r229 430r82 431r228 432r83 433r227 434r226 435r225 436r142 559r140 560r87 561r224 562r85 563r223 564r86 565r222 566r221 567r220 568r90 569r219 570r88 571r218 572r89 573r217 574r216 575r215 576r139 681r137 682r93 683r214 684r91 685r213 686r92 687r212 688r211 689r210 690r96 691r209 692r94 693r208 694r95 695r207 696r206 697r205 698r136 785r134 786r99 787r204 788r97 789r203 790r98 791r202 792r201 793r200 794r102 795r199 796r100 797r198 798r101 799r197 800r196 801r195 802r275 803r133 871r131 872r105 873r194 874r103 875r193 876r104 877r192 878r191 879r190 880r108 881r189 882r106 883r188 884r107 885r187 886r186 887r185 888r261 889r130 938r66 939r111 940r184 941r109 942r183 943r110 944r181 945r180 946r114 947r179 948r112 949r178 950r113 951r176 952r175 953r260 954r252 955r128 986r65 987r117 988r115 989r173 990r116 991r170 992r120 993r118 994r168 995r119 996r165 997r126 1016r64 1017r122 1018r121 1019r162 1020r124 1021r123 1022r159 1023r158 1024r62 1025r58 1026r155 1027r157 1028r59 1029r60 1030r152 1031r154 1032r61 1033r151
    modified regnos: 58 59 60 61 62 64 65 66 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 126 128 130 131 133 134 136 137 139 140 142 143 145 146 148 149 151 152 154 155 157 158 159 162 165 168 170 173 175 176 178 179 180 181 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 252 260 261 275 321 322
    border:
    Pressure: GENERAL_REGS=21
    Reg 322 of GENERAL_REGS has 2 regs less
    Reg 321 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 146 of GENERAL_REGS has 2 regs less
    Reg 75 of GENERAL_REGS has 1 regs less
    Reg 78 of GENERAL_REGS has 1 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 143 of GENERAL_REGS has 2 regs less
    Reg 81 of GENERAL_REGS has 1 regs less
    Reg 84 of GENERAL_REGS has 1 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 140 of GENERAL_REGS has 2 regs less
    Reg 87 of GENERAL_REGS has 1 regs less
    Reg 90 of GENERAL_REGS has 1 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 137 of GENERAL_REGS has 2 regs less
    Reg 93 of GENERAL_REGS has 1 regs less
    Reg 96 of GENERAL_REGS has 1 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 99 of GENERAL_REGS has 1 regs less
    Reg 102 of GENERAL_REGS has 1 regs less
    Reg 275 of GENERAL_REGS has 2 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 131 of GENERAL_REGS has 2 regs less
    Reg 105 of GENERAL_REGS has 1 regs less
    Reg 108 of GENERAL_REGS has 1 regs less
    Reg 261 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 66 of GENERAL_REGS has 2 regs less
    Reg 111 of GENERAL_REGS has 1 regs less
    Reg 114 of GENERAL_REGS has 1 regs less
    Reg 260 of GENERAL_REGS has 2 regs less
    Reg 252 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 65 of GENERAL_REGS has 2 regs less
    Reg 117 of GENERAL_REGS has 1 regs less
    Reg 120 of GENERAL_REGS has 1 regs less
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 122 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 1 regs less
    Reg 62 of GENERAL_REGS has 2 regs less
    Reg 59 of GENERAL_REGS has 1 regs less
    Reg 61 of GENERAL_REGS has 1 regs less
      Pushing a951(r176,l0: a903(r176,l1: a836(r176,l2: a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7))))))))
      Pushing a950(r113,l0: a902(r113,l1: a835(r113,l2: a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7))))))))
      Pushing a947(r179,l0: a899(r179,l1: a832(r179,l2: a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7))))))))
      Pushing a944(r181,l0: a896(r181,l1: a829(r181,l2: a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7))))))))
      Pushing a943(r110,l0: a895(r110,l1: a828(r110,l2: a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7))))))))
      Pushing a940(r184,l0: a892(r184,l1: a825(r184,l2: a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7))))))))
      Pushing a887(r185,l0: a820(r185,l1: a734(r185,l2: a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6)))))))
      Pushing a886(r186,l0: a819(r186,l1: a733(r186,l2: a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6)))))))
      Pushing a885(r187,l0: a818(r187,l1: a732(r187,l2: a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6)))))))
      Pushing a884(r107,l0: a817(r107,l1: a731(r107,l2: a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6)))))))
      Pushing a883(r188,l0: a816(r188,l1: a730(r188,l2: a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6)))))))
      Pushing a881(r189,l0: a814(r189,l1: a728(r189,l2: a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6)))))))
      Pushing a879(r190,l0: a812(r190,l1: a726(r190,l2: a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6)))))))
      Pushing a878(r191,l0: a811(r191,l1: a725(r191,l2: a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6)))))))
      Pushing a877(r192,l0: a810(r192,l1: a724(r192,l2: a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6)))))))
      Pushing a876(r104,l0: a809(r104,l1: a723(r104,l2: a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6)))))))
      Pushing a875(r193,l0: a808(r193,l1: a722(r193,l2: a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6)))))))
      Pushing a873(r194,l0: a806(r194,l1: a720(r194,l2: a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6)))))))
      Pushing a801(r195,l0: a715(r195,l1: a611(r195,l2: a489(r195,l3: a349(r195,l4: a122(r195,l5))))))
      Pushing a800(r196,l0: a714(r196,l1: a610(r196,l2: a488(r196,l3: a348(r196,l4: a121(r196,l5))))))
      Pushing a799(r197,l0: a713(r197,l1: a609(r197,l2: a487(r197,l3: a347(r197,l4: a120(r197,l5))))))
      Pushing a798(r101,l0: a712(r101,l1: a608(r101,l2: a486(r101,l3: a346(r101,l4: a119(r101,l5))))))
      Pushing a797(r198,l0: a711(r198,l1: a607(r198,l2: a485(r198,l3: a345(r198,l4: a118(r198,l5))))))
      Pushing a795(r199,l0: a709(r199,l1: a605(r199,l2: a483(r199,l3: a343(r199,l4: a116(r199,l5))))))
      Pushing a793(r200,l0: a707(r200,l1: a603(r200,l2: a481(r200,l3: a341(r200,l4: a114(r200,l5))))))
      Pushing a792(r201,l0: a706(r201,l1: a602(r201,l2: a480(r201,l3: a340(r201,l4: a113(r201,l5))))))
      Pushing a791(r202,l0: a705(r202,l1: a601(r202,l2: a479(r202,l3: a339(r202,l4: a112(r202,l5))))))
      Pushing a790(r98,l0: a704(r98,l1: a600(r98,l2: a478(r98,l3: a338(r98,l4: a111(r98,l5))))))
      Pushing a789(r203,l0: a703(r203,l1: a599(r203,l2: a477(r203,l3: a337(r203,l4: a110(r203,l5))))))
      Pushing a787(r204,l0: a701(r204,l1: a597(r204,l2: a475(r204,l3: a335(r204,l4: a108(r204,l5))))))
      Pushing a697(r205,l0: a593(r205,l1: a471(r205,l2: a331(r205,l3: a96(r205,l4)))))
      Pushing a696(r206,l0: a592(r206,l1: a470(r206,l2: a330(r206,l3: a95(r206,l4)))))
      Pushing a695(r207,l0: a591(r207,l1: a469(r207,l2: a329(r207,l3: a94(r207,l4)))))
      Pushing a694(r95,l0: a590(r95,l1: a468(r95,l2: a328(r95,l3: a93(r95,l4)))))
      Pushing a693(r208,l0: a589(r208,l1: a467(r208,l2: a327(r208,l3: a92(r208,l4)))))
      Pushing a691(r209,l0: a587(r209,l1: a465(r209,l2: a325(r209,l3: a90(r209,l4)))))
      Pushing a689(r210,l0: a585(r210,l1: a463(r210,l2: a323(r210,l3: a88(r210,l4)))))
      Pushing a688(r211,l0: a584(r211,l1: a462(r211,l2: a322(r211,l3: a87(r211,l4)))))
      Pushing a687(r212,l0: a583(r212,l1: a461(r212,l2: a321(r212,l3: a86(r212,l4)))))
      Pushing a686(r92,l0: a582(r92,l1: a460(r92,l2: a320(r92,l3: a85(r92,l4)))))
      Pushing a685(r213,l0: a581(r213,l1: a459(r213,l2: a319(r213,l3: a84(r213,l4)))))
      Pushing a683(r214,l0: a579(r214,l1: a457(r214,l2: a317(r214,l3: a82(r214,l4)))))
      Pushing a575(r215,l0: a453(r215,l1: a313(r215,l2: a71(r215,l3))))
      Pushing a574(r216,l0: a452(r216,l1: a312(r216,l2: a70(r216,l3))))
      Pushing a573(r217,l0: a451(r217,l1: a311(r217,l2: a69(r217,l3))))
      Pushing a572(r89,l0: a450(r89,l1: a310(r89,l2: a68(r89,l3))))
      Pushing a571(r218,l0: a449(r218,l1: a309(r218,l2: a67(r218,l3))))
      Pushing a569(r219,l0: a447(r219,l1: a307(r219,l2: a65(r219,l3))))
      Pushing a567(r220,l0: a445(r220,l1: a305(r220,l2: a63(r220,l3))))
      Pushing a566(r221,l0: a444(r221,l1: a304(r221,l2: a62(r221,l3))))
      Pushing a565(r222,l0: a443(r222,l1: a303(r222,l2: a61(r222,l3))))
      Pushing a564(r86,l0: a442(r86,l1: a302(r86,l2: a60(r86,l3))))
      Pushing a563(r223,l0: a441(r223,l1: a301(r223,l2: a59(r223,l3))))
      Pushing a561(r224,l0: a439(r224,l1: a299(r224,l2: a57(r224,l3))))
      Pushing a435(r225,l0: a295(r225,l1: a47(r225,l2)))
      Pushing a434(r226,l0: a294(r226,l1: a46(r226,l2)))
      Pushing a433(r227,l0: a293(r227,l1: a45(r227,l2)))
      Pushing a432(r83,l0: a292(r83,l1: a44(r83,l2)))
      Pushing a431(r228,l0: a291(r228,l1: a43(r228,l2)))
      Pushing a429(r229,l0: a289(r229,l1: a41(r229,l2)))
      Pushing a427(r230,l0: a287(r230,l1: a39(r230,l2)))
      Pushing a426(r231,l0: a286(r231,l1: a38(r231,l2)))
      Pushing a425(r232,l0: a285(r232,l1: a37(r232,l2)))
      Pushing a424(r80,l0: a284(r80,l1: a36(r80,l2)))
      Pushing a423(r233,l0: a283(r233,l1: a35(r233,l2)))
      Pushing a421(r234,l0: a281(r234,l1: a33(r234,l2)))
      Pushing a277(r235,l0: a24(r235,l1))
      Pushing a276(r236,l0: a23(r236,l1))
      Pushing a275(r237,l0: a22(r237,l1))
      Pushing a274(r77,l0: a21(r77,l1))
      Pushing a273(r238,l0: a20(r238,l1))
      Pushing a271(r239,l0: a18(r239,l1))
      Pushing a269(r240,l0: a16(r240,l1))
      Pushing a268(r241,l0: a15(r241,l1))
      Pushing a267(r242,l0: a14(r242,l1))
      Pushing a266(r74,l0: a13(r74,l1))
      Pushing a265(r243,l0: a12(r243,l1))
      Pushing a263(r244,l0: a10(r244,l1))
      Pushing a952(r175,l0: a904(r175,l1: a837(r175,l2: a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7))))))))
      Pushing a945(r180,l0: a897(r180,l1: a830(r180,l2: a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7))))))))
      Pushing a882(r106,l0: a815(r106,l1: a729(r106,l2: a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6)))))))
      Pushing a874(r103,l0: a807(r103,l1: a721(r103,l2: a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6)))))))
      Pushing a796(r100,l0: a710(r100,l1: a606(r100,l2: a484(r100,l3: a344(r100,l4: a117(r100,l5))))))
      Pushing a788(r97,l0: a702(r97,l1: a598(r97,l2: a476(r97,l3: a336(r97,l4: a109(r97,l5))))))
      Pushing a692(r94,l0: a588(r94,l1: a466(r94,l2: a326(r94,l3: a91(r94,l4)))))
      Pushing a684(r91,l0: a580(r91,l1: a458(r91,l2: a318(r91,l3: a83(r91,l4)))))
      Pushing a570(r88,l0: a448(r88,l1: a308(r88,l2: a66(r88,l3))))
      Pushing a562(r85,l0: a440(r85,l1: a300(r85,l2: a58(r85,l3))))
      Pushing a430(r82,l0: a290(r82,l1: a42(r82,l2)))
      Pushing a422(r79,l0: a282(r79,l1: a34(r79,l2)))
      Pushing a272(r76,l0: a19(r76,l1))
      Pushing a264(r73,l0: a11(r73,l1))
      Pushing a880(r108,l0: a813(r108,l1: a727(r108,l2: a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6)))))))
      Pushing a872(r105,l0: a805(r105,l1: a719(r105,l2: a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6)))))))
      Pushing a794(r102,l0: a708(r102,l1: a604(r102,l2: a482(r102,l3: a342(r102,l4: a115(r102,l5))))))
      Pushing a786(r99,l0: a700(r99,l1: a596(r99,l2: a474(r99,l3: a334(r99,l4: a107(r99,l5))))))
      Pushing a690(r96,l0: a586(r96,l1: a464(r96,l2: a324(r96,l3: a89(r96,l4)))))
      Pushing a682(r93,l0: a578(r93,l1: a456(r93,l2: a316(r93,l3: a81(r93,l4)))))
      Pushing a568(r90,l0: a446(r90,l1: a306(r90,l2: a64(r90,l3))))
      Pushing a560(r87,l0: a438(r87,l1: a298(r87,l2: a56(r87,l3))))
      Pushing a428(r84,l0: a288(r84,l1: a40(r84,l2)))
      Pushing a420(r81,l0: a280(r81,l1: a32(r81,l2)))
      Pushing a270(r78,l0: a17(r78,l1))
      Pushing a262(r75,l0: a9(r75,l1))
      Pushing a871(r131,l0: a804(r131,l1: a718(r131,l2: a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6)))))))
      Pushing a785(r134,l0: a699(r134,l1: a595(r134,l2: a473(r134,l3: a333(r134,l4: a106(r134,l5))))))
      Pushing a681(r137,l0: a577(r137,l1: a455(r137,l2: a315(r137,l3: a80(r137,l4)))))
      Pushing a559(r140,l0: a437(r140,l1: a297(r140,l2: a55(r140,l3))))
      Pushing a419(r143,l0: a279(r143,l1: a31(r143,l2)))
      Pushing a261(r146,l0: a8(r146,l1))
      Pushing a1033(r151,l0: a1015(r151,l1: a985(r151,l2: a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))))))))(potential spill: pri=0, cost=6)
      Pushing a802(r275,l0: a716(r275,l1: a612(r275,l2: a490(r275,l3: a350(r275,l4: a123(r275,l5))))))(potential spill: pri=0, cost=7)
      Pushing a949(r178,l0: a901(r178,l1: a834(r178,l2: a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7))))))))
      Pushing a942(r183,l0: a894(r183,l1: a827(r183,l2: a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7))))))))
      Pushing a948(r112,l0: a900(r112,l1: a833(r112,l2: a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7))))))))
      Pushing a941(r109,l0: a893(r109,l1: a826(r109,l2: a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7))))))))
      Pushing a946(r114,l0: a898(r114,l1: a831(r114,l2: a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7))))))))
      Pushing a939(r111,l0: a891(r111,l1: a824(r111,l2: a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7))))))))
      Pushing a989(r173,l0: a959(r173,l1: a911(r173,l2: a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8)))))))))(potential spill: pri=0, cost=8)
      Pushing a994(r168,l0: a964(r168,l1: a916(r168,l2: a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8)))))))))(potential spill: pri=0, cost=8)
      Pushing a1027(r157,l0: a1009(r157,l1: a979(r157,l2: a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))))))))(potential spill: pri=0, cost=8)
      Pushing a1031(r154,l0: a1013(r154,l1: a983(r154,l2: a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))))))))(potential spill: pri=0, cost=8)
      Pushing a0(r322,l0)(potential spill: pri=0, cost=10)
      Pushing a996(r165,l0: a966(r165,l1: a918(r165,l2: a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8)))))))))
      Pushing a991(r170,l0: a961(r170,l1: a913(r170,l2: a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8)))))))))
      Pushing a1023(r158,l0: a1005(r158,l1: a975(r158,l2: a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))))))))
      Pushing a938(r66,l0: a890(r66,l1: a823(r66,l2: a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7))))))))
      Pushing a1(r321,l0)(potential spill: pri=0, cost=10)
      Pushing a995(r119,l0: a965(r119,l1: a917(r119,l2: a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8)))))))))
      Pushing a990(r116,l0: a960(r116,l1: a912(r116,l2: a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8)))))))))
      Pushing a993(r118,l0: a963(r118,l1: a915(r118,l2: a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8)))))))))
      Pushing a988(r115,l0: a958(r115,l1: a910(r115,l2: a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8)))))))))
      Pushing a1022(r159,l0: a1004(r159,l1: a974(r159,l2: a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))))))))
      Pushing a1019(r162,l0: a1001(r162,l1: a971(r162,l2: a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))))))))
      Pushing a953(r260,l0: a905(r260,l1: a838(r260,l2: a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7))))))))(potential spill: pri=0, cost=11)
      Pushing a1021(r123,l0: a1003(r123,l1: a973(r123,l2: a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))))))))
      Pushing a1018(r121,l0: a1000(r121,l1: a970(r121,l2: a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))))))))
      Pushing a992(r120,l0: a962(r120,l1: a914(r120,l2: a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8)))))))))
      Pushing a987(r117,l0: a957(r117,l1: a909(r117,l2: a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8)))))))))
      Pushing a1024(r62,l0: a1006(r62,l1: a976(r62,l2: a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))))))))(potential spill: pri=0, cost=11)
      Pushing a1029(r60,l0: a1011(r60,l1: a981(r60,l2: a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))))))))
      Pushing a1025(r58,l0: a1007(r58,l1: a977(r58,l2: a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))))))))
      Pushing a1030(r152,l0: a1012(r152,l1: a982(r152,l2: a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))))))))
      Pushing a1026(r155,l0: a1008(r155,l1: a978(r155,l2: a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))))))))
      Pushing a1032(r61,l0: a1014(r61,l1: a984(r61,l2: a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))))))))
      Pushing a1028(r59,l0: a1010(r59,l1: a980(r59,l2: a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))))))))
      Pushing a888(r261,l0: a821(r261,l1: a735(r261,l2: a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6)))))))(potential spill: pri=1, cost=28)
      Pushing a1020(r124,l0: a1002(r124,l1: a972(r124,l2: a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))))))))
      Pushing a1017(r122,l0: a999(r122,l1: a969(r122,l2: a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))))))))
      Pushing a986(r65,l0: a956(r65,l1: a908(r65,l2: a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8)))))))))
      Pushing a2(r149,l0)(potential spill: pri=2, cost=39)
      Pushing a803(r133,l0: a717(r133,l1: a613(r133,l2: a491(r133,l3: a351(r133,l4: a124(r133,l5))))))
      Pushing a698(r136,l0: a594(r136,l1: a472(r136,l2: a332(r136,l3: a97(r136,l4)))))
      Pushing a576(r139,l0: a454(r139,l1: a314(r139,l2: a72(r139,l3))))
      Pushing a436(r142,l0: a296(r142,l1: a48(r142,l2)))
      Pushing a278(r145,l0: a25(r145,l1))
      Pushing a889(r130,l0: a822(r130,l1: a736(r130,l2: a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6)))))))
      Pushing a954(r252,l0: a906(r252,l1: a839(r252,l2: a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7))))))))
      Pushing a955(r128,l0: a907(r128,l1: a840(r128,l2: a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7))))))))
      Pushing a3(r148,l0)
      Pushing a1016(r64,l0: a998(r64,l1: a968(r64,l2: a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))))))))
      Pushing a997(r126,l0: a967(r126,l1: a919(r126,l2: a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8)))))))))
      Popping a997(r126,l0: a967(r126,l1: a919(r126,l2: a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8)))))))))  -- assign reg 3
      Popping a1016(r64,l0: a998(r64,l1: a968(r64,l2: a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))))))))  -- assign reg 6
      Popping a3(r148,l0)  -- assign reg 41
      Popping a955(r128,l0: a907(r128,l1: a840(r128,l2: a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7))))))))  -- assign reg 42
      Popping a954(r252,l0: a906(r252,l1: a839(r252,l2: a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7))))))))  -- assign reg 43
      Popping a889(r130,l0: a822(r130,l1: a736(r130,l2: a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6)))))))  -- assign reg 44
      Popping a278(r145,l0: a25(r145,l1))  -- (memory is more profitable 39 vs 15848) spill
      Popping a436(r142,l0: a296(r142,l1: a48(r142,l2)))  -- (memory is more profitable 39 vs 15824) spill
      Popping a576(r139,l0: a454(r139,l1: a314(r139,l2: a72(r139,l3))))  -- (memory is more profitable 39 vs 15800) spill
      Popping a698(r136,l0: a594(r136,l1: a472(r136,l2: a332(r136,l3: a97(r136,l4)))))  -- (memory is more profitable 39 vs 15776) spill
      Popping a803(r133,l0: a717(r133,l1: a613(r133,l2: a491(r133,l3: a351(r133,l4: a124(r133,l5))))))  -- (memory is more profitable 39 vs 15752) spill
      Popping a2(r149,l0)  -- (memory is more profitable 39 vs 15872) spill
      Popping a986(r65,l0: a956(r65,l1: a908(r65,l2: a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8)))))))))  -- assign reg 3
      Popping a1017(r122,l0: a999(r122,l1: a969(r122,l2: a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))))))))  -- assign reg 5
      Popping a1020(r124,l0: a1002(r124,l1: a972(r124,l2: a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))))))))  -- assign reg 5
      Popping a888(r261,l0: a821(r261,l1: a735(r261,l2: a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6)))))))  -- (memory is more profitable 40 vs 15748) spill
      Popping a1028(r59,l0: a1010(r59,l1: a980(r59,l2: a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))))))))  -- assign reg 5
      Popping a1032(r61,l0: a1014(r61,l1: a984(r61,l2: a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))))))))  -- assign reg 5
      Popping a1026(r155,l0: a1008(r155,l1: a978(r155,l2: a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))))))))  -- assign reg 0
      Popping a1030(r152,l0: a1012(r152,l1: a982(r152,l2: a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))))))))  -- assign reg 0
      Popping a1025(r58,l0: a1007(r58,l1: a977(r58,l2: a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))))))))  -- assign reg 1
      Popping a1029(r60,l0: a1011(r60,l1: a981(r60,l2: a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))))))))  -- assign reg 1
      Popping a1024(r62,l0: a1006(r62,l1: a976(r62,l2: a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))))))))  -- assign reg 6
      Popping a987(r117,l0: a957(r117,l1: a909(r117,l2: a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8)))))))))  -- assign reg 5
      Popping a992(r120,l0: a962(r120,l1: a914(r120,l2: a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8)))))))))  -- assign reg 5
      Popping a1018(r121,l0: a1000(r121,l1: a970(r121,l2: a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))))))))  -- assign reg 0
      Popping a1021(r123,l0: a1003(r123,l1: a973(r123,l2: a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))))))))  -- assign reg 0
      Popping a953(r260,l0: a905(r260,l1: a838(r260,l2: a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7))))))))  -- (memory is more profitable 11 vs 15704) spill
      Popping a1019(r162,l0: a1001(r162,l1: a971(r162,l2: a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))))))))  -- assign reg 5
      Popping a1022(r159,l0: a1004(r159,l1: a974(r159,l2: a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))))))))  -- assign reg 5
      Popping a988(r115,l0: a958(r115,l1: a910(r115,l2: a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8)))))))))  -- assign reg 0
      Popping a993(r118,l0: a963(r118,l1: a915(r118,l2: a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8)))))))))  -- assign reg 0
      Popping a990(r116,l0: a960(r116,l1: a912(r116,l2: a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8)))))))))  -- assign reg 0
      Popping a995(r119,l0: a965(r119,l1: a917(r119,l2: a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8)))))))))  -- assign reg 0
      Popping a1(r321,l0)  -- (memory is more profitable 10 vs 15880) spill
      Popping a938(r66,l0: a890(r66,l1: a823(r66,l2: a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7))))))))  -- assign reg 3
      Popping a1023(r158,l0: a1005(r158,l1: a975(r158,l2: a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))))))))  -- assign reg 4
      Popping a991(r170,l0: a961(r170,l1: a913(r170,l2: a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8)))))))))  -- assign reg 5
      Popping a996(r165,l0: a966(r165,l1: a918(r165,l2: a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8)))))))))  -- assign reg 5
      Popping a0(r322,l0)  -- (memory is more profitable 10 vs 15880) spill
      Popping a1031(r154,l0: a1013(r154,l1: a983(r154,l2: a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))))))))  -- assign reg 2
      Popping a1027(r157,l0: a1009(r157,l1: a979(r157,l2: a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))))))))  -- assign reg 2
      Popping a994(r168,l0: a964(r168,l1: a916(r168,l2: a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8)))))))))  -- assign reg 1
      Popping a989(r173,l0: a959(r173,l1: a911(r173,l2: a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8)))))))))  -- assign reg 1
      Popping a939(r111,l0: a891(r111,l1: a824(r111,l2: a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7))))))))  -- assign reg 5
      Popping a946(r114,l0: a898(r114,l1: a831(r114,l2: a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7))))))))  -- assign reg 5
      Popping a941(r109,l0: a893(r109,l1: a826(r109,l2: a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7))))))))  -- assign reg 0
      Popping a948(r112,l0: a900(r112,l1: a833(r112,l2: a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7))))))))  -- assign reg 0
      Popping a942(r183,l0: a894(r183,l1: a827(r183,l2: a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7))))))))  -- assign reg 1
      Popping a949(r178,l0: a901(r178,l1: a834(r178,l2: a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7))))))))  -- assign reg 1
      Popping a802(r275,l0: a716(r275,l1: a612(r275,l2: a490(r275,l3: a350(r275,l4: a123(r275,l5))))))  -- (memory is more profitable 7 vs 15760) spill
      Popping a1033(r151,l0: a1015(r151,l1: a985(r151,l2: a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))))))))  -- assign reg 4
      Popping a261(r146,l0: a8(r146,l1))  -- assign reg 3
      Popping a419(r143,l0: a279(r143,l1: a31(r143,l2)))  -- assign reg 3
      Popping a559(r140,l0: a437(r140,l1: a297(r140,l2: a55(r140,l3))))  -- assign reg 3
      Popping a681(r137,l0: a577(r137,l1: a455(r137,l2: a315(r137,l3: a80(r137,l4)))))  -- assign reg 3
      Popping a785(r134,l0: a699(r134,l1: a595(r134,l2: a473(r134,l3: a333(r134,l4: a106(r134,l5))))))  -- assign reg 3
      Popping a871(r131,l0: a804(r131,l1: a718(r131,l2: a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6)))))))  -- assign reg 3
      Popping a262(r75,l0: a9(r75,l1))  -- assign reg 5
      Popping a270(r78,l0: a17(r78,l1))  -- assign reg 5
      Popping a420(r81,l0: a280(r81,l1: a32(r81,l2)))  -- assign reg 5
      Popping a428(r84,l0: a288(r84,l1: a40(r84,l2)))  -- assign reg 5
      Popping a560(r87,l0: a438(r87,l1: a298(r87,l2: a56(r87,l3))))  -- assign reg 5
      Popping a568(r90,l0: a446(r90,l1: a306(r90,l2: a64(r90,l3))))  -- assign reg 5
      Popping a682(r93,l0: a578(r93,l1: a456(r93,l2: a316(r93,l3: a81(r93,l4)))))  -- assign reg 5
      Popping a690(r96,l0: a586(r96,l1: a464(r96,l2: a324(r96,l3: a89(r96,l4)))))  -- assign reg 5
      Popping a786(r99,l0: a700(r99,l1: a596(r99,l2: a474(r99,l3: a334(r99,l4: a107(r99,l5))))))  -- assign reg 5
      Popping a794(r102,l0: a708(r102,l1: a604(r102,l2: a482(r102,l3: a342(r102,l4: a115(r102,l5))))))  -- assign reg 5
      Popping a872(r105,l0: a805(r105,l1: a719(r105,l2: a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6)))))))  -- assign reg 5
      Popping a880(r108,l0: a813(r108,l1: a727(r108,l2: a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6)))))))  -- assign reg 5
      Popping a264(r73,l0: a11(r73,l1))  -- assign reg 0
      Popping a272(r76,l0: a19(r76,l1))  -- assign reg 0
      Popping a422(r79,l0: a282(r79,l1: a34(r79,l2)))  -- assign reg 0
      Popping a430(r82,l0: a290(r82,l1: a42(r82,l2)))  -- assign reg 0
      Popping a562(r85,l0: a440(r85,l1: a300(r85,l2: a58(r85,l3))))  -- assign reg 0
      Popping a570(r88,l0: a448(r88,l1: a308(r88,l2: a66(r88,l3))))  -- assign reg 0
      Popping a684(r91,l0: a580(r91,l1: a458(r91,l2: a318(r91,l3: a83(r91,l4)))))  -- assign reg 0
      Popping a692(r94,l0: a588(r94,l1: a466(r94,l2: a326(r94,l3: a91(r94,l4)))))  -- assign reg 0
      Popping a788(r97,l0: a702(r97,l1: a598(r97,l2: a476(r97,l3: a336(r97,l4: a109(r97,l5))))))  -- assign reg 0
      Popping a796(r100,l0: a710(r100,l1: a606(r100,l2: a484(r100,l3: a344(r100,l4: a117(r100,l5))))))  -- assign reg 0
      Popping a874(r103,l0: a807(r103,l1: a721(r103,l2: a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6)))))))  -- assign reg 0
      Popping a882(r106,l0: a815(r106,l1: a729(r106,l2: a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6)))))))  -- assign reg 0
      Popping a945(r180,l0: a897(r180,l1: a830(r180,l2: a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7))))))))  -- assign reg 5
      Popping a952(r175,l0: a904(r175,l1: a837(r175,l2: a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7))))))))  -- assign reg 5
      Popping a263(r244,l0: a10(r244,l1))  -- assign reg 4
      Popping a265(r243,l0: a12(r243,l1))  -- assign reg 1
      Popping a266(r74,l0: a13(r74,l1))  -- assign reg 0
      Popping a267(r242,l0: a14(r242,l1))  -- assign reg 0
      Popping a268(r241,l0: a15(r241,l1))  -- assign reg 0
      Popping a269(r240,l0: a16(r240,l1))  -- assign reg 5
      Popping a271(r239,l0: a18(r239,l1))  -- assign reg 4
      Popping a273(r238,l0: a20(r238,l1))  -- assign reg 1
      Popping a274(r77,l0: a21(r77,l1))  -- assign reg 0
      Popping a275(r237,l0: a22(r237,l1))  -- assign reg 0
      Popping a276(r236,l0: a23(r236,l1))  -- assign reg 0
      Popping a277(r235,l0: a24(r235,l1))  -- assign reg 5
      Popping a421(r234,l0: a281(r234,l1: a33(r234,l2)))  -- assign reg 4
      Popping a423(r233,l0: a283(r233,l1: a35(r233,l2)))  -- assign reg 1
      Popping a424(r80,l0: a284(r80,l1: a36(r80,l2)))  -- assign reg 0
      Popping a425(r232,l0: a285(r232,l1: a37(r232,l2)))  -- assign reg 0
      Popping a426(r231,l0: a286(r231,l1: a38(r231,l2)))  -- assign reg 0
      Popping a427(r230,l0: a287(r230,l1: a39(r230,l2)))  -- assign reg 5
      Popping a429(r229,l0: a289(r229,l1: a41(r229,l2)))  -- assign reg 4
      Popping a431(r228,l0: a291(r228,l1: a43(r228,l2)))  -- assign reg 1
      Popping a432(r83,l0: a292(r83,l1: a44(r83,l2)))  -- assign reg 0
      Popping a433(r227,l0: a293(r227,l1: a45(r227,l2)))  -- assign reg 0
      Popping a434(r226,l0: a294(r226,l1: a46(r226,l2)))  -- assign reg 0
      Popping a435(r225,l0: a295(r225,l1: a47(r225,l2)))  -- assign reg 5
      Popping a561(r224,l0: a439(r224,l1: a299(r224,l2: a57(r224,l3))))  -- assign reg 4
      Popping a563(r223,l0: a441(r223,l1: a301(r223,l2: a59(r223,l3))))  -- assign reg 1
      Popping a564(r86,l0: a442(r86,l1: a302(r86,l2: a60(r86,l3))))  -- assign reg 0
      Popping a565(r222,l0: a443(r222,l1: a303(r222,l2: a61(r222,l3))))  -- assign reg 0
      Popping a566(r221,l0: a444(r221,l1: a304(r221,l2: a62(r221,l3))))  -- assign reg 0
      Popping a567(r220,l0: a445(r220,l1: a305(r220,l2: a63(r220,l3))))  -- assign reg 5
      Popping a569(r219,l0: a447(r219,l1: a307(r219,l2: a65(r219,l3))))  -- assign reg 4
      Popping a571(r218,l0: a449(r218,l1: a309(r218,l2: a67(r218,l3))))  -- assign reg 1
      Popping a572(r89,l0: a450(r89,l1: a310(r89,l2: a68(r89,l3))))  -- assign reg 0
      Popping a573(r217,l0: a451(r217,l1: a311(r217,l2: a69(r217,l3))))  -- assign reg 0
      Popping a574(r216,l0: a452(r216,l1: a312(r216,l2: a70(r216,l3))))  -- assign reg 0
      Popping a575(r215,l0: a453(r215,l1: a313(r215,l2: a71(r215,l3))))  -- assign reg 5
      Popping a683(r214,l0: a579(r214,l1: a457(r214,l2: a317(r214,l3: a82(r214,l4)))))  -- assign reg 4
      Popping a685(r213,l0: a581(r213,l1: a459(r213,l2: a319(r213,l3: a84(r213,l4)))))  -- assign reg 1
      Popping a686(r92,l0: a582(r92,l1: a460(r92,l2: a320(r92,l3: a85(r92,l4)))))  -- assign reg 0
      Popping a687(r212,l0: a583(r212,l1: a461(r212,l2: a321(r212,l3: a86(r212,l4)))))  -- assign reg 0
      Popping a688(r211,l0: a584(r211,l1: a462(r211,l2: a322(r211,l3: a87(r211,l4)))))  -- assign reg 0
      Popping a689(r210,l0: a585(r210,l1: a463(r210,l2: a323(r210,l3: a88(r210,l4)))))  -- assign reg 5
      Popping a691(r209,l0: a587(r209,l1: a465(r209,l2: a325(r209,l3: a90(r209,l4)))))  -- assign reg 4
      Popping a693(r208,l0: a589(r208,l1: a467(r208,l2: a327(r208,l3: a92(r208,l4)))))  -- assign reg 1
      Popping a694(r95,l0: a590(r95,l1: a468(r95,l2: a328(r95,l3: a93(r95,l4)))))  -- assign reg 0
      Popping a695(r207,l0: a591(r207,l1: a469(r207,l2: a329(r207,l3: a94(r207,l4)))))  -- assign reg 0
      Popping a696(r206,l0: a592(r206,l1: a470(r206,l2: a330(r206,l3: a95(r206,l4)))))  -- assign reg 0
      Popping a697(r205,l0: a593(r205,l1: a471(r205,l2: a331(r205,l3: a96(r205,l4)))))  -- assign reg 5
      Popping a787(r204,l0: a701(r204,l1: a597(r204,l2: a475(r204,l3: a335(r204,l4: a108(r204,l5))))))  -- assign reg 4
      Popping a789(r203,l0: a703(r203,l1: a599(r203,l2: a477(r203,l3: a337(r203,l4: a110(r203,l5))))))  -- assign reg 1
      Popping a790(r98,l0: a704(r98,l1: a600(r98,l2: a478(r98,l3: a338(r98,l4: a111(r98,l5))))))  -- assign reg 0
      Popping a791(r202,l0: a705(r202,l1: a601(r202,l2: a479(r202,l3: a339(r202,l4: a112(r202,l5))))))  -- assign reg 0
      Popping a792(r201,l0: a706(r201,l1: a602(r201,l2: a480(r201,l3: a340(r201,l4: a113(r201,l5))))))  -- assign reg 0
      Popping a793(r200,l0: a707(r200,l1: a603(r200,l2: a481(r200,l3: a341(r200,l4: a114(r200,l5))))))  -- assign reg 5
      Popping a795(r199,l0: a709(r199,l1: a605(r199,l2: a483(r199,l3: a343(r199,l4: a116(r199,l5))))))  -- assign reg 4
      Popping a797(r198,l0: a711(r198,l1: a607(r198,l2: a485(r198,l3: a345(r198,l4: a118(r198,l5))))))  -- assign reg 1
      Popping a798(r101,l0: a712(r101,l1: a608(r101,l2: a486(r101,l3: a346(r101,l4: a119(r101,l5))))))  -- assign reg 0
      Popping a799(r197,l0: a713(r197,l1: a609(r197,l2: a487(r197,l3: a347(r197,l4: a120(r197,l5))))))  -- assign reg 0
      Popping a800(r196,l0: a714(r196,l1: a610(r196,l2: a488(r196,l3: a348(r196,l4: a121(r196,l5))))))  -- assign reg 0
      Popping a801(r195,l0: a715(r195,l1: a611(r195,l2: a489(r195,l3: a349(r195,l4: a122(r195,l5))))))  -- assign reg 5
      Popping a873(r194,l0: a806(r194,l1: a720(r194,l2: a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6)))))))  -- assign reg 4
      Popping a875(r193,l0: a808(r193,l1: a722(r193,l2: a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6)))))))  -- assign reg 1
      Popping a876(r104,l0: a809(r104,l1: a723(r104,l2: a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6)))))))  -- assign reg 0
      Popping a877(r192,l0: a810(r192,l1: a724(r192,l2: a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6)))))))  -- assign reg 0
      Popping a878(r191,l0: a811(r191,l1: a725(r191,l2: a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6)))))))  -- assign reg 0
      Popping a879(r190,l0: a812(r190,l1: a726(r190,l2: a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6)))))))  -- assign reg 5
      Popping a881(r189,l0: a814(r189,l1: a728(r189,l2: a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6)))))))  -- assign reg 4
      Popping a883(r188,l0: a816(r188,l1: a730(r188,l2: a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6)))))))  -- assign reg 1
      Popping a884(r107,l0: a817(r107,l1: a731(r107,l2: a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6)))))))  -- assign reg 0
      Popping a885(r187,l0: a818(r187,l1: a732(r187,l2: a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6)))))))  -- assign reg 0
      Popping a886(r186,l0: a819(r186,l1: a733(r186,l2: a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6)))))))  -- assign reg 0
      Popping a887(r185,l0: a820(r185,l1: a734(r185,l2: a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6)))))))  -- assign reg 5
      Popping a940(r184,l0: a892(r184,l1: a825(r184,l2: a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7))))))))  -- assign reg 4
      Popping a943(r110,l0: a895(r110,l1: a828(r110,l2: a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7))))))))  -- assign reg 0
      Popping a944(r181,l0: a896(r181,l1: a829(r181,l2: a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7))))))))  -- assign reg 0
      Popping a947(r179,l0: a899(r179,l1: a832(r179,l2: a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7))))))))  -- assign reg 4
      Popping a950(r113,l0: a902(r113,l1: a835(r113,l2: a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7))))))))  -- assign reg 0
      Popping a951(r176,l0: a903(r176,l1: a836(r176,l2: a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7))))))))  -- assign reg 0

  Loop 1 (parent 0, header bb143, depth 1)
    bbs: 143 142 141 140 139 138 137 136 135 134 133 132 131 130 3(->129:l2)
    all: 4r148 5r149 6r321 7r322 8r146 9r75 10r244 11r73 12r243 13r74 14r242 15r241 16r240 17r78 18r239 19r76 20r238 21r77 22r237 23r236 24r235 25r145 279r143 280r81 281r234 282r79 283r233 284r80 285r232 286r231 287r230 288r84 289r229 290r82 291r228 292r83 293r227 294r226 295r225 296r142 437r140 438r87 439r224 440r85 441r223 442r86 443r222 444r221 445r220 446r90 447r219 448r88 449r218 450r89 451r217 452r216 453r215 454r139 577r137 578r93 579r214 580r91 581r213 582r92 583r212 584r211 585r210 586r96 587r209 588r94 589r208 590r95 591r207 592r206 593r205 594r136 699r134 700r99 701r204 702r97 703r203 704r98 705r202 706r201 707r200 708r102 709r199 710r100 711r198 712r101 713r197 714r196 715r195 716r275 717r133 804r131 805r105 806r194 807r103 808r193 809r104 810r192 811r191 812r190 813r108 814r189 815r106 816r188 817r107 818r187 819r186 820r185 821r261 822r130 890r66 891r111 892r184 893r109 894r183 895r110 896r181 897r180 898r114 899r179 900r112 901r178 902r113 903r176 904r175 905r260 906r252 907r128 956r65 957r117 958r115 959r173 960r116 961r170 962r120 963r118 964r168 965r119 966r165 967r126 998r64 999r122 1000r121 1001r162 1002r124 1003r123 1004r159 1005r158 1006r62 1007r58 1008r155 1009r157 1010r59 1011r60 1012r152 1013r154 1014r61 1015r151
    modified regnos: 58 59 60 61 62 64 65 66 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 126 128 130 131 133 134 136 137 139 140 142 143 145 146 149 151 152 154 155 157 158 159 162 165 168 170 173 175 176 178 179 180 181 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 252 260 261 275
    border: 4r148 5r149 6r321 7r322
    Pressure: GENERAL_REGS=21
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 146 of GENERAL_REGS has 2 regs less
    Reg 75 of GENERAL_REGS has 1 regs less
    Reg 78 of GENERAL_REGS has 1 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 143 of GENERAL_REGS has 2 regs less
    Reg 81 of GENERAL_REGS has 1 regs less
    Reg 84 of GENERAL_REGS has 1 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 140 of GENERAL_REGS has 2 regs less
    Reg 87 of GENERAL_REGS has 1 regs less
    Reg 90 of GENERAL_REGS has 1 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 137 of GENERAL_REGS has 2 regs less
    Reg 93 of GENERAL_REGS has 1 regs less
    Reg 96 of GENERAL_REGS has 1 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 99 of GENERAL_REGS has 1 regs less
    Reg 102 of GENERAL_REGS has 1 regs less
    Reg 275 of GENERAL_REGS has 2 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 131 of GENERAL_REGS has 2 regs less
    Reg 105 of GENERAL_REGS has 1 regs less
    Reg 108 of GENERAL_REGS has 1 regs less
    Reg 261 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 66 of GENERAL_REGS has 2 regs less
    Reg 111 of GENERAL_REGS has 1 regs less
    Reg 114 of GENERAL_REGS has 1 regs less
    Reg 260 of GENERAL_REGS has 2 regs less
    Reg 252 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 65 of GENERAL_REGS has 2 regs less
    Reg 117 of GENERAL_REGS has 1 regs less
    Reg 120 of GENERAL_REGS has 1 regs less
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 122 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 1 regs less
    Reg 62 of GENERAL_REGS has 2 regs less
    Reg 59 of GENERAL_REGS has 1 regs less
    Reg 61 of GENERAL_REGS has 1 regs less
      Pushing a1015(r151,l1: a985(r151,l2: a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10)))))))))
      Pushing a903(r176,l1: a836(r176,l2: a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7)))))))
      Pushing a902(r113,l1: a835(r113,l2: a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7)))))))
      Pushing a901(r178,l1: a834(r178,l2: a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7)))))))
      Pushing a899(r179,l1: a832(r179,l2: a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7)))))))
      Pushing a896(r181,l1: a829(r181,l2: a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7)))))))
      Pushing a895(r110,l1: a828(r110,l2: a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7)))))))
      Pushing a894(r183,l1: a827(r183,l2: a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7)))))))
      Pushing a892(r184,l1: a825(r184,l2: a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7)))))))
      Pushing a820(r185,l1: a734(r185,l2: a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6))))))
      Pushing a819(r186,l1: a733(r186,l2: a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6))))))
      Pushing a818(r187,l1: a732(r187,l2: a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6))))))
      Pushing a817(r107,l1: a731(r107,l2: a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6))))))
      Pushing a816(r188,l1: a730(r188,l2: a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6))))))
      Pushing a814(r189,l1: a728(r189,l2: a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6))))))
      Pushing a812(r190,l1: a726(r190,l2: a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6))))))
      Pushing a811(r191,l1: a725(r191,l2: a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6))))))
      Pushing a810(r192,l1: a724(r192,l2: a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6))))))
      Pushing a809(r104,l1: a723(r104,l2: a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6))))))
      Pushing a808(r193,l1: a722(r193,l2: a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6))))))
      Pushing a806(r194,l1: a720(r194,l2: a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6))))))
      Pushing a715(r195,l1: a611(r195,l2: a489(r195,l3: a349(r195,l4: a122(r195,l5)))))
      Pushing a714(r196,l1: a610(r196,l2: a488(r196,l3: a348(r196,l4: a121(r196,l5)))))
      Pushing a713(r197,l1: a609(r197,l2: a487(r197,l3: a347(r197,l4: a120(r197,l5)))))
      Pushing a712(r101,l1: a608(r101,l2: a486(r101,l3: a346(r101,l4: a119(r101,l5)))))
      Pushing a711(r198,l1: a607(r198,l2: a485(r198,l3: a345(r198,l4: a118(r198,l5)))))
      Pushing a709(r199,l1: a605(r199,l2: a483(r199,l3: a343(r199,l4: a116(r199,l5)))))
      Pushing a707(r200,l1: a603(r200,l2: a481(r200,l3: a341(r200,l4: a114(r200,l5)))))
      Pushing a706(r201,l1: a602(r201,l2: a480(r201,l3: a340(r201,l4: a113(r201,l5)))))
      Pushing a705(r202,l1: a601(r202,l2: a479(r202,l3: a339(r202,l4: a112(r202,l5)))))
      Pushing a704(r98,l1: a600(r98,l2: a478(r98,l3: a338(r98,l4: a111(r98,l5)))))
      Pushing a703(r203,l1: a599(r203,l2: a477(r203,l3: a337(r203,l4: a110(r203,l5)))))
      Pushing a701(r204,l1: a597(r204,l2: a475(r204,l3: a335(r204,l4: a108(r204,l5)))))
      Pushing a593(r205,l1: a471(r205,l2: a331(r205,l3: a96(r205,l4))))
      Pushing a592(r206,l1: a470(r206,l2: a330(r206,l3: a95(r206,l4))))
      Pushing a591(r207,l1: a469(r207,l2: a329(r207,l3: a94(r207,l4))))
      Pushing a590(r95,l1: a468(r95,l2: a328(r95,l3: a93(r95,l4))))
      Pushing a589(r208,l1: a467(r208,l2: a327(r208,l3: a92(r208,l4))))
      Pushing a587(r209,l1: a465(r209,l2: a325(r209,l3: a90(r209,l4))))
      Pushing a585(r210,l1: a463(r210,l2: a323(r210,l3: a88(r210,l4))))
      Pushing a584(r211,l1: a462(r211,l2: a322(r211,l3: a87(r211,l4))))
      Pushing a583(r212,l1: a461(r212,l2: a321(r212,l3: a86(r212,l4))))
      Pushing a582(r92,l1: a460(r92,l2: a320(r92,l3: a85(r92,l4))))
      Pushing a581(r213,l1: a459(r213,l2: a319(r213,l3: a84(r213,l4))))
      Pushing a579(r214,l1: a457(r214,l2: a317(r214,l3: a82(r214,l4))))
      Pushing a453(r215,l1: a313(r215,l2: a71(r215,l3)))
      Pushing a452(r216,l1: a312(r216,l2: a70(r216,l3)))
      Pushing a451(r217,l1: a311(r217,l2: a69(r217,l3)))
      Pushing a450(r89,l1: a310(r89,l2: a68(r89,l3)))
      Pushing a449(r218,l1: a309(r218,l2: a67(r218,l3)))
      Pushing a447(r219,l1: a307(r219,l2: a65(r219,l3)))
      Pushing a445(r220,l1: a305(r220,l2: a63(r220,l3)))
      Pushing a444(r221,l1: a304(r221,l2: a62(r221,l3)))
      Pushing a443(r222,l1: a303(r222,l2: a61(r222,l3)))
      Pushing a442(r86,l1: a302(r86,l2: a60(r86,l3)))
      Pushing a441(r223,l1: a301(r223,l2: a59(r223,l3)))
      Pushing a439(r224,l1: a299(r224,l2: a57(r224,l3)))
      Pushing a295(r225,l1: a47(r225,l2))
      Pushing a294(r226,l1: a46(r226,l2))
      Pushing a293(r227,l1: a45(r227,l2))
      Pushing a292(r83,l1: a44(r83,l2))
      Pushing a291(r228,l1: a43(r228,l2))
      Pushing a289(r229,l1: a41(r229,l2))
      Pushing a287(r230,l1: a39(r230,l2))
      Pushing a286(r231,l1: a38(r231,l2))
      Pushing a285(r232,l1: a37(r232,l2))
      Pushing a284(r80,l1: a36(r80,l2))
      Pushing a283(r233,l1: a35(r233,l2))
      Pushing a281(r234,l1: a33(r234,l2))
      Pushing a24(r235,l1)
      Pushing a23(r236,l1)
      Pushing a22(r237,l1)
      Pushing a21(r77,l1)
      Pushing a20(r238,l1)
      Pushing a18(r239,l1)
      Pushing a16(r240,l1)
      Pushing a15(r241,l1)
      Pushing a14(r242,l1)
      Pushing a13(r74,l1)
      Pushing a12(r243,l1)
      Pushing a10(r244,l1)
      Pushing a904(r175,l1: a837(r175,l2: a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7)))))))
      Pushing a900(r112,l1: a833(r112,l2: a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7)))))))
      Pushing a897(r180,l1: a830(r180,l2: a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7)))))))
      Pushing a893(r109,l1: a826(r109,l2: a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7)))))))
      Pushing a815(r106,l1: a729(r106,l2: a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6))))))
      Pushing a807(r103,l1: a721(r103,l2: a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6))))))
      Pushing a710(r100,l1: a606(r100,l2: a484(r100,l3: a344(r100,l4: a117(r100,l5)))))
      Pushing a702(r97,l1: a598(r97,l2: a476(r97,l3: a336(r97,l4: a109(r97,l5)))))
      Pushing a588(r94,l1: a466(r94,l2: a326(r94,l3: a91(r94,l4))))
      Pushing a580(r91,l1: a458(r91,l2: a318(r91,l3: a83(r91,l4))))
      Pushing a448(r88,l1: a308(r88,l2: a66(r88,l3)))
      Pushing a440(r85,l1: a300(r85,l2: a58(r85,l3)))
      Pushing a290(r82,l1: a42(r82,l2))
      Pushing a282(r79,l1: a34(r79,l2))
      Pushing a19(r76,l1)
      Pushing a11(r73,l1)
      Pushing a966(r165,l1: a918(r165,l2: a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8))))))))
      Pushing a961(r170,l1: a913(r170,l2: a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8))))))))
      Pushing a1005(r158,l1: a975(r158,l2: a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9)))))))))
      Pushing a813(r108,l1: a727(r108,l2: a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6))))))
      Pushing a805(r105,l1: a719(r105,l2: a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6))))))
      Pushing a708(r102,l1: a604(r102,l2: a482(r102,l3: a342(r102,l4: a115(r102,l5)))))
      Pushing a700(r99,l1: a596(r99,l2: a474(r99,l3: a334(r99,l4: a107(r99,l5)))))
      Pushing a586(r96,l1: a464(r96,l2: a324(r96,l3: a89(r96,l4))))
      Pushing a578(r93,l1: a456(r93,l2: a316(r93,l3: a81(r93,l4))))
      Pushing a446(r90,l1: a306(r90,l2: a64(r90,l3)))
      Pushing a438(r87,l1: a298(r87,l2: a56(r87,l3)))
      Pushing a288(r84,l1: a40(r84,l2))
      Pushing a280(r81,l1: a32(r81,l2))
      Pushing a17(r78,l1)
      Pushing a9(r75,l1)
      Pushing a898(r114,l1: a831(r114,l2: a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7)))))))
      Pushing a891(r111,l1: a824(r111,l2: a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7)))))))
      Pushing a804(r131,l1: a718(r131,l2: a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6))))))
      Pushing a699(r134,l1: a595(r134,l2: a473(r134,l3: a333(r134,l4: a106(r134,l5)))))
      Pushing a577(r137,l1: a455(r137,l2: a315(r137,l3: a80(r137,l4))))
      Pushing a437(r140,l1: a297(r140,l2: a55(r140,l3)))
      Pushing a279(r143,l1: a31(r143,l2))
      Pushing a8(r146,l1)
      Pushing a890(r66,l1: a823(r66,l2: a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7)))))))
      Pushing a716(r275,l1: a612(r275,l2: a490(r275,l3: a350(r275,l4: a123(r275,l5)))))(potential spill: pri=0, cost=7)
      Pushing a965(r119,l1: a917(r119,l2: a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8))))))))
      Pushing a960(r116,l1: a912(r116,l2: a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8))))))))
      Pushing a1004(r159,l1: a974(r159,l2: a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9)))))))))
      Pushing a1001(r162,l1: a971(r162,l2: a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9)))))))))
      Pushing a959(r173,l1: a911(r173,l2: a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8))))))))(potential spill: pri=0, cost=8)
      Pushing a958(r115,l1: a910(r115,l2: a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8))))))))
      Pushing a964(r168,l1: a916(r168,l2: a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8))))))))(potential spill: pri=0, cost=8)
      Pushing a963(r118,l1: a915(r118,l2: a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8))))))))
      Pushing a1009(r157,l1: a979(r157,l2: a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10)))))))))(potential spill: pri=0, cost=8)
      Pushing a1013(r154,l1: a983(r154,l2: a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10)))))))))(potential spill: pri=0, cost=8)
      Pushing a905(r260,l1: a838(r260,l2: a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7)))))))(potential spill: pri=0, cost=11)
      Pushing a1003(r123,l1: a973(r123,l2: a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9)))))))))
      Pushing a1000(r121,l1: a970(r121,l2: a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9)))))))))
      Pushing a962(r120,l1: a914(r120,l2: a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8))))))))
      Pushing a957(r117,l1: a909(r117,l2: a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8))))))))
      Pushing a1006(r62,l1: a976(r62,l2: a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10)))))))))(potential spill: pri=0, cost=11)
      Pushing a1011(r60,l1: a981(r60,l2: a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10)))))))))
      Pushing a1007(r58,l1: a977(r58,l2: a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10)))))))))
      Pushing a1012(r152,l1: a982(r152,l2: a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10)))))))))
      Pushing a1008(r155,l1: a978(r155,l2: a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10)))))))))
      Pushing a1014(r61,l1: a984(r61,l2: a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10)))))))))
      Pushing a1010(r59,l1: a980(r59,l2: a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10)))))))))
      Pushing a5(r149,l1)(potential spill: pri=1, cost=19)
      Pushing a1002(r124,l1: a972(r124,l2: a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9)))))))))
      Pushing a999(r122,l1: a969(r122,l2: a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9)))))))))
      Pushing a956(r65,l1: a908(r65,l2: a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8))))))))
      Pushing a821(r261,l1: a735(r261,l2: a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6))))))(potential spill: pri=2, cost=28)
      Pushing a717(r133,l1: a613(r133,l2: a491(r133,l3: a351(r133,l4: a124(r133,l5)))))
      Pushing a594(r136,l1: a472(r136,l2: a332(r136,l3: a97(r136,l4))))
      Pushing a454(r139,l1: a314(r139,l2: a72(r139,l3)))
      Pushing a296(r142,l1: a48(r142,l2))
      Pushing a25(r145,l1)
      Pushing a822(r130,l1: a736(r130,l2: a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6))))))
      Pushing a906(r252,l1: a839(r252,l2: a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7)))))))
      Pushing a907(r128,l1: a840(r128,l2: a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7)))))))
      Pushing a4(r148,l1)
      Pushing a998(r64,l1: a968(r64,l2: a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9)))))))))
      Pushing a967(r126,l1: a919(r126,l2: a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8))))))))
      Popping a967(r126,l1: a919(r126,l2: a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8))))))))  -- assign reg 3
      Popping a998(r64,l1: a968(r64,l2: a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9)))))))))  -- assign reg 6
      Popping a4(r148,l1)  -- assign reg 41
      Popping a907(r128,l1: a840(r128,l2: a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7)))))))  -- assign reg 42
      Popping a906(r252,l1: a839(r252,l2: a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7)))))))  -- assign reg 43
      Popping a822(r130,l1: a736(r130,l2: a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6))))))  -- assign reg 44
      Popping a25(r145,l1)  -- (memory is more profitable 39 vs 15848) spill
      Popping a296(r142,l1: a48(r142,l2))  -- (memory is more profitable 39 vs 15824) spill
      Popping a454(r139,l1: a314(r139,l2: a72(r139,l3)))  -- (memory is more profitable 39 vs 15800) spill
      Popping a594(r136,l1: a472(r136,l2: a332(r136,l3: a97(r136,l4))))  -- (memory is more profitable 39 vs 15776) spill
      Popping a717(r133,l1: a613(r133,l2: a491(r133,l3: a351(r133,l4: a124(r133,l5)))))  -- (memory is more profitable 39 vs 15752) spill
      Popping a821(r261,l1: a735(r261,l2: a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6))))))  -- (memory is more profitable 40 vs 15748) spill
      Popping a956(r65,l1: a908(r65,l2: a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8))))))))  -- assign reg 3
      Popping a999(r122,l1: a969(r122,l2: a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9)))))))))  -- assign reg 5
      Popping a1002(r124,l1: a972(r124,l2: a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9)))))))))  -- assign reg 5
      Popping a5(r149,l1)  -- (memory is more profitable 27 vs 15872) spill
      Popping a1010(r59,l1: a980(r59,l2: a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10)))))))))  -- assign reg 5
      Popping a1014(r61,l1: a984(r61,l2: a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10)))))))))  -- assign reg 5
      Popping a1008(r155,l1: a978(r155,l2: a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10)))))))))  -- assign reg 0
      Popping a1012(r152,l1: a982(r152,l2: a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10)))))))))  -- assign reg 0
      Popping a1007(r58,l1: a977(r58,l2: a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10)))))))))  -- assign reg 1
      Popping a1011(r60,l1: a981(r60,l2: a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10)))))))))  -- assign reg 1
      Popping a1006(r62,l1: a976(r62,l2: a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10)))))))))  -- assign reg 6
      Popping a957(r117,l1: a909(r117,l2: a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8))))))))  -- assign reg 5
      Popping a962(r120,l1: a914(r120,l2: a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8))))))))  -- assign reg 5
      Popping a1000(r121,l1: a970(r121,l2: a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9)))))))))  -- assign reg 0
      Popping a1003(r123,l1: a973(r123,l2: a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9)))))))))  -- assign reg 0
      Popping a905(r260,l1: a838(r260,l2: a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7)))))))  -- (memory is more profitable 11 vs 15704) spill
      Popping a1013(r154,l1: a983(r154,l2: a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10)))))))))  -- assign reg 2
      Popping a1009(r157,l1: a979(r157,l2: a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10)))))))))  -- assign reg 2
      Popping a963(r118,l1: a915(r118,l2: a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8))))))))  -- assign reg 0
      Popping a964(r168,l1: a916(r168,l2: a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8))))))))  -- assign reg 1
      Popping a958(r115,l1: a910(r115,l2: a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8))))))))  -- assign reg 0
      Popping a959(r173,l1: a911(r173,l2: a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8))))))))  -- assign reg 1
      Popping a1001(r162,l1: a971(r162,l2: a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9)))))))))  -- assign reg 5
      Popping a1004(r159,l1: a974(r159,l2: a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9)))))))))  -- assign reg 5
      Popping a960(r116,l1: a912(r116,l2: a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8))))))))  -- assign reg 0
      Popping a965(r119,l1: a917(r119,l2: a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8))))))))  -- assign reg 0
      Popping a716(r275,l1: a612(r275,l2: a490(r275,l3: a350(r275,l4: a123(r275,l5)))))  -- (memory is more profitable 7 vs 15760) spill
      Popping a890(r66,l1: a823(r66,l2: a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7)))))))  -- assign reg 3
      Popping a8(r146,l1)  -- assign reg 3
      Popping a279(r143,l1: a31(r143,l2))  -- assign reg 3
      Popping a437(r140,l1: a297(r140,l2: a55(r140,l3)))  -- assign reg 3
      Popping a577(r137,l1: a455(r137,l2: a315(r137,l3: a80(r137,l4))))  -- assign reg 3
      Popping a699(r134,l1: a595(r134,l2: a473(r134,l3: a333(r134,l4: a106(r134,l5)))))  -- assign reg 3
      Popping a804(r131,l1: a718(r131,l2: a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6))))))  -- assign reg 3
      Popping a891(r111,l1: a824(r111,l2: a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7)))))))  -- assign reg 5
      Popping a898(r114,l1: a831(r114,l2: a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7)))))))  -- assign reg 5
      Popping a9(r75,l1)  -- assign reg 5
      Popping a17(r78,l1)  -- assign reg 5
      Popping a280(r81,l1: a32(r81,l2))  -- assign reg 5
      Popping a288(r84,l1: a40(r84,l2))  -- assign reg 5
      Popping a438(r87,l1: a298(r87,l2: a56(r87,l3)))  -- assign reg 5
      Popping a446(r90,l1: a306(r90,l2: a64(r90,l3)))  -- assign reg 5
      Popping a578(r93,l1: a456(r93,l2: a316(r93,l3: a81(r93,l4))))  -- assign reg 5
      Popping a586(r96,l1: a464(r96,l2: a324(r96,l3: a89(r96,l4))))  -- assign reg 5
      Popping a700(r99,l1: a596(r99,l2: a474(r99,l3: a334(r99,l4: a107(r99,l5)))))  -- assign reg 5
      Popping a708(r102,l1: a604(r102,l2: a482(r102,l3: a342(r102,l4: a115(r102,l5)))))  -- assign reg 5
      Popping a805(r105,l1: a719(r105,l2: a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6))))))  -- assign reg 5
      Popping a813(r108,l1: a727(r108,l2: a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6))))))  -- assign reg 5
      Popping a1005(r158,l1: a975(r158,l2: a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9)))))))))  -- assign reg 4
      Popping a961(r170,l1: a913(r170,l2: a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8))))))))  -- assign reg 5
      Popping a966(r165,l1: a918(r165,l2: a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8))))))))  -- assign reg 5
      Popping a11(r73,l1)  -- assign reg 0
      Popping a19(r76,l1)  -- assign reg 0
      Popping a282(r79,l1: a34(r79,l2))  -- assign reg 0
      Popping a290(r82,l1: a42(r82,l2))  -- assign reg 0
      Popping a440(r85,l1: a300(r85,l2: a58(r85,l3)))  -- assign reg 0
      Popping a448(r88,l1: a308(r88,l2: a66(r88,l3)))  -- assign reg 0
      Popping a580(r91,l1: a458(r91,l2: a318(r91,l3: a83(r91,l4))))  -- assign reg 0
      Popping a588(r94,l1: a466(r94,l2: a326(r94,l3: a91(r94,l4))))  -- assign reg 0
      Popping a702(r97,l1: a598(r97,l2: a476(r97,l3: a336(r97,l4: a109(r97,l5)))))  -- assign reg 0
      Popping a710(r100,l1: a606(r100,l2: a484(r100,l3: a344(r100,l4: a117(r100,l5)))))  -- assign reg 0
      Popping a807(r103,l1: a721(r103,l2: a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6))))))  -- assign reg 0
      Popping a815(r106,l1: a729(r106,l2: a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6))))))  -- assign reg 0
      Popping a893(r109,l1: a826(r109,l2: a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7)))))))  -- assign reg 0
      Popping a897(r180,l1: a830(r180,l2: a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7)))))))  -- assign reg 5
      Popping a900(r112,l1: a833(r112,l2: a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7)))))))  -- assign reg 0
      Popping a904(r175,l1: a837(r175,l2: a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7)))))))  -- assign reg 5
      Popping a10(r244,l1)  -- assign reg 4
      Popping a12(r243,l1)  -- assign reg 1
      Popping a13(r74,l1)  -- assign reg 0
      Popping a14(r242,l1)  -- assign reg 0
      Popping a15(r241,l1)  -- assign reg 0
      Popping a16(r240,l1)  -- assign reg 5
      Popping a18(r239,l1)  -- assign reg 4
      Popping a20(r238,l1)  -- assign reg 1
      Popping a21(r77,l1)  -- assign reg 0
      Popping a22(r237,l1)  -- assign reg 0
      Popping a23(r236,l1)  -- assign reg 0
      Popping a24(r235,l1)  -- assign reg 5
      Popping a281(r234,l1: a33(r234,l2))  -- assign reg 4
      Popping a283(r233,l1: a35(r233,l2))  -- assign reg 1
      Popping a284(r80,l1: a36(r80,l2))  -- assign reg 0
      Popping a285(r232,l1: a37(r232,l2))  -- assign reg 0
      Popping a286(r231,l1: a38(r231,l2))  -- assign reg 0
      Popping a287(r230,l1: a39(r230,l2))  -- assign reg 5
      Popping a289(r229,l1: a41(r229,l2))  -- assign reg 4
      Popping a291(r228,l1: a43(r228,l2))  -- assign reg 1
      Popping a292(r83,l1: a44(r83,l2))  -- assign reg 0
      Popping a293(r227,l1: a45(r227,l2))  -- assign reg 0
      Popping a294(r226,l1: a46(r226,l2))  -- assign reg 0
      Popping a295(r225,l1: a47(r225,l2))  -- assign reg 5
      Popping a439(r224,l1: a299(r224,l2: a57(r224,l3)))  -- assign reg 4
      Popping a441(r223,l1: a301(r223,l2: a59(r223,l3)))  -- assign reg 1
      Popping a442(r86,l1: a302(r86,l2: a60(r86,l3)))  -- assign reg 0
      Popping a443(r222,l1: a303(r222,l2: a61(r222,l3)))  -- assign reg 0
      Popping a444(r221,l1: a304(r221,l2: a62(r221,l3)))  -- assign reg 0
      Popping a445(r220,l1: a305(r220,l2: a63(r220,l3)))  -- assign reg 5
      Popping a447(r219,l1: a307(r219,l2: a65(r219,l3)))  -- assign reg 4
      Popping a449(r218,l1: a309(r218,l2: a67(r218,l3)))  -- assign reg 1
      Popping a450(r89,l1: a310(r89,l2: a68(r89,l3)))  -- assign reg 0
      Popping a451(r217,l1: a311(r217,l2: a69(r217,l3)))  -- assign reg 0
      Popping a452(r216,l1: a312(r216,l2: a70(r216,l3)))  -- assign reg 0
      Popping a453(r215,l1: a313(r215,l2: a71(r215,l3)))  -- assign reg 5
      Popping a579(r214,l1: a457(r214,l2: a317(r214,l3: a82(r214,l4))))  -- assign reg 4
      Popping a581(r213,l1: a459(r213,l2: a319(r213,l3: a84(r213,l4))))  -- assign reg 1
      Popping a582(r92,l1: a460(r92,l2: a320(r92,l3: a85(r92,l4))))  -- assign reg 0
      Popping a583(r212,l1: a461(r212,l2: a321(r212,l3: a86(r212,l4))))  -- assign reg 0
      Popping a584(r211,l1: a462(r211,l2: a322(r211,l3: a87(r211,l4))))  -- assign reg 0
      Popping a585(r210,l1: a463(r210,l2: a323(r210,l3: a88(r210,l4))))  -- assign reg 5
      Popping a587(r209,l1: a465(r209,l2: a325(r209,l3: a90(r209,l4))))  -- assign reg 4
      Popping a589(r208,l1: a467(r208,l2: a327(r208,l3: a92(r208,l4))))  -- assign reg 1
      Popping a590(r95,l1: a468(r95,l2: a328(r95,l3: a93(r95,l4))))  -- assign reg 0
      Popping a591(r207,l1: a469(r207,l2: a329(r207,l3: a94(r207,l4))))  -- assign reg 0
      Popping a592(r206,l1: a470(r206,l2: a330(r206,l3: a95(r206,l4))))  -- assign reg 0
      Popping a593(r205,l1: a471(r205,l2: a331(r205,l3: a96(r205,l4))))  -- assign reg 5
      Popping a701(r204,l1: a597(r204,l2: a475(r204,l3: a335(r204,l4: a108(r204,l5)))))  -- assign reg 4
      Popping a703(r203,l1: a599(r203,l2: a477(r203,l3: a337(r203,l4: a110(r203,l5)))))  -- assign reg 1
      Popping a704(r98,l1: a600(r98,l2: a478(r98,l3: a338(r98,l4: a111(r98,l5)))))  -- assign reg 0
      Popping a705(r202,l1: a601(r202,l2: a479(r202,l3: a339(r202,l4: a112(r202,l5)))))  -- assign reg 0
      Popping a706(r201,l1: a602(r201,l2: a480(r201,l3: a340(r201,l4: a113(r201,l5)))))  -- assign reg 0
      Popping a707(r200,l1: a603(r200,l2: a481(r200,l3: a341(r200,l4: a114(r200,l5)))))  -- assign reg 5
      Popping a709(r199,l1: a605(r199,l2: a483(r199,l3: a343(r199,l4: a116(r199,l5)))))  -- assign reg 4
      Popping a711(r198,l1: a607(r198,l2: a485(r198,l3: a345(r198,l4: a118(r198,l5)))))  -- assign reg 1
      Popping a712(r101,l1: a608(r101,l2: a486(r101,l3: a346(r101,l4: a119(r101,l5)))))  -- assign reg 0
      Popping a713(r197,l1: a609(r197,l2: a487(r197,l3: a347(r197,l4: a120(r197,l5)))))  -- assign reg 0
      Popping a714(r196,l1: a610(r196,l2: a488(r196,l3: a348(r196,l4: a121(r196,l5)))))  -- assign reg 0
      Popping a715(r195,l1: a611(r195,l2: a489(r195,l3: a349(r195,l4: a122(r195,l5)))))  -- assign reg 5
      Popping a806(r194,l1: a720(r194,l2: a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6))))))  -- assign reg 4
      Popping a808(r193,l1: a722(r193,l2: a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6))))))  -- assign reg 1
      Popping a809(r104,l1: a723(r104,l2: a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6))))))  -- assign reg 0
      Popping a810(r192,l1: a724(r192,l2: a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6))))))  -- assign reg 0
      Popping a811(r191,l1: a725(r191,l2: a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6))))))  -- assign reg 0
      Popping a812(r190,l1: a726(r190,l2: a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6))))))  -- assign reg 5
      Popping a814(r189,l1: a728(r189,l2: a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6))))))  -- assign reg 4
      Popping a816(r188,l1: a730(r188,l2: a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6))))))  -- assign reg 1
      Popping a817(r107,l1: a731(r107,l2: a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6))))))  -- assign reg 0
      Popping a818(r187,l1: a732(r187,l2: a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6))))))  -- assign reg 0
      Popping a819(r186,l1: a733(r186,l2: a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6))))))  -- assign reg 0
      Popping a820(r185,l1: a734(r185,l2: a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6))))))  -- assign reg 5
      Popping a892(r184,l1: a825(r184,l2: a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7)))))))  -- assign reg 4
      Popping a894(r183,l1: a827(r183,l2: a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7)))))))  -- assign reg 1
      Popping a895(r110,l1: a828(r110,l2: a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7)))))))  -- assign reg 0
      Popping a896(r181,l1: a829(r181,l2: a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7)))))))  -- assign reg 0
      Popping a899(r179,l1: a832(r179,l2: a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7)))))))  -- assign reg 4
      Popping a901(r178,l1: a834(r178,l2: a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7)))))))  -- assign reg 1
      Popping a902(r113,l1: a835(r113,l2: a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7)))))))  -- assign reg 0
      Popping a903(r176,l1: a836(r176,l2: a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7)))))))  -- assign reg 0
      Popping a1015(r151,l1: a985(r151,l2: a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10)))))))))  -- assign reg 4

  Loop 2 (parent 1, header bb129, depth 2)
    bbs: 129(->130:l1) 128 127 126 125 124 123 122 121 120 119 118 117 116 4(->115:l3)
    all: 26r145 27r148 28r149 29r321 30r322 31r143 32r81 33r234 34r79 35r233 36r80 37r232 38r231 39r230 40r84 41r229 42r82 43r228 44r83 45r227 46r226 47r225 48r142 297r140 298r87 299r224 300r85 301r223 302r86 303r222 304r221 305r220 306r90 307r219 308r88 309r218 310r89 311r217 312r216 313r215 314r139 455r137 456r93 457r214 458r91 459r213 460r92 461r212 462r211 463r210 464r96 465r209 466r94 467r208 468r95 469r207 470r206 471r205 472r136 595r134 596r99 597r204 598r97 599r203 600r98 601r202 602r201 603r200 604r102 605r199 606r100 607r198 608r101 609r197 610r196 611r195 612r275 613r133 718r131 719r105 720r194 721r103 722r193 723r104 724r192 725r191 726r190 727r108 728r189 729r106 730r188 731r107 732r187 733r186 734r185 735r261 736r130 823r66 824r111 825r184 826r109 827r183 828r110 829r181 830r180 831r114 832r179 833r112 834r178 835r113 836r176 837r175 838r260 839r252 840r128 908r65 909r117 910r115 911r173 912r116 913r170 914r120 915r118 916r168 917r119 918r165 919r126 968r64 969r122 970r121 971r162 972r124 973r123 974r159 975r158 976r62 977r58 978r155 979r157 980r59 981r60 982r152 983r154 984r61 985r151
    modified regnos: 58 59 60 61 62 64 65 66 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 126 128 130 131 133 134 136 137 139 140 142 143 145 151 152 154 155 157 158 159 162 165 168 170 173 175 176 178 179 180 181 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 252 260 261 275
    border: 26r145 27r148 28r149 29r321 30r322
    Pressure: GENERAL_REGS=21
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 143 of GENERAL_REGS has 2 regs less
    Reg 81 of GENERAL_REGS has 1 regs less
    Reg 84 of GENERAL_REGS has 1 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 140 of GENERAL_REGS has 2 regs less
    Reg 87 of GENERAL_REGS has 1 regs less
    Reg 90 of GENERAL_REGS has 1 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 137 of GENERAL_REGS has 2 regs less
    Reg 93 of GENERAL_REGS has 1 regs less
    Reg 96 of GENERAL_REGS has 1 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 99 of GENERAL_REGS has 1 regs less
    Reg 102 of GENERAL_REGS has 1 regs less
    Reg 275 of GENERAL_REGS has 2 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 131 of GENERAL_REGS has 2 regs less
    Reg 105 of GENERAL_REGS has 1 regs less
    Reg 108 of GENERAL_REGS has 1 regs less
    Reg 261 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 66 of GENERAL_REGS has 2 regs less
    Reg 111 of GENERAL_REGS has 1 regs less
    Reg 114 of GENERAL_REGS has 1 regs less
    Reg 260 of GENERAL_REGS has 2 regs less
    Reg 252 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 65 of GENERAL_REGS has 2 regs less
    Reg 117 of GENERAL_REGS has 1 regs less
    Reg 120 of GENERAL_REGS has 1 regs less
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 122 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 1 regs less
    Reg 62 of GENERAL_REGS has 2 regs less
    Reg 59 of GENERAL_REGS has 1 regs less
    Reg 61 of GENERAL_REGS has 1 regs less
      Pushing a985(r151,l2: a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))))))
      Pushing a836(r176,l2: a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7))))))
      Pushing a835(r113,l2: a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7))))))
      Pushing a834(r178,l2: a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7))))))
      Pushing a832(r179,l2: a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7))))))
      Pushing a829(r181,l2: a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7))))))
      Pushing a828(r110,l2: a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7))))))
      Pushing a827(r183,l2: a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7))))))
      Pushing a825(r184,l2: a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7))))))
      Pushing a734(r185,l2: a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6)))))
      Pushing a733(r186,l2: a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6)))))
      Pushing a732(r187,l2: a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6)))))
      Pushing a731(r107,l2: a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6)))))
      Pushing a730(r188,l2: a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6)))))
      Pushing a728(r189,l2: a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6)))))
      Pushing a726(r190,l2: a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6)))))
      Pushing a725(r191,l2: a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6)))))
      Pushing a724(r192,l2: a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6)))))
      Pushing a723(r104,l2: a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6)))))
      Pushing a722(r193,l2: a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6)))))
      Pushing a720(r194,l2: a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6)))))
      Pushing a611(r195,l2: a489(r195,l3: a349(r195,l4: a122(r195,l5))))
      Pushing a610(r196,l2: a488(r196,l3: a348(r196,l4: a121(r196,l5))))
      Pushing a609(r197,l2: a487(r197,l3: a347(r197,l4: a120(r197,l5))))
      Pushing a608(r101,l2: a486(r101,l3: a346(r101,l4: a119(r101,l5))))
      Pushing a607(r198,l2: a485(r198,l3: a345(r198,l4: a118(r198,l5))))
      Pushing a605(r199,l2: a483(r199,l3: a343(r199,l4: a116(r199,l5))))
      Pushing a603(r200,l2: a481(r200,l3: a341(r200,l4: a114(r200,l5))))
      Pushing a602(r201,l2: a480(r201,l3: a340(r201,l4: a113(r201,l5))))
      Pushing a601(r202,l2: a479(r202,l3: a339(r202,l4: a112(r202,l5))))
      Pushing a600(r98,l2: a478(r98,l3: a338(r98,l4: a111(r98,l5))))
      Pushing a599(r203,l2: a477(r203,l3: a337(r203,l4: a110(r203,l5))))
      Pushing a597(r204,l2: a475(r204,l3: a335(r204,l4: a108(r204,l5))))
      Pushing a471(r205,l2: a331(r205,l3: a96(r205,l4)))
      Pushing a470(r206,l2: a330(r206,l3: a95(r206,l4)))
      Pushing a469(r207,l2: a329(r207,l3: a94(r207,l4)))
      Pushing a468(r95,l2: a328(r95,l3: a93(r95,l4)))
      Pushing a467(r208,l2: a327(r208,l3: a92(r208,l4)))
      Pushing a465(r209,l2: a325(r209,l3: a90(r209,l4)))
      Pushing a463(r210,l2: a323(r210,l3: a88(r210,l4)))
      Pushing a462(r211,l2: a322(r211,l3: a87(r211,l4)))
      Pushing a461(r212,l2: a321(r212,l3: a86(r212,l4)))
      Pushing a460(r92,l2: a320(r92,l3: a85(r92,l4)))
      Pushing a459(r213,l2: a319(r213,l3: a84(r213,l4)))
      Pushing a457(r214,l2: a317(r214,l3: a82(r214,l4)))
      Pushing a313(r215,l2: a71(r215,l3))
      Pushing a312(r216,l2: a70(r216,l3))
      Pushing a311(r217,l2: a69(r217,l3))
      Pushing a310(r89,l2: a68(r89,l3))
      Pushing a309(r218,l2: a67(r218,l3))
      Pushing a307(r219,l2: a65(r219,l3))
      Pushing a305(r220,l2: a63(r220,l3))
      Pushing a304(r221,l2: a62(r221,l3))
      Pushing a303(r222,l2: a61(r222,l3))
      Pushing a302(r86,l2: a60(r86,l3))
      Pushing a301(r223,l2: a59(r223,l3))
      Pushing a299(r224,l2: a57(r224,l3))
      Pushing a47(r225,l2)
      Pushing a46(r226,l2)
      Pushing a45(r227,l2)
      Pushing a44(r83,l2)
      Pushing a43(r228,l2)
      Pushing a41(r229,l2)
      Pushing a39(r230,l2)
      Pushing a38(r231,l2)
      Pushing a37(r232,l2)
      Pushing a36(r80,l2)
      Pushing a35(r233,l2)
      Pushing a33(r234,l2)
      Pushing a837(r175,l2: a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7))))))
      Pushing a833(r112,l2: a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7))))))
      Pushing a830(r180,l2: a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7))))))
      Pushing a826(r109,l2: a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7))))))
      Pushing a729(r106,l2: a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6)))))
      Pushing a721(r103,l2: a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6)))))
      Pushing a606(r100,l2: a484(r100,l3: a344(r100,l4: a117(r100,l5))))
      Pushing a598(r97,l2: a476(r97,l3: a336(r97,l4: a109(r97,l5))))
      Pushing a466(r94,l2: a326(r94,l3: a91(r94,l4)))
      Pushing a458(r91,l2: a318(r91,l3: a83(r91,l4)))
      Pushing a308(r88,l2: a66(r88,l3))
      Pushing a300(r85,l2: a58(r85,l3))
      Pushing a42(r82,l2)
      Pushing a34(r79,l2)
      Pushing a918(r165,l2: a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8)))))))
      Pushing a913(r170,l2: a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8)))))))
      Pushing a975(r158,l2: a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))))))
      Pushing a727(r108,l2: a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6)))))
      Pushing a719(r105,l2: a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6)))))
      Pushing a604(r102,l2: a482(r102,l3: a342(r102,l4: a115(r102,l5))))
      Pushing a596(r99,l2: a474(r99,l3: a334(r99,l4: a107(r99,l5))))
      Pushing a464(r96,l2: a324(r96,l3: a89(r96,l4)))
      Pushing a456(r93,l2: a316(r93,l3: a81(r93,l4)))
      Pushing a306(r90,l2: a64(r90,l3))
      Pushing a298(r87,l2: a56(r87,l3))
      Pushing a40(r84,l2)
      Pushing a32(r81,l2)
      Pushing a831(r114,l2: a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7))))))
      Pushing a824(r111,l2: a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7))))))
      Pushing a718(r131,l2: a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6)))))
      Pushing a595(r134,l2: a473(r134,l3: a333(r134,l4: a106(r134,l5))))
      Pushing a455(r137,l2: a315(r137,l3: a80(r137,l4)))
      Pushing a297(r140,l2: a55(r140,l3))
      Pushing a31(r143,l2)
      Pushing a823(r66,l2: a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7))))))
      Pushing a28(r149,l2)(potential spill: pri=0, cost=-16)
      Pushing a917(r119,l2: a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8)))))))
      Pushing a912(r116,l2: a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8)))))))
      Pushing a974(r159,l2: a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))))))
      Pushing a971(r162,l2: a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))))))
      Pushing a612(r275,l2: a490(r275,l3: a350(r275,l4: a123(r275,l5))))(potential spill: pri=0, cost=7)
      Pushing a973(r123,l2: a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))))))
      Pushing a970(r121,l2: a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))))))
      Pushing a916(r168,l2: a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8)))))))
      Pushing a911(r173,l2: a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8)))))))
      Pushing a915(r118,l2: a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8)))))))
      Pushing a910(r115,l2: a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8)))))))
      Pushing a914(r120,l2: a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8)))))))
      Pushing a909(r117,l2: a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8)))))))
      Pushing a979(r157,l2: a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))))))(potential spill: pri=0, cost=8)
      Pushing a983(r154,l2: a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))))))(potential spill: pri=0, cost=8)
      Pushing a838(r260,l2: a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7))))))(potential spill: pri=0, cost=11)
      Pushing a981(r60,l2: a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))))))
      Pushing a977(r58,l2: a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))))))
      Pushing a982(r152,l2: a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))))))
      Pushing a978(r155,l2: a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))))))
      Pushing a984(r61,l2: a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))))))
      Pushing a980(r59,l2: a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))))))
      Pushing a972(r124,l2: a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))))))
      Pushing a969(r122,l2: a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))))))
      Pushing a908(r65,l2: a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8)))))))
      Pushing a976(r62,l2: a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))))))(potential spill: pri=0, cost=11)
      Pushing a26(r145,l2)(potential spill: pri=1, cost=19)
      Pushing a735(r261,l2: a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6)))))
      Pushing a613(r133,l2: a491(r133,l3: a351(r133,l4: a124(r133,l5))))
      Pushing a472(r136,l2: a332(r136,l3: a97(r136,l4)))
      Pushing a314(r139,l2: a72(r139,l3))
      Pushing a48(r142,l2)
      Pushing a736(r130,l2: a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6)))))
      Pushing a839(r252,l2: a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7))))))
      Pushing a840(r128,l2: a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7))))))
      Pushing a27(r148,l2)
      Pushing a968(r64,l2: a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))))))
      Pushing a919(r126,l2: a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8)))))))
      Popping a919(r126,l2: a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8)))))))  -- assign reg 3
      Popping a968(r64,l2: a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))))))  -- assign reg 6
      Popping a27(r148,l2)  -- assign reg 41
      Popping a840(r128,l2: a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7))))))  -- assign reg 42
      Popping a839(r252,l2: a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7))))))  -- assign reg 43
      Popping a736(r130,l2: a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6)))))  -- assign reg 44
      Popping a48(r142,l2)  -- (memory is more profitable 39 vs 15824) spill
      Popping a314(r139,l2: a72(r139,l3))  -- (memory is more profitable 39 vs 15800) spill
      Popping a472(r136,l2: a332(r136,l3: a97(r136,l4)))  -- (memory is more profitable 39 vs 15776) spill
      Popping a613(r133,l2: a491(r133,l3: a351(r133,l4: a124(r133,l5))))  -- (memory is more profitable 39 vs 15752) spill
      Popping a735(r261,l2: a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6)))))  -- (memory is more profitable 40 vs 15748) spill
      Popping a26(r145,l2)  -- (memory is more profitable 27 vs 15848) spill
      Popping a976(r62,l2: a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))))))  -- assign reg 6
      Popping a908(r65,l2: a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8)))))))  -- assign reg 3
      Popping a969(r122,l2: a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))))))  -- assign reg 5
      Popping a972(r124,l2: a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))))))  -- assign reg 5
      Popping a980(r59,l2: a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))))))  -- assign reg 5
      Popping a984(r61,l2: a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))))))  -- assign reg 5
      Popping a978(r155,l2: a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))))))  -- assign reg 0
      Popping a982(r152,l2: a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))))))  -- assign reg 0
      Popping a977(r58,l2: a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))))))  -- assign reg 1
      Popping a981(r60,l2: a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))))))  -- assign reg 1
      Popping a838(r260,l2: a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7))))))  -- (memory is more profitable 11 vs 15704) spill
      Popping a983(r154,l2: a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))))))  -- assign reg 2
      Popping a979(r157,l2: a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))))))  -- assign reg 2
      Popping a909(r117,l2: a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8)))))))  -- assign reg 5
      Popping a914(r120,l2: a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8)))))))  -- assign reg 5
      Popping a910(r115,l2: a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8)))))))  -- assign reg 0
      Popping a915(r118,l2: a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8)))))))  -- assign reg 0
      Popping a911(r173,l2: a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8)))))))  -- assign reg 1
      Popping a916(r168,l2: a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8)))))))  -- assign reg 1
      Popping a970(r121,l2: a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))))))  -- assign reg 0
      Popping a973(r123,l2: a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))))))  -- assign reg 0
      Popping a612(r275,l2: a490(r275,l3: a350(r275,l4: a123(r275,l5))))  -- (memory is more profitable 7 vs 15760) spill
      Popping a971(r162,l2: a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))))))  -- assign reg 5
      Popping a974(r159,l2: a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))))))  -- assign reg 5
      Popping a912(r116,l2: a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8)))))))  -- assign reg 0
      Popping a917(r119,l2: a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8)))))))  -- assign reg 0
      Popping a28(r149,l2)  -- (memory is more profitable -8 vs 15856) spill
      Popping a823(r66,l2: a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7))))))  -- assign reg 3
      Popping a31(r143,l2)  -- assign reg 3
      Popping a297(r140,l2: a55(r140,l3))  -- assign reg 3
      Popping a455(r137,l2: a315(r137,l3: a80(r137,l4)))  -- assign reg 3
      Popping a595(r134,l2: a473(r134,l3: a333(r134,l4: a106(r134,l5))))  -- assign reg 3
      Popping a718(r131,l2: a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6)))))  -- assign reg 3
      Popping a824(r111,l2: a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7))))))  -- assign reg 5
      Popping a831(r114,l2: a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7))))))  -- assign reg 5
      Popping a32(r81,l2)  -- assign reg 5
      Popping a40(r84,l2)  -- assign reg 5
      Popping a298(r87,l2: a56(r87,l3))  -- assign reg 5
      Popping a306(r90,l2: a64(r90,l3))  -- assign reg 5
      Popping a456(r93,l2: a316(r93,l3: a81(r93,l4)))  -- assign reg 5
      Popping a464(r96,l2: a324(r96,l3: a89(r96,l4)))  -- assign reg 5
      Popping a596(r99,l2: a474(r99,l3: a334(r99,l4: a107(r99,l5))))  -- assign reg 5
      Popping a604(r102,l2: a482(r102,l3: a342(r102,l4: a115(r102,l5))))  -- assign reg 5
      Popping a719(r105,l2: a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6)))))  -- assign reg 5
      Popping a727(r108,l2: a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6)))))  -- assign reg 5
      Popping a975(r158,l2: a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))))))  -- assign reg 4
      Popping a913(r170,l2: a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8)))))))  -- assign reg 5
      Popping a918(r165,l2: a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8)))))))  -- assign reg 5
      Popping a34(r79,l2)  -- assign reg 0
      Popping a42(r82,l2)  -- assign reg 0
      Popping a300(r85,l2: a58(r85,l3))  -- assign reg 0
      Popping a308(r88,l2: a66(r88,l3))  -- assign reg 0
      Popping a458(r91,l2: a318(r91,l3: a83(r91,l4)))  -- assign reg 0
      Popping a466(r94,l2: a326(r94,l3: a91(r94,l4)))  -- assign reg 0
      Popping a598(r97,l2: a476(r97,l3: a336(r97,l4: a109(r97,l5))))  -- assign reg 0
      Popping a606(r100,l2: a484(r100,l3: a344(r100,l4: a117(r100,l5))))  -- assign reg 0
      Popping a721(r103,l2: a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6)))))  -- assign reg 0
      Popping a729(r106,l2: a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6)))))  -- assign reg 0
      Popping a826(r109,l2: a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7))))))  -- assign reg 0
      Popping a830(r180,l2: a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7))))))  -- assign reg 5
      Popping a833(r112,l2: a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7))))))  -- assign reg 0
      Popping a837(r175,l2: a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7))))))  -- assign reg 5
      Popping a33(r234,l2)  -- assign reg 4
      Popping a35(r233,l2)  -- assign reg 1
      Popping a36(r80,l2)  -- assign reg 0
      Popping a37(r232,l2)  -- assign reg 0
      Popping a38(r231,l2)  -- assign reg 0
      Popping a39(r230,l2)  -- assign reg 5
      Popping a41(r229,l2)  -- assign reg 4
      Popping a43(r228,l2)  -- assign reg 1
      Popping a44(r83,l2)  -- assign reg 0
      Popping a45(r227,l2)  -- assign reg 0
      Popping a46(r226,l2)  -- assign reg 0
      Popping a47(r225,l2)  -- assign reg 5
      Popping a299(r224,l2: a57(r224,l3))  -- assign reg 4
      Popping a301(r223,l2: a59(r223,l3))  -- assign reg 1
      Popping a302(r86,l2: a60(r86,l3))  -- assign reg 0
      Popping a303(r222,l2: a61(r222,l3))  -- assign reg 0
      Popping a304(r221,l2: a62(r221,l3))  -- assign reg 0
      Popping a305(r220,l2: a63(r220,l3))  -- assign reg 5
      Popping a307(r219,l2: a65(r219,l3))  -- assign reg 4
      Popping a309(r218,l2: a67(r218,l3))  -- assign reg 1
      Popping a310(r89,l2: a68(r89,l3))  -- assign reg 0
      Popping a311(r217,l2: a69(r217,l3))  -- assign reg 0
      Popping a312(r216,l2: a70(r216,l3))  -- assign reg 0
      Popping a313(r215,l2: a71(r215,l3))  -- assign reg 5
      Popping a457(r214,l2: a317(r214,l3: a82(r214,l4)))  -- assign reg 4
      Popping a459(r213,l2: a319(r213,l3: a84(r213,l4)))  -- assign reg 1
      Popping a460(r92,l2: a320(r92,l3: a85(r92,l4)))  -- assign reg 0
      Popping a461(r212,l2: a321(r212,l3: a86(r212,l4)))  -- assign reg 0
      Popping a462(r211,l2: a322(r211,l3: a87(r211,l4)))  -- assign reg 0
      Popping a463(r210,l2: a323(r210,l3: a88(r210,l4)))  -- assign reg 5
      Popping a465(r209,l2: a325(r209,l3: a90(r209,l4)))  -- assign reg 4
      Popping a467(r208,l2: a327(r208,l3: a92(r208,l4)))  -- assign reg 1
      Popping a468(r95,l2: a328(r95,l3: a93(r95,l4)))  -- assign reg 0
      Popping a469(r207,l2: a329(r207,l3: a94(r207,l4)))  -- assign reg 0
      Popping a470(r206,l2: a330(r206,l3: a95(r206,l4)))  -- assign reg 0
      Popping a471(r205,l2: a331(r205,l3: a96(r205,l4)))  -- assign reg 5
      Popping a597(r204,l2: a475(r204,l3: a335(r204,l4: a108(r204,l5))))  -- assign reg 4
      Popping a599(r203,l2: a477(r203,l3: a337(r203,l4: a110(r203,l5))))  -- assign reg 1
      Popping a600(r98,l2: a478(r98,l3: a338(r98,l4: a111(r98,l5))))  -- assign reg 0
      Popping a601(r202,l2: a479(r202,l3: a339(r202,l4: a112(r202,l5))))  -- assign reg 0
      Popping a602(r201,l2: a480(r201,l3: a340(r201,l4: a113(r201,l5))))  -- assign reg 0
      Popping a603(r200,l2: a481(r200,l3: a341(r200,l4: a114(r200,l5))))  -- assign reg 5
      Popping a605(r199,l2: a483(r199,l3: a343(r199,l4: a116(r199,l5))))  -- assign reg 4
      Popping a607(r198,l2: a485(r198,l3: a345(r198,l4: a118(r198,l5))))  -- assign reg 1
      Popping a608(r101,l2: a486(r101,l3: a346(r101,l4: a119(r101,l5))))  -- assign reg 0
      Popping a609(r197,l2: a487(r197,l3: a347(r197,l4: a120(r197,l5))))  -- assign reg 0
      Popping a610(r196,l2: a488(r196,l3: a348(r196,l4: a121(r196,l5))))  -- assign reg 0
      Popping a611(r195,l2: a489(r195,l3: a349(r195,l4: a122(r195,l5))))  -- assign reg 5
      Popping a720(r194,l2: a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6)))))  -- assign reg 4
      Popping a722(r193,l2: a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6)))))  -- assign reg 1
      Popping a723(r104,l2: a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6)))))  -- assign reg 0
      Popping a724(r192,l2: a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6)))))  -- assign reg 0
      Popping a725(r191,l2: a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6)))))  -- assign reg 0
      Popping a726(r190,l2: a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6)))))  -- assign reg 5
      Popping a728(r189,l2: a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6)))))  -- assign reg 4
      Popping a730(r188,l2: a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6)))))  -- assign reg 1
      Popping a731(r107,l2: a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6)))))  -- assign reg 0
      Popping a732(r187,l2: a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6)))))  -- assign reg 0
      Popping a733(r186,l2: a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6)))))  -- assign reg 0
      Popping a734(r185,l2: a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6)))))  -- assign reg 5
      Popping a825(r184,l2: a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7))))))  -- assign reg 4
      Popping a827(r183,l2: a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7))))))  -- assign reg 1
      Popping a828(r110,l2: a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7))))))  -- assign reg 0
      Popping a829(r181,l2: a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7))))))  -- assign reg 0
      Popping a832(r179,l2: a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7))))))  -- assign reg 4
      Popping a834(r178,l2: a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7))))))  -- assign reg 1
      Popping a835(r113,l2: a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7))))))  -- assign reg 0
      Popping a836(r176,l2: a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7))))))  -- assign reg 0
      Popping a985(r151,l2: a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))))))  -- assign reg 4

  Loop 3 (parent 2, header bb115, depth 3)
    bbs: 115(->116:l2) 114 113 112 111 110 109 108 107 106 105 104 103 102 5(->101:l4)
    all: 49r142 50r145 51r148 52r149 53r321 54r322 55r140 56r87 57r224 58r85 59r223 60r86 61r222 62r221 63r220 64r90 65r219 66r88 67r218 68r89 69r217 70r216 71r215 72r139 315r137 316r93 317r214 318r91 319r213 320r92 321r212 322r211 323r210 324r96 325r209 326r94 327r208 328r95 329r207 330r206 331r205 332r136 473r134 474r99 475r204 476r97 477r203 478r98 479r202 480r201 481r200 482r102 483r199 484r100 485r198 486r101 487r197 488r196 489r195 490r275 491r133 614r131 615r105 616r194 617r103 618r193 619r104 620r192 621r191 622r190 623r108 624r189 625r106 626r188 627r107 628r187 629r186 630r185 631r261 632r130 737r66 738r111 739r184 740r109 741r183 742r110 743r181 744r180 745r114 746r179 747r112 748r178 749r113 750r176 751r175 752r260 753r252 754r128 841r65 842r117 843r115 844r173 845r116 846r170 847r120 848r118 849r168 850r119 851r165 852r126 920r64 921r122 922r121 923r162 924r124 925r123 926r159 927r158 928r62 929r58 930r155 931r157 932r59 933r60 934r152 935r154 936r61 937r151
    modified regnos: 58 59 60 61 62 64 65 66 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 126 128 130 131 133 134 136 137 139 140 142 151 152 154 155 157 158 159 162 165 168 170 173 175 176 178 179 180 181 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 252 260 261 275
    border: 49r142 50r145 51r148 52r149 53r321 54r322
    Pressure: GENERAL_REGS=21
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 140 of GENERAL_REGS has 2 regs less
    Reg 87 of GENERAL_REGS has 1 regs less
    Reg 90 of GENERAL_REGS has 1 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 137 of GENERAL_REGS has 2 regs less
    Reg 93 of GENERAL_REGS has 1 regs less
    Reg 96 of GENERAL_REGS has 1 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 99 of GENERAL_REGS has 1 regs less
    Reg 102 of GENERAL_REGS has 1 regs less
    Reg 275 of GENERAL_REGS has 2 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 131 of GENERAL_REGS has 2 regs less
    Reg 105 of GENERAL_REGS has 1 regs less
    Reg 108 of GENERAL_REGS has 1 regs less
    Reg 261 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 66 of GENERAL_REGS has 2 regs less
    Reg 111 of GENERAL_REGS has 1 regs less
    Reg 114 of GENERAL_REGS has 1 regs less
    Reg 260 of GENERAL_REGS has 2 regs less
    Reg 252 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 65 of GENERAL_REGS has 2 regs less
    Reg 117 of GENERAL_REGS has 1 regs less
    Reg 120 of GENERAL_REGS has 1 regs less
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 122 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 1 regs less
    Reg 62 of GENERAL_REGS has 2 regs less
    Reg 59 of GENERAL_REGS has 1 regs less
    Reg 61 of GENERAL_REGS has 1 regs less
      Pushing a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10)))))))
      Pushing a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7)))))
      Pushing a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7)))))
      Pushing a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7)))))
      Pushing a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7)))))
      Pushing a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7)))))
      Pushing a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7)))))
      Pushing a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7)))))
      Pushing a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7)))))
      Pushing a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6))))
      Pushing a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6))))
      Pushing a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6))))
      Pushing a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6))))
      Pushing a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6))))
      Pushing a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6))))
      Pushing a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6))))
      Pushing a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6))))
      Pushing a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6))))
      Pushing a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6))))
      Pushing a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6))))
      Pushing a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6))))
      Pushing a489(r195,l3: a349(r195,l4: a122(r195,l5)))
      Pushing a488(r196,l3: a348(r196,l4: a121(r196,l5)))
      Pushing a487(r197,l3: a347(r197,l4: a120(r197,l5)))
      Pushing a486(r101,l3: a346(r101,l4: a119(r101,l5)))
      Pushing a485(r198,l3: a345(r198,l4: a118(r198,l5)))
      Pushing a483(r199,l3: a343(r199,l4: a116(r199,l5)))
      Pushing a481(r200,l3: a341(r200,l4: a114(r200,l5)))
      Pushing a480(r201,l3: a340(r201,l4: a113(r201,l5)))
      Pushing a479(r202,l3: a339(r202,l4: a112(r202,l5)))
      Pushing a478(r98,l3: a338(r98,l4: a111(r98,l5)))
      Pushing a477(r203,l3: a337(r203,l4: a110(r203,l5)))
      Pushing a475(r204,l3: a335(r204,l4: a108(r204,l5)))
      Pushing a331(r205,l3: a96(r205,l4))
      Pushing a330(r206,l3: a95(r206,l4))
      Pushing a329(r207,l3: a94(r207,l4))
      Pushing a328(r95,l3: a93(r95,l4))
      Pushing a327(r208,l3: a92(r208,l4))
      Pushing a325(r209,l3: a90(r209,l4))
      Pushing a323(r210,l3: a88(r210,l4))
      Pushing a322(r211,l3: a87(r211,l4))
      Pushing a321(r212,l3: a86(r212,l4))
      Pushing a320(r92,l3: a85(r92,l4))
      Pushing a319(r213,l3: a84(r213,l4))
      Pushing a317(r214,l3: a82(r214,l4))
      Pushing a71(r215,l3)
      Pushing a70(r216,l3)
      Pushing a69(r217,l3)
      Pushing a68(r89,l3)
      Pushing a67(r218,l3)
      Pushing a65(r219,l3)
      Pushing a63(r220,l3)
      Pushing a62(r221,l3)
      Pushing a61(r222,l3)
      Pushing a60(r86,l3)
      Pushing a59(r223,l3)
      Pushing a57(r224,l3)
      Pushing a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7)))))
      Pushing a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7)))))
      Pushing a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7)))))
      Pushing a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7)))))
      Pushing a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6))))
      Pushing a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6))))
      Pushing a484(r100,l3: a344(r100,l4: a117(r100,l5)))
      Pushing a476(r97,l3: a336(r97,l4: a109(r97,l5)))
      Pushing a326(r94,l3: a91(r94,l4))
      Pushing a318(r91,l3: a83(r91,l4))
      Pushing a66(r88,l3)
      Pushing a58(r85,l3)
      Pushing a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8))))))
      Pushing a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8))))))
      Pushing a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9)))))))
      Pushing a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6))))
      Pushing a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6))))
      Pushing a482(r102,l3: a342(r102,l4: a115(r102,l5)))
      Pushing a474(r99,l3: a334(r99,l4: a107(r99,l5)))
      Pushing a324(r96,l3: a89(r96,l4))
      Pushing a316(r93,l3: a81(r93,l4))
      Pushing a64(r90,l3)
      Pushing a56(r87,l3)
      Pushing a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7)))))
      Pushing a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7)))))
      Pushing a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6))))
      Pushing a473(r134,l3: a333(r134,l4: a106(r134,l5)))
      Pushing a315(r137,l3: a80(r137,l4))
      Pushing a55(r140,l3)
      Pushing a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7)))))
      Pushing a50(r145,l3)(potential spill: pri=0, cost=-16)
      Pushing a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8))))))
      Pushing a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8))))))
      Pushing a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9)))))))
      Pushing a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9)))))))
      Pushing a52(r149,l3)(potential spill: pri=0, cost=-16)
      Pushing a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9)))))))
      Pushing a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9)))))))
      Pushing a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8))))))
      Pushing a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8))))))
      Pushing a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8))))))
      Pushing a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8))))))
      Pushing a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8))))))
      Pushing a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8))))))
      Pushing a490(r275,l3: a350(r275,l4: a123(r275,l5)))(potential spill: pri=0, cost=7)
      Pushing a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9)))))))
      Pushing a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9)))))))
      Pushing a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8))))))
      Pushing a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10)))))))(potential spill: pri=0, cost=8)
      Pushing a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10)))))))
      Pushing a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10)))))))
      Pushing a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10)))))))
      Pushing a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10)))))))(potential spill: pri=0, cost=8)
      Pushing a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10)))))))
      Pushing a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10)))))))
      Pushing a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10)))))))
      Pushing a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7)))))(potential spill: pri=0, cost=11)
      Pushing a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10)))))))
      Pushing a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6))))
      Pushing a49(r142,l3)
      Pushing a491(r133,l3: a351(r133,l4: a124(r133,l5)))
      Pushing a332(r136,l3: a97(r136,l4))
      Pushing a72(r139,l3)
      Pushing a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6))))
      Pushing a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7)))))
      Pushing a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7)))))
      Pushing a51(r148,l3)
      Pushing a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9)))))))
      Pushing a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8))))))
      Popping a852(r126,l3: a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8))))))  -- assign reg 3
      Popping a920(r64,l3: a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9)))))))  -- assign reg 6
      Popping a51(r148,l3)  -- assign reg 41
      Popping a754(r128,l3: a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7)))))  -- assign reg 42
      Popping a753(r252,l3: a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7)))))  -- assign reg 43
      Popping a632(r130,l3: a510(r130,l4: a370(r130,l5: a153(r130,l6))))  -- assign reg 44
      Popping a72(r139,l3)  -- (memory is more profitable 39 vs 15800) spill
      Popping a332(r136,l3: a97(r136,l4))  -- (memory is more profitable 39 vs 15776) spill
      Popping a491(r133,l3: a351(r133,l4: a124(r133,l5)))  -- (memory is more profitable 39 vs 15752) spill
      Popping a49(r142,l3)  -- (memory is more profitable 27 vs 15824) spill
      Popping a631(r261,l3: a509(r261,l4: a369(r261,l5: a152(r261,l6))))  -- (memory is more profitable 40 vs 15748) spill
      Popping a928(r62,l3: a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10)))))))  -- assign reg 6
      Popping a752(r260,l3: a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7)))))  -- (memory is more profitable 11 vs 15704) spill
      Popping a936(r61,l3: a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10)))))))  -- assign reg 5
      Popping a934(r152,l3: a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10)))))))  -- assign reg 0
      Popping a933(r60,l3: a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10)))))))  -- assign reg 1
      Popping a935(r154,l3: a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10)))))))  -- assign reg 2
      Popping a932(r59,l3: a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10)))))))  -- assign reg 5
      Popping a930(r155,l3: a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10)))))))  -- assign reg 0
      Popping a929(r58,l3: a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10)))))))  -- assign reg 1
      Popping a931(r157,l3: a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10)))))))  -- assign reg 2
      Popping a841(r65,l3: a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8))))))  -- assign reg 3
      Popping a921(r122,l3: a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9)))))))  -- assign reg 5
      Popping a924(r124,l3: a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9)))))))  -- assign reg 5
      Popping a490(r275,l3: a350(r275,l4: a123(r275,l5)))  -- (memory is more profitable 7 vs 15760) spill
      Popping a842(r117,l3: a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8))))))  -- assign reg 5
      Popping a847(r120,l3: a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8))))))  -- assign reg 5
      Popping a843(r115,l3: a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8))))))  -- assign reg 0
      Popping a848(r118,l3: a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8))))))  -- assign reg 0
      Popping a844(r173,l3: a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8))))))  -- assign reg 1
      Popping a849(r168,l3: a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8))))))  -- assign reg 1
      Popping a922(r121,l3: a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9)))))))  -- assign reg 0
      Popping a925(r123,l3: a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9)))))))  -- assign reg 0
      Popping a52(r149,l3)  -- (memory is more profitable -8 vs 15832) spill
      Popping a923(r162,l3: a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9)))))))  -- assign reg 5
      Popping a926(r159,l3: a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9)))))))  -- assign reg 5
      Popping a845(r116,l3: a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8))))))  -- assign reg 0
      Popping a850(r119,l3: a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8))))))  -- assign reg 0
      Popping a50(r145,l3)  -- (memory is more profitable -8 vs 15832) spill
      Popping a737(r66,l3: a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7)))))  -- assign reg 3
      Popping a55(r140,l3)  -- assign reg 3
      Popping a315(r137,l3: a80(r137,l4))  -- assign reg 3
      Popping a473(r134,l3: a333(r134,l4: a106(r134,l5)))  -- assign reg 3
      Popping a614(r131,l3: a492(r131,l4: a352(r131,l5: a135(r131,l6))))  -- assign reg 3
      Popping a738(r111,l3: a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7)))))  -- assign reg 5
      Popping a745(r114,l3: a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7)))))  -- assign reg 5
      Popping a56(r87,l3)  -- assign reg 5
      Popping a64(r90,l3)  -- assign reg 5
      Popping a316(r93,l3: a81(r93,l4))  -- assign reg 5
      Popping a324(r96,l3: a89(r96,l4))  -- assign reg 5
      Popping a474(r99,l3: a334(r99,l4: a107(r99,l5)))  -- assign reg 5
      Popping a482(r102,l3: a342(r102,l4: a115(r102,l5)))  -- assign reg 5
      Popping a615(r105,l3: a493(r105,l4: a353(r105,l5: a136(r105,l6))))  -- assign reg 5
      Popping a623(r108,l3: a501(r108,l4: a361(r108,l5: a144(r108,l6))))  -- assign reg 5
      Popping a927(r158,l3: a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9)))))))  -- assign reg 4
      Popping a846(r170,l3: a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8))))))  -- assign reg 5
      Popping a851(r165,l3: a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8))))))  -- assign reg 5
      Popping a58(r85,l3)  -- assign reg 0
      Popping a66(r88,l3)  -- assign reg 0
      Popping a318(r91,l3: a83(r91,l4))  -- assign reg 0
      Popping a326(r94,l3: a91(r94,l4))  -- assign reg 0
      Popping a476(r97,l3: a336(r97,l4: a109(r97,l5)))  -- assign reg 0
      Popping a484(r100,l3: a344(r100,l4: a117(r100,l5)))  -- assign reg 0
      Popping a617(r103,l3: a495(r103,l4: a355(r103,l5: a138(r103,l6))))  -- assign reg 0
      Popping a625(r106,l3: a503(r106,l4: a363(r106,l5: a146(r106,l6))))  -- assign reg 0
      Popping a740(r109,l3: a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7)))))  -- assign reg 0
      Popping a744(r180,l3: a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7)))))  -- assign reg 5
      Popping a747(r112,l3: a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7)))))  -- assign reg 0
      Popping a751(r175,l3: a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7)))))  -- assign reg 5
      Popping a57(r224,l3)  -- assign reg 4
      Popping a59(r223,l3)  -- assign reg 1
      Popping a60(r86,l3)  -- assign reg 0
      Popping a61(r222,l3)  -- assign reg 0
      Popping a62(r221,l3)  -- assign reg 0
      Popping a63(r220,l3)  -- assign reg 5
      Popping a65(r219,l3)  -- assign reg 4
      Popping a67(r218,l3)  -- assign reg 1
      Popping a68(r89,l3)  -- assign reg 0
      Popping a69(r217,l3)  -- assign reg 0
      Popping a70(r216,l3)  -- assign reg 0
      Popping a71(r215,l3)  -- assign reg 5
      Popping a317(r214,l3: a82(r214,l4))  -- assign reg 4
      Popping a319(r213,l3: a84(r213,l4))  -- assign reg 1
      Popping a320(r92,l3: a85(r92,l4))  -- assign reg 0
      Popping a321(r212,l3: a86(r212,l4))  -- assign reg 0
      Popping a322(r211,l3: a87(r211,l4))  -- assign reg 0
      Popping a323(r210,l3: a88(r210,l4))  -- assign reg 5
      Popping a325(r209,l3: a90(r209,l4))  -- assign reg 4
      Popping a327(r208,l3: a92(r208,l4))  -- assign reg 1
      Popping a328(r95,l3: a93(r95,l4))  -- assign reg 0
      Popping a329(r207,l3: a94(r207,l4))  -- assign reg 0
      Popping a330(r206,l3: a95(r206,l4))  -- assign reg 0
      Popping a331(r205,l3: a96(r205,l4))  -- assign reg 5
      Popping a475(r204,l3: a335(r204,l4: a108(r204,l5)))  -- assign reg 4
      Popping a477(r203,l3: a337(r203,l4: a110(r203,l5)))  -- assign reg 1
      Popping a478(r98,l3: a338(r98,l4: a111(r98,l5)))  -- assign reg 0
      Popping a479(r202,l3: a339(r202,l4: a112(r202,l5)))  -- assign reg 0
      Popping a480(r201,l3: a340(r201,l4: a113(r201,l5)))  -- assign reg 0
      Popping a481(r200,l3: a341(r200,l4: a114(r200,l5)))  -- assign reg 5
      Popping a483(r199,l3: a343(r199,l4: a116(r199,l5)))  -- assign reg 4
      Popping a485(r198,l3: a345(r198,l4: a118(r198,l5)))  -- assign reg 1
      Popping a486(r101,l3: a346(r101,l4: a119(r101,l5)))  -- assign reg 0
      Popping a487(r197,l3: a347(r197,l4: a120(r197,l5)))  -- assign reg 0
      Popping a488(r196,l3: a348(r196,l4: a121(r196,l5)))  -- assign reg 0
      Popping a489(r195,l3: a349(r195,l4: a122(r195,l5)))  -- assign reg 5
      Popping a616(r194,l3: a494(r194,l4: a354(r194,l5: a137(r194,l6))))  -- assign reg 4
      Popping a618(r193,l3: a496(r193,l4: a356(r193,l5: a139(r193,l6))))  -- assign reg 1
      Popping a619(r104,l3: a497(r104,l4: a357(r104,l5: a140(r104,l6))))  -- assign reg 0
      Popping a620(r192,l3: a498(r192,l4: a358(r192,l5: a141(r192,l6))))  -- assign reg 0
      Popping a621(r191,l3: a499(r191,l4: a359(r191,l5: a142(r191,l6))))  -- assign reg 0
      Popping a622(r190,l3: a500(r190,l4: a360(r190,l5: a143(r190,l6))))  -- assign reg 5
      Popping a624(r189,l3: a502(r189,l4: a362(r189,l5: a145(r189,l6))))  -- assign reg 4
      Popping a626(r188,l3: a504(r188,l4: a364(r188,l5: a147(r188,l6))))  -- assign reg 1
      Popping a627(r107,l3: a505(r107,l4: a365(r107,l5: a148(r107,l6))))  -- assign reg 0
      Popping a628(r187,l3: a506(r187,l4: a366(r187,l5: a149(r187,l6))))  -- assign reg 0
      Popping a629(r186,l3: a507(r186,l4: a367(r186,l5: a150(r186,l6))))  -- assign reg 0
      Popping a630(r185,l3: a508(r185,l4: a368(r185,l5: a151(r185,l6))))  -- assign reg 5
      Popping a739(r184,l3: a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7)))))  -- assign reg 4
      Popping a741(r183,l3: a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7)))))  -- assign reg 1
      Popping a742(r110,l3: a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7)))))  -- assign reg 0
      Popping a743(r181,l3: a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7)))))  -- assign reg 0
      Popping a746(r179,l3: a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7)))))  -- assign reg 4
      Popping a748(r178,l3: a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7)))))  -- assign reg 1
      Popping a749(r113,l3: a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7)))))  -- assign reg 0
      Popping a750(r176,l3: a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7)))))  -- assign reg 0
      Popping a937(r151,l3: a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10)))))))  -- assign reg 4

  Loop 4 (parent 3, header bb101, depth 4)
    bbs: 101(->102:l3) 100 99 98 97 96 95 94 93 92 91 90 89 88 6(->87:l5)
    all: 73r139 74r142 75r145 76r148 77r149 78r321 79r322 80r137 81r93 82r214 83r91 84r213 85r92 86r212 87r211 88r210 89r96 90r209 91r94 92r208 93r95 94r207 95r206 96r205 97r136 333r134 334r99 335r204 336r97 337r203 338r98 339r202 340r201 341r200 342r102 343r199 344r100 345r198 346r101 347r197 348r196 349r195 350r275 351r133 492r131 493r105 494r194 495r103 496r193 497r104 498r192 499r191 500r190 501r108 502r189 503r106 504r188 505r107 506r187 507r186 508r185 509r261 510r130 633r66 634r111 635r184 636r109 637r183 638r110 639r181 640r180 641r114 642r179 643r112 644r178 645r113 646r176 647r175 648r260 649r252 650r128 755r65 756r117 757r115 758r173 759r116 760r170 761r120 762r118 763r168 764r119 765r165 766r126 853r64 854r122 855r121 856r162 857r124 858r123 859r159 860r158 861r62 862r58 863r155 864r157 865r59 866r60 867r152 868r154 869r61 870r151
    modified regnos: 58 59 60 61 62 64 65 66 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 126 128 130 131 133 134 136 137 139 151 152 154 155 157 158 159 162 165 168 170 173 175 176 178 179 180 181 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 252 260 261 275
    border: 73r139 74r142 75r145 76r148 77r149 78r321 79r322
    Pressure: GENERAL_REGS=21
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 137 of GENERAL_REGS has 2 regs less
    Reg 93 of GENERAL_REGS has 1 regs less
    Reg 96 of GENERAL_REGS has 1 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 99 of GENERAL_REGS has 1 regs less
    Reg 102 of GENERAL_REGS has 1 regs less
    Reg 275 of GENERAL_REGS has 2 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 131 of GENERAL_REGS has 2 regs less
    Reg 105 of GENERAL_REGS has 1 regs less
    Reg 108 of GENERAL_REGS has 1 regs less
    Reg 261 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 66 of GENERAL_REGS has 2 regs less
    Reg 111 of GENERAL_REGS has 1 regs less
    Reg 114 of GENERAL_REGS has 1 regs less
    Reg 260 of GENERAL_REGS has 2 regs less
    Reg 252 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 65 of GENERAL_REGS has 2 regs less
    Reg 117 of GENERAL_REGS has 1 regs less
    Reg 120 of GENERAL_REGS has 1 regs less
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 122 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 1 regs less
    Reg 62 of GENERAL_REGS has 2 regs less
    Reg 59 of GENERAL_REGS has 1 regs less
    Reg 61 of GENERAL_REGS has 1 regs less
      Pushing a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))))
      Pushing a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7))))
      Pushing a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7))))
      Pushing a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7))))
      Pushing a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7))))
      Pushing a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7))))
      Pushing a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7))))
      Pushing a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7))))
      Pushing a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7))))
      Pushing a508(r185,l4: a368(r185,l5: a151(r185,l6)))
      Pushing a507(r186,l4: a367(r186,l5: a150(r186,l6)))
      Pushing a506(r187,l4: a366(r187,l5: a149(r187,l6)))
      Pushing a505(r107,l4: a365(r107,l5: a148(r107,l6)))
      Pushing a504(r188,l4: a364(r188,l5: a147(r188,l6)))
      Pushing a502(r189,l4: a362(r189,l5: a145(r189,l6)))
      Pushing a500(r190,l4: a360(r190,l5: a143(r190,l6)))
      Pushing a499(r191,l4: a359(r191,l5: a142(r191,l6)))
      Pushing a498(r192,l4: a358(r192,l5: a141(r192,l6)))
      Pushing a497(r104,l4: a357(r104,l5: a140(r104,l6)))
      Pushing a496(r193,l4: a356(r193,l5: a139(r193,l6)))
      Pushing a494(r194,l4: a354(r194,l5: a137(r194,l6)))
      Pushing a349(r195,l4: a122(r195,l5))
      Pushing a348(r196,l4: a121(r196,l5))
      Pushing a347(r197,l4: a120(r197,l5))
      Pushing a346(r101,l4: a119(r101,l5))
      Pushing a345(r198,l4: a118(r198,l5))
      Pushing a343(r199,l4: a116(r199,l5))
      Pushing a341(r200,l4: a114(r200,l5))
      Pushing a340(r201,l4: a113(r201,l5))
      Pushing a339(r202,l4: a112(r202,l5))
      Pushing a338(r98,l4: a111(r98,l5))
      Pushing a337(r203,l4: a110(r203,l5))
      Pushing a335(r204,l4: a108(r204,l5))
      Pushing a96(r205,l4)
      Pushing a95(r206,l4)
      Pushing a94(r207,l4)
      Pushing a93(r95,l4)
      Pushing a92(r208,l4)
      Pushing a90(r209,l4)
      Pushing a88(r210,l4)
      Pushing a87(r211,l4)
      Pushing a86(r212,l4)
      Pushing a85(r92,l4)
      Pushing a84(r213,l4)
      Pushing a82(r214,l4)
      Pushing a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7))))
      Pushing a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7))))
      Pushing a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7))))
      Pushing a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7))))
      Pushing a503(r106,l4: a363(r106,l5: a146(r106,l6)))
      Pushing a495(r103,l4: a355(r103,l5: a138(r103,l6)))
      Pushing a344(r100,l4: a117(r100,l5))
      Pushing a336(r97,l4: a109(r97,l5))
      Pushing a91(r94,l4)
      Pushing a83(r91,l4)
      Pushing a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8)))))
      Pushing a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8)))))
      Pushing a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))))
      Pushing a501(r108,l4: a361(r108,l5: a144(r108,l6)))
      Pushing a493(r105,l4: a353(r105,l5: a136(r105,l6)))
      Pushing a342(r102,l4: a115(r102,l5))
      Pushing a334(r99,l4: a107(r99,l5))
      Pushing a89(r96,l4)
      Pushing a81(r93,l4)
      Pushing a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7))))
      Pushing a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7))))
      Pushing a492(r131,l4: a352(r131,l5: a135(r131,l6)))
      Pushing a333(r134,l4: a106(r134,l5))
      Pushing a80(r137,l4)
      Pushing a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7))))
      Pushing a74(r142,l4)(potential spill: pri=0, cost=-16)
      Pushing a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8)))))
      Pushing a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8)))))
      Pushing a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))))
      Pushing a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))))
      Pushing a75(r145,l4)(potential spill: pri=0, cost=-16)
      Pushing a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))))
      Pushing a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))))
      Pushing a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8)))))
      Pushing a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8)))))
      Pushing a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8)))))
      Pushing a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8)))))
      Pushing a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8)))))
      Pushing a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8)))))
      Pushing a77(r149,l4)(potential spill: pri=0, cost=-16)
      Pushing a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))))
      Pushing a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))))
      Pushing a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8)))))
      Pushing a350(r275,l4: a123(r275,l5))(potential spill: pri=0, cost=7)
      Pushing a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))))
      Pushing a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))))
      Pushing a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))))
      Pushing a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))))
      Pushing a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))))
      Pushing a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))))
      Pushing a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))))
      Pushing a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))))
      Pushing a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))))
      Pushing a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7))))
      Pushing a509(r261,l4: a369(r261,l5: a152(r261,l6)))
      Pushing a73(r139,l4)
      Pushing a351(r133,l4: a124(r133,l5))
      Pushing a97(r136,l4)
      Pushing a510(r130,l4: a370(r130,l5: a153(r130,l6)))
      Pushing a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7))))
      Pushing a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7))))
      Pushing a76(r148,l4)
      Pushing a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))))
      Pushing a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8)))))
      Popping a766(r126,l4: a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8)))))  -- assign reg 3
      Popping a853(r64,l4: a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))))  -- assign reg 6
      Popping a76(r148,l4)  -- assign reg 41
      Popping a650(r128,l4: a528(r128,l5: a388(r128,l6: a183(r128,l7))))  -- assign reg 42
      Popping a649(r252,l4: a527(r252,l5: a387(r252,l6: a182(r252,l7))))  -- assign reg 43
      Popping a510(r130,l4: a370(r130,l5: a153(r130,l6)))  -- assign reg 44
      Popping a97(r136,l4)  -- (memory is more profitable 39 vs 15776) spill
      Popping a351(r133,l4: a124(r133,l5))  -- (memory is more profitable 39 vs 15752) spill
      Popping a73(r139,l4)  -- (memory is more profitable 27 vs 15800) spill
      Popping a509(r261,l4: a369(r261,l5: a152(r261,l6)))  -- (memory is more profitable 40 vs 15748) spill
      Popping a648(r260,l4: a526(r260,l5: a386(r260,l6: a181(r260,l7))))  -- (memory is more profitable 11 vs 15704) spill
      Popping a861(r62,l4: a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))))  -- assign reg 6
      Popping a865(r59,l4: a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))))  -- assign reg 5
      Popping a869(r61,l4: a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))))  -- assign reg 5
      Popping a863(r155,l4: a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))))  -- assign reg 0
      Popping a867(r152,l4: a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))))  -- assign reg 0
      Popping a862(r58,l4: a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))))  -- assign reg 1
      Popping a866(r60,l4: a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))))  -- assign reg 1
      Popping a864(r157,l4: a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))))  -- assign reg 2
      Popping a868(r154,l4: a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))))  -- assign reg 2
      Popping a350(r275,l4: a123(r275,l5))  -- (memory is more profitable 7 vs 15760) spill
      Popping a755(r65,l4: a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8)))))  -- assign reg 3
      Popping a854(r122,l4: a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))))  -- assign reg 5
      Popping a857(r124,l4: a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))))  -- assign reg 5
      Popping a77(r149,l4)  -- (memory is more profitable -8 vs 15808) spill
      Popping a756(r117,l4: a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8)))))  -- assign reg 5
      Popping a761(r120,l4: a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8)))))  -- assign reg 5
      Popping a757(r115,l4: a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8)))))  -- assign reg 0
      Popping a762(r118,l4: a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8)))))  -- assign reg 0
      Popping a758(r173,l4: a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8)))))  -- assign reg 1
      Popping a763(r168,l4: a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8)))))  -- assign reg 1
      Popping a855(r121,l4: a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))))  -- assign reg 0
      Popping a858(r123,l4: a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))))  -- assign reg 0
      Popping a75(r145,l4)  -- (memory is more profitable -8 vs 15808) spill
      Popping a856(r162,l4: a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))))  -- assign reg 5
      Popping a859(r159,l4: a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))))  -- assign reg 5
      Popping a759(r116,l4: a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8)))))  -- assign reg 0
      Popping a764(r119,l4: a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8)))))  -- assign reg 0
      Popping a74(r142,l4)  -- (memory is more profitable -8 vs 15808) spill
      Popping a633(r66,l4: a511(r66,l5: a371(r66,l6: a166(r66,l7))))  -- assign reg 3
      Popping a80(r137,l4)  -- assign reg 3
      Popping a333(r134,l4: a106(r134,l5))  -- assign reg 3
      Popping a492(r131,l4: a352(r131,l5: a135(r131,l6)))  -- assign reg 3
      Popping a634(r111,l4: a512(r111,l5: a372(r111,l6: a167(r111,l7))))  -- assign reg 5
      Popping a641(r114,l4: a519(r114,l5: a379(r114,l6: a174(r114,l7))))  -- assign reg 5
      Popping a81(r93,l4)  -- assign reg 5
      Popping a89(r96,l4)  -- assign reg 5
      Popping a334(r99,l4: a107(r99,l5))  -- assign reg 5
      Popping a342(r102,l4: a115(r102,l5))  -- assign reg 5
      Popping a493(r105,l4: a353(r105,l5: a136(r105,l6)))  -- assign reg 5
      Popping a501(r108,l4: a361(r108,l5: a144(r108,l6)))  -- assign reg 5
      Popping a860(r158,l4: a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))))  -- assign reg 4
      Popping a760(r170,l4: a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8)))))  -- assign reg 5
      Popping a765(r165,l4: a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8)))))  -- assign reg 5
      Popping a83(r91,l4)  -- assign reg 0
      Popping a91(r94,l4)  -- assign reg 0
      Popping a336(r97,l4: a109(r97,l5))  -- assign reg 0
      Popping a344(r100,l4: a117(r100,l5))  -- assign reg 0
      Popping a495(r103,l4: a355(r103,l5: a138(r103,l6)))  -- assign reg 0
      Popping a503(r106,l4: a363(r106,l5: a146(r106,l6)))  -- assign reg 0
      Popping a636(r109,l4: a514(r109,l5: a374(r109,l6: a169(r109,l7))))  -- assign reg 0
      Popping a640(r180,l4: a518(r180,l5: a378(r180,l6: a173(r180,l7))))  -- assign reg 5
      Popping a643(r112,l4: a521(r112,l5: a381(r112,l6: a176(r112,l7))))  -- assign reg 0
      Popping a647(r175,l4: a525(r175,l5: a385(r175,l6: a180(r175,l7))))  -- assign reg 5
      Popping a82(r214,l4)  -- assign reg 4
      Popping a84(r213,l4)  -- assign reg 1
      Popping a85(r92,l4)  -- assign reg 0
      Popping a86(r212,l4)  -- assign reg 0
      Popping a87(r211,l4)  -- assign reg 0
      Popping a88(r210,l4)  -- assign reg 5
      Popping a90(r209,l4)  -- assign reg 4
      Popping a92(r208,l4)  -- assign reg 1
      Popping a93(r95,l4)  -- assign reg 0
      Popping a94(r207,l4)  -- assign reg 0
      Popping a95(r206,l4)  -- assign reg 0
      Popping a96(r205,l4)  -- assign reg 5
      Popping a335(r204,l4: a108(r204,l5))  -- assign reg 4
      Popping a337(r203,l4: a110(r203,l5))  -- assign reg 1
      Popping a338(r98,l4: a111(r98,l5))  -- assign reg 0
      Popping a339(r202,l4: a112(r202,l5))  -- assign reg 0
      Popping a340(r201,l4: a113(r201,l5))  -- assign reg 0
      Popping a341(r200,l4: a114(r200,l5))  -- assign reg 5
      Popping a343(r199,l4: a116(r199,l5))  -- assign reg 4
      Popping a345(r198,l4: a118(r198,l5))  -- assign reg 1
      Popping a346(r101,l4: a119(r101,l5))  -- assign reg 0
      Popping a347(r197,l4: a120(r197,l5))  -- assign reg 0
      Popping a348(r196,l4: a121(r196,l5))  -- assign reg 0
      Popping a349(r195,l4: a122(r195,l5))  -- assign reg 5
      Popping a494(r194,l4: a354(r194,l5: a137(r194,l6)))  -- assign reg 4
      Popping a496(r193,l4: a356(r193,l5: a139(r193,l6)))  -- assign reg 1
      Popping a497(r104,l4: a357(r104,l5: a140(r104,l6)))  -- assign reg 0
      Popping a498(r192,l4: a358(r192,l5: a141(r192,l6)))  -- assign reg 0
      Popping a499(r191,l4: a359(r191,l5: a142(r191,l6)))  -- assign reg 0
      Popping a500(r190,l4: a360(r190,l5: a143(r190,l6)))  -- assign reg 5
      Popping a502(r189,l4: a362(r189,l5: a145(r189,l6)))  -- assign reg 4
      Popping a504(r188,l4: a364(r188,l5: a147(r188,l6)))  -- assign reg 1
      Popping a505(r107,l4: a365(r107,l5: a148(r107,l6)))  -- assign reg 0
      Popping a506(r187,l4: a366(r187,l5: a149(r187,l6)))  -- assign reg 0
      Popping a507(r186,l4: a367(r186,l5: a150(r186,l6)))  -- assign reg 0
      Popping a508(r185,l4: a368(r185,l5: a151(r185,l6)))  -- assign reg 5
      Popping a635(r184,l4: a513(r184,l5: a373(r184,l6: a168(r184,l7))))  -- assign reg 4
      Popping a637(r183,l4: a515(r183,l5: a375(r183,l6: a170(r183,l7))))  -- assign reg 1
      Popping a638(r110,l4: a516(r110,l5: a376(r110,l6: a171(r110,l7))))  -- assign reg 0
      Popping a639(r181,l4: a517(r181,l5: a377(r181,l6: a172(r181,l7))))  -- assign reg 0
      Popping a642(r179,l4: a520(r179,l5: a380(r179,l6: a175(r179,l7))))  -- assign reg 4
      Popping a644(r178,l4: a522(r178,l5: a382(r178,l6: a177(r178,l7))))  -- assign reg 1
      Popping a645(r113,l4: a523(r113,l5: a383(r113,l6: a178(r113,l7))))  -- assign reg 0
      Popping a646(r176,l4: a524(r176,l5: a384(r176,l6: a179(r176,l7))))  -- assign reg 0
      Popping a870(r151,l4: a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))))  -- assign reg 4

  Loop 5 (parent 4, header bb87, depth 5)
    bbs: 87(->88:l4) 86 85 84 83 82 81 80 79 78 77 76 75 74 7(->73:l6)
    all: 98r136 99r139 100r142 101r145 102r148 103r149 104r321 105r322 106r134 107r99 108r204 109r97 110r203 111r98 112r202 113r201 114r200 115r102 116r199 117r100 118r198 119r101 120r197 121r196 122r195 123r275 124r133 352r131 353r105 354r194 355r103 356r193 357r104 358r192 359r191 360r190 361r108 362r189 363r106 364r188 365r107 366r187 367r186 368r185 369r261 370r130 511r66 512r111 513r184 514r109 515r183 516r110 517r181 518r180 519r114 520r179 521r112 522r178 523r113 524r176 525r175 526r260 527r252 528r128 651r65 652r117 653r115 654r173 655r116 656r170 657r120 658r118 659r168 660r119 661r165 662r126 767r64 768r122 769r121 770r162 771r124 772r123 773r159 774r158 775r62 776r58 777r155 778r157 779r59 780r60 781r152 782r154 783r61 784r151
    modified regnos: 58 59 60 61 62 64 65 66 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 126 128 130 131 133 134 136 151 152 154 155 157 158 159 162 165 168 170 173 175 176 178 179 180 181 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 252 260 261 275
    border: 98r136 99r139 100r142 101r145 102r148 103r149 104r321 105r322
    Pressure: GENERAL_REGS=21
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 99 of GENERAL_REGS has 1 regs less
    Reg 102 of GENERAL_REGS has 1 regs less
    Reg 275 of GENERAL_REGS has 2 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 131 of GENERAL_REGS has 2 regs less
    Reg 105 of GENERAL_REGS has 1 regs less
    Reg 108 of GENERAL_REGS has 1 regs less
    Reg 261 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 66 of GENERAL_REGS has 2 regs less
    Reg 111 of GENERAL_REGS has 1 regs less
    Reg 114 of GENERAL_REGS has 1 regs less
    Reg 260 of GENERAL_REGS has 2 regs less
    Reg 252 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 65 of GENERAL_REGS has 2 regs less
    Reg 117 of GENERAL_REGS has 1 regs less
    Reg 120 of GENERAL_REGS has 1 regs less
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 122 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 1 regs less
    Reg 62 of GENERAL_REGS has 2 regs less
    Reg 59 of GENERAL_REGS has 1 regs less
    Reg 61 of GENERAL_REGS has 1 regs less
      Pushing a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10)))))
      Pushing a524(r176,l5: a384(r176,l6: a179(r176,l7)))
      Pushing a523(r113,l5: a383(r113,l6: a178(r113,l7)))
      Pushing a522(r178,l5: a382(r178,l6: a177(r178,l7)))
      Pushing a520(r179,l5: a380(r179,l6: a175(r179,l7)))
      Pushing a517(r181,l5: a377(r181,l6: a172(r181,l7)))
      Pushing a516(r110,l5: a376(r110,l6: a171(r110,l7)))
      Pushing a515(r183,l5: a375(r183,l6: a170(r183,l7)))
      Pushing a513(r184,l5: a373(r184,l6: a168(r184,l7)))
      Pushing a368(r185,l5: a151(r185,l6))
      Pushing a367(r186,l5: a150(r186,l6))
      Pushing a366(r187,l5: a149(r187,l6))
      Pushing a365(r107,l5: a148(r107,l6))
      Pushing a364(r188,l5: a147(r188,l6))
      Pushing a362(r189,l5: a145(r189,l6))
      Pushing a360(r190,l5: a143(r190,l6))
      Pushing a359(r191,l5: a142(r191,l6))
      Pushing a358(r192,l5: a141(r192,l6))
      Pushing a357(r104,l5: a140(r104,l6))
      Pushing a356(r193,l5: a139(r193,l6))
      Pushing a354(r194,l5: a137(r194,l6))
      Pushing a122(r195,l5)
      Pushing a121(r196,l5)
      Pushing a120(r197,l5)
      Pushing a119(r101,l5)
      Pushing a118(r198,l5)
      Pushing a116(r199,l5)
      Pushing a114(r200,l5)
      Pushing a113(r201,l5)
      Pushing a112(r202,l5)
      Pushing a111(r98,l5)
      Pushing a110(r203,l5)
      Pushing a108(r204,l5)
      Pushing a525(r175,l5: a385(r175,l6: a180(r175,l7)))
      Pushing a521(r112,l5: a381(r112,l6: a176(r112,l7)))
      Pushing a518(r180,l5: a378(r180,l6: a173(r180,l7)))
      Pushing a514(r109,l5: a374(r109,l6: a169(r109,l7)))
      Pushing a363(r106,l5: a146(r106,l6))
      Pushing a355(r103,l5: a138(r103,l6))
      Pushing a117(r100,l5)
      Pushing a109(r97,l5)
      Pushing a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8))))
      Pushing a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8))))
      Pushing a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9)))))
      Pushing a361(r108,l5: a144(r108,l6))
      Pushing a353(r105,l5: a136(r105,l6))
      Pushing a115(r102,l5)
      Pushing a107(r99,l5)
      Pushing a519(r114,l5: a379(r114,l6: a174(r114,l7)))
      Pushing a512(r111,l5: a372(r111,l6: a167(r111,l7)))
      Pushing a352(r131,l5: a135(r131,l6))
      Pushing a106(r134,l5)
      Pushing a511(r66,l5: a371(r66,l6: a166(r66,l7)))
      Pushing a99(r139,l5)(potential spill: pri=0, cost=-16)
      Pushing a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8))))
      Pushing a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8))))
      Pushing a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9)))))
      Pushing a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9)))))
      Pushing a100(r142,l5)(potential spill: pri=0, cost=-16)
      Pushing a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9)))))
      Pushing a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9)))))
      Pushing a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8))))
      Pushing a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8))))
      Pushing a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8))))
      Pushing a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8))))
      Pushing a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8))))
      Pushing a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8))))
      Pushing a101(r145,l5)(potential spill: pri=0, cost=-16)
      Pushing a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9)))))
      Pushing a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9)))))
      Pushing a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8))))
      Pushing a103(r149,l5)(potential spill: pri=0, cost=-16)
      Pushing a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10)))))
      Pushing a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10)))))
      Pushing a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10)))))
      Pushing a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10)))))
      Pushing a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10)))))
      Pushing a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10)))))
      Pushing a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10)))))
      Pushing a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10)))))
      Pushing a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10)))))
      Pushing a123(r275,l5)
      Pushing a526(r260,l5: a386(r260,l6: a181(r260,l7)))
      Pushing a369(r261,l5: a152(r261,l6))
      Pushing a98(r136,l5)
      Pushing a124(r133,l5)
      Pushing a370(r130,l5: a153(r130,l6))
      Pushing a527(r252,l5: a387(r252,l6: a182(r252,l7)))
      Pushing a528(r128,l5: a388(r128,l6: a183(r128,l7)))
      Pushing a102(r148,l5)
      Pushing a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9)))))
      Pushing a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8))))
      Popping a662(r126,l5: a540(r126,l6: a400(r126,l7: a210(r126,l8))))  -- assign reg 3
      Popping a767(r64,l5: a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9)))))  -- assign reg 6
      Popping a102(r148,l5)  -- assign reg 41
      Popping a528(r128,l5: a388(r128,l6: a183(r128,l7)))  -- assign reg 42
      Popping a527(r252,l5: a387(r252,l6: a182(r252,l7)))  -- assign reg 43
      Popping a370(r130,l5: a153(r130,l6))  -- assign reg 44
      Popping a124(r133,l5)  -- (memory is more profitable 39 vs 15752) spill
      Popping a98(r136,l5)  -- (memory is more profitable 27 vs 15776) spill
      Popping a369(r261,l5: a152(r261,l6))  -- (memory is more profitable 40 vs 15748) spill
      Popping a526(r260,l5: a386(r260,l6: a181(r260,l7)))  -- (memory is more profitable 11 vs 15704) spill
      Popping a123(r275,l5)  -- (memory is more profitable 7 vs 15760) spill
      Popping a775(r62,l5: a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10)))))  -- assign reg 6
      Popping a779(r59,l5: a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10)))))  -- assign reg 5
      Popping a783(r61,l5: a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10)))))  -- assign reg 5
      Popping a777(r155,l5: a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10)))))  -- assign reg 0
      Popping a781(r152,l5: a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10)))))  -- assign reg 0
      Popping a776(r58,l5: a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10)))))  -- assign reg 1
      Popping a780(r60,l5: a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10)))))  -- assign reg 1
      Popping a778(r157,l5: a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10)))))  -- assign reg 2
      Popping a782(r154,l5: a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10)))))  -- assign reg 2
      Popping a103(r149,l5)  -- (memory is more profitable -8 vs 15784) spill
      Popping a651(r65,l5: a529(r65,l6: a389(r65,l7: a199(r65,l8))))  -- assign reg 3
      Popping a768(r122,l5: a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9)))))  -- assign reg 5
      Popping a771(r124,l5: a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9)))))  -- assign reg 5
      Popping a101(r145,l5)  -- (memory is more profitable -8 vs 15784) spill
      Popping a652(r117,l5: a530(r117,l6: a390(r117,l7: a200(r117,l8))))  -- assign reg 5
      Popping a657(r120,l5: a535(r120,l6: a395(r120,l7: a205(r120,l8))))  -- assign reg 5
      Popping a653(r115,l5: a531(r115,l6: a391(r115,l7: a201(r115,l8))))  -- assign reg 0
      Popping a658(r118,l5: a536(r118,l6: a396(r118,l7: a206(r118,l8))))  -- assign reg 0
      Popping a654(r173,l5: a532(r173,l6: a392(r173,l7: a202(r173,l8))))  -- assign reg 1
      Popping a659(r168,l5: a537(r168,l6: a397(r168,l7: a207(r168,l8))))  -- assign reg 1
      Popping a769(r121,l5: a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9)))))  -- assign reg 0
      Popping a772(r123,l5: a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9)))))  -- assign reg 0
      Popping a100(r142,l5)  -- (memory is more profitable -8 vs 15784) spill
      Popping a770(r162,l5: a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9)))))  -- assign reg 5
      Popping a773(r159,l5: a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9)))))  -- assign reg 5
      Popping a655(r116,l5: a533(r116,l6: a393(r116,l7: a203(r116,l8))))  -- assign reg 0
      Popping a660(r119,l5: a538(r119,l6: a398(r119,l7: a208(r119,l8))))  -- assign reg 0
      Popping a99(r139,l5)  -- (memory is more profitable -8 vs 15784) spill
      Popping a511(r66,l5: a371(r66,l6: a166(r66,l7)))  -- assign reg 3
      Popping a106(r134,l5)  -- assign reg 3
      Popping a352(r131,l5: a135(r131,l6))  -- assign reg 3
      Popping a512(r111,l5: a372(r111,l6: a167(r111,l7)))  -- assign reg 5
      Popping a519(r114,l5: a379(r114,l6: a174(r114,l7)))  -- assign reg 5
      Popping a107(r99,l5)  -- assign reg 5
      Popping a115(r102,l5)  -- assign reg 5
      Popping a353(r105,l5: a136(r105,l6))  -- assign reg 5
      Popping a361(r108,l5: a144(r108,l6))  -- assign reg 5
      Popping a774(r158,l5: a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9)))))  -- assign reg 4
      Popping a656(r170,l5: a534(r170,l6: a394(r170,l7: a204(r170,l8))))  -- assign reg 5
      Popping a661(r165,l5: a539(r165,l6: a399(r165,l7: a209(r165,l8))))  -- assign reg 5
      Popping a109(r97,l5)  -- assign reg 0
      Popping a117(r100,l5)  -- assign reg 0
      Popping a355(r103,l5: a138(r103,l6))  -- assign reg 0
      Popping a363(r106,l5: a146(r106,l6))  -- assign reg 0
      Popping a514(r109,l5: a374(r109,l6: a169(r109,l7)))  -- assign reg 0
      Popping a518(r180,l5: a378(r180,l6: a173(r180,l7)))  -- assign reg 5
      Popping a521(r112,l5: a381(r112,l6: a176(r112,l7)))  -- assign reg 0
      Popping a525(r175,l5: a385(r175,l6: a180(r175,l7)))  -- assign reg 5
      Popping a108(r204,l5)  -- assign reg 4
      Popping a110(r203,l5)  -- assign reg 1
      Popping a111(r98,l5)  -- assign reg 0
      Popping a112(r202,l5)  -- assign reg 0
      Popping a113(r201,l5)  -- assign reg 0
      Popping a114(r200,l5)  -- assign reg 5
      Popping a116(r199,l5)  -- assign reg 4
      Popping a118(r198,l5)  -- assign reg 1
      Popping a119(r101,l5)  -- assign reg 0
      Popping a120(r197,l5)  -- assign reg 0
      Popping a121(r196,l5)  -- assign reg 0
      Popping a122(r195,l5)  -- assign reg 5
      Popping a354(r194,l5: a137(r194,l6))  -- assign reg 4
      Popping a356(r193,l5: a139(r193,l6))  -- assign reg 1
      Popping a357(r104,l5: a140(r104,l6))  -- assign reg 0
      Popping a358(r192,l5: a141(r192,l6))  -- assign reg 0
      Popping a359(r191,l5: a142(r191,l6))  -- assign reg 0
      Popping a360(r190,l5: a143(r190,l6))  -- assign reg 5
      Popping a362(r189,l5: a145(r189,l6))  -- assign reg 4
      Popping a364(r188,l5: a147(r188,l6))  -- assign reg 1
      Popping a365(r107,l5: a148(r107,l6))  -- assign reg 0
      Popping a366(r187,l5: a149(r187,l6))  -- assign reg 0
      Popping a367(r186,l5: a150(r186,l6))  -- assign reg 0
      Popping a368(r185,l5: a151(r185,l6))  -- assign reg 5
      Popping a513(r184,l5: a373(r184,l6: a168(r184,l7)))  -- assign reg 4
      Popping a515(r183,l5: a375(r183,l6: a170(r183,l7)))  -- assign reg 1
      Popping a516(r110,l5: a376(r110,l6: a171(r110,l7)))  -- assign reg 0
      Popping a517(r181,l5: a377(r181,l6: a172(r181,l7)))  -- assign reg 0
      Popping a520(r179,l5: a380(r179,l6: a175(r179,l7)))  -- assign reg 4
      Popping a522(r178,l5: a382(r178,l6: a177(r178,l7)))  -- assign reg 1
      Popping a523(r113,l5: a383(r113,l6: a178(r113,l7)))  -- assign reg 0
      Popping a524(r176,l5: a384(r176,l6: a179(r176,l7)))  -- assign reg 0
      Popping a784(r151,l5: a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10)))))  -- assign reg 4

  Loop 6 (parent 5, header bb73, depth 6)
    bbs: 73(->74:l5) 72 71 70 69 68 67 66 65 64 63 62 61 60 9(->10:l7) 8
    all: 125r133 126r136 127r139 128r142 129r145 130r148 131r149 132r275 133r321 134r322 135r131 136r105 137r194 138r103 139r193 140r104 141r192 142r191 143r190 144r108 145r189 146r106 147r188 148r107 149r187 150r186 151r185 152r261 153r130 371r66 372r111 373r184 374r109 375r183 376r110 377r181 378r180 379r114 380r179 381r112 382r178 383r113 384r176 385r175 386r260 387r252 388r128 529r65 530r117 531r115 532r173 533r116 534r170 535r120 536r118 537r168 538r119 539r165 540r126 663r64 664r122 665r121 666r162 667r124 668r123 669r159 670r158 671r62 672r58 673r155 674r157 675r59 676r60 677r152 678r154 679r61 680r151
    modified regnos: 58 59 60 61 62 64 65 66 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 126 128 130 131 133 151 152 154 155 157 158 159 162 165 168 170 173 175 176 178 179 180 181 183 184 185 186 187 188 189 190 191 192 193 194 252 260 261
    border: 125r133 126r136 127r139 128r142 129r145 130r148 131r149 132r275 133r321 134r322
    Pressure: GENERAL_REGS=21
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 131 of GENERAL_REGS has 2 regs less
    Reg 105 of GENERAL_REGS has 1 regs less
    Reg 108 of GENERAL_REGS has 1 regs less
    Reg 261 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 66 of GENERAL_REGS has 2 regs less
    Reg 111 of GENERAL_REGS has 1 regs less
    Reg 114 of GENERAL_REGS has 1 regs less
    Reg 260 of GENERAL_REGS has 2 regs less
    Reg 252 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 65 of GENERAL_REGS has 2 regs less
    Reg 117 of GENERAL_REGS has 1 regs less
    Reg 120 of GENERAL_REGS has 1 regs less
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 122 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 1 regs less
    Reg 62 of GENERAL_REGS has 2 regs less
    Reg 59 of GENERAL_REGS has 1 regs less
    Reg 61 of GENERAL_REGS has 1 regs less
      Pushing a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))
      Pushing a538(r119,l6: a398(r119,l7: a208(r119,l8)))
      Pushing a533(r116,l6: a393(r116,l7: a203(r116,l8)))
      Pushing a384(r176,l6: a179(r176,l7))
      Pushing a383(r113,l6: a178(r113,l7))
      Pushing a382(r178,l6: a177(r178,l7))
      Pushing a380(r179,l6: a175(r179,l7))
      Pushing a377(r181,l6: a172(r181,l7))
      Pushing a376(r110,l6: a171(r110,l7))
      Pushing a375(r183,l6: a170(r183,l7))
      Pushing a373(r184,l6: a168(r184,l7))
      Pushing a151(r185,l6)
      Pushing a150(r186,l6)
      Pushing a149(r187,l6)
      Pushing a148(r107,l6)
      Pushing a147(r188,l6)
      Pushing a145(r189,l6)
      Pushing a143(r190,l6)
      Pushing a142(r191,l6)
      Pushing a141(r192,l6)
      Pushing a140(r104,l6)
      Pushing a139(r193,l6)
      Pushing a137(r194,l6)
      Pushing a385(r175,l6: a180(r175,l7))
      Pushing a381(r112,l6: a176(r112,l7))
      Pushing a378(r180,l6: a173(r180,l7))
      Pushing a374(r109,l6: a169(r109,l7))
      Pushing a146(r106,l6)
      Pushing a138(r103,l6)
      Pushing a539(r165,l6: a399(r165,l7: a209(r165,l8)))
      Pushing a534(r170,l6: a394(r170,l7: a204(r170,l8)))
      Pushing a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))
      Pushing a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))
      Pushing a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))
      Pushing a144(r108,l6)
      Pushing a136(r105,l6)
      Pushing a379(r114,l6: a174(r114,l7))
      Pushing a372(r111,l6: a167(r111,l7))
      Pushing a135(r131,l6)
      Pushing a371(r66,l6: a166(r66,l7))
      Pushing a126(r136,l6)(potential spill: pri=0, cost=-16)
      Pushing a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))
      Pushing a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))
      Pushing a537(r168,l6: a397(r168,l7: a207(r168,l8)))
      Pushing a532(r173,l6: a392(r173,l7: a202(r173,l8)))
      Pushing a536(r118,l6: a396(r118,l7: a206(r118,l8)))
      Pushing a531(r115,l6: a391(r115,l7: a201(r115,l8)))
      Pushing a535(r120,l6: a395(r120,l7: a205(r120,l8)))
      Pushing a530(r117,l6: a390(r117,l7: a200(r117,l8)))
      Pushing a127(r139,l6)(potential spill: pri=0, cost=-16)
      Pushing a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))
      Pushing a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))
      Pushing a529(r65,l6: a389(r65,l7: a199(r65,l8)))
      Pushing a128(r142,l6)(potential spill: pri=0, cost=-16)
      Pushing a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))
      Pushing a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))
      Pushing a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))
      Pushing a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))
      Pushing a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))
      Pushing a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))
      Pushing a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))
      Pushing a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))
      Pushing a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))
      Pushing a131(r149,l6)
      Pushing a129(r145,l6)
      Pushing a386(r260,l6: a181(r260,l7))
      Pushing a152(r261,l6)
      Pushing a125(r133,l6)
      Pushing a153(r130,l6)
      Pushing a387(r252,l6: a182(r252,l7))
      Pushing a388(r128,l6: a183(r128,l7))
      Pushing a130(r148,l6)
      Pushing a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))
      Pushing a540(r126,l6: a400(r126,l7: a210(r126,l8)))
      Popping a540(r126,l6: a400(r126,l7: a210(r126,l8)))  -- assign reg 3
      Popping a663(r64,l6: a541(r64,l7: a401(r64,l8: a227(r64,l9))))  -- assign reg 6
      Popping a130(r148,l6)  -- assign reg 41
      Popping a388(r128,l6: a183(r128,l7))  -- assign reg 42
      Popping a387(r252,l6: a182(r252,l7))  -- assign reg 43
      Popping a153(r130,l6)  -- assign reg 44
      Popping a125(r133,l6)  -- (memory is more profitable 27 vs 15752) spill
      Popping a152(r261,l6)  -- (memory is more profitable 40 vs 15748) spill
      Popping a386(r260,l6: a181(r260,l7))  -- (memory is more profitable 11 vs 15704) spill
      Popping a129(r145,l6)  -- (memory is more profitable -8 vs 15760) spill
      Popping a131(r149,l6)  -- (memory is more profitable -8 vs 15760) spill
      Popping a671(r62,l6: a549(r62,l7: a409(r62,l8: a251(r62,l10))))  -- assign reg 6
      Popping a675(r59,l6: a553(r59,l7: a413(r59,l8: a255(r59,l10))))  -- assign reg 5
      Popping a679(r61,l6: a557(r61,l7: a417(r61,l8: a259(r61,l10))))  -- assign reg 5
      Popping a673(r155,l6: a551(r155,l7: a411(r155,l8: a253(r155,l10))))  -- assign reg 0
      Popping a677(r152,l6: a555(r152,l7: a415(r152,l8: a257(r152,l10))))  -- assign reg 0
      Popping a672(r58,l6: a550(r58,l7: a410(r58,l8: a252(r58,l10))))  -- assign reg 1
      Popping a676(r60,l6: a554(r60,l7: a414(r60,l8: a256(r60,l10))))  -- assign reg 1
      Popping a674(r157,l6: a552(r157,l7: a412(r157,l8: a254(r157,l10))))  -- assign reg 2
      Popping a678(r154,l6: a556(r154,l7: a416(r154,l8: a258(r154,l10))))  -- assign reg 2
      Popping a128(r142,l6)  -- (memory is more profitable -8 vs 15760) spill
      Popping a529(r65,l6: a389(r65,l7: a199(r65,l8)))  -- assign reg 3
      Popping a664(r122,l6: a542(r122,l7: a402(r122,l8: a228(r122,l9))))  -- assign reg 5
      Popping a667(r124,l6: a545(r124,l7: a405(r124,l8: a231(r124,l9))))  -- assign reg 5
      Popping a127(r139,l6)  -- (memory is more profitable -8 vs 15760) spill
      Popping a530(r117,l6: a390(r117,l7: a200(r117,l8)))  -- assign reg 5
      Popping a535(r120,l6: a395(r120,l7: a205(r120,l8)))  -- assign reg 5
      Popping a531(r115,l6: a391(r115,l7: a201(r115,l8)))  -- assign reg 0
      Popping a536(r118,l6: a396(r118,l7: a206(r118,l8)))  -- assign reg 0
      Popping a532(r173,l6: a392(r173,l7: a202(r173,l8)))  -- assign reg 1
      Popping a537(r168,l6: a397(r168,l7: a207(r168,l8)))  -- assign reg 1
      Popping a665(r121,l6: a543(r121,l7: a403(r121,l8: a229(r121,l9))))  -- assign reg 0
      Popping a668(r123,l6: a546(r123,l7: a406(r123,l8: a232(r123,l9))))  -- assign reg 0
      Popping a126(r136,l6)  -- (memory is more profitable -8 vs 15760) spill
      Popping a371(r66,l6: a166(r66,l7))  -- assign reg 3
      Popping a135(r131,l6)  -- assign reg 3
      Popping a372(r111,l6: a167(r111,l7))  -- assign reg 5
      Popping a379(r114,l6: a174(r114,l7))  -- assign reg 5
      Popping a136(r105,l6)  -- assign reg 5
      Popping a144(r108,l6)  -- assign reg 5
      Popping a666(r162,l6: a544(r162,l7: a404(r162,l8: a230(r162,l9))))  -- assign reg 5
      Popping a669(r159,l6: a547(r159,l7: a407(r159,l8: a233(r159,l9))))  -- assign reg 5
      Popping a670(r158,l6: a548(r158,l7: a408(r158,l8: a234(r158,l9))))  -- assign reg 4
      Popping a534(r170,l6: a394(r170,l7: a204(r170,l8)))  -- assign reg 5
      Popping a539(r165,l6: a399(r165,l7: a209(r165,l8)))  -- assign reg 5
      Popping a138(r103,l6)  -- assign reg 0
      Popping a146(r106,l6)  -- assign reg 0
      Popping a374(r109,l6: a169(r109,l7))  -- assign reg 0
      Popping a378(r180,l6: a173(r180,l7))  -- assign reg 5
      Popping a381(r112,l6: a176(r112,l7))  -- assign reg 0
      Popping a385(r175,l6: a180(r175,l7))  -- assign reg 5
      Popping a137(r194,l6)  -- assign reg 4
      Popping a139(r193,l6)  -- assign reg 1
      Popping a140(r104,l6)  -- assign reg 0
      Popping a141(r192,l6)  -- assign reg 0
      Popping a142(r191,l6)  -- assign reg 0
      Popping a143(r190,l6)  -- assign reg 5
      Popping a145(r189,l6)  -- assign reg 4
      Popping a147(r188,l6)  -- assign reg 1
      Popping a148(r107,l6)  -- assign reg 0
      Popping a149(r187,l6)  -- assign reg 0
      Popping a150(r186,l6)  -- assign reg 0
      Popping a151(r185,l6)  -- assign reg 5
      Popping a373(r184,l6: a168(r184,l7))  -- assign reg 4
      Popping a375(r183,l6: a170(r183,l7))  -- assign reg 1
      Popping a376(r110,l6: a171(r110,l7))  -- assign reg 0
      Popping a377(r181,l6: a172(r181,l7))  -- assign reg 0
      Popping a380(r179,l6: a175(r179,l7))  -- assign reg 4
      Popping a382(r178,l6: a177(r178,l7))  -- assign reg 1
      Popping a383(r113,l6: a178(r113,l7))  -- assign reg 0
      Popping a384(r176,l6: a179(r176,l7))  -- assign reg 0
      Popping a533(r116,l6: a393(r116,l7: a203(r116,l8)))  -- assign reg 0
      Popping a538(r119,l6: a398(r119,l7: a208(r119,l8)))  -- assign reg 0
      Popping a680(r151,l6: a558(r151,l7: a418(r151,l8: a260(r151,l10))))  -- assign reg 4

  Loop 7 (parent 6, header bb10, depth 7)
    bbs: 59 58(->60:l6) 57 56 55 54 53 52 51 50 49 48 47 46 11(->12:l8) 10
    all: 154r130 155r133 156r136 157r139 158r142 159r145 160r148 161r149 162r261 163r275 164r321 165r322 166r66 167r111 168r184 169r109 170r183 171r110 172r181 173r180 174r114 175r179 176r112 177r178 178r113 179r176 180r175 181r260 182r252 183r128 389r65 390r117 391r115 392r173 393r116 394r170 395r120 396r118 397r168 398r119 399r165 400r126 541r64 542r122 543r121 544r162 545r124 546r123 547r159 548r158 549r62 550r58 551r155 552r157 553r59 554r60 555r152 556r154 557r61 558r151
    modified regnos: 58 59 60 61 62 64 65 66 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 126 128 130 151 152 154 155 157 158 159 162 165 168 170 173 175 176 178 179 180 181 183 184 252 260
    border: 154r130 155r133 156r136 157r139 158r142 159r145 160r148 161r149 162r261 163r275 164r321 165r322
    Pressure: GENERAL_REGS=21
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 66 of GENERAL_REGS has 2 regs less
    Reg 111 of GENERAL_REGS has 1 regs less
    Reg 114 of GENERAL_REGS has 1 regs less
    Reg 260 of GENERAL_REGS has 2 regs less
    Reg 252 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 65 of GENERAL_REGS has 2 regs less
    Reg 117 of GENERAL_REGS has 1 regs less
    Reg 120 of GENERAL_REGS has 1 regs less
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 122 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 1 regs less
    Reg 62 of GENERAL_REGS has 2 regs less
    Reg 59 of GENERAL_REGS has 1 regs less
    Reg 61 of GENERAL_REGS has 1 regs less
      Pushing a558(r151,l7: a418(r151,l8: a260(r151,l10)))
      Pushing a546(r123,l7: a406(r123,l8: a232(r123,l9)))
      Pushing a543(r121,l7: a403(r121,l8: a229(r121,l9)))
      Pushing a398(r119,l7: a208(r119,l8))
      Pushing a397(r168,l7: a207(r168,l8))
      Pushing a393(r116,l7: a203(r116,l8))
      Pushing a392(r173,l7: a202(r173,l8))
      Pushing a179(r176,l7)
      Pushing a178(r113,l7)
      Pushing a177(r178,l7)
      Pushing a175(r179,l7)
      Pushing a172(r181,l7)
      Pushing a171(r110,l7)
      Pushing a170(r183,l7)
      Pushing a168(r184,l7)
      Pushing a396(r118,l7: a206(r118,l8))
      Pushing a391(r115,l7: a201(r115,l8))
      Pushing a180(r175,l7)
      Pushing a176(r112,l7)
      Pushing a173(r180,l7)
      Pushing a169(r109,l7)
      Pushing a399(r165,l7: a209(r165,l8))
      Pushing a394(r170,l7: a204(r170,l8))
      Pushing a548(r158,l7: a408(r158,l8: a234(r158,l9)))
      Pushing a547(r159,l7: a407(r159,l8: a233(r159,l9)))
      Pushing a544(r162,l7: a404(r162,l8: a230(r162,l9)))
      Pushing a174(r114,l7)
      Pushing a167(r111,l7)
      Pushing a395(r120,l7: a205(r120,l8))
      Pushing a390(r117,l7: a200(r117,l8))
      Pushing a166(r66,l7)
      Pushing a155(r133,l7)(potential spill: pri=0, cost=-16)
      Pushing a545(r124,l7: a405(r124,l8: a231(r124,l9)))
      Pushing a542(r122,l7: a402(r122,l8: a228(r122,l9)))
      Pushing a389(r65,l7: a199(r65,l8))
      Pushing a156(r136,l7)(potential spill: pri=0, cost=-16)
      Pushing a556(r154,l7: a416(r154,l8: a258(r154,l10)))
      Pushing a552(r157,l7: a412(r157,l8: a254(r157,l10)))
      Pushing a554(r60,l7: a414(r60,l8: a256(r60,l10)))
      Pushing a550(r58,l7: a410(r58,l8: a252(r58,l10)))
      Pushing a555(r152,l7: a415(r152,l8: a257(r152,l10)))
      Pushing a551(r155,l7: a411(r155,l8: a253(r155,l10)))
      Pushing a557(r61,l7: a417(r61,l8: a259(r61,l10)))
      Pushing a553(r59,l7: a413(r59,l8: a255(r59,l10)))
      Pushing a549(r62,l7: a409(r62,l8: a251(r62,l10)))
      Pushing a161(r149,l7)
      Pushing a159(r145,l7)
      Pushing a158(r142,l7)
      Pushing a157(r139,l7)
      Pushing a181(r260,l7)
      Pushing a154(r130,l7)
      Pushing a182(r252,l7)
      Pushing a183(r128,l7)
      Pushing a160(r148,l7)
      Pushing a541(r64,l7: a401(r64,l8: a227(r64,l9)))
      Pushing a400(r126,l7: a210(r126,l8))
      Popping a400(r126,l7: a210(r126,l8))  -- assign reg 3
      Popping a541(r64,l7: a401(r64,l8: a227(r64,l9)))  -- assign reg 6
      Popping a160(r148,l7)  -- assign reg 41
      Popping a183(r128,l7)  -- assign reg 42
      Popping a182(r252,l7)  -- assign reg 43
      Popping a154(r130,l7)  -- assign reg 44
      Popping a181(r260,l7)  -- (memory is more profitable 11 vs 15704) spill
      Popping a157(r139,l7)  -- (memory is more profitable -8 vs 15736) spill
      Popping a158(r142,l7)  -- (memory is more profitable -8 vs 15736) spill
      Popping a159(r145,l7)  -- (memory is more profitable -8 vs 15736) spill
      Popping a161(r149,l7)  -- (memory is more profitable -8 vs 15736) spill
      Popping a549(r62,l7: a409(r62,l8: a251(r62,l10)))  -- assign reg 6
      Popping a553(r59,l7: a413(r59,l8: a255(r59,l10)))  -- assign reg 5
      Popping a557(r61,l7: a417(r61,l8: a259(r61,l10)))  -- assign reg 5
      Popping a551(r155,l7: a411(r155,l8: a253(r155,l10)))  -- assign reg 0
      Popping a555(r152,l7: a415(r152,l8: a257(r152,l10)))  -- assign reg 0
      Popping a550(r58,l7: a410(r58,l8: a252(r58,l10)))  -- assign reg 1
      Popping a554(r60,l7: a414(r60,l8: a256(r60,l10)))  -- assign reg 1
      Popping a552(r157,l7: a412(r157,l8: a254(r157,l10)))  -- assign reg 2
      Popping a556(r154,l7: a416(r154,l8: a258(r154,l10)))  -- assign reg 2
      Popping a156(r136,l7)  -- (memory is more profitable -8 vs 15736) spill
      Popping a389(r65,l7: a199(r65,l8))  -- assign reg 3
      Popping a542(r122,l7: a402(r122,l8: a228(r122,l9)))  -- assign reg 5
      Popping a545(r124,l7: a405(r124,l8: a231(r124,l9)))  -- assign reg 5
      Popping a155(r133,l7)  -- (memory is more profitable -8 vs 15736) spill
      Popping a166(r66,l7)  -- assign reg 3
      Popping a390(r117,l7: a200(r117,l8))  -- assign reg 5
      Popping a395(r120,l7: a205(r120,l8))  -- assign reg 5
      Popping a167(r111,l7)  -- assign reg 5
      Popping a174(r114,l7)  -- assign reg 5
      Popping a544(r162,l7: a404(r162,l8: a230(r162,l9)))  -- assign reg 5
      Popping a547(r159,l7: a407(r159,l8: a233(r159,l9)))  -- assign reg 5
      Popping a548(r158,l7: a408(r158,l8: a234(r158,l9)))  -- assign reg 4
      Popping a394(r170,l7: a204(r170,l8))  -- assign reg 5
      Popping a399(r165,l7: a209(r165,l8))  -- assign reg 5
      Popping a169(r109,l7)  -- assign reg 0
      Popping a173(r180,l7)  -- assign reg 5
      Popping a176(r112,l7)  -- assign reg 0
      Popping a180(r175,l7)  -- assign reg 5
      Popping a391(r115,l7: a201(r115,l8))  -- assign reg 0
      Popping a396(r118,l7: a206(r118,l8))  -- assign reg 0
      Popping a168(r184,l7)  -- assign reg 4
      Popping a170(r183,l7)  -- assign reg 1
      Popping a171(r110,l7)  -- assign reg 0
      Popping a172(r181,l7)  -- assign reg 0
      Popping a175(r179,l7)  -- assign reg 4
      Popping a177(r178,l7)  -- assign reg 1
      Popping a178(r113,l7)  -- assign reg 0
      Popping a179(r176,l7)  -- assign reg 0
      Popping a392(r173,l7: a202(r173,l8))  -- assign reg 1
      Popping a393(r116,l7: a203(r116,l8))  -- assign reg 0
      Popping a397(r168,l7: a207(r168,l8))  -- assign reg 1
      Popping a398(r119,l7: a208(r119,l8))  -- assign reg 0
      Popping a543(r121,l7: a403(r121,l8: a229(r121,l9)))  -- assign reg 0
      Popping a546(r123,l7: a406(r123,l8: a232(r123,l9)))  -- assign reg 0
      Popping a558(r151,l7: a418(r151,l8: a260(r151,l10)))  -- assign reg 4

  Loop 8 (parent 7, header bb12, depth 8)
    bbs: 45 44(->46:l7) 43 42 41 40 39 38 37 36 35 34 33 32 13(->14:l10)(->25:l9) 12
    all: 184r128 185r130 186r133 187r136 188r139 189r142 190r145 191r148 192r149 193r252 194r260 195r261 196r275 197r321 198r322 199r65 200r117 201r115 202r173 203r116 204r170 205r120 206r118 207r168 208r119 209r165 210r126 401r64 402r122 403r121 404r162 405r124 406r123 407r159 408r158 409r62 410r58 411r155 412r157 413r59 414r60 415r152 416r154 417r61 418r151
    modified regnos: 58 59 60 61 62 64 65 115 116 117 118 119 120 121 122 123 124 126 128 151 152 154 155 157 158 159 162 165 168 170 173
    border: 184r128 185r130 186r133 187r136 188r139 189r142 190r145 191r148 192r149 193r252 194r260 195r261 196r275 197r321 198r322
    Pressure: GENERAL_REGS=21
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 65 of GENERAL_REGS has 2 regs less
    Reg 117 of GENERAL_REGS has 1 regs less
    Reg 120 of GENERAL_REGS has 1 regs less
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 122 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 1 regs less
    Reg 62 of GENERAL_REGS has 2 regs less
    Reg 59 of GENERAL_REGS has 1 regs less
    Reg 61 of GENERAL_REGS has 1 regs less
      Pushing a418(r151,l8: a260(r151,l10))
      Pushing a406(r123,l8: a232(r123,l9))
      Pushing a403(r121,l8: a229(r121,l9))
      Pushing a208(r119,l8)
      Pushing a207(r168,l8)
      Pushing a203(r116,l8)
      Pushing a202(r173,l8)
      Pushing a206(r118,l8)
      Pushing a201(r115,l8)
      Pushing a209(r165,l8)
      Pushing a204(r170,l8)
      Pushing a408(r158,l8: a234(r158,l9))
      Pushing a407(r159,l8: a233(r159,l9))
      Pushing a404(r162,l8: a230(r162,l9))
      Pushing a205(r120,l8)
      Pushing a200(r117,l8)
      Pushing a405(r124,l8: a231(r124,l9))
      Pushing a402(r122,l8: a228(r122,l9))
      Pushing a199(r65,l8)
      Pushing a186(r133,l8)(potential spill: pri=-1, cost=-32)
      Pushing a416(r154,l8: a258(r154,l10))
      Pushing a412(r157,l8: a254(r157,l10))
      Pushing a414(r60,l8: a256(r60,l10))
      Pushing a410(r58,l8: a252(r58,l10))
      Pushing a415(r152,l8: a257(r152,l10))
      Pushing a411(r155,l8: a253(r155,l10))
      Pushing a417(r61,l8: a259(r61,l10))
      Pushing a413(r59,l8: a255(r59,l10))
      Pushing a409(r62,l8: a251(r62,l10))
      Pushing a192(r149,l8)
      Pushing a190(r145,l8)
      Pushing a189(r142,l8)
      Pushing a188(r139,l8)
      Pushing a187(r136,l8)
      Pushing a185(r130,l8)
      Pushing a184(r128,l8)
      Pushing a191(r148,l8)
      Pushing a401(r64,l8: a227(r64,l9))
      Pushing a210(r126,l8)
      Popping a210(r126,l8)  -- assign reg 3
      Popping a401(r64,l8: a227(r64,l9))  -- assign reg 6
      Popping a191(r148,l8)  -- assign reg 41
      Popping a184(r128,l8)  -- assign reg 42
      Popping a185(r130,l8)  -- assign reg 44
      Popping a187(r136,l8)  -- (memory is more profitable -16 vs 15704) spill
      Popping a188(r139,l8)  -- (memory is more profitable -16 vs 15704) spill
      Popping a189(r142,l8)  -- (memory is more profitable -16 vs 15704) spill
      Popping a190(r145,l8)  -- (memory is more profitable -16 vs 15704) spill
      Popping a192(r149,l8)  -- (memory is more profitable -16 vs 15704) spill
      Popping a409(r62,l8: a251(r62,l10))  -- assign reg 6
      Popping a413(r59,l8: a255(r59,l10))  -- assign reg 5
      Popping a417(r61,l8: a259(r61,l10))  -- assign reg 5
      Popping a411(r155,l8: a253(r155,l10))  -- assign reg 0
      Popping a415(r152,l8: a257(r152,l10))  -- assign reg 0
      Popping a410(r58,l8: a252(r58,l10))  -- assign reg 1
      Popping a414(r60,l8: a256(r60,l10))  -- assign reg 1
      Popping a412(r157,l8: a254(r157,l10))  -- assign reg 2
      Popping a416(r154,l8: a258(r154,l10))  -- assign reg 2
      Popping a186(r133,l8)  -- (memory is more profitable -16 vs 15704) spill
      Popping a199(r65,l8)  -- assign reg 3
      Popping a402(r122,l8: a228(r122,l9))  -- assign reg 5
      Popping a405(r124,l8: a231(r124,l9))  -- assign reg 5
      Popping a200(r117,l8)  -- assign reg 5
      Popping a205(r120,l8)  -- assign reg 5
      Popping a404(r162,l8: a230(r162,l9))  -- assign reg 5
      Popping a407(r159,l8: a233(r159,l9))  -- assign reg 5
      Popping a408(r158,l8: a234(r158,l9))  -- assign reg 4
      Popping a204(r170,l8)  -- assign reg 5
      Popping a209(r165,l8)  -- assign reg 5
      Popping a201(r115,l8)  -- assign reg 0
      Popping a206(r118,l8)  -- assign reg 0
      Popping a202(r173,l8)  -- assign reg 1
      Popping a203(r116,l8)  -- assign reg 0
      Popping a207(r168,l8)  -- assign reg 1
      Popping a208(r119,l8)  -- assign reg 0
      Popping a403(r121,l8: a229(r121,l9))  -- assign reg 0
      Popping a406(r123,l8: a232(r123,l9))  -- assign reg 0
      Popping a418(r151,l8: a260(r151,l10))  -- assign reg 4

  Loop 9 (parent 8, header bb25, depth 9)
    bbs: 31(->32:l8) 30 29 28 27 26 25 24
    all: 211r126 212r128 213r130 214r133 215r136 216r139 217r142 218r145 219r148 220r149 221r252 222r260 223r261 224r275 225r321 226r322 227r64 228r122 229r121 230r162 231r124 232r123 233r159 234r158
    modified regnos: 64 121 122 123 124 126 158 159 162
    border: 211r126 212r128 213r130 214r133 215r136 216r139 217r142 218r145 219r148 220r149 221r252 222r260 223r261 224r275 225r321 226r322
    Pressure: GENERAL_REGS=19
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 64 of GENERAL_REGS has 2 regs less
    Reg 122 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 1 regs less
      Pushing a232(r123,l9)
      Pushing a229(r121,l9)
      Pushing a234(r158,l9)
      Pushing a233(r159,l9)
      Pushing a230(r162,l9)
      Pushing a231(r124,l9)
      Pushing a228(r122,l9)
      Pushing a214(r133,l9)(potential spill: pri=-49, cost=-688)
      Pushing a220(r149,l9)
      Pushing a218(r145,l9)
      Pushing a217(r142,l9)
      Pushing a216(r139,l9)
      Pushing a215(r136,l9)
      Pushing a213(r130,l9)
      Pushing a212(r128,l9)
      Pushing a219(r148,l9)
      Pushing a227(r64,l9)
      Pushing a211(r126,l9)
      Popping a211(r126,l9)  -- assign reg 3
      Popping a227(r64,l9)  -- assign reg 6
      Popping a219(r148,l9)  -- assign reg 41
      Popping a212(r128,l9)  -- assign reg 42
      Popping a213(r130,l9)  -- assign reg 44
      Popping a215(r136,l9)  -- (memory is more profitable -344 vs 15296) spill
      Popping a216(r139,l9)  -- (memory is more profitable -344 vs 15296) spill
      Popping a217(r142,l9)  -- (memory is more profitable -344 vs 15296) spill
      Popping a218(r145,l9)  -- (memory is more profitable -344 vs 15296) spill
      Popping a220(r149,l9)  -- (memory is more profitable -344 vs 15296) spill
      Popping a214(r133,l9)  -- (memory is more profitable -344 vs 15296) spill
      Popping a228(r122,l9)  -- assign reg 5
      Popping a231(r124,l9)  -- assign reg 5
      Popping a230(r162,l9)  -- assign reg 5
      Popping a233(r159,l9)  -- assign reg 5
      Popping a234(r158,l9)  -- assign reg 4
      Popping a229(r121,l9)  -- assign reg 0
      Popping a232(r123,l9)  -- assign reg 0

  Loop 10 (parent 8, header bb14, depth 9)
    bbs: 23 22(->32:l8) 21 20 19 18 17 16 15 14
    all: 235r126 236r128 237r130 238r133 239r136 240r139 241r142 242r145 243r148 244r149 245r252 246r260 247r261 248r275 249r321 250r322 251r62 252r58 253r155 254r157 255r59 256r60 257r152 258r154 259r61 260r151
    modified regnos: 58 59 60 61 62 126 151 152 154 155 157
    border: 235r126 236r128 237r130 238r133 239r136 240r139 241r142 242r145 243r148 244r149 245r252 246r260 247r261 248r275 249r321 250r322
    Pressure: GENERAL_REGS=21
    Reg 126 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 133 of GENERAL_REGS has 2 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 2 regs less
    Reg 62 of GENERAL_REGS has 2 regs less
    Reg 59 of GENERAL_REGS has 1 regs less
    Reg 61 of GENERAL_REGS has 1 regs less
      Pushing a260(r151,l10)
      Pushing a238(r133,l10)(potential spill: pri=0, cost=-16)
      Pushing a258(r154,l10)
      Pushing a254(r157,l10)
      Pushing a256(r60,l10)
      Pushing a252(r58,l10)
      Pushing a257(r152,l10)
      Pushing a253(r155,l10)
      Pushing a259(r61,l10)
      Pushing a255(r59,l10)
      Pushing a244(r149,l10)
      Pushing a242(r145,l10)
      Pushing a241(r142,l10)
      Pushing a240(r139,l10)
      Pushing a239(r136,l10)
      Pushing a237(r130,l10)
      Pushing a236(r128,l10)
      Pushing a243(r148,l10)
      Pushing a251(r62,l10)
      Pushing a235(r126,l10)
      Popping a235(r126,l10)  -- assign reg 3
      Popping a251(r62,l10)  -- assign reg 6
      Popping a243(r148,l10)  -- assign reg 41
      Popping a236(r128,l10)  -- assign reg 42
      Popping a237(r130,l10)  -- assign reg 44
      Popping a239(r136,l10)  -- (memory is more profitable -8 vs 32) spill
      Popping a240(r139,l10)  -- (memory is more profitable -8 vs 32) spill
      Popping a241(r142,l10)  -- (memory is more profitable -8 vs 32) spill
      Popping a242(r145,l10)  -- (memory is more profitable -8 vs 32) spill
      Popping a244(r149,l10)  -- (memory is more profitable -8 vs 32) spill
      Popping a255(r59,l10)  -- assign reg 5
      Popping a259(r61,l10)  -- assign reg 5
      Popping a253(r155,l10)  -- assign reg 0
      Popping a257(r152,l10)  -- assign reg 0
      Popping a252(r58,l10)  -- assign reg 1
      Popping a256(r60,l10)  -- assign reg 1
      Popping a254(r157,l10)  -- assign reg 2
      Popping a258(r154,l10)  -- assign reg 2
      Popping a238(r133,l10)  -- (memory is more profitable -8 vs 32) spill
      Popping a260(r151,l10)  -- assign reg 4
Disposition:
  252:r58  l10    1  255:r59  l10    5  256:r60  l10    1  259:r61  l10    5
  251:r62  l10    6  227:r64  l9     6  199:r65  l8     3  166:r66  l7     3
   11:r73  l1     0   13:r74  l1     0    9:r75  l1     5   19:r76  l1     0
   21:r77  l1     0   17:r78  l1     5   34:r79  l2     0   36:r80  l2     0
   32:r81  l2     5   42:r82  l2     0   44:r83  l2     0   40:r84  l2     5
   58:r85  l3     0   60:r86  l3     0   56:r87  l3     5   66:r88  l3     0
   68:r89  l3     0   64:r90  l3     5   83:r91  l4     0   85:r92  l4     0
   81:r93  l4     5   91:r94  l4     0   93:r95  l4     0   89:r96  l4     5
  109:r97  l5     0  111:r98  l5     0  107:r99  l5     5  117:r100 l5     0
  119:r101 l5     0  115:r102 l5     5  138:r103 l6     0  140:r104 l6     0
  136:r105 l6     5  146:r106 l6     0  148:r107 l6     0  144:r108 l6     5
  169:r109 l7     0  171:r110 l7     0  167:r111 l7     5  176:r112 l7     0
  178:r113 l7     0  174:r114 l7     5  201:r115 l8     0  203:r116 l8     0
  200:r117 l8     5  206:r118 l8     0  208:r119 l8     0  205:r120 l8     5
  229:r121 l9     0  228:r122 l9     5  232:r123 l9     0  231:r124 l9     5
  235:r126 l10    3  211:r126 l9     3  210:r126 l8     3  236:r128 l10   42
  212:r128 l9    42  184:r128 l8    42  183:r128 l7    42  237:r130 l10   44
  213:r130 l9    44  185:r130 l8    44  154:r130 l7    44  153:r130 l6    44
  135:r131 l6     3  238:r133 l10  mem  214:r133 l9   mem  186:r133 l8   mem
  155:r133 l7   mem  125:r133 l6   mem  124:r133 l5   mem  106:r134 l5     3
  239:r136 l10  mem  215:r136 l9   mem  187:r136 l8   mem  156:r136 l7   mem
  126:r136 l6   mem   98:r136 l5   mem   97:r136 l4   mem   80:r137 l4     3
  240:r139 l10  mem  216:r139 l9   mem  188:r139 l8   mem  157:r139 l7   mem
  127:r139 l6   mem   99:r139 l5   mem   73:r139 l4   mem   72:r139 l3   mem
   55:r140 l3     3  241:r142 l10  mem  217:r142 l9   mem  189:r142 l8   mem
  158:r142 l7   mem  128:r142 l6   mem  100:r142 l5   mem   74:r142 l4   mem
   49:r142 l3   mem   48:r142 l2   mem   31:r143 l2     3  242:r145 l10  mem
  218:r145 l9   mem  190:r145 l8   mem  159:r145 l7   mem  129:r145 l6   mem
  101:r145 l5   mem   75:r145 l4   mem   50:r145 l3   mem   26:r145 l2   mem
   25:r145 l1   mem    8:r146 l1     3  243:r148 l10   41  219:r148 l9    41
  191:r148 l8    41  160:r148 l7    41  130:r148 l6    41  102:r148 l5    41
   76:r148 l4    41   51:r148 l3    41   27:r148 l2    41    4:r148 l1    41
    3:r148 l0    41  244:r149 l10  mem  220:r149 l9   mem  192:r149 l8   mem
  161:r149 l7   mem  131:r149 l6   mem  103:r149 l5   mem   77:r149 l4   mem
   52:r149 l3   mem   28:r149 l2   mem    5:r149 l1   mem    2:r149 l0   mem
  260:r151 l10    4  257:r152 l10    0  258:r154 l10    2  253:r155 l10    0
  254:r157 l10    2  234:r158 l9     4  233:r159 l9     5  230:r162 l9     5
  209:r165 l8     5  207:r168 l8     1  204:r170 l8     5  202:r173 l8     1
  180:r175 l7     5  179:r176 l7     0  177:r178 l7     1  175:r179 l7     4
  173:r180 l7     5  172:r181 l7     0  170:r183 l7     1  168:r184 l7     4
  151:r185 l6     5  150:r186 l6     0  149:r187 l6     0  147:r188 l6     1
  145:r189 l6     4  143:r190 l6     5  142:r191 l6     0  141:r192 l6     0
  139:r193 l6     1  137:r194 l6     4  122:r195 l5     5  121:r196 l5     0
  120:r197 l5     0  118:r198 l5     1  116:r199 l5     4  114:r200 l5     5
  113:r201 l5     0  112:r202 l5     0  110:r203 l5     1  108:r204 l5     4
   96:r205 l4     5   95:r206 l4     0   94:r207 l4     0   92:r208 l4     1
   90:r209 l4     4   88:r210 l4     5   87:r211 l4     0   86:r212 l4     0
   84:r213 l4     1   82:r214 l4     4   71:r215 l3     5   70:r216 l3     0
   69:r217 l3     0   67:r218 l3     1   65:r219 l3     4   63:r220 l3     5
   62:r221 l3     0   61:r222 l3     0   59:r223 l3     1   57:r224 l3     4
   47:r225 l2     5   46:r226 l2     0   45:r227 l2     0   43:r228 l2     1
   41:r229 l2     4   39:r230 l2     5   38:r231 l2     0   37:r232 l2     0
   35:r233 l2     1   33:r234 l2     4   24:r235 l1     5   23:r236 l1     0
   22:r237 l1     0   20:r238 l1     1   18:r239 l1     4   16:r240 l1     5
   15:r241 l1     0   14:r242 l1     0   12:r243 l1     1   10:r244 l1     4
  245:r252 l10   43  221:r252 l9    43  193:r252 l8    43  182:r252 l7    43
  246:r260 l10  mem  222:r260 l9   mem  194:r260 l8   mem  181:r260 l7   mem
  247:r261 l10  mem  223:r261 l9   mem  195:r261 l8   mem  162:r261 l7   mem
  152:r261 l6   mem  248:r275 l10  mem  224:r275 l9   mem  196:r275 l8   mem
  163:r275 l7   mem  132:r275 l6   mem  123:r275 l5   mem  249:r321 l10  mem
  225:r321 l9   mem  197:r321 l8   mem  164:r321 l7   mem  133:r321 l6   mem
  104:r321 l5   mem   78:r321 l4   mem   53:r321 l3   mem   29:r321 l2   mem
    6:r321 l1   mem    1:r321 l0   mem  250:r322 l10  mem  226:r322 l9   mem
  198:r322 l8   mem  165:r322 l7   mem  134:r322 l6   mem  105:r322 l5   mem
   79:r322 l4   mem   54:r322 l3   mem   30:r322 l2   mem    7:r322 l1   mem
    0:r322 l0   mem
New iteration of spill/restore move
      Changing RTL for loop 1 (header bb143)
  41 vs parent 41:      Creating newreg=331 from oldreg=148
rescanning insn with uid = 1702.
deleting insn with uid = 1702.
rescanning insn with uid = 1704.
deleting insn with uid = 1704.
rescanning insn with uid = 1554.
deleting insn with uid = 1554.
rescanning insn with uid = 1557.
deleting insn with uid = 1557.
rescanning insn with uid = 1559.
deleting insn with uid = 1559.
rescanning insn with uid = 1560.
deleting insn with uid = 1560.
rescanning insn with uid = 13.
deleting insn with uid = 13.
      Changing RTL for loop 2 (header bb129)
  41 vs parent 41:      Creating newreg=332 from oldreg=331
rescanning insn with uid = 1533.
deleting insn with uid = 1533.
rescanning insn with uid = 1535.
deleting insn with uid = 1535.
rescanning insn with uid = 1385.
deleting insn with uid = 1385.
rescanning insn with uid = 1388.
deleting insn with uid = 1388.
rescanning insn with uid = 1389.
deleting insn with uid = 1389.
rescanning insn with uid = 1390.
deleting insn with uid = 1390.
rescanning insn with uid = 22.
deleting insn with uid = 22.
      Changing RTL for loop 3 (header bb115)
  41 vs parent 41:      Creating newreg=333 from oldreg=332
rescanning insn with uid = 1364.
deleting insn with uid = 1364.
rescanning insn with uid = 1366.
deleting insn with uid = 1366.
rescanning insn with uid = 1216.
deleting insn with uid = 1216.
rescanning insn with uid = 1219.
deleting insn with uid = 1219.
rescanning insn with uid = 1220.
deleting insn with uid = 1220.
rescanning insn with uid = 1221.
deleting insn with uid = 1221.
rescanning insn with uid = 30.
deleting insn with uid = 30.
      Changing RTL for loop 4 (header bb101)
  41 vs parent 41:      Creating newreg=334 from oldreg=333
rescanning insn with uid = 1195.
deleting insn with uid = 1195.
rescanning insn with uid = 1197.
deleting insn with uid = 1197.
rescanning insn with uid = 1047.
deleting insn with uid = 1047.
rescanning insn with uid = 1050.
deleting insn with uid = 1050.
rescanning insn with uid = 1051.
deleting insn with uid = 1051.
rescanning insn with uid = 1052.
deleting insn with uid = 1052.
rescanning insn with uid = 38.
deleting insn with uid = 38.
      Changing RTL for loop 5 (header bb87)
  41 vs parent 41:      Creating newreg=335 from oldreg=334
rescanning insn with uid = 1026.
deleting insn with uid = 1026.
rescanning insn with uid = 1028.
deleting insn with uid = 1028.
rescanning insn with uid = 878.
deleting insn with uid = 878.
rescanning insn with uid = 881.
deleting insn with uid = 881.
rescanning insn with uid = 882.
deleting insn with uid = 882.
rescanning insn with uid = 883.
deleting insn with uid = 883.
rescanning insn with uid = 46.
deleting insn with uid = 46.
      Changing RTL for loop 6 (header bb73)
  41 vs parent 41:      Creating newreg=336 from oldreg=335
rescanning insn with uid = 857.
deleting insn with uid = 857.
rescanning insn with uid = 859.
deleting insn with uid = 859.
rescanning insn with uid = 709.
deleting insn with uid = 709.
rescanning insn with uid = 712.
deleting insn with uid = 712.
rescanning insn with uid = 713.
deleting insn with uid = 713.
rescanning insn with uid = 714.
deleting insn with uid = 714.
rescanning insn with uid = 54.
deleting insn with uid = 54.
      Changing RTL for loop 7 (header bb10)
  44 vs parent 44:      Creating newreg=337 from oldreg=130
  41 vs parent 41:      Creating newreg=338 from oldreg=336
rescanning insn with uid = 699.
deleting insn with uid = 699.
rescanning insn with uid = 686.
deleting insn with uid = 686.
rescanning insn with uid = 687.
deleting insn with uid = 687.
rescanning insn with uid = 688.
deleting insn with uid = 688.
rescanning insn with uid = 690.
deleting insn with uid = 690.
rescanning insn with uid = 692.
deleting insn with uid = 692.
rescanning insn with uid = 616.
deleting insn with uid = 616.
rescanning insn with uid = 628.
deleting insn with uid = 628.
rescanning insn with uid = 629.
deleting insn with uid = 629.
rescanning insn with uid = 536.
deleting insn with uid = 536.
rescanning insn with uid = 537.
deleting insn with uid = 537.
rescanning insn with uid = 539.
deleting insn with uid = 539.
rescanning insn with uid = 540.
deleting insn with uid = 540.
rescanning insn with uid = 541.
deleting insn with uid = 541.
rescanning insn with uid = 542.
deleting insn with uid = 542.
rescanning insn with uid = 543.
deleting insn with uid = 543.
rescanning insn with uid = 544.
deleting insn with uid = 544.
rescanning insn with uid = 551.
deleting insn with uid = 551.
rescanning insn with uid = 563.
deleting insn with uid = 563.
rescanning insn with uid = 564.
deleting insn with uid = 564.
rescanning insn with uid = 61.
deleting insn with uid = 61.
rescanning insn with uid = 62.
deleting insn with uid = 62.
rescanning insn with uid = 63.
deleting insn with uid = 63.
      Changing RTL for loop 8 (header bb12)
  42 vs parent 42:      Creating newreg=339 from oldreg=128
  44 vs parent 44:      Creating newreg=340 from oldreg=337
  41 vs parent 41:      Creating newreg=341 from oldreg=338
rescanning insn with uid = 530.
deleting insn with uid = 530.
rescanning insn with uid = 517.
deleting insn with uid = 517.
rescanning insn with uid = 518.
deleting insn with uid = 518.
rescanning insn with uid = 519.
deleting insn with uid = 519.
rescanning insn with uid = 521.
deleting insn with uid = 521.
rescanning insn with uid = 523.
deleting insn with uid = 523.
rescanning insn with uid = 447.
deleting insn with uid = 447.
rescanning insn with uid = 459.
deleting insn with uid = 459.
rescanning insn with uid = 460.
deleting insn with uid = 460.
rescanning insn with uid = 367.
deleting insn with uid = 367.
rescanning insn with uid = 368.
deleting insn with uid = 368.
rescanning insn with uid = 370.
deleting insn with uid = 370.
rescanning insn with uid = 371.
deleting insn with uid = 371.
rescanning insn with uid = 372.
deleting insn with uid = 372.
rescanning insn with uid = 373.
deleting insn with uid = 373.
rescanning insn with uid = 374.
deleting insn with uid = 374.
rescanning insn with uid = 375.
deleting insn with uid = 375.
rescanning insn with uid = 382.
deleting insn with uid = 382.
rescanning insn with uid = 394.
deleting insn with uid = 394.
rescanning insn with uid = 395.
deleting insn with uid = 395.
rescanning insn with uid = 70.
deleting insn with uid = 70.
rescanning insn with uid = 71.
deleting insn with uid = 71.
rescanning insn with uid = 72.
deleting insn with uid = 72.
      Changing RTL for loop 9 (header bb25)
  3 vs parent 3:      Creating newreg=342 from oldreg=126
  42 vs parent 42:      Creating newreg=343 from oldreg=339
  44 vs parent 44:      Creating newreg=344 from oldreg=340
  41 vs parent 41:      Creating newreg=345 from oldreg=341
rescanning insn with uid = 352.
deleting insn with uid = 352.
rescanning insn with uid = 353.
deleting insn with uid = 353.
rescanning insn with uid = 354.
deleting insn with uid = 354.
rescanning insn with uid = 356.
deleting insn with uid = 356.
rescanning insn with uid = 358.
deleting insn with uid = 358.
rescanning insn with uid = 299.
deleting insn with uid = 299.
rescanning insn with uid = 311.
deleting insn with uid = 311.
rescanning insn with uid = 312.
deleting insn with uid = 312.
rescanning insn with uid = 231.
deleting insn with uid = 231.
rescanning insn with uid = 232.
deleting insn with uid = 232.
rescanning insn with uid = 234.
deleting insn with uid = 234.
rescanning insn with uid = 236.
deleting insn with uid = 236.
rescanning insn with uid = 237.
deleting insn with uid = 237.
rescanning insn with uid = 239.
deleting insn with uid = 239.
rescanning insn with uid = 240.
deleting insn with uid = 240.
rescanning insn with uid = 241.
deleting insn with uid = 241.
rescanning insn with uid = 242.
deleting insn with uid = 242.
rescanning insn with uid = 243.
deleting insn with uid = 243.
rescanning insn with uid = 244.
deleting insn with uid = 244.
rescanning insn with uid = 251.
deleting insn with uid = 251.
rescanning insn with uid = 263.
deleting insn with uid = 263.
rescanning insn with uid = 264.
deleting insn with uid = 264.
rescanning insn with uid = 227.
deleting insn with uid = 227.
      Changing RTL for loop 10 (header bb14)
  3 vs parent 3:      Creating newreg=346 from oldreg=126
  42 vs parent 42:      Creating newreg=347 from oldreg=339
  44 vs parent 44:      Creating newreg=348 from oldreg=340
  41 vs parent 41:      Creating newreg=349 from oldreg=341
rescanning insn with uid = 222.
deleting insn with uid = 222.
rescanning insn with uid = 209.
deleting insn with uid = 209.
rescanning insn with uid = 210.
deleting insn with uid = 210.
rescanning insn with uid = 211.
deleting insn with uid = 211.
rescanning insn with uid = 213.
deleting insn with uid = 213.
rescanning insn with uid = 215.
deleting insn with uid = 215.
rescanning insn with uid = 155.
deleting insn with uid = 155.
rescanning insn with uid = 167.
deleting insn with uid = 167.
rescanning insn with uid = 168.
deleting insn with uid = 168.
rescanning insn with uid = 83.
deleting insn with uid = 83.
rescanning insn with uid = 84.
deleting insn with uid = 84.
rescanning insn with uid = 86.
deleting insn with uid = 86.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 89.
deleting insn with uid = 89.
rescanning insn with uid = 91.
deleting insn with uid = 91.
rescanning insn with uid = 92.
deleting insn with uid = 92.
rescanning insn with uid = 93.
deleting insn with uid = 93.
rescanning insn with uid = 94.
deleting insn with uid = 94.
rescanning insn with uid = 95.
deleting insn with uid = 95.
rescanning insn with uid = 96.
deleting insn with uid = 96.
rescanning insn with uid = 103.
deleting insn with uid = 103.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 116.
deleting insn with uid = 116.
scanning new insn with uid = 2167.
scanning new insn with uid = 2168.
scanning new insn with uid = 2169.
scanning new insn with uid = 2170.
scanning new insn with uid = 2171.
scanning new insn with uid = 2189.
scanning new insn with uid = 2190.
scanning new insn with uid = 2191.
scanning new insn with uid = 2192.
scanning new insn with uid = 2193.
    Adding cp250:a3r148-a4r331
    Adding range [392..392] to allocno a3r148
    Adding range [393..393] to allocno a4r331
    Adding range [392..393] to live through  allocno a2r149
    Adding range [392..393] to live through  allocno a1r321
    Adding range [392..393] to live through  allocno a0r322
    Adding cp251:a4r331-a27r332
    Adding range [395..395] to allocno a4r331
    Adding range [396..396] to allocno a27r332
    Adding range [395..396] to live through  allocno a25r145
    Adding range [395..396] to live through  allocno a5r149
    Adding range [395..396] to live through  allocno a6r321
    Adding range [395..396] to live through  allocno a7r322
    Adding cp252:a27r332-a51r333
    Adding range [398..398] to allocno a27r332
    Adding range [399..399] to allocno a51r333
    Adding range [398..399] to live through  allocno a48r142
    Adding range [398..399] to live through  allocno a26r145
    Adding range [398..399] to live through  allocno a28r149
    Adding range [398..399] to live through  allocno a29r321
    Adding range [398..399] to live through  allocno a30r322
    Adding cp253:a51r333-a76r334
    Adding range [401..401] to allocno a51r333
    Adding range [402..402] to allocno a76r334
    Adding range [401..402] to live through  allocno a72r139
    Adding range [401..402] to live through  allocno a49r142
    Adding range [401..402] to live through  allocno a50r145
    Adding range [401..402] to live through  allocno a52r149
    Adding range [401..402] to live through  allocno a53r321
    Adding range [401..402] to live through  allocno a54r322
    Adding cp254:a76r334-a102r335
    Adding range [404..404] to allocno a76r334
    Adding range [405..405] to allocno a102r335
    Adding range [404..405] to live through  allocno a97r136
    Adding range [404..405] to live through  allocno a73r139
    Adding range [404..405] to live through  allocno a74r142
    Adding range [404..405] to live through  allocno a75r145
    Adding range [404..405] to live through  allocno a77r149
    Adding range [404..405] to live through  allocno a78r321
    Adding range [404..405] to live through  allocno a79r322
    Adding cp255:a102r335-a130r336
    Adding range [407..407] to allocno a102r335
    Adding range [408..408] to allocno a130r336
    Adding range [407..408] to live through  allocno a124r133
    Adding range [407..408] to live through  allocno a98r136
    Adding range [407..408] to live through  allocno a99r139
    Adding range [407..408] to live through  allocno a100r142
    Adding range [407..408] to live through  allocno a101r145
    Adding range [407..408] to live through  allocno a103r149
    Adding range [407..408] to live through  allocno a123r275
    Adding range [407..408] to live through  allocno a104r321
    Adding range [407..408] to live through  allocno a105r322
    Adding cp256:a153r130-a154r337
    Adding range [410..410] to allocno a153r130
    Adding cp257:a130r336-a160r338
    Adding range [410..412] to allocno a130r336
    Adding range [411..413] to allocno a154r337
    Adding range [413..413] to allocno a160r338
    Adding range [410..413] to live through  allocno a125r133
    Adding range [410..413] to live through  allocno a126r136
    Adding range [410..413] to live through  allocno a127r139
    Adding range [410..413] to live through  allocno a128r142
    Adding range [410..413] to live through  allocno a129r145
    Adding range [410..413] to live through  allocno a131r149
    Adding range [410..413] to live through  allocno a152r261
    Adding range [410..413] to live through  allocno a132r275
    Adding range [410..413] to live through  allocno a133r321
    Adding range [410..413] to live through  allocno a134r322
    Adding cp258:a183r128-a184r339
    Adding range [415..415] to allocno a183r128
    Adding cp259:a154r337-a185r340
    Adding range [415..417] to allocno a154r337
    Adding cp260:a160r338-a191r341
    Adding range [415..419] to allocno a160r338
    Adding range [416..420] to allocno a184r339
    Adding range [418..420] to allocno a185r340
    Adding range [420..420] to allocno a191r341
    Adding range [415..420] to live through  allocno a155r133
    Adding range [415..420] to live through  allocno a156r136
    Adding range [415..420] to live through  allocno a157r139
    Adding range [415..420] to live through  allocno a158r142
    Adding range [415..420] to live through  allocno a159r145
    Adding range [415..420] to live through  allocno a161r149
    Adding range [415..420] to live through  allocno a182r252
    Adding range [415..420] to live through  allocno a181r260
    Adding range [415..420] to live through  allocno a162r261
    Adding range [415..420] to live through  allocno a163r275
    Adding range [415..420] to live through  allocno a164r321
    Adding range [415..420] to live through  allocno a165r322
    Adding cp261:a210r126-a235r346
    Adding range [422..422] to allocno a210r126
    Adding cp262:a184r339-a236r347
    Adding range [422..424] to allocno a184r339
    Adding cp263:a185r340-a237r348
    Adding range [422..426] to allocno a185r340
    Adding cp264:a191r341-a243r349
    Adding range [422..428] to allocno a191r341
    Adding range [423..429] to allocno a235r346
    Adding range [425..429] to allocno a236r347
    Adding range [427..429] to allocno a237r348
    Adding range [429..429] to allocno a243r349
    Adding range [422..429] to live through  allocno a186r133
    Adding range [422..429] to live through  allocno a187r136
    Adding range [422..429] to live through  allocno a188r139
    Adding range [422..429] to live through  allocno a189r142
    Adding range [422..429] to live through  allocno a190r145
    Adding range [422..429] to live through  allocno a192r149
    Adding range [422..429] to live through  allocno a193r252
    Adding range [422..429] to live through  allocno a194r260
    Adding range [422..429] to live through  allocno a195r261
    Adding range [422..429] to live through  allocno a196r275
    Adding range [422..429] to live through  allocno a197r321
    Adding range [422..429] to live through  allocno a198r322
    Adding cp265:a210r126-a211r342
    Adding range [431..431] to allocno a210r126
    Adding cp266:a184r339-a212r343
    Adding range [431..433] to allocno a184r339
    Adding cp267:a185r340-a213r344
    Adding range [431..435] to allocno a185r340
    Adding cp268:a191r341-a219r345
    Adding range [431..437] to allocno a191r341
    Adding range [432..438] to allocno a211r342
    Adding range [434..438] to allocno a212r343
    Adding range [436..438] to allocno a213r344
    Adding range [438..438] to allocno a219r345
    Adding range [431..438] to live through  allocno a186r133
    Adding range [431..438] to live through  allocno a187r136
    Adding range [431..438] to live through  allocno a188r139
    Adding range [431..438] to live through  allocno a189r142
    Adding range [431..438] to live through  allocno a190r145
    Adding range [431..438] to live through  allocno a192r149
    Adding range [431..438] to live through  allocno a193r252
    Adding range [431..438] to live through  allocno a194r260
    Adding range [431..438] to live through  allocno a195r261
    Adding range [431..438] to live through  allocno a196r275
    Adding range [431..438] to live through  allocno a197r321
    Adding range [431..438] to live through  allocno a198r322
    Adding cp269:a184r339-a236r347
    Adding range [440..440] to allocno a236r347
    Adding cp270:a185r340-a237r348
    Adding range [440..442] to allocno a237r348
    Adding cp271:a191r341-a243r349
    Adding range [440..444] to allocno a243r349
    Adding range [441..445] to allocno a184r339
    Adding range [443..445] to allocno a185r340
    Adding range [445..445] to allocno a191r341
    Adding range [440..445] to live through  allocno a238r133
    Adding range [440..445] to live through  allocno a239r136
    Adding range [440..445] to live through  allocno a240r139
    Adding range [440..445] to live through  allocno a241r142
    Adding range [440..445] to live through  allocno a242r145
    Adding range [440..445] to live through  allocno a244r149
    Adding range [440..445] to live through  allocno a245r252
    Adding range [440..445] to live through  allocno a246r260
    Adding range [440..445] to live through  allocno a247r261
    Adding range [440..445] to live through  allocno a248r275
    Adding range [440..445] to live through  allocno a249r321
    Adding range [440..445] to live through  allocno a250r322
    Adding cp272:a184r339-a212r343
    Adding range [447..447] to allocno a212r343
    Adding cp273:a185r340-a213r344
    Adding range [447..449] to allocno a213r344
    Adding cp274:a191r341-a219r345
    Adding range [447..451] to allocno a219r345
    Adding range [448..452] to allocno a184r339
    Adding range [450..452] to allocno a185r340
    Adding range [452..452] to allocno a191r341
    Adding range [447..452] to live through  allocno a214r133
    Adding range [447..452] to live through  allocno a215r136
    Adding range [447..452] to live through  allocno a216r139
    Adding range [447..452] to live through  allocno a217r142
    Adding range [447..452] to live through  allocno a218r145
    Adding range [447..452] to live through  allocno a220r149
    Adding range [447..452] to live through  allocno a221r252
    Adding range [447..452] to live through  allocno a222r260
    Adding range [447..452] to live through  allocno a223r261
    Adding range [447..452] to live through  allocno a224r275
    Adding range [447..452] to live through  allocno a225r321
    Adding range [447..452] to live through  allocno a226r322
    Adding cp275:a154r337-a185r340
    Adding range [454..454] to allocno a185r340
    Adding cp276:a160r338-a191r341
    Adding range [454..456] to allocno a191r341
    Adding range [455..457] to allocno a154r337
    Adding range [457..457] to allocno a160r338
    Adding range [454..457] to live through  allocno a186r133
    Adding range [454..457] to live through  allocno a187r136
    Adding range [454..457] to live through  allocno a188r139
    Adding range [454..457] to live through  allocno a189r142
    Adding range [454..457] to live through  allocno a190r145
    Adding range [454..457] to live through  allocno a192r149
    Adding range [454..457] to live through  allocno a195r261
    Adding range [454..457] to live through  allocno a196r275
    Adding range [454..457] to live through  allocno a197r321
    Adding range [454..457] to live through  allocno a198r322
    Adding cp277:a130r336-a160r338
    Adding range [459..459] to allocno a160r338
    Adding range [460..460] to allocno a130r336
    Adding range [459..460] to live through  allocno a155r133
    Adding range [459..460] to live through  allocno a156r136
    Adding range [459..460] to live through  allocno a157r139
    Adding range [459..460] to live through  allocno a158r142
    Adding range [459..460] to live through  allocno a159r145
    Adding range [459..460] to live through  allocno a161r149
    Adding range [459..460] to live through  allocno a163r275
    Adding range [459..460] to live through  allocno a164r321
    Adding range [459..460] to live through  allocno a165r322
    Adding cp278:a102r335-a130r336
    Adding range [462..462] to allocno a130r336
    Adding range [463..463] to allocno a102r335
    Adding range [462..463] to live through  allocno a98r136
    Adding range [462..463] to live through  allocno a99r139
    Adding range [462..463] to live through  allocno a100r142
    Adding range [462..463] to live through  allocno a101r145
    Adding range [462..463] to live through  allocno a103r149
    Adding range [462..463] to live through  allocno a104r321
    Adding range [462..463] to live through  allocno a105r322
    Adding cp279:a76r334-a102r335
    Adding range [465..465] to allocno a102r335
    Adding range [466..466] to allocno a76r334
    Adding range [465..466] to live through  allocno a73r139
    Adding range [465..466] to live through  allocno a74r142
    Adding range [465..466] to live through  allocno a75r145
    Adding range [465..466] to live through  allocno a77r149
    Adding range [465..466] to live through  allocno a78r321
    Adding range [465..466] to live through  allocno a79r322
    Adding cp280:a51r333-a76r334
    Adding range [468..468] to allocno a76r334
    Adding range [469..469] to allocno a51r333
    Adding range [468..469] to live through  allocno a49r142
    Adding range [468..469] to live through  allocno a50r145
    Adding range [468..469] to live through  allocno a52r149
    Adding range [468..469] to live through  allocno a53r321
    Adding range [468..469] to live through  allocno a54r322
    Adding cp281:a27r332-a51r333
    Adding range [471..471] to allocno a51r333
    Adding range [472..472] to allocno a27r332
    Adding range [471..472] to live through  allocno a26r145
    Adding range [471..472] to live through  allocno a28r149
    Adding range [471..472] to live through  allocno a29r321
    Adding range [471..472] to live through  allocno a30r322
    Adding cp282:a4r331-a27r332
    Adding range [474..474] to allocno a27r332
    Adding range [475..475] to allocno a4r331
    Adding range [474..475] to live through  allocno a5r149
    Adding range [474..475] to live through  allocno a6r321
    Adding range [474..475] to live through  allocno a7r322
scanning new insn with uid = 2161.
scanning new insn with uid = 2162.
scanning new insn with uid = 2163.
scanning new insn with uid = 2164.
scanning new insn with uid = 2165.
scanning new insn with uid = 2166.
changing bb of uid 2194
  unscanned insn
scanning new insn with uid = 2172.
scanning new insn with uid = 2173.
scanning new insn with uid = 2174.
scanning new insn with uid = 2175.
scanning new insn with uid = 2195.
changing bb of uid 2197
  unscanned insn
verify found no changes in insn with uid = 80.
Edge 13->25 redirected to 145
scanning new insn with uid = 2176.
scanning new insn with uid = 2177.
scanning new insn with uid = 2178.
scanning new insn with uid = 2179.
changing bb of uid 2199
  unscanned insn
scanning new insn with uid = 2200.
changing bb of uid 2202
  unscanned insn
verify found no changes in insn with uid = 220.
Edge 22->32 redirected to 147
scanning new insn with uid = 2180.
scanning new insn with uid = 2181.
scanning new insn with uid = 2182.
scanning new insn with uid = 2183.
scanning new insn with uid = 2184.
scanning new insn with uid = 2185.
changing bb of uid 2204
  unscanned insn
verify found no changes in insn with uid = 528.
Edge 44->46 redirected to 148
scanning new insn with uid = 2186.
scanning new insn with uid = 2187.
changing bb of uid 2206
  unscanned insn
verify found no changes in insn with uid = 697.
Edge 58->60 redirected to 149
scanning new insn with uid = 2188.
    New r331: setting preferred DIREG, alternative GENERAL_REGS
    New r332: setting preferred DIREG, alternative GENERAL_REGS
    New r333: setting preferred DIREG, alternative GENERAL_REGS
    New r334: setting preferred DIREG, alternative GENERAL_REGS
    New r335: setting preferred DIREG, alternative GENERAL_REGS
    New r336: setting preferred DIREG, alternative GENERAL_REGS
    New r337: setting preferred DIREG, alternative GENERAL_REGS
    New r338: setting preferred DIREG, alternative GENERAL_REGS
    New r339: setting preferred DIREG, alternative GENERAL_REGS
    New r340: setting preferred DIREG, alternative GENERAL_REGS
    New r341: setting preferred DIREG, alternative GENERAL_REGS
    New r342: setting preferred DIREG, alternative GENERAL_REGS
    New r343: setting preferred DIREG, alternative GENERAL_REGS
    New r344: setting preferred DIREG, alternative GENERAL_REGS
    New r345: setting preferred DIREG, alternative GENERAL_REGS
    New r346: setting preferred DIREG, alternative GENERAL_REGS
    New r347: setting preferred DIREG, alternative GENERAL_REGS
    New r348: setting preferred DIREG, alternative GENERAL_REGS
    New r349: setting preferred DIREG, alternative GENERAL_REGS
Flattening IR
      Moving ranges of a250r322 to a198r322:  [440..445] [363..390]
      Moving ranges of a226r322 to a198r322:  [447..452] [343..362]
      Moving ranges of a198r322 to a165r322:  [454..457] [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a165r322 to a134r322:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [270..390]
      Moving ranges of a134r322 to a105r322:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [226..390]
      Moving ranges of a105r322 to a79r322:  [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [181..390]
      Moving ranges of a79r322 to a54r322:  [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [137..390]
      Moving ranges of a54r322 to a30r322:  [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [93..390]
      Moving ranges of a30r322 to a7r322:  [471..472] [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [398..399] [49..390]
      Moving ranges of a7r322 to a0r322:  [474..475] [471..472] [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [398..399] [395..396] [5..390]
      Moving ranges of a249r321 to a197r321:  [440..445] [363..390]
      Moving ranges of a225r321 to a197r321:  [447..452] [343..362]
      Moving ranges of a197r321 to a164r321:  [454..457] [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a164r321 to a133r321:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [270..390]
      Moving ranges of a133r321 to a104r321:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [226..390]
      Moving ranges of a104r321 to a78r321:  [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [181..390]
      Moving ranges of a78r321 to a53r321:  [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [137..390]
      Moving ranges of a53r321 to a29r321:  [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [93..390]
      Moving ranges of a29r321 to a6r321:  [471..472] [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [398..399] [49..390]
      Moving ranges of a6r321 to a1r321:  [474..475] [471..472] [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [398..399] [395..396] [5..390]
      Moving ranges of a248r275 to a196r275:  [440..445] [363..390]
      Moving ranges of a224r275 to a196r275:  [447..452] [343..362]
      Moving ranges of a196r275 to a163r275:  [454..457] [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a163r275 to a132r275:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [270..390]
      Moving ranges of a132r275 to a123r275:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [226..390]
      Moving ranges of a247r261 to a195r261:  [440..445] [363..390]
      Moving ranges of a223r261 to a195r261:  [447..452] [343..362]
      Moving ranges of a195r261 to a162r261:  [454..457] [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a162r261 to a152r261:  [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [270..390]
      Moving ranges of a246r260 to a194r260:  [440..445] [363..390]
      Moving ranges of a222r260 to a194r260:  [447..452] [343..362]
      Moving ranges of a194r260 to a181r260:  [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a245r252 to a193r252:  [440..445] [363..390]
      Moving ranges of a221r252 to a193r252:  [447..452] [343..362]
      Moving ranges of a193r252 to a182r252:  [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a244r149 to a192r149:  [440..445] [363..390]
      Moving ranges of a220r149 to a192r149:  [447..452] [343..362]
      Moving ranges of a192r149 to a161r149:  [454..457] [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a161r149 to a131r149:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [270..390]
      Moving ranges of a131r149 to a103r149:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [226..390]
      Moving ranges of a103r149 to a77r149:  [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [181..390]
      Moving ranges of a77r149 to a52r149:  [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [137..390]
      Moving ranges of a52r149 to a28r149:  [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [93..390]
      Moving ranges of a28r149 to a5r149:  [471..472] [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [398..399] [49..390]
      Moving ranges of a5r149 to a2r149:  [474..475] [471..472] [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [398..399] [395..396] [8..390] [5..6]
      Moving ranges of a242r145 to a190r145:  [440..445] [363..390]
      Moving ranges of a218r145 to a190r145:  [447..452] [343..362]
      Moving ranges of a190r145 to a159r145:  [454..457] [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a159r145 to a129r145:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [270..390]
      Moving ranges of a129r145 to a101r145:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [226..390]
      Moving ranges of a101r145 to a75r145:  [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [181..390]
      Moving ranges of a75r145 to a50r145:  [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [137..390]
      Moving ranges of a50r145 to a26r145:  [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [93..390]
      Moving ranges of a26r145 to a25r145:  [471..472] [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [398..399] [52..390] [49..50]
      Moving ranges of a241r142 to a189r142:  [440..445] [363..390]
      Moving ranges of a217r142 to a189r142:  [447..452] [343..362]
      Moving ranges of a189r142 to a158r142:  [454..457] [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a158r142 to a128r142:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [270..390]
      Moving ranges of a128r142 to a100r142:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [226..390]
      Moving ranges of a100r142 to a74r142:  [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [181..390]
      Moving ranges of a74r142 to a49r142:  [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [137..390]
      Moving ranges of a49r142 to a48r142:  [468..469] [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [401..402] [96..390] [93..94]
      Moving ranges of a240r139 to a188r139:  [440..445] [363..390]
      Moving ranges of a216r139 to a188r139:  [447..452] [343..362]
      Moving ranges of a188r139 to a157r139:  [454..457] [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a157r139 to a127r139:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [270..390]
      Moving ranges of a127r139 to a99r139:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [226..390]
      Moving ranges of a99r139 to a73r139:  [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [181..390]
      Moving ranges of a73r139 to a72r139:  [465..466] [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [404..405] [140..390] [137..138]
      Moving ranges of a239r136 to a187r136:  [440..445] [363..390]
      Moving ranges of a215r136 to a187r136:  [447..452] [343..362]
      Moving ranges of a187r136 to a156r136:  [454..457] [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a156r136 to a126r136:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [270..390]
      Moving ranges of a126r136 to a98r136:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [226..390]
      Moving ranges of a98r136 to a97r136:  [462..463] [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [407..408] [184..390] [181..182]
      Moving ranges of a238r133 to a186r133:  [440..445] [363..390]
      Moving ranges of a214r133 to a186r133:  [447..452] [343..362]
      Moving ranges of a186r133 to a155r133:  [454..457] [447..452] [440..445] [431..438] [422..429] [311..390]
      Moving ranges of a155r133 to a125r133:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [270..390]
      Moving ranges of a125r133 to a124r133:  [459..460] [454..457] [447..452] [440..445] [431..438] [422..429] [415..420] [410..413] [229..390] [226..227]
      Remove cp46:c266r74-c267r242
      Remove cp47:c264r73-c266r74
      Remove cp48:c262r75-c269r240
      Remove cp49:c274r77-c275r237
      Remove cp50:c272r76-c274r77
      Remove cp51:c270r78-c277r235
      Remove cp52:c284r80-c285r232
      Remove cp53:c282r79-c284r80
      Remove cp54:c280r81-c287r230
      Remove cp55:c292r83-c293r227
      Remove cp56:c290r82-c292r83
      Remove cp57:c288r84-c295r225
      Remove cp58:c302r86-c303r222
      Remove cp59:c300r85-c302r86
      Remove cp60:c298r87-c305r220
      Remove cp61:c310r89-c311r217
      Remove cp62:c308r88-c310r89
      Remove cp63:c306r90-c313r215
      Remove cp64:c320r92-c321r212
      Remove cp65:c318r91-c320r92
      Remove cp66:c316r93-c323r210
      Remove cp67:c328r95-c329r207
      Remove cp68:c326r94-c328r95
      Remove cp69:c324r96-c331r205
      Remove cp70:c338r98-c339r202
      Remove cp71:c336r97-c338r98
      Remove cp72:c334r99-c341r200
      Remove cp73:c346r101-c347r197
      Remove cp74:c344r100-c346r101
      Remove cp75:c342r102-c349r195
      Remove cp76:c357r104-c358r192
      Remove cp77:c355r103-c357r104
      Remove cp78:c353r105-c360r190
      Remove cp79:c365r107-c366r187
      Remove cp80:c363r106-c365r107
      Remove cp81:c361r108-c368r185
      Remove cp82:c374r109-c376r110
      Remove cp83:c372r111-c378r180
      Remove cp84:c381r112-c383r113
      Remove cp85:c379r114-c385r175
      Remove cp86:c391r115-c393r116
      Remove cp87:c390r117-c394r170
      Remove cp88:c396r118-c398r119
      Remove cp89:c395r120-c399r165
      Remove cp90:c402r122-c404r162
      Remove cp91:c405r124-c407r159
      Remove cp92:c424r80-c425r232
      Remove cp93:c422r79-c424r80
      Remove cp94:c420r81-c427r230
      Remove cp95:c432r83-c433r227
      Remove cp96:c430r82-c432r83
      Remove cp97:c428r84-c435r225
      Remove cp98:c442r86-c443r222
      Remove cp99:c440r85-c442r86
      Remove cp100:c438r87-c445r220
      Remove cp101:c450r89-c451r217
      Remove cp102:c448r88-c450r89
      Remove cp103:c446r90-c453r215
      Remove cp104:c460r92-c461r212
      Remove cp105:c458r91-c460r92
      Remove cp106:c456r93-c463r210
      Remove cp107:c468r95-c469r207
      Remove cp108:c466r94-c468r95
      Remove cp109:c464r96-c471r205
      Remove cp110:c478r98-c479r202
      Remove cp111:c476r97-c478r98
      Remove cp112:c474r99-c481r200
      Remove cp113:c486r101-c487r197
      Remove cp114:c484r100-c486r101
      Remove cp115:c482r102-c489r195
      Remove cp116:c497r104-c498r192
      Remove cp117:c495r103-c497r104
      Remove cp118:c493r105-c500r190
      Remove cp119:c505r107-c506r187
      Remove cp120:c503r106-c505r107
      Remove cp121:c501r108-c508r185
      Remove cp122:c514r109-c516r110
      Remove cp123:c512r111-c518r180
      Remove cp124:c521r112-c523r113
      Remove cp125:c519r114-c525r175
      Remove cp126:c531r115-c533r116
      Remove cp127:c530r117-c534r170
      Remove cp128:c536r118-c538r119
      Remove cp129:c535r120-c539r165
      Remove cp130:c542r122-c544r162
      Remove cp131:c545r124-c547r159
      Remove cp132:c564r86-c565r222
      Remove cp133:c562r85-c564r86
      Remove cp134:c560r87-c567r220
      Remove cp135:c572r89-c573r217
      Remove cp136:c570r88-c572r89
      Remove cp137:c568r90-c575r215
      Remove cp138:c582r92-c583r212
      Remove cp139:c580r91-c582r92
      Remove cp140:c578r93-c585r210
      Remove cp141:c590r95-c591r207
      Remove cp142:c588r94-c590r95
      Remove cp143:c586r96-c593r205
      Remove cp144:c600r98-c601r202
      Remove cp145:c598r97-c600r98
      Remove cp146:c596r99-c603r200
      Remove cp147:c608r101-c609r197
      Remove cp148:c606r100-c608r101
      Remove cp149:c604r102-c611r195
      Remove cp150:c619r104-c620r192
      Remove cp151:c617r103-c619r104
      Remove cp152:c615r105-c622r190
      Remove cp153:c627r107-c628r187
      Remove cp154:c625r106-c627r107
      Remove cp155:c623r108-c630r185
      Remove cp156:c636r109-c638r110
      Remove cp157:c634r111-c640r180
      Remove cp158:c643r112-c645r113
      Remove cp159:c641r114-c647r175
      Remove cp160:c653r115-c655r116
      Remove cp161:c652r117-c656r170
      Remove cp162:c658r118-c660r119
      Remove cp163:c657r120-c661r165
      Remove cp164:c664r122-c666r162
      Remove cp165:c667r124-c669r159
      Remove cp166:c686r92-c687r212
      Remove cp167:c684r91-c686r92
      Remove cp168:c682r93-c689r210
      Remove cp169:c694r95-c695r207
      Remove cp170:c692r94-c694r95
      Remove cp171:c690r96-c697r205
      Remove cp172:c704r98-c705r202
      Remove cp173:c702r97-c704r98
      Remove cp174:c700r99-c707r200
      Remove cp175:c712r101-c713r197
      Remove cp176:c710r100-c712r101
      Remove cp177:c708r102-c715r195
      Remove cp178:c723r104-c724r192
      Remove cp179:c721r103-c723r104
      Remove cp180:c719r105-c726r190
      Remove cp181:c731r107-c732r187
      Remove cp182:c729r106-c731r107
      Remove cp183:c727r108-c734r185
      Remove cp184:c740r109-c742r110
      Remove cp185:c738r111-c744r180
      Remove cp186:c747r112-c749r113
      Remove cp187:c745r114-c751r175
      Remove cp188:c757r115-c759r116
      Remove cp189:c756r117-c760r170
      Remove cp190:c762r118-c764r119
      Remove cp191:c761r120-c765r165
      Remove cp192:c768r122-c770r162
      Remove cp193:c771r124-c773r159
      Remove cp194:c790r98-c791r202
      Remove cp195:c788r97-c790r98
      Remove cp196:c786r99-c793r200
      Remove cp197:c798r101-c799r197
      Remove cp198:c796r100-c798r101
      Remove cp199:c794r102-c801r195
      Remove cp200:c809r104-c810r192
      Remove cp201:c807r103-c809r104
      Remove cp202:c805r105-c812r190
      Remove cp203:c817r107-c818r187
      Remove cp204:c815r106-c817r107
      Remove cp205:c813r108-c820r185
      Remove cp206:c826r109-c828r110
      Remove cp207:c824r111-c830r180
      Remove cp208:c833r112-c835r113
      Remove cp209:c831r114-c837r175
      Remove cp210:c843r115-c845r116
      Remove cp211:c842r117-c846r170
      Remove cp212:c848r118-c850r119
      Remove cp213:c847r120-c851r165
      Remove cp214:c854r122-c856r162
      Remove cp215:c857r124-c859r159
      Remove cp216:c876r104-c877r192
      Remove cp217:c874r103-c876r104
      Remove cp218:c872r105-c879r190
      Remove cp219:c884r107-c885r187
      Remove cp220:c882r106-c884r107
      Remove cp221:c880r108-c887r185
      Remove cp222:c893r109-c895r110
      Remove cp223:c891r111-c897r180
      Remove cp224:c900r112-c902r113
      Remove cp225:c898r114-c904r175
      Remove cp226:c910r115-c912r116
      Remove cp227:c909r117-c913r170
      Remove cp228:c915r118-c917r119
      Remove cp229:c914r120-c918r165
      Remove cp230:c921r122-c923r162
      Remove cp231:c924r124-c926r159
      Remove cp232:c941r109-c943r110
      Remove cp233:c939r111-c945r180
      Remove cp234:c948r112-c950r113
      Remove cp235:c946r114-c952r175
      Remove cp236:c958r115-c960r116
      Remove cp237:c957r117-c961r170
      Remove cp238:c963r118-c965r119
      Remove cp239:c962r120-c966r165
      Remove cp240:c969r122-c971r162
      Remove cp241:c972r124-c974r159
      Remove cp242:c988r115-c990r116
      Remove cp243:c987r117-c991r170
      Remove cp244:c993r118-c995r119
      Remove cp245:c992r120-c996r165
      Remove cp246:c999r122-c1001r162
      Remove cp247:c1002r124-c1004r159
      Remove cp248:c1017r122-c1019r162
      Remove cp249:c1020r124-c1022r159
      Remove a5r149
      Remove a6r321
      Remove a7r322
      Remove a26r145
      Remove a28r149
      Remove a29r321
      Remove a30r322
      Remove a49r142
      Remove a50r145
      Remove a52r149
      Remove a53r321
      Remove a54r322
      Remove a73r139
      Remove a74r142
      Remove a75r145
      Remove a77r149
      Remove a78r321
      Remove a79r322
      Remove a98r136
      Remove a99r139
      Remove a100r142
      Remove a101r145
      Remove a103r149
      Remove a104r321
      Remove a105r322
      Remove a125r133
      Remove a126r136
      Remove a127r139
      Remove a128r142
      Remove a129r145
      Remove a131r149
      Remove a132r275
      Remove a133r321
      Remove a134r322
      Remove a155r133
      Remove a156r136
      Remove a157r139
      Remove a158r142
      Remove a159r145
      Remove a161r149
      Remove a162r261
      Remove a163r275
      Remove a164r321
      Remove a165r322
      Remove a186r133
      Remove a187r136
      Remove a188r139
      Remove a189r142
      Remove a190r145
      Remove a192r149
      Remove a193r252
      Remove a194r260
      Remove a195r261
      Remove a196r275
      Remove a197r321
      Remove a198r322
      Remove a214r133
      Remove a215r136
      Remove a216r139
      Remove a217r142
      Remove a218r145
      Remove a220r149
      Remove a221r252
      Remove a222r260
      Remove a223r261
      Remove a224r275
      Remove a225r321
      Remove a226r322
      Remove a238r133
      Remove a239r136
      Remove a240r139
      Remove a241r142
      Remove a242r145
      Remove a244r149
      Remove a245r252
      Remove a246r260
      Remove a247r261
      Remove a248r275
      Remove a249r321
      Remove a250r322
      Remove a261r146
      Remove a262r75
      Remove a263r244
      Remove a264r73
      Remove a265r243
      Remove a266r74
      Remove a267r242
      Remove a268r241
      Remove a269r240
      Remove a270r78
      Remove a271r239
      Remove a272r76
      Remove a273r238
      Remove a274r77
      Remove a275r237
      Remove a276r236
      Remove a277r235
      Remove a278r145
      Remove a279r143
      Remove a280r81
      Remove a281r234
      Remove a282r79
      Remove a283r233
      Remove a284r80
      Remove a285r232
      Remove a286r231
      Remove a287r230
      Remove a288r84
      Remove a289r229
      Remove a290r82
      Remove a291r228
      Remove a292r83
      Remove a293r227
      Remove a294r226
      Remove a295r225
      Remove a296r142
      Remove a297r140
      Remove a298r87
      Remove a299r224
      Remove a300r85
      Remove a301r223
      Remove a302r86
      Remove a303r222
      Remove a304r221
      Remove a305r220
      Remove a306r90
      Remove a307r219
      Remove a308r88
      Remove a309r218
      Remove a310r89
      Remove a311r217
      Remove a312r216
      Remove a313r215
      Remove a314r139
      Remove a315r137
      Remove a316r93
      Remove a317r214
      Remove a318r91
      Remove a319r213
      Remove a320r92
      Remove a321r212
      Remove a322r211
      Remove a323r210
      Remove a324r96
      Remove a325r209
      Remove a326r94
      Remove a327r208
      Remove a328r95
      Remove a329r207
      Remove a330r206
      Remove a331r205
      Remove a332r136
      Remove a333r134
      Remove a334r99
      Remove a335r204
      Remove a336r97
      Remove a337r203
      Remove a338r98
      Remove a339r202
      Remove a340r201
      Remove a341r200
      Remove a342r102
      Remove a343r199
      Remove a344r100
      Remove a345r198
      Remove a346r101
      Remove a347r197
      Remove a348r196
      Remove a349r195
      Remove a350r275
      Remove a351r133
      Remove a352r131
      Remove a353r105
      Remove a354r194
      Remove a355r103
      Remove a356r193
      Remove a357r104
      Remove a358r192
      Remove a359r191
      Remove a360r190
      Remove a361r108
      Remove a362r189
      Remove a363r106
      Remove a364r188
      Remove a365r107
      Remove a366r187
      Remove a367r186
      Remove a368r185
      Remove a369r261
      Remove a370r130
      Remove a371r66
      Remove a372r111
      Remove a373r184
      Remove a374r109
      Remove a375r183
      Remove a376r110
      Remove a377r181
      Remove a378r180
      Remove a379r114
      Remove a380r179
      Remove a381r112
      Remove a382r178
      Remove a383r113
      Remove a384r176
      Remove a385r175
      Remove a386r260
      Remove a387r252
      Remove a388r128
      Remove a389r65
      Remove a390r117
      Remove a391r115
      Remove a392r173
      Remove a393r116
      Remove a394r170
      Remove a395r120
      Remove a396r118
      Remove a397r168
      Remove a398r119
      Remove a399r165
      Remove a400r126
      Remove a401r64
      Remove a402r122
      Remove a403r121
      Remove a404r162
      Remove a405r124
      Remove a406r123
      Remove a407r159
      Remove a408r158
      Remove a409r62
      Remove a410r58
      Remove a411r155
      Remove a412r157
      Remove a413r59
      Remove a414r60
      Remove a415r152
      Remove a416r154
      Remove a417r61
      Remove a418r151
      Remove a419r143
      Remove a420r81
      Remove a421r234
      Remove a422r79
      Remove a423r233
      Remove a424r80
      Remove a425r232
      Remove a426r231
      Remove a427r230
      Remove a428r84
      Remove a429r229
      Remove a430r82
      Remove a431r228
      Remove a432r83
      Remove a433r227
      Remove a434r226
      Remove a435r225
      Remove a436r142
      Remove a437r140
      Remove a438r87
      Remove a439r224
      Remove a440r85
      Remove a441r223
      Remove a442r86
      Remove a443r222
      Remove a444r221
      Remove a445r220
      Remove a446r90
      Remove a447r219
      Remove a448r88
      Remove a449r218
      Remove a450r89
      Remove a451r217
      Remove a452r216
      Remove a453r215
      Remove a454r139
      Remove a455r137
      Remove a456r93
      Remove a457r214
      Remove a458r91
      Remove a459r213
      Remove a460r92
      Remove a461r212
      Remove a462r211
      Remove a463r210
      Remove a464r96
      Remove a465r209
      Remove a466r94
      Remove a467r208
      Remove a468r95
      Remove a469r207
      Remove a470r206
      Remove a471r205
      Remove a472r136
      Remove a473r134
      Remove a474r99
      Remove a475r204
      Remove a476r97
      Remove a477r203
      Remove a478r98
      Remove a479r202
      Remove a480r201
      Remove a481r200
      Remove a482r102
      Remove a483r199
      Remove a484r100
      Remove a485r198
      Remove a486r101
      Remove a487r197
      Remove a488r196
      Remove a489r195
      Remove a490r275
      Remove a491r133
      Remove a492r131
      Remove a493r105
      Remove a494r194
      Remove a495r103
      Remove a496r193
      Remove a497r104
      Remove a498r192
      Remove a499r191
      Remove a500r190
      Remove a501r108
      Remove a502r189
      Remove a503r106
      Remove a504r188
      Remove a505r107
      Remove a506r187
      Remove a507r186
      Remove a508r185
      Remove a509r261
      Remove a510r130
      Remove a511r66
      Remove a512r111
      Remove a513r184
      Remove a514r109
      Remove a515r183
      Remove a516r110
      Remove a517r181
      Remove a518r180
      Remove a519r114
      Remove a520r179
      Remove a521r112
      Remove a522r178
      Remove a523r113
      Remove a524r176
      Remove a525r175
      Remove a526r260
      Remove a527r252
      Remove a528r128
      Remove a529r65
      Remove a530r117
      Remove a531r115
      Remove a532r173
      Remove a533r116
      Remove a534r170
      Remove a535r120
      Remove a536r118
      Remove a537r168
      Remove a538r119
      Remove a539r165
      Remove a540r126
      Remove a541r64
      Remove a542r122
      Remove a543r121
      Remove a544r162
      Remove a545r124
      Remove a546r123
      Remove a547r159
      Remove a548r158
      Remove a549r62
      Remove a550r58
      Remove a551r155
      Remove a552r157
      Remove a553r59
      Remove a554r60
      Remove a555r152
      Remove a556r154
      Remove a557r61
      Remove a558r151
      Remove a559r140
      Remove a560r87
      Remove a561r224
      Remove a562r85
      Remove a563r223
      Remove a564r86
      Remove a565r222
      Remove a566r221
      Remove a567r220
      Remove a568r90
      Remove a569r219
      Remove a570r88
      Remove a571r218
      Remove a572r89
      Remove a573r217
      Remove a574r216
      Remove a575r215
      Remove a576r139
      Remove a577r137
      Remove a578r93
      Remove a579r214
      Remove a580r91
      Remove a581r213
      Remove a582r92
      Remove a583r212
      Remove a584r211
      Remove a585r210
      Remove a586r96
      Remove a587r209
      Remove a588r94
      Remove a589r208
      Remove a590r95
      Remove a591r207
      Remove a592r206
      Remove a593r205
      Remove a594r136
      Remove a595r134
      Remove a596r99
      Remove a597r204
      Remove a598r97
      Remove a599r203
      Remove a600r98
      Remove a601r202
      Remove a602r201
      Remove a603r200
      Remove a604r102
      Remove a605r199
      Remove a606r100
      Remove a607r198
      Remove a608r101
      Remove a609r197
      Remove a610r196
      Remove a611r195
      Remove a612r275
      Remove a613r133
      Remove a614r131
      Remove a615r105
      Remove a616r194
      Remove a617r103
      Remove a618r193
      Remove a619r104
      Remove a620r192
      Remove a621r191
      Remove a622r190
      Remove a623r108
      Remove a624r189
      Remove a625r106
      Remove a626r188
      Remove a627r107
      Remove a628r187
      Remove a629r186
      Remove a630r185
      Remove a631r261
      Remove a632r130
      Remove a633r66
      Remove a634r111
      Remove a635r184
      Remove a636r109
      Remove a637r183
      Remove a638r110
      Remove a639r181
      Remove a640r180
      Remove a641r114
      Remove a642r179
      Remove a643r112
      Remove a644r178
      Remove a645r113
      Remove a646r176
      Remove a647r175
      Remove a648r260
      Remove a649r252
      Remove a650r128
      Remove a651r65
      Remove a652r117
      Remove a653r115
      Remove a654r173
      Remove a655r116
      Remove a656r170
      Remove a657r120
      Remove a658r118
      Remove a659r168
      Remove a660r119
      Remove a661r165
      Remove a662r126
      Remove a663r64
      Remove a664r122
      Remove a665r121
      Remove a666r162
      Remove a667r124
      Remove a668r123
      Remove a669r159
      Remove a670r158
      Remove a671r62
      Remove a672r58
      Remove a673r155
      Remove a674r157
      Remove a675r59
      Remove a676r60
      Remove a677r152
      Remove a678r154
      Remove a679r61
      Remove a680r151
      Remove a681r137
      Remove a682r93
      Remove a683r214
      Remove a684r91
      Remove a685r213
      Remove a686r92
      Remove a687r212
      Remove a688r211
      Remove a689r210
      Remove a690r96
      Remove a691r209
      Remove a692r94
      Remove a693r208
      Remove a694r95
      Remove a695r207
      Remove a696r206
      Remove a697r205
      Remove a698r136
      Remove a699r134
      Remove a700r99
      Remove a701r204
      Remove a702r97
      Remove a703r203
      Remove a704r98
      Remove a705r202
      Remove a706r201
      Remove a707r200
      Remove a708r102
      Remove a709r199
      Remove a710r100
      Remove a711r198
      Remove a712r101
      Remove a713r197
      Remove a714r196
      Remove a715r195
      Remove a716r275
      Remove a717r133
      Remove a718r131
      Remove a719r105
      Remove a720r194
      Remove a721r103
      Remove a722r193
      Remove a723r104
      Remove a724r192
      Remove a725r191
      Remove a726r190
      Remove a727r108
      Remove a728r189
      Remove a729r106
      Remove a730r188
      Remove a731r107
      Remove a732r187
      Remove a733r186
      Remove a734r185
      Remove a735r261
      Remove a736r130
      Remove a737r66
      Remove a738r111
      Remove a739r184
      Remove a740r109
      Remove a741r183
      Remove a742r110
      Remove a743r181
      Remove a744r180
      Remove a745r114
      Remove a746r179
      Remove a747r112
      Remove a748r178
      Remove a749r113
      Remove a750r176
      Remove a751r175
      Remove a752r260
      Remove a753r252
      Remove a754r128
      Remove a755r65
      Remove a756r117
      Remove a757r115
      Remove a758r173
      Remove a759r116
      Remove a760r170
      Remove a761r120
      Remove a762r118
      Remove a763r168
      Remove a764r119
      Remove a765r165
      Remove a766r126
      Remove a767r64
      Remove a768r122
      Remove a769r121
      Remove a770r162
      Remove a771r124
      Remove a772r123
      Remove a773r159
      Remove a774r158
      Remove a775r62
      Remove a776r58
      Remove a777r155
      Remove a778r157
      Remove a779r59
      Remove a780r60
      Remove a781r152
      Remove a782r154
      Remove a783r61
      Remove a784r151
      Remove a785r134
      Remove a786r99
      Remove a787r204
      Remove a788r97
      Remove a789r203
      Remove a790r98
      Remove a791r202
      Remove a792r201
      Remove a793r200
      Remove a794r102
      Remove a795r199
      Remove a796r100
      Remove a797r198
      Remove a798r101
      Remove a799r197
      Remove a800r196
      Remove a801r195
      Remove a802r275
      Remove a803r133
      Remove a804r131
      Remove a805r105
      Remove a806r194
      Remove a807r103
      Remove a808r193
      Remove a809r104
      Remove a810r192
      Remove a811r191
      Remove a812r190
      Remove a813r108
      Remove a814r189
      Remove a815r106
      Remove a816r188
      Remove a817r107
      Remove a818r187
      Remove a819r186
      Remove a820r185
      Remove a821r261
      Remove a822r130
      Remove a823r66
      Remove a824r111
      Remove a825r184
      Remove a826r109
      Remove a827r183
      Remove a828r110
      Remove a829r181
      Remove a830r180
      Remove a831r114
      Remove a832r179
      Remove a833r112
      Remove a834r178
      Remove a835r113
      Remove a836r176
      Remove a837r175
      Remove a838r260
      Remove a839r252
      Remove a840r128
      Remove a841r65
      Remove a842r117
      Remove a843r115
      Remove a844r173
      Remove a845r116
      Remove a846r170
      Remove a847r120
      Remove a848r118
      Remove a849r168
      Remove a850r119
      Remove a851r165
      Remove a852r126
      Remove a853r64
      Remove a854r122
      Remove a855r121
      Remove a856r162
      Remove a857r124
      Remove a858r123
      Remove a859r159
      Remove a860r158
      Remove a861r62
      Remove a862r58
      Remove a863r155
      Remove a864r157
      Remove a865r59
      Remove a866r60
      Remove a867r152
      Remove a868r154
      Remove a869r61
      Remove a870r151
      Remove a871r131
      Remove a872r105
      Remove a873r194
      Remove a874r103
      Remove a875r193
      Remove a876r104
      Remove a877r192
      Remove a878r191
      Remove a879r190
      Remove a880r108
      Remove a881r189
      Remove a882r106
      Remove a883r188
      Remove a884r107
      Remove a885r187
      Remove a886r186
      Remove a887r185
      Remove a888r261
      Remove a889r130
      Remove a890r66
      Remove a891r111
      Remove a892r184
      Remove a893r109
      Remove a894r183
      Remove a895r110
      Remove a896r181
      Remove a897r180
      Remove a898r114
      Remove a899r179
      Remove a900r112
      Remove a901r178
      Remove a902r113
      Remove a903r176
      Remove a904r175
      Remove a905r260
      Remove a906r252
      Remove a907r128
      Remove a908r65
      Remove a909r117
      Remove a910r115
      Remove a911r173
      Remove a912r116
      Remove a913r170
      Remove a914r120
      Remove a915r118
      Remove a916r168
      Remove a917r119
      Remove a918r165
      Remove a919r126
      Remove a920r64
      Remove a921r122
      Remove a922r121
      Remove a923r162
      Remove a924r124
      Remove a925r123
      Remove a926r159
      Remove a927r158
      Remove a928r62
      Remove a929r58
      Remove a930r155
      Remove a931r157
      Remove a932r59
      Remove a933r60
      Remove a934r152
      Remove a935r154
      Remove a936r61
      Remove a937r151
      Remove a938r66
      Remove a939r111
      Remove a940r184
      Remove a941r109
      Remove a942r183
      Remove a943r110
      Remove a944r181
      Remove a945r180
      Remove a946r114
      Remove a947r179
      Remove a948r112
      Remove a949r178
      Remove a950r113
      Remove a951r176
      Remove a952r175
      Remove a953r260
      Remove a954r252
      Remove a955r128
      Remove a956r65
      Remove a957r117
      Remove a958r115
      Remove a959r173
      Remove a960r116
      Remove a961r170
      Remove a962r120
      Remove a963r118
      Remove a964r168
      Remove a965r119
      Remove a966r165
      Remove a967r126
      Remove a968r64
      Remove a969r122
      Remove a970r121
      Remove a971r162
      Remove a972r124
      Remove a973r123
      Remove a974r159
      Remove a975r158
      Remove a976r62
      Remove a977r58
      Remove a978r155
      Remove a979r157
      Remove a980r59
      Remove a981r60
      Remove a982r152
      Remove a983r154
      Remove a984r61
      Remove a985r151
      Remove a986r65
      Remove a987r117
      Remove a988r115
      Remove a989r173
      Remove a990r116
      Remove a991r170
      Remove a992r120
      Remove a993r118
      Remove a994r168
      Remove a995r119
      Remove a996r165
      Remove a997r126
      Remove a998r64
      Remove a999r122
      Remove a1000r121
      Remove a1001r162
      Remove a1002r124
      Remove a1003r123
      Remove a1004r159
      Remove a1005r158
      Remove a1006r62
      Remove a1007r58
      Remove a1008r155
      Remove a1009r157
      Remove a1010r59
      Remove a1011r60
      Remove a1012r152
      Remove a1013r154
      Remove a1014r61
      Remove a1015r151
      Remove a1016r64
      Remove a1017r122
      Remove a1018r121
      Remove a1019r162
      Remove a1020r124
      Remove a1021r123
      Remove a1022r159
      Remove a1023r158
      Remove a1024r62
      Remove a1025r58
      Remove a1026r155
      Remove a1027r157
      Remove a1028r59
      Remove a1029r60
      Remove a1030r152
      Remove a1031r154
      Remove a1032r61
      Remove a1033r151
Compressing live ranges: from 476 to 457 - 96%
Ranges after the compression:
 a0(r322): [455..456] [453..454] [451..452] [449..450] [447..448] [445..446] [441..444] [435..440] [429..434] [421..428] [413..420] [407..412] [403..406] [401..402] [399..400] [397..398] [395..396] [393..394] [391..392] [5..390] [0..1]
 a1(r321): [455..456] [453..454] [451..452] [449..450] [447..448] [445..446] [441..444] [435..440] [429..434] [421..428] [413..420] [407..412] [403..406] [401..402] [399..400] [397..398] [395..396] [393..394] [391..392] [5..390] [0..2]
 a2(r149): [455..456] [453..454] [451..452] [449..450] [447..448] [445..446] [441..444] [435..440] [429..434] [421..428] [413..420] [407..412] [403..406] [401..402] [399..400] [397..398] [395..396] [393..394] [391..392] [8..390] [5..6] [0..3]
 a3(r148): [391..391] [0..4]
 a4(r331): [456..456] [393..393] [392..392] [5..48]
 a8(r146): [7..45]
 a9(r75): [9..24]
 a10(r244): [10..11]
 a11(r73): [16..17] [12..15]
 a12(r243): [13..14]
 a13(r74): [18..19]
 a14(r242): [20..21]
 a15(r241): [22..23]
 a16(r240): [25..26]
 a17(r78): [27..42]
 a18(r239): [28..29]
 a19(r76): [34..35] [30..33]
 a20(r238): [31..32]
 a21(r77): [36..37]
 a22(r237): [38..39]
 a23(r236): [40..41]
 a24(r235): [43..44]
 a25(r145): [453..454] [451..452] [449..450] [447..448] [445..446] [441..444] [435..440] [429..434] [421..428] [413..420] [407..412] [403..406] [401..402] [399..400] [397..398] [395..396] [393..394] [52..390] [49..50] [46..47]
 a27(r332): [455..455] [454..454] [395..395] [394..394] [49..92]
 a31(r143): [51..89]
 a32(r81): [53..68]
 a33(r234): [54..55]
 a34(r79): [60..61] [56..59]
 a35(r233): [57..58]
 a36(r80): [62..63]
 a37(r232): [64..65]
 a38(r231): [66..67]
 a39(r230): [69..70]
 a40(r84): [71..86]
 a41(r229): [72..73]
 a42(r82): [78..79] [74..77]
 a43(r228): [75..76]
 a44(r83): [80..81]
 a45(r227): [82..83]
 a46(r226): [84..85]
 a47(r225): [87..88]
 a48(r142): [451..452] [449..450] [447..448] [445..446] [441..444] [435..440] [429..434] [421..428] [413..420] [407..412] [403..406] [401..402] [399..400] [397..398] [395..396] [96..390] [93..94] [90..91]
 a51(r333): [453..453] [452..452] [397..397] [396..396] [93..136]
 a55(r140): [95..133]
 a56(r87): [97..112]
 a57(r224): [98..99]
 a58(r85): [104..105] [100..103]
 a59(r223): [101..102]
 a60(r86): [106..107]
 a61(r222): [108..109]
 a62(r221): [110..111]
 a63(r220): [113..114]
 a64(r90): [115..130]
 a65(r219): [116..117]
 a66(r88): [122..123] [118..121]
 a67(r218): [119..120]
 a68(r89): [124..125]
 a69(r217): [126..127]
 a70(r216): [128..129]
 a71(r215): [131..132]
 a72(r139): [449..450] [447..448] [445..446] [441..444] [435..440] [429..434] [421..428] [413..420] [407..412] [403..406] [401..402] [399..400] [397..398] [140..390] [137..138] [134..135]
 a76(r334): [451..451] [450..450] [399..399] [398..398] [137..180]
 a80(r137): [139..177]
 a81(r93): [141..156]
 a82(r214): [142..143]
 a83(r91): [148..149] [144..147]
 a84(r213): [145..146]
 a85(r92): [150..151]
 a86(r212): [152..153]
 a87(r211): [154..155]
 a88(r210): [157..158]
 a89(r96): [159..174]
 a90(r209): [160..161]
 a91(r94): [166..167] [162..165]
 a92(r208): [163..164]
 a93(r95): [168..169]
 a94(r207): [170..171]
 a95(r206): [172..173]
 a96(r205): [175..176]
 a97(r136): [447..448] [445..446] [441..444] [435..440] [429..434] [421..428] [413..420] [407..412] [403..406] [401..402] [399..400] [184..390] [181..182] [178..179]
 a102(r335): [449..449] [448..448] [401..401] [400..400] [181..225]
 a106(r134): [183..221]
 a107(r99): [185..200]
 a108(r204): [186..187]
 a109(r97): [192..193] [188..191]
 a110(r203): [189..190]
 a111(r98): [194..195]
 a112(r202): [196..197]
 a113(r201): [198..199]
 a114(r200): [201..202]
 a115(r102): [203..218]
 a116(r199): [204..205]
 a117(r100): [210..211] [206..209]
 a118(r198): [207..208]
 a119(r101): [212..213]
 a120(r197): [214..215]
 a121(r196): [216..217]
 a122(r195): [219..220]
 a123(r275): [445..446] [441..444] [435..440] [429..434] [421..428] [413..420] [407..412] [403..406] [401..402] [226..390] [222..223]
 a124(r133): [445..446] [441..444] [435..440] [429..434] [421..428] [413..420] [407..412] [403..406] [401..402] [229..390] [226..227] [222..224]
 a130(r336): [447..447] [446..446] [403..405] [402..402] [226..269]
 a135(r131): [228..266]
 a136(r105): [230..245]
 a137(r194): [231..232]
 a138(r103): [237..238] [233..236]
 a139(r193): [234..235]
 a140(r104): [239..240]
 a141(r192): [241..242]
 a142(r191): [243..244]
 a143(r190): [246..247]
 a144(r108): [248..263]
 a145(r189): [249..250]
 a146(r106): [255..256] [251..254]
 a147(r188): [252..253]
 a148(r107): [257..258]
 a149(r187): [259..260]
 a150(r186): [261..262]
 a151(r185): [264..265]
 a152(r261): [441..444] [435..440] [429..434] [421..428] [413..420] [407..412] [403..406] [270..390] [267..267]
 a153(r130): [403..403] [267..268]
 a154(r337): [442..444] [407..409] [404..406] [273..310] [270..271]
 a160(r338): [445..445] [444..444] [407..411] [406..406] [270..310]
 a166(r66): [272..306]
 a167(r111): [274..287]
 a168(r184): [275..276]
 a169(r109): [281..282] [277..280]
 a170(r183): [278..279]
 a171(r110): [283..284]
 a172(r181): [285..286]
 a173(r180): [288..289]
 a174(r114): [290..303]
 a175(r179): [291..292]
 a176(r112): [297..298] [293..296]
 a177(r178): [294..295]
 a178(r113): [299..300]
 a179(r176): [301..302]
 a180(r175): [304..305]
 a181(r260): [435..440] [429..434] [421..428] [413..420] [407..412] [311..390] [307..307]
 a182(r252): [435..440] [429..434] [421..428] [413..420] [407..412] [311..390] [307..308]
 a183(r128): [407..407] [307..309]
 a184(r339): [436..440] [430..434] [421..423] [413..415] [408..412] [314..342] [311..312]
 a185(r340): [441..441] [438..440] [432..434] [421..425] [413..417] [410..412] [311..342]
 a191(r341): [441..443] [440..440] [434..434] [421..427] [413..419] [412..412] [311..342]
 a199(r65): [313..339]
 a200(r117): [315..324]
 a201(r115): [320..321] [316..319]
 a202(r173): [317..318]
 a203(r116): [322..323]
 a204(r170): [325..326]
 a205(r120): [327..336]
 a206(r118): [332..333] [328..331]
 a207(r168): [329..330]
 a208(r119): [334..335]
 a209(r165): [337..338]
 a210(r126): [421..421] [413..413] [340..341]
 a211(r342): [422..428] [344..360]
 a212(r343): [435..435] [424..428] [343..362]
 a213(r344): [435..437] [426..428] [343..362]
 a219(r345): [435..439] [428..428] [343..362]
 a227(r64): [361..362] [343..357]
 a228(r122): [345..348]
 a229(r121): [346..347]
 a230(r162): [349..350]
 a231(r124): [351..354]
 a232(r123): [352..353]
 a233(r159): [355..356]
 a234(r158): [358..359]
 a235(r346): [414..420] [366..390] [363..364]
 a236(r347): [429..429] [416..420] [363..390]
 a237(r348): [429..431] [418..420] [363..390]
 a243(r349): [429..433] [420..420] [363..390]
 a251(r62): [365..387]
 a252(r58): [368..371]
 a253(r155): [374..376] [369..372]
 a254(r157): [369..370]
 a255(r59): [373..375] [367..372]
 a256(r60): [378..381]
 a257(r152): [384..386] [379..382]
 a258(r154): [379..380]
 a259(r61): [383..385] [377..382]
 a260(r151): [388..389]
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 150 n_edges 219 count 803 (  5.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 150 n_edges 219 count 735 (  4.9)
+++Costs: overall -2646, reg -2958, mem 312, ld 0, st 0, move 664
+++       move loops 0, new jumps 10
insn=2, live_throughout: 4, 7, dead_or_set: 5, 148
insn=3, live_throughout: 7, 148, dead_or_set: 4, 149
insn=281, live_throughout: 7, 148, 149, dead_or_set: 321
insn=329, live_throughout: 7, 148, 149, 321, dead_or_set: 322
insn=2161, live_throughout: 7, 149, 321, 322, dead_or_set: 148, 331
insn=2098, live_throughout: 7, 149, 321, 322, 331, dead_or_set: 
insn=1715, live_throughout: 7, 149, 321, 322, 331, dead_or_set: 
insn=11, live_throughout: 7, 149, 321, 322, 331, dead_or_set: 
insn=12, live_throughout: 7, 149, 321, 322, 331, dead_or_set: 145
insn=13, live_throughout: 7, 145, 149, 321, 322, 331, dead_or_set: 
insn=14, live_throughout: 7, 145, 149, 321, 322, 331, dead_or_set: 
insn=2162, live_throughout: 7, 145, 149, 321, 322, dead_or_set: 331, 332
insn=2100, live_throughout: 7, 145, 149, 321, 322, 332, dead_or_set: 
insn=1546, live_throughout: 7, 145, 149, 321, 322, 332, dead_or_set: 
insn=20, live_throughout: 7, 145, 149, 321, 322, 332, dead_or_set: 
insn=21, live_throughout: 7, 145, 149, 321, 322, 332, dead_or_set: 142
insn=22, live_throughout: 7, 142, 145, 149, 321, 322, 332, dead_or_set: 
insn=23, live_throughout: 7, 142, 145, 149, 321, 322, 332, dead_or_set: 
insn=2163, live_throughout: 7, 142, 145, 149, 321, 322, dead_or_set: 332, 333
insn=2102, live_throughout: 7, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1377, live_throughout: 7, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=28, live_throughout: 7, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=29, live_throughout: 7, 142, 145, 149, 321, 322, 333, dead_or_set: 139
insn=30, live_throughout: 7, 139, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=31, live_throughout: 7, 139, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=2164, live_throughout: 7, 139, 142, 145, 149, 321, 322, dead_or_set: 333, 334
insn=2104, live_throughout: 7, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1208, live_throughout: 7, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=36, live_throughout: 7, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=37, live_throughout: 7, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 136
insn=38, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=39, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=2165, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, dead_or_set: 334, 335
insn=2106, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1039, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=44, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=45, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 133
insn=46, live_throughout: 7, 133, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=47, live_throughout: 7, 133, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=429, live_throughout: 7, 133, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 275
insn=2166, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, dead_or_set: 335, 336
insn=2108, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=870, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=52, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=53, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 130
insn=54, live_throughout: 7, 130, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=56, live_throughout: 7, 130, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=57, live_throughout: 7, 130, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=58, live_throughout: 7, 130, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=276, live_throughout: 7, 130, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 261
insn=2167, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 336, dead_or_set: 130, 337
insn=2168, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, dead_or_set: 336, 338
insn=2134, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=61, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=62, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 128
insn=63, live_throughout: 7, 128, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=65, live_throughout: 7, 128, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=66, live_throughout: 7, 128, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=67, live_throughout: 7, 128, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=78, live_throughout: 7, 128, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 252
insn=494, live_throughout: 7, 128, 133, 136, 139, 142, 145, 149, 252, 261, 275, 321, 322, 337, 338, dead_or_set: 260
insn=2169, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 337, 338, dead_or_set: 128, 339
insn=2170, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 338, 339, dead_or_set: 337, 340
insn=2171, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, dead_or_set: 338, 341
insn=2127, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=70, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=71, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 126
insn=72, live_throughout: 7, 126, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=74, live_throughout: 7, 126, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=75, live_throughout: 7, 126, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=76, live_throughout: 7, 126, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=79, live_throughout: 7, 126, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=80, live_throughout: 7, 126, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=2172, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 126, 346
insn=2173, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 340, 341, 346, dead_or_set: 339, 347
insn=2174, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 341, 346, 347, dead_or_set: 340, 348
insn=2175, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, dead_or_set: 341, 349
insn=2120, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=83, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=84, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 151
insn=85, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 4, 151
insn=86, live_throughout: 4, 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 5
insn=87, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 4, 5
insn=88, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=89, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 62
insn=90, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=91, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=92, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=93, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=94, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=95, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=96, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=97, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=98, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=99, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=100, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=101, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=102, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=103, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=104, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=105, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=106, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=107, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=108, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=109, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=110, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=111, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=112, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=113, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=114, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=115, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 152
insn=116, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 61
insn=117, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=118, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=119, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=120, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=121, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=2111, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=143, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=2096, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 4
insn=128, live_throughout: 4, 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 5, 61
insn=129, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 4, 5
insn=2113, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=132, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=134, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=135, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=136, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=137, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=138, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=139, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 60
insn=140, live_throughout: 7, 60, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=141, live_throughout: 7, 60, 61, 62, 133, 136, 139, 142, 145, 149, 152, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 154
insn=142, live_throughout: 7, 60, 61, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 152, 154
insn=144, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 60
insn=145, live_throughout: 7, 61, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=146, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=148, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=149, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=150, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=151, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=152, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=153, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=154, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=155, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=156, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=157, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=158, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=159, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=160, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=161, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=162, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=163, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=164, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=165, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=166, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=167, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 155
insn=168, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 59
insn=169, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=170, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=171, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=172, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=173, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=2116, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=195, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=1956, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 4
insn=180, live_throughout: 4, 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 5, 59
insn=181, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 4, 5
insn=2118, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=184, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=186, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=187, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=188, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=189, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=190, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=191, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 58
insn=192, live_throughout: 7, 58, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=193, live_throughout: 7, 58, 59, 62, 133, 136, 139, 142, 145, 149, 155, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 157
insn=194, live_throughout: 7, 58, 59, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 155, 157
insn=196, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 58
insn=197, live_throughout: 7, 59, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=198, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=200, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=201, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=202, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=203, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=204, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=205, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=206, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=207, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=208, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=209, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=210, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=211, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=212, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=213, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=214, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=215, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 347, 348, 349, dead_or_set: 5, 346
insn=216, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 347, 348, 349, dead_or_set: 5
insn=218, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 347, 348, 349, dead_or_set: 
insn=219, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 347, 348, 349, dead_or_set: 
insn=220, live_throughout: 7, 62, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 347, 348, 349, dead_or_set: 
insn=222, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 347, 348, 349, dead_or_set: 62, 346
insn=2121, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 346, 347, 348, 349, dead_or_set: 
insn=362, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 343, 344, 345, dead_or_set: 
insn=227, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 343, 344, 345, dead_or_set: 64, 342
insn=2195, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=2198, live_throughout: 7, 126, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=2176, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 126, 342
insn=2177, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 340, 341, 342, dead_or_set: 339, 343
insn=2178, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 341, 342, 343, dead_or_set: 340, 344
insn=2179, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, dead_or_set: 341, 345
insn=2097, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=231, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=232, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 158
insn=233, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 4, 158
insn=234, live_throughout: 4, 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 5
insn=235, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 4, 5
insn=236, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=237, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 64
insn=238, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=239, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=240, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=241, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=242, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=243, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=244, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=245, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=246, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=247, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=248, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=249, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=250, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=251, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=252, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=253, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=254, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=255, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=256, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=257, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=258, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=259, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=260, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=261, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=262, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=263, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 159
insn=264, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 124, 159
insn=265, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=266, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=267, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=268, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=269, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=271, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=272, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=273, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=274, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=275, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=277, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 123
insn=278, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 123
insn=279, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=2093, live_throughout: 7, 64, 124, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 4
insn=283, live_throughout: 4, 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 5, 124
insn=284, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 4, 5
insn=291, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=292, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=293, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=294, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=295, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=296, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=297, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=298, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=299, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=300, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=301, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=302, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=303, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=304, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=305, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=306, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=307, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=308, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=309, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=310, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=311, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 162
insn=312, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 122, 162
insn=313, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=314, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=315, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=316, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=317, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=319, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=320, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=321, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=322, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=323, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=325, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 121
insn=326, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 121
insn=327, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=1950, live_throughout: 7, 64, 122, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 4
insn=331, live_throughout: 4, 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 5, 122
insn=332, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 4, 5
insn=342, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=343, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=344, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=345, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=346, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=347, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=348, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=349, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=350, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=351, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=352, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=353, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=354, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=355, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=356, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=357, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 342, 343, 344, 345, dead_or_set: 
insn=358, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 343, 344, 345, dead_or_set: 5, 342
insn=359, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 343, 344, 345, dead_or_set: 5
insn=361, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 343, 344, 345, dead_or_set: 
insn=363, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 343, 344, 345, dead_or_set: 
insn=364, live_throughout: 7, 64, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 343, 344, 345, dead_or_set: 
insn=2183, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 344, 345, dead_or_set: 339, 343
insn=2184, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 345, dead_or_set: 340, 344
insn=2185, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, dead_or_set: 341, 345
insn=2200, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=2203, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 347, 348, 349, dead_or_set: 
insn=2180, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 348, 349, dead_or_set: 339, 347
insn=2181, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 349, dead_or_set: 340, 348
insn=2182, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, dead_or_set: 341, 349
insn=365, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=367, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=368, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 65
insn=369, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=370, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=371, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=372, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=373, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=374, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=375, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=376, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=377, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=378, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=379, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=380, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=381, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=382, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=383, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=384, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=385, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=386, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=387, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=388, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=389, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=390, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=391, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=392, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=393, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=394, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 165
insn=395, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 120, 165
insn=396, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=397, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=398, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=399, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=400, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=402, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=403, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=404, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=406, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=407, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=409, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=410, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=412, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 119
insn=413, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 118, 119
insn=2123, live_throughout: 7, 65, 118, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=416, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=418, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=419, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=420, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 118
insn=421, live_throughout: 7, 65, 118, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=422, live_throughout: 7, 65, 118, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 168
insn=423, live_throughout: 7, 65, 118, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 168
insn=424, live_throughout: 7, 65, 118, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=426, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 118
insn=427, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=1926, live_throughout: 7, 65, 120, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 4
insn=431, live_throughout: 4, 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 5, 120
insn=432, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 4, 5
insn=439, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=440, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=441, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=442, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=443, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=444, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=445, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=446, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=447, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=448, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=449, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=450, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=451, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=452, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=453, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=454, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=455, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=456, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=457, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=458, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=459, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 170
insn=460, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 117, 170
insn=461, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=462, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=463, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=464, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=465, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=467, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=468, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=469, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=471, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=472, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=474, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=475, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=477, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 116
insn=478, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 115, 116
insn=2125, live_throughout: 7, 65, 115, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=481, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=483, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=484, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=485, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 115
insn=486, live_throughout: 7, 65, 115, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=487, live_throughout: 7, 65, 115, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 173
insn=488, live_throughout: 7, 65, 115, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 173
insn=489, live_throughout: 7, 65, 115, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=491, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 115
insn=492, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=495, live_throughout: 7, 65, 117, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 4
insn=496, live_throughout: 4, 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 5, 117
insn=497, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 4, 5
insn=507, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=508, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=509, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=510, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=511, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=512, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=513, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=514, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=515, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=516, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=517, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=518, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=519, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=520, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=521, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=522, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=523, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 340, 341, dead_or_set: 5, 339
insn=524, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 340, 341, dead_or_set: 5
insn=526, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 340, 341, dead_or_set: 
insn=527, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 340, 341, dead_or_set: 
insn=528, live_throughout: 7, 65, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 340, 341, dead_or_set: 
insn=530, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 340, 341, dead_or_set: 65, 339
insn=2128, live_throughout: 7, 133, 136, 139, 142, 145, 149, 252, 260, 261, 275, 321, 322, 339, 340, 341, dead_or_set: 
insn=2205, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 340, 341, dead_or_set: 
insn=2186, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 341, dead_or_set: 337, 340
insn=2187, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, dead_or_set: 338, 341
insn=534, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=536, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=537, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 66
insn=538, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=539, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=540, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=541, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=542, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=543, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=544, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=545, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=546, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=547, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=548, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=549, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=550, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=551, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=552, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=553, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=554, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=555, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=556, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=557, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=558, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=559, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=560, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=561, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=562, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=563, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 175
insn=564, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 114, 175
insn=565, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=566, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=567, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=568, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=569, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=571, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=572, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=573, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=574, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 176
insn=575, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 176
insn=576, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=578, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=579, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=581, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 113
insn=582, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 112, 113
insn=2130, live_throughout: 7, 66, 112, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=585, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=587, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=588, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=589, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 112
insn=590, live_throughout: 7, 66, 112, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=591, live_throughout: 7, 66, 112, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 178
insn=592, live_throughout: 7, 66, 112, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 178
insn=593, live_throughout: 7, 66, 112, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=595, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 112
insn=596, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=598, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 179
insn=599, live_throughout: 7, 66, 114, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 4, 179
insn=600, live_throughout: 4, 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 5, 114
insn=601, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 4, 5
insn=608, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=609, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=610, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=611, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=612, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=613, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=614, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=615, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=616, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=617, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=618, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=619, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=620, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=621, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=622, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=623, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=624, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=625, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=626, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=627, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=628, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 180
insn=629, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 111, 180
insn=630, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=631, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=632, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=633, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=634, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=636, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=637, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=638, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=639, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 181
insn=640, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 181
insn=641, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=643, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=644, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=646, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 110
insn=647, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 109, 110
insn=2132, live_throughout: 7, 66, 109, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=650, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=652, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=653, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=654, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 109
insn=655, live_throughout: 7, 66, 109, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=656, live_throughout: 7, 66, 109, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 183
insn=657, live_throughout: 7, 66, 109, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 183
insn=658, live_throughout: 7, 66, 109, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=660, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 109
insn=661, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=663, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 184
insn=664, live_throughout: 7, 66, 111, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 4, 184
insn=665, live_throughout: 4, 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 5, 111
insn=666, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 4, 5
insn=676, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=677, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=678, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=679, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=680, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=681, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=682, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=683, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=684, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=685, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=686, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=687, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=688, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=689, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=690, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=691, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=692, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 338, dead_or_set: 5, 337
insn=693, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 338, dead_or_set: 5
insn=695, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 338, dead_or_set: 
insn=696, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 338, dead_or_set: 
insn=697, live_throughout: 7, 66, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 338, dead_or_set: 
insn=699, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 338, dead_or_set: 66, 337
insn=2135, live_throughout: 7, 133, 136, 139, 142, 145, 149, 261, 275, 321, 322, 337, 338, dead_or_set: 
insn=2207, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 338, dead_or_set: 
insn=2188, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, dead_or_set: 336, 338
insn=703, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=705, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=706, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 131
insn=707, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=708, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=709, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=710, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=711, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=712, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=713, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=714, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=715, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=716, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=717, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=718, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=719, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=720, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=721, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=722, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=723, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=724, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=725, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=726, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=727, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=728, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=729, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=730, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=731, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=732, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=733, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 185
insn=734, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 108, 185
insn=735, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=736, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=737, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=738, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=739, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=741, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=742, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=743, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=744, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 186
insn=745, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 186
insn=746, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=748, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=749, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=750, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 187
insn=751, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 107, 187
insn=752, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 106, 107
insn=2137, live_throughout: 7, 106, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=755, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=757, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=758, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=759, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 106
insn=760, live_throughout: 7, 106, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=761, live_throughout: 7, 106, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 188
insn=762, live_throughout: 7, 106, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 188
insn=763, live_throughout: 7, 106, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=765, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 106
insn=766, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=768, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 189
insn=769, live_throughout: 7, 108, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 4, 189
insn=770, live_throughout: 4, 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 5, 108
insn=771, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 4, 5
insn=778, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=779, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=780, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=781, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=782, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=783, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=784, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=785, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=786, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=787, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=788, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=789, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=790, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=791, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=792, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=793, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=794, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=795, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=796, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=797, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=798, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 190
insn=799, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 105, 190
insn=800, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=801, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=802, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=803, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=804, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=806, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=807, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=808, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=809, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 191
insn=810, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 191
insn=811, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=813, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=814, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=815, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 192
insn=816, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 104, 192
insn=817, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 103, 104
insn=2139, live_throughout: 7, 103, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=820, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=822, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=823, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=824, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 103
insn=825, live_throughout: 7, 103, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=826, live_throughout: 7, 103, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 193
insn=827, live_throughout: 7, 103, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 193
insn=828, live_throughout: 7, 103, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=830, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 103
insn=831, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=833, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 194
insn=834, live_throughout: 7, 105, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 4, 194
insn=835, live_throughout: 4, 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 5, 105
insn=836, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 4, 5
insn=846, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=848, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=849, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=850, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=851, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=852, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=853, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=854, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=855, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=856, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=857, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=858, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=859, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=860, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=861, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=862, live_throughout: 7, 131, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=863, live_throughout: 7, 131, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 5, 133
insn=864, live_throughout: 7, 131, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 5
insn=865, live_throughout: 7, 131, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=866, live_throughout: 7, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 131, 133
insn=867, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=869, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=871, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=872, live_throughout: 7, 133, 136, 139, 142, 145, 149, 275, 321, 322, 336, dead_or_set: 
insn=2189, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, dead_or_set: 335, 336
insn=874, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=875, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 134
insn=876, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=877, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=878, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=879, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=880, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=881, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=882, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=883, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=884, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=885, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=886, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=887, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=888, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=889, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=890, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=891, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=892, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=893, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=894, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=895, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=896, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=897, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=898, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=899, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=900, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=901, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=902, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 195
insn=903, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 102, 195
insn=904, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=905, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=906, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=907, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=908, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=910, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=911, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=912, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=913, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 196
insn=914, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 196
insn=915, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=917, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=918, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=919, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 197
insn=920, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 101, 197
insn=921, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 100, 101
insn=2141, live_throughout: 7, 100, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=924, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=926, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=927, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=928, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 100
insn=929, live_throughout: 7, 100, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=930, live_throughout: 7, 100, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 198
insn=931, live_throughout: 7, 100, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 198
insn=932, live_throughout: 7, 100, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=934, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 100
insn=935, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=937, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 199
insn=938, live_throughout: 7, 102, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 4, 199
insn=939, live_throughout: 4, 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 5, 102
insn=940, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 4, 5
insn=947, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=948, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=949, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=950, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=951, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=952, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=953, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=954, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=955, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=956, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=957, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=958, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=959, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=960, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=961, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=962, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=963, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=964, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=965, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=966, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=967, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 200
insn=968, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 99, 200
insn=969, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=970, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=971, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=972, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=973, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=975, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=976, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=977, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=978, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 201
insn=979, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 201
insn=980, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=982, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=983, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=984, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 202
insn=985, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 98, 202
insn=986, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 97, 98
insn=2143, live_throughout: 7, 97, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=989, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=991, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=992, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=993, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 97
insn=994, live_throughout: 7, 97, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=995, live_throughout: 7, 97, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 203
insn=996, live_throughout: 7, 97, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 203
insn=997, live_throughout: 7, 97, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=999, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 97
insn=1000, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1002, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 204
insn=1003, live_throughout: 7, 99, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 4, 204
insn=1004, live_throughout: 4, 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 5, 99
insn=1005, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 4, 5
insn=1015, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1017, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1018, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1019, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1020, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1021, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1022, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1023, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1024, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1025, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1026, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1027, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1028, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1029, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1030, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1031, live_throughout: 7, 134, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1032, live_throughout: 7, 134, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 5, 136
insn=1033, live_throughout: 7, 134, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 5
insn=1034, live_throughout: 7, 134, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1035, live_throughout: 7, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 134, 136
insn=1036, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1038, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1040, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=1041, live_throughout: 7, 136, 139, 142, 145, 149, 321, 322, 335, dead_or_set: 
insn=2190, live_throughout: 7, 139, 142, 145, 149, 321, 322, dead_or_set: 334, 335
insn=1043, live_throughout: 7, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1044, live_throughout: 7, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 137
insn=1045, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1046, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1047, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1048, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1049, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1050, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1051, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1052, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1053, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1054, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1055, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1056, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1057, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1058, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1059, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1060, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1061, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1062, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1063, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1064, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1065, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1066, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1067, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1068, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1069, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1070, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1071, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 205
insn=1072, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 96, 205
insn=1073, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1074, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1075, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1076, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1077, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1079, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1080, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1081, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1082, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 206
insn=1083, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 206
insn=1084, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1086, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1087, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1088, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 207
insn=1089, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 95, 207
insn=1090, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 94, 95
insn=2145, live_throughout: 7, 94, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1093, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1095, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1096, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1097, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 94
insn=1098, live_throughout: 7, 94, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1099, live_throughout: 7, 94, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 208
insn=1100, live_throughout: 7, 94, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 208
insn=1101, live_throughout: 7, 94, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1103, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 94
insn=1104, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1106, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 209
insn=1107, live_throughout: 7, 96, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 4, 209
insn=1108, live_throughout: 4, 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 5, 96
insn=1109, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 4, 5
insn=1116, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1117, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1118, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1119, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1120, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1121, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1122, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1123, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1124, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1125, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1126, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1127, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1128, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1129, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1130, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1131, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1132, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1133, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1134, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1135, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1136, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 210
insn=1137, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 93, 210
insn=1138, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1139, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1140, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1141, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1142, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1144, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1145, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1146, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1147, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 211
insn=1148, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 211
insn=1149, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1151, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1152, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1153, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 212
insn=1154, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 92, 212
insn=1155, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 91, 92
insn=2147, live_throughout: 7, 91, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1158, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1160, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1161, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1162, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 91
insn=1163, live_throughout: 7, 91, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1164, live_throughout: 7, 91, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 213
insn=1165, live_throughout: 7, 91, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 213
insn=1166, live_throughout: 7, 91, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1168, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 91
insn=1169, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1171, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 214
insn=1172, live_throughout: 7, 93, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 4, 214
insn=1173, live_throughout: 4, 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 5, 93
insn=1174, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 4, 5
insn=1184, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1186, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1187, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1188, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1189, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1190, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1191, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1192, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1193, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1194, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1195, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1196, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1197, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1198, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1199, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1200, live_throughout: 7, 137, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1201, live_throughout: 7, 137, 142, 145, 149, 321, 322, 334, dead_or_set: 5, 139
insn=1202, live_throughout: 7, 137, 142, 145, 149, 321, 322, 334, dead_or_set: 5
insn=1203, live_throughout: 7, 137, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1204, live_throughout: 7, 142, 145, 149, 321, 322, 334, dead_or_set: 137, 139
insn=1205, live_throughout: 7, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1207, live_throughout: 7, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1209, live_throughout: 7, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=1210, live_throughout: 7, 139, 142, 145, 149, 321, 322, 334, dead_or_set: 
insn=2191, live_throughout: 7, 142, 145, 149, 321, 322, dead_or_set: 333, 334
insn=1212, live_throughout: 7, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1213, live_throughout: 7, 142, 145, 149, 321, 322, 333, dead_or_set: 140
insn=1214, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1215, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1216, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1217, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1218, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1219, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1220, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1221, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1222, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1223, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1224, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1225, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1226, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1227, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1228, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1229, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1230, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1231, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1232, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1233, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1234, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1235, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1236, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1237, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1238, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1239, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1240, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 215
insn=1241, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 90, 215
insn=1242, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1243, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1244, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1245, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1246, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1248, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1249, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1250, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1251, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 216
insn=1252, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 216
insn=1253, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1255, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1256, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1257, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 217
insn=1258, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 89, 217
insn=1259, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 88, 89
insn=2149, live_throughout: 7, 88, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1262, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1264, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1265, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1266, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 88
insn=1267, live_throughout: 7, 88, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1268, live_throughout: 7, 88, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 218
insn=1269, live_throughout: 7, 88, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 218
insn=1270, live_throughout: 7, 88, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1272, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 88
insn=1273, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1275, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 219
insn=1276, live_throughout: 7, 90, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 4, 219
insn=1277, live_throughout: 4, 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 5, 90
insn=1278, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 4, 5
insn=1285, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1286, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1287, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1288, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1289, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1290, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1291, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1292, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1293, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1294, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1295, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1296, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1297, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1298, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1299, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1300, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1301, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1302, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1303, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1304, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1305, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 220
insn=1306, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 87, 220
insn=1307, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1308, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1309, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1310, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1311, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1313, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1314, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1315, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1316, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 221
insn=1317, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 221
insn=1318, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1320, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1321, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1322, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 222
insn=1323, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 86, 222
insn=1324, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 85, 86
insn=2151, live_throughout: 7, 85, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1327, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1329, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1330, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1331, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 85
insn=1332, live_throughout: 7, 85, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1333, live_throughout: 7, 85, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 223
insn=1334, live_throughout: 7, 85, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 223
insn=1335, live_throughout: 7, 85, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1337, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 85
insn=1338, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1340, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 224
insn=1341, live_throughout: 7, 87, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 4, 224
insn=1342, live_throughout: 4, 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 5, 87
insn=1343, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 4, 5
insn=1353, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1355, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1356, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1357, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1358, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1359, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1360, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1361, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1362, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1363, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1364, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1365, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1366, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1367, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1368, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1369, live_throughout: 7, 140, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1370, live_throughout: 7, 140, 145, 149, 321, 322, 333, dead_or_set: 5, 142
insn=1371, live_throughout: 7, 140, 145, 149, 321, 322, 333, dead_or_set: 5
insn=1372, live_throughout: 7, 140, 145, 149, 321, 322, 333, dead_or_set: 
insn=1373, live_throughout: 7, 145, 149, 321, 322, 333, dead_or_set: 140, 142
insn=1374, live_throughout: 7, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1376, live_throughout: 7, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1378, live_throughout: 7, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=1379, live_throughout: 7, 142, 145, 149, 321, 322, 333, dead_or_set: 
insn=2192, live_throughout: 7, 145, 149, 321, 322, dead_or_set: 332, 333
insn=1381, live_throughout: 7, 145, 149, 321, 322, 332, dead_or_set: 
insn=1382, live_throughout: 7, 145, 149, 321, 322, 332, dead_or_set: 143
insn=1383, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1384, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1385, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1386, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1387, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1388, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1389, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1390, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1391, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1392, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1393, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1394, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1395, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1396, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1397, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1398, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1399, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1400, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1401, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1402, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1403, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1404, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1405, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1406, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1407, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1408, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1409, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 225
insn=1410, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 84, 225
insn=1411, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1412, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1413, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1414, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1415, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1417, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1418, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1419, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1420, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 226
insn=1421, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 226
insn=1422, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1424, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1425, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1426, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 227
insn=1427, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 83, 227
insn=1428, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 82, 83
insn=2153, live_throughout: 7, 82, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1431, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1433, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1434, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1435, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 82
insn=1436, live_throughout: 7, 82, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1437, live_throughout: 7, 82, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 228
insn=1438, live_throughout: 7, 82, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 228
insn=1439, live_throughout: 7, 82, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1441, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 82
insn=1442, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1444, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 229
insn=1445, live_throughout: 7, 84, 143, 145, 149, 321, 322, 332, dead_or_set: 4, 229
insn=1446, live_throughout: 4, 7, 143, 145, 149, 321, 322, 332, dead_or_set: 5, 84
insn=1447, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 4, 5
insn=1454, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1455, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1456, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1457, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1458, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1459, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1460, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1461, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1462, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1463, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1464, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1465, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1466, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1467, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1468, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1469, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1470, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1471, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1472, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1473, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1474, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 230
insn=1475, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 81, 230
insn=1476, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1477, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1478, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1479, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1480, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1482, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1483, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1484, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1485, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 231
insn=1486, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 231
insn=1487, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1489, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1490, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1491, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 232
insn=1492, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 80, 232
insn=1493, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 79, 80
insn=2155, live_throughout: 7, 79, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1496, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1498, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1499, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1500, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 79
insn=1501, live_throughout: 7, 79, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1502, live_throughout: 7, 79, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 233
insn=1503, live_throughout: 7, 79, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 233
insn=1504, live_throughout: 7, 79, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1506, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 79
insn=1507, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1509, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 234
insn=1510, live_throughout: 7, 81, 143, 145, 149, 321, 322, 332, dead_or_set: 4, 234
insn=1511, live_throughout: 4, 7, 143, 145, 149, 321, 322, 332, dead_or_set: 5, 81
insn=1512, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 4, 5
insn=1522, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1524, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1525, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1526, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1527, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1528, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1529, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1530, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1531, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1532, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1533, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1534, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1535, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1536, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1537, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1538, live_throughout: 7, 143, 145, 149, 321, 322, 332, dead_or_set: 
insn=1539, live_throughout: 7, 143, 149, 321, 322, 332, dead_or_set: 5, 145
insn=1540, live_throughout: 7, 143, 149, 321, 322, 332, dead_or_set: 5
insn=1541, live_throughout: 7, 143, 149, 321, 322, 332, dead_or_set: 
insn=1542, live_throughout: 7, 149, 321, 322, 332, dead_or_set: 143, 145
insn=1543, live_throughout: 7, 145, 149, 321, 322, 332, dead_or_set: 
insn=1545, live_throughout: 7, 145, 149, 321, 322, 332, dead_or_set: 
insn=1547, live_throughout: 7, 145, 149, 321, 322, 332, dead_or_set: 
insn=1548, live_throughout: 7, 145, 149, 321, 322, 332, dead_or_set: 
insn=2193, live_throughout: 7, 149, 321, 322, dead_or_set: 331, 332
insn=1550, live_throughout: 7, 149, 321, 322, 331, dead_or_set: 
insn=1551, live_throughout: 7, 149, 321, 322, 331, dead_or_set: 146
insn=1552, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1553, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1554, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1555, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1556, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1557, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1558, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1559, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1560, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1561, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1562, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1563, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1564, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1565, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1566, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1567, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1568, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1569, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1570, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1571, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1572, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1573, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1574, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1575, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1576, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1577, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1578, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1579, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 235
insn=1580, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 78, 235
insn=1581, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1582, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1583, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1584, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1585, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1587, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1588, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1589, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1590, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 236
insn=1591, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 236
insn=1592, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1594, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1595, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1596, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 237
insn=1597, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 77, 237
insn=1598, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 76, 77
insn=2157, live_throughout: 7, 76, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1601, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1603, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1604, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1605, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 76
insn=1606, live_throughout: 7, 76, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1607, live_throughout: 7, 76, 78, 146, 149, 321, 322, 331, dead_or_set: 238
insn=1608, live_throughout: 7, 76, 78, 146, 149, 321, 322, 331, dead_or_set: 238
insn=1609, live_throughout: 7, 76, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1611, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 76
insn=1612, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 
insn=1614, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 239
insn=1615, live_throughout: 7, 78, 146, 149, 321, 322, 331, dead_or_set: 4, 239
insn=1616, live_throughout: 4, 7, 146, 149, 321, 322, 331, dead_or_set: 5, 78
insn=1617, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 4, 5
insn=1624, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1625, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1626, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1627, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1628, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1629, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1630, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1631, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1632, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1633, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1634, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1635, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1636, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1637, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1638, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1639, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1640, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1641, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1642, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1643, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1644, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 240
insn=1645, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 75, 240
insn=1646, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1647, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1648, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1649, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1650, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1652, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1653, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1654, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1655, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 241
insn=1656, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 241
insn=1657, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1659, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1660, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1661, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 242
insn=1662, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 74, 242
insn=1663, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 73, 74
insn=2159, live_throughout: 7, 73, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1666, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1668, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1669, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1670, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 73
insn=1671, live_throughout: 7, 73, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1672, live_throughout: 7, 73, 75, 146, 149, 321, 322, 331, dead_or_set: 243
insn=1673, live_throughout: 7, 73, 75, 146, 149, 321, 322, 331, dead_or_set: 243
insn=1674, live_throughout: 7, 73, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1676, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 73
insn=1677, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 
insn=1679, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 244
insn=1680, live_throughout: 7, 75, 146, 149, 321, 322, 331, dead_or_set: 4, 244
insn=1681, live_throughout: 4, 7, 146, 149, 321, 322, 331, dead_or_set: 5, 75
insn=1682, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 4, 5
insn=1692, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1693, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1694, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1695, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1696, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1697, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1698, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1699, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1700, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1701, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1702, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1703, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1704, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1705, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1706, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1707, live_throughout: 7, 146, 149, 321, 322, 331, dead_or_set: 
insn=1708, live_throughout: 7, 146, 321, 322, 331, dead_or_set: 5, 149
insn=1709, live_throughout: 7, 146, 321, 322, 331, dead_or_set: 5
insn=1710, live_throughout: 7, 146, 321, 322, 331, dead_or_set: 
insn=1711, live_throughout: 7, 321, 322, 331, dead_or_set: 146, 149
insn=1712, live_throughout: 7, 149, 321, 322, 331, dead_or_set: 
insn=1714, live_throughout: 7, 149, 321, 322, 331, dead_or_set: 
insn=1716, live_throughout: 7, 149, 321, 322, 331, dead_or_set: 
insn=1717, live_throughout: 7, 149, 321, 322, 331, dead_or_set: 
init_insns for 151: (insn_list:REG_DEP_TRUE 84 (nil))
init_insns for 154: (insn_list:REG_DEP_TRUE 142 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 194 (nil))
init_insns for 158: (insn_list:REG_DEP_TRUE 232 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 263 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 311 (nil))
init_insns for 165: (insn_list:REG_DEP_TRUE 394 (nil))
init_insns for 168: (insn_list:REG_DEP_TRUE 423 (nil))
init_insns for 170: (insn_list:REG_DEP_TRUE 459 (nil))
init_insns for 173: (insn_list:REG_DEP_TRUE 488 (nil))
init_insns for 175: (insn_list:REG_DEP_TRUE 563 (nil))
init_insns for 176: (insn_list:REG_DEP_TRUE 574 (nil))
init_insns for 178: (insn_list:REG_DEP_TRUE 592 (nil))
init_insns for 179: (insn_list:REG_DEP_TRUE 598 (nil))
init_insns for 180: (insn_list:REG_DEP_TRUE 628 (nil))
init_insns for 181: (insn_list:REG_DEP_TRUE 639 (nil))
init_insns for 183: (insn_list:REG_DEP_TRUE 657 (nil))
init_insns for 184: (insn_list:REG_DEP_TRUE 663 (nil))
init_insns for 185: (insn_list:REG_DEP_TRUE 733 (nil))
init_insns for 186: (insn_list:REG_DEP_TRUE 744 (nil))
init_insns for 187: (insn_list:REG_DEP_TRUE 750 (nil))
init_insns for 188: (insn_list:REG_DEP_TRUE 762 (nil))
init_insns for 189: (insn_list:REG_DEP_TRUE 768 (nil))
init_insns for 190: (insn_list:REG_DEP_TRUE 798 (nil))
init_insns for 191: (insn_list:REG_DEP_TRUE 809 (nil))
init_insns for 192: (insn_list:REG_DEP_TRUE 815 (nil))
init_insns for 193: (insn_list:REG_DEP_TRUE 827 (nil))
init_insns for 194: (insn_list:REG_DEP_TRUE 833 (nil))
init_insns for 195: (insn_list:REG_DEP_TRUE 902 (nil))
init_insns for 196: (insn_list:REG_DEP_TRUE 913 (nil))
init_insns for 197: (insn_list:REG_DEP_TRUE 919 (nil))
init_insns for 198: (insn_list:REG_DEP_TRUE 931 (nil))
init_insns for 199: (insn_list:REG_DEP_TRUE 937 (nil))
init_insns for 200: (insn_list:REG_DEP_TRUE 967 (nil))
init_insns for 201: (insn_list:REG_DEP_TRUE 978 (nil))
init_insns for 202: (insn_list:REG_DEP_TRUE 984 (nil))
init_insns for 203: (insn_list:REG_DEP_TRUE 996 (nil))
init_insns for 204: (insn_list:REG_DEP_TRUE 1002 (nil))
init_insns for 205: (insn_list:REG_DEP_TRUE 1071 (nil))
init_insns for 206: (insn_list:REG_DEP_TRUE 1082 (nil))
init_insns for 207: (insn_list:REG_DEP_TRUE 1088 (nil))
init_insns for 208: (insn_list:REG_DEP_TRUE 1100 (nil))
init_insns for 209: (insn_list:REG_DEP_TRUE 1106 (nil))
init_insns for 210: (insn_list:REG_DEP_TRUE 1136 (nil))
init_insns for 211: (insn_list:REG_DEP_TRUE 1147 (nil))
init_insns for 212: (insn_list:REG_DEP_TRUE 1153 (nil))
init_insns for 213: (insn_list:REG_DEP_TRUE 1165 (nil))
init_insns for 214: (insn_list:REG_DEP_TRUE 1171 (nil))
init_insns for 215: (insn_list:REG_DEP_TRUE 1240 (nil))
init_insns for 216: (insn_list:REG_DEP_TRUE 1251 (nil))
init_insns for 217: (insn_list:REG_DEP_TRUE 1257 (nil))
init_insns for 218: (insn_list:REG_DEP_TRUE 1269 (nil))
init_insns for 219: (insn_list:REG_DEP_TRUE 1275 (nil))
init_insns for 220: (insn_list:REG_DEP_TRUE 1305 (nil))
init_insns for 221: (insn_list:REG_DEP_TRUE 1316 (nil))
init_insns for 222: (insn_list:REG_DEP_TRUE 1322 (nil))
init_insns for 223: (insn_list:REG_DEP_TRUE 1334 (nil))
init_insns for 224: (insn_list:REG_DEP_TRUE 1340 (nil))
init_insns for 225: (insn_list:REG_DEP_TRUE 1409 (nil))
init_insns for 226: (insn_list:REG_DEP_TRUE 1420 (nil))
init_insns for 227: (insn_list:REG_DEP_TRUE 1426 (nil))
init_insns for 228: (insn_list:REG_DEP_TRUE 1438 (nil))
init_insns for 229: (insn_list:REG_DEP_TRUE 1444 (nil))
init_insns for 230: (insn_list:REG_DEP_TRUE 1474 (nil))
init_insns for 231: (insn_list:REG_DEP_TRUE 1485 (nil))
init_insns for 232: (insn_list:REG_DEP_TRUE 1491 (nil))
init_insns for 233: (insn_list:REG_DEP_TRUE 1503 (nil))
init_insns for 234: (insn_list:REG_DEP_TRUE 1509 (nil))
init_insns for 235: (insn_list:REG_DEP_TRUE 1579 (nil))
init_insns for 236: (insn_list:REG_DEP_TRUE 1590 (nil))
init_insns for 237: (insn_list:REG_DEP_TRUE 1596 (nil))
init_insns for 238: (insn_list:REG_DEP_TRUE 1608 (nil))
init_insns for 239: (insn_list:REG_DEP_TRUE 1614 (nil))
init_insns for 240: (insn_list:REG_DEP_TRUE 1644 (nil))
init_insns for 241: (insn_list:REG_DEP_TRUE 1655 (nil))
init_insns for 242: (insn_list:REG_DEP_TRUE 1661 (nil))
init_insns for 243: (insn_list:REG_DEP_TRUE 1673 (nil))
init_insns for 244: (insn_list:REG_DEP_TRUE 1679 (nil))
init_insns for 252: (insn_list:REG_DEP_TRUE 78 (nil))
init_insns for 260: (insn_list:REG_DEP_TRUE 494 (nil))
init_insns for 261: (insn_list:REG_DEP_TRUE 276 (nil))
init_insns for 275: (insn_list:REG_DEP_TRUE 429 (nil))
init_insns for 321: (insn_list:REG_DEP_TRUE 281 (nil))
init_insns for 322: (insn_list:REG_DEP_TRUE 329 (nil))
      Slot 1 (freq,size): a124r133(8,8)
      Slot 2 (freq,size): a97r136(8,8)
      Slot 3 (freq,size): a72r139(8,8)
      Slot 4 (freq,size): a48r142(8,8)
      Slot 5 (freq,size): a25r145(8,8)
      Slot 6 (freq,size): a2r149(8,8)
      Assigning 149(freq=8) a new slot 5
      Assigning 145(freq=8) a new slot 4
      Assigning 142(freq=8) a new slot 3
      Assigning 139(freq=8) a new slot 2
      Assigning 136(freq=8) a new slot 1
      Assigning 133(freq=8) a new slot 0
changing reg in insn 191
changing reg in insn 196
changing reg in insn 193
changing reg in insn 192
changing reg in insn 194
changing reg in insn 168
changing reg in insn 172
changing reg in insn 186
changing reg in insn 180
changing reg in insn 169
changing reg in insn 139
changing reg in insn 144
changing reg in insn 141
changing reg in insn 140
changing reg in insn 142
changing reg in insn 116
changing reg in insn 120
changing reg in insn 134
changing reg in insn 128
changing reg in insn 117
changing reg in insn 89
changing reg in insn 222
changing reg in insn 219
changing reg in insn 218
changing reg in insn 90
changing reg in insn 237
changing reg in insn 227
changing reg in insn 363
changing reg in insn 361
changing reg in insn 238
changing reg in insn 368
changing reg in insn 530
changing reg in insn 527
changing reg in insn 526
changing reg in insn 369
changing reg in insn 537
changing reg in insn 699
changing reg in insn 696
changing reg in insn 695
changing reg in insn 538
changing reg in insn 1670
changing reg in insn 1663
changing reg in insn 1676
changing reg in insn 1672
changing reg in insn 1671
changing reg in insn 1673
changing reg in insn 1662
changing reg in insn 1663
changing reg in insn 1645
changing reg in insn 1649
changing reg in insn 1681
changing reg in insn 1673
changing reg in insn 1670
changing reg in insn 1662
changing reg in insn 1662
changing reg in insn 1662
changing reg in insn 1659
changing reg in insn 1652
changing reg in insn 1646
changing reg in insn 1672
changing reg in insn 1605
changing reg in insn 1598
changing reg in insn 1611
changing reg in insn 1607
changing reg in insn 1606
changing reg in insn 1608
changing reg in insn 1597
changing reg in insn 1598
changing reg in insn 1580
changing reg in insn 1584
changing reg in insn 1616
changing reg in insn 1608
changing reg in insn 1605
changing reg in insn 1597
changing reg in insn 1597
changing reg in insn 1597
changing reg in insn 1594
changing reg in insn 1587
changing reg in insn 1581
changing reg in insn 1607
changing reg in insn 1500
changing reg in insn 1493
changing reg in insn 1506
changing reg in insn 1502
changing reg in insn 1501
changing reg in insn 1503
changing reg in insn 1492
changing reg in insn 1493
changing reg in insn 1475
changing reg in insn 1479
changing reg in insn 1511
changing reg in insn 1503
changing reg in insn 1500
changing reg in insn 1492
changing reg in insn 1492
changing reg in insn 1492
changing reg in insn 1489
changing reg in insn 1482
changing reg in insn 1476
changing reg in insn 1502
changing reg in insn 1435
changing reg in insn 1428
changing reg in insn 1441
changing reg in insn 1437
changing reg in insn 1436
changing reg in insn 1438
changing reg in insn 1427
changing reg in insn 1428
changing reg in insn 1410
changing reg in insn 1414
changing reg in insn 1446
changing reg in insn 1438
changing reg in insn 1435
changing reg in insn 1427
changing reg in insn 1427
changing reg in insn 1427
changing reg in insn 1424
changing reg in insn 1417
changing reg in insn 1411
changing reg in insn 1437
changing reg in insn 1331
changing reg in insn 1324
changing reg in insn 1337
changing reg in insn 1333
changing reg in insn 1332
changing reg in insn 1334
changing reg in insn 1323
changing reg in insn 1324
changing reg in insn 1306
changing reg in insn 1310
changing reg in insn 1342
changing reg in insn 1334
changing reg in insn 1331
changing reg in insn 1323
changing reg in insn 1323
changing reg in insn 1323
changing reg in insn 1320
changing reg in insn 1313
changing reg in insn 1307
changing reg in insn 1333
changing reg in insn 1266
changing reg in insn 1259
changing reg in insn 1272
changing reg in insn 1268
changing reg in insn 1267
changing reg in insn 1269
changing reg in insn 1258
changing reg in insn 1259
changing reg in insn 1241
changing reg in insn 1245
changing reg in insn 1277
changing reg in insn 1269
changing reg in insn 1266
changing reg in insn 1258
changing reg in insn 1258
changing reg in insn 1258
changing reg in insn 1255
changing reg in insn 1248
changing reg in insn 1242
changing reg in insn 1268
changing reg in insn 1162
changing reg in insn 1155
changing reg in insn 1168
changing reg in insn 1164
changing reg in insn 1163
changing reg in insn 1165
changing reg in insn 1154
changing reg in insn 1155
changing reg in insn 1137
changing reg in insn 1141
changing reg in insn 1173
changing reg in insn 1165
changing reg in insn 1162
changing reg in insn 1154
changing reg in insn 1154
changing reg in insn 1154
changing reg in insn 1151
changing reg in insn 1144
changing reg in insn 1138
changing reg in insn 1164
changing reg in insn 1097
changing reg in insn 1090
changing reg in insn 1103
changing reg in insn 1099
changing reg in insn 1098
changing reg in insn 1100
changing reg in insn 1089
changing reg in insn 1090
changing reg in insn 1072
changing reg in insn 1076
changing reg in insn 1108
changing reg in insn 1100
changing reg in insn 1097
changing reg in insn 1089
changing reg in insn 1089
changing reg in insn 1089
changing reg in insn 1086
changing reg in insn 1079
changing reg in insn 1073
changing reg in insn 1099
changing reg in insn 993
changing reg in insn 986
changing reg in insn 999
changing reg in insn 995
changing reg in insn 994
changing reg in insn 996
changing reg in insn 985
changing reg in insn 986
changing reg in insn 968
changing reg in insn 972
changing reg in insn 1004
changing reg in insn 996
changing reg in insn 993
changing reg in insn 985
changing reg in insn 985
changing reg in insn 985
changing reg in insn 982
changing reg in insn 975
changing reg in insn 969
changing reg in insn 995
changing reg in insn 928
changing reg in insn 921
changing reg in insn 934
changing reg in insn 930
changing reg in insn 929
changing reg in insn 931
changing reg in insn 920
changing reg in insn 921
changing reg in insn 903
changing reg in insn 907
changing reg in insn 939
changing reg in insn 931
changing reg in insn 928
changing reg in insn 920
changing reg in insn 920
changing reg in insn 920
changing reg in insn 917
changing reg in insn 910
changing reg in insn 904
changing reg in insn 930
changing reg in insn 824
changing reg in insn 817
changing reg in insn 830
changing reg in insn 826
changing reg in insn 825
changing reg in insn 827
changing reg in insn 816
changing reg in insn 817
changing reg in insn 799
changing reg in insn 803
changing reg in insn 835
changing reg in insn 827
changing reg in insn 824
changing reg in insn 816
changing reg in insn 816
changing reg in insn 816
changing reg in insn 813
changing reg in insn 806
changing reg in insn 800
changing reg in insn 826
changing reg in insn 759
changing reg in insn 752
changing reg in insn 765
changing reg in insn 761
changing reg in insn 760
changing reg in insn 762
changing reg in insn 751
changing reg in insn 752
changing reg in insn 734
changing reg in insn 738
changing reg in insn 770
changing reg in insn 762
changing reg in insn 759
changing reg in insn 751
changing reg in insn 751
changing reg in insn 751
changing reg in insn 748
changing reg in insn 741
changing reg in insn 735
changing reg in insn 761
changing reg in insn 654
changing reg in insn 647
changing reg in insn 660
changing reg in insn 656
changing reg in insn 655
changing reg in insn 657
changing reg in insn 646
changing reg in insn 647
changing reg in insn 629
changing reg in insn 646
changing reg in insn 646
changing reg in insn 646
changing reg in insn 633
changing reg in insn 665
changing reg in insn 657
changing reg in insn 654
changing reg in insn 643
changing reg in insn 636
changing reg in insn 630
changing reg in insn 656
changing reg in insn 589
changing reg in insn 582
changing reg in insn 595
changing reg in insn 591
changing reg in insn 590
changing reg in insn 592
changing reg in insn 581
changing reg in insn 582
changing reg in insn 564
changing reg in insn 581
changing reg in insn 581
changing reg in insn 581
changing reg in insn 568
changing reg in insn 600
changing reg in insn 592
changing reg in insn 589
changing reg in insn 578
changing reg in insn 571
changing reg in insn 565
changing reg in insn 591
changing reg in insn 485
changing reg in insn 478
changing reg in insn 491
changing reg in insn 487
changing reg in insn 486
changing reg in insn 488
changing reg in insn 477
changing reg in insn 478
changing reg in insn 460
changing reg in insn 477
changing reg in insn 477
changing reg in insn 477
changing reg in insn 464
changing reg in insn 496
changing reg in insn 488
changing reg in insn 485
changing reg in insn 474
changing reg in insn 467
changing reg in insn 461
changing reg in insn 487
changing reg in insn 420
changing reg in insn 413
changing reg in insn 426
changing reg in insn 422
changing reg in insn 421
changing reg in insn 423
changing reg in insn 412
changing reg in insn 413
changing reg in insn 395
changing reg in insn 412
changing reg in insn 412
changing reg in insn 412
changing reg in insn 399
changing reg in insn 431
changing reg in insn 423
changing reg in insn 420
changing reg in insn 409
changing reg in insn 402
changing reg in insn 396
changing reg in insn 422
changing reg in insn 325
changing reg in insn 326
changing reg in insn 312
changing reg in insn 325
changing reg in insn 325
changing reg in insn 325
changing reg in insn 316
changing reg in insn 331
changing reg in insn 322
changing reg in insn 319
changing reg in insn 313
changing reg in insn 277
changing reg in insn 278
changing reg in insn 264
changing reg in insn 277
changing reg in insn 277
changing reg in insn 277
changing reg in insn 268
changing reg in insn 283
changing reg in insn 274
changing reg in insn 271
changing reg in insn 265
changing reg in insn 71
changing reg in insn 2176
changing reg in insn 2172
changing reg in insn 75
changing reg in insn 74
changing reg in insn 62
changing reg in insn 2169
changing reg in insn 66
changing reg in insn 65
changing reg in insn 53
changing reg in insn 2167
changing reg in insn 57
changing reg in insn 56
changing reg in insn 706
changing reg in insn 866
changing reg in insn 707
changing reg in insn 875
changing reg in insn 1035
changing reg in insn 876
changing reg in insn 1044
changing reg in insn 1204
changing reg in insn 1045
changing reg in insn 1213
changing reg in insn 1373
changing reg in insn 1214
changing reg in insn 1382
changing reg in insn 1542
changing reg in insn 1383
changing reg in insn 1551
changing reg in insn 1711
changing reg in insn 1552
changing reg in insn 2
changing reg in insn 2161
changing reg in insn 84
changing reg in insn 85
changing reg in insn 115
changing reg in insn 116
changing reg in insn 142
changing reg in insn 139
changing reg in insn 141
changing reg in insn 141
changing reg in insn 142
changing reg in insn 167
changing reg in insn 168
changing reg in insn 194
changing reg in insn 191
changing reg in insn 193
changing reg in insn 193
changing reg in insn 194
changing reg in insn 232
changing reg in insn 233
changing reg in insn 263
changing reg in insn 264
changing reg in insn 311
changing reg in insn 312
changing reg in insn 394
changing reg in insn 395
changing reg in insn 422
changing reg in insn 423
changing reg in insn 459
changing reg in insn 460
changing reg in insn 487
changing reg in insn 488
changing reg in insn 563
changing reg in insn 564
changing reg in insn 574
changing reg in insn 575
changing reg in insn 591
changing reg in insn 592
changing reg in insn 598
changing reg in insn 599
changing reg in insn 628
changing reg in insn 629
changing reg in insn 639
changing reg in insn 640
changing reg in insn 656
changing reg in insn 657
changing reg in insn 663
changing reg in insn 664
changing reg in insn 733
changing reg in insn 734
changing reg in insn 744
changing reg in insn 745
changing reg in insn 750
changing reg in insn 751
changing reg in insn 761
changing reg in insn 762
changing reg in insn 768
changing reg in insn 769
changing reg in insn 798
changing reg in insn 799
changing reg in insn 809
changing reg in insn 810
changing reg in insn 815
changing reg in insn 816
changing reg in insn 826
changing reg in insn 827
changing reg in insn 833
changing reg in insn 834
changing reg in insn 902
changing reg in insn 903
changing reg in insn 913
changing reg in insn 914
changing reg in insn 919
changing reg in insn 920
changing reg in insn 930
changing reg in insn 931
changing reg in insn 937
changing reg in insn 938
changing reg in insn 967
changing reg in insn 968
changing reg in insn 978
changing reg in insn 979
changing reg in insn 984
changing reg in insn 985
changing reg in insn 995
changing reg in insn 996
changing reg in insn 1002
changing reg in insn 1003
changing reg in insn 1071
changing reg in insn 1072
changing reg in insn 1082
changing reg in insn 1083
changing reg in insn 1088
changing reg in insn 1089
changing reg in insn 1099
changing reg in insn 1100
changing reg in insn 1106
changing reg in insn 1107
changing reg in insn 1136
changing reg in insn 1137
changing reg in insn 1147
changing reg in insn 1148
changing reg in insn 1153
changing reg in insn 1154
changing reg in insn 1164
changing reg in insn 1165
changing reg in insn 1171
changing reg in insn 1172
changing reg in insn 1240
changing reg in insn 1241
changing reg in insn 1251
changing reg in insn 1252
changing reg in insn 1257
changing reg in insn 1258
changing reg in insn 1268
changing reg in insn 1269
changing reg in insn 1275
changing reg in insn 1276
changing reg in insn 1305
changing reg in insn 1306
changing reg in insn 1316
changing reg in insn 1317
changing reg in insn 1322
changing reg in insn 1323
changing reg in insn 1333
changing reg in insn 1334
changing reg in insn 1340
changing reg in insn 1341
changing reg in insn 1409
changing reg in insn 1410
changing reg in insn 1420
changing reg in insn 1421
changing reg in insn 1426
changing reg in insn 1427
changing reg in insn 1437
changing reg in insn 1438
changing reg in insn 1444
changing reg in insn 1445
changing reg in insn 1474
changing reg in insn 1475
changing reg in insn 1485
changing reg in insn 1486
changing reg in insn 1491
changing reg in insn 1492
changing reg in insn 1502
changing reg in insn 1503
changing reg in insn 1509
changing reg in insn 1510
changing reg in insn 1579
changing reg in insn 1580
changing reg in insn 1590
changing reg in insn 1591
changing reg in insn 1596
changing reg in insn 1597
changing reg in insn 1607
changing reg in insn 1608
changing reg in insn 1614
changing reg in insn 1615
changing reg in insn 1644
changing reg in insn 1645
changing reg in insn 1655
changing reg in insn 1656
changing reg in insn 1661
changing reg in insn 1662
changing reg in insn 1672
changing reg in insn 1673
changing reg in insn 1679
changing reg in insn 1680
changing reg in insn 78
changing reg in insn 471
changing reg in insn 406
changing reg in insn 79
changing reg in insn 2161
changing reg in insn 2193
changing reg in insn 2162
changing reg in insn 13
changing reg in insn 1560
changing reg in insn 1559
changing reg in insn 1557
changing reg in insn 1554
changing reg in insn 1704
changing reg in insn 1702
changing reg in insn 2162
changing reg in insn 2192
changing reg in insn 2163
changing reg in insn 2193
changing reg in insn 22
changing reg in insn 1390
changing reg in insn 1389
changing reg in insn 1388
changing reg in insn 1385
changing reg in insn 1535
changing reg in insn 1533
changing reg in insn 2163
changing reg in insn 2191
changing reg in insn 2164
changing reg in insn 2192
changing reg in insn 30
changing reg in insn 1221
changing reg in insn 1220
changing reg in insn 1219
changing reg in insn 1216
changing reg in insn 1366
changing reg in insn 1364
changing reg in insn 2164
changing reg in insn 2190
changing reg in insn 2165
changing reg in insn 2191
changing reg in insn 38
changing reg in insn 1052
changing reg in insn 1051
changing reg in insn 1050
changing reg in insn 1047
changing reg in insn 1197
changing reg in insn 1195
changing reg in insn 2165
changing reg in insn 2189
changing reg in insn 2166
changing reg in insn 2190
changing reg in insn 46
changing reg in insn 883
changing reg in insn 882
changing reg in insn 881
changing reg in insn 878
changing reg in insn 1028
changing reg in insn 1026
changing reg in insn 2188
changing reg in insn 2166
changing reg in insn 2189
changing reg in insn 2168
changing reg in insn 54
changing reg in insn 714
changing reg in insn 713
changing reg in insn 712
changing reg in insn 709
changing reg in insn 859
changing reg in insn 857
changing reg in insn 2186
changing reg in insn 2167
changing reg in insn 699
changing reg in insn 2170
changing reg in insn 62
changing reg in insn 61
changing reg in insn 563
changing reg in insn 551
changing reg in insn 541
changing reg in insn 540
changing reg in insn 537
changing reg in insn 536
changing reg in insn 628
changing reg in insn 616
changing reg in insn 692
changing reg in insn 690
changing reg in insn 687
changing reg in insn 564
changing reg in insn 563
changing reg in insn 629
changing reg in insn 628
changing reg in insn 2187
changing reg in insn 2168
changing reg in insn 2188
changing reg in insn 2171
changing reg in insn 63
changing reg in insn 544
changing reg in insn 543
changing reg in insn 542
changing reg in insn 539
changing reg in insn 688
changing reg in insn 686
changing reg in insn 2183
changing reg in insn 2180
changing reg in insn 2169
changing reg in insn 530
changing reg in insn 2177
changing reg in insn 2173
changing reg in insn 71
changing reg in insn 70
changing reg in insn 394
changing reg in insn 382
changing reg in insn 372
changing reg in insn 371
changing reg in insn 368
changing reg in insn 367
changing reg in insn 459
changing reg in insn 447
changing reg in insn 523
changing reg in insn 521
changing reg in insn 518
changing reg in insn 395
changing reg in insn 394
changing reg in insn 460
changing reg in insn 459
changing reg in insn 2184
changing reg in insn 2181
changing reg in insn 2170
changing reg in insn 2186
changing reg in insn 2178
changing reg in insn 2174
changing reg in insn 2185
changing reg in insn 2182
changing reg in insn 2171
changing reg in insn 2187
changing reg in insn 2179
changing reg in insn 2175
changing reg in insn 72
changing reg in insn 375
changing reg in insn 374
changing reg in insn 373
changing reg in insn 370
changing reg in insn 519
changing reg in insn 517
changing reg in insn 2176
changing reg in insn 227
changing reg in insn 263
changing reg in insn 251
changing reg in insn 241
changing reg in insn 240
changing reg in insn 237
changing reg in insn 236
changing reg in insn 232
changing reg in insn 231
changing reg in insn 311
changing reg in insn 299
changing reg in insn 358
changing reg in insn 356
changing reg in insn 353
changing reg in insn 264
changing reg in insn 263
changing reg in insn 232
changing reg in insn 312
changing reg in insn 311
changing reg in insn 2177
changing reg in insn 2183
changing reg in insn 2178
changing reg in insn 2184
changing reg in insn 2179
changing reg in insn 2185
changing reg in insn 244
changing reg in insn 243
changing reg in insn 242
changing reg in insn 239
changing reg in insn 234
changing reg in insn 354
changing reg in insn 352
changing reg in insn 2172
changing reg in insn 222
changing reg in insn 115
changing reg in insn 103
changing reg in insn 93
changing reg in insn 92
changing reg in insn 89
changing reg in insn 88
changing reg in insn 84
changing reg in insn 83
changing reg in insn 167
changing reg in insn 155
changing reg in insn 215
changing reg in insn 213
changing reg in insn 210
changing reg in insn 116
changing reg in insn 84
changing reg in insn 168
changing reg in insn 2173
changing reg in insn 2180
changing reg in insn 2174
changing reg in insn 2181
changing reg in insn 2175
changing reg in insn 2182
changing reg in insn 96
changing reg in insn 95
changing reg in insn 94
changing reg in insn 91
changing reg in insn 86
changing reg in insn 211
changing reg in insn 209
Spilling for insn 3.
Spilling for insn 12.
Using reg 0 for reload 0
Using reg 0 for reload 1
Spilling for insn 21.
Using reg 0 for reload 0
Using reg 0 for reload 1
Spilling for insn 29.
Using reg 0 for reload 0
Using reg 0 for reload 1
Spilling for insn 37.
Using reg 0 for reload 0
Using reg 0 for reload 1
Spilling for insn 45.
Using reg 0 for reload 0
Using reg 0 for reload 1
Spilling for insn 53.
Using reg 0 for reload 0
Spilling for insn 62.
Spilling for insn 71.
Spilling for insn 84.
Spilling for insn 89.
Spilling for insn 115.
Spilling for insn 139.
Spilling for insn 142.
Spilling for insn 167.
Spilling for insn 191.
Spilling for insn 194.
Spilling for insn 232.
Spilling for insn 237.
Spilling for insn 263.
Spilling for insn 277.
Spilling for insn 311.
Spilling for insn 325.
Spilling for insn 368.
Spilling for insn 394.
Spilling for insn 412.
Spilling for insn 420.
Spilling for insn 423.
Spilling for insn 459.
Spilling for insn 477.
Spilling for insn 485.
Spilling for insn 488.
Spilling for insn 537.
Spilling for insn 563.
Spilling for insn 581.
Spilling for insn 589.
Spilling for insn 592.
Spilling for insn 628.
Spilling for insn 646.
Spilling for insn 654.
Spilling for insn 657.
Spilling for insn 706.
Using reg 0 for reload 0
Spilling for insn 733.
Using reg 0 for reload 0
Spilling for insn 759.
Spilling for insn 762.
Spilling for insn 798.
Using reg 0 for reload 0
Spilling for insn 824.
Spilling for insn 827.
Spilling for insn 863.
Spilling for insn 866.
Spilling for insn 871.
Spilling for insn 875.
Using reg 0 for reload 0
Spilling for insn 902.
Using reg 0 for reload 0
Spilling for insn 928.
Spilling for insn 931.
Spilling for insn 967.
Using reg 0 for reload 0
Spilling for insn 993.
Spilling for insn 996.
Spilling for insn 1032.
Spilling for insn 1035.
Spilling for insn 1040.
Spilling for insn 1044.
Using reg 0 for reload 0
Spilling for insn 1071.
Using reg 0 for reload 0
Spilling for insn 1097.
Spilling for insn 1100.
Spilling for insn 1136.
Using reg 0 for reload 0
Spilling for insn 1162.
Spilling for insn 1165.
Spilling for insn 1201.
Spilling for insn 1204.
Spilling for insn 1209.
Spilling for insn 1213.
Using reg 0 for reload 0
Spilling for insn 1240.
Using reg 0 for reload 0
Spilling for insn 1266.
Spilling for insn 1269.
Spilling for insn 1305.
Using reg 0 for reload 0
Spilling for insn 1331.
Spilling for insn 1334.
Spilling for insn 1370.
Spilling for insn 1373.
Spilling for insn 1378.
Spilling for insn 1382.
Using reg 0 for reload 0
Spilling for insn 1409.
Using reg 0 for reload 0
Spilling for insn 1435.
Spilling for insn 1438.
Spilling for insn 1474.
Using reg 0 for reload 0
Spilling for insn 1500.
Spilling for insn 1503.
Spilling for insn 1539.
Spilling for insn 1542.
Spilling for insn 1547.
Spilling for insn 1551.
Using reg 0 for reload 0
Spilling for insn 1579.
Using reg 0 for reload 0
Spilling for insn 1605.
Spilling for insn 1608.
Spilling for insn 1644.
Using reg 0 for reload 0
Spilling for insn 1670.
Spilling for insn 1673.
Spilling for insn 1708.
Spilling for insn 1711.
Spilling for insn 1716.
deleting insn with uid = 494.
deleting insn with uid = 276.
deleting insn with uid = 429.
deleting insn with uid = 281.
deleting insn with uid = 329.

Reloads for insn # 3
Reload 0: reload_out (DI) = (reg/v/f:DI 149 [ __x ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/v/f:DI 149 [ __x ])

Reloads for insn # 12
Reload 0: reload_in (DI) = (reg/v/f:DI 149 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 149 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_out (DI) = (reg/v/f:DI 145 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg/v/f:DI 145 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 2: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 149 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 149 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 21
Reload 0: reload_in (DI) = (reg/v/f:DI 145 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 145 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_out (DI) = (reg/v/f:DI 142 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg/v/f:DI 142 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 2: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 145 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 145 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 29
Reload 0: reload_in (DI) = (reg/v/f:DI 142 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 142 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_out (DI) = (reg/v/f:DI 139 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg/v/f:DI 139 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 2: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 142 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 142 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 37
Reload 0: reload_in (DI) = (reg/v/f:DI 139 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 139 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_out (DI) = (reg/v/f:DI 136 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg/v/f:DI 136 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 2: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 139 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 139 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 45
Reload 0: reload_in (DI) = (reg/v/f:DI 136 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 136 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_out (DI) = (reg/v/f:DI 133 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg/v/f:DI 133 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 2: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 136 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 136 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 53
Reload 0: reload_in (DI) = (reg/v/f:DI 133 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 133 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 133 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 133 [ __x ])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 62
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 71
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 84
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 89
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 115
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 139
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:152 <variable>._M_value_field.second._M_dataplus._M_p ] [152])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:152 <variable>._M_value_field.second._M_dataplus._M_p ] [152])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 142
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:152 <variable>._M_value_field.second._M_dataplus._M_p ] [152])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:152 <variable>._M_value_field.second._M_dataplus._M_p ] [152])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 167
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 191
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:155 <variable>._M_value_field.first._M_dataplus._M_p ] [155])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:155 <variable>._M_value_field.first._M_dataplus._M_p ] [155])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 194
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:155 <variable>._M_value_field.first._M_dataplus._M_p ] [155])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:155 <variable>._M_value_field.first._M_dataplus._M_p ] [155])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 232
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 237
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 263
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 277
Reload 0: reload_in (SI) = (const_int -1 [0xffffffffffffffff])
	reload_out (SI) = (reg:SI 0 ax [orig:123 D.39389 ] [123])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0), can't combine
	reload_in_reg: (reg:SI 261)
	reload_out_reg: (reg:SI 0 ax [orig:123 D.39389 ] [123])
	reload_reg_rtx: (reg:SI 0 ax [orig:123 D.39389 ] [123])

Reloads for insn # 311
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 325
Reload 0: reload_in (SI) = (const_int -1 [0xffffffffffffffff])
	reload_out (SI) = (reg:SI 0 ax [orig:121 D.39435 ] [121])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0), can't combine
	reload_in_reg: (reg:SI 261)
	reload_out_reg: (reg:SI 0 ax [orig:121 D.39435 ] [121])
	reload_reg_rtx: (reg:SI 0 ax [orig:121 D.39435 ] [121])

Reloads for insn # 368
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 394
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 412
Reload 0: reload_in (SI) = (const_int -1 [0xffffffffffffffff])
	reload_out (SI) = (reg:SI 0 ax [orig:119 D.39489 ] [119])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0), can't combine
	reload_in_reg: (reg:SI 261)
	reload_out_reg: (reg:SI 0 ax [orig:119 D.39489 ] [119])
	reload_reg_rtx: (reg:SI 0 ax [orig:119 D.39489 ] [119])

Reloads for insn # 420
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 423
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 459
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 477
Reload 0: reload_in (SI) = (const_int -1 [0xffffffffffffffff])
	reload_out (SI) = (reg:SI 0 ax [orig:116 D.39535 ] [116])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0), can't combine
	reload_in_reg: (reg:SI 261)
	reload_out_reg: (reg:SI 0 ax [orig:116 D.39535 ] [116])
	reload_reg_rtx: (reg:SI 0 ax [orig:116 D.39535 ] [116])

Reloads for insn # 485
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 488
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 537
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 563
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 581
Reload 0: reload_in (SI) = (const_int -1 [0xffffffffffffffff])
	reload_out (SI) = (reg:SI 0 ax [orig:113 D.39589 ] [113])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0), can't combine
	reload_in_reg: (reg:SI 261)
	reload_out_reg: (reg:SI 0 ax [orig:113 D.39589 ] [113])
	reload_reg_rtx: (reg:SI 0 ax [orig:113 D.39589 ] [113])

Reloads for insn # 589
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 592
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 628
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 646
Reload 0: reload_in (SI) = (const_int -1 [0xffffffffffffffff])
	reload_out (SI) = (reg:SI 0 ax [orig:110 D.39635 ] [110])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0), can't combine
	reload_in_reg: (reg:SI 261)
	reload_out_reg: (reg:SI 0 ax [orig:110 D.39635 ] [110])
	reload_reg_rtx: (reg:SI 0 ax [orig:110 D.39635 ] [110])

Reloads for insn # 654
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 657
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 706
Reload 0: reload_in (DI) = (reg/v/f:DI 133 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 133 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 133 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 133 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 733
Reload 0: reload_in (DI) = (reg/v/f:DI 133 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 133 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 133 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 133 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 759
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 762
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 798
Reload 0: reload_in (DI) = (reg/v/f:DI 133 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 133 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 133 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 133 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 824
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 827
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 863
Reload 0: reload_in (DI) = (reg/v/f:DI 133 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (reg/v/f:DI 133 [ __x ])

Reloads for insn # 866
Reload 0: reload_out (DI) = (reg/v/f:DI 133 [ __x ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/v/f:DI 133 [ __x ])

Reloads for insn # 871
Reload 0: reload_in (DI) = (reg/v/f:DI 133 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (reg/v/f:DI 133 [ __x ])

Reloads for insn # 875
Reload 0: reload_in (DI) = (reg/v/f:DI 136 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 136 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 136 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 136 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 902
Reload 0: reload_in (DI) = (reg/v/f:DI 136 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 136 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 136 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 136 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 928
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 931
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 967
Reload 0: reload_in (DI) = (reg/v/f:DI 136 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 136 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 136 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 136 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 993
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 996
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1032
Reload 0: reload_in (DI) = (reg/v/f:DI 136 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (reg/v/f:DI 136 [ __x ])

Reloads for insn # 1035
Reload 0: reload_out (DI) = (reg/v/f:DI 136 [ __x ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/v/f:DI 136 [ __x ])

Reloads for insn # 1040
Reload 0: reload_in (DI) = (reg/v/f:DI 136 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (reg/v/f:DI 136 [ __x ])

Reloads for insn # 1044
Reload 0: reload_in (DI) = (reg/v/f:DI 139 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 139 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 139 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 139 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 1071
Reload 0: reload_in (DI) = (reg/v/f:DI 139 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 139 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 139 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 139 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 1097
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1100
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1136
Reload 0: reload_in (DI) = (reg/v/f:DI 139 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 139 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 139 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 139 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 1162
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1165
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1201
Reload 0: reload_in (DI) = (reg/v/f:DI 139 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (reg/v/f:DI 139 [ __x ])

Reloads for insn # 1204
Reload 0: reload_out (DI) = (reg/v/f:DI 139 [ __x ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/v/f:DI 139 [ __x ])

Reloads for insn # 1209
Reload 0: reload_in (DI) = (reg/v/f:DI 139 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (reg/v/f:DI 139 [ __x ])

Reloads for insn # 1213
Reload 0: reload_in (DI) = (reg/v/f:DI 142 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 142 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 142 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 142 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 1240
Reload 0: reload_in (DI) = (reg/v/f:DI 142 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 142 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 142 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 142 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 1266
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1269
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1305
Reload 0: reload_in (DI) = (reg/v/f:DI 142 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 142 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 142 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 142 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 1331
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1334
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1370
Reload 0: reload_in (DI) = (reg/v/f:DI 142 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (reg/v/f:DI 142 [ __x ])

Reloads for insn # 1373
Reload 0: reload_out (DI) = (reg/v/f:DI 142 [ __x ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/v/f:DI 142 [ __x ])

Reloads for insn # 1378
Reload 0: reload_in (DI) = (reg/v/f:DI 142 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (reg/v/f:DI 142 [ __x ])

Reloads for insn # 1382
Reload 0: reload_in (DI) = (reg/v/f:DI 145 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 145 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 145 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 145 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 1409
Reload 0: reload_in (DI) = (reg/v/f:DI 145 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 145 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 145 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 145 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 1435
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1438
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1474
Reload 0: reload_in (DI) = (reg/v/f:DI 145 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 145 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 145 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 145 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 1500
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1503
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1539
Reload 0: reload_in (DI) = (reg/v/f:DI 145 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (reg/v/f:DI 145 [ __x ])

Reloads for insn # 1542
Reload 0: reload_out (DI) = (reg/v/f:DI 145 [ __x ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/v/f:DI 145 [ __x ])

Reloads for insn # 1547
Reload 0: reload_in (DI) = (reg/v/f:DI 145 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (reg/v/f:DI 145 [ __x ])

Reloads for insn # 1551
Reload 0: reload_in (DI) = (reg/v/f:DI 149 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 149 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 149 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 149 [ __x ])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 1579
Reload 0: reload_in (DI) = (reg/v/f:DI 149 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 149 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 149 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 149 [ __x ])
                                                        (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 1605
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1608
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1644
Reload 0: reload_in (DI) = (reg/v/f:DI 149 [ __x ])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 1)
	reload_in_reg: (reg/v/f:DI 149 [ __x ])
	reload_reg_rtx: (reg:DI 0 ax)
Reload 1: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 149 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 149 [ __x ])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 1670
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1673
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1708
Reload 0: reload_in (DI) = (reg/v/f:DI 149 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (reg/v/f:DI 149 [ __x ])

Reloads for insn # 1711
Reload 0: reload_out (DI) = (reg/v/f:DI 149 [ __x ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/v/f:DI 149 [ __x ])

Reloads for insn # 1716
Reload 0: reload_in (DI) = (reg/v/f:DI 149 [ __x ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (reg/v/f:DI 149 [ __x ])
deleting insn with uid = 2161.
deleting insn with uid = 2162.
deleting insn with uid = 2163.
deleting insn with uid = 2164.
deleting insn with uid = 2165.
deleting insn with uid = 2166.
deleting insn with uid = 2167.
deleting insn with uid = 2168.
deleting insn with uid = 2169.
deleting insn with uid = 2170.
deleting insn with uid = 2171.
deleting insn with uid = 2172.
deleting insn with uid = 2173.
deleting insn with uid = 2174.
deleting insn with uid = 2175.
deleting insn with uid = 85.
deleting insn with uid = 128.
deleting insn with uid = 180.
deleting insn with uid = 2176.
deleting insn with uid = 2177.
deleting insn with uid = 2178.
deleting insn with uid = 2179.
deleting insn with uid = 233.
deleting insn with uid = 283.
deleting insn with uid = 331.
deleting insn with uid = 2183.
deleting insn with uid = 2184.
deleting insn with uid = 2185.
deleting insn with uid = 2180.
deleting insn with uid = 2181.
deleting insn with uid = 2182.
deleting insn with uid = 413.
deleting insn with uid = 431.
deleting insn with uid = 478.
deleting insn with uid = 496.
deleting insn with uid = 2186.
deleting insn with uid = 2187.
deleting insn with uid = 582.
deleting insn with uid = 599.
deleting insn with uid = 600.
deleting insn with uid = 647.
deleting insn with uid = 664.
deleting insn with uid = 665.
deleting insn with uid = 2188.
deleting insn with uid = 752.
deleting insn with uid = 769.
deleting insn with uid = 770.
deleting insn with uid = 817.
deleting insn with uid = 834.
deleting insn with uid = 835.
deleting insn with uid = 2189.
deleting insn with uid = 921.
deleting insn with uid = 938.
deleting insn with uid = 939.
deleting insn with uid = 986.
deleting insn with uid = 1003.
deleting insn with uid = 1004.
deleting insn with uid = 2190.
deleting insn with uid = 1090.
deleting insn with uid = 1107.
deleting insn with uid = 1108.
deleting insn with uid = 1155.
deleting insn with uid = 1172.
deleting insn with uid = 1173.
deleting insn with uid = 2191.
deleting insn with uid = 1259.
deleting insn with uid = 1276.
deleting insn with uid = 1277.
deleting insn with uid = 1324.
deleting insn with uid = 1341.
deleting insn with uid = 1342.
deleting insn with uid = 2192.
deleting insn with uid = 1428.
deleting insn with uid = 1445.
deleting insn with uid = 1446.
deleting insn with uid = 1493.
deleting insn with uid = 1510.
deleting insn with uid = 1511.
deleting insn with uid = 2193.
deleting insn with uid = 1598.
deleting insn with uid = 1615.
deleting insn with uid = 1616.
deleting insn with uid = 1663.
deleting insn with uid = 1680.
deleting insn with uid = 1681.


try_optimize_cfg iteration 1

Forwarding edge 8->9 to 10 failed.
Deleting fallthru block 9.
deleting insn with uid = 59.
deleting insn with uid = 276.
deleting block 9
Forwarding edge 13->14 to 15 failed.
Edge 13->26 redirected to 27
Forwarding edge 13->14 to 15 failed.
Deleting fallthru block 14.
deleting insn with uid = 2194.
deleting block 14
Forwarding edge 15->16 to 18 failed.
Forwarding edge 19->20 to 22 failed.
Edge 23->35 redirected to 36
deleting insn with uid = 2198.
deleting insn with uid = 2197.
deleting block 26
Removing jump 2195.
deleting insn with uid = 2195.
deleting insn with uid = 2196.
Forwarding edge 33->34 to 36 failed.
deleting insn with uid = 2203.
deleting insn with uid = 2202.
deleting block 35
Removing jump 2200.
deleting insn with uid = 2200.
deleting insn with uid = 2201.
Deleting fallthru block 34.
deleting insn with uid = 2199.
deleting block 34
Edge 48->50 redirected to 51
deleting insn with uid = 2205.
deleting insn with uid = 2204.
deleting block 50
Edge 63->65 redirected to 66
deleting insn with uid = 2207.
deleting insn with uid = 2206.
deleting block 65


try_optimize_cfg iteration 2

Forwarding edge 15->16 to 18 failed.
Forwarding edge 19->20 to 22 failed.


try_optimize_cfg iteration 1

Forwarding edge 15->16 to 18 failed.
Forwarding edge 19->20 to 22 failed.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 87.
verify found no changes in insn with uid = 129.
verify found no changes in insn with uid = 181.
verify found no changes in insn with uid = 216.
verify found no changes in insn with uid = 235.
verify found no changes in insn with uid = 284.
verify found no changes in insn with uid = 332.
verify found no changes in insn with uid = 359.
verify found no changes in insn with uid = 432.
verify found no changes in insn with uid = 497.
verify found no changes in insn with uid = 524.
verify found no changes in insn with uid = 601.
verify found no changes in insn with uid = 666.
verify found no changes in insn with uid = 693.
verify found no changes in insn with uid = 771.
verify found no changes in insn with uid = 836.
verify found no changes in insn with uid = 864.
verify found no changes in insn with uid = 940.
verify found no changes in insn with uid = 1005.
verify found no changes in insn with uid = 1033.
verify found no changes in insn with uid = 1109.
verify found no changes in insn with uid = 1174.
verify found no changes in insn with uid = 1202.
verify found no changes in insn with uid = 1278.
verify found no changes in insn with uid = 1343.
verify found no changes in insn with uid = 1371.
verify found no changes in insn with uid = 1447.
verify found no changes in insn with uid = 1512.
verify found no changes in insn with uid = 1540.
verify found no changes in insn with uid = 1617.
verify found no changes in insn with uid = 1682.
verify found no changes in insn with uid = 1709.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 143 n_edges 212 count 400 (  2.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 143 n_edges 212 count 462 (  3.2)


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree_node<_Val>*) [with _Key = std::basic_string<char, std::char_traits<char>, std::allocator<char> >, _Val = std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, _Compare = std::less<std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, _Alloc = std::allocator<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={124d,117u,18d} r1={51d,22u,2d} r2={35d,2u} r3={11d,48u,8d} r4={55d,23u} r5={83d,215u,16d} r6={2d,8u} r7={1d,375u,39d} r8={32d} r9={32d} r10={32d} r11={32d} r12={32d} r13={32d} r14={32d} r15={32d} r17={172d,70u} r18={32d} r19={32d} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={33d} r38={33d} r39={33d} r40={32d} r41={1d,70u} r42={2d,15u,4d} r43={1d,3u} r44={2d,15u,4d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} 
;;    total ref usage 2841{1767d,983u,91e} in 1292{1260 regular + 32 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 7 [sp]
;; lr  use 	 4 [si] 5 [di] 7 [sp]
;; lr  def 	 41 [r12]
;; live  in  	 4 [si] 5 [di] 7 [sp]
;; live  gen 	 41 [r12]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:964 (set (reg/f:DI 41 r12 [orig:148 this ] [148])
        (reg:DI 5 di [ this ])) 89 {*movdi_1_rex64} (nil))

(insn 3 2 4 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:964 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])
        (reg:DI 4 si [ __x ])) 89 {*movdi_1_rex64} (nil))

(note 4 3 281 2 NOTE_INSN_FUNCTION_BEG)

(note 281 4 329 2 NOTE_INSN_DELETED)

(note 329 281 2098 2 NOTE_INSN_DELETED)

(jump_insn 2098 329 2099 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (label_ref 1712)) 638 {jump} (nil))
;; End of basic block 2 -> ( 149)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  149 [100.0%] 

(barrier 2099 2098 1715)

;; Start of basic block ( 149) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  149 [95.5%] 
(code_label 1715 2099 9 3 384 "" [1 uses])

(note 9 1715 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 11 9 2209 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])) -1 (nil))

(insn 2209 11 12 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 12 2209 2210 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 2210 12 13 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(debug_insn 13 2210 14 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 14 13 2100 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) -1 (nil))

(jump_insn 2100 14 2101 3 (set (pc)
        (label_ref 1543)) 638 {jump} (nil))
;; End of basic block 3 -> ( 135)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  135 [100.0%] 

(barrier 2101 2100 1546)

;; Start of basic block ( 135) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  135 [95.5%] 
(code_label 1546 2101 18 4 364 "" [1 uses])

(note 18 1546 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 20 18 2211 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) -1 (nil))

(insn 2211 20 21 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 21 2211 2212 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 2212 21 22 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(debug_insn 22 2212 23 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 23 22 2102 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) -1 (nil))

(jump_insn 2102 23 2103 4 (set (pc)
        (label_ref 1374)) 638 {jump} (nil))
;; End of basic block 4 -> ( 121)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  121 [100.0%] 

(barrier 2103 2102 1377)

;; Start of basic block ( 121) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  121 [95.5%] 
(code_label 1377 2103 26 5 344 "" [1 uses])

(note 26 1377 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 28 26 2213 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) -1 (nil))

(insn 2213 28 29 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 29 2213 2214 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 2214 29 30 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(debug_insn 30 2214 31 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 31 30 2104 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) -1 (nil))

(jump_insn 2104 31 2105 5 (set (pc)
        (label_ref 1205)) 638 {jump} (nil))
;; End of basic block 5 -> ( 107)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  107 [100.0%] 

(barrier 2105 2104 1208)

;; Start of basic block ( 107) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  107 [95.5%] 
(code_label 1208 2105 34 6 324 "" [1 uses])

(note 34 1208 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 36 34 2215 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) -1 (nil))

(insn 2215 36 37 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 37 2215 2216 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 2216 37 38 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(debug_insn 38 2216 39 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 39 38 2106 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) -1 (nil))

(jump_insn 2106 39 2107 6 (set (pc)
        (label_ref 1036)) 638 {jump} (nil))
;; End of basic block 6 -> ( 93)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  93 [100.0%] 

(barrier 2107 2106 1039)

;; Start of basic block ( 93) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  93 [95.5%] 
(code_label 1039 2107 42 7 304 "" [1 uses])

(note 42 1039 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(debug_insn 44 42 2217 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) -1 (nil))

(insn 2217 44 45 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 45 2217 2218 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 2218 45 46 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(debug_insn 46 2218 47 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 47 46 429 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI __x (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) -1 (nil))

(note 429 47 2108 7 NOTE_INSN_DELETED)

(jump_insn 2108 429 2109 7 (set (pc)
        (label_ref 867)) 638 {jump} (nil))
;; End of basic block 7 -> ( 79)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  79 [100.0%] 

(barrier 2109 2108 870)

;; Start of basic block ( 79) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 44 [r15]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags] 44 [r15]
;; live  kill	

;; Pred edge  79 [95.5%] 
(code_label 870 2109 50 8 284 "" [1 uses])

(note 50 870 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(debug_insn 52 50 2219 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (var_location:DI __x (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) -1 (nil))

(insn 2219 52 53 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg:DI 0 ax)
        (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 53 2219 54 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 54 53 56 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 56 54 57 8 (var_location:DI __x (reg/v/f:DI 44 r15 [orig:130 __x ] [130])) -1 (nil))

(insn 57 56 58 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 58 57 2134 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 703)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 8 -> ( 10 66)
;; lr  out 	 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  10 [95.5%]  (fallthru)
;; Succ edge  66 [4.5%] 

;; Start of basic block ( 8 64) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 17 [flags] 42 [r13]
;; live  in  	 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 17 [flags] 42 [r13]
;; live  kill	

;; Pred edge  8 [95.5%]  (fallthru)
;; Pred edge  64 [100.0%]  (dfs_back)
(code_label 2134 58 1843 10 389 "" [1 uses])

(note 1843 2134 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(debug_insn 61 1843 62 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (var_location:DI __x (reg/v/f:DI 44 r15 [orig:130 __x ] [130])) -1 (nil))

(insn 62 61 63 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 63 62 65 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 65 63 66 10 (var_location:DI __x (reg/v/f:DI 42 r13 [orig:128 __x ] [128])) -1 (nil))

(insn 66 65 67 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 67 66 68 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 534)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 10 -> ( 11 51)
;; lr  out 	 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 41 [r12] 42 [r13] 44 [r15]


;; Succ edge  11 [95.5%]  (fallthru)
;; Succ edge  51 [4.5%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 43 [r14]
;; live  in  	 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; live  gen 	 43 [r14]
;; live  kill	

;; Pred edge  10 [95.5%]  (fallthru)
(note 68 67 78 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 78 68 494 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg/f:DI 43 r14 [252])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(note 494 78 2127 11 NOTE_INSN_DELETED)
;; End of basic block 11 -> ( 12)
;; lr  out 	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 49) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 3 [bx] 17 [flags]
;; live  in  	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 3 [bx] 17 [flags]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (dfs_back)
(code_label 2127 494 1844 12 388 "" [1 uses])

(note 1844 2127 70 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(debug_insn 70 1844 71 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (var_location:DI __x (reg/v/f:DI 42 r13 [orig:128 __x ] [128])) -1 (nil))

(insn 71 70 72 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg/v/f:DI 3 bx [orig:126 __x ] [126])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 72 71 74 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 74 72 75 12 (var_location:DI __x (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(insn 75 74 76 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 3 bx [orig:126 __x ] [126])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 76 75 77 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 365)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 12 -> ( 13 36)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  13 [95.5%]  (fallthru)
;; Succ edge  36 [4.5%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 43 [r14]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  12 [95.5%]  (fallthru)
(note 77 76 79 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 79 77 80 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 43 r14 [252])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 80 79 2120 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 2097)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 13 -> ( 15 27)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  15 [0.0%]  (fallthru)
;; Succ edge  27 [100.0%] 

;; Start of basic block ( 13 24) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 6 [bp] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  13 [0.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (dfs_back)
(code_label 2120 80 1845 15 387 "" [1 uses])

(note 1845 2120 83 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(debug_insn 83 1845 84 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (var_location:DI __x (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(insn 84 83 86 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (set (reg/f:DI 4 si [orig:151 <variable>._M_right ] [151])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
        (nil)))

(insn 86 84 87 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [orig:148 this ] [148])) 89 {*movdi_1_rex64} (nil))

(call_insn 87 86 88 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x1]  <function_decl 0x7f48757adb00 _M_erase>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(debug_insn 88 87 89 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __x (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(insn 89 88 90 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/v/f:DI 6 bp [orig:62 __x.1137 ] [62])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 90 89 91 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __y (reg/v/f:DI 6 bp [orig:62 __x.1137 ] [62])) -1 (nil))

(debug_insn 91 90 92 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 92 91 93 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __p (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(debug_insn 93 92 94 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI D.4294967206 (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 94 93 95 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 95 94 96 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 96 95 97 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 97 96 98 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 98 97 99 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 99 98 100 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 100 99 101 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 101 100 102 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI __p (debug_expr:DI D#90)) -1 (nil))

(debug_insn 102 101 103 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (debug_expr:DI D#90)) -1 (nil))

(debug_insn 103 102 104 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967205 (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 104 103 105 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#91)) -1 (nil))

(debug_insn 105 104 106 15 (var_location:DI this (debug_expr:DI D#91)) -1 (nil))

(debug_insn 106 105 107 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 79 [0x4f]))) -1 (nil))

(debug_insn 107 106 108 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#91)) -1 (nil))

(debug_insn 108 107 109 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 109 108 110 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 110 109 111 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 111 110 112 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 112 111 113 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 113 112 114 15 (var_location:DI this (debug_expr:DI D#91)) -1 (nil))

(debug_insn 114 113 115 15 (var_location:DI this (debug_expr:DI D#91)) -1 (nil))

(insn 115 114 116 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 0 ax [orig:152 <variable>._M_value_field.second._M_dataplus._M_p ] [152])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 116 115 117 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:61 temp.1140 ] [61])
                (plus:DI (reg/f:DI 0 ax [orig:152 <variable>._M_value_field.second._M_dataplus._M_p ] [152])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                    (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 117 116 118 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:61 temp.1140 ] [61])) -1 (nil))

(debug_insn 118 117 119 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 79 [0x4f]))) -1 (nil))

(debug_insn 119 118 120 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 120 119 121 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:61 temp.1140 ] [61])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 121 120 2110 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 146)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 15 -> ( 16 19)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  16 [0.0%]  (fallthru)
;; Succ edge  19 [100.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  15 [0.0%]  (fallthru)
(note 2110 121 2111 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(jump_insn 2111 2110 2112 16 (set (pc)
        (label_ref 132)) 638 {jump} (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  18 [100.0%] 

(barrier 2112 2111 143)

;; Start of basic block ( 18) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	

;; Pred edge  18 [19.1%] 
(code_label 143 2112 125 17 204 "" [1 uses])

(note 125 143 2096 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 2096 125 129 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 79 [0x4f]))) 274 {*lea_2_rex64} (nil))

(call_insn 129 2096 2113 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 2113 129 2114 17 (set (pc)
        (label_ref 146)) 638 {jump} (nil))
;; End of basic block 17 -> ( 19)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  19 [100.0%] 

(barrier 2114 2113 132)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 2 [cx] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  16 [100.0%] 
(code_label 132 2114 133 18 202 "" [1 uses])

(note 133 132 134 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 134 133 135 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967156 (plus:DI (reg/f:DI 5 di [orig:61 temp.1140 ] [61])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 135 134 136 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#140)) -1 (nil))

(debug_insn 136 135 137 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(debug_insn 137 136 138 18 (var_location:DI __mem (debug_expr:DI D#140)) -1 (nil))

(debug_insn 138 137 139 18 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 139 138 140 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 1 dx [orig:60 __result.1141 ] [60])
        (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:152 <variable>._M_value_field.second._M_dataplus._M_p ] [152])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 140 139 141 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 1 dx [orig:60 __result.1141 ] [60])) -1 (nil))

(insn 141 140 142 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 2 cx [154])
                (plus:SI (reg/v:SI 1 dx [orig:60 __result.1141 ] [60])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:152 <variable>._M_value_field.second._M_dataplus._M_p ] [152])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 142 141 144 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:152 <variable>._M_value_field.second._M_dataplus._M_p ] [152])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 2 cx [154])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 dx [orig:60 __result.1141 ] [60])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))

(insn 144 142 145 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:60 __result.1141 ] [60])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 145 144 146 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 143)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 1911 [0x777])
        (nil)))
;; End of basic block 18 -> ( 17 19)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  17 [19.1%] 
;; Succ edge  19 [80.9%]  (fallthru)

;; Start of basic block ( 15 18 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  15 [100.0%] 
;; Pred edge  18 [80.9%]  (fallthru)
;; Pred edge  17 [100.0%] 
(code_label 146 145 147 19 203 "" [2 uses])

(note 147 146 148 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(debug_insn 148 147 149 19 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 79 [0x4f]))) -1 (nil))

(debug_insn 149 148 150 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 79 [0x4f]))) -1 (nil))

(debug_insn 150 149 151 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#91)) -1 (nil))

(debug_insn 151 150 152 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 152 151 153 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 153 152 154 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 154 153 155 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 155 154 156 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967204 (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 156 155 157 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#92)) -1 (nil))

(debug_insn 157 156 158 19 (var_location:DI this (debug_expr:DI D#92)) -1 (nil))

(debug_insn 158 157 159 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 78 [0x4e]))) -1 (nil))

(debug_insn 159 158 160 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#92)) -1 (nil))

(debug_insn 160 159 161 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 161 160 162 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 162 161 163 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 163 162 164 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 164 163 165 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 165 164 166 19 (var_location:DI this (debug_expr:DI D#92)) -1 (nil))

(debug_insn 166 165 167 19 (var_location:DI this (debug_expr:DI D#92)) -1 (nil))

(insn 167 166 168 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 0 ax [orig:155 <variable>._M_value_field.first._M_dataplus._M_p ] [155])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 168 167 169 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:59 temp.1144 ] [59])
                (plus:DI (reg/f:DI 0 ax [orig:155 <variable>._M_value_field.first._M_dataplus._M_p ] [155])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                    (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 169 168 170 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:59 temp.1144 ] [59])) -1 (nil))

(debug_insn 170 169 171 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 78 [0x4e]))) -1 (nil))

(debug_insn 171 170 172 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 172 171 173 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:59 temp.1144 ] [59])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 173 172 2115 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 198)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 19 -> ( 20 23)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  20 [0.0%]  (fallthru)
;; Succ edge  23 [100.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  19 [0.0%]  (fallthru)
(note 2115 173 2116 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(jump_insn 2116 2115 2117 20 (set (pc)
        (label_ref 184)) 638 {jump} (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  22 [100.0%] 

(barrier 2117 2116 195)

;; Start of basic block ( 22) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	

;; Pred edge  22 [19.1%] 
(code_label 195 2117 177 21 207 "" [1 uses])

(note 177 195 1956 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 1956 177 181 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 78 [0x4e]))) 274 {*lea_2_rex64} (nil))

(call_insn 181 1956 2118 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 2118 181 2119 21 (set (pc)
        (label_ref 198)) 638 {jump} (nil))
;; End of basic block 21 -> ( 23)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  23 [100.0%] 

(barrier 2119 2118 184)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 2 [cx] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  20 [100.0%] 
(code_label 184 2119 185 22 205 "" [1 uses])

(note 185 184 186 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(debug_insn 186 185 187 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967157 (plus:DI (reg/f:DI 5 di [orig:59 temp.1144 ] [59])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 187 186 188 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#139)) -1 (nil))

(debug_insn 188 187 189 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(debug_insn 189 188 190 22 (var_location:DI __mem (debug_expr:DI D#139)) -1 (nil))

(debug_insn 190 189 191 22 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 191 190 192 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 1 dx [orig:58 __result.1145 ] [58])
        (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:155 <variable>._M_value_field.first._M_dataplus._M_p ] [155])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 192 191 193 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 1 dx [orig:58 __result.1145 ] [58])) -1 (nil))

(insn 193 192 194 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 2 cx [157])
                (plus:SI (reg/v:SI 1 dx [orig:58 __result.1145 ] [58])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:155 <variable>._M_value_field.first._M_dataplus._M_p ] [155])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 194 193 196 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:155 <variable>._M_value_field.first._M_dataplus._M_p ] [155])
                (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 2 cx [157])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 dx [orig:58 __result.1145 ] [58])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))

(insn 196 194 197 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:58 __result.1145 ] [58])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 197 196 198 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 195)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 1911 [0x777])
        (nil)))
;; End of basic block 22 -> ( 21 23)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  21 [19.1%] 
;; Succ edge  23 [80.9%]  (fallthru)

;; Start of basic block ( 19 22 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	

;; Pred edge  19 [100.0%] 
;; Pred edge  22 [80.9%]  (fallthru)
;; Pred edge  21 [100.0%] 
(code_label 198 197 199 23 206 "" [2 uses])

(note 199 198 200 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(debug_insn 200 199 201 23 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 78 [0x4e]))) -1 (nil))

(debug_insn 201 200 202 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 78 [0x4e]))) -1 (nil))

(debug_insn 202 201 203 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#92)) -1 (nil))

(debug_insn 203 202 204 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 204 203 205 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 205 204 206 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 206 205 207 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 207 206 208 23 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 208 207 209 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 209 208 210 23 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 210 209 211 23 (var_location:DI __p (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(debug_insn 211 210 212 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 212 211 213 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 213 212 214 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(debug_insn 214 213 215 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.39320 (const_int 1 [0x1])) -1 (nil))

(insn 215 214 216 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (reg/v/f:DI 3 bx [orig:126 __x ] [126])) 89 {*movdi_1_rex64} (nil))

(call_insn 216 215 218 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 218 216 219 23 (var_location:DI __x (reg/v/f:DI 6 bp [orig:62 __x.1137 ] [62])) -1 (nil))

(insn 219 218 220 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 6 bp [orig:62 __x.1137 ] [62])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 220 219 221 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 365)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 23 -> ( 24 36)
;; lr  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  24 [95.5%]  (fallthru)
;; Succ edge  36 [4.5%]  (loop_exit)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 3 [bx]
;; live  kill	

;; Pred edge  23 [95.5%]  (fallthru)
(note 221 220 222 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 222 221 2121 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg/v/f:DI 3 bx [orig:126 __x ] [126])
        (reg/v/f:DI 6 bp [orig:62 __x.1137 ] [62])) 89 {*movdi_1_rex64} (nil))

(jump_insn 2121 222 2122 24 (set (pc)
        (label_ref 2120)) 638 {jump} (nil))
;; End of basic block 24 -> ( 15)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  15 [100.0%]  (dfs_back)

(barrier 2122 2121 362)

;; Start of basic block ( 33) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 3 [bx]
;; live  kill	

;; Pred edge  33 [95.5%] 
(code_label 362 2122 226 25 224 "" [1 uses])

(note 226 362 227 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 227 226 2097 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg/v/f:DI 3 bx [orig:126 __x ] [126])
        (reg/v/f:DI 6 bp [orig:64 __x.1132 ] [64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 25 -> ( 27)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 13 25) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di] 6 [bp] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 2097 227 1846 27 386 "" [1 uses])

(note 1846 2097 231 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(debug_insn 231 1846 232 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (var_location:DI __x (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(insn 232 231 234 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (set (reg/f:DI 4 si [orig:158 <variable>._M_right ] [158])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
        (nil)))

(insn 234 232 235 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [orig:148 this ] [148])) 89 {*movdi_1_rex64} (nil))

(call_insn 235 234 236 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:970 (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x1]  <function_decl 0x7f48757adb00 _M_erase>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(debug_insn 236 235 237 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __x (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(insn 237 236 238 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/v/f:DI 6 bp [orig:64 __x.1132 ] [64])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 238 237 239 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __y (reg/v/f:DI 6 bp [orig:64 __x.1132 ] [64])) -1 (nil))

(debug_insn 239 238 240 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 240 239 241 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __p (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(debug_insn 241 240 242 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI D.4294967206 (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 242 241 243 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 243 242 244 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 244 243 245 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 245 244 246 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 246 245 247 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 247 246 248 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 248 247 249 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 249 248 250 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI __p (debug_expr:DI D#90)) -1 (nil))

(debug_insn 250 249 251 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (debug_expr:DI D#90)) -1 (nil))

(debug_insn 251 250 252 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967205 (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 252 251 253 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#91)) -1 (nil))

(debug_insn 253 252 254 27 (var_location:DI this (debug_expr:DI D#91)) -1 (nil))

(debug_insn 254 253 255 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 79 [0x4f]))) -1 (nil))

(debug_insn 255 254 256 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#91)) -1 (nil))

(debug_insn 256 255 257 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 257 256 258 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 258 257 259 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 259 258 260 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 260 259 261 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 261 260 262 27 (var_location:DI this (debug_expr:DI D#91)) -1 (nil))

(debug_insn 262 261 263 27 (var_location:DI this (debug_expr:DI D#91)) -1 (nil))

(insn 263 262 264 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:159 <variable>._M_value_field.second._M_dataplus._M_p ] [159])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 264 263 265 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:124 D.39357 ] [124])
                (plus:DI (reg/f:DI 5 di [orig:159 <variable>._M_value_field.second._M_dataplus._M_p ] [159])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                    (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 265 264 266 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:124 D.39357 ] [124])) -1 (nil))

(debug_insn 266 265 267 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 79 [0x4f]))) -1 (nil))

(debug_insn 267 266 268 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 268 267 269 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:124 D.39357 ] [124])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 269 268 270 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 291)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 27 -> ( 28 30)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  28 [0.0%]  (fallthru)
;; Succ edge  30 [100.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  27 [0.0%]  (fallthru)
(note 270 269 271 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(debug_insn 271 270 272 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967156 (plus:DI (reg/f:DI 5 di [orig:124 D.39357 ] [124])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 272 271 273 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#140)) -1 (nil))

(debug_insn 273 272 274 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(debug_insn 274 273 275 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:124 D.39357 ] [124])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 275 274 2220 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 2220 275 277 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [orig:123 D.39389 ] [123])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (nil))

(insn 277 2220 278 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:123 D.39389 ] [123])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:124 D.39357 ] [124])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:124 D.39357 ] [124])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:124 D.39357 ] [124])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [orig:123 D.39389 ] [123])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(insn 278 277 279 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:123 D.39389 ] [123])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 279 278 280 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 291)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  29 [19.1%]  (fallthru)
;; Succ edge  30 [80.9%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	

;; Pred edge  28 [19.1%]  (fallthru)
(note 280 279 2093 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 2093 280 284 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 79 [0x4f]))) 274 {*lea_2_rex64} (nil))

(call_insn 284 2093 291 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 29 -> ( 30)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 29 27 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%] 
;; Pred edge  28 [80.9%] 
(code_label 291 284 1728 30 214 "" [2 uses])

(note 1728 291 292 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(debug_insn 292 1728 293 30 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 79 [0x4f]))) -1 (nil))

(debug_insn 293 292 294 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 79 [0x4f]))) -1 (nil))

(debug_insn 294 293 295 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#91)) -1 (nil))

(debug_insn 295 294 296 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 296 295 297 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 297 296 298 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 298 297 299 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 299 298 300 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967204 (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 300 299 301 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#92)) -1 (nil))

(debug_insn 301 300 302 30 (var_location:DI this (debug_expr:DI D#92)) -1 (nil))

(debug_insn 302 301 303 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 78 [0x4e]))) -1 (nil))

(debug_insn 303 302 304 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#92)) -1 (nil))

(debug_insn 304 303 305 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 305 304 306 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 306 305 307 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 307 306 308 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 308 307 309 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 309 308 310 30 (var_location:DI this (debug_expr:DI D#92)) -1 (nil))

(debug_insn 310 309 311 30 (var_location:DI this (debug_expr:DI D#92)) -1 (nil))

(insn 311 310 312 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:162 <variable>._M_value_field.first._M_dataplus._M_p ] [162])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 312 311 313 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:122 D.39403 ] [122])
                (plus:DI (reg/f:DI 5 di [orig:162 <variable>._M_value_field.first._M_dataplus._M_p ] [162])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:126 __x ] [126])
                    (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 313 312 314 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:122 D.39403 ] [122])) -1 (nil))

(debug_insn 314 313 315 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 78 [0x4e]))) -1 (nil))

(debug_insn 315 314 316 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 316 315 317 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:122 D.39403 ] [122])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 317 316 318 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 342)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 30 -> ( 31 33)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  31 [0.0%]  (fallthru)
;; Succ edge  33 [100.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  30 [0.0%]  (fallthru)
(note 318 317 319 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(debug_insn 319 318 320 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967157 (plus:DI (reg/f:DI 5 di [orig:122 D.39403 ] [122])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 320 319 321 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#139)) -1 (nil))

(debug_insn 321 320 322 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(debug_insn 322 321 323 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:122 D.39403 ] [122])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 323 322 2221 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 2221 323 325 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [orig:121 D.39435 ] [121])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (nil))

(insn 325 2221 326 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:121 D.39435 ] [121])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:122 D.39403 ] [122])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:122 D.39403 ] [122])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:122 D.39403 ] [122])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [orig:121 D.39435 ] [121])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(insn 326 325 327 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:121 D.39435 ] [121])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 327 326 328 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 342)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  32 [19.1%]  (fallthru)
;; Succ edge  33 [80.9%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	

;; Pred edge  31 [19.1%]  (fallthru)
(note 328 327 1950 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 1950 328 332 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 78 [0x4e]))) 274 {*lea_2_rex64} (nil))

(call_insn 332 1950 342 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 32 -> ( 33)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32 30 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%] 
;; Pred edge  31 [80.9%] 
(code_label 342 332 1736 33 223 "" [2 uses])

(note 1736 342 343 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(debug_insn 343 1736 344 33 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 78 [0x4e]))) -1 (nil))

(debug_insn 344 343 345 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 78 [0x4e]))) -1 (nil))

(debug_insn 345 344 346 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#92)) -1 (nil))

(debug_insn 346 345 347 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 347 346 348 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 348 347 349 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 349 348 350 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 350 349 351 33 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 351 350 352 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 352 351 353 33 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 353 352 354 33 (var_location:DI __p (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(debug_insn 354 353 355 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 355 354 356 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 356 355 357 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (reg/v/f:DI 3 bx [orig:126 __x ] [126])) -1 (nil))

(debug_insn 357 356 358 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.39320 (const_int 1 [0x1])) -1 (nil))

(insn 358 357 359 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (reg/v/f:DI 3 bx [orig:126 __x ] [126])) 89 {*movdi_1_rex64} (nil))

(call_insn 359 358 361 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 361 359 363 33 (var_location:DI __x (reg/v/f:DI 6 bp [orig:64 __x.1132 ] [64])) -1 (nil))

(insn 363 361 364 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 6 bp [orig:64 __x.1132 ] [64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 364 363 365 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 362)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 33 -> ( 25 36)
;; lr  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  25 [95.5%] 
;; Succ edge  36 [4.5%]  (fallthru)

;; Start of basic block ( 23 12 33) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 3 [bx] 5 [di] 17 [flags]
;; live  in  	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  23 [4.5%]  (loop_exit)
;; Pred edge  12 [4.5%] 
;; Pred edge  33 [4.5%]  (fallthru)
(code_label 365 364 366 36 200 "" [2 uses])

(note 366 365 367 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(debug_insn 367 366 368 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __x (reg/v/f:DI 42 r13 [orig:128 __x ] [128])) -1 (nil))

(insn 368 367 369 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/v/f:DI 3 bx [orig:65 __x.1131 ] [65])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 369 368 370 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __y (reg/v/f:DI 3 bx [orig:65 __x.1131 ] [65])) -1 (nil))

(debug_insn 370 369 371 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 371 370 372 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __p (reg/v/f:DI 42 r13 [orig:128 __x ] [128])) -1 (nil))

(debug_insn 372 371 373 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI D.4294967203 (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 373 372 374 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 374 373 375 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 375 374 376 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 376 375 377 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 377 376 378 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 378 377 379 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 379 378 380 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 380 379 381 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI __p (debug_expr:DI D#93)) -1 (nil))

(debug_insn 381 380 382 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (debug_expr:DI D#93)) -1 (nil))

(debug_insn 382 381 383 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967202 (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 383 382 384 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#94)) -1 (nil))

(debug_insn 384 383 385 36 (var_location:DI this (debug_expr:DI D#94)) -1 (nil))

(debug_insn 385 384 386 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 77 [0x4d]))) -1 (nil))

(debug_insn 386 385 387 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#94)) -1 (nil))

(debug_insn 387 386 388 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 388 387 389 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 389 388 390 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 390 389 391 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 391 390 392 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 392 391 393 36 (var_location:DI this (debug_expr:DI D#94)) -1 (nil))

(debug_insn 393 392 394 36 (var_location:DI this (debug_expr:DI D#94)) -1 (nil))

(insn 394 393 395 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:165 <variable>._M_value_field.second._M_dataplus._M_p ] [165])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 395 394 396 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                (plus:DI (reg/f:DI 5 di [orig:165 <variable>._M_value_field.second._M_dataplus._M_p ] [165])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                    (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 396 395 397 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:120 D.39457 ] [120])) -1 (nil))

(debug_insn 397 396 398 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 77 [0x4d]))) -1 (nil))

(debug_insn 398 397 399 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 399 398 400 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:120 D.39457 ] [120])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 400 399 401 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 439)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 36 -> ( 37 42)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  37 [0.0%]  (fallthru)
;; Succ edge  42 [100.0%] 

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 43 [r14]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  36 [0.0%]  (fallthru)
(note 401 400 402 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(debug_insn 402 401 403 37 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967158 (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 403 402 404 37 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#138)) -1 (nil))

(debug_insn 404 403 406 37 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 406 404 407 37 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 43 r14 [252])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 407 406 408 37 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 416)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 37 -> ( 38 39)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  38 [100.0%]  (fallthru)
;; Succ edge  39 [0.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  37 [100.0%]  (fallthru)
(note 408 407 409 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(debug_insn 409 408 410 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 410 409 2222 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 2222 410 412 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [orig:119 D.39489 ] [119])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (nil))

(insn 412 2222 2123 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:119 D.39489 ] [119])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [orig:119 D.39489 ] [119])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2123 412 2124 38 (set (pc)
        (label_ref 424)) 638 {jump} (nil))
;; End of basic block 38 -> ( 40)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  40 [100.0%] 

(barrier 2124 2123 416)

;; Start of basic block ( 37) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  37 [0.0%] 
(code_label 416 2124 417 39 226 "" [1 uses])

(note 417 416 418 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(debug_insn 418 417 419 39 (var_location:DI __mem (debug_expr:DI D#138)) -1 (nil))

(debug_insn 419 418 420 39 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 420 419 421 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:118 __result ] [118])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 421 420 422 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:118 __result ] [118])) -1 (nil))

(insn 422 421 423 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [168])
                (plus:SI (reg/v:SI 0 ax [orig:118 __result ] [118])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 423 422 424 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.39457 ] [120])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [168])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:118 __result ] [118])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 39 -> ( 40)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 39 38) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  38 [100.0%] 
(code_label 424 423 425 40 227 "" [1 uses])

(note 425 424 426 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 426 425 427 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:118 __result ] [118])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 427 426 428 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 439)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 40 -> ( 41 42)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  41 [19.1%]  (fallthru)
;; Succ edge  42 [80.9%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	

;; Pred edge  40 [19.1%]  (fallthru)
(note 428 427 1926 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 1926 428 432 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 77 [0x4d]))) 274 {*lea_2_rex64} (nil))

(call_insn 432 1926 439 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 41 -> ( 42)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  42 [100.0%]  (fallthru)

;; Start of basic block ( 41 36 40) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%] 
;; Pred edge  40 [80.9%] 
(code_label 439 432 1741 42 232 "" [2 uses])

(note 1741 439 440 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(debug_insn 440 1741 441 42 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 77 [0x4d]))) -1 (nil))

(debug_insn 441 440 442 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 77 [0x4d]))) -1 (nil))

(debug_insn 442 441 443 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#94)) -1 (nil))

(debug_insn 443 442 444 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 444 443 445 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 445 444 446 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 446 445 447 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 447 446 448 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967201 (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 448 447 449 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#95)) -1 (nil))

(debug_insn 449 448 450 42 (var_location:DI this (debug_expr:DI D#95)) -1 (nil))

(debug_insn 450 449 451 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 76 [0x4c]))) -1 (nil))

(debug_insn 451 450 452 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#95)) -1 (nil))

(debug_insn 452 451 453 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 453 452 454 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 454 453 455 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 455 454 456 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 456 455 457 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 457 456 458 42 (var_location:DI this (debug_expr:DI D#95)) -1 (nil))

(debug_insn 458 457 459 42 (var_location:DI this (debug_expr:DI D#95)) -1 (nil))

(insn 459 458 460 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:170 <variable>._M_value_field.first._M_dataplus._M_p ] [170])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 460 459 461 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                (plus:DI (reg/f:DI 5 di [orig:170 <variable>._M_value_field.first._M_dataplus._M_p ] [170])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
                    (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 461 460 462 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:117 D.39503 ] [117])) -1 (nil))

(debug_insn 462 461 463 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 76 [0x4c]))) -1 (nil))

(debug_insn 463 462 464 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 464 463 465 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:117 D.39503 ] [117])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 465 464 466 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 507)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 42 -> ( 43 48)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  43 [0.0%]  (fallthru)
;; Succ edge  48 [100.0%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 43 [r14]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  42 [0.0%]  (fallthru)
(note 466 465 467 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(debug_insn 467 466 468 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967159 (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 468 467 469 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#137)) -1 (nil))

(debug_insn 469 468 471 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 471 469 472 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 43 r14 [252])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 472 471 473 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 481)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 43 -> ( 44 45)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  44 [100.0%]  (fallthru)
;; Succ edge  45 [0.0%] 

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  43 [100.0%]  (fallthru)
(note 473 472 474 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(debug_insn 474 473 475 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 475 474 2223 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 2223 475 477 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [orig:116 D.39535 ] [116])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (nil))

(insn 477 2223 2125 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:116 D.39535 ] [116])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [orig:116 D.39535 ] [116])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2125 477 2126 44 (set (pc)
        (label_ref 489)) 638 {jump} (nil))
;; End of basic block 44 -> ( 46)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  46 [100.0%] 

(barrier 2126 2125 481)

;; Start of basic block ( 43) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  43 [0.0%] 
(code_label 481 2126 482 45 234 "" [1 uses])

(note 482 481 483 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(debug_insn 483 482 484 45 (var_location:DI __mem (debug_expr:DI D#137)) -1 (nil))

(debug_insn 484 483 485 45 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 485 484 486 45 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:115 __result ] [115])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 486 485 487 45 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:115 __result ] [115])) -1 (nil))

(insn 487 486 488 45 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [173])
                (plus:SI (reg/v:SI 0 ax [orig:115 __result ] [115])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 488 487 489 45 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:117 D.39503 ] [117])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [173])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:115 __result ] [115])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 45 -> ( 46)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 45 44) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  45 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%] 
(code_label 489 488 490 46 235 "" [1 uses])

(note 490 489 491 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 491 490 492 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:115 __result ] [115])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 492 491 493 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 507)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 46 -> ( 47 48)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  47 [19.1%]  (fallthru)
;; Succ edge  48 [80.9%] 

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	

;; Pred edge  46 [19.1%]  (fallthru)
(note 493 492 495 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 495 493 497 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 76 [0x4c]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 76 [0x4c]))
        (nil)))

(call_insn 497 495 507 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 47 -> ( 48)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 47 42 46) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	

;; Pred edge  47 [100.0%]  (fallthru)
;; Pred edge  42 [100.0%] 
;; Pred edge  46 [80.9%] 
(code_label 507 497 1749 48 243 "" [2 uses])

(note 1749 507 508 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(debug_insn 508 1749 509 48 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 76 [0x4c]))) -1 (nil))

(debug_insn 509 508 510 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 76 [0x4c]))) -1 (nil))

(debug_insn 510 509 511 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#95)) -1 (nil))

(debug_insn 511 510 512 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 512 511 513 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 513 512 514 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 514 513 515 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 515 514 516 48 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 516 515 517 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 517 516 518 48 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 518 517 519 48 (var_location:DI __p (reg/v/f:DI 42 r13 [orig:128 __x ] [128])) -1 (nil))

(debug_insn 519 518 520 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 520 519 521 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 521 520 522 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (reg/v/f:DI 42 r13 [orig:128 __x ] [128])) -1 (nil))

(debug_insn 522 521 523 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.39295 (const_int 1 [0x1])) -1 (nil))

(insn 523 522 524 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (reg/v/f:DI 42 r13 [orig:128 __x ] [128])) 89 {*movdi_1_rex64} (nil))

(call_insn 524 523 526 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 526 524 527 48 (var_location:DI __x (reg/v/f:DI 3 bx [orig:65 __x.1131 ] [65])) -1 (nil))

(insn 527 526 528 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 3 bx [orig:65 __x.1131 ] [65])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 528 527 529 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 534)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 48 -> ( 49 51)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 43 [r14] 44 [r15]


;; Succ edge  49 [95.5%]  (fallthru)
;; Succ edge  51 [4.5%]  (loop_exit)

;; Start of basic block ( 48) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 42 [r13]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 42 [r13]
;; live  kill	

;; Pred edge  48 [95.5%]  (fallthru)
(note 529 528 530 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 530 529 2128 49 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg/v/f:DI 42 r13 [orig:128 __x ] [128])
        (reg/v/f:DI 3 bx [orig:65 __x.1131 ] [65])) 89 {*movdi_1_rex64} (nil))

(jump_insn 2128 530 2129 49 (set (pc)
        (label_ref 2127)) 638 {jump} (nil))
;; End of basic block 49 -> ( 12)
;; lr  out 	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  12 [100.0%]  (dfs_back)

(barrier 2129 2128 534)

;; Start of basic block ( 48 10) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 3 [bx] 5 [di] 17 [flags]
;; live  in  	 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  48 [4.5%]  (loop_exit)
;; Pred edge  10 [4.5%] 
(code_label 534 2129 535 51 199 "" [2 uses])

(note 535 534 536 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(debug_insn 536 535 537 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __x (reg/v/f:DI 44 r15 [orig:130 __x ] [130])) -1 (nil))

(insn 537 536 538 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/v/f:DI 3 bx [orig:66 __x.1130 ] [66])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 538 537 539 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __y (reg/v/f:DI 3 bx [orig:66 __x.1130 ] [66])) -1 (nil))

(debug_insn 539 538 540 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 540 539 541 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __p (reg/v/f:DI 44 r15 [orig:130 __x ] [130])) -1 (nil))

(debug_insn 541 540 542 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI D.4294967200 (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 542 541 543 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 543 542 544 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 544 543 545 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 545 544 546 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 546 545 547 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 547 546 548 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 548 547 549 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 549 548 550 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI __p (debug_expr:DI D#96)) -1 (nil))

(debug_insn 550 549 551 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (debug_expr:DI D#96)) -1 (nil))

(debug_insn 551 550 552 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967199 (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 552 551 553 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#97)) -1 (nil))

(debug_insn 553 552 554 51 (var_location:DI this (debug_expr:DI D#97)) -1 (nil))

(debug_insn 554 553 555 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 75 [0x4b]))) -1 (nil))

(debug_insn 555 554 556 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#97)) -1 (nil))

(debug_insn 556 555 557 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 557 556 558 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 558 557 559 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 559 558 560 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 560 559 561 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 561 560 562 51 (var_location:DI this (debug_expr:DI D#97)) -1 (nil))

(debug_insn 562 561 563 51 (var_location:DI this (debug_expr:DI D#97)) -1 (nil))

(insn 563 562 564 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:175 <variable>._M_value_field.second._M_dataplus._M_p ] [175])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 564 563 565 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                (plus:DI (reg/f:DI 5 di [orig:175 <variable>._M_value_field.second._M_dataplus._M_p ] [175])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                    (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 565 564 566 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:114 D.39557 ] [114])) -1 (nil))

(debug_insn 566 565 567 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 75 [0x4b]))) -1 (nil))

(debug_insn 567 566 568 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 568 567 569 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:114 D.39557 ] [114])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 569 568 570 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 608)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 51 -> ( 52 57)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  52 [0.0%]  (fallthru)
;; Succ edge  57 [100.0%] 

;; Start of basic block ( 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  51 [0.0%]  (fallthru)
(note 570 569 571 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(debug_insn 571 570 572 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967160 (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 572 571 573 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#136)) -1 (nil))

(debug_insn 573 572 574 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 574 573 575 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [176])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 575 574 576 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [176])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 576 575 577 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 585)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 52 -> ( 53 54)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  53 [100.0%]  (fallthru)
;; Succ edge  54 [0.0%] 

;; Start of basic block ( 52) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  52 [100.0%]  (fallthru)
(note 577 576 578 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(debug_insn 578 577 579 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 579 578 2224 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 2224 579 581 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [orig:113 D.39589 ] [113])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (nil))

(insn 581 2224 2130 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:113 D.39589 ] [113])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [orig:113 D.39589 ] [113])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2130 581 2131 53 (set (pc)
        (label_ref 593)) 638 {jump} (nil))
;; End of basic block 53 -> ( 55)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  55 [100.0%] 

(barrier 2131 2130 585)

;; Start of basic block ( 52) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  52 [0.0%] 
(code_label 585 2131 586 54 246 "" [1 uses])

(note 586 585 587 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(debug_insn 587 586 588 54 (var_location:DI __mem (debug_expr:DI D#136)) -1 (nil))

(debug_insn 588 587 589 54 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 589 588 590 54 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:112 __result ] [112])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 590 589 591 54 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:112 __result ] [112])) -1 (nil))

(insn 591 590 592 54 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [178])
                (plus:SI (reg/v:SI 0 ax [orig:112 __result ] [112])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 592 591 593 54 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:114 D.39557 ] [114])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [178])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:112 __result ] [112])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 54 -> ( 55)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 54 53) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  54 [100.0%]  (fallthru)
;; Pred edge  53 [100.0%] 
(code_label 593 592 594 55 247 "" [1 uses])

(note 594 593 595 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 595 594 596 55 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:112 __result ] [112])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 596 595 597 55 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 608)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 55 -> ( 56 57)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  56 [19.1%]  (fallthru)
;; Succ edge  57 [80.9%] 

;; Start of basic block ( 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  55 [19.1%]  (fallthru)
(note 597 596 598 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 598 597 601 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [179])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 75 [0x4b])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 75 [0x4b]))
        (nil)))

(call_insn 601 598 608 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 56 -> ( 57)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 56 51 55) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%] 
;; Pred edge  55 [80.9%] 
(code_label 608 601 1754 57 252 "" [2 uses])

(note 1754 608 609 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(debug_insn 609 1754 610 57 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 75 [0x4b]))) -1 (nil))

(debug_insn 610 609 611 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 75 [0x4b]))) -1 (nil))

(debug_insn 611 610 612 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#97)) -1 (nil))

(debug_insn 612 611 613 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 613 612 614 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 614 613 615 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 615 614 616 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 616 615 617 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967198 (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 617 616 618 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#98)) -1 (nil))

(debug_insn 618 617 619 57 (var_location:DI this (debug_expr:DI D#98)) -1 (nil))

(debug_insn 619 618 620 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 74 [0x4a]))) -1 (nil))

(debug_insn 620 619 621 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#98)) -1 (nil))

(debug_insn 621 620 622 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 622 621 623 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 623 622 624 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 624 623 625 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 625 624 626 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 626 625 627 57 (var_location:DI this (debug_expr:DI D#98)) -1 (nil))

(debug_insn 627 626 628 57 (var_location:DI this (debug_expr:DI D#98)) -1 (nil))

(insn 628 627 629 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:180 <variable>._M_value_field.first._M_dataplus._M_p ] [180])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 629 628 630 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                (plus:DI (reg/f:DI 5 di [orig:180 <variable>._M_value_field.first._M_dataplus._M_p ] [180])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
                    (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 630 629 631 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:111 D.39603 ] [111])) -1 (nil))

(debug_insn 631 630 632 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 74 [0x4a]))) -1 (nil))

(debug_insn 632 631 633 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 633 632 634 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:111 D.39603 ] [111])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 634 633 635 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 676)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 57 -> ( 58 63)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  58 [0.0%]  (fallthru)
;; Succ edge  63 [100.0%] 

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  57 [0.0%]  (fallthru)
(note 635 634 636 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(debug_insn 636 635 637 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967161 (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 637 636 638 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#135)) -1 (nil))

(debug_insn 638 637 639 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 639 638 640 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [181])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 640 639 641 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [181])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 641 640 642 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 650)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  59 [100.0%]  (fallthru)
;; Succ edge  60 [0.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  58 [100.0%]  (fallthru)
(note 642 641 643 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(debug_insn 643 642 644 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 644 643 2225 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 2225 644 646 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [orig:110 D.39635 ] [110])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (nil))

(insn 646 2225 2132 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:110 D.39635 ] [110])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [orig:110 D.39635 ] [110])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2132 646 2133 59 (set (pc)
        (label_ref 658)) 638 {jump} (nil))
;; End of basic block 59 -> ( 61)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  61 [100.0%] 

(barrier 2133 2132 650)

;; Start of basic block ( 58) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  58 [0.0%] 
(code_label 650 2133 651 60 254 "" [1 uses])

(note 651 650 652 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(debug_insn 652 651 653 60 (var_location:DI __mem (debug_expr:DI D#135)) -1 (nil))

(debug_insn 653 652 654 60 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 654 653 655 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:109 __result ] [109])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 655 654 656 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:109 __result ] [109])) -1 (nil))

(insn 656 655 657 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [183])
                (plus:SI (reg/v:SI 0 ax [orig:109 __result ] [109])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 657 656 658 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:111 D.39603 ] [111])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [183])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:109 __result ] [109])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 60 -> ( 61)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  61 [100.0%]  (fallthru)

;; Start of basic block ( 60 59) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  60 [100.0%]  (fallthru)
;; Pred edge  59 [100.0%] 
(code_label 658 657 659 61 255 "" [1 uses])

(note 659 658 660 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 660 659 661 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:109 __result ] [109])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 661 660 662 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 676)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 61 -> ( 62 63)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  62 [19.1%]  (fallthru)
;; Succ edge  63 [80.9%] 

;; Start of basic block ( 61) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  61 [19.1%]  (fallthru)
(note 662 661 663 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 663 662 666 62 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [184])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 74 [0x4a])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 74 [0x4a]))
        (nil)))

(call_insn 666 663 676 62 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 62 -> ( 63)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 62 57 61) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	

;; Pred edge  62 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%] 
;; Pred edge  61 [80.9%] 
(code_label 676 666 1762 63 263 "" [2 uses])

(note 1762 676 677 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(debug_insn 677 1762 678 63 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 74 [0x4a]))) -1 (nil))

(debug_insn 678 677 679 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 74 [0x4a]))) -1 (nil))

(debug_insn 679 678 680 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#98)) -1 (nil))

(debug_insn 680 679 681 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 681 680 682 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 682 681 683 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 683 682 684 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 684 683 685 63 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 685 684 686 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 686 685 687 63 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 687 686 688 63 (var_location:DI __p (reg/v/f:DI 44 r15 [orig:130 __x ] [130])) -1 (nil))

(debug_insn 688 687 689 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 689 688 690 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 690 689 691 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (reg/v/f:DI 44 r15 [orig:130 __x ] [130])) -1 (nil))

(debug_insn 691 690 692 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.39270 (const_int 1 [0x1])) -1 (nil))

(insn 692 691 693 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (reg/v/f:DI 44 r15 [orig:130 __x ] [130])) 89 {*movdi_1_rex64} (nil))

(call_insn 693 692 695 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 695 693 696 63 (var_location:DI __x (reg/v/f:DI 3 bx [orig:66 __x.1130 ] [66])) -1 (nil))

(insn 696 695 697 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 3 bx [orig:66 __x.1130 ] [66])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 697 696 698 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 703)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 63 -> ( 64 66)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  64 [95.5%]  (fallthru)
;; Succ edge  66 [4.5%]  (loop_exit)

;; Start of basic block ( 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 44 [r15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 44 [r15]
;; live  kill	

;; Pred edge  63 [95.5%]  (fallthru)
(note 698 697 699 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 699 698 2135 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg/v/f:DI 44 r15 [orig:130 __x ] [130])
        (reg/v/f:DI 3 bx [orig:66 __x.1130 ] [66])) 89 {*movdi_1_rex64} (nil))

(jump_insn 2135 699 2136 64 (set (pc)
        (label_ref 2134)) 638 {jump} (nil))
;; End of basic block 64 -> ( 10)
;; lr  out 	 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 7 [sp] 41 [r12] 44 [r15]


;; Succ edge  10 [100.0%]  (dfs_back)

(barrier 2136 2135 703)

;; Start of basic block ( 63 8) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  63 [4.5%]  (loop_exit)
;; Pred edge  8 [4.5%] 
(code_label 703 2136 704 66 198 "" [2 uses])

(note 704 703 705 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(debug_insn 705 704 2226 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __x (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) -1 (nil))

(insn 2226 705 706 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg:DI 0 ax)
        (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 706 2226 707 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/f:DI 3 bx [orig:131 D.39254 ] [131])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 707 706 708 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (var_location:DI D.4294967162 (reg/f:DI 3 bx [orig:131 D.39254 ] [131])) -1 (nil))

(debug_insn 708 707 709 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __y (debug_expr:DI D#134)) -1 (nil))

(debug_insn 709 708 710 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 710 709 711 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __p (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) -1 (nil))

(debug_insn 711 710 712 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI D.4294967197 (plus:DI (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 712 711 713 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 713 712 714 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 714 713 715 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 715 714 716 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 716 715 717 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 717 716 718 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 718 717 719 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 719 718 720 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI __p (debug_expr:DI D#99)) -1 (nil))

(debug_insn 720 719 721 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (debug_expr:DI D#99)) -1 (nil))

(debug_insn 721 720 722 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967196 (plus:DI (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 722 721 723 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#100)) -1 (nil))

(debug_insn 723 722 724 66 (var_location:DI this (debug_expr:DI D#100)) -1 (nil))

(debug_insn 724 723 725 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 73 [0x49]))) -1 (nil))

(debug_insn 725 724 726 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#100)) -1 (nil))

(debug_insn 726 725 727 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 727 726 728 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 728 727 729 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 729 728 730 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 730 729 731 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 731 730 732 66 (var_location:DI this (debug_expr:DI D#100)) -1 (nil))

(debug_insn 732 731 733 66 (var_location:DI this (debug_expr:DI D#100)) -1 (nil))

(insn 733 732 734 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:185 <variable>._M_value_field.second._M_dataplus._M_p ] [185])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 734 733 735 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                (plus:DI (reg/f:DI 5 di [orig:185 <variable>._M_value_field.second._M_dataplus._M_p ] [185])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])
                    (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 735 734 736 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:108 D.39657 ] [108])) -1 (nil))

(debug_insn 736 735 737 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 73 [0x49]))) -1 (nil))

(debug_insn 737 736 738 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 738 737 739 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:108 D.39657 ] [108])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 739 738 740 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 778)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 66 -> ( 67 72)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  67 [0.0%]  (fallthru)
;; Succ edge  72 [100.0%] 

;; Start of basic block ( 66) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  66 [0.0%]  (fallthru)
(note 740 739 741 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(debug_insn 741 740 742 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967163 (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 742 741 743 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#133)) -1 (nil))

(debug_insn 743 742 744 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 744 743 745 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [186])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 745 744 746 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [186])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 746 745 747 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 755)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 67 -> ( 68 69)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  68 [100.0%]  (fallthru)
;; Succ edge  69 [0.0%] 

;; Start of basic block ( 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  67 [100.0%]  (fallthru)
(note 747 746 748 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(debug_insn 748 747 749 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 749 748 750 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 750 749 751 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [187])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 751 750 2137 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:107 D.39689 ] [107])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [187])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2137 751 2138 68 (set (pc)
        (label_ref 763)) 638 {jump} (nil))
;; End of basic block 68 -> ( 70)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  70 [100.0%] 

(barrier 2138 2137 755)

;; Start of basic block ( 67) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  67 [0.0%] 
(code_label 755 2138 756 69 266 "" [1 uses])

(note 756 755 757 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(debug_insn 757 756 758 69 (var_location:DI __mem (debug_expr:DI D#133)) -1 (nil))

(debug_insn 758 757 759 69 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 759 758 760 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:106 __result ] [106])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 760 759 761 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:106 __result ] [106])) -1 (nil))

(insn 761 760 762 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [188])
                (plus:SI (reg/v:SI 0 ax [orig:106 __result ] [106])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 762 761 763 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.39657 ] [108])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [188])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:106 __result ] [106])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 69 -> ( 70)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  70 [100.0%]  (fallthru)

;; Start of basic block ( 69 68) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  69 [100.0%]  (fallthru)
;; Pred edge  68 [100.0%] 
(code_label 763 762 764 70 267 "" [1 uses])

(note 764 763 765 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 765 764 766 70 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:106 __result ] [106])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 766 765 767 70 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 778)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 70 -> ( 71 72)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  71 [19.1%]  (fallthru)
;; Succ edge  72 [80.9%] 

;; Start of basic block ( 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  70 [19.1%]  (fallthru)
(note 767 766 768 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 768 767 771 71 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [189])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 73 [0x49])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 73 [0x49]))
        (nil)))

(call_insn 771 768 778 71 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 71 -> ( 72)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  72 [100.0%]  (fallthru)

;; Start of basic block ( 71 66 70) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  71 [100.0%]  (fallthru)
;; Pred edge  66 [100.0%] 
;; Pred edge  70 [80.9%] 
(code_label 778 771 1767 72 272 "" [2 uses])

(note 1767 778 779 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(debug_insn 779 1767 780 72 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 73 [0x49]))) -1 (nil))

(debug_insn 780 779 781 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 73 [0x49]))) -1 (nil))

(debug_insn 781 780 782 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#100)) -1 (nil))

(debug_insn 782 781 783 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 783 782 784 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 784 783 785 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 785 784 786 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 786 785 787 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967195 (plus:DI (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 787 786 788 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#101)) -1 (nil))

(debug_insn 788 787 789 72 (var_location:DI this (debug_expr:DI D#101)) -1 (nil))

(debug_insn 789 788 790 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 790 789 791 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#101)) -1 (nil))

(debug_insn 791 790 792 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 792 791 793 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 793 792 794 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 794 793 795 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 795 794 796 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 796 795 797 72 (var_location:DI this (debug_expr:DI D#101)) -1 (nil))

(debug_insn 797 796 2227 72 (var_location:DI this (debug_expr:DI D#101)) -1 (nil))

(insn 2227 797 798 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg:DI 0 ax)
        (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 798 2227 799 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:190 <variable>._M_value_field.first._M_dataplus._M_p ] [190])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 799 798 800 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                (plus:DI (reg/f:DI 5 di [orig:190 <variable>._M_value_field.first._M_dataplus._M_p ] [190])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])
                    (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 800 799 801 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:105 D.39703 ] [105])) -1 (nil))

(debug_insn 801 800 802 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 802 801 803 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 803 802 804 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:105 D.39703 ] [105])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 804 803 805 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 846)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 72 -> ( 73 78)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  73 [0.0%]  (fallthru)
;; Succ edge  78 [100.0%] 

;; Start of basic block ( 72) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  72 [0.0%]  (fallthru)
(note 805 804 806 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(debug_insn 806 805 807 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967164 (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 807 806 808 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#132)) -1 (nil))

(debug_insn 808 807 809 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 809 808 810 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [191])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 810 809 811 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [191])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 811 810 812 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 820)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 73 -> ( 74 75)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  74 [100.0%]  (fallthru)
;; Succ edge  75 [0.0%] 

;; Start of basic block ( 73) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  73 [100.0%]  (fallthru)
(note 812 811 813 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(debug_insn 813 812 814 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 814 813 815 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 815 814 816 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [192])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 816 815 2139 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:104 D.39735 ] [104])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [192])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2139 816 2140 74 (set (pc)
        (label_ref 828)) 638 {jump} (nil))
;; End of basic block 74 -> ( 76)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  76 [100.0%] 

(barrier 2140 2139 820)

;; Start of basic block ( 73) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  73 [0.0%] 
(code_label 820 2140 821 75 274 "" [1 uses])

(note 821 820 822 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(debug_insn 822 821 823 75 (var_location:DI __mem (debug_expr:DI D#132)) -1 (nil))

(debug_insn 823 822 824 75 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 824 823 825 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:103 __result ] [103])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 825 824 826 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:103 __result ] [103])) -1 (nil))

(insn 826 825 827 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [193])
                (plus:SI (reg/v:SI 0 ax [orig:103 __result ] [103])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 827 826 828 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.39703 ] [105])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [193])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:103 __result ] [103])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 75 -> ( 76)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  76 [100.0%]  (fallthru)

;; Start of basic block ( 75 74) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  75 [100.0%]  (fallthru)
;; Pred edge  74 [100.0%] 
(code_label 828 827 829 76 275 "" [1 uses])

(note 829 828 830 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(insn 830 829 831 76 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:103 __result ] [103])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 831 830 832 76 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 846)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 76 -> ( 77 78)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  77 [19.1%]  (fallthru)
;; Succ edge  78 [80.9%] 

;; Start of basic block ( 76) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  76 [19.1%]  (fallthru)
(note 832 831 833 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 833 832 836 77 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [194])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 72 [0x48])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 72 [0x48]))
        (nil)))

(call_insn 836 833 846 77 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 77 -> ( 78)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  78 [100.0%]  (fallthru)

;; Start of basic block ( 77 72 76) -> 78
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  72 [100.0%] 
;; Pred edge  76 [80.9%] 
(code_label 846 836 1775 78 283 "" [2 uses])

(note 1775 846 848 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(debug_insn 848 1775 849 78 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 849 848 850 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 850 849 851 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#101)) -1 (nil))

(debug_insn 851 850 852 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 852 851 853 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 853 852 854 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 854 853 855 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 855 854 856 78 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 856 855 857 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 857 856 858 78 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 858 857 859 78 (var_location:DI __p (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) -1 (nil))

(debug_insn 859 858 860 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 860 859 861 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 861 860 862 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) -1 (nil))

(debug_insn 862 861 863 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.39245 (const_int 1 [0x1])) -1 (nil))

(insn 863 862 864 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) 89 {*movdi_1_rex64} (nil))

(call_insn 864 863 865 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 865 864 866 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:973 (var_location:DI __x (debug_expr:DI D#134)) -1 (nil))

(insn 866 865 867 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])
        (reg/f:DI 3 bx [orig:131 D.39254 ] [131])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 78 -> ( 79)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  79 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 78 7) -> 79
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  78 [100.0%]  (fallthru,dfs_back)
;; Pred edge  7 [100.0%] 
(code_label 867 866 868 79 197 "" [1 uses])

(note 868 867 869 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(debug_insn 869 868 871 79 (var_location:DI __x (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])) -1 (nil))

(insn 871 869 872 79 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:DI (reg/f:DI 7 sp) [87 %sfp+-80 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 872 871 873 79 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 870)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 79 -> ( 8 80)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  8 [95.5%] 
;; Succ edge  80 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 79) -> 80
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  79 [4.5%]  (fallthru,loop_exit)
(note 873 872 874 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(debug_insn 874 873 2228 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) -1 (nil))

(insn 2228 874 875 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 875 2228 876 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/f:DI 3 bx [orig:134 D.39229 ] [134])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 876 875 877 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (var_location:DI D.4294967165 (reg/f:DI 3 bx [orig:134 D.39229 ] [134])) -1 (nil))

(debug_insn 877 876 878 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __y (debug_expr:DI D#131)) -1 (nil))

(debug_insn 878 877 879 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 879 878 880 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) -1 (nil))

(debug_insn 880 879 881 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI D.4294967194 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 881 880 882 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 882 881 883 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 883 882 884 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 884 883 885 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 885 884 886 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 886 885 887 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 887 886 888 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 888 887 889 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI __p (debug_expr:DI D#102)) -1 (nil))

(debug_insn 889 888 890 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (debug_expr:DI D#102)) -1 (nil))

(debug_insn 890 889 891 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967193 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 891 890 892 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#103)) -1 (nil))

(debug_insn 892 891 893 80 (var_location:DI this (debug_expr:DI D#103)) -1 (nil))

(debug_insn 893 892 894 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 71 [0x47]))) -1 (nil))

(debug_insn 894 893 895 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#103)) -1 (nil))

(debug_insn 895 894 896 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 896 895 897 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 897 896 898 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 898 897 899 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 899 898 900 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 900 899 901 80 (var_location:DI this (debug_expr:DI D#103)) -1 (nil))

(debug_insn 901 900 902 80 (var_location:DI this (debug_expr:DI D#103)) -1 (nil))

(insn 902 901 903 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:195 <variable>._M_value_field.second._M_dataplus._M_p ] [195])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                        (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 903 902 904 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                (plus:DI (reg/f:DI 5 di [orig:195 <variable>._M_value_field.second._M_dataplus._M_p ] [195])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])
                    (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 904 903 905 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:102 D.39757 ] [102])) -1 (nil))

(debug_insn 905 904 906 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 71 [0x47]))) -1 (nil))

(debug_insn 906 905 907 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 907 906 908 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:102 D.39757 ] [102])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 908 907 909 80 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 947)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 80 -> ( 81 86)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  81 [0.0%]  (fallthru)
;; Succ edge  86 [100.0%] 

;; Start of basic block ( 80) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  80 [0.0%]  (fallthru)
(note 909 908 910 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(debug_insn 910 909 911 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967166 (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 911 910 912 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#130)) -1 (nil))

(debug_insn 912 911 913 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 913 912 914 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [196])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 914 913 915 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [196])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 915 914 916 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 924)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 81 -> ( 82 83)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  82 [100.0%]  (fallthru)
;; Succ edge  83 [0.0%] 

;; Start of basic block ( 81) -> 82
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  81 [100.0%]  (fallthru)
(note 916 915 917 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(debug_insn 917 916 918 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 918 917 919 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 919 918 920 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [197])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 920 919 2141 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:101 D.39789 ] [101])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [197])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2141 920 2142 82 (set (pc)
        (label_ref 932)) 638 {jump} (nil))
;; End of basic block 82 -> ( 84)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  84 [100.0%] 

(barrier 2142 2141 924)

;; Start of basic block ( 81) -> 83
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  81 [0.0%] 
(code_label 924 2142 925 83 286 "" [1 uses])

(note 925 924 926 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(debug_insn 926 925 927 83 (var_location:DI __mem (debug_expr:DI D#130)) -1 (nil))

(debug_insn 927 926 928 83 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 928 927 929 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:100 __result ] [100])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 929 928 930 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:100 __result ] [100])) -1 (nil))

(insn 930 929 931 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [198])
                (plus:SI (reg/v:SI 0 ax [orig:100 __result ] [100])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 931 930 932 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:102 D.39757 ] [102])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [198])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:100 __result ] [100])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 83 -> ( 84)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  84 [100.0%]  (fallthru)

;; Start of basic block ( 83 82) -> 84
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  83 [100.0%]  (fallthru)
;; Pred edge  82 [100.0%] 
(code_label 932 931 933 84 287 "" [1 uses])

(note 933 932 934 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(insn 934 933 935 84 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:100 __result ] [100])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 935 934 936 84 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 947)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 84 -> ( 85 86)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  85 [19.1%]  (fallthru)
;; Succ edge  86 [80.9%] 

;; Start of basic block ( 84) -> 85
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  84 [19.1%]  (fallthru)
(note 936 935 937 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(insn 937 936 940 85 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [199])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 71 [0x47])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 71 [0x47]))
        (nil)))

(call_insn 940 937 947 85 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 85 -> ( 86)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  86 [100.0%]  (fallthru)

;; Start of basic block ( 85 80 84) -> 86
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  85 [100.0%]  (fallthru)
;; Pred edge  80 [100.0%] 
;; Pred edge  84 [80.9%] 
(code_label 947 940 1780 86 292 "" [2 uses])

(note 1780 947 948 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(debug_insn 948 1780 949 86 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 71 [0x47]))) -1 (nil))

(debug_insn 949 948 950 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 71 [0x47]))) -1 (nil))

(debug_insn 950 949 951 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#103)) -1 (nil))

(debug_insn 951 950 952 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 952 951 953 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 953 952 954 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 954 953 955 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 955 954 956 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967192 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 956 955 957 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#104)) -1 (nil))

(debug_insn 957 956 958 86 (var_location:DI this (debug_expr:DI D#104)) -1 (nil))

(debug_insn 958 957 959 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 70 [0x46]))) -1 (nil))

(debug_insn 959 958 960 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#104)) -1 (nil))

(debug_insn 960 959 961 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 961 960 962 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 962 961 963 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 963 962 964 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 964 963 965 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 965 964 966 86 (var_location:DI this (debug_expr:DI D#104)) -1 (nil))

(debug_insn 966 965 2229 86 (var_location:DI this (debug_expr:DI D#104)) -1 (nil))

(insn 2229 966 967 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 967 2229 968 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:200 <variable>._M_value_field.first._M_dataplus._M_p ] [200])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                        (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 968 967 969 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                (plus:DI (reg/f:DI 5 di [orig:200 <variable>._M_value_field.first._M_dataplus._M_p ] [200])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])
                    (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 969 968 970 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:99 D.39803 ] [99])) -1 (nil))

(debug_insn 970 969 971 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 70 [0x46]))) -1 (nil))

(debug_insn 971 970 972 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 972 971 973 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:99 D.39803 ] [99])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 973 972 974 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1015)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 86 -> ( 87 92)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  87 [0.0%]  (fallthru)
;; Succ edge  92 [100.0%] 

;; Start of basic block ( 86) -> 87
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  86 [0.0%]  (fallthru)
(note 974 973 975 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(debug_insn 975 974 976 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967167 (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 976 975 977 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#129)) -1 (nil))

(debug_insn 977 976 978 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 978 977 979 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [201])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 979 978 980 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [201])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 980 979 981 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 989)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 87 -> ( 88 89)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  88 [100.0%]  (fallthru)
;; Succ edge  89 [0.0%] 

;; Start of basic block ( 87) -> 88
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  87 [100.0%]  (fallthru)
(note 981 980 982 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(debug_insn 982 981 983 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 983 982 984 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 984 983 985 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [202])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 985 984 2143 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:98 D.39835 ] [98])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [202])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2143 985 2144 88 (set (pc)
        (label_ref 997)) 638 {jump} (nil))
;; End of basic block 88 -> ( 90)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  90 [100.0%] 

(barrier 2144 2143 989)

;; Start of basic block ( 87) -> 89
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  87 [0.0%] 
(code_label 989 2144 990 89 294 "" [1 uses])

(note 990 989 991 89 [bb 89] NOTE_INSN_BASIC_BLOCK)

(debug_insn 991 990 992 89 (var_location:DI __mem (debug_expr:DI D#129)) -1 (nil))

(debug_insn 992 991 993 89 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 993 992 994 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:97 __result ] [97])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 994 993 995 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:97 __result ] [97])) -1 (nil))

(insn 995 994 996 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [203])
                (plus:SI (reg/v:SI 0 ax [orig:97 __result ] [97])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 996 995 997 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:99 D.39803 ] [99])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [203])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:97 __result ] [97])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 89 -> ( 90)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  90 [100.0%]  (fallthru)

;; Start of basic block ( 89 88) -> 90
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  89 [100.0%]  (fallthru)
;; Pred edge  88 [100.0%] 
(code_label 997 996 998 90 295 "" [1 uses])

(note 998 997 999 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(insn 999 998 1000 90 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:97 __result ] [97])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1000 999 1001 90 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1015)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 90 -> ( 91 92)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  91 [19.1%]  (fallthru)
;; Succ edge  92 [80.9%] 

;; Start of basic block ( 90) -> 91
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  90 [19.1%]  (fallthru)
(note 1001 1000 1002 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(insn 1002 1001 1005 91 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [204])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 70 [0x46])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 70 [0x46]))
        (nil)))

(call_insn 1005 1002 1015 91 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 91 -> ( 92)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  92 [100.0%]  (fallthru)

;; Start of basic block ( 91 86 90) -> 92
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  91 [100.0%]  (fallthru)
;; Pred edge  86 [100.0%] 
;; Pred edge  90 [80.9%] 
(code_label 1015 1005 1788 92 303 "" [2 uses])

(note 1788 1015 1017 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1017 1788 1018 92 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 70 [0x46]))) -1 (nil))

(debug_insn 1018 1017 1019 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 70 [0x46]))) -1 (nil))

(debug_insn 1019 1018 1020 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#104)) -1 (nil))

(debug_insn 1020 1019 1021 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1021 1020 1022 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1022 1021 1023 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1023 1022 1024 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1024 1023 1025 92 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1025 1024 1026 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1026 1025 1027 92 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1027 1026 1028 92 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) -1 (nil))

(debug_insn 1028 1027 1029 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1029 1028 1030 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 1030 1029 1031 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) -1 (nil))

(debug_insn 1031 1030 1032 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.39220 (const_int 1 [0x1])) -1 (nil))

(insn 1032 1031 1033 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) 89 {*movdi_1_rex64} (nil))

(call_insn 1033 1032 1034 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 1034 1033 1035 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:973 (var_location:DI __x (debug_expr:DI D#131)) -1 (nil))

(insn 1035 1034 1036 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])
        (reg/f:DI 3 bx [orig:134 D.39229 ] [134])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 92 -> ( 93)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  93 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 92 6) -> 93
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  92 [100.0%]  (fallthru,dfs_back)
;; Pred edge  6 [100.0%] 
(code_label 1036 1035 1037 93 196 "" [1 uses])

(note 1037 1036 1038 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1038 1037 1040 93 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])) -1 (nil))

(insn 1040 1038 1041 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])) [87 %sfp+-72 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 1041 1040 1042 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1039)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 93 -> ( 7 94)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  7 [95.5%] 
;; Succ edge  94 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 93) -> 94
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  93 [4.5%]  (fallthru,loop_exit)
(note 1042 1041 1043 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1043 1042 2230 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) -1 (nil))

(insn 2230 1043 1044 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 1044 2230 1045 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/f:DI 3 bx [orig:137 D.39204 ] [137])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 1045 1044 1046 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (var_location:DI D.4294967168 (reg/f:DI 3 bx [orig:137 D.39204 ] [137])) -1 (nil))

(debug_insn 1046 1045 1047 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __y (debug_expr:DI D#128)) -1 (nil))

(debug_insn 1047 1046 1048 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1048 1047 1049 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) -1 (nil))

(debug_insn 1049 1048 1050 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI D.4294967191 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1050 1049 1051 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1051 1050 1052 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1052 1051 1053 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1053 1052 1054 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 1054 1053 1055 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 1055 1054 1056 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 1056 1055 1057 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1057 1056 1058 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI __p (debug_expr:DI D#105)) -1 (nil))

(debug_insn 1058 1057 1059 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (debug_expr:DI D#105)) -1 (nil))

(debug_insn 1059 1058 1060 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967190 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 1060 1059 1061 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#106)) -1 (nil))

(debug_insn 1061 1060 1062 94 (var_location:DI this (debug_expr:DI D#106)) -1 (nil))

(debug_insn 1062 1061 1063 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 69 [0x45]))) -1 (nil))

(debug_insn 1063 1062 1064 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#106)) -1 (nil))

(debug_insn 1064 1063 1065 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1065 1064 1066 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1066 1065 1067 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1067 1066 1068 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1068 1067 1069 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1069 1068 1070 94 (var_location:DI this (debug_expr:DI D#106)) -1 (nil))

(debug_insn 1070 1069 1071 94 (var_location:DI this (debug_expr:DI D#106)) -1 (nil))

(insn 1071 1070 1072 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:205 <variable>._M_value_field.second._M_dataplus._M_p ] [205])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                        (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 1072 1071 1073 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                (plus:DI (reg/f:DI 5 di [orig:205 <variable>._M_value_field.second._M_dataplus._M_p ] [205])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])
                    (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1073 1072 1074 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:96 D.39857 ] [96])) -1 (nil))

(debug_insn 1074 1073 1075 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 69 [0x45]))) -1 (nil))

(debug_insn 1075 1074 1076 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1076 1075 1077 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:96 D.39857 ] [96])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 1077 1076 1078 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1116)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 94 -> ( 95 100)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  95 [0.0%]  (fallthru)
;; Succ edge  100 [100.0%] 

;; Start of basic block ( 94) -> 95
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  94 [0.0%]  (fallthru)
(note 1078 1077 1079 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1079 1078 1080 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967169 (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1080 1079 1081 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#127)) -1 (nil))

(debug_insn 1081 1080 1082 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1082 1081 1083 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [206])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1083 1082 1084 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [206])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1084 1083 1085 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1093)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 95 -> ( 96 97)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  96 [100.0%]  (fallthru)
;; Succ edge  97 [0.0%] 

;; Start of basic block ( 95) -> 96
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  95 [100.0%]  (fallthru)
(note 1085 1084 1086 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1086 1085 1087 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1087 1086 1088 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1088 1087 1089 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [207])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1089 1088 2145 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:95 D.39889 ] [95])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [207])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2145 1089 2146 96 (set (pc)
        (label_ref 1101)) 638 {jump} (nil))
;; End of basic block 96 -> ( 98)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  98 [100.0%] 

(barrier 2146 2145 1093)

;; Start of basic block ( 95) -> 97
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  95 [0.0%] 
(code_label 1093 2146 1094 97 306 "" [1 uses])

(note 1094 1093 1095 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1095 1094 1096 97 (var_location:DI __mem (debug_expr:DI D#127)) -1 (nil))

(debug_insn 1096 1095 1097 97 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1097 1096 1098 97 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:94 __result ] [94])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1098 1097 1099 97 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:94 __result ] [94])) -1 (nil))

(insn 1099 1098 1100 97 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [208])
                (plus:SI (reg/v:SI 0 ax [orig:94 __result ] [94])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1100 1099 1101 97 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:96 D.39857 ] [96])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [208])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:94 __result ] [94])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 97 -> ( 98)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  98 [100.0%]  (fallthru)

;; Start of basic block ( 97 96) -> 98
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  97 [100.0%]  (fallthru)
;; Pred edge  96 [100.0%] 
(code_label 1101 1100 1102 98 307 "" [1 uses])

(note 1102 1101 1103 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(insn 1103 1102 1104 98 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:94 __result ] [94])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1104 1103 1105 98 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1116)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 98 -> ( 99 100)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  99 [19.1%]  (fallthru)
;; Succ edge  100 [80.9%] 

;; Start of basic block ( 98) -> 99
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  98 [19.1%]  (fallthru)
(note 1105 1104 1106 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(insn 1106 1105 1109 99 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [209])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 69 [0x45])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 69 [0x45]))
        (nil)))

(call_insn 1109 1106 1116 99 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 99 -> ( 100)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  100 [100.0%]  (fallthru)

;; Start of basic block ( 99 94 98) -> 100
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  99 [100.0%]  (fallthru)
;; Pred edge  94 [100.0%] 
;; Pred edge  98 [80.9%] 
(code_label 1116 1109 1793 100 312 "" [2 uses])

(note 1793 1116 1117 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1117 1793 1118 100 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 69 [0x45]))) -1 (nil))

(debug_insn 1118 1117 1119 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 69 [0x45]))) -1 (nil))

(debug_insn 1119 1118 1120 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#106)) -1 (nil))

(debug_insn 1120 1119 1121 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1121 1120 1122 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1122 1121 1123 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1123 1122 1124 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1124 1123 1125 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967189 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1125 1124 1126 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#107)) -1 (nil))

(debug_insn 1126 1125 1127 100 (var_location:DI this (debug_expr:DI D#107)) -1 (nil))

(debug_insn 1127 1126 1128 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 68 [0x44]))) -1 (nil))

(debug_insn 1128 1127 1129 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#107)) -1 (nil))

(debug_insn 1129 1128 1130 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1130 1129 1131 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1131 1130 1132 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1132 1131 1133 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1133 1132 1134 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1134 1133 1135 100 (var_location:DI this (debug_expr:DI D#107)) -1 (nil))

(debug_insn 1135 1134 2231 100 (var_location:DI this (debug_expr:DI D#107)) -1 (nil))

(insn 2231 1135 1136 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 1136 2231 1137 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:210 <variable>._M_value_field.first._M_dataplus._M_p ] [210])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                        (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 1137 1136 1138 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                (plus:DI (reg/f:DI 5 di [orig:210 <variable>._M_value_field.first._M_dataplus._M_p ] [210])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])
                    (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1138 1137 1139 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:93 D.39903 ] [93])) -1 (nil))

(debug_insn 1139 1138 1140 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 68 [0x44]))) -1 (nil))

(debug_insn 1140 1139 1141 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1141 1140 1142 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:93 D.39903 ] [93])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 1142 1141 1143 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1184)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 100 -> ( 101 106)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  101 [0.0%]  (fallthru)
;; Succ edge  106 [100.0%] 

;; Start of basic block ( 100) -> 101
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  100 [0.0%]  (fallthru)
(note 1143 1142 1144 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1144 1143 1145 101 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967170 (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1145 1144 1146 101 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#126)) -1 (nil))

(debug_insn 1146 1145 1147 101 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1147 1146 1148 101 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [211])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1148 1147 1149 101 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [211])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1149 1148 1150 101 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1158)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 101 -> ( 102 103)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  102 [100.0%]  (fallthru)
;; Succ edge  103 [0.0%] 

;; Start of basic block ( 101) -> 102
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  101 [100.0%]  (fallthru)
(note 1150 1149 1151 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1151 1150 1152 102 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1152 1151 1153 102 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1153 1152 1154 102 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [212])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1154 1153 2147 102 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:92 D.39935 ] [92])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [212])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2147 1154 2148 102 (set (pc)
        (label_ref 1166)) 638 {jump} (nil))
;; End of basic block 102 -> ( 104)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  104 [100.0%] 

(barrier 2148 2147 1158)

;; Start of basic block ( 101) -> 103
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  101 [0.0%] 
(code_label 1158 2148 1159 103 314 "" [1 uses])

(note 1159 1158 1160 103 [bb 103] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1160 1159 1161 103 (var_location:DI __mem (debug_expr:DI D#126)) -1 (nil))

(debug_insn 1161 1160 1162 103 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1162 1161 1163 103 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:91 __result ] [91])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1163 1162 1164 103 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:91 __result ] [91])) -1 (nil))

(insn 1164 1163 1165 103 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [213])
                (plus:SI (reg/v:SI 0 ax [orig:91 __result ] [91])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1165 1164 1166 103 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:93 D.39903 ] [93])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [213])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:91 __result ] [91])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 103 -> ( 104)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  104 [100.0%]  (fallthru)

;; Start of basic block ( 103 102) -> 104
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  103 [100.0%]  (fallthru)
;; Pred edge  102 [100.0%] 
(code_label 1166 1165 1167 104 315 "" [1 uses])

(note 1167 1166 1168 104 [bb 104] NOTE_INSN_BASIC_BLOCK)

(insn 1168 1167 1169 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:91 __result ] [91])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1169 1168 1170 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1184)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 104 -> ( 105 106)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  105 [19.1%]  (fallthru)
;; Succ edge  106 [80.9%] 

;; Start of basic block ( 104) -> 105
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  104 [19.1%]  (fallthru)
(note 1170 1169 1171 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(insn 1171 1170 1174 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [214])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 68 [0x44])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 68 [0x44]))
        (nil)))

(call_insn 1174 1171 1184 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 105 -> ( 106)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  106 [100.0%]  (fallthru)

;; Start of basic block ( 105 100 104) -> 106
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  105 [100.0%]  (fallthru)
;; Pred edge  100 [100.0%] 
;; Pred edge  104 [80.9%] 
(code_label 1184 1174 1801 106 323 "" [2 uses])

(note 1801 1184 1186 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1186 1801 1187 106 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 68 [0x44]))) -1 (nil))

(debug_insn 1187 1186 1188 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 68 [0x44]))) -1 (nil))

(debug_insn 1188 1187 1189 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#107)) -1 (nil))

(debug_insn 1189 1188 1190 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1190 1189 1191 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1191 1190 1192 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1192 1191 1193 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1193 1192 1194 106 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1194 1193 1195 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1195 1194 1196 106 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1196 1195 1197 106 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) -1 (nil))

(debug_insn 1197 1196 1198 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1198 1197 1199 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 1199 1198 1200 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) -1 (nil))

(debug_insn 1200 1199 1201 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.39195 (const_int 1 [0x1])) -1 (nil))

(insn 1201 1200 1202 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) 89 {*movdi_1_rex64} (nil))

(call_insn 1202 1201 1203 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 1203 1202 1204 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:973 (var_location:DI __x (debug_expr:DI D#128)) -1 (nil))

(insn 1204 1203 1205 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])
        (reg/f:DI 3 bx [orig:137 D.39204 ] [137])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 106 -> ( 107)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  107 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 106 5) -> 107
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  106 [100.0%]  (fallthru,dfs_back)
;; Pred edge  5 [100.0%] 
(code_label 1205 1204 1206 107 195 "" [1 uses])

(note 1206 1205 1207 107 [bb 107] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1207 1206 1209 107 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])) -1 (nil))

(insn 1209 1207 1210 107 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])) [87 %sfp+-64 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 1210 1209 1211 107 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1208)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 107 -> ( 6 108)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  6 [95.5%] 
;; Succ edge  108 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 107) -> 108
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  107 [4.5%]  (fallthru,loop_exit)
(note 1211 1210 1212 108 [bb 108] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1212 1211 2232 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) -1 (nil))

(insn 2232 1212 1213 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 1213 2232 1214 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/f:DI 3 bx [orig:140 D.39179 ] [140])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 1214 1213 1215 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (var_location:DI D.4294967171 (reg/f:DI 3 bx [orig:140 D.39179 ] [140])) -1 (nil))

(debug_insn 1215 1214 1216 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __y (debug_expr:DI D#125)) -1 (nil))

(debug_insn 1216 1215 1217 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1217 1216 1218 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) -1 (nil))

(debug_insn 1218 1217 1219 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI D.4294967188 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1219 1218 1220 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1220 1219 1221 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1221 1220 1222 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1222 1221 1223 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 1223 1222 1224 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 1224 1223 1225 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 1225 1224 1226 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1226 1225 1227 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI __p (debug_expr:DI D#108)) -1 (nil))

(debug_insn 1227 1226 1228 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (debug_expr:DI D#108)) -1 (nil))

(debug_insn 1228 1227 1229 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967187 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 1229 1228 1230 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#109)) -1 (nil))

(debug_insn 1230 1229 1231 108 (var_location:DI this (debug_expr:DI D#109)) -1 (nil))

(debug_insn 1231 1230 1232 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 67 [0x43]))) -1 (nil))

(debug_insn 1232 1231 1233 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#109)) -1 (nil))

(debug_insn 1233 1232 1234 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1234 1233 1235 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1235 1234 1236 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1236 1235 1237 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1237 1236 1238 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1238 1237 1239 108 (var_location:DI this (debug_expr:DI D#109)) -1 (nil))

(debug_insn 1239 1238 1240 108 (var_location:DI this (debug_expr:DI D#109)) -1 (nil))

(insn 1240 1239 1241 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:215 <variable>._M_value_field.second._M_dataplus._M_p ] [215])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                        (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 1241 1240 1242 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                (plus:DI (reg/f:DI 5 di [orig:215 <variable>._M_value_field.second._M_dataplus._M_p ] [215])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])
                    (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1242 1241 1243 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:90 D.39957 ] [90])) -1 (nil))

(debug_insn 1243 1242 1244 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 67 [0x43]))) -1 (nil))

(debug_insn 1244 1243 1245 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1245 1244 1246 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:90 D.39957 ] [90])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 1246 1245 1247 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1285)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 108 -> ( 109 114)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  109 [0.0%]  (fallthru)
;; Succ edge  114 [100.0%] 

;; Start of basic block ( 108) -> 109
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  108 [0.0%]  (fallthru)
(note 1247 1246 1248 109 [bb 109] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1248 1247 1249 109 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967172 (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1249 1248 1250 109 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#124)) -1 (nil))

(debug_insn 1250 1249 1251 109 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1251 1250 1252 109 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [216])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1252 1251 1253 109 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [216])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1253 1252 1254 109 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1262)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 109 -> ( 110 111)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  110 [100.0%]  (fallthru)
;; Succ edge  111 [0.0%] 

;; Start of basic block ( 109) -> 110
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  109 [100.0%]  (fallthru)
(note 1254 1253 1255 110 [bb 110] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1255 1254 1256 110 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1256 1255 1257 110 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1257 1256 1258 110 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [217])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1258 1257 2149 110 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:89 D.39989 ] [89])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [217])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2149 1258 2150 110 (set (pc)
        (label_ref 1270)) 638 {jump} (nil))
;; End of basic block 110 -> ( 112)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  112 [100.0%] 

(barrier 2150 2149 1262)

;; Start of basic block ( 109) -> 111
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  109 [0.0%] 
(code_label 1262 2150 1263 111 326 "" [1 uses])

(note 1263 1262 1264 111 [bb 111] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1264 1263 1265 111 (var_location:DI __mem (debug_expr:DI D#124)) -1 (nil))

(debug_insn 1265 1264 1266 111 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1266 1265 1267 111 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:88 __result ] [88])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1267 1266 1268 111 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:88 __result ] [88])) -1 (nil))

(insn 1268 1267 1269 111 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [218])
                (plus:SI (reg/v:SI 0 ax [orig:88 __result ] [88])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1269 1268 1270 111 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:90 D.39957 ] [90])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [218])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:88 __result ] [88])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 111 -> ( 112)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  112 [100.0%]  (fallthru)

;; Start of basic block ( 111 110) -> 112
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  111 [100.0%]  (fallthru)
;; Pred edge  110 [100.0%] 
(code_label 1270 1269 1271 112 327 "" [1 uses])

(note 1271 1270 1272 112 [bb 112] NOTE_INSN_BASIC_BLOCK)

(insn 1272 1271 1273 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:88 __result ] [88])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1273 1272 1274 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1285)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 112 -> ( 113 114)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  113 [19.1%]  (fallthru)
;; Succ edge  114 [80.9%] 

;; Start of basic block ( 112) -> 113
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  112 [19.1%]  (fallthru)
(note 1274 1273 1275 113 [bb 113] NOTE_INSN_BASIC_BLOCK)

(insn 1275 1274 1278 113 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [219])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 67 [0x43])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 67 [0x43]))
        (nil)))

(call_insn 1278 1275 1285 113 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 113 -> ( 114)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  114 [100.0%]  (fallthru)

;; Start of basic block ( 113 108 112) -> 114
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  113 [100.0%]  (fallthru)
;; Pred edge  108 [100.0%] 
;; Pred edge  112 [80.9%] 
(code_label 1285 1278 1806 114 332 "" [2 uses])

(note 1806 1285 1286 114 [bb 114] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1286 1806 1287 114 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 67 [0x43]))) -1 (nil))

(debug_insn 1287 1286 1288 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 67 [0x43]))) -1 (nil))

(debug_insn 1288 1287 1289 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#109)) -1 (nil))

(debug_insn 1289 1288 1290 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1290 1289 1291 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1291 1290 1292 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1292 1291 1293 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1293 1292 1294 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967186 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1294 1293 1295 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#110)) -1 (nil))

(debug_insn 1295 1294 1296 114 (var_location:DI this (debug_expr:DI D#110)) -1 (nil))

(debug_insn 1296 1295 1297 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 66 [0x42]))) -1 (nil))

(debug_insn 1297 1296 1298 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#110)) -1 (nil))

(debug_insn 1298 1297 1299 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1299 1298 1300 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1300 1299 1301 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1301 1300 1302 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1302 1301 1303 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1303 1302 1304 114 (var_location:DI this (debug_expr:DI D#110)) -1 (nil))

(debug_insn 1304 1303 2233 114 (var_location:DI this (debug_expr:DI D#110)) -1 (nil))

(insn 2233 1304 1305 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 1305 2233 1306 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:220 <variable>._M_value_field.first._M_dataplus._M_p ] [220])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                        (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 1306 1305 1307 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                (plus:DI (reg/f:DI 5 di [orig:220 <variable>._M_value_field.first._M_dataplus._M_p ] [220])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])
                    (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1307 1306 1308 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:87 D.40003 ] [87])) -1 (nil))

(debug_insn 1308 1307 1309 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 66 [0x42]))) -1 (nil))

(debug_insn 1309 1308 1310 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1310 1309 1311 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:87 D.40003 ] [87])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 1311 1310 1312 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1353)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 114 -> ( 115 120)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  115 [0.0%]  (fallthru)
;; Succ edge  120 [100.0%] 

;; Start of basic block ( 114) -> 115
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  114 [0.0%]  (fallthru)
(note 1312 1311 1313 115 [bb 115] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1313 1312 1314 115 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967173 (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1314 1313 1315 115 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#123)) -1 (nil))

(debug_insn 1315 1314 1316 115 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1316 1315 1317 115 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [221])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1317 1316 1318 115 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [221])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1318 1317 1319 115 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1327)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 115 -> ( 116 117)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  116 [100.0%]  (fallthru)
;; Succ edge  117 [0.0%] 

;; Start of basic block ( 115) -> 116
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  115 [100.0%]  (fallthru)
(note 1319 1318 1320 116 [bb 116] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1320 1319 1321 116 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1321 1320 1322 116 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1322 1321 1323 116 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [222])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1323 1322 2151 116 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:86 D.40035 ] [86])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [222])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2151 1323 2152 116 (set (pc)
        (label_ref 1335)) 638 {jump} (nil))
;; End of basic block 116 -> ( 118)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  118 [100.0%] 

(barrier 2152 2151 1327)

;; Start of basic block ( 115) -> 117
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  115 [0.0%] 
(code_label 1327 2152 1328 117 334 "" [1 uses])

(note 1328 1327 1329 117 [bb 117] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1329 1328 1330 117 (var_location:DI __mem (debug_expr:DI D#123)) -1 (nil))

(debug_insn 1330 1329 1331 117 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1331 1330 1332 117 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:85 __result ] [85])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1332 1331 1333 117 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:85 __result ] [85])) -1 (nil))

(insn 1333 1332 1334 117 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [223])
                (plus:SI (reg/v:SI 0 ax [orig:85 __result ] [85])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1334 1333 1335 117 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:87 D.40003 ] [87])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [223])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:85 __result ] [85])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 117 -> ( 118)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  118 [100.0%]  (fallthru)

;; Start of basic block ( 117 116) -> 118
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  117 [100.0%]  (fallthru)
;; Pred edge  116 [100.0%] 
(code_label 1335 1334 1336 118 335 "" [1 uses])

(note 1336 1335 1337 118 [bb 118] NOTE_INSN_BASIC_BLOCK)

(insn 1337 1336 1338 118 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:85 __result ] [85])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1338 1337 1339 118 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1353)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 118 -> ( 119 120)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  119 [19.1%]  (fallthru)
;; Succ edge  120 [80.9%] 

;; Start of basic block ( 118) -> 119
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  118 [19.1%]  (fallthru)
(note 1339 1338 1340 119 [bb 119] NOTE_INSN_BASIC_BLOCK)

(insn 1340 1339 1343 119 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [224])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 66 [0x42])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 66 [0x42]))
        (nil)))

(call_insn 1343 1340 1353 119 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 119 -> ( 120)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  120 [100.0%]  (fallthru)

;; Start of basic block ( 119 114 118) -> 120
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  119 [100.0%]  (fallthru)
;; Pred edge  114 [100.0%] 
;; Pred edge  118 [80.9%] 
(code_label 1353 1343 1814 120 343 "" [2 uses])

(note 1814 1353 1355 120 [bb 120] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1355 1814 1356 120 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 66 [0x42]))) -1 (nil))

(debug_insn 1356 1355 1357 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 66 [0x42]))) -1 (nil))

(debug_insn 1357 1356 1358 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#110)) -1 (nil))

(debug_insn 1358 1357 1359 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1359 1358 1360 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1360 1359 1361 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1361 1360 1362 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1362 1361 1363 120 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1363 1362 1364 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1364 1363 1365 120 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1365 1364 1366 120 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) -1 (nil))

(debug_insn 1366 1365 1367 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1367 1366 1368 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 1368 1367 1369 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) -1 (nil))

(debug_insn 1369 1368 1370 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.39170 (const_int 1 [0x1])) -1 (nil))

(insn 1370 1369 1371 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) 89 {*movdi_1_rex64} (nil))

(call_insn 1371 1370 1372 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 1372 1371 1373 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:973 (var_location:DI __x (debug_expr:DI D#125)) -1 (nil))

(insn 1373 1372 1374 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])
        (reg/f:DI 3 bx [orig:140 D.39179 ] [140])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 120 -> ( 121)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  121 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 120 4) -> 121
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  120 [100.0%]  (fallthru,dfs_back)
;; Pred edge  4 [100.0%] 
(code_label 1374 1373 1375 121 194 "" [1 uses])

(note 1375 1374 1376 121 [bb 121] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1376 1375 1378 121 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])) -1 (nil))

(insn 1378 1376 1379 121 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [87 %sfp+-56 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 1379 1378 1380 121 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1377)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 121 -> ( 5 122)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  5 [95.5%] 
;; Succ edge  122 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 121) -> 122
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  121 [4.5%]  (fallthru,loop_exit)
(note 1380 1379 1381 122 [bb 122] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1381 1380 2234 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) -1 (nil))

(insn 2234 1381 1382 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 1382 2234 1383 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/f:DI 3 bx [orig:143 D.39154 ] [143])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 1383 1382 1384 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (var_location:DI D.4294967174 (reg/f:DI 3 bx [orig:143 D.39154 ] [143])) -1 (nil))

(debug_insn 1384 1383 1385 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __y (debug_expr:DI D#122)) -1 (nil))

(debug_insn 1385 1384 1386 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1386 1385 1387 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) -1 (nil))

(debug_insn 1387 1386 1388 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI D.4294967185 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1388 1387 1389 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1389 1388 1390 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1390 1389 1391 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1391 1390 1392 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 1392 1391 1393 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 1393 1392 1394 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 1394 1393 1395 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1395 1394 1396 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI __p (debug_expr:DI D#111)) -1 (nil))

(debug_insn 1396 1395 1397 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (debug_expr:DI D#111)) -1 (nil))

(debug_insn 1397 1396 1398 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967184 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 1398 1397 1399 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#112)) -1 (nil))

(debug_insn 1399 1398 1400 122 (var_location:DI this (debug_expr:DI D#112)) -1 (nil))

(debug_insn 1400 1399 1401 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 65 [0x41]))) -1 (nil))

(debug_insn 1401 1400 1402 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#112)) -1 (nil))

(debug_insn 1402 1401 1403 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1403 1402 1404 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1404 1403 1405 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1405 1404 1406 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1406 1405 1407 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1407 1406 1408 122 (var_location:DI this (debug_expr:DI D#112)) -1 (nil))

(debug_insn 1408 1407 1409 122 (var_location:DI this (debug_expr:DI D#112)) -1 (nil))

(insn 1409 1408 1410 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:225 <variable>._M_value_field.second._M_dataplus._M_p ] [225])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                        (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 1410 1409 1411 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                (plus:DI (reg/f:DI 5 di [orig:225 <variable>._M_value_field.second._M_dataplus._M_p ] [225])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])
                    (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1411 1410 1412 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:84 D.40057 ] [84])) -1 (nil))

(debug_insn 1412 1411 1413 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 65 [0x41]))) -1 (nil))

(debug_insn 1413 1412 1414 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1414 1413 1415 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:84 D.40057 ] [84])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 1415 1414 1416 122 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1454)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 122 -> ( 123 128)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  123 [0.0%]  (fallthru)
;; Succ edge  128 [100.0%] 

;; Start of basic block ( 122) -> 123
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  122 [0.0%]  (fallthru)
(note 1416 1415 1417 123 [bb 123] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1417 1416 1418 123 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967175 (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1418 1417 1419 123 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#121)) -1 (nil))

(debug_insn 1419 1418 1420 123 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1420 1419 1421 123 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [226])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1421 1420 1422 123 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [226])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1422 1421 1423 123 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1431)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 123 -> ( 124 125)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  124 [100.0%]  (fallthru)
;; Succ edge  125 [0.0%] 

;; Start of basic block ( 123) -> 124
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  123 [100.0%]  (fallthru)
(note 1423 1422 1424 124 [bb 124] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1424 1423 1425 124 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1425 1424 1426 124 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1426 1425 1427 124 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [227])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1427 1426 2153 124 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:83 D.40089 ] [83])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [227])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2153 1427 2154 124 (set (pc)
        (label_ref 1439)) 638 {jump} (nil))
;; End of basic block 124 -> ( 126)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  126 [100.0%] 

(barrier 2154 2153 1431)

;; Start of basic block ( 123) -> 125
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  123 [0.0%] 
(code_label 1431 2154 1432 125 346 "" [1 uses])

(note 1432 1431 1433 125 [bb 125] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1433 1432 1434 125 (var_location:DI __mem (debug_expr:DI D#121)) -1 (nil))

(debug_insn 1434 1433 1435 125 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1435 1434 1436 125 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:82 __result ] [82])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1436 1435 1437 125 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:82 __result ] [82])) -1 (nil))

(insn 1437 1436 1438 125 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [228])
                (plus:SI (reg/v:SI 0 ax [orig:82 __result ] [82])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1438 1437 1439 125 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.40057 ] [84])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [228])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:82 __result ] [82])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 125 -> ( 126)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  126 [100.0%]  (fallthru)

;; Start of basic block ( 125 124) -> 126
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  125 [100.0%]  (fallthru)
;; Pred edge  124 [100.0%] 
(code_label 1439 1438 1440 126 347 "" [1 uses])

(note 1440 1439 1441 126 [bb 126] NOTE_INSN_BASIC_BLOCK)

(insn 1441 1440 1442 126 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:82 __result ] [82])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1442 1441 1443 126 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1454)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 126 -> ( 127 128)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  127 [19.1%]  (fallthru)
;; Succ edge  128 [80.9%] 

;; Start of basic block ( 126) -> 127
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  126 [19.1%]  (fallthru)
(note 1443 1442 1444 127 [bb 127] NOTE_INSN_BASIC_BLOCK)

(insn 1444 1443 1447 127 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [229])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 65 [0x41])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 65 [0x41]))
        (nil)))

(call_insn 1447 1444 1454 127 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 127 -> ( 128)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  128 [100.0%]  (fallthru)

;; Start of basic block ( 127 122 126) -> 128
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  127 [100.0%]  (fallthru)
;; Pred edge  122 [100.0%] 
;; Pred edge  126 [80.9%] 
(code_label 1454 1447 1819 128 352 "" [2 uses])

(note 1819 1454 1455 128 [bb 128] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1455 1819 1456 128 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 65 [0x41]))) -1 (nil))

(debug_insn 1456 1455 1457 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 65 [0x41]))) -1 (nil))

(debug_insn 1457 1456 1458 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#112)) -1 (nil))

(debug_insn 1458 1457 1459 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1459 1458 1460 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1460 1459 1461 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1461 1460 1462 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1462 1461 1463 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967183 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1463 1462 1464 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#113)) -1 (nil))

(debug_insn 1464 1463 1465 128 (var_location:DI this (debug_expr:DI D#113)) -1 (nil))

(debug_insn 1465 1464 1466 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 1466 1465 1467 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#113)) -1 (nil))

(debug_insn 1467 1466 1468 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1468 1467 1469 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1469 1468 1470 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1470 1469 1471 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1471 1470 1472 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1472 1471 1473 128 (var_location:DI this (debug_expr:DI D#113)) -1 (nil))

(debug_insn 1473 1472 2235 128 (var_location:DI this (debug_expr:DI D#113)) -1 (nil))

(insn 2235 1473 1474 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 1474 2235 1475 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:230 <variable>._M_value_field.first._M_dataplus._M_p ] [230])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                        (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 1475 1474 1476 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                (plus:DI (reg/f:DI 5 di [orig:230 <variable>._M_value_field.first._M_dataplus._M_p ] [230])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])
                    (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1476 1475 1477 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:81 D.40103 ] [81])) -1 (nil))

(debug_insn 1477 1476 1478 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 1478 1477 1479 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1479 1478 1480 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:81 D.40103 ] [81])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 1480 1479 1481 128 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1522)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 128 -> ( 129 134)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  129 [0.0%]  (fallthru)
;; Succ edge  134 [100.0%] 

;; Start of basic block ( 128) -> 129
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  128 [0.0%]  (fallthru)
(note 1481 1480 1482 129 [bb 129] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1482 1481 1483 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967176 (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1483 1482 1484 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#120)) -1 (nil))

(debug_insn 1484 1483 1485 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1485 1484 1486 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [231])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1486 1485 1487 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [231])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1487 1486 1488 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1496)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 129 -> ( 130 131)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  130 [100.0%]  (fallthru)
;; Succ edge  131 [0.0%] 

;; Start of basic block ( 129) -> 130
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  129 [100.0%]  (fallthru)
(note 1488 1487 1489 130 [bb 130] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1489 1488 1490 130 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1490 1489 1491 130 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1491 1490 1492 130 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [232])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1492 1491 2155 130 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:80 D.40135 ] [80])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [232])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2155 1492 2156 130 (set (pc)
        (label_ref 1504)) 638 {jump} (nil))
;; End of basic block 130 -> ( 132)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  132 [100.0%] 

(barrier 2156 2155 1496)

;; Start of basic block ( 129) -> 131
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  129 [0.0%] 
(code_label 1496 2156 1497 131 354 "" [1 uses])

(note 1497 1496 1498 131 [bb 131] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1498 1497 1499 131 (var_location:DI __mem (debug_expr:DI D#120)) -1 (nil))

(debug_insn 1499 1498 1500 131 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1500 1499 1501 131 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:79 __result ] [79])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1501 1500 1502 131 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:79 __result ] [79])) -1 (nil))

(insn 1502 1501 1503 131 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [233])
                (plus:SI (reg/v:SI 0 ax [orig:79 __result ] [79])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1503 1502 1504 131 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.40103 ] [81])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [233])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:79 __result ] [79])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 131 -> ( 132)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  132 [100.0%]  (fallthru)

;; Start of basic block ( 131 130) -> 132
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  131 [100.0%]  (fallthru)
;; Pred edge  130 [100.0%] 
(code_label 1504 1503 1505 132 355 "" [1 uses])

(note 1505 1504 1506 132 [bb 132] NOTE_INSN_BASIC_BLOCK)

(insn 1506 1505 1507 132 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:79 __result ] [79])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1507 1506 1508 132 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1522)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 132 -> ( 133 134)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  133 [19.1%]  (fallthru)
;; Succ edge  134 [80.9%] 

;; Start of basic block ( 132) -> 133
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  132 [19.1%]  (fallthru)
(note 1508 1507 1509 133 [bb 133] NOTE_INSN_BASIC_BLOCK)

(insn 1509 1508 1512 133 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [234])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 64 [0x40]))
        (nil)))

(call_insn 1512 1509 1522 133 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 133 -> ( 134)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  134 [100.0%]  (fallthru)

;; Start of basic block ( 133 128 132) -> 134
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  133 [100.0%]  (fallthru)
;; Pred edge  128 [100.0%] 
;; Pred edge  132 [80.9%] 
(code_label 1522 1512 1827 134 363 "" [2 uses])

(note 1827 1522 1524 134 [bb 134] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1524 1827 1525 134 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 1525 1524 1526 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 1526 1525 1527 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#113)) -1 (nil))

(debug_insn 1527 1526 1528 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1528 1527 1529 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1529 1528 1530 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1530 1529 1531 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1531 1530 1532 134 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1532 1531 1533 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1533 1532 1534 134 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1534 1533 1535 134 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) -1 (nil))

(debug_insn 1535 1534 1536 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1536 1535 1537 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 1537 1536 1538 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) -1 (nil))

(debug_insn 1538 1537 1539 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.39145 (const_int 1 [0x1])) -1 (nil))

(insn 1539 1538 1540 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) 89 {*movdi_1_rex64} (nil))

(call_insn 1540 1539 1541 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 1541 1540 1542 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:973 (var_location:DI __x (debug_expr:DI D#122)) -1 (nil))

(insn 1542 1541 1543 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])
        (reg/f:DI 3 bx [orig:143 D.39154 ] [143])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 134 -> ( 135)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  135 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 134 3) -> 135
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  134 [100.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%] 
(code_label 1543 1542 1544 135 193 "" [1 uses])

(note 1544 1543 1545 135 [bb 135] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1545 1544 1547 135 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])) -1 (nil))

(insn 1547 1545 1548 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                    (const_int 32 [0x20])) [87 %sfp+-48 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 1548 1547 1549 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1546)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 135 -> ( 4 136)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  4 [95.5%] 
;; Succ edge  136 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 135) -> 136
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  135 [4.5%]  (fallthru,loop_exit)
(note 1549 1548 1550 136 [bb 136] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1550 1549 2236 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])) -1 (nil))

(insn 2236 1550 1551 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 1551 2236 1552 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/f:DI 3 bx [orig:146 D.37584 ] [146])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 1552 1551 1553 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (var_location:DI D.4294967177 (reg/f:DI 3 bx [orig:146 D.37584 ] [146])) -1 (nil))

(debug_insn 1553 1552 1554 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __y (debug_expr:DI D#119)) -1 (nil))

(debug_insn 1554 1553 1555 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1555 1554 1556 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:971 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])) -1 (nil))

(debug_insn 1556 1555 1557 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI D.4294967182 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1557 1556 1558 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1558 1557 1559 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.4294967278 (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1559 1558 1560 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1560 1559 1561 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967279 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1561 1560 1562 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 1562 1561 1563 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.36859 (debug_expr:DI D#17)) -1 (nil))

(debug_insn 1563 1562 1564 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 1564 1563 1565 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1565 1564 1566 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI __p (debug_expr:DI D#114)) -1 (nil))

(debug_insn 1566 1565 1567 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:383 (var_location:DI this (debug_expr:DI D#114)) -1 (nil))

(debug_insn 1567 1566 1568 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967181 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 1568 1567 1569 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#115)) -1 (nil))

(debug_insn 1569 1568 1570 136 (var_location:DI this (debug_expr:DI D#115)) -1 (nil))

(debug_insn 1570 1569 1571 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 63 [0x3f]))) -1 (nil))

(debug_insn 1571 1570 1572 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#115)) -1 (nil))

(debug_insn 1572 1571 1573 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1573 1572 1574 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1574 1573 1575 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1575 1574 1576 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1576 1575 1577 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1577 1576 1578 136 (var_location:DI this (debug_expr:DI D#115)) -1 (nil))

(debug_insn 1578 1577 1579 136 (var_location:DI this (debug_expr:DI D#115)) -1 (nil))

(insn 1579 1578 1580 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:235 <variable>._M_value_field.second._M_dataplus._M_p ] [235])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                        (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])
                (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 1580 1579 1581 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                (plus:DI (reg/f:DI 5 di [orig:235 <variable>._M_value_field.second._M_dataplus._M_p ] [235])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])
                    (const_int 40 [0x28])) [32 <variable>._M_value_field.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1581 1580 1582 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:78 D.40157 ] [78])) -1 (nil))

(debug_insn 1582 1581 1583 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 63 [0x3f]))) -1 (nil))

(debug_insn 1583 1582 1584 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1584 1583 1585 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:78 D.40157 ] [78])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 1585 1584 1586 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1624)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 136 -> ( 137 142)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  137 [0.0%]  (fallthru)
;; Succ edge  142 [100.0%] 

;; Start of basic block ( 136) -> 137
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  136 [0.0%]  (fallthru)
(note 1586 1585 1587 137 [bb 137] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1587 1586 1588 137 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967178 (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1588 1587 1589 137 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#118)) -1 (nil))

(debug_insn 1589 1588 1590 137 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1590 1589 1591 137 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [236])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1591 1590 1592 137 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [236])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1592 1591 1593 137 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1601)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 137 -> ( 138 139)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  138 [100.0%]  (fallthru)
;; Succ edge  139 [0.0%] 

;; Start of basic block ( 137) -> 138
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  137 [100.0%]  (fallthru)
(note 1593 1592 1594 138 [bb 138] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1594 1593 1595 138 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1595 1594 1596 138 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1596 1595 1597 138 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [237])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1597 1596 2157 138 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:77 D.40189 ] [77])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [237])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2157 1597 2158 138 (set (pc)
        (label_ref 1609)) 638 {jump} (nil))
;; End of basic block 138 -> ( 140)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  140 [100.0%] 

(barrier 2158 2157 1601)

;; Start of basic block ( 137) -> 139
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  137 [0.0%] 
(code_label 1601 2158 1602 139 366 "" [1 uses])

(note 1602 1601 1603 139 [bb 139] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1603 1602 1604 139 (var_location:DI __mem (debug_expr:DI D#118)) -1 (nil))

(debug_insn 1604 1603 1605 139 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1605 1604 1606 139 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:76 __result ] [76])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1606 1605 1607 139 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:76 __result ] [76])) -1 (nil))

(insn 1607 1606 1608 139 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [238])
                (plus:SI (reg/v:SI 0 ax [orig:76 __result ] [76])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1608 1607 1609 139 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.40157 ] [78])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [238])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:76 __result ] [76])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 139 -> ( 140)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  140 [100.0%]  (fallthru)

;; Start of basic block ( 139 138) -> 140
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  139 [100.0%]  (fallthru)
;; Pred edge  138 [100.0%] 
(code_label 1609 1608 1610 140 367 "" [1 uses])

(note 1610 1609 1611 140 [bb 140] NOTE_INSN_BASIC_BLOCK)

(insn 1611 1610 1612 140 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:76 __result ] [76])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1612 1611 1613 140 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1624)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 140 -> ( 141 142)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  141 [19.1%]  (fallthru)
;; Succ edge  142 [80.9%] 

;; Start of basic block ( 140) -> 141
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  140 [19.1%]  (fallthru)
(note 1613 1612 1614 141 [bb 141] NOTE_INSN_BASIC_BLOCK)

(insn 1614 1613 1617 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [239])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 63 [0x3f]))
        (nil)))

(call_insn 1617 1614 1624 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 141 -> ( 142)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  142 [100.0%]  (fallthru)

;; Start of basic block ( 141 136 140) -> 142
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  141 [100.0%]  (fallthru)
;; Pred edge  136 [100.0%] 
;; Pred edge  140 [80.9%] 
(code_label 1624 1617 1832 142 372 "" [2 uses])

(note 1832 1624 1625 142 [bb 142] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1625 1832 1626 142 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 63 [0x3f]))) -1 (nil))

(debug_insn 1626 1625 1627 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 63 [0x3f]))) -1 (nil))

(debug_insn 1627 1626 1628 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#115)) -1 (nil))

(debug_insn 1628 1627 1629 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1629 1628 1630 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1630 1629 1631 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1631 1630 1632 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1632 1631 1633 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967180 (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1633 1632 1634 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (debug_expr:DI D#116)) -1 (nil))

(debug_insn 1634 1633 1635 142 (var_location:DI this (debug_expr:DI D#116)) -1 (nil))

(debug_insn 1635 1634 1636 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 62 [0x3e]))) -1 (nil))

(debug_insn 1636 1635 1637 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (debug_expr:DI D#116)) -1 (nil))

(debug_insn 1637 1636 1638 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1638 1637 1639 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1639 1638 1640 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1640 1639 1641 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1641 1640 1642 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1642 1641 1643 142 (var_location:DI this (debug_expr:DI D#116)) -1 (nil))

(debug_insn 1643 1642 2237 142 (var_location:DI this (debug_expr:DI D#116)) -1 (nil))

(insn 2237 1643 1644 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 1644 2237 1645 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:240 <variable>._M_value_field.first._M_dataplus._M_p ] [240])
        (mem/s/f:DI (plus:DI (reg:DI 0 ax)
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                        (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 1645 1644 1646 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                (plus:DI (reg/f:DI 5 di [orig:240 <variable>._M_value_field.first._M_dataplus._M_p ] [240])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f:DI (plus:DI (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])
                    (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1646 1645 1647 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:75 D.40203 ] [75])) -1 (nil))

(debug_insn 1647 1646 1648 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 62 [0x3e]))) -1 (nil))

(debug_insn 1648 1647 1649 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1649 1648 1650 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:75 D.40203 ] [75])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 1650 1649 1651 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1692)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 142 -> ( 143 148)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  143 [0.0%]  (fallthru)
;; Succ edge  148 [100.0%] 

;; Start of basic block ( 142) -> 143
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  142 [0.0%]  (fallthru)
(note 1651 1650 1652 143 [bb 143] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1652 1651 1653 143 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967179 (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1653 1652 1654 143 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#117)) -1 (nil))

(debug_insn 1654 1653 1655 143 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1655 1654 1656 143 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [241])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1656 1655 1657 143 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [241])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1657 1656 1658 143 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1666)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 143 -> ( 144 145)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  144 [100.0%]  (fallthru)
;; Succ edge  145 [0.0%] 

;; Start of basic block ( 143) -> 144
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  143 [100.0%]  (fallthru)
(note 1658 1657 1659 144 [bb 144] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1659 1658 1660 144 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1660 1659 1661 144 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1661 1660 1662 144 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [242])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1662 1661 2159 144 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:74 D.40235 ] [74])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [242])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 2159 1662 2160 144 (set (pc)
        (label_ref 1674)) 638 {jump} (nil))
;; End of basic block 144 -> ( 146)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  146 [100.0%] 

(barrier 2160 2159 1666)

;; Start of basic block ( 143) -> 145
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  143 [0.0%] 
(code_label 1666 2160 1667 145 374 "" [1 uses])

(note 1667 1666 1668 145 [bb 145] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1668 1667 1669 145 (var_location:DI __mem (debug_expr:DI D#117)) -1 (nil))

(debug_insn 1669 1668 1670 145 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1670 1669 1671 145 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:73 __result ] [73])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1671 1670 1672 145 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:73 __result ] [73])) -1 (nil))

(insn 1672 1671 1673 145 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [243])
                (plus:SI (reg/v:SI 0 ax [orig:73 __result ] [73])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1673 1672 1674 145 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:75 D.40203 ] [75])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [243])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:73 __result ] [73])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 145 -> ( 146)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  146 [100.0%]  (fallthru)

;; Start of basic block ( 145 144) -> 146
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  145 [100.0%]  (fallthru)
;; Pred edge  144 [100.0%] 
(code_label 1674 1673 1675 146 375 "" [1 uses])

(note 1675 1674 1676 146 [bb 146] NOTE_INSN_BASIC_BLOCK)

(insn 1676 1675 1677 146 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:73 __result ] [73])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1677 1676 1678 146 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1692)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 146 -> ( 147 148)
;; lr  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 5 [di] 7 [sp] 41 [r12]


;; Succ edge  147 [19.1%]  (fallthru)
;; Succ edge  148 [80.9%] 

;; Start of basic block ( 146) -> 147
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 7 [sp] 41 [r12]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  146 [19.1%]  (fallthru)
(note 1678 1677 1679 147 [bb 147] NOTE_INSN_BASIC_BLOCK)

(insn 1679 1678 1682 147 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [244])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 62 [0x3e])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 62 [0x3e]))
        (nil)))

(call_insn 1682 1679 1692 147 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 147 -> ( 148)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]


;; Succ edge  148 [100.0%]  (fallthru)

;; Start of basic block ( 147 142 146) -> 148
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  147 [100.0%]  (fallthru)
;; Pred edge  142 [100.0%] 
;; Pred edge  146 [80.9%] 
(code_label 1692 1682 1840 148 383 "" [2 uses])

(note 1840 1692 1693 148 [bb 148] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1693 1840 1694 148 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 62 [0x3e]))) -1 (nil))

(debug_insn 1694 1693 1695 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 62 [0x3e]))) -1 (nil))

(debug_insn 1695 1694 1696 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#116)) -1 (nil))

(debug_insn 1696 1695 1697 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1697 1696 1698 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1698 1697 1699 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1699 1698 1700 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1700 1699 1701 148 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1701 1700 1702 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1702 1701 1703 148 (var_location:DI this (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1703 1702 1704 148 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])) -1 (nil))

(debug_insn 1704 1703 1705 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.4294967273 (reg/f:DI 41 r12 [orig:148 this ] [148])) -1 (nil))

(debug_insn 1705 1704 1706 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI this (debug_expr:DI D#23)) -1 (nil))

(debug_insn 1706 1705 1707 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI __p (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])) -1 (nil))

(debug_insn 1707 1706 1708 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:363 (var_location:DI D.37590 (const_int 1 [0x1])) -1 (nil))

(insn 1708 1707 1709 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (reg:DI 5 di)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])) 89 {*movdi_1_rex64} (nil))

(call_insn 1709 1708 1710 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x7f48776cb700 operator delete>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 1710 1709 1711 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:973 (var_location:DI __x (debug_expr:DI D#119)) -1 (nil))

(insn 1711 1710 1712 148 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:95 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])
        (reg/f:DI 3 bx [orig:146 D.37584 ] [146])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 148 -> ( 149)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  149 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 148 2) -> 149
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 41 [r12]
;; lr  use 	 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  148 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 1712 1711 1713 149 192 "" [1 uses])

(note 1713 1712 1714 149 [bb 149] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1714 1713 1716 149 (var_location:DI __x (mem/c:DI (plus:DI (reg/f:DI 7 sp)
            (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])) -1 (nil))

(insn 1716 1714 1717 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [87 %sfp+-40 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 1717 1716 2208 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:968 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1715)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 149 -> ( 3 1)
;; lr  out 	 7 [sp] 41 [r12]
;; live  out 	 7 [sp] 41 [r12]


;; Succ edge  3 [95.5%] 
;; Succ edge  EXIT [4.5%]  (fallthru,loop_exit)

(note 2208 1717 0 NOTE_INSN_DELETED)


;; Function Fasta_entry Fasta_reader::getNext() (_ZN12Fasta_reader7getNextEv)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 165 n_edges 244 count 331 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 165 n_edges 244 count 347 (  2.1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding allocno costs

    a156 (r276,l2) best GENERAL_REGS, cover GENERAL_REGS
    a7 (r276,l0) best DIREG, cover GENERAL_REGS
    a155 (r275,l2) best GENERAL_REGS, cover GENERAL_REGS
    a6 (r275,l0) best DIREG, cover GENERAL_REGS
    a50 (r274,l0) best DIREG, cover GENERAL_REGS
    a8 (r273,l0) best DIREG, cover GENERAL_REGS
    a130 (r272,l0) best DIREG, cover GENERAL_REGS
    a119 (r271,l0) best DIREG, cover GENERAL_REGS
    a110 (r270,l0) best DIREG, cover GENERAL_REGS
    a72 (r269,l0) best DIREG, cover GENERAL_REGS
    a63 (r268,l0) best DIREG, cover GENERAL_REGS
    a10 (r265,l0) best SIREG, cover GENERAL_REGS
    a12 (r264,l0) best GENERAL_REGS, cover GENERAL_REGS
    a14 (r263,l0) best GENERAL_REGS, cover GENERAL_REGS
    a15 (r262,l0) best GENERAL_REGS, cover GENERAL_REGS
    a16 (r261,l0) best GENERAL_REGS, cover GENERAL_REGS
    a18 (r259,l0) best SIREG, cover GENERAL_REGS
    a20 (r258,l0) best GENERAL_REGS, cover GENERAL_REGS
    a22 (r257,l0) best GENERAL_REGS, cover GENERAL_REGS
    a23 (r256,l0) best GENERAL_REGS, cover GENERAL_REGS
    a24 (r255,l0) best GENERAL_REGS, cover GENERAL_REGS
    a27 (r253,l0) best SIREG, cover GENERAL_REGS
    a29 (r252,l0) best GENERAL_REGS, cover GENERAL_REGS
    a31 (r251,l0) best GENERAL_REGS, cover GENERAL_REGS
    a32 (r250,l0) best GENERAL_REGS, cover GENERAL_REGS
    a33 (r249,l0) best GENERAL_REGS, cover GENERAL_REGS
    a35 (r248,l0) best SIREG, cover GENERAL_REGS
    a37 (r247,l0) best GENERAL_REGS, cover GENERAL_REGS
    a39 (r246,l0) best GENERAL_REGS, cover GENERAL_REGS
    a40 (r245,l0) best GENERAL_REGS, cover GENERAL_REGS
    a41 (r244,l0) best GENERAL_REGS, cover GENERAL_REGS
    a43 (r243,l0) best SIREG, cover GENERAL_REGS
    a45 (r242,l0) best GENERAL_REGS, cover GENERAL_REGS
    a47 (r241,l0) best GENERAL_REGS, cover GENERAL_REGS
    a48 (r240,l0) best GENERAL_REGS, cover GENERAL_REGS
    a49 (r239,l0) best GENERAL_REGS, cover GENERAL_REGS
    a52 (r237,l0) best DIREG, cover GENERAL_REGS
    a53 (r236,l0) best SIREG, cover GENERAL_REGS
    a54 (r234,l0) best SIREG, cover GENERAL_REGS
    a56 (r230,l0) best SIREG, cover GENERAL_REGS
    a58 (r229,l0) best GENERAL_REGS, cover GENERAL_REGS
    a60 (r228,l0) best GENERAL_REGS, cover GENERAL_REGS
    a61 (r227,l0) best GENERAL_REGS, cover GENERAL_REGS
    a62 (r226,l0) best GENERAL_REGS, cover GENERAL_REGS
    a65 (r225,l0) best SIREG, cover GENERAL_REGS
    a67 (r224,l0) best GENERAL_REGS, cover GENERAL_REGS
    a69 (r223,l0) best GENERAL_REGS, cover GENERAL_REGS
    a70 (r222,l0) best GENERAL_REGS, cover GENERAL_REGS
    a71 (r221,l0) best GENERAL_REGS, cover GENERAL_REGS
    a73 (r215,l0) best DREG, cover GENERAL_REGS
    a75 (r214,l0) best SIREG, cover GENERAL_REGS
    a77 (r213,l0) best GENERAL_REGS, cover GENERAL_REGS
    a79 (r212,l0) best GENERAL_REGS, cover GENERAL_REGS
    a80 (r211,l0) best GENERAL_REGS, cover GENERAL_REGS
    a81 (r210,l0) best GENERAL_REGS, cover GENERAL_REGS
    a83 (r209,l0) best SIREG, cover GENERAL_REGS
    a85 (r208,l0) best GENERAL_REGS, cover GENERAL_REGS
    a87 (r207,l0) best GENERAL_REGS, cover GENERAL_REGS
    a88 (r206,l0) best GENERAL_REGS, cover GENERAL_REGS
    a89 (r205,l0) best GENERAL_REGS, cover GENERAL_REGS
    a91 (r204,l0) best SIREG, cover GENERAL_REGS
    a93 (r203,l0) best GENERAL_REGS, cover GENERAL_REGS
    a95 (r202,l0) best GENERAL_REGS, cover GENERAL_REGS
    a96 (r201,l0) best GENERAL_REGS, cover GENERAL_REGS
    a97 (r200,l0) best GENERAL_REGS, cover GENERAL_REGS
    a99 (r198,l0) best DIREG, cover GENERAL_REGS
    a100 (r197,l0) best SIREG, cover GENERAL_REGS
    a101 (r195,l0) best SIREG, cover GENERAL_REGS
    a103 (r192,l0) best SIREG, cover GENERAL_REGS
    a105 (r191,l0) best GENERAL_REGS, cover GENERAL_REGS
    a107 (r190,l0) best GENERAL_REGS, cover GENERAL_REGS
    a108 (r189,l0) best GENERAL_REGS, cover GENERAL_REGS
    a109 (r188,l0) best GENERAL_REGS, cover GENERAL_REGS
    a112 (r186,l0) best SIREG, cover GENERAL_REGS
    a114 (r185,l0) best GENERAL_REGS, cover GENERAL_REGS
    a116 (r184,l0) best GENERAL_REGS, cover GENERAL_REGS
    a117 (r183,l0) best GENERAL_REGS, cover GENERAL_REGS
    a118 (r182,l0) best GENERAL_REGS, cover GENERAL_REGS
    a158 (r173,l2) best DIREG, cover GENERAL_REGS
    a123 (r169,l0) best SIREG, cover GENERAL_REGS
    a125 (r168,l0) best GENERAL_REGS, cover GENERAL_REGS
    a127 (r167,l0) best GENERAL_REGS, cover GENERAL_REGS
    a128 (r166,l0) best GENERAL_REGS, cover GENERAL_REGS
    a129 (r165,l0) best GENERAL_REGS, cover GENERAL_REGS
    a25 (r162,l0) best AREG, cover GENERAL_REGS
    a132 (r160,l0) best SIREG, cover GENERAL_REGS
    a134 (r159,l0) best GENERAL_REGS, cover GENERAL_REGS
    a136 (r158,l0) best GENERAL_REGS, cover GENERAL_REGS
    a137 (r157,l0) best GENERAL_REGS, cover GENERAL_REGS
    a138 (r156,l0) best GENERAL_REGS, cover GENERAL_REGS
    a139 (r150,l0) best DREG, cover GENERAL_REGS
    a141 (r149,l0) best GENERAL_REGS, cover GENERAL_REGS
    a143 (r148,l0) best GENERAL_REGS, cover GENERAL_REGS
    a147 (r144,l0) best DREG, cover GENERAL_REGS
    a149 (r142,l0) best GENERAL_REGS, cover GENERAL_REGS
    a142 (r138,l0) best SIREG, cover GENERAL_REGS
    a154 (r137,l2) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r137,l0) best DIREG, cover GENERAL_REGS
    a144 (r136,l0) best GENERAL_REGS, cover GENERAL_REGS
    a3 (r128,l0) best GENERAL_REGS, cover GENERAL_REGS
    a157 (r127,l2) best AREG, cover GENERAL_REGS
    a148 (r125,l0) best AREG, cover GENERAL_REGS
    a140 (r124,l0) best DIREG, cover GENERAL_REGS
    a131 (r123,l0) best DIREG, cover GENERAL_REGS
    a135 (r122,l0) best GENERAL_REGS, cover GENERAL_REGS
    a133 (r121,l0) best GENERAL_REGS, cover GENERAL_REGS
    a122 (r120,l0) best DIREG, cover GENERAL_REGS
    a126 (r119,l0) best GENERAL_REGS, cover GENERAL_REGS
    a124 (r118,l0) best GENERAL_REGS, cover GENERAL_REGS
    a111 (r116,l0) best DIREG, cover GENERAL_REGS
    a115 (r115,l0) best GENERAL_REGS, cover GENERAL_REGS
    a113 (r114,l0) best GENERAL_REGS, cover GENERAL_REGS
    a102 (r113,l0) best DIREG, cover GENERAL_REGS
    a106 (r112,l0) best GENERAL_REGS, cover GENERAL_REGS
    a104 (r111,l0) best GENERAL_REGS, cover GENERAL_REGS
    a98 (r110,l0) best DIREG, cover GENERAL_REGS
    a90 (r108,l0) best DIREG, cover GENERAL_REGS
    a94 (r107,l0) best GENERAL_REGS, cover GENERAL_REGS
    a92 (r106,l0) best GENERAL_REGS, cover GENERAL_REGS
    a82 (r105,l0) best DIREG, cover GENERAL_REGS
    a86 (r104,l0) best GENERAL_REGS, cover GENERAL_REGS
    a84 (r103,l0) best GENERAL_REGS, cover GENERAL_REGS
    a78 (r102,l0) best GENERAL_REGS, cover GENERAL_REGS
    a76 (r101,l0) best GENERAL_REGS, cover GENERAL_REGS
    a64 (r100,l0) best DIREG, cover GENERAL_REGS
    a68 (r99,l0) best GENERAL_REGS, cover GENERAL_REGS
    a66 (r98,l0) best GENERAL_REGS, cover GENERAL_REGS
    a55 (r97,l0) best DIREG, cover GENERAL_REGS
    a59 (r96,l0) best GENERAL_REGS, cover GENERAL_REGS
    a57 (r95,l0) best GENERAL_REGS, cover GENERAL_REGS
    a51 (r94,l0) best DIREG, cover GENERAL_REGS
    a42 (r92,l0) best DIREG, cover GENERAL_REGS
    a46 (r91,l0) best GENERAL_REGS, cover GENERAL_REGS
    a44 (r90,l0) best GENERAL_REGS, cover GENERAL_REGS
    a34 (r89,l0) best DIREG, cover GENERAL_REGS
    a38 (r88,l0) best GENERAL_REGS, cover GENERAL_REGS
    a36 (r87,l0) best GENERAL_REGS, cover GENERAL_REGS
    a30 (r86,l0) best GENERAL_REGS, cover GENERAL_REGS
    a28 (r85,l0) best GENERAL_REGS, cover GENERAL_REGS
    a17 (r84,l0) best DIREG, cover GENERAL_REGS
    a21 (r83,l0) best GENERAL_REGS, cover GENERAL_REGS
    a19 (r82,l0) best GENERAL_REGS, cover GENERAL_REGS
    a9 (r81,l0) best DIREG, cover GENERAL_REGS
    a13 (r80,l0) best GENERAL_REGS, cover GENERAL_REGS
    a11 (r79,l0) best GENERAL_REGS, cover GENERAL_REGS
    a153 (r78,l2) best GENERAL_REGS, cover GENERAL_REGS
    a1 (r78,l0) best GENERAL_REGS, cover GENERAL_REGS
    a152 (r77,l2) best GENERAL_REGS, cover GENERAL_REGS
    a5 (r77,l0) best GENERAL_REGS, cover GENERAL_REGS
    a2 (r76,l0) best GENERAL_REGS, cover GENERAL_REGS
    a145 (r75,l0) best GENERAL_REGS, cover GENERAL_REGS
    a151 (r74,l2) best GENERAL_REGS, cover GENERAL_REGS
    a121 (r74,l0) best GENERAL_REGS, cover GENERAL_REGS
    a150 (r73,l2) best GENERAL_REGS, cover GENERAL_REGS
    a120 (r73,l0) best GENERAL_REGS, cover GENERAL_REGS
    a4 (r71,l0) best GENERAL_REGS, cover GENERAL_REGS
    a74 (r70,l0) best DIREG, cover GENERAL_REGS
    a26 (r69,l0) best DIREG, cover GENERAL_REGS
    a146 (r68,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r137,l0) costs: AREG:-69,-69 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-72,-72 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:4563,4563 SSE_REGS:4563,4563 MMX_REGS:4563,4563 MEM:1263
  a1(r78,l0) costs: AREG:68,68 DREG:68,68 CREG:68,68 BREG:68,68 SIREG:68,68 DIREG:68,68 AD_REGS:68,68 CLOBBERED_REGS:68,68 Q_REGS:68,68 NON_Q_REGS:68,68 LEGACY_REGS:68,68 GENERAL_REGS:68,68 SSE_FIRST_REG:965,5554 SSE_REGS:965,5554 MMX_REGS:965,5554 MEM:309
  a2(r76,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:897,897 SSE_REGS:897,897 MMX_REGS:897,897 MEM:276
  a3(r128,l0) costs: AREG:24,24 DREG:24,24 CREG:24,24 BREG:24,24 SIREG:24,24 DIREG:24,24 AD_REGS:24,24 CLOBBERED_REGS:24,24 Q_REGS:24,24 NON_Q_REGS:24,24 LEGACY_REGS:24,24 GENERAL_REGS:24,24 SSE_FIRST_REG:2962,2962 SSE_REGS:2962,2962 MMX_REGS:2962,2962 MEM:885
  a4(r71,l0) costs: AREG:44,44 DREG:44,44 CREG:44,44 BREG:44,44 SIREG:44,44 DIREG:44,44 AD_REGS:44,44 CLOBBERED_REGS:44,44 Q_REGS:44,44 NON_Q_REGS:44,44 LEGACY_REGS:44,44 GENERAL_REGS:44,44 SSE_FIRST_REG:2488,2488 SSE_REGS:2488,2488 MMX_REGS:2488,2488 MEM:730
  a5(r77,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5460,5460 SSE_REGS:5460,5460 MMX_REGS:5460,5460 MEM:1330
  a6(r275,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2288,2288 SSE_REGS:2288,2288 MMX_REGS:2288,2288 MEM:598
  a7(r276,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:15301,15301 SSE_REGS:15301,15301 MMX_REGS:15301,15301 MEM:3643
  a8(r273,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:21034,21034 SSE_REGS:21034,21034 MMX_REGS:21034,21034 MEM:5645
  a9(r81,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1846,1846 SSE_REGS:1846,1846 MMX_REGS:1846,1846 MEM:429
  a10(r265,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a11(r79,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a12(r264,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a13(r80,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a14(r263,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a15(r262,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a16(r261,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1794,1794 SSE_REGS:1794,1794 MMX_REGS:1794,1794 MEM:207
  a17(r84,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1846,1846 SSE_REGS:1846,1846 MMX_REGS:1846,1846 MEM:429
  a18(r259,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a19(r82,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a20(r258,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a21(r83,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a22(r257,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a23(r256,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a24(r255,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1794,1794 SSE_REGS:1794,1794 MMX_REGS:1794,1794 MEM:207
  a25(r162,l0) costs: AREG:-14,-14 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:195,195 SSE_REGS:195,195 MMX_REGS:195,195 MEM:59
  a26(r69,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a27(r253,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a28(r85,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a29(r252,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a30(r86,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a31(r251,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a32(r250,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a33(r249,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a34(r89,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a35(r248,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a36(r87,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a37(r247,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a38(r88,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a39(r246,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a40(r245,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a41(r244,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a42(r92,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a43(r243,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a44(r90,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a45(r242,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a46(r91,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a47(r241,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a48(r240,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a49(r239,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a50(r274,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:4576,4576 SSE_REGS:4576,4576 MMX_REGS:4576,4576 MEM:1266
  a51(r94,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:923,923 SSE_REGS:923,923 MMX_REGS:923,923 MEM:248
  a52(r237,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-35,-35 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a53(r236,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-35,-35 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a54(r234,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-35,-35 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a55(r97,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a56(r230,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a57(r95,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a58(r229,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a59(r96,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a60(r228,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a61(r227,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a62(r226,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a63(r268,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1742,1742 SSE_REGS:1742,1742 MMX_REGS:1742,1742 MEM:451
  a64(r100,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a65(r225,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a66(r98,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a67(r224,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a68(r99,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a69(r223,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a70(r222,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a71(r221,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a72(r269,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1378,1378 SSE_REGS:1378,1378 MMX_REGS:1378,1378 MEM:353
  a73(r215,l0) costs: AREG:0,0 DREG:-35,-35 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a74(r70,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a75(r214,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a76(r101,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a77(r213,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a78(r102,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a79(r212,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a80(r211,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a81(r210,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a82(r105,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a83(r209,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a84(r103,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a85(r208,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a86(r104,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a87(r207,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a88(r206,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a89(r205,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a90(r108,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a91(r204,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a92(r106,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a93(r203,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a94(r107,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a95(r202,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a96(r201,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a97(r200,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a98(r110,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:923,923 SSE_REGS:923,923 MMX_REGS:923,923 MEM:248
  a99(r198,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-35,-35 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a100(r197,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-35,-35 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a101(r195,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-35,-35 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a102(r113,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a103(r192,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a104(r111,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a105(r191,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a106(r112,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a107(r190,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a108(r189,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a109(r188,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a110(r270,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1378,1378 SSE_REGS:1378,1378 MMX_REGS:1378,1378 MEM:353
  a111(r116,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a112(r186,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a113(r114,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a114(r185,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a115(r115,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a116(r184,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a117(r183,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a118(r182,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a119(r271,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1378,1378 SSE_REGS:1378,1378 MMX_REGS:1378,1378 MEM:353
  a120(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:403,14170 SSE_REGS:403,14170 MMX_REGS:403,14170 MEM:124
  a121(r74,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:403,18759 SSE_REGS:403,18759 MMX_REGS:403,18759 MEM:124
  a122(r120,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a123(r169,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a124(r118,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a125(r168,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a126(r119,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a127(r167,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a128(r166,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a129(r165,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a130(r272,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1378,1378 SSE_REGS:1378,1378 MMX_REGS:1378,1378 MEM:353
  a131(r123,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a132(r160,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a133(r121,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a134(r159,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a135(r122,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a136(r158,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a137(r157,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a138(r156,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a139(r150,l0) costs: AREG:0,0 DREG:-49,-49 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1274,1274 SSE_REGS:1274,1274 MMX_REGS:1274,1274 MEM:343
  a140(r124,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-381,-381 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:40755,40755 SSE_REGS:40755,40755 MMX_REGS:40755,40755 MEM:11778
  a141(r149,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5408,5408 SSE_REGS:5408,5408 MMX_REGS:5408,5408 MEM:1664
  a142(r138,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-70,-70 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:63505,63505 SSE_REGS:63505,63505 MMX_REGS:63505,63505 MEM:18561
  a143(r148,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5408,5408 SSE_REGS:5408,5408 MMX_REGS:5408,5408 MEM:832
  a144(r136,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:27027,27027 SSE_REGS:27027,27027 MMX_REGS:27027,27027 MEM:6307
  a145(r75,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13689,13689 SSE_REGS:13689,13689 MMX_REGS:13689,13689 MEM:4212
  a146(r68,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:46241,46241 SSE_REGS:46241,46241 MMX_REGS:46241,46241 MEM:14228
  a147(r144,l0) costs: AREG:0,0 DREG:-979,-979 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:25454,25454 SSE_REGS:25454,25454 MMX_REGS:25454,25454 MEM:6853
  a148(r125,l0) costs: AREG:-381,-381 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:6849
  a149(r142,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:9906,9906 SSE_REGS:9906,9906 MMX_REGS:9906,9906 MEM:3048
  a150(r73,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13767,13767 SSE_REGS:13767,13767 MMX_REGS:13767,13767 MEM:3530
  a151(r74,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:18356,18356 SSE_REGS:18356,18356 MMX_REGS:18356,18356 MEM:4589
  a152(r77,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a153(r78,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:4589,4589 SSE_REGS:4589,4589 MMX_REGS:4589,4589 MEM:1059
  a154(r137,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a155(r275,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a156(r276,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a157(r127,l2) costs: AREG:-353,-353 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:2824
  a158(r173,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-353,-353 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:9178,9178 SSE_REGS:9178,9178 MMX_REGS:9178,9178 MEM:2471


Pass 1 for finding allocno costs

    r276: preferred DIREG, alternative GENERAL_REGS
    r275: preferred DIREG, alternative GENERAL_REGS
    r274: preferred DIREG, alternative GENERAL_REGS
    r273: preferred DIREG, alternative GENERAL_REGS
    r272: preferred DIREG, alternative GENERAL_REGS
    r271: preferred DIREG, alternative GENERAL_REGS
    r270: preferred DIREG, alternative GENERAL_REGS
    r269: preferred DIREG, alternative GENERAL_REGS
    r268: preferred DIREG, alternative GENERAL_REGS
    r265: preferred SIREG, alternative GENERAL_REGS
    r264: preferred GENERAL_REGS, alternative NO_REGS
    r263: preferred GENERAL_REGS, alternative NO_REGS
    r262: preferred GENERAL_REGS, alternative NO_REGS
    r261: preferred GENERAL_REGS, alternative NO_REGS
    r259: preferred SIREG, alternative GENERAL_REGS
    r258: preferred GENERAL_REGS, alternative NO_REGS
    r257: preferred GENERAL_REGS, alternative NO_REGS
    r256: preferred GENERAL_REGS, alternative NO_REGS
    r255: preferred GENERAL_REGS, alternative NO_REGS
    r253: preferred SIREG, alternative GENERAL_REGS
    r252: preferred GENERAL_REGS, alternative NO_REGS
    r251: preferred GENERAL_REGS, alternative NO_REGS
    r250: preferred GENERAL_REGS, alternative NO_REGS
    r249: preferred GENERAL_REGS, alternative NO_REGS
    r248: preferred SIREG, alternative GENERAL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS
    r244: preferred GENERAL_REGS, alternative NO_REGS
    r243: preferred SIREG, alternative GENERAL_REGS
    r242: preferred GENERAL_REGS, alternative NO_REGS
    r241: preferred GENERAL_REGS, alternative NO_REGS
    r240: preferred GENERAL_REGS, alternative NO_REGS
    r239: preferred GENERAL_REGS, alternative NO_REGS
    r237: preferred DIREG, alternative GENERAL_REGS
    r236: preferred SIREG, alternative GENERAL_REGS
    r234: preferred SIREG, alternative GENERAL_REGS
    r230: preferred SIREG, alternative GENERAL_REGS
    r229: preferred GENERAL_REGS, alternative NO_REGS
    r228: preferred GENERAL_REGS, alternative NO_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS
    r225: preferred SIREG, alternative GENERAL_REGS
    r224: preferred GENERAL_REGS, alternative NO_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS
    r221: preferred GENERAL_REGS, alternative NO_REGS
    r215: preferred DREG, alternative GENERAL_REGS
    r214: preferred SIREG, alternative GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS
    r210: preferred GENERAL_REGS, alternative NO_REGS
    r209: preferred SIREG, alternative GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS
    r206: preferred GENERAL_REGS, alternative NO_REGS
    r205: preferred GENERAL_REGS, alternative NO_REGS
    r204: preferred SIREG, alternative GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS
    r198: preferred DIREG, alternative GENERAL_REGS
    r197: preferred SIREG, alternative GENERAL_REGS
    r195: preferred SIREG, alternative GENERAL_REGS
    r192: preferred SIREG, alternative GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS
    r186: preferred SIREG, alternative GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS
    r173: preferred DIREG, alternative GENERAL_REGS
    r169: preferred SIREG, alternative GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS
    r162: preferred AREG, alternative GENERAL_REGS
    r160: preferred SIREG, alternative GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS
    r150: preferred DREG, alternative GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS
    r144: preferred DREG, alternative GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS
    r138: preferred SIREG, alternative GENERAL_REGS
    r137: preferred DIREG, alternative GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS
    r127: preferred AREG, alternative GENERAL_REGS
    r125: preferred AREG, alternative GENERAL_REGS
    r124: preferred DIREG, alternative GENERAL_REGS
    r123: preferred DIREG, alternative GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS
    r120: preferred DIREG, alternative GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS
    r116: preferred DIREG, alternative GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS
    r113: preferred DIREG, alternative GENERAL_REGS
    r112: preferred GENERAL_REGS, alternative NO_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS
    r110: preferred DIREG, alternative GENERAL_REGS
    r108: preferred DIREG, alternative GENERAL_REGS
    r107: preferred GENERAL_REGS, alternative NO_REGS
    r106: preferred GENERAL_REGS, alternative NO_REGS
    r105: preferred DIREG, alternative GENERAL_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS
    r102: preferred GENERAL_REGS, alternative NO_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS
    r100: preferred DIREG, alternative GENERAL_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS
    r97: preferred DIREG, alternative GENERAL_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS
    r94: preferred DIREG, alternative GENERAL_REGS
    r92: preferred DIREG, alternative GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS
    r90: preferred GENERAL_REGS, alternative NO_REGS
    r89: preferred DIREG, alternative GENERAL_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS
    r85: preferred GENERAL_REGS, alternative NO_REGS
    r84: preferred DIREG, alternative GENERAL_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS
    r81: preferred DIREG, alternative GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS
    r70: preferred DIREG, alternative GENERAL_REGS
    r69: preferred DIREG, alternative GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS

  a0(r137,l0) costs: AREG:-69,-69 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-72,-72 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:4563,4563 SSE_REGS:4563,4563 MMX_REGS:4563,4563 MEM:1263
  a1(r78,l0) costs: AREG:68,68 DREG:68,68 CREG:68,68 BREG:68,68 SIREG:68,68 DIREG:68,68 AD_REGS:68,68 CLOBBERED_REGS:68,68 Q_REGS:68,68 NON_Q_REGS:68,68 LEGACY_REGS:68,68 GENERAL_REGS:68,68 SSE_FIRST_REG:965,5554 SSE_REGS:965,5554 MMX_REGS:965,5554 MEM:309
  a2(r76,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:897,897 SSE_REGS:897,897 MMX_REGS:897,897 MEM:276
  a3(r128,l0) costs: AREG:24,24 DREG:24,24 CREG:24,24 BREG:24,24 SIREG:24,24 DIREG:24,24 AD_REGS:24,24 CLOBBERED_REGS:24,24 Q_REGS:24,24 NON_Q_REGS:24,24 LEGACY_REGS:24,24 GENERAL_REGS:24,24 SSE_FIRST_REG:2962,2962 SSE_REGS:2962,2962 MMX_REGS:2962,2962 MEM:885
  a4(r71,l0) costs: AREG:44,44 DREG:44,44 CREG:44,44 BREG:44,44 SIREG:44,44 DIREG:44,44 AD_REGS:44,44 CLOBBERED_REGS:44,44 Q_REGS:44,44 NON_Q_REGS:44,44 LEGACY_REGS:44,44 GENERAL_REGS:44,44 SSE_FIRST_REG:2488,2488 SSE_REGS:2488,2488 MMX_REGS:2488,2488 MEM:730
  a5(r77,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5460,5460 SSE_REGS:5460,5460 MMX_REGS:5460,5460 MEM:1330
  a6(r275,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2288,2288 SSE_REGS:2288,2288 MMX_REGS:2288,2288 MEM:598
  a7(r276,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:15301,15301 SSE_REGS:15301,15301 MMX_REGS:15301,15301 MEM:3643
  a8(r273,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:21034,21034 SSE_REGS:21034,21034 MMX_REGS:21034,21034 MEM:5645
  a9(r81,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1846,1846 SSE_REGS:1846,1846 MMX_REGS:1846,1846 MEM:429
  a10(r265,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a11(r79,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a12(r264,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a13(r80,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a14(r263,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a15(r262,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a16(r261,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1794,1794 SSE_REGS:1794,1794 MMX_REGS:1794,1794 MEM:207
  a17(r84,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1846,1846 SSE_REGS:1846,1846 MMX_REGS:1846,1846 MEM:429
  a18(r259,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a19(r82,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a20(r258,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a21(r83,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a22(r257,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a23(r256,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a24(r255,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1794,1794 SSE_REGS:1794,1794 MMX_REGS:1794,1794 MEM:207
  a25(r162,l0) costs: AREG:-14,-14 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:195,195 SSE_REGS:195,195 MMX_REGS:195,195 MEM:59
  a26(r69,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a27(r253,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a28(r85,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a29(r252,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a30(r86,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a31(r251,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a32(r250,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a33(r249,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a34(r89,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a35(r248,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a36(r87,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a37(r247,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a38(r88,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a39(r246,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a40(r245,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a41(r244,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a42(r92,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a43(r243,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a44(r90,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a45(r242,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a46(r91,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a47(r241,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a48(r240,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a49(r239,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a50(r274,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:4576,4576 SSE_REGS:4576,4576 MMX_REGS:4576,4576 MEM:1266
  a51(r94,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:923,923 SSE_REGS:923,923 MMX_REGS:923,923 MEM:248
  a52(r237,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-35,-35 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a53(r236,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-35,-35 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a54(r234,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-35,-35 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a55(r97,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a56(r230,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a57(r95,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a58(r229,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a59(r96,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a60(r228,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a61(r227,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a62(r226,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a63(r268,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1742,1742 SSE_REGS:1742,1742 MMX_REGS:1742,1742 MEM:451
  a64(r100,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a65(r225,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a66(r98,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a67(r224,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a68(r99,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a69(r223,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a70(r222,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a71(r221,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a72(r269,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1378,1378 SSE_REGS:1378,1378 MMX_REGS:1378,1378 MEM:353
  a73(r215,l0) costs: AREG:0,0 DREG:-35,-35 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a74(r70,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a75(r214,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a76(r101,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a77(r213,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a78(r102,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a79(r212,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a80(r211,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a81(r210,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a82(r105,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a83(r209,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a84(r103,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a85(r208,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a86(r104,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a87(r207,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a88(r206,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a89(r205,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a90(r108,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a91(r204,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a92(r106,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a93(r203,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a94(r107,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a95(r202,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a96(r201,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a97(r200,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a98(r110,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:923,923 SSE_REGS:923,923 MMX_REGS:923,923 MEM:248
  a99(r198,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-35,-35 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a100(r197,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-35,-35 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a101(r195,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-35,-35 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:245
  a102(r113,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a103(r192,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a104(r111,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a105(r191,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a106(r112,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a107(r190,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a108(r189,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a109(r188,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a110(r270,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1378,1378 SSE_REGS:1378,1378 MMX_REGS:1378,1378 MEM:353
  a111(r116,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a112(r186,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a113(r114,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a114(r185,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a115(r115,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a116(r184,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a117(r183,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a118(r182,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a119(r271,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1378,1378 SSE_REGS:1378,1378 MMX_REGS:1378,1378 MEM:353
  a120(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:403,14170 SSE_REGS:403,14170 MMX_REGS:403,14170 MEM:124
  a121(r74,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:403,18759 SSE_REGS:403,18759 MMX_REGS:403,18759 MEM:124
  a122(r120,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a123(r169,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a124(r118,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a125(r168,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a126(r119,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a127(r167,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a128(r166,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a129(r165,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a130(r272,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1378,1378 SSE_REGS:1378,1378 MMX_REGS:1378,1378 MEM:353
  a131(r123,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:962,962 SSE_REGS:962,962 MMX_REGS:962,962 MEM:225
  a132(r160,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a133(r121,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a134(r159,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a135(r122,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a136(r158,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a137(r157,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a138(r156,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:910,910 SSE_REGS:910,910 MMX_REGS:910,910 MEM:105
  a139(r150,l0) costs: AREG:0,0 DREG:-49,-49 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1274,1274 SSE_REGS:1274,1274 MMX_REGS:1274,1274 MEM:343
  a140(r124,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-381,-381 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:40755,40755 SSE_REGS:40755,40755 MMX_REGS:40755,40755 MEM:11778
  a141(r149,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5408,5408 SSE_REGS:5408,5408 MMX_REGS:5408,5408 MEM:1664
  a142(r138,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-70,-70 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:63505,63505 SSE_REGS:63505,63505 MMX_REGS:63505,63505 MEM:18561
  a143(r148,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:5408,5408 SSE_REGS:5408,5408 MMX_REGS:5408,5408 MEM:832
  a144(r136,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:27027,27027 SSE_REGS:27027,27027 MMX_REGS:27027,27027 MEM:6307
  a145(r75,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13689,13689 SSE_REGS:13689,13689 MMX_REGS:13689,13689 MEM:4212
  a146(r68,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:46241,46241 SSE_REGS:46241,46241 MMX_REGS:46241,46241 MEM:14228
  a147(r144,l0) costs: AREG:0,0 DREG:-979,-979 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:25454,25454 SSE_REGS:25454,25454 MMX_REGS:25454,25454 MEM:6853
  a148(r125,l0) costs: AREG:-381,-381 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:6849
  a149(r142,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:9906,9906 SSE_REGS:9906,9906 MMX_REGS:9906,9906 MEM:3048
  a150(r73,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13767,13767 SSE_REGS:13767,13767 MMX_REGS:13767,13767 MEM:3530
  a151(r74,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:18356,18356 SSE_REGS:18356,18356 MMX_REGS:18356,18356 MEM:4589
  a152(r77,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a153(r78,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:4589,4589 SSE_REGS:4589,4589 MMX_REGS:4589,4589 MEM:1059
  a154(r137,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a155(r275,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a156(r276,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a157(r127,l2) costs: AREG:-353,-353 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:2824
  a158(r173,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-353,-353 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:9178,9178 SSE_REGS:9178,9178 MMX_REGS:9178,9178 MEM:2471

   Insn 1493(l0): point = 0
   Insn 1487(l0): point = 2
   Insn 1835(l0): point = 5
   Insn 1475(l0): point = 7
   Insn 1470(l0): point = 9
   Insn 1833(l0): point = 12
   Insn 1464(l0): point = 15
   Insn 1463(l0): point = 17
   Insn 1462(l0): point = 19
   Insn 1461(l0): point = 21
   Insn 1829(l0): point = 24
   Insn 1441(l0): point = 26
   Insn 1440(l0): point = 28
   Insn 1439(l0): point = 30
   Insn 1438(l0): point = 32
   Insn 1436(l0): point = 35
   Insn 1435(l0): point = 37
   Insn 1432(l0): point = 40
   Insn 1431(l0): point = 42
   Insn 1429(l0): point = 44
   Insn 1827(l0): point = 47
   Insn 1422(l0): point = 49
   Insn 1421(l0): point = 51
   Insn 1420(l0): point = 53
   Insn 1416(l0): point = 56
   Insn 1415(l0): point = 58
   Insn 1414(l0): point = 60
   Insn 1409(l0): point = 63
   Insn 1408(l0): point = 65
   Insn 1404(l0): point = 67
   Insn 1403(l0): point = 69
   Insn 1368(l0): point = 72
   Insn 1367(l0): point = 74
   Insn 1366(l0): point = 76
   Insn 1365(l0): point = 78
   Insn 1363(l0): point = 81
   Insn 1362(l0): point = 83
   Insn 1359(l0): point = 86
   Insn 1358(l0): point = 88
   Insn 1356(l0): point = 90
   Insn 1825(l0): point = 93
   Insn 1349(l0): point = 95
   Insn 1348(l0): point = 97
   Insn 1347(l0): point = 99
   Insn 1343(l0): point = 102
   Insn 1342(l0): point = 104
   Insn 1341(l0): point = 106
   Insn 1336(l0): point = 109
   Insn 1335(l0): point = 111
   Insn 1331(l0): point = 113
   Insn 1330(l0): point = 115
   Insn 1617(l0): point = 118
   Insn 1616(l0): point = 120
   Insn 1375(l0): point = 122
   Insn 1374(l0): point = 124
   Insn 1301(l0): point = 126
   Insn 1300(l0): point = 128
   Insn 1676(l0): point = 131
   Insn 1823(l0): point = 134
   Insn 1294(l0): point = 136
   Insn 1293(l0): point = 138
   Insn 1292(l0): point = 140
   Insn 1291(l0): point = 142
   Insn 1289(l0): point = 145
   Insn 1288(l0): point = 147
   Insn 1285(l0): point = 150
   Insn 1284(l0): point = 152
   Insn 1282(l0): point = 154
   Insn 1821(l0): point = 157
   Insn 1275(l0): point = 159
   Insn 1274(l0): point = 161
   Insn 1273(l0): point = 163
   Insn 1269(l0): point = 166
   Insn 1268(l0): point = 168
   Insn 1267(l0): point = 170
   Insn 1262(l0): point = 173
   Insn 1261(l0): point = 175
   Insn 1257(l0): point = 177
   Insn 1256(l0): point = 179
   Insn 1230(l0): point = 182
   Insn 1229(l0): point = 184
   Insn 1228(l0): point = 186
   Insn 1227(l0): point = 188
   Insn 1225(l0): point = 191
   Insn 1224(l0): point = 193
   Insn 1221(l0): point = 196
   Insn 1220(l0): point = 198
   Insn 1218(l0): point = 200
   Insn 1819(l0): point = 203
   Insn 1211(l0): point = 205
   Insn 1210(l0): point = 207
   Insn 1209(l0): point = 209
   Insn 1205(l0): point = 212
   Insn 1204(l0): point = 214
   Insn 1203(l0): point = 216
   Insn 1198(l0): point = 219
   Insn 1197(l0): point = 221
   Insn 1193(l0): point = 223
   Insn 1192(l0): point = 225
   Insn 1165(l0): point = 228
   Insn 1164(l0): point = 230
   Insn 1163(l0): point = 232
   Insn 1162(l0): point = 234
   Insn 1160(l0): point = 237
   Insn 1159(l0): point = 239
   Insn 1156(l0): point = 242
   Insn 1155(l0): point = 244
   Insn 1153(l0): point = 246
   Insn 1817(l0): point = 249
   Insn 1146(l0): point = 251
   Insn 1145(l0): point = 253
   Insn 1144(l0): point = 255
   Insn 1140(l0): point = 258
   Insn 1139(l0): point = 260
   Insn 1138(l0): point = 262
   Insn 1133(l0): point = 265
   Insn 1132(l0): point = 267
   Insn 1128(l0): point = 269
   Insn 1127(l0): point = 271
   Insn 1815(l0): point = 274
   Insn 1719(l0): point = 276
   Insn 1109(l0): point = 278
   Insn 1108(l0): point = 280
   Insn 1636(l0): point = 283
   Insn 1813(l0): point = 286
   Insn 1102(l0): point = 288
   Insn 1101(l0): point = 290
   Insn 1624(l0): point = 293
   Insn 1811(l0): point = 296
   Insn 1096(l0): point = 298
   Insn 1095(l0): point = 300
   Insn 1620(l0): point = 302
   Insn 1809(l0): point = 305
   Insn 1090(l0): point = 308
   Insn 1089(l0): point = 310
   Insn 1088(l0): point = 312
   Insn 1087(l0): point = 314
   Insn 1086(l0): point = 316
   Insn 1083(l0): point = 319
   Insn 1082(l0): point = 321
   Insn 1081(l0): point = 323
   Insn 1080(l0): point = 325
   Insn 1078(l0): point = 327
   Insn 1076(l0): point = 330
   Insn 1075(l0): point = 332
   Insn 1074(l0): point = 334
   Insn 1805(l0): point = 337
   Insn 1718(l0): point = 339
   Insn 1652(l0): point = 342
   Insn 1803(l0): point = 345
   Insn 1028(l0): point = 347
   Insn 1027(l0): point = 349
   Insn 1026(l0): point = 351
   Insn 1025(l0): point = 353
   Insn 1023(l0): point = 356
   Insn 1022(l0): point = 358
   Insn 1019(l0): point = 361
   Insn 1018(l0): point = 363
   Insn 1016(l0): point = 365
   Insn 1801(l0): point = 368
   Insn 1009(l0): point = 370
   Insn 1008(l0): point = 372
   Insn 1007(l0): point = 374
   Insn 1003(l0): point = 377
   Insn 1002(l0): point = 379
   Insn 1001(l0): point = 381
   Insn 996(l0): point = 384
   Insn 995(l0): point = 386
   Insn 991(l0): point = 388
   Insn 990(l0): point = 390
   Insn 1799(l0): point = 393
   Insn 1035(l0): point = 395
   Insn 1034(l0): point = 397
   Insn 1644(l0): point = 400
   Insn 1797(l0): point = 403
   Insn 945(l0): point = 405
   Insn 944(l0): point = 407
   Insn 943(l0): point = 409
   Insn 942(l0): point = 411
   Insn 940(l0): point = 414
   Insn 939(l0): point = 416
   Insn 936(l0): point = 419
   Insn 935(l0): point = 421
   Insn 933(l0): point = 423
   Insn 1795(l0): point = 426
   Insn 926(l0): point = 428
   Insn 925(l0): point = 430
   Insn 924(l0): point = 432
   Insn 920(l0): point = 435
   Insn 919(l0): point = 437
   Insn 918(l0): point = 439
   Insn 913(l0): point = 442
   Insn 912(l0): point = 444
   Insn 911(l0): point = 446
   Insn 907(l0): point = 448
   Insn 906(l0): point = 450
   Insn 1793(l0): point = 453
   Insn 890(l0): point = 455
   Insn 889(l0): point = 457
   Insn 1640(l0): point = 459
   Insn 1791(l0): point = 462
   Insn 883(l0): point = 465
   Insn 882(l0): point = 467
   Insn 881(l0): point = 469
   Insn 880(l0): point = 471
   Insn 879(l0): point = 473
   Insn 875(l0): point = 476
   Insn 874(l0): point = 478
   Insn 873(l0): point = 480
   Insn 872(l0): point = 482
   Insn 871(l0): point = 484
   Insn 870(l0): point = 486
   Insn 1787(l0): point = 489
   Insn 863(l0): point = 491
   Insn 862(l0): point = 493
   Insn 861(l0): point = 495
   Insn 860(l0): point = 497
   Insn 858(l0): point = 500
   Insn 857(l0): point = 502
   Insn 854(l0): point = 505
   Insn 853(l0): point = 507
   Insn 851(l0): point = 509
   Insn 1785(l0): point = 512
   Insn 844(l0): point = 514
   Insn 843(l0): point = 516
   Insn 842(l0): point = 518
   Insn 838(l0): point = 521
   Insn 837(l0): point = 523
   Insn 836(l0): point = 525
   Insn 831(l0): point = 528
   Insn 830(l0): point = 530
   Insn 826(l0): point = 532
   Insn 825(l0): point = 534
   Insn 799(l0): point = 537
   Insn 798(l0): point = 539
   Insn 797(l0): point = 541
   Insn 796(l0): point = 543
   Insn 794(l0): point = 546
   Insn 793(l0): point = 548
   Insn 790(l0): point = 551
   Insn 789(l0): point = 553
   Insn 787(l0): point = 555
   Insn 1783(l0): point = 558
   Insn 780(l0): point = 560
   Insn 779(l0): point = 562
   Insn 778(l0): point = 564
   Insn 774(l0): point = 567
   Insn 773(l0): point = 569
   Insn 772(l0): point = 571
   Insn 767(l0): point = 574
   Insn 766(l0): point = 576
   Insn 762(l0): point = 578
   Insn 761(l0): point = 580
   Insn 734(l0): point = 583
   Insn 733(l0): point = 585
   Insn 732(l0): point = 587
   Insn 731(l0): point = 589
   Insn 729(l0): point = 592
   Insn 728(l0): point = 594
   Insn 725(l0): point = 597
   Insn 724(l0): point = 599
   Insn 722(l0): point = 601
   Insn 1781(l0): point = 604
   Insn 715(l0): point = 606
   Insn 714(l0): point = 608
   Insn 713(l0): point = 610
   Insn 709(l0): point = 613
   Insn 708(l0): point = 615
   Insn 707(l0): point = 617
   Insn 702(l0): point = 620
   Insn 701(l0): point = 622
   Insn 697(l0): point = 624
   Insn 696(l0): point = 626
   Insn 1779(l0): point = 629
   Insn 678(l0): point = 631
   Insn 677(l0): point = 633
   Insn 1656(l0): point = 636
   Insn 1777(l0): point = 639
   Insn 671(l0): point = 641
   Insn 670(l0): point = 643
   Insn 1632(l0): point = 646
   Insn 1775(l0): point = 649
   Insn 665(l0): point = 651
   Insn 664(l0): point = 653
   Insn 1628(l0): point = 655
   Insn 1773(l0): point = 658
   Insn 659(l0): point = 661
   Insn 658(l0): point = 663
   Insn 657(l0): point = 665
   Insn 656(l0): point = 667
   Insn 655(l0): point = 669
   Insn 652(l0): point = 672
   Insn 651(l0): point = 674
   Insn 650(l0): point = 676
   Insn 649(l0): point = 678
   Insn 647(l0): point = 680
   Insn 645(l0): point = 683
   Insn 644(l0): point = 685
   Insn 643(l0): point = 687
   Insn 623(l0): point = 690
   Insn 622(l0): point = 692
   Insn 621(l0): point = 694
   Insn 620(l0): point = 696
   Insn 618(l0): point = 699
   Insn 617(l0): point = 701
   Insn 614(l0): point = 704
   Insn 613(l0): point = 706
   Insn 611(l0): point = 708
   Insn 1769(l0): point = 711
   Insn 604(l0): point = 713
   Insn 603(l0): point = 715
   Insn 602(l0): point = 717
   Insn 598(l0): point = 720
   Insn 597(l0): point = 722
   Insn 596(l0): point = 724
   Insn 591(l0): point = 727
   Insn 590(l0): point = 729
   Insn 586(l0): point = 731
   Insn 585(l0): point = 733
   Insn 1767(l0): point = 736
   Insn 557(l0): point = 738
   Insn 556(l0): point = 740
   Insn 1664(l0): point = 743
   Insn 1765(l0): point = 746
   Insn 550(l0): point = 748
   Insn 549(l0): point = 750
   Insn 548(l0): point = 752
   Insn 547(l0): point = 754
   Insn 545(l0): point = 757
   Insn 544(l0): point = 759
   Insn 541(l0): point = 762
   Insn 540(l0): point = 764
   Insn 538(l0): point = 766
   Insn 1763(l0): point = 769
   Insn 531(l0): point = 771
   Insn 530(l0): point = 773
   Insn 529(l0): point = 775
   Insn 525(l0): point = 778
   Insn 524(l0): point = 780
   Insn 523(l0): point = 782
   Insn 518(l0): point = 785
   Insn 517(l0): point = 787
   Insn 513(l0): point = 789
   Insn 512(l0): point = 791
   Insn 1761(l0): point = 794
   Insn 496(l0): point = 796
   Insn 495(l0): point = 798
   Insn 1660(l0): point = 800
   Insn 1759(l0): point = 803
   Insn 489(l0): point = 806
   Insn 488(l0): point = 808
   Insn 487(l0): point = 810
   Insn 486(l0): point = 812
   Insn 485(l0): point = 814
   Insn 481(l0): point = 817
   Insn 480(l0): point = 819
   Insn 479(l0): point = 821
   Insn 478(l0): point = 823
   Insn 475(l0): point = 826
   Insn 474(l0): point = 828
   Insn 473(l0): point = 830
   Insn 472(l0): point = 832
   Insn 445(l0): point = 835
   Insn 444(l0): point = 837
   Insn 442(l0): point = 840
   Insn 441(l0): point = 842
   Insn 422(l0): point = 845
   Insn 420(l0): point = 848
   Insn 419(l0): point = 850
   Insn 416(l0): point = 853
   Insn 415(l0): point = 855
   Insn 407(l0): point = 857
   Insn 402(l0): point = 859
   Insn 399(l0): point = 862
   Insn 398(l0): point = 864
   Insn 395(l0): point = 867
   Insn 394(l0): point = 869
   Insn 392(l0): point = 871
   Insn 385(l0): point = 873
   Insn 382(l0): point = 876
   Insn 381(l0): point = 878
   Insn 378(l0): point = 881
   Insn 377(l0): point = 883
   Insn 375(l0): point = 885
   Insn 374(l0): point = 887
   Insn 355(l0): point = 890
   Insn 354(l0): point = 892
   Insn 353(l0): point = 894
   Insn 352(l0): point = 896
   Insn 350(l0): point = 899
   Insn 349(l0): point = 901
   Insn 346(l0): point = 904
   Insn 345(l0): point = 906
   Insn 343(l0): point = 908
   Insn 1755(l0): point = 911
   Insn 336(l0): point = 913
   Insn 335(l0): point = 915
   Insn 334(l0): point = 917
   Insn 330(l0): point = 920
   Insn 329(l0): point = 922
   Insn 328(l0): point = 924
   Insn 323(l0): point = 927
   Insn 322(l0): point = 929
   Insn 318(l0): point = 931
   Insn 317(l0): point = 933
   Insn 1753(l0): point = 936
   Insn 289(l0): point = 938
   Insn 288(l0): point = 940
   Insn 1672(l0): point = 943
   Insn 1751(l0): point = 946
   Insn 282(l0): point = 948
   Insn 281(l0): point = 950
   Insn 1668(l0): point = 952
   Insn 1749(l0): point = 955
   Insn 275(l0): point = 957
   Insn 274(l0): point = 959
   Insn 273(l0): point = 961
   Insn 272(l0): point = 963
   Insn 270(l0): point = 966
   Insn 269(l0): point = 968
   Insn 266(l0): point = 971
   Insn 265(l0): point = 973
   Insn 263(l0): point = 975
   Insn 1747(l0): point = 978
   Insn 256(l0): point = 980
   Insn 255(l0): point = 982
   Insn 254(l0): point = 984
   Insn 250(l0): point = 987
   Insn 249(l0): point = 989
   Insn 248(l0): point = 991
   Insn 243(l0): point = 994
   Insn 242(l0): point = 996
   Insn 241(l0): point = 998
   Insn 237(l0): point = 1000
   Insn 236(l0): point = 1002
   Insn 223(l0): point = 1005
   Insn 222(l0): point = 1007
   Insn 221(l0): point = 1009
   Insn 215(l0): point = 1012
   Insn 214(l0): point = 1014
   Insn 213(l0): point = 1016
   Insn 211(l0): point = 1018
   Insn 1745(l0): point = 1021
   Insn 207(l0): point = 1024
   Insn 206(l0): point = 1026
   Insn 205(l0): point = 1028
   Insn 204(l0): point = 1030
   Insn 203(l0): point = 1032
   Insn 202(l0): point = 1034
   Insn 1741(l0): point = 1037
   Insn 193(l0): point = 1040
   Insn 192(l0): point = 1042
   Insn 189(l0): point = 1044
   Insn 188(l0): point = 1046
   Insn 187(l0): point = 1048
   Insn 180(l0): point = 1051
   Insn 179(l0): point = 1053
   Insn 175(l0): point = 1056
   Insn 173(l0): point = 1059
   Insn 172(l0): point = 1061
   Insn 170(l0): point = 1064
   Insn 169(l0): point = 1066
   Insn 167(l0): point = 1068
   Insn 160(l0): point = 1071
   Insn 1837(l0): point = 1073
   Insn 148(l0): point = 1076
   Insn 147(l0): point = 1078
   Insn 146(l0): point = 1080
   Insn 141(l0): point = 1083
   Insn 140(l0): point = 1085
   Insn 136(l0): point = 1088
   Insn 134(l0): point = 1091
   Insn 133(l0): point = 1093
   Insn 131(l0): point = 1096
   Insn 130(l0): point = 1098
   Insn 128(l0): point = 1100
   Insn 121(l0): point = 1103
   Insn 120(l0): point = 1105
   Insn 119(l0): point = 1107
   Insn 118(l0): point = 1109
   Insn 117(l0): point = 1111
   Insn 114(l0): point = 1114
   Insn 113(l0): point = 1117
   Insn 112(l0): point = 1119
   Insn 111(l0): point = 1121
   Insn 109(l0): point = 1123
   Insn 107(l0): point = 1126
   Insn 106(l0): point = 1128
   Insn 1737(l0): point = 1131
   Insn 101(l0): point = 1133
   Insn 99(l0): point = 1136
   Insn 98(l0): point = 1138
   Insn 93(l0): point = 1141
   Insn 1735(l0): point = 1144
   Insn 1717(l0): point = 1146
   Insn 86(l0): point = 1149
   Insn 85(l0): point = 1151
   Insn 84(l0): point = 1153
   Insn 83(l0): point = 1155
   Insn 1716(l0): point = 1157
   Insn 76(l0): point = 1160
   Insn 1838(l0): point = 1162
   Insn 63(l0): point = 1165
   Insn 62(l0): point = 1167
   Insn 61(l0): point = 1169
   Insn 1715(l0): point = 1171
   Insn 60(l0): point = 1173
   Insn 59(l0): point = 1175
   Insn 58(l0): point = 1177
   Insn 55(l0): point = 1179
   Insn 13(l0): point = 1181
   Insn 12(l0): point = 1183
   Insn 468(l2): point = 1186
   Insn 467(l2): point = 1188
   Insn 465(l2): point = 1190
   Insn 464(l2): point = 1192
   Insn 453(l2): point = 1194
   Insn 452(l2): point = 1196
   Insn 451(l2): point = 1198
   Insn 450(l2): point = 1200
   Insn 449(l2): point = 1202
 a0(r137): [1144..1183] [1040..1140] [955..1036] [803..935] [746..793] [644..735] [462..628] [403..452] [345..392] [291..336] [134..273] [3..117]
 a1(r78): [835..857] [5..7]
 a2(r76): [881..885] [867..871] [8..11]
 a3(r128): [881..887] [836..873] [5..11]
 a4(r71): [853..859] [838..845] [5..9]
 a5(r77): [955..998] [803..935] [746..793] [658..735] [531..628] [403..446] [345..392] [305..336] [176..273] [5..11]
 a6(r275): [661..1173] [629..657] [308..488] [274..304] [129..133] [5..23]
 a7(r276): [1165..1171] [1149..1157] [1037..1146] [661..1020] [629..657] [337..339] [274..276] [125..133] [5..23]
 a8(r273): [1005..1020] [941..954] [12..21]
 a9(r81): [29..67]
 a10(r265): [31..32]
 a11(r79): [47..49] [38..44]
 a12(r264): [41..42]
 a13(r80): [50..51]
 a14(r263): [52..53]
 a15(r262): [59..60]
 a16(r261): [68..69]
 a17(r84): [75..113]
 a18(r259): [77..78]
 a19(r82): [93..95] [84..90]
 a20(r258): [87..88]
 a21(r83): [96..97]
 a22(r257): [98..99]
 a23(r256): [105..106]
 a24(r255): [114..115]
 a25(r162): [946..952] [936..943] [794..800] [736..743] [649..655] [639..646] [629..636] [453..459] [393..400] [337..342] [296..302] [286..293] [274..283] [121..131]
 a26(r69): [139..177]
 a27(r253): [141..142]
 a28(r85): [157..159] [148..154]
 a29(r252): [151..152]
 a30(r86): [160..161]
 a31(r251): [162..163]
 a32(r250): [169..170]
 a33(r249): [178..179]
 a34(r89): [185..223]
 a35(r248): [187..188]
 a36(r87): [203..205] [194..200]
 a37(r247): [197..198]
 a38(r88): [206..207]
 a39(r246): [208..209]
 a40(r245): [215..216]
 a41(r244): [224..225]
 a42(r92): [231..269]
 a43(r243): [233..234]
 a44(r90): [249..251] [240..246]
 a45(r242): [243..244]
 a46(r91): [252..253]
 a47(r241): [254..255]
 a48(r240): [261..262]
 a49(r239): [270..271]
 a50(r274): [803..814] [746..793] [661..735] [634..657] [462..473] [403..452] [345..392] [308..336] [281..304]
 a51(r94): [308..327] [301..304]
 a52(r237): [311..314]
 a53(r236): [313..316]
 a54(r234): [324..325]
 a55(r97): [350..388]
 a56(r230): [352..353]
 a57(r95): [368..370] [359..365]
 a58(r229): [362..363]
 a59(r96): [371..372]
 a60(r228): [373..374]
 a61(r227): [380..381]
 a62(r226): [389..390]
 a63(r268): [1021..1032] [465..488] [453..461] [398..402]
 a64(r100): [408..448]
 a65(r225): [410..411]
 a66(r98): [426..428] [417..423]
 a67(r224): [420..421]
 a68(r99): [429..430]
 a69(r223): [431..432]
 a70(r222): [438..439]
 a71(r221): [449..450]
 a72(r269): [465..484] [458..461]
 a73(r215): [483..486]
 a74(r70): [494..532]
 a75(r214): [496..497]
 a76(r101): [512..514] [503..509]
 a77(r213): [506..507]
 a78(r102): [515..516]
 a79(r212): [517..518]
 a80(r211): [524..525]
 a81(r210): [533..534]
 a82(r105): [540..578]
 a83(r209): [542..543]
 a84(r103): [558..560] [549..555]
 a85(r208): [552..553]
 a86(r104): [561..562]
 a87(r207): [563..564]
 a88(r206): [570..571]
 a89(r205): [579..580]
 a90(r108): [586..624]
 a91(r204): [588..589]
 a92(r106): [604..606] [595..601]
 a93(r203): [598..599]
 a94(r107): [607..608]
 a95(r202): [609..610]
 a96(r201): [616..617]
 a97(r200): [625..626]
 a98(r110): [661..680] [654..657]
 a99(r198): [664..667]
 a100(r197): [666..669]
 a101(r195): [677..678]
 a102(r113): [693..731]
 a103(r192): [695..696]
 a104(r111): [711..713] [702..708]
 a105(r191): [705..706]
 a106(r112): [714..715]
 a107(r190): [716..717]
 a108(r189): [723..724]
 a109(r188): [732..733]
 a110(r270): [806..832] [794..802] [741..745]
 a111(r116): [751..789]
 a112(r186): [753..754]
 a113(r114): [769..771] [760..766]
 a114(r185): [763..764]
 a115(r115): [772..773]
 a116(r184): [774..775]
 a117(r183): [781..782]
 a118(r182): [790..791]
 a119(r271): [806..823] [799..802]
 a120(r73): [835..835]
 a121(r74): [835..837]
 a122(r120): [893..931]
 a123(r169): [895..896]
 a124(r118): [911..913] [902..908]
 a125(r168): [905..906]
 a126(r119): [914..915]
 a127(r167): [916..917]
 a128(r166): [923..924]
 a129(r165): [932..933]
 a130(r272): [1005..1018] [951..954]
 a131(r123): [960..1000]
 a132(r160): [962..963]
 a133(r121): [978..980] [969..975]
 a134(r159): [972..973]
 a135(r122): [981..982]
 a136(r158): [983..984]
 a137(r157): [990..991]
 a138(r156): [1001..1002]
 a139(r150): [1031..1034]
 a140(r124): [1134..1140] [1120..1130] [1040..1044]
 a141(r149): [1045..1046]
 a142(r138): [1144..1181] [1040..1140]
 a143(r148): [1047..1048]
 a144(r136): [1144..1179] [1040..1140]
 a145(r75): [1064..1068] [1054..1056]
 a146(r68): [1096..1100] [1086..1088]
 a147(r144): [1110..1111]
 a148(r125): [1131..1133] [1112..1114]
 a149(r142): [1118..1123]
 a150(r73): [1186..1204]
 a151(r74): [1186..1204]
 a152(r77): [1186..1204]
 a153(r78): [1186..1204]
 a154(r137): [1186..1204]
 a155(r275): [1186..1204]
 a156(r276): [1186..1204]
 a157(r127): [1195..1196]
 a158(r173): [1201..1202]
 Rebuilding regno allocno list for 173
 Rebuilding regno allocno list for 127
Compressing live ranges: from 1205 to 426 - 35%
Ranges after the compression:
 a0(r137): [420..425] [410..419] [384..409] [355..382] [310..347] [286..305] [248..281] [181..243] [156..176] [132..151] [113..128] [51..107] [0..45]
 a1(r78): [420..425] [315..321] [1..2]
 a2(r76): [326..327] [323..324] [3..5]
 a3(r128): [326..328] [316..325] [1..5]
 a4(r71): [320..322] [318..319] [1..4]
 a5(r77): [420..425] [355..371] [310..347] [286..305] [254..281] [203..243] [156..172] [132..151] [119..128] [67..107] [1..5]
 a6(r275): [420..425] [255..416] [244..253] [120..187] [108..118] [48..50] [1..8]
 a7(r276): [420..425] [414..415] [412..413] [383..411] [255..377] [244..253] [129..130] [108..109] [47..50] [1..8]
 a8(r273): [375..377] [349..354] [6..7]
 a9(r81): [9..24]
 a10(r265): [10..11]
 a11(r79): [16..17] [12..15]
 a12(r264): [13..14]
 a13(r80): [18..19]
 a14(r263): [20..21]
 a15(r262): [22..23]
 a16(r261): [25..26]
 a17(r84): [27..42]
 a18(r259): [28..29]
 a19(r82): [34..35] [30..33]
 a20(r258): [31..32]
 a21(r83): [36..37]
 a22(r257): [38..39]
 a23(r256): [40..41]
 a24(r255): [43..44]
 a25(r162): [351..353] [348..350] [306..308] [282..284] [250..252] [247..249] [244..246] [177..179] [152..154] [129..131] [115..117] [112..114] [108..111] [46..49]
 a26(r69): [52..68]
 a27(r253): [53..54]
 a28(r85): [59..60] [55..58]
 a29(r252): [56..57]
 a30(r86): [61..62]
 a31(r251): [63..64]
 a32(r250): [65..66]
 a33(r249): [69..70]
 a34(r89): [71..86]
 a35(r248): [72..73]
 a36(r87): [78..79] [74..77]
 a37(r247): [75..76]
 a38(r88): [80..81]
 a39(r246): [82..83]
 a40(r245): [84..85]
 a41(r244): [87..88]
 a42(r92): [89..104]
 a43(r243): [90..91]
 a44(r90): [96..97] [92..95]
 a45(r242): [93..94]
 a46(r91): [98..99]
 a47(r241): [100..101]
 a48(r240): [102..103]
 a49(r239): [105..106]
 a50(r274): [310..312] [286..305] [255..281] [245..253] [181..183] [156..176] [132..151] [120..128] [110..118]
 a51(r94): [120..127] [116..118]
 a52(r237): [121..123]
 a53(r236): [122..124]
 a54(r234): [125..126]
 a55(r97): [133..148]
 a56(r230): [134..135]
 a57(r95): [140..141] [136..139]
 a58(r229): [137..138]
 a59(r96): [142..143]
 a60(r228): [144..145]
 a61(r227): [146..147]
 a62(r226): [149..150]
 a63(r268): [378..380] [182..187] [177..180] [153..155]
 a64(r100): [157..173]
 a65(r225): [158..159]
 a66(r98): [164..165] [160..163]
 a67(r224): [161..162]
 a68(r99): [166..167]
 a69(r223): [168..169]
 a70(r222): [170..171]
 a71(r221): [174..175]
 a72(r269): [182..185] [178..180]
 a73(r215): [184..186]
 a74(r70): [188..204]
 a75(r214): [189..190]
 a76(r101): [195..196] [191..194]
 a77(r213): [192..193]
 a78(r102): [197..198]
 a79(r212): [199..200]
 a80(r211): [201..202]
 a81(r210): [205..206]
 a82(r105): [207..222]
 a83(r209): [208..209]
 a84(r103): [214..215] [210..213]
 a85(r208): [211..212]
 a86(r104): [216..217]
 a87(r207): [218..219]
 a88(r206): [220..221]
 a89(r205): [223..224]
 a90(r108): [225..240]
 a91(r204): [226..227]
 a92(r106): [232..233] [228..231]
 a93(r203): [229..230]
 a94(r107): [234..235]
 a95(r202): [236..237]
 a96(r201): [238..239]
 a97(r200): [241..242]
 a98(r110): [255..262] [251..253]
 a99(r198): [256..258]
 a100(r197): [257..259]
 a101(r195): [260..261]
 a102(r113): [263..278]
 a103(r192): [264..265]
 a104(r111): [270..271] [266..269]
 a105(r191): [267..268]
 a106(r112): [272..273]
 a107(r190): [274..275]
 a108(r189): [276..277]
 a109(r188): [279..280]
 a110(r270): [311..314] [306..309] [283..285]
 a111(r116): [287..302]
 a112(r186): [288..289]
 a113(r114): [294..295] [290..293]
 a114(r185): [291..292]
 a115(r115): [296..297]
 a116(r184): [298..299]
 a117(r183): [300..301]
 a118(r182): [303..304]
 a119(r271): [311..313] [307..309]
 a120(r73): [420..425] [315..315]
 a121(r74): [420..425] [315..317]
 a122(r120): [329..344]
 a123(r169): [330..331]
 a124(r118): [336..337] [332..335]
 a125(r168): [333..334]
 a126(r119): [338..339]
 a127(r167): [340..341]
 a128(r166): [342..343]
 a129(r165): [345..346]
 a130(r272): [375..376] [352..354]
 a131(r123): [356..372]
 a132(r160): [357..358]
 a133(r121): [363..364] [359..362]
 a134(r159): [360..361]
 a135(r122): [365..366]
 a136(r158): [367..368]
 a137(r157): [369..370]
 a138(r156): [373..374]
 a139(r150): [379..381]
 a140(r124): [408..409] [403..405] [384..385]
 a141(r149): [386..387]
 a142(r138): [410..418] [384..409]
 a143(r148): [388..389]
 a144(r136): [410..417] [384..409]
 a145(r75): [392..393] [390..391]
 a146(r68): [396..397] [394..395]
 a147(r144): [398..399]
 a148(r125): [406..407] [400..401]
 a149(r142): [402..404]
 a157(r127): [421..422]
 a158(r173): [423..424]
+++Allocating 2288 bytes for conflict table (uncompressed size 3816)
;; a0(r137,l0) conflicts: a4(r71,l0) a3(r128,l0) a1(r78,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a2(r76,l0) a8(r273,l0) a9(r81,l0) a10(r265,l0) a11(r79,l0) a12(r264,l0) a13(r80,l0) a14(r263,l0) a15(r262,l0) a16(r261,l0) a17(r84,l0) a18(r259,l0) a19(r82,l0) a20(r258,l0) a21(r83,l0) a22(r257,l0) a23(r256,l0) a24(r255,l0) a25(r162,l0) a26(r69,l0) a27(r253,l0) a28(r85,l0) a29(r252,l0) a30(r86,l0) a31(r251,l0) a32(r250,l0) a33(r249,l0) a34(r89,l0) a35(r248,l0) a36(r87,l0) a37(r247,l0) a38(r88,l0) a39(r246,l0) a40(r245,l0) a41(r244,l0) a42(r92,l0) a43(r243,l0) a44(r90,l0) a45(r242,l0) a46(r91,l0) a47(r241,l0) a48(r240,l0) a49(r239,l0) a50(r274,l0) a51(r94,l0) a52(r237,l0) a53(r236,l0) a54(r234,l0) a55(r97,l0) a56(r230,l0) a57(r95,l0) a58(r229,l0) a59(r96,l0) a60(r228,l0) a61(r227,l0) a62(r226,l0) a63(r268,l0) a64(r100,l0) a65(r225,l0) a66(r98,l0) a67(r224,l0) a68(r99,l0) a69(r223,l0) a70(r222,l0) a71(r221,l0) a72(r269,l0) a73(r215,l0) a74(r70,l0) a75(r214,l0) a76(r101,l0) a77(r213,l0) a78(r102,l0) a79(r212,l0) a80(r211,l0) a81(r210,l0) a82(r105,l0) a83(r209,l0) a84(r103,l0) a85(r208,l0) a86(r104,l0) a87(r207,l0) a88(r206,l0) a89(r205,l0) a90(r108,l0) a91(r204,l0) a92(r106,l0) a93(r203,l0) a94(r107,l0) a95(r202,l0) a96(r201,l0) a97(r200,l0) a98(r110,l0) a99(r198,l0) a100(r197,l0) a101(r195,l0) a102(r113,l0) a103(r192,l0) a104(r111,l0) a105(r191,l0) a106(r112,l0) a107(r190,l0) a108(r189,l0) a109(r188,l0) a110(r270,l0) a111(r116,l0) a112(r186,l0) a113(r114,l0) a114(r185,l0) a115(r115,l0) a116(r184,l0) a117(r183,l0) a118(r182,l0) a119(r271,l0) a120(r73,l0) a121(r74,l0) a122(r120,l0) a123(r169,l0) a124(r118,l0) a125(r168,l0) a126(r119,l0) a127(r167,l0) a128(r166,l0) a129(r165,l0) a130(r272,l0) a131(r123,l0) a132(r160,l0) a133(r121,l0) a134(r159,l0) a135(r122,l0) a136(r158,l0) a137(r157,l0) a138(r156,l0) a139(r150,l0) a140(r124,l0) a144(r136,l0) a142(r138,l0) a141(r149,l0) a143(r148,l0) a145(r75,l0) a146(r68,l0) a147(r144,l0) a148(r125,l0) a149(r142,l0) a157(r127,l0) a158(r173,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a1(r78,l0) conflicts: a0(r137,l0) a4(r71,l0) a3(r128,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a120(r73,l0) a121(r74,l0) a157(r127,l0) a158(r173,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a2(r76,l0) conflicts: a0(r137,l0) a4(r71,l0) a3(r128,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a3(r128,l0) conflicts: a0(r137,l0) a4(r71,l0) a1(r78,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a2(r76,l0) a121(r74,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a4(r71,l0) conflicts: a0(r137,l0) a3(r128,l0) a1(r78,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a2(r76,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a5(r77,l0) conflicts: a0(r137,l0) a4(r71,l0) a3(r128,l0) a1(r78,l0) a6(r275,l0) a7(r276,l0) a2(r76,l0) a26(r69,l0) a33(r249,l0) a34(r89,l0) a35(r248,l0) a36(r87,l0) a37(r247,l0) a38(r88,l0) a39(r246,l0) a40(r245,l0) a41(r244,l0) a42(r92,l0) a43(r243,l0) a44(r90,l0) a45(r242,l0) a46(r91,l0) a47(r241,l0) a48(r240,l0) a49(r239,l0) a50(r274,l0) a51(r94,l0) a52(r237,l0) a53(r236,l0) a54(r234,l0) a55(r97,l0) a56(r230,l0) a57(r95,l0) a58(r229,l0) a59(r96,l0) a60(r228,l0) a61(r227,l0) a62(r226,l0) a64(r100,l0) a65(r225,l0) a66(r98,l0) a67(r224,l0) a68(r99,l0) a69(r223,l0) a70(r222,l0) a74(r70,l0) a81(r210,l0) a82(r105,l0) a83(r209,l0) a84(r103,l0) a85(r208,l0) a86(r104,l0) a87(r207,l0) a88(r206,l0) a89(r205,l0) a90(r108,l0) a91(r204,l0) a92(r106,l0) a93(r203,l0) a94(r107,l0) a95(r202,l0) a96(r201,l0) a97(r200,l0) a98(r110,l0) a99(r198,l0) a100(r197,l0) a101(r195,l0) a102(r113,l0) a103(r192,l0) a104(r111,l0) a105(r191,l0) a106(r112,l0) a107(r190,l0) a108(r189,l0) a109(r188,l0) a110(r270,l0) a111(r116,l0) a112(r186,l0) a113(r114,l0) a114(r185,l0) a115(r115,l0) a116(r184,l0) a117(r183,l0) a118(r182,l0) a119(r271,l0) a120(r73,l0) a121(r74,l0) a122(r120,l0) a123(r169,l0) a124(r118,l0) a125(r168,l0) a126(r119,l0) a127(r167,l0) a128(r166,l0) a129(r165,l0) a131(r123,l0) a132(r160,l0) a133(r121,l0) a134(r159,l0) a135(r122,l0) a136(r158,l0) a137(r157,l0) a157(r127,l0) a158(r173,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a6(r275,l0) conflicts: a0(r137,l0) a4(r71,l0) a3(r128,l0) a1(r78,l0) a5(r77,l0) a7(r276,l0) a2(r76,l0) a8(r273,l0) a25(r162,l0) a50(r274,l0) a51(r94,l0) a52(r237,l0) a53(r236,l0) a54(r234,l0) a55(r97,l0) a56(r230,l0) a57(r95,l0) a58(r229,l0) a59(r96,l0) a60(r228,l0) a61(r227,l0) a62(r226,l0) a63(r268,l0) a64(r100,l0) a65(r225,l0) a66(r98,l0) a67(r224,l0) a68(r99,l0) a69(r223,l0) a70(r222,l0) a71(r221,l0) a72(r269,l0) a73(r215,l0) a98(r110,l0) a99(r198,l0) a100(r197,l0) a101(r195,l0) a102(r113,l0) a103(r192,l0) a104(r111,l0) a105(r191,l0) a106(r112,l0) a107(r190,l0) a108(r189,l0) a109(r188,l0) a110(r270,l0) a111(r116,l0) a112(r186,l0) a113(r114,l0) a114(r185,l0) a115(r115,l0) a116(r184,l0) a117(r183,l0) a118(r182,l0) a119(r271,l0) a120(r73,l0) a121(r74,l0) a122(r120,l0) a123(r169,l0) a124(r118,l0) a125(r168,l0) a126(r119,l0) a127(r167,l0) a128(r166,l0) a129(r165,l0) a130(r272,l0) a131(r123,l0) a132(r160,l0) a133(r121,l0) a134(r159,l0) a135(r122,l0) a136(r158,l0) a137(r157,l0) a138(r156,l0) a139(r150,l0) a140(r124,l0) a144(r136,l0) a142(r138,l0) a141(r149,l0) a143(r148,l0) a145(r75,l0) a146(r68,l0) a147(r144,l0) a148(r125,l0) a149(r142,l0) a157(r127,l0) a158(r173,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a7(r276,l0) conflicts: a0(r137,l0) a4(r71,l0) a3(r128,l0) a1(r78,l0) a5(r77,l0) a6(r275,l0) a2(r76,l0) a8(r273,l0) a25(r162,l0) a50(r274,l0) a98(r110,l0) a99(r198,l0) a100(r197,l0) a101(r195,l0) a102(r113,l0) a103(r192,l0) a104(r111,l0) a105(r191,l0) a106(r112,l0) a107(r190,l0) a108(r189,l0) a109(r188,l0) a110(r270,l0) a111(r116,l0) a112(r186,l0) a113(r114,l0) a114(r185,l0) a115(r115,l0) a116(r184,l0) a117(r183,l0) a118(r182,l0) a119(r271,l0) a120(r73,l0) a121(r74,l0) a122(r120,l0) a123(r169,l0) a124(r118,l0) a125(r168,l0) a126(r119,l0) a127(r167,l0) a128(r166,l0) a129(r165,l0) a130(r272,l0) a131(r123,l0) a132(r160,l0) a133(r121,l0) a134(r159,l0) a135(r122,l0) a136(r158,l0) a137(r157,l0) a138(r156,l0) a140(r124,l0) a144(r136,l0) a142(r138,l0) a141(r149,l0) a143(r148,l0) a145(r75,l0) a146(r68,l0) a147(r144,l0) a148(r125,l0) a149(r142,l0) a157(r127,l0) a158(r173,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a8(r273,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a25(r162,l0) a130(r272,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a9(r81,l0) conflicts: a0(r137,l0) a10(r265,l0) a11(r79,l0) a12(r264,l0) a13(r80,l0) a14(r263,l0) a15(r262,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a10(r265,l0) conflicts: a0(r137,l0) a9(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a11(r79,l0) conflicts: a0(r137,l0) a9(r81,l0) a12(r264,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a12(r264,l0) conflicts: a0(r137,l0) a9(r81,l0) a11(r79,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a13(r80,l0) conflicts: a0(r137,l0) a9(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a14(r263,l0) conflicts: a0(r137,l0) a9(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a15(r262,l0) conflicts: a0(r137,l0) a9(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a16(r261,l0) conflicts: a0(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a17(r84,l0) conflicts: a0(r137,l0) a18(r259,l0) a19(r82,l0) a20(r258,l0) a21(r83,l0) a22(r257,l0) a23(r256,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a18(r259,l0) conflicts: a0(r137,l0) a17(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a19(r82,l0) conflicts: a0(r137,l0) a17(r84,l0) a20(r258,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a20(r258,l0) conflicts: a0(r137,l0) a17(r84,l0) a19(r82,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a21(r83,l0) conflicts: a0(r137,l0) a17(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a22(r257,l0) conflicts: a0(r137,l0) a17(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a23(r256,l0) conflicts: a0(r137,l0) a17(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a24(r255,l0) conflicts: a0(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a25(r162,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a8(r273,l0) a50(r274,l0) a51(r94,l0) a63(r268,l0) a72(r269,l0) a98(r110,l0) a110(r270,l0) a119(r271,l0) a130(r272,l0)
;;     total conflict hard regs: 5
;;     conflict hard regs: 5
;; a26(r69,l0) conflicts: a0(r137,l0) a5(r77,l0) a27(r253,l0) a28(r85,l0) a29(r252,l0) a30(r86,l0) a31(r251,l0) a32(r250,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a27(r253,l0) conflicts: a0(r137,l0) a26(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a28(r85,l0) conflicts: a0(r137,l0) a26(r69,l0) a29(r252,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a29(r252,l0) conflicts: a0(r137,l0) a26(r69,l0) a28(r85,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a30(r86,l0) conflicts: a0(r137,l0) a26(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a31(r251,l0) conflicts: a0(r137,l0) a26(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a32(r250,l0) conflicts: a0(r137,l0) a26(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a33(r249,l0) conflicts: a0(r137,l0) a5(r77,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a34(r89,l0) conflicts: a0(r137,l0) a5(r77,l0) a35(r248,l0) a36(r87,l0) a37(r247,l0) a38(r88,l0) a39(r246,l0) a40(r245,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a35(r248,l0) conflicts: a0(r137,l0) a5(r77,l0) a34(r89,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a36(r87,l0) conflicts: a0(r137,l0) a5(r77,l0) a34(r89,l0) a37(r247,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a37(r247,l0) conflicts: a0(r137,l0) a5(r77,l0) a34(r89,l0) a36(r87,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a38(r88,l0) conflicts: a0(r137,l0) a5(r77,l0) a34(r89,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a39(r246,l0) conflicts: a0(r137,l0) a5(r77,l0) a34(r89,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a40(r245,l0) conflicts: a0(r137,l0) a5(r77,l0) a34(r89,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a41(r244,l0) conflicts: a0(r137,l0) a5(r77,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a42(r92,l0) conflicts: a0(r137,l0) a5(r77,l0) a43(r243,l0) a44(r90,l0) a45(r242,l0) a46(r91,l0) a47(r241,l0) a48(r240,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a43(r243,l0) conflicts: a0(r137,l0) a5(r77,l0) a42(r92,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a44(r90,l0) conflicts: a0(r137,l0) a5(r77,l0) a42(r92,l0) a45(r242,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a45(r242,l0) conflicts: a0(r137,l0) a5(r77,l0) a42(r92,l0) a44(r90,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a46(r91,l0) conflicts: a0(r137,l0) a5(r77,l0) a42(r92,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a47(r241,l0) conflicts: a0(r137,l0) a5(r77,l0) a42(r92,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a48(r240,l0) conflicts: a0(r137,l0) a5(r77,l0) a42(r92,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a49(r239,l0) conflicts: a0(r137,l0) a5(r77,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a50(r274,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a25(r162,l0) a51(r94,l0) a52(r237,l0) a53(r236,l0) a54(r234,l0) a55(r97,l0) a56(r230,l0) a57(r95,l0) a58(r229,l0) a59(r96,l0) a60(r228,l0) a61(r227,l0) a62(r226,l0) a63(r268,l0) a64(r100,l0) a65(r225,l0) a66(r98,l0) a67(r224,l0) a68(r99,l0) a69(r223,l0) a70(r222,l0) a71(r221,l0) a72(r269,l0) a98(r110,l0) a99(r198,l0) a100(r197,l0) a101(r195,l0) a102(r113,l0) a103(r192,l0) a104(r111,l0) a105(r191,l0) a106(r112,l0) a107(r190,l0) a108(r189,l0) a109(r188,l0) a110(r270,l0) a111(r116,l0) a112(r186,l0) a113(r114,l0) a114(r185,l0) a115(r115,l0) a116(r184,l0) a117(r183,l0) a118(r182,l0) a119(r271,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a51(r94,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a25(r162,l0) a50(r274,l0) a52(r237,l0) a53(r236,l0) a54(r234,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a52(r237,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a51(r94,l0) a53(r236,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a53(r236,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a51(r94,l0) a52(r237,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a54(r234,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a51(r94,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a55(r97,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a56(r230,l0) a57(r95,l0) a58(r229,l0) a59(r96,l0) a60(r228,l0) a61(r227,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a56(r230,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a55(r97,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a57(r95,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a55(r97,l0) a58(r229,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a58(r229,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a55(r97,l0) a57(r95,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a59(r96,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a55(r97,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a60(r228,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a55(r97,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a61(r227,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a55(r97,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a62(r226,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a63(r268,l0) conflicts: a0(r137,l0) a6(r275,l0) a25(r162,l0) a50(r274,l0) a72(r269,l0) a73(r215,l0) a139(r150,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a64(r100,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a65(r225,l0) a66(r98,l0) a67(r224,l0) a68(r99,l0) a69(r223,l0) a70(r222,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a65(r225,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a64(r100,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a66(r98,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a64(r100,l0) a67(r224,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a67(r224,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a64(r100,l0) a66(r98,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a68(r99,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a64(r100,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a69(r223,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a64(r100,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a70(r222,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a50(r274,l0) a64(r100,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a71(r221,l0) conflicts: a0(r137,l0) a6(r275,l0) a50(r274,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a72(r269,l0) conflicts: a0(r137,l0) a6(r275,l0) a25(r162,l0) a50(r274,l0) a63(r268,l0) a73(r215,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a73(r215,l0) conflicts: a0(r137,l0) a6(r275,l0) a63(r268,l0) a72(r269,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a74(r70,l0) conflicts: a0(r137,l0) a5(r77,l0) a75(r214,l0) a76(r101,l0) a77(r213,l0) a78(r102,l0) a79(r212,l0) a80(r211,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a75(r214,l0) conflicts: a0(r137,l0) a74(r70,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a76(r101,l0) conflicts: a0(r137,l0) a74(r70,l0) a77(r213,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a77(r213,l0) conflicts: a0(r137,l0) a74(r70,l0) a76(r101,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a78(r102,l0) conflicts: a0(r137,l0) a74(r70,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a79(r212,l0) conflicts: a0(r137,l0) a74(r70,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a80(r211,l0) conflicts: a0(r137,l0) a74(r70,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a81(r210,l0) conflicts: a0(r137,l0) a5(r77,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a82(r105,l0) conflicts: a0(r137,l0) a5(r77,l0) a83(r209,l0) a84(r103,l0) a85(r208,l0) a86(r104,l0) a87(r207,l0) a88(r206,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a83(r209,l0) conflicts: a0(r137,l0) a5(r77,l0) a82(r105,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a84(r103,l0) conflicts: a0(r137,l0) a5(r77,l0) a82(r105,l0) a85(r208,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a85(r208,l0) conflicts: a0(r137,l0) a5(r77,l0) a82(r105,l0) a84(r103,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a86(r104,l0) conflicts: a0(r137,l0) a5(r77,l0) a82(r105,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a87(r207,l0) conflicts: a0(r137,l0) a5(r77,l0) a82(r105,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a88(r206,l0) conflicts: a0(r137,l0) a5(r77,l0) a82(r105,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a89(r205,l0) conflicts: a0(r137,l0) a5(r77,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a90(r108,l0) conflicts: a0(r137,l0) a5(r77,l0) a91(r204,l0) a92(r106,l0) a93(r203,l0) a94(r107,l0) a95(r202,l0) a96(r201,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a91(r204,l0) conflicts: a0(r137,l0) a5(r77,l0) a90(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a92(r106,l0) conflicts: a0(r137,l0) a5(r77,l0) a90(r108,l0) a93(r203,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a93(r203,l0) conflicts: a0(r137,l0) a5(r77,l0) a90(r108,l0) a92(r106,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a94(r107,l0) conflicts: a0(r137,l0) a5(r77,l0) a90(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a95(r202,l0) conflicts: a0(r137,l0) a5(r77,l0) a90(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a96(r201,l0) conflicts: a0(r137,l0) a5(r77,l0) a90(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a97(r200,l0) conflicts: a0(r137,l0) a5(r77,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a98(r110,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a25(r162,l0) a50(r274,l0) a99(r198,l0) a100(r197,l0) a101(r195,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a99(r198,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a98(r110,l0) a100(r197,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a100(r197,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a98(r110,l0) a99(r198,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a101(r195,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a98(r110,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a102(r113,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a103(r192,l0) a104(r111,l0) a105(r191,l0) a106(r112,l0) a107(r190,l0) a108(r189,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a103(r192,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a102(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a104(r111,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a102(r113,l0) a105(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a105(r191,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a102(r113,l0) a104(r111,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a106(r112,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a102(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a107(r190,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a102(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a108(r189,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a102(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a109(r188,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a110(r270,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a25(r162,l0) a50(r274,l0) a119(r271,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a111(r116,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a112(r186,l0) a113(r114,l0) a114(r185,l0) a115(r115,l0) a116(r184,l0) a117(r183,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a112(r186,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a111(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a113(r114,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a111(r116,l0) a114(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a114(r185,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a111(r116,l0) a113(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a115(r115,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a111(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a116(r184,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a111(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a117(r183,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0) a111(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a118(r182,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a50(r274,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a119(r271,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a25(r162,l0) a50(r274,l0) a110(r270,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a120(r73,l0) conflicts: a0(r137,l0) a1(r78,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a121(r74,l0) a157(r127,l0) a158(r173,l0)
;;     total conflict hard regs: 0 5
;;     conflict hard regs: 0 5
;; a121(r74,l0) conflicts: a0(r137,l0) a3(r128,l0) a1(r78,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a120(r73,l0) a157(r127,l0) a158(r173,l0)
;;     total conflict hard regs: 0 5
;;     conflict hard regs: 0 5
;; a122(r120,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a123(r169,l0) a124(r118,l0) a125(r168,l0) a126(r119,l0) a127(r167,l0) a128(r166,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a123(r169,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a122(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a124(r118,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a122(r120,l0) a125(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a125(r168,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a122(r120,l0) a124(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a126(r119,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a122(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a127(r167,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a122(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a128(r166,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a122(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a129(r165,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a130(r272,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a8(r273,l0) a25(r162,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a131(r123,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a132(r160,l0) a133(r121,l0) a134(r159,l0) a135(r122,l0) a136(r158,l0) a137(r157,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a132(r160,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a131(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a133(r121,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a131(r123,l0) a134(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a134(r159,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a131(r123,l0) a133(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a135(r122,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a131(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a136(r158,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a131(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a137(r157,l0) conflicts: a0(r137,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a131(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a138(r156,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a139(r150,l0) conflicts: a0(r137,l0) a6(r275,l0) a63(r268,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a140(r124,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a144(r136,l0) a142(r138,l0) a149(r142,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a141(r149,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a144(r136,l0) a142(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a142(r138,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a140(r124,l0) a144(r136,l0) a141(r149,l0) a143(r148,l0) a145(r75,l0) a146(r68,l0) a147(r144,l0) a148(r125,l0) a149(r142,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a143(r148,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a144(r136,l0) a142(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a144(r136,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a140(r124,l0) a142(r138,l0) a141(r149,l0) a143(r148,l0) a145(r75,l0) a146(r68,l0) a147(r144,l0) a148(r125,l0) a149(r142,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a145(r75,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a144(r136,l0) a142(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a146(r68,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a144(r136,l0) a142(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a147(r144,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a144(r136,l0) a142(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a148(r125,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a144(r136,l0) a142(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a149(r142,l0) conflicts: a0(r137,l0) a6(r275,l0) a7(r276,l0) a140(r124,l0) a144(r136,l0) a142(r138,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a157(r127,l0) conflicts: a0(r137,l0) a1(r78,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a120(r73,l0) a121(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a158(r173,l0) conflicts: a0(r137,l0) a1(r78,l0) a5(r77,l0) a6(r275,l0) a7(r276,l0) a120(r73,l0) a121(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

  cp0:a13(r80)<->a14(r263)@1:constraint
  cp1:a11(r79)<->a13(r80)@1:move
  cp2:a9(r81)<->a16(r261)@8:shuffle
  cp3:a21(r83)<->a22(r257)@1:constraint
  cp4:a19(r82)<->a21(r83)@1:move
  cp5:a17(r84)<->a24(r255)@8:shuffle
  cp6:a30(r86)<->a31(r251)@1:constraint
  cp7:a28(r85)<->a30(r86)@1:move
  cp8:a26(r69)<->a33(r249)@4:shuffle
  cp9:a38(r88)<->a39(r246)@1:constraint
  cp10:a36(r87)<->a38(r88)@1:move
  cp11:a34(r89)<->a41(r244)@4:shuffle
  cp12:a46(r91)<->a47(r241)@1:constraint
  cp13:a44(r90)<->a46(r91)@1:move
  cp14:a42(r92)<->a49(r239)@4:shuffle
  cp15:a59(r96)<->a60(r228)@1:constraint
  cp16:a57(r95)<->a59(r96)@1:move
  cp17:a55(r97)<->a62(r226)@4:shuffle
  cp18:a68(r99)<->a69(r223)@1:constraint
  cp19:a66(r98)<->a68(r99)@1:move
  cp20:a64(r100)<->a71(r221)@4:shuffle
  cp21:a78(r102)<->a79(r212)@1:constraint
  cp22:a76(r101)<->a78(r102)@1:move
  cp23:a74(r70)<->a81(r210)@4:shuffle
  cp24:a86(r104)<->a87(r207)@1:constraint
  cp25:a84(r103)<->a86(r104)@1:move
  cp26:a82(r105)<->a89(r205)@4:shuffle
  cp27:a94(r107)<->a95(r202)@1:constraint
  cp28:a92(r106)<->a94(r107)@1:move
  cp29:a90(r108)<->a97(r200)@4:shuffle
  cp30:a106(r112)<->a107(r190)@1:constraint
  cp31:a104(r111)<->a106(r112)@1:move
  cp32:a102(r113)<->a109(r188)@4:shuffle
  cp33:a115(r115)<->a116(r184)@1:constraint
  cp34:a113(r114)<->a115(r115)@1:move
  cp35:a111(r116)<->a118(r182)@4:shuffle
  cp36:a4(r71)<->a121(r74)@31:move
  cp37:a3(r128)<->a120(r73)@31:move
  cp38:a126(r119)<->a127(r167)@1:constraint
  cp39:a124(r118)<->a126(r119)@1:move
  cp40:a122(r120)<->a129(r165)@4:shuffle
  cp41:a135(r122)<->a136(r158)@1:constraint
  cp42:a133(r121)<->a135(r122)@1:move
  cp43:a131(r123)<->a138(r156)@4:shuffle
  cp44:a147(r144)<->a148(r125)@122:shuffle
  regions=3, blocks=165, points=426
    allocnos=159, copies=45, conflicts=6, ranges=253

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 164 163 162 161 160 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r137 1r78 2r76 3r128 4r71 5r77 6r275 7r276 8r273 9r81 10r265 11r79 12r264 13r80 14r263 15r262 16r261 17r84 18r259 19r82 20r258 21r83 22r257 23r256 24r255 25r162 26r69 27r253 28r85 29r252 30r86 31r251 32r250 33r249 34r89 35r248 36r87 37r247 38r88 39r246 40r245 41r244 42r92 43r243 44r90 45r242 46r91 47r241 48r240 49r239 50r274 51r94 52r237 53r236 54r234 55r97 56r230 57r95 58r229 59r96 60r228 61r227 62r226 63r268 64r100 65r225 66r98 67r224 68r99 69r223 70r222 71r221 72r269 73r215 74r70 75r214 76r101 77r213 78r102 79r212 80r211 81r210 82r105 83r209 84r103 85r208 86r104 87r207 88r206 89r205 90r108 91r204 92r106 93r203 94r107 95r202 96r201 97r200 98r110 99r198 100r197 101r195 102r113 103r192 104r111 105r191 106r112 107r190 108r189 109r188 110r270 111r116 112r186 113r114 114r185 115r115 116r184 117r183 118r182 119r271 120r73 121r74 122r120 123r169 124r118 125r168 126r119 127r167 128r166 129r165 130r272 131r123 132r160 133r121 134r159 135r122 136r158 137r157 138r156 139r150 140r124 141r149 142r138 143r148 144r136 145r75 146r68 147r144 148r125 149r142 157r127 158r173
    modified regnos: 68 69 70 71 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 110 111 112 113 114 115 116 118 119 120 121 122 123 124 125 127 128 136 137 138 142 144 148 149 150 156 157 158 159 160 162 165 166 167 168 169 173 182 183 184 185 186 188 189 190 191 192 195 197 198 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 221 222 223 224 225 226 227 228 229 230 234 236 237 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 255 256 257 258 259 261 262 263 264 265 268 269 270 271 272 273 274 275 276
    border:
    Pressure: GENERAL_REGS=10
    Reg 137 of GENERAL_REGS has 9 regs less
    Reg 78 of GENERAL_REGS has 9 regs less
    Reg 128 of GENERAL_REGS has 9 regs less
    Reg 77 of GENERAL_REGS has 9 regs less
    Reg 275 of GENERAL_REGS has 9 regs less
    Reg 276 of GENERAL_REGS has 9 regs less
    Reg 273 of GENERAL_REGS has 9 regs less
    Reg 81 of GENERAL_REGS has 1 regs less
    Reg 84 of GENERAL_REGS has 1 regs less
    Reg 162 of GENERAL_REGS has 1 regs less
    Reg 69 of GENERAL_REGS has 1 regs less
    Reg 89 of GENERAL_REGS has 1 regs less
    Reg 92 of GENERAL_REGS has 1 regs less
    Reg 274 of GENERAL_REGS has 9 regs less
    Reg 94 of GENERAL_REGS has 9 regs less
    Reg 237 of GENERAL_REGS has 1 regs less
    Reg 97 of GENERAL_REGS has 1 regs less
    Reg 268 of GENERAL_REGS has 9 regs less
    Reg 100 of GENERAL_REGS has 1 regs less
    Reg 269 of GENERAL_REGS has 9 regs less
    Reg 70 of GENERAL_REGS has 1 regs less
    Reg 105 of GENERAL_REGS has 1 regs less
    Reg 108 of GENERAL_REGS has 1 regs less
    Reg 110 of GENERAL_REGS has 9 regs less
    Reg 198 of GENERAL_REGS has 1 regs less
    Reg 113 of GENERAL_REGS has 1 regs less
    Reg 270 of GENERAL_REGS has 9 regs less
    Reg 116 of GENERAL_REGS has 1 regs less
    Reg 271 of GENERAL_REGS has 9 regs less
    Reg 73 of GENERAL_REGS has 2 regs less
    Reg 74 of GENERAL_REGS has 2 regs less
    Reg 120 of GENERAL_REGS has 1 regs less
    Reg 272 of GENERAL_REGS has 9 regs less
    Reg 123 of GENERAL_REGS has 1 regs less
    Reg 124 of GENERAL_REGS has 9 regs less
    Reg 138 of GENERAL_REGS has 9 regs less
    Reg 136 of GENERAL_REGS has 9 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
      Pushing a137(r157,l0)
      Pushing a136(r158,l0)
      Pushing a135(r122,l0)
      Pushing a134(r159,l0)
      Pushing a132(r160,l0)
      Pushing a128(r166,l0)
      Pushing a127(r167,l0)
      Pushing a126(r119,l0)
      Pushing a125(r168,l0)
      Pushing a123(r169,l0)
      Pushing a117(r183,l0)
      Pushing a116(r184,l0)
      Pushing a115(r115,l0)
      Pushing a114(r185,l0)
      Pushing a112(r186,l0)
      Pushing a108(r189,l0)
      Pushing a107(r190,l0)
      Pushing a106(r112,l0)
      Pushing a105(r191,l0)
      Pushing a103(r192,l0)
      Pushing a96(r201,l0)
      Pushing a95(r202,l0)
      Pushing a94(r107,l0)
      Pushing a93(r203,l0)
      Pushing a91(r204,l0)
      Pushing a88(r206,l0)
      Pushing a87(r207,l0)
      Pushing a86(r104,l0)
      Pushing a85(r208,l0)
      Pushing a83(r209,l0)
      Pushing a80(r211,l0)
      Pushing a79(r212,l0)
      Pushing a78(r102,l0)
      Pushing a77(r213,l0)
      Pushing a75(r214,l0)
      Pushing a70(r222,l0)
      Pushing a69(r223,l0)
      Pushing a68(r99,l0)
      Pushing a67(r224,l0)
      Pushing a65(r225,l0)
      Pushing a61(r227,l0)
      Pushing a60(r228,l0)
      Pushing a59(r96,l0)
      Pushing a58(r229,l0)
      Pushing a56(r230,l0)
      Pushing a48(r240,l0)
      Pushing a47(r241,l0)
      Pushing a46(r91,l0)
      Pushing a45(r242,l0)
      Pushing a43(r243,l0)
      Pushing a40(r245,l0)
      Pushing a39(r246,l0)
      Pushing a38(r88,l0)
      Pushing a37(r247,l0)
      Pushing a35(r248,l0)
      Pushing a32(r250,l0)
      Pushing a31(r251,l0)
      Pushing a30(r86,l0)
      Pushing a29(r252,l0)
      Pushing a27(r253,l0)
      Pushing a23(r256,l0)
      Pushing a22(r257,l0)
      Pushing a21(r83,l0)
      Pushing a20(r258,l0)
      Pushing a18(r259,l0)
      Pushing a15(r262,l0)
      Pushing a14(r263,l0)
      Pushing a13(r80,l0)
      Pushing a12(r264,l0)
      Pushing a10(r265,l0)
      Pushing a133(r121,l0)
      Pushing a124(r118,l0)
      Pushing a113(r114,l0)
      Pushing a104(r111,l0)
      Pushing a92(r106,l0)
      Pushing a84(r103,l0)
      Pushing a76(r101,l0)
      Pushing a66(r98,l0)
      Pushing a57(r95,l0)
      Pushing a44(r90,l0)
      Pushing a36(r87,l0)
      Pushing a28(r85,l0)
      Pushing a19(r82,l0)
      Pushing a11(r79,l0)
      Pushing a2(r76,l0)
      Pushing a138(r156,l0)
      Pushing a129(r165,l0)
      Pushing a118(r182,l0)
      Pushing a109(r188,l0)
      Pushing a101(r195,l0)
      Pushing a100(r197,l0)
      Pushing a97(r200,l0)
      Pushing a89(r205,l0)
      Pushing a81(r210,l0)
      Pushing a73(r215,l0)
      Pushing a71(r221,l0)
      Pushing a62(r226,l0)
      Pushing a54(r234,l0)
      Pushing a53(r236,l0)
      Pushing a49(r239,l0)
      Pushing a41(r244,l0)
      Pushing a33(r249,l0)
      Pushing a139(r150,l0)
      Pushing a24(r255,l0)
      Pushing a16(r261,l0)
      Pushing a4(r71,l0)
      Pushing a143(r148,l0)
      Pushing a141(r149,l0)
      Pushing a158(r173,l0)
      Pushing a157(r127,l0)
      Pushing a145(r75,l0)
      Pushing a148(r125,l0)
      Pushing a147(r144,l0)
      Pushing a146(r68,l0)
      Pushing a25(r162,l0)
      Pushing a99(r198,l0)
      Pushing a52(r237,l0)
      Pushing a131(r123,l0)
      Pushing a122(r120,l0)
      Pushing a111(r116,l0)
      Pushing a102(r113,l0)
      Pushing a90(r108,l0)
      Pushing a82(r105,l0)
      Pushing a74(r70,l0)
      Pushing a64(r100,l0)
      Pushing a55(r97,l0)
      Pushing a42(r92,l0)
      Pushing a34(r89,l0)
      Pushing a26(r69,l0)
      Pushing a17(r84,l0)
      Pushing a9(r81,l0)
      Pushing a149(r142,l0)
      Pushing a120(r73,l0)
      Pushing a121(r74,l0)
      Pushing a98(r110,l0)(potential spill: pri=16, cost=248)
      Pushing a51(r94,l0)(potential spill: pri=17, cost=248)
      Pushing a110(r270,l0)(potential spill: pri=22, cost=353)
      Pushing a119(r271,l0)(potential spill: pri=23, cost=353)
      Pushing a72(r269,l0)(potential spill: pri=25, cost=353)
      Pushing a130(r272,l0)(potential spill: pri=25, cost=353)
      Pushing a6(r275,l0)(potential spill: pri=28, cost=598)
      Pushing a63(r268,l0)(potential spill: pri=37, cost=451)
      Pushing a3(r128,l0)(potential spill: pri=61, cost=861)
      Pushing a0(r137,l0)(potential spill: pri=70, cost=1263)
      Pushing a5(r77,l0)(potential spill: pri=102, cost=1330)
      Pushing a50(r274,l0)(potential spill: pri=115, cost=1266)
      Pushing a1(r78,l0)(potential spill: pri=118, cost=1300)
      Pushing a7(r276,l0)(potential spill: pri=260, cost=3643)
      Pushing a144(r136,l0)(potential spill: pri=525, cost=6307)
      Pushing a8(r273,l0)(potential spill: pri=564, cost=5645)
      Pushing a140(r124,l0)(potential spill: pri=1070, cost=11778)
      Pushing a142(r138,l0)(potential spill: pri=1856, cost=18561)
      Popping a142(r138,l0)  -- assign reg 3
      Popping a140(r124,l0)  -- assign reg 6
      Popping a8(r273,l0)  -- assign reg 3
      Popping a144(r136,l0)  -- assign reg 41
      Popping a7(r276,l0)  -- assign reg 42
      Popping a1(r78,l0)  -- assign reg 3
      Popping a50(r274,l0)  -- assign reg 3
      Popping a5(r77,l0)  -- assign reg 6
      Popping a0(r137,l0)  -- assign reg 43
      Popping a3(r128,l0)  -- assign reg 41
      Popping a63(r268,l0)  -- assign reg 6
      Popping a6(r275,l0)  -- assign reg 44
      Popping a130(r272,l0)  -- assign reg 6
      Popping a72(r269,l0)  -- assign reg 41
      Popping a119(r271,l0)  -- assign reg 41
      Popping a110(r270,l0)  -- spill
      Popping a51(r94,l0)  -- assign reg 41
      Popping a98(r110,l0)  -- assign reg 41
      Popping a121(r74,l0)  -- assign reg 1
      Popping a120(r73,l0)  -- assign reg 41
      Popping a149(r142,l0)  -- assign reg 0
      Popping a9(r81,l0)  -- assign reg 5
      Popping a17(r84,l0)  -- assign reg 5
      Popping a26(r69,l0)  -- assign reg 5
      Popping a34(r89,l0)  -- assign reg 5
      Popping a42(r92,l0)  -- assign reg 5
      Popping a55(r97,l0)  -- assign reg 5
      Popping a64(r100,l0)  -- assign reg 5
      Popping a74(r70,l0)  -- assign reg 5
      Popping a82(r105,l0)  -- assign reg 5
      Popping a90(r108,l0)  -- assign reg 5
      Popping a102(r113,l0)  -- assign reg 5
      Popping a111(r116,l0)  -- assign reg 5
      Popping a122(r120,l0)  -- assign reg 5
      Popping a131(r123,l0)  -- assign reg 5
      Popping a52(r237,l0)  -- assign reg 5
      Popping a99(r198,l0)  -- assign reg 5
      Popping a25(r162,l0)  -- (memory is more profitable 59 vs 62) spill
      Popping a146(r68,l0)  -- assign reg 0
      Popping a147(r144,l0)  -- assign reg 1
      Popping a148(r125,l0)  -- assign reg 0
      Popping a145(r75,l0)  -- assign reg 0
      Popping a157(r127,l0)  -- assign reg 0
      Popping a158(r173,l0)  -- assign reg 5
      Popping a141(r149,l0)  -- assign reg 0
      Popping a143(r148,l0)  -- assign reg 0
      Popping a4(r71,l0)  -- assign reg 1
      Popping a16(r261,l0)  -- assign reg 5
      Popping a24(r255,l0)  -- assign reg 5
      Popping a139(r150,l0)  -- assign reg 1
      Popping a33(r249,l0)  -- assign reg 5
      Popping a41(r244,l0)  -- assign reg 5
      Popping a49(r239,l0)  -- assign reg 5
      Popping a53(r236,l0)  -- assign reg 4
      Popping a54(r234,l0)  -- assign reg 4
      Popping a62(r226,l0)  -- assign reg 5
      Popping a71(r221,l0)  -- assign reg 5
      Popping a73(r215,l0)  -- assign reg 1
      Popping a81(r210,l0)  -- assign reg 5
      Popping a89(r205,l0)  -- assign reg 5
      Popping a97(r200,l0)  -- assign reg 5
      Popping a100(r197,l0)  -- assign reg 4
      Popping a101(r195,l0)  -- assign reg 4
      Popping a109(r188,l0)  -- assign reg 5
      Popping a118(r182,l0)  -- assign reg 5
      Popping a129(r165,l0)  -- assign reg 5
      Popping a138(r156,l0)  -- assign reg 5
      Popping a2(r76,l0)  -- assign reg 0
      Popping a11(r79,l0)  -- assign reg 0
      Popping a19(r82,l0)  -- assign reg 0
      Popping a28(r85,l0)  -- assign reg 0
      Popping a36(r87,l0)  -- assign reg 0
      Popping a44(r90,l0)  -- assign reg 0
      Popping a57(r95,l0)  -- assign reg 0
      Popping a66(r98,l0)  -- assign reg 0
      Popping a76(r101,l0)  -- assign reg 0
      Popping a84(r103,l0)  -- assign reg 0
      Popping a92(r106,l0)  -- assign reg 0
      Popping a104(r111,l0)  -- assign reg 0
      Popping a113(r114,l0)  -- assign reg 0
      Popping a124(r118,l0)  -- assign reg 0
      Popping a133(r121,l0)  -- assign reg 0
      Popping a10(r265,l0)  -- assign reg 4
      Popping a12(r264,l0)  -- assign reg 1
      Popping a13(r80,l0)  -- assign reg 0
      Popping a14(r263,l0)  -- assign reg 0
      Popping a15(r262,l0)  -- assign reg 0
      Popping a18(r259,l0)  -- assign reg 4
      Popping a20(r258,l0)  -- assign reg 1
      Popping a21(r83,l0)  -- assign reg 0
      Popping a22(r257,l0)  -- assign reg 0
      Popping a23(r256,l0)  -- assign reg 0
      Popping a27(r253,l0)  -- assign reg 4
      Popping a29(r252,l0)  -- assign reg 1
      Popping a30(r86,l0)  -- assign reg 0
      Popping a31(r251,l0)  -- assign reg 0
      Popping a32(r250,l0)  -- assign reg 0
      Popping a35(r248,l0)  -- assign reg 4
      Popping a37(r247,l0)  -- assign reg 1
      Popping a38(r88,l0)  -- assign reg 0
      Popping a39(r246,l0)  -- assign reg 0
      Popping a40(r245,l0)  -- assign reg 0
      Popping a43(r243,l0)  -- assign reg 4
      Popping a45(r242,l0)  -- assign reg 1
      Popping a46(r91,l0)  -- assign reg 0
      Popping a47(r241,l0)  -- assign reg 0
      Popping a48(r240,l0)  -- assign reg 0
      Popping a56(r230,l0)  -- assign reg 4
      Popping a58(r229,l0)  -- assign reg 1
      Popping a59(r96,l0)  -- assign reg 0
      Popping a60(r228,l0)  -- assign reg 0
      Popping a61(r227,l0)  -- assign reg 0
      Popping a65(r225,l0)  -- assign reg 4
      Popping a67(r224,l0)  -- assign reg 1
      Popping a68(r99,l0)  -- assign reg 0
      Popping a69(r223,l0)  -- assign reg 0
      Popping a70(r222,l0)  -- assign reg 0
      Popping a75(r214,l0)  -- assign reg 4
      Popping a77(r213,l0)  -- assign reg 1
      Popping a78(r102,l0)  -- assign reg 0
      Popping a79(r212,l0)  -- assign reg 0
      Popping a80(r211,l0)  -- assign reg 0
      Popping a83(r209,l0)  -- assign reg 4
      Popping a85(r208,l0)  -- assign reg 1
      Popping a86(r104,l0)  -- assign reg 0
      Popping a87(r207,l0)  -- assign reg 0
      Popping a88(r206,l0)  -- assign reg 0
      Popping a91(r204,l0)  -- assign reg 4
      Popping a93(r203,l0)  -- assign reg 1
      Popping a94(r107,l0)  -- assign reg 0
      Popping a95(r202,l0)  -- assign reg 0
      Popping a96(r201,l0)  -- assign reg 0
      Popping a103(r192,l0)  -- assign reg 4
      Popping a105(r191,l0)  -- assign reg 1
      Popping a106(r112,l0)  -- assign reg 0
      Popping a107(r190,l0)  -- assign reg 0
      Popping a108(r189,l0)  -- assign reg 0
      Popping a112(r186,l0)  -- assign reg 4
      Popping a114(r185,l0)  -- assign reg 1
      Popping a115(r115,l0)  -- assign reg 0
      Popping a116(r184,l0)  -- assign reg 0
      Popping a117(r183,l0)  -- assign reg 0
      Popping a123(r169,l0)  -- assign reg 4
      Popping a125(r168,l0)  -- assign reg 1
      Popping a126(r119,l0)  -- assign reg 0
      Popping a127(r167,l0)  -- assign reg 0
      Popping a128(r166,l0)  -- assign reg 0
      Popping a132(r160,l0)  -- assign reg 4
      Popping a134(r159,l0)  -- assign reg 1
      Popping a135(r122,l0)  -- assign reg 0
      Popping a136(r158,l0)  -- assign reg 0
      Popping a137(r157,l0)  -- assign reg 0
Disposition:
  146:r68  l0     0   26:r69  l0     5   74:r70  l0     5    4:r71  l0     1
  120:r73  l0    41  121:r74  l0     1  145:r75  l0     0    2:r76  l0     0
    5:r77  l0     6    1:r78  l0     3   11:r79  l0     0   13:r80  l0     0
    9:r81  l0     5   19:r82  l0     0   21:r83  l0     0   17:r84  l0     5
   28:r85  l0     0   30:r86  l0     0   36:r87  l0     0   38:r88  l0     0
   34:r89  l0     5   44:r90  l0     0   46:r91  l0     0   42:r92  l0     5
   51:r94  l0    41   57:r95  l0     0   59:r96  l0     0   55:r97  l0     5
   66:r98  l0     0   68:r99  l0     0   64:r100 l0     5   76:r101 l0     0
   78:r102 l0     0   84:r103 l0     0   86:r104 l0     0   82:r105 l0     5
   92:r106 l0     0   94:r107 l0     0   90:r108 l0     5   98:r110 l0    41
  104:r111 l0     0  106:r112 l0     0  102:r113 l0     5  113:r114 l0     0
  115:r115 l0     0  111:r116 l0     5  124:r118 l0     0  126:r119 l0     0
  122:r120 l0     5  133:r121 l0     0  135:r122 l0     0  131:r123 l0     5
  140:r124 l0     6  148:r125 l0     0  157:r127 l0     0    3:r128 l0    41
  144:r136 l0    41    0:r137 l0    43  142:r138 l0     3  149:r142 l0     0
  147:r144 l0     1  143:r148 l0     0  141:r149 l0     0  139:r150 l0     1
  138:r156 l0     5  137:r157 l0     0  136:r158 l0     0  134:r159 l0     1
  132:r160 l0     4   25:r162 l0   mem  129:r165 l0     5  128:r166 l0     0
  127:r167 l0     0  125:r168 l0     1  123:r169 l0     4  158:r173 l0     5
  118:r182 l0     5  117:r183 l0     0  116:r184 l0     0  114:r185 l0     1
  112:r186 l0     4  109:r188 l0     5  108:r189 l0     0  107:r190 l0     0
  105:r191 l0     1  103:r192 l0     4  101:r195 l0     4  100:r197 l0     4
   99:r198 l0     5   97:r200 l0     5   96:r201 l0     0   95:r202 l0     0
   93:r203 l0     1   91:r204 l0     4   89:r205 l0     5   88:r206 l0     0
   87:r207 l0     0   85:r208 l0     1   83:r209 l0     4   81:r210 l0     5
   80:r211 l0     0   79:r212 l0     0   77:r213 l0     1   75:r214 l0     4
   73:r215 l0     1   71:r221 l0     5   70:r222 l0     0   69:r223 l0     0
   67:r224 l0     1   65:r225 l0     4   62:r226 l0     5   61:r227 l0     0
   60:r228 l0     0   58:r229 l0     1   56:r230 l0     4   54:r234 l0     4
   53:r236 l0     4   52:r237 l0     5   49:r239 l0     5   48:r240 l0     0
   47:r241 l0     0   45:r242 l0     1   43:r243 l0     4   41:r244 l0     5
   40:r245 l0     0   39:r246 l0     0   37:r247 l0     1   35:r248 l0     4
   33:r249 l0     5   32:r250 l0     0   31:r251 l0     0   29:r252 l0     1
   27:r253 l0     4   24:r255 l0     5   23:r256 l0     0   22:r257 l0     0
   20:r258 l0     1   18:r259 l0     4   16:r261 l0     5   15:r262 l0     0
   14:r263 l0     0   12:r264 l0     1   10:r265 l0     4   63:r268 l0     6
   72:r269 l0    41  110:r270 l0   mem  119:r271 l0    41  130:r272 l0     6
    8:r273 l0     3   50:r274 l0     3    6:r275 l0    44    7:r276 l0    42
New iteration of spill/restore move
+++Costs: overall -3792, reg -4204, mem 412, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=12, live_throughout: 4, 7, dead_or_set: 5, 137
insn=13, live_throughout: 7, 137, dead_or_set: 4, 138
insn=17, live_throughout: 7, 137, 138, dead_or_set: 
insn=21, live_throughout: 7, 137, 138, dead_or_set: 
insn=24, live_throughout: 7, 137, 138, dead_or_set: 
insn=25, live_throughout: 7, 137, 138, dead_or_set: 
insn=26, live_throughout: 7, 137, 138, dead_or_set: 
insn=37, live_throughout: 7, 137, 138, dead_or_set: 
insn=38, live_throughout: 7, 137, 138, dead_or_set: 
insn=39, live_throughout: 7, 137, 138, dead_or_set: 
insn=40, live_throughout: 7, 137, 138, dead_or_set: 
insn=41, live_throughout: 7, 137, 138, dead_or_set: 
insn=42, live_throughout: 7, 137, 138, dead_or_set: 
insn=43, live_throughout: 7, 137, 138, dead_or_set: 
insn=44, live_throughout: 7, 137, 138, dead_or_set: 
insn=45, live_throughout: 7, 137, 138, dead_or_set: 
insn=46, live_throughout: 7, 137, 138, dead_or_set: 
insn=47, live_throughout: 7, 137, 138, dead_or_set: 
insn=48, live_throughout: 7, 137, 138, dead_or_set: 
insn=49, live_throughout: 7, 137, 138, dead_or_set: 
insn=50, live_throughout: 7, 137, 138, dead_or_set: 
insn=51, live_throughout: 7, 137, 138, dead_or_set: 
insn=52, live_throughout: 7, 137, 138, dead_or_set: 
insn=53, live_throughout: 7, 137, 138, dead_or_set: 
insn=54, live_throughout: 7, 137, 138, dead_or_set: 
insn=55, live_throughout: 7, 137, 138, dead_or_set: 136
insn=56, live_throughout: 7, 136, 137, 138, dead_or_set: 
insn=57, live_throughout: 7, 136, 137, 138, dead_or_set: 
insn=58, live_throughout: 7, 136, 137, 138, dead_or_set: 
insn=59, live_throughout: 7, 136, 137, 138, dead_or_set: 
insn=60, live_throughout: 7, 136, 137, 138, dead_or_set: 275
insn=1715, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 276
insn=61, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 4
insn=62, live_throughout: 4, 7, 136, 137, 138, 275, 276, dead_or_set: 5
insn=63, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 0, 4, 5
insn=65, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=66, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=67, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=68, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=69, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=70, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=71, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=72, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=1838, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=76, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=78, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=79, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=80, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=81, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=82, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 
insn=1716, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 276
insn=83, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 1
insn=84, live_throughout: 1, 7, 136, 137, 138, 275, 276, dead_or_set: 4
insn=85, live_throughout: 1, 4, 7, 136, 137, 138, 275, 276, dead_or_set: 5
insn=86, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 0, 1, 4, 5
insn=1717, live_throughout: 7, 136, 137, 138, 275, dead_or_set: 276
insn=1735, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=191, live_throughout: 7, 275, 276, dead_or_set: 
insn=93, live_throughout: 7, 275, 276, dead_or_set: 
insn=1739, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 
insn=96, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 
insn=97, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 
insn=98, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 
insn=99, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 
insn=101, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 124, 125
insn=1737, live_throughout: 7, 125, 136, 137, 138, 275, 276, dead_or_set: 
insn=104, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 
insn=106, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 5
insn=107, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 5
insn=109, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 142
insn=111, live_throughout: 7, 124, 136, 137, 138, 142, 275, 276, dead_or_set: 4
insn=112, live_throughout: 4, 7, 136, 137, 138, 142, 275, 276, dead_or_set: 5, 124
insn=113, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 0, 4, 5, 142
insn=114, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 0, 125
insn=115, live_throughout: 7, 125, 136, 137, 138, 275, 276, dead_or_set: 
insn=117, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 125, 144
insn=118, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 1, 144
insn=119, live_throughout: 1, 7, 136, 137, 138, 275, 276, dead_or_set: 4
insn=120, live_throughout: 1, 4, 7, 136, 137, 138, 275, 276, dead_or_set: 5
insn=121, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 0, 1, 4, 5
insn=123, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=124, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=125, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=126, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=127, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=128, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 68
insn=129, live_throughout: 7, 68, 136, 137, 138, 275, 276, dead_or_set: 
insn=130, live_throughout: 7, 68, 136, 137, 138, 275, 276, dead_or_set: 
insn=131, live_throughout: 7, 68, 136, 137, 138, 275, 276, dead_or_set: 
insn=133, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 5
insn=134, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 5
insn=136, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 68
insn=137, live_throughout: 7, 68, 136, 137, 138, 275, 276, dead_or_set: 
insn=139, live_throughout: 7, 68, 136, 137, 138, 275, 276, dead_or_set: 
insn=140, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 68
insn=141, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=143, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=144, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=146, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 4
insn=147, live_throughout: 4, 7, 136, 137, 138, 275, 276, dead_or_set: 5
insn=148, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 0, 4, 5
insn=1734, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=151, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=152, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=153, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=154, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=155, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=156, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=1837, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=160, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=162, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=163, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=164, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=165, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=166, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=167, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 75
insn=168, live_throughout: 7, 75, 136, 137, 138, 275, 276, dead_or_set: 
insn=169, live_throughout: 7, 75, 136, 137, 138, 275, 276, dead_or_set: 
insn=170, live_throughout: 7, 75, 136, 137, 138, 275, 276, dead_or_set: 
insn=172, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 5
insn=173, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 5
insn=175, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 75
insn=176, live_throughout: 7, 75, 136, 137, 138, 275, 276, dead_or_set: 
insn=178, live_throughout: 7, 75, 136, 137, 138, 275, 276, dead_or_set: 
insn=179, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 75
insn=180, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=182, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=183, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=184, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=185, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=186, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 
insn=187, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 148
insn=188, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 148, 149
insn=189, live_throughout: 7, 136, 137, 138, 275, 276, dead_or_set: 124, 149
insn=190, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 
insn=192, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 
insn=193, live_throughout: 7, 124, 136, 137, 138, 275, 276, dead_or_set: 
insn=1741, live_throughout: 7, 275, 276, dead_or_set: 
insn=198, live_throughout: 7, 137, 275, dead_or_set: 
insn=200, live_throughout: 7, 137, 275, dead_or_set: 
insn=201, live_throughout: 7, 137, 275, dead_or_set: 
insn=202, live_throughout: 7, 137, 275, dead_or_set: 150
insn=203, live_throughout: 7, 137, 150, 275, dead_or_set: 268
insn=204, live_throughout: 7, 137, 268, 275, dead_or_set: 1, 150
insn=205, live_throughout: 1, 7, 137, 268, 275, dead_or_set: 4
insn=206, live_throughout: 1, 4, 7, 137, 268, 275, dead_or_set: 5
insn=207, live_throughout: 7, 137, 268, 275, dead_or_set: 1, 4, 5
insn=1745, live_throughout: 7, 137, 268, 275, dead_or_set: 
insn=1832, live_throughout: 7, 137, 273, 275, 276, dead_or_set: 
insn=211, live_throughout: 7, 137, 273, 275, 276, dead_or_set: 272
insn=213, live_throughout: 7, 137, 272, 273, 275, 276, dead_or_set: 4
insn=214, live_throughout: 4, 7, 137, 272, 273, 275, 276, dead_or_set: 5
insn=215, live_throughout: 7, 137, 272, 273, 275, 276, dead_or_set: 4, 5
insn=217, live_throughout: 7, 137, 272, 273, 275, 276, dead_or_set: 
insn=218, live_throughout: 7, 137, 272, 273, 275, 276, dead_or_set: 
insn=221, live_throughout: 7, 137, 272, 273, 275, 276, dead_or_set: 4
insn=222, live_throughout: 4, 7, 137, 272, 273, 275, 276, dead_or_set: 5
insn=223, live_throughout: 7, 137, 272, 273, 275, 276, dead_or_set: 0, 4, 5
insn=225, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=226, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=227, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=228, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=229, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=230, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=231, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=232, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=233, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=234, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=235, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=236, live_throughout: 7, 137, 275, 276, dead_or_set: 156
insn=237, live_throughout: 7, 137, 275, 276, dead_or_set: 123, 156
insn=238, live_throughout: 7, 123, 137, 275, 276, dead_or_set: 
insn=239, live_throughout: 7, 123, 137, 275, 276, dead_or_set: 
insn=240, live_throughout: 7, 123, 137, 275, 276, dead_or_set: 
insn=241, live_throughout: 7, 123, 137, 275, 276, dead_or_set: 77
insn=242, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=243, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=245, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=246, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=247, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=248, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 157
insn=249, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 157
insn=250, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=252, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=253, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=254, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 158
insn=255, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 122, 158
insn=256, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 121, 122
insn=1747, live_throughout: 7, 77, 121, 123, 137, 275, 276, dead_or_set: 
insn=259, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=261, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=262, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=263, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 121
insn=264, live_throughout: 7, 77, 121, 123, 137, 275, 276, dead_or_set: 
insn=265, live_throughout: 7, 77, 121, 123, 137, 275, 276, dead_or_set: 159
insn=266, live_throughout: 7, 77, 121, 123, 137, 275, 276, dead_or_set: 159
insn=267, live_throughout: 7, 77, 121, 123, 137, 275, 276, dead_or_set: 
insn=269, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 121
insn=270, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 
insn=272, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 160
insn=273, live_throughout: 7, 77, 123, 137, 275, 276, dead_or_set: 4, 160
insn=274, live_throughout: 4, 7, 77, 137, 275, 276, dead_or_set: 5, 123
insn=275, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 4, 5
insn=1749, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=1667, live_throughout: 0, 7, 272, 273, 275, 276, dead_or_set: 
insn=1668, live_throughout: 7, 272, 273, 275, 276, dead_or_set: 0, 162
insn=281, live_throughout: 7, 162, 273, 275, 276, dead_or_set: 5, 272
insn=282, live_throughout: 7, 162, 273, 275, 276, dead_or_set: 5
insn=1751, live_throughout: 7, 162, 273, 275, 276, dead_or_set: 
insn=1671, live_throughout: 0, 7, 273, 275, 276, dead_or_set: 
insn=1672, live_throughout: 7, 273, 275, 276, dead_or_set: 0, 162
insn=285, live_throughout: 7, 162, 273, 275, 276, dead_or_set: 
insn=288, live_throughout: 7, 162, 275, 276, dead_or_set: 5, 273
insn=289, live_throughout: 7, 162, 275, 276, dead_or_set: 5
insn=1753, live_throughout: 7, 162, 275, 276, dead_or_set: 
insn=298, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=299, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=300, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=301, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=302, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=303, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=304, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=305, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=306, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=307, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=308, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=309, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=310, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=311, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=312, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=313, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=314, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=315, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=316, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=317, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 165
insn=318, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 120, 165
insn=319, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=320, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=321, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=322, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=323, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=325, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=326, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=327, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=328, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 166
insn=329, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 166
insn=330, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=332, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=333, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=334, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 167
insn=335, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 119, 167
insn=336, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 118, 119
insn=1755, live_throughout: 7, 77, 118, 120, 137, 275, 276, dead_or_set: 
insn=339, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=341, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=342, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=343, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 118
insn=344, live_throughout: 7, 77, 118, 120, 137, 275, 276, dead_or_set: 
insn=345, live_throughout: 7, 77, 118, 120, 137, 275, 276, dead_or_set: 168
insn=346, live_throughout: 7, 77, 118, 120, 137, 275, 276, dead_or_set: 168
insn=347, live_throughout: 7, 77, 118, 120, 137, 275, 276, dead_or_set: 
insn=349, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 118
insn=350, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 
insn=352, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 169
insn=353, live_throughout: 7, 77, 120, 137, 275, 276, dead_or_set: 4, 169
insn=354, live_throughout: 4, 7, 77, 137, 275, 276, dead_or_set: 5, 120
insn=355, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 4, 5
insn=362, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=363, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=364, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=365, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=366, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=367, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=368, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=369, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=370, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=371, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=372, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=373, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=374, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 128
insn=375, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 76
insn=376, live_throughout: 7, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=377, live_throughout: 7, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=378, live_throughout: 7, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=381, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 5
insn=382, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 5
insn=384, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=385, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 128
insn=386, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 
insn=387, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 
insn=388, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 
insn=389, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 
insn=390, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 
insn=391, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 
insn=392, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 76
insn=393, live_throughout: 7, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=394, live_throughout: 7, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=395, live_throughout: 7, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=398, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 5
insn=399, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 5
insn=401, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 
insn=402, live_throughout: 7, 77, 128, 137, 275, 276, dead_or_set: 71
insn=403, live_throughout: 7, 71, 77, 128, 137, 275, 276, dead_or_set: 
insn=404, live_throughout: 7, 71, 77, 128, 137, 275, 276, dead_or_set: 
insn=405, live_throughout: 7, 71, 77, 128, 137, 275, 276, dead_or_set: 
insn=407, live_throughout: 7, 71, 77, 128, 137, 275, 276, dead_or_set: 78
insn=408, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=409, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=410, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=411, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=412, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=413, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=414, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=415, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=416, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=419, live_throughout: 7, 77, 78, 128, 137, 275, 276, dead_or_set: 5
insn=420, live_throughout: 7, 77, 78, 128, 137, 275, 276, dead_or_set: 5
insn=422, live_throughout: 7, 77, 78, 128, 137, 275, 276, dead_or_set: 71
insn=423, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=425, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=426, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=427, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=428, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=429, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=430, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=431, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=433, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=435, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=436, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=437, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=438, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=439, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=440, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=441, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=442, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=444, live_throughout: 7, 77, 78, 128, 137, 275, 276, dead_or_set: 71, 74
insn=445, live_throughout: 7, 74, 77, 78, 137, 275, 276, dead_or_set: 73, 128
insn=466, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=447, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=448, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=449, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 173
insn=450, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 5, 173
insn=451, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 0, 5
insn=452, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 0, 127
insn=453, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 127
insn=454, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=456, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=458, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=459, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=460, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=461, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=462, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=463, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=464, live_throughout: 7, 73, 77, 78, 137, 275, 276, dead_or_set: 74
insn=465, live_throughout: 7, 74, 77, 78, 137, 275, 276, dead_or_set: 73
insn=467, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=468, live_throughout: 7, 73, 74, 77, 78, 137, 275, 276, dead_or_set: 
insn=469, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 
insn=472, live_throughout: 7, 77, 137, 275, 276, dead_or_set: 270
insn=473, live_throughout: 7, 77, 137, 270, 275, 276, dead_or_set: 4
insn=474, live_throughout: 4, 7, 77, 137, 270, 275, 276, dead_or_set: 5
insn=475, live_throughout: 7, 77, 137, 270, 275, 276, dead_or_set: 4, 5
insn=478, live_throughout: 7, 77, 137, 270, 275, 276, dead_or_set: 271
insn=479, live_throughout: 7, 77, 137, 270, 271, 275, 276, dead_or_set: 4
insn=480, live_throughout: 4, 7, 77, 137, 270, 271, 275, 276, dead_or_set: 5
insn=481, live_throughout: 7, 77, 137, 270, 271, 275, 276, dead_or_set: 4, 5
insn=485, live_throughout: 7, 77, 137, 270, 271, 275, 276, dead_or_set: 274
insn=486, live_throughout: 7, 77, 137, 270, 271, 274, 275, 276, dead_or_set: 1
insn=487, live_throughout: 1, 7, 77, 137, 270, 271, 274, 275, 276, dead_or_set: 4
insn=488, live_throughout: 1, 4, 7, 77, 137, 270, 271, 274, 275, 276, dead_or_set: 5
insn=489, live_throughout: 7, 77, 137, 270, 271, 274, 275, 276, dead_or_set: 1, 4, 5
insn=1759, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=1659, live_throughout: 0, 7, 270, 271, 275, 276, dead_or_set: 
insn=1660, live_throughout: 7, 270, 271, 275, 276, dead_or_set: 0, 162
insn=495, live_throughout: 7, 162, 270, 275, 276, dead_or_set: 5, 271
insn=496, live_throughout: 7, 162, 270, 275, 276, dead_or_set: 5
insn=1761, live_throughout: 7, 162, 270, 275, 276, dead_or_set: 
insn=1758, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=501, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=502, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=503, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=504, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=505, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=506, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=507, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=508, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=509, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=510, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=511, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=512, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 182
insn=513, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 116, 182
insn=514, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=515, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=516, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=517, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=518, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=520, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=521, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=522, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=523, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 183
insn=524, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 183
insn=525, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=527, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=528, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=529, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 184
insn=530, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 115, 184
insn=531, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 114, 115
insn=1763, live_throughout: 7, 77, 114, 116, 137, 274, 275, 276, dead_or_set: 
insn=534, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=536, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=537, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=538, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 114
insn=539, live_throughout: 7, 77, 114, 116, 137, 274, 275, 276, dead_or_set: 
insn=540, live_throughout: 7, 77, 114, 116, 137, 274, 275, 276, dead_or_set: 185
insn=541, live_throughout: 7, 77, 114, 116, 137, 274, 275, 276, dead_or_set: 185
insn=542, live_throughout: 7, 77, 114, 116, 137, 274, 275, 276, dead_or_set: 
insn=544, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 114
insn=545, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 
insn=547, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 186
insn=548, live_throughout: 7, 77, 116, 137, 274, 275, 276, dead_or_set: 4, 186
insn=549, live_throughout: 4, 7, 77, 137, 274, 275, 276, dead_or_set: 5, 116
insn=550, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 4, 5
insn=1765, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=1663, live_throughout: 0, 7, 270, 275, 276, dead_or_set: 
insn=1664, live_throughout: 7, 270, 275, 276, dead_or_set: 0, 162
insn=553, live_throughout: 7, 162, 270, 275, 276, dead_or_set: 
insn=556, live_throughout: 7, 162, 275, 276, dead_or_set: 5, 270
insn=557, live_throughout: 7, 162, 275, 276, dead_or_set: 5
insn=1767, live_throughout: 7, 162, 275, 276, dead_or_set: 
insn=566, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=567, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=568, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=569, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=570, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=571, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=572, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=573, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=574, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=575, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=576, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=577, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=578, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=579, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=580, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=581, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=582, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=583, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=584, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=585, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 188
insn=586, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 113, 188
insn=587, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=588, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=589, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=590, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=591, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=593, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=594, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=595, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=596, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 189
insn=597, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 189
insn=598, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=600, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=601, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=602, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 190
insn=603, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 112, 190
insn=604, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 111, 112
insn=1769, live_throughout: 7, 77, 111, 113, 137, 274, 275, 276, dead_or_set: 
insn=607, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=609, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=610, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=611, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 111
insn=612, live_throughout: 7, 77, 111, 113, 137, 274, 275, 276, dead_or_set: 
insn=613, live_throughout: 7, 77, 111, 113, 137, 274, 275, 276, dead_or_set: 191
insn=614, live_throughout: 7, 77, 111, 113, 137, 274, 275, 276, dead_or_set: 191
insn=615, live_throughout: 7, 77, 111, 113, 137, 274, 275, 276, dead_or_set: 
insn=617, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 111
insn=618, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 
insn=620, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 192
insn=621, live_throughout: 7, 77, 113, 137, 274, 275, 276, dead_or_set: 4, 192
insn=622, live_throughout: 4, 7, 77, 137, 274, 275, 276, dead_or_set: 5, 113
insn=623, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 4, 5
insn=630, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=631, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=632, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=633, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=634, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=635, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=636, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=637, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=639, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=640, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 
insn=643, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 4
insn=644, live_throughout: 4, 7, 77, 137, 274, 275, 276, dead_or_set: 5
insn=645, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 4, 5
insn=647, live_throughout: 7, 77, 137, 274, 275, 276, dead_or_set: 110
insn=649, live_throughout: 7, 77, 110, 137, 274, 275, 276, dead_or_set: 195
insn=650, live_throughout: 7, 77, 110, 137, 274, 275, 276, dead_or_set: 4, 195
insn=651, live_throughout: 4, 7, 77, 110, 137, 274, 275, 276, dead_or_set: 5
insn=652, live_throughout: 7, 77, 110, 137, 274, 275, 276, dead_or_set: 4, 5
insn=655, live_throughout: 7, 77, 110, 137, 274, 275, 276, dead_or_set: 197
insn=656, live_throughout: 7, 77, 110, 137, 197, 274, 275, 276, dead_or_set: 198
insn=657, live_throughout: 7, 77, 110, 137, 198, 274, 275, 276, dead_or_set: 4, 197
insn=658, live_throughout: 4, 7, 77, 110, 137, 274, 275, 276, dead_or_set: 5, 198
insn=659, live_throughout: 7, 77, 110, 137, 274, 275, 276, dead_or_set: 4, 5
insn=1773, live_throughout: 7, 77, 137, dead_or_set: 
insn=1627, live_throughout: 0, 7, 110, 137, 274, 275, 276, dead_or_set: 
insn=1628, live_throughout: 7, 110, 137, 274, 275, 276, dead_or_set: 0, 162
insn=664, live_throughout: 7, 137, 162, 274, 275, 276, dead_or_set: 5, 110
insn=665, live_throughout: 7, 137, 162, 274, 275, 276, dead_or_set: 5
insn=1775, live_throughout: 7, 137, 162, 274, 275, 276, dead_or_set: 
insn=1631, live_throughout: 0, 7, 137, 274, 275, 276, dead_or_set: 
insn=1632, live_throughout: 7, 137, 274, 275, 276, dead_or_set: 0, 162
insn=668, live_throughout: 7, 137, 162, 274, 275, 276, dead_or_set: 
insn=670, live_throughout: 7, 162, 274, 275, 276, dead_or_set: 5, 137
insn=671, live_throughout: 7, 162, 274, 275, 276, dead_or_set: 5
insn=1777, live_throughout: 7, 162, 274, 275, 276, dead_or_set: 
insn=1655, live_throughout: 0, 7, 274, 275, 276, dead_or_set: 
insn=1656, live_throughout: 7, 274, 275, 276, dead_or_set: 0, 162
insn=674, live_throughout: 7, 162, 274, 275, 276, dead_or_set: 
insn=677, live_throughout: 7, 162, 275, 276, dead_or_set: 5, 274
insn=678, live_throughout: 7, 162, 275, 276, dead_or_set: 5
insn=1779, live_throughout: 7, 162, 275, 276, dead_or_set: 
insn=1772, live_throughout: 7, 77, 137, dead_or_set: 
insn=683, live_throughout: 7, 77, 137, dead_or_set: 
insn=684, live_throughout: 7, 77, 137, dead_or_set: 
insn=685, live_throughout: 7, 77, 137, dead_or_set: 
insn=686, live_throughout: 7, 77, 137, dead_or_set: 
insn=687, live_throughout: 7, 77, 137, dead_or_set: 
insn=688, live_throughout: 7, 77, 137, dead_or_set: 
insn=689, live_throughout: 7, 77, 137, dead_or_set: 
insn=690, live_throughout: 7, 77, 137, dead_or_set: 
insn=691, live_throughout: 7, 77, 137, dead_or_set: 
insn=692, live_throughout: 7, 77, 137, dead_or_set: 
insn=693, live_throughout: 7, 77, 137, dead_or_set: 
insn=694, live_throughout: 7, 77, 137, dead_or_set: 
insn=695, live_throughout: 7, 77, 137, dead_or_set: 
insn=696, live_throughout: 7, 77, 137, dead_or_set: 200
insn=697, live_throughout: 7, 77, 137, dead_or_set: 108, 200
insn=698, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=699, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=700, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=701, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=702, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=704, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=705, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=706, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=707, live_throughout: 7, 77, 108, 137, dead_or_set: 201
insn=708, live_throughout: 7, 77, 108, 137, dead_or_set: 201
insn=709, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=711, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=712, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=713, live_throughout: 7, 77, 108, 137, dead_or_set: 202
insn=714, live_throughout: 7, 77, 108, 137, dead_or_set: 107, 202
insn=715, live_throughout: 7, 77, 108, 137, dead_or_set: 106, 107
insn=1781, live_throughout: 7, 77, 106, 108, 137, dead_or_set: 
insn=718, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=720, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=721, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=722, live_throughout: 7, 77, 108, 137, dead_or_set: 106
insn=723, live_throughout: 7, 77, 106, 108, 137, dead_or_set: 
insn=724, live_throughout: 7, 77, 106, 108, 137, dead_or_set: 203
insn=725, live_throughout: 7, 77, 106, 108, 137, dead_or_set: 203
insn=726, live_throughout: 7, 77, 106, 108, 137, dead_or_set: 
insn=728, live_throughout: 7, 77, 108, 137, dead_or_set: 106
insn=729, live_throughout: 7, 77, 108, 137, dead_or_set: 
insn=731, live_throughout: 7, 77, 108, 137, dead_or_set: 204
insn=732, live_throughout: 7, 77, 108, 137, dead_or_set: 4, 204
insn=733, live_throughout: 4, 7, 77, 137, dead_or_set: 5, 108
insn=734, live_throughout: 7, 77, 137, dead_or_set: 4, 5
insn=741, live_throughout: 7, 77, 137, dead_or_set: 
insn=742, live_throughout: 7, 77, 137, dead_or_set: 
insn=743, live_throughout: 7, 77, 137, dead_or_set: 
insn=744, live_throughout: 7, 77, 137, dead_or_set: 
insn=745, live_throughout: 7, 77, 137, dead_or_set: 
insn=746, live_throughout: 7, 77, 137, dead_or_set: 
insn=747, live_throughout: 7, 77, 137, dead_or_set: 
insn=748, live_throughout: 7, 77, 137, dead_or_set: 
insn=749, live_throughout: 7, 77, 137, dead_or_set: 
insn=750, live_throughout: 7, 77, 137, dead_or_set: 
insn=751, live_throughout: 7, 77, 137, dead_or_set: 
insn=752, live_throughout: 7, 77, 137, dead_or_set: 
insn=753, live_throughout: 7, 77, 137, dead_or_set: 
insn=754, live_throughout: 7, 77, 137, dead_or_set: 
insn=755, live_throughout: 7, 77, 137, dead_or_set: 
insn=756, live_throughout: 7, 77, 137, dead_or_set: 
insn=757, live_throughout: 7, 77, 137, dead_or_set: 
insn=758, live_throughout: 7, 77, 137, dead_or_set: 
insn=759, live_throughout: 7, 77, 137, dead_or_set: 
insn=760, live_throughout: 7, 77, 137, dead_or_set: 
insn=761, live_throughout: 7, 77, 137, dead_or_set: 205
insn=762, live_throughout: 7, 77, 137, dead_or_set: 105, 205
insn=763, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=764, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=765, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=766, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=767, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=769, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=770, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=771, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=772, live_throughout: 7, 77, 105, 137, dead_or_set: 206
insn=773, live_throughout: 7, 77, 105, 137, dead_or_set: 206
insn=774, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=776, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=777, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=778, live_throughout: 7, 77, 105, 137, dead_or_set: 207
insn=779, live_throughout: 7, 77, 105, 137, dead_or_set: 104, 207
insn=780, live_throughout: 7, 77, 105, 137, dead_or_set: 103, 104
insn=1783, live_throughout: 7, 77, 103, 105, 137, dead_or_set: 
insn=783, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=785, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=786, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=787, live_throughout: 7, 77, 105, 137, dead_or_set: 103
insn=788, live_throughout: 7, 77, 103, 105, 137, dead_or_set: 
insn=789, live_throughout: 7, 77, 103, 105, 137, dead_or_set: 208
insn=790, live_throughout: 7, 77, 103, 105, 137, dead_or_set: 208
insn=791, live_throughout: 7, 77, 103, 105, 137, dead_or_set: 
insn=793, live_throughout: 7, 77, 105, 137, dead_or_set: 103
insn=794, live_throughout: 7, 77, 105, 137, dead_or_set: 
insn=796, live_throughout: 7, 77, 105, 137, dead_or_set: 209
insn=797, live_throughout: 7, 77, 105, 137, dead_or_set: 4, 209
insn=798, live_throughout: 4, 7, 77, 137, dead_or_set: 5, 105
insn=799, live_throughout: 7, 77, 137, dead_or_set: 4, 5
insn=806, live_throughout: 7, 77, 137, dead_or_set: 
insn=807, live_throughout: 7, 77, 137, dead_or_set: 
insn=808, live_throughout: 7, 77, 137, dead_or_set: 
insn=809, live_throughout: 7, 77, 137, dead_or_set: 
insn=810, live_throughout: 7, 77, 137, dead_or_set: 
insn=811, live_throughout: 7, 77, 137, dead_or_set: 
insn=812, live_throughout: 7, 77, 137, dead_or_set: 
insn=813, live_throughout: 7, 77, 137, dead_or_set: 
insn=814, live_throughout: 7, 77, 137, dead_or_set: 
insn=815, live_throughout: 7, 77, 137, dead_or_set: 
insn=816, live_throughout: 7, 77, 137, dead_or_set: 
insn=817, live_throughout: 7, 77, 137, dead_or_set: 
insn=818, live_throughout: 7, 77, 137, dead_or_set: 
insn=819, live_throughout: 7, 77, 137, dead_or_set: 
insn=820, live_throughout: 7, 77, 137, dead_or_set: 
insn=821, live_throughout: 7, 77, 137, dead_or_set: 
insn=822, live_throughout: 7, 77, 137, dead_or_set: 
insn=823, live_throughout: 7, 77, 137, dead_or_set: 
insn=824, live_throughout: 7, 77, 137, dead_or_set: 
insn=825, live_throughout: 7, 77, 137, dead_or_set: 210
insn=826, live_throughout: 7, 77, 137, dead_or_set: 70, 210
insn=827, live_throughout: 7, 70, 77, 137, dead_or_set: 
insn=828, live_throughout: 7, 70, 77, 137, dead_or_set: 
insn=829, live_throughout: 7, 70, 77, 137, dead_or_set: 
insn=830, live_throughout: 7, 70, 137, dead_or_set: 77
insn=831, live_throughout: 7, 70, 137, dead_or_set: 
insn=833, live_throughout: 7, 70, 137, dead_or_set: 
insn=834, live_throughout: 7, 70, 137, dead_or_set: 
insn=835, live_throughout: 7, 70, 137, dead_or_set: 
insn=836, live_throughout: 7, 70, 137, dead_or_set: 211
insn=837, live_throughout: 7, 70, 137, dead_or_set: 211
insn=838, live_throughout: 7, 70, 137, dead_or_set: 
insn=840, live_throughout: 7, 70, 137, dead_or_set: 
insn=841, live_throughout: 7, 70, 137, dead_or_set: 
insn=842, live_throughout: 7, 70, 137, dead_or_set: 212
insn=843, live_throughout: 7, 70, 137, dead_or_set: 102, 212
insn=844, live_throughout: 7, 70, 137, dead_or_set: 101, 102
insn=1785, live_throughout: 7, 70, 101, 137, dead_or_set: 
insn=847, live_throughout: 7, 70, 137, dead_or_set: 
insn=849, live_throughout: 7, 70, 137, dead_or_set: 
insn=850, live_throughout: 7, 70, 137, dead_or_set: 
insn=851, live_throughout: 7, 70, 137, dead_or_set: 101
insn=852, live_throughout: 7, 70, 101, 137, dead_or_set: 
insn=853, live_throughout: 7, 70, 101, 137, dead_or_set: 213
insn=854, live_throughout: 7, 70, 101, 137, dead_or_set: 213
insn=855, live_throughout: 7, 70, 101, 137, dead_or_set: 
insn=857, live_throughout: 7, 70, 137, dead_or_set: 101
insn=858, live_throughout: 7, 70, 137, dead_or_set: 
insn=860, live_throughout: 7, 70, 137, dead_or_set: 214
insn=861, live_throughout: 7, 70, 137, dead_or_set: 4, 214
insn=862, live_throughout: 4, 7, 137, dead_or_set: 5, 70
insn=863, live_throughout: 7, 137, dead_or_set: 4, 5
insn=1787, live_throughout: 7, 137, dead_or_set: 
insn=1744, live_throughout: 7, 137, 268, 275, dead_or_set: 
insn=868, live_throughout: 7, 137, 268, 275, dead_or_set: 
insn=869, live_throughout: 7, 137, 268, 275, dead_or_set: 
insn=870, live_throughout: 7, 137, 268, 275, dead_or_set: 215
insn=871, live_throughout: 7, 137, 215, 268, 275, dead_or_set: 269
insn=872, live_throughout: 7, 137, 268, 269, 275, dead_or_set: 1, 215
insn=873, live_throughout: 1, 7, 137, 268, 269, 275, dead_or_set: 4
insn=874, live_throughout: 1, 4, 7, 137, 268, 269, 275, dead_or_set: 5
insn=875, live_throughout: 7, 137, 268, 269, 275, dead_or_set: 1, 4, 5
insn=879, live_throughout: 7, 137, 268, 269, 275, dead_or_set: 274
insn=880, live_throughout: 7, 137, 268, 269, 274, 275, dead_or_set: 1
insn=881, live_throughout: 1, 7, 137, 268, 269, 274, 275, dead_or_set: 4
insn=882, live_throughout: 1, 4, 7, 137, 268, 269, 274, 275, dead_or_set: 5
insn=883, live_throughout: 7, 137, 268, 269, 274, 275, dead_or_set: 1, 4, 5
insn=1791, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=1639, live_throughout: 0, 7, 268, 269, 275, dead_or_set: 
insn=1640, live_throughout: 7, 268, 269, 275, dead_or_set: 0, 162
insn=889, live_throughout: 7, 162, 268, 275, dead_or_set: 5, 269
insn=890, live_throughout: 7, 162, 268, 275, dead_or_set: 5
insn=1793, live_throughout: 7, 162, 268, 275, dead_or_set: 
insn=1790, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=895, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=896, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=897, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=898, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=899, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=900, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=901, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=902, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=903, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=904, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=905, live_throughout: 7, 137, 274, 275, dead_or_set: 
insn=906, live_throughout: 7, 137, 274, 275, dead_or_set: 221
insn=907, live_throughout: 7, 137, 274, 275, dead_or_set: 100, 221
insn=908, live_throughout: 7, 100, 137, 274, 275, dead_or_set: 
insn=909, live_throughout: 7, 100, 137, 274, 275, dead_or_set: 
insn=910, live_throughout: 7, 100, 137, 274, 275, dead_or_set: 
insn=911, live_throughout: 7, 100, 137, 274, 275, dead_or_set: 77
insn=912, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=913, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=915, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=916, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=917, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=918, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 222
insn=919, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 222
insn=920, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=922, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=923, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=924, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 223
insn=925, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 99, 223
insn=926, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 98, 99
insn=1795, live_throughout: 7, 77, 98, 100, 137, 274, 275, dead_or_set: 
insn=929, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=931, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=932, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=933, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 98
insn=934, live_throughout: 7, 77, 98, 100, 137, 274, 275, dead_or_set: 
insn=935, live_throughout: 7, 77, 98, 100, 137, 274, 275, dead_or_set: 224
insn=936, live_throughout: 7, 77, 98, 100, 137, 274, 275, dead_or_set: 224
insn=937, live_throughout: 7, 77, 98, 100, 137, 274, 275, dead_or_set: 
insn=939, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 98
insn=940, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 
insn=942, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 225
insn=943, live_throughout: 7, 77, 100, 137, 274, 275, dead_or_set: 4, 225
insn=944, live_throughout: 4, 7, 77, 137, 274, 275, dead_or_set: 5, 100
insn=945, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 4, 5
insn=1797, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1643, live_throughout: 0, 7, 268, 275, dead_or_set: 
insn=1644, live_throughout: 7, 268, 275, dead_or_set: 0, 162
insn=948, live_throughout: 7, 162, 268, 275, dead_or_set: 
insn=952, live_throughout: 7, 162, 268, 275, dead_or_set: 
insn=953, live_throughout: 7, 162, 268, 275, dead_or_set: 
insn=1034, live_throughout: 7, 162, 275, dead_or_set: 5, 268
insn=1035, live_throughout: 7, 162, 275, dead_or_set: 5
insn=1799, live_throughout: 7, 162, 275, dead_or_set: 
insn=969, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=970, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=971, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=972, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=973, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=974, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=975, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=976, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=977, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=978, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=979, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=980, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=981, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=982, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=983, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=984, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=985, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=986, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=987, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=988, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=989, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=990, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 226
insn=991, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 97, 226
insn=992, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=993, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=994, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=995, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=996, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=998, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=999, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=1000, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=1001, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 227
insn=1002, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 227
insn=1003, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=1005, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=1006, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=1007, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 228
insn=1008, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 96, 228
insn=1009, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 95, 96
insn=1801, live_throughout: 7, 77, 95, 97, 137, 274, 275, dead_or_set: 
insn=1012, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=1014, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=1015, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=1016, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 95
insn=1017, live_throughout: 7, 77, 95, 97, 137, 274, 275, dead_or_set: 
insn=1018, live_throughout: 7, 77, 95, 97, 137, 274, 275, dead_or_set: 229
insn=1019, live_throughout: 7, 77, 95, 97, 137, 274, 275, dead_or_set: 229
insn=1020, live_throughout: 7, 77, 95, 97, 137, 274, 275, dead_or_set: 
insn=1022, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 95
insn=1023, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 
insn=1025, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 230
insn=1026, live_throughout: 7, 77, 97, 137, 274, 275, dead_or_set: 4, 230
insn=1027, live_throughout: 4, 7, 77, 137, 274, 275, dead_or_set: 5, 97
insn=1028, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 4, 5
insn=1803, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1651, live_throughout: 0, 7, 275, dead_or_set: 
insn=1652, live_throughout: 7, 275, dead_or_set: 0, 162
insn=1038, live_throughout: 7, 162, 275, dead_or_set: 
insn=1042, live_throughout: 7, 162, 275, dead_or_set: 
insn=1043, live_throughout: 7, 162, 275, dead_or_set: 
insn=1718, live_throughout: 7, 162, 275, dead_or_set: 276
insn=1805, live_throughout: 7, 162, 275, 276, dead_or_set: 
insn=1059, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1060, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1061, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1062, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1063, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1064, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1065, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1066, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1067, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1068, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1070, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1071, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 
insn=1074, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 4
insn=1075, live_throughout: 4, 7, 77, 137, 274, 275, dead_or_set: 5
insn=1076, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 4, 5
insn=1078, live_throughout: 7, 77, 137, 274, 275, dead_or_set: 94
insn=1080, live_throughout: 7, 77, 94, 137, 274, 275, dead_or_set: 234
insn=1081, live_throughout: 7, 77, 94, 137, 274, 275, dead_or_set: 4, 234
insn=1082, live_throughout: 4, 7, 77, 94, 137, 274, 275, dead_or_set: 5
insn=1083, live_throughout: 7, 77, 94, 137, 274, 275, dead_or_set: 4, 5
insn=1086, live_throughout: 7, 77, 94, 137, 274, 275, dead_or_set: 236
insn=1087, live_throughout: 7, 77, 94, 137, 236, 274, 275, dead_or_set: 237
insn=1088, live_throughout: 7, 77, 94, 137, 237, 274, 275, dead_or_set: 4, 236
insn=1089, live_throughout: 4, 7, 77, 94, 137, 274, 275, dead_or_set: 5, 237
insn=1090, live_throughout: 7, 77, 94, 137, 274, 275, dead_or_set: 4, 5
insn=1809, live_throughout: 7, 77, 137, dead_or_set: 
insn=1619, live_throughout: 0, 7, 94, 137, 274, 275, dead_or_set: 
insn=1620, live_throughout: 7, 94, 137, 274, 275, dead_or_set: 0, 162
insn=1095, live_throughout: 7, 137, 162, 274, 275, dead_or_set: 5, 94
insn=1096, live_throughout: 7, 137, 162, 274, 275, dead_or_set: 5
insn=1811, live_throughout: 7, 137, 162, 274, 275, dead_or_set: 
insn=1623, live_throughout: 0, 7, 137, 274, 275, dead_or_set: 
insn=1624, live_throughout: 7, 137, 274, 275, dead_or_set: 0, 162
insn=1099, live_throughout: 7, 137, 162, 274, 275, dead_or_set: 
insn=1101, live_throughout: 7, 162, 274, 275, dead_or_set: 5, 137
insn=1102, live_throughout: 7, 162, 274, 275, dead_or_set: 5
insn=1813, live_throughout: 7, 162, 274, 275, dead_or_set: 
insn=1635, live_throughout: 0, 7, 274, 275, dead_or_set: 
insn=1636, live_throughout: 7, 274, 275, dead_or_set: 0, 162
insn=1105, live_throughout: 7, 162, 274, 275, dead_or_set: 
insn=1108, live_throughout: 7, 162, 275, dead_or_set: 5, 274
insn=1109, live_throughout: 7, 162, 275, dead_or_set: 5
insn=1719, live_throughout: 7, 162, 275, dead_or_set: 276
insn=1815, live_throughout: 7, 162, 275, 276, dead_or_set: 
insn=1808, live_throughout: 7, 77, 137, dead_or_set: 
insn=1114, live_throughout: 7, 77, 137, dead_or_set: 
insn=1115, live_throughout: 7, 77, 137, dead_or_set: 
insn=1116, live_throughout: 7, 77, 137, dead_or_set: 
insn=1117, live_throughout: 7, 77, 137, dead_or_set: 
insn=1118, live_throughout: 7, 77, 137, dead_or_set: 
insn=1119, live_throughout: 7, 77, 137, dead_or_set: 
insn=1120, live_throughout: 7, 77, 137, dead_or_set: 
insn=1121, live_throughout: 7, 77, 137, dead_or_set: 
insn=1122, live_throughout: 7, 77, 137, dead_or_set: 
insn=1123, live_throughout: 7, 77, 137, dead_or_set: 
insn=1124, live_throughout: 7, 77, 137, dead_or_set: 
insn=1125, live_throughout: 7, 77, 137, dead_or_set: 
insn=1126, live_throughout: 7, 77, 137, dead_or_set: 
insn=1127, live_throughout: 7, 77, 137, dead_or_set: 239
insn=1128, live_throughout: 7, 77, 137, dead_or_set: 92, 239
insn=1129, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1130, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1131, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1132, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1133, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1135, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1136, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1137, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1138, live_throughout: 7, 77, 92, 137, dead_or_set: 240
insn=1139, live_throughout: 7, 77, 92, 137, dead_or_set: 240
insn=1140, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1142, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1143, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1144, live_throughout: 7, 77, 92, 137, dead_or_set: 241
insn=1145, live_throughout: 7, 77, 92, 137, dead_or_set: 91, 241
insn=1146, live_throughout: 7, 77, 92, 137, dead_or_set: 90, 91
insn=1817, live_throughout: 7, 77, 90, 92, 137, dead_or_set: 
insn=1149, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1151, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1152, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1153, live_throughout: 7, 77, 92, 137, dead_or_set: 90
insn=1154, live_throughout: 7, 77, 90, 92, 137, dead_or_set: 
insn=1155, live_throughout: 7, 77, 90, 92, 137, dead_or_set: 242
insn=1156, live_throughout: 7, 77, 90, 92, 137, dead_or_set: 242
insn=1157, live_throughout: 7, 77, 90, 92, 137, dead_or_set: 
insn=1159, live_throughout: 7, 77, 92, 137, dead_or_set: 90
insn=1160, live_throughout: 7, 77, 92, 137, dead_or_set: 
insn=1162, live_throughout: 7, 77, 92, 137, dead_or_set: 243
insn=1163, live_throughout: 7, 77, 92, 137, dead_or_set: 4, 243
insn=1164, live_throughout: 4, 7, 77, 137, dead_or_set: 5, 92
insn=1165, live_throughout: 7, 77, 137, dead_or_set: 4, 5
insn=1172, live_throughout: 7, 77, 137, dead_or_set: 
insn=1173, live_throughout: 7, 77, 137, dead_or_set: 
insn=1174, live_throughout: 7, 77, 137, dead_or_set: 
insn=1175, live_throughout: 7, 77, 137, dead_or_set: 
insn=1176, live_throughout: 7, 77, 137, dead_or_set: 
insn=1177, live_throughout: 7, 77, 137, dead_or_set: 
insn=1178, live_throughout: 7, 77, 137, dead_or_set: 
insn=1179, live_throughout: 7, 77, 137, dead_or_set: 
insn=1180, live_throughout: 7, 77, 137, dead_or_set: 
insn=1181, live_throughout: 7, 77, 137, dead_or_set: 
insn=1182, live_throughout: 7, 77, 137, dead_or_set: 
insn=1183, live_throughout: 7, 77, 137, dead_or_set: 
insn=1184, live_throughout: 7, 77, 137, dead_or_set: 
insn=1185, live_throughout: 7, 77, 137, dead_or_set: 
insn=1186, live_throughout: 7, 77, 137, dead_or_set: 
insn=1187, live_throughout: 7, 77, 137, dead_or_set: 
insn=1188, live_throughout: 7, 77, 137, dead_or_set: 
insn=1189, live_throughout: 7, 77, 137, dead_or_set: 
insn=1190, live_throughout: 7, 77, 137, dead_or_set: 
insn=1191, live_throughout: 7, 77, 137, dead_or_set: 
insn=1192, live_throughout: 7, 77, 137, dead_or_set: 244
insn=1193, live_throughout: 7, 77, 137, dead_or_set: 89, 244
insn=1194, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1195, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1196, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1197, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1198, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1200, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1201, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1202, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1203, live_throughout: 7, 77, 89, 137, dead_or_set: 245
insn=1204, live_throughout: 7, 77, 89, 137, dead_or_set: 245
insn=1205, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1207, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1208, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1209, live_throughout: 7, 77, 89, 137, dead_or_set: 246
insn=1210, live_throughout: 7, 77, 89, 137, dead_or_set: 88, 246
insn=1211, live_throughout: 7, 77, 89, 137, dead_or_set: 87, 88
insn=1819, live_throughout: 7, 77, 87, 89, 137, dead_or_set: 
insn=1214, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1216, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1217, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1218, live_throughout: 7, 77, 89, 137, dead_or_set: 87
insn=1219, live_throughout: 7, 77, 87, 89, 137, dead_or_set: 
insn=1220, live_throughout: 7, 77, 87, 89, 137, dead_or_set: 247
insn=1221, live_throughout: 7, 77, 87, 89, 137, dead_or_set: 247
insn=1222, live_throughout: 7, 77, 87, 89, 137, dead_or_set: 
insn=1224, live_throughout: 7, 77, 89, 137, dead_or_set: 87
insn=1225, live_throughout: 7, 77, 89, 137, dead_or_set: 
insn=1227, live_throughout: 7, 77, 89, 137, dead_or_set: 248
insn=1228, live_throughout: 7, 77, 89, 137, dead_or_set: 4, 248
insn=1229, live_throughout: 4, 7, 77, 137, dead_or_set: 5, 89
insn=1230, live_throughout: 7, 77, 137, dead_or_set: 4, 5
insn=1237, live_throughout: 7, 77, 137, dead_or_set: 
insn=1238, live_throughout: 7, 77, 137, dead_or_set: 
insn=1239, live_throughout: 7, 77, 137, dead_or_set: 
insn=1240, live_throughout: 7, 77, 137, dead_or_set: 
insn=1241, live_throughout: 7, 77, 137, dead_or_set: 
insn=1242, live_throughout: 7, 77, 137, dead_or_set: 
insn=1243, live_throughout: 7, 77, 137, dead_or_set: 
insn=1244, live_throughout: 7, 77, 137, dead_or_set: 
insn=1245, live_throughout: 7, 77, 137, dead_or_set: 
insn=1246, live_throughout: 7, 77, 137, dead_or_set: 
insn=1247, live_throughout: 7, 77, 137, dead_or_set: 
insn=1248, live_throughout: 7, 77, 137, dead_or_set: 
insn=1249, live_throughout: 7, 77, 137, dead_or_set: 
insn=1250, live_throughout: 7, 77, 137, dead_or_set: 
insn=1251, live_throughout: 7, 77, 137, dead_or_set: 
insn=1252, live_throughout: 7, 77, 137, dead_or_set: 
insn=1253, live_throughout: 7, 77, 137, dead_or_set: 
insn=1254, live_throughout: 7, 77, 137, dead_or_set: 
insn=1255, live_throughout: 7, 77, 137, dead_or_set: 
insn=1256, live_throughout: 7, 77, 137, dead_or_set: 249
insn=1257, live_throughout: 7, 77, 137, dead_or_set: 69, 249
insn=1258, live_throughout: 7, 69, 77, 137, dead_or_set: 
insn=1259, live_throughout: 7, 69, 77, 137, dead_or_set: 
insn=1260, live_throughout: 7, 69, 77, 137, dead_or_set: 
insn=1261, live_throughout: 7, 69, 137, dead_or_set: 77
insn=1262, live_throughout: 7, 69, 137, dead_or_set: 
insn=1264, live_throughout: 7, 69, 137, dead_or_set: 
insn=1265, live_throughout: 7, 69, 137, dead_or_set: 
insn=1266, live_throughout: 7, 69, 137, dead_or_set: 
insn=1267, live_throughout: 7, 69, 137, dead_or_set: 250
insn=1268, live_throughout: 7, 69, 137, dead_or_set: 250
insn=1269, live_throughout: 7, 69, 137, dead_or_set: 
insn=1271, live_throughout: 7, 69, 137, dead_or_set: 
insn=1272, live_throughout: 7, 69, 137, dead_or_set: 
insn=1273, live_throughout: 7, 69, 137, dead_or_set: 251
insn=1274, live_throughout: 7, 69, 137, dead_or_set: 86, 251
insn=1275, live_throughout: 7, 69, 137, dead_or_set: 85, 86
insn=1821, live_throughout: 7, 69, 85, 137, dead_or_set: 
insn=1278, live_throughout: 7, 69, 137, dead_or_set: 
insn=1280, live_throughout: 7, 69, 137, dead_or_set: 
insn=1281, live_throughout: 7, 69, 137, dead_or_set: 
insn=1282, live_throughout: 7, 69, 137, dead_or_set: 85
insn=1283, live_throughout: 7, 69, 85, 137, dead_or_set: 
insn=1284, live_throughout: 7, 69, 85, 137, dead_or_set: 252
insn=1285, live_throughout: 7, 69, 85, 137, dead_or_set: 252
insn=1286, live_throughout: 7, 69, 85, 137, dead_or_set: 
insn=1288, live_throughout: 7, 69, 137, dead_or_set: 85
insn=1289, live_throughout: 7, 69, 137, dead_or_set: 
insn=1291, live_throughout: 7, 69, 137, dead_or_set: 253
insn=1292, live_throughout: 7, 69, 137, dead_or_set: 4, 253
insn=1293, live_throughout: 4, 7, 137, dead_or_set: 5, 69
insn=1294, live_throughout: 7, 137, dead_or_set: 4, 5
insn=1823, live_throughout: 7, 137, dead_or_set: 
insn=1675, live_throughout: 0, 7, 275, 276, dead_or_set: 
insn=1676, live_throughout: 7, 275, 276, dead_or_set: 0, 162
insn=1297, live_throughout: 7, 162, 275, 276, dead_or_set: 
insn=1300, live_throughout: 7, 162, 276, dead_or_set: 5, 275
insn=1301, live_throughout: 7, 162, 276, dead_or_set: 5
insn=1374, live_throughout: 7, 162, dead_or_set: 5, 276
insn=1375, live_throughout: 7, 162, dead_or_set: 5
insn=1616, live_throughout: 7, dead_or_set: 5, 162
insn=1617, live_throughout: 7, dead_or_set: 5
insn=1318, live_throughout: 7, 137, dead_or_set: 
insn=1319, live_throughout: 7, 137, dead_or_set: 
insn=1320, live_throughout: 7, 137, dead_or_set: 
insn=1321, live_throughout: 7, 137, dead_or_set: 
insn=1322, live_throughout: 7, 137, dead_or_set: 
insn=1323, live_throughout: 7, 137, dead_or_set: 
insn=1324, live_throughout: 7, 137, dead_or_set: 
insn=1325, live_throughout: 7, 137, dead_or_set: 
insn=1326, live_throughout: 7, 137, dead_or_set: 
insn=1327, live_throughout: 7, 137, dead_or_set: 
insn=1328, live_throughout: 7, 137, dead_or_set: 
insn=1329, live_throughout: 7, 137, dead_or_set: 
insn=1330, live_throughout: 7, 137, dead_or_set: 255
insn=1331, live_throughout: 7, 137, dead_or_set: 84, 255
insn=1332, live_throughout: 7, 84, 137, dead_or_set: 
insn=1333, live_throughout: 7, 84, 137, dead_or_set: 
insn=1334, live_throughout: 7, 84, 137, dead_or_set: 
insn=1335, live_throughout: 7, 84, 137, dead_or_set: 
insn=1336, live_throughout: 7, 84, 137, dead_or_set: 
insn=1338, live_throughout: 7, 84, 137, dead_or_set: 
insn=1339, live_throughout: 7, 84, 137, dead_or_set: 
insn=1340, live_throughout: 7, 84, 137, dead_or_set: 
insn=1341, live_throughout: 7, 84, 137, dead_or_set: 256
insn=1342, live_throughout: 7, 84, 137, dead_or_set: 256
insn=1343, live_throughout: 7, 84, 137, dead_or_set: 
insn=1345, live_throughout: 7, 84, 137, dead_or_set: 
insn=1346, live_throughout: 7, 84, 137, dead_or_set: 
insn=1347, live_throughout: 7, 84, 137, dead_or_set: 257
insn=1348, live_throughout: 7, 84, 137, dead_or_set: 83, 257
insn=1349, live_throughout: 7, 84, 137, dead_or_set: 82, 83
insn=1825, live_throughout: 7, 82, 84, 137, dead_or_set: 
insn=1352, live_throughout: 7, 84, 137, dead_or_set: 
insn=1354, live_throughout: 7, 84, 137, dead_or_set: 
insn=1355, live_throughout: 7, 84, 137, dead_or_set: 
insn=1356, live_throughout: 7, 84, 137, dead_or_set: 82
insn=1357, live_throughout: 7, 82, 84, 137, dead_or_set: 
insn=1358, live_throughout: 7, 82, 84, 137, dead_or_set: 258
insn=1359, live_throughout: 7, 82, 84, 137, dead_or_set: 258
insn=1360, live_throughout: 7, 82, 84, 137, dead_or_set: 
insn=1362, live_throughout: 7, 84, 137, dead_or_set: 82
insn=1363, live_throughout: 7, 84, 137, dead_or_set: 
insn=1365, live_throughout: 7, 84, 137, dead_or_set: 259
insn=1366, live_throughout: 7, 84, 137, dead_or_set: 4, 259
insn=1367, live_throughout: 4, 7, 137, dead_or_set: 5, 84
insn=1368, live_throughout: 7, 137, dead_or_set: 4, 5
insn=1384, live_throughout: 7, 137, dead_or_set: 
insn=1385, live_throughout: 7, 137, dead_or_set: 
insn=1386, live_throughout: 7, 137, dead_or_set: 
insn=1387, live_throughout: 7, 137, dead_or_set: 
insn=1388, live_throughout: 7, 137, dead_or_set: 
insn=1389, live_throughout: 7, 137, dead_or_set: 
insn=1390, live_throughout: 7, 137, dead_or_set: 
insn=1391, live_throughout: 7, 137, dead_or_set: 
insn=1392, live_throughout: 7, 137, dead_or_set: 
insn=1393, live_throughout: 7, 137, dead_or_set: 
insn=1394, live_throughout: 7, 137, dead_or_set: 
insn=1395, live_throughout: 7, 137, dead_or_set: 
insn=1396, live_throughout: 7, 137, dead_or_set: 
insn=1397, live_throughout: 7, 137, dead_or_set: 
insn=1398, live_throughout: 7, 137, dead_or_set: 
insn=1399, live_throughout: 7, 137, dead_or_set: 
insn=1400, live_throughout: 7, 137, dead_or_set: 
insn=1401, live_throughout: 7, 137, dead_or_set: 
insn=1402, live_throughout: 7, 137, dead_or_set: 
insn=1403, live_throughout: 7, 137, dead_or_set: 261
insn=1404, live_throughout: 7, 137, dead_or_set: 81, 261
insn=1405, live_throughout: 7, 81, 137, dead_or_set: 
insn=1406, live_throughout: 7, 81, 137, dead_or_set: 
insn=1407, live_throughout: 7, 81, 137, dead_or_set: 
insn=1408, live_throughout: 7, 81, 137, dead_or_set: 
insn=1409, live_throughout: 7, 81, 137, dead_or_set: 
insn=1411, live_throughout: 7, 81, 137, dead_or_set: 
insn=1412, live_throughout: 7, 81, 137, dead_or_set: 
insn=1413, live_throughout: 7, 81, 137, dead_or_set: 
insn=1414, live_throughout: 7, 81, 137, dead_or_set: 262
insn=1415, live_throughout: 7, 81, 137, dead_or_set: 262
insn=1416, live_throughout: 7, 81, 137, dead_or_set: 
insn=1418, live_throughout: 7, 81, 137, dead_or_set: 
insn=1419, live_throughout: 7, 81, 137, dead_or_set: 
insn=1420, live_throughout: 7, 81, 137, dead_or_set: 263
insn=1421, live_throughout: 7, 81, 137, dead_or_set: 80, 263
insn=1422, live_throughout: 7, 81, 137, dead_or_set: 79, 80
insn=1827, live_throughout: 7, 79, 81, 137, dead_or_set: 
insn=1425, live_throughout: 7, 81, 137, dead_or_set: 
insn=1427, live_throughout: 7, 81, 137, dead_or_set: 
insn=1428, live_throughout: 7, 81, 137, dead_or_set: 
insn=1429, live_throughout: 7, 81, 137, dead_or_set: 79
insn=1430, live_throughout: 7, 79, 81, 137, dead_or_set: 
insn=1431, live_throughout: 7, 79, 81, 137, dead_or_set: 264
insn=1432, live_throughout: 7, 79, 81, 137, dead_or_set: 264
insn=1433, live_throughout: 7, 79, 81, 137, dead_or_set: 
insn=1435, live_throughout: 7, 81, 137, dead_or_set: 79
insn=1436, live_throughout: 7, 81, 137, dead_or_set: 
insn=1438, live_throughout: 7, 81, 137, dead_or_set: 265
insn=1439, live_throughout: 7, 81, 137, dead_or_set: 4, 265
insn=1440, live_throughout: 4, 7, 137, dead_or_set: 5, 81
insn=1441, live_throughout: 7, 137, dead_or_set: 4, 5
insn=1449, live_throughout: 7, 137, dead_or_set: 
insn=1450, live_throughout: 7, 137, dead_or_set: 
insn=1451, live_throughout: 7, 137, dead_or_set: 
insn=1452, live_throughout: 7, 137, dead_or_set: 
insn=1453, live_throughout: 7, 137, dead_or_set: 
insn=1454, live_throughout: 7, 137, dead_or_set: 
insn=1455, live_throughout: 7, 137, dead_or_set: 
insn=1829, live_throughout: 7, 137, dead_or_set: 
insn=1458, live_throughout: 7, 137, 275, 276, dead_or_set: 
insn=1461, live_throughout: 7, 137, 275, 276, dead_or_set: 273
insn=1462, live_throughout: 7, 137, 273, 275, 276, dead_or_set: 4
insn=1463, live_throughout: 4, 7, 137, 273, 275, 276, dead_or_set: 5
insn=1464, live_throughout: 7, 137, 273, 275, 276, dead_or_set: 4, 5
insn=1833, live_throughout: 7, 137, 273, 275, 276, dead_or_set: 
insn=1468, live_throughout: 7, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=1470, live_throughout: 7, 76, 77, 128, 137, 275, 276, dead_or_set: 71
insn=1471, live_throughout: 7, 71, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=1472, live_throughout: 7, 71, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=1473, live_throughout: 7, 71, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=1474, live_throughout: 7, 71, 76, 77, 128, 137, 275, 276, dead_or_set: 
insn=1475, live_throughout: 7, 71, 77, 128, 137, 275, 276, dead_or_set: 76, 78
insn=1476, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=1477, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=1478, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=1479, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=1480, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=1481, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=1482, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=1835, live_throughout: 7, 71, 77, 78, 128, 137, 275, 276, dead_or_set: 
insn=1485, live_throughout: 7, 137, dead_or_set: 
insn=1487, live_throughout: 7, dead_or_set: 0, 137
insn=1493, live_throughout: 0, 7, dead_or_set: 
init_insns for 148: (insn_list:REG_DEP_TRUE 187 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 202 (nil))
init_insns for 156: (insn_list:REG_DEP_TRUE 236 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 248 (nil))
init_insns for 158: (insn_list:REG_DEP_TRUE 254 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 266 (nil))
init_insns for 160: (insn_list:REG_DEP_TRUE 272 (nil))
init_insns for 165: (insn_list:REG_DEP_TRUE 317 (nil))
init_insns for 166: (insn_list:REG_DEP_TRUE 328 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 334 (nil))
init_insns for 168: (insn_list:REG_DEP_TRUE 346 (nil))
init_insns for 169: (insn_list:REG_DEP_TRUE 352 (nil))
init_insns for 182: (insn_list:REG_DEP_TRUE 512 (nil))
init_insns for 183: (insn_list:REG_DEP_TRUE 523 (nil))
init_insns for 184: (insn_list:REG_DEP_TRUE 529 (nil))
init_insns for 185: (insn_list:REG_DEP_TRUE 541 (nil))
init_insns for 186: (insn_list:REG_DEP_TRUE 547 (nil))
init_insns for 188: (insn_list:REG_DEP_TRUE 585 (nil))
init_insns for 189: (insn_list:REG_DEP_TRUE 596 (nil))
init_insns for 190: (insn_list:REG_DEP_TRUE 602 (nil))
init_insns for 191: (insn_list:REG_DEP_TRUE 614 (nil))
init_insns for 192: (insn_list:REG_DEP_TRUE 620 (nil))
init_insns for 200: (insn_list:REG_DEP_TRUE 696 (nil))
init_insns for 201: (insn_list:REG_DEP_TRUE 707 (nil))
init_insns for 202: (insn_list:REG_DEP_TRUE 713 (nil))
init_insns for 203: (insn_list:REG_DEP_TRUE 725 (nil))
init_insns for 204: (insn_list:REG_DEP_TRUE 731 (nil))
init_insns for 205: (insn_list:REG_DEP_TRUE 761 (nil))
init_insns for 206: (insn_list:REG_DEP_TRUE 772 (nil))
init_insns for 207: (insn_list:REG_DEP_TRUE 778 (nil))
init_insns for 208: (insn_list:REG_DEP_TRUE 790 (nil))
init_insns for 209: (insn_list:REG_DEP_TRUE 796 (nil))
init_insns for 210: (insn_list:REG_DEP_TRUE 825 (nil))
init_insns for 211: (insn_list:REG_DEP_TRUE 836 (nil))
init_insns for 212: (insn_list:REG_DEP_TRUE 842 (nil))
init_insns for 213: (insn_list:REG_DEP_TRUE 854 (nil))
init_insns for 214: (insn_list:REG_DEP_TRUE 860 (nil))
init_insns for 215: (insn_list:REG_DEP_TRUE 870 (nil))
init_insns for 221: (insn_list:REG_DEP_TRUE 906 (nil))
init_insns for 222: (insn_list:REG_DEP_TRUE 918 (nil))
init_insns for 223: (insn_list:REG_DEP_TRUE 924 (nil))
init_insns for 224: (insn_list:REG_DEP_TRUE 936 (nil))
init_insns for 225: (insn_list:REG_DEP_TRUE 942 (nil))
init_insns for 226: (insn_list:REG_DEP_TRUE 990 (nil))
init_insns for 227: (insn_list:REG_DEP_TRUE 1001 (nil))
init_insns for 228: (insn_list:REG_DEP_TRUE 1007 (nil))
init_insns for 229: (insn_list:REG_DEP_TRUE 1019 (nil))
init_insns for 230: (insn_list:REG_DEP_TRUE 1025 (nil))
init_insns for 239: (insn_list:REG_DEP_TRUE 1127 (nil))
init_insns for 240: (insn_list:REG_DEP_TRUE 1138 (nil))
init_insns for 241: (insn_list:REG_DEP_TRUE 1144 (nil))
init_insns for 242: (insn_list:REG_DEP_TRUE 1156 (nil))
init_insns for 243: (insn_list:REG_DEP_TRUE 1162 (nil))
init_insns for 244: (insn_list:REG_DEP_TRUE 1192 (nil))
init_insns for 245: (insn_list:REG_DEP_TRUE 1203 (nil))
init_insns for 246: (insn_list:REG_DEP_TRUE 1209 (nil))
init_insns for 247: (insn_list:REG_DEP_TRUE 1221 (nil))
init_insns for 248: (insn_list:REG_DEP_TRUE 1227 (nil))
init_insns for 249: (insn_list:REG_DEP_TRUE 1256 (nil))
init_insns for 250: (insn_list:REG_DEP_TRUE 1267 (nil))
init_insns for 251: (insn_list:REG_DEP_TRUE 1273 (nil))
init_insns for 252: (insn_list:REG_DEP_TRUE 1285 (nil))
init_insns for 253: (insn_list:REG_DEP_TRUE 1291 (nil))
init_insns for 255: (insn_list:REG_DEP_TRUE 1330 (nil))
init_insns for 256: (insn_list:REG_DEP_TRUE 1341 (nil))
init_insns for 257: (insn_list:REG_DEP_TRUE 1347 (nil))
init_insns for 258: (insn_list:REG_DEP_TRUE 1359 (nil))
init_insns for 259: (insn_list:REG_DEP_TRUE 1365 (nil))
init_insns for 261: (insn_list:REG_DEP_TRUE 1403 (nil))
init_insns for 262: (insn_list:REG_DEP_TRUE 1414 (nil))
init_insns for 263: (insn_list:REG_DEP_TRUE 1420 (nil))
init_insns for 264: (insn_list:REG_DEP_TRUE 1432 (nil))
init_insns for 265: (insn_list:REG_DEP_TRUE 1438 (nil))
init_insns for 268: (insn_list:REG_DEP_TRUE 203 (nil))
init_insns for 269: (insn_list:REG_DEP_TRUE 871 (nil))
init_insns for 270: (insn_list:REG_DEP_TRUE 472 (nil))
init_insns for 271: (insn_list:REG_DEP_TRUE 478 (nil))
init_insns for 272: (insn_list:REG_DEP_TRUE 211 (nil))
init_insns for 273: (insn_list:REG_DEP_TRUE 1461 (nil))
init_insns for 275: (insn_list:REG_DEP_TRUE 60 (nil))
      Slot 1 (freq,size): a25r162(15,8)
      Assigning 162(freq=15) a new slot 0
changing reg in insn 136
changing reg in insn 128
changing reg in insn 140
changing reg in insn 130
changing reg in insn 129
changing reg in insn 1257
changing reg in insn 1293
changing reg in insn 1285
changing reg in insn 1282
changing reg in insn 1274
changing reg in insn 1274
changing reg in insn 1274
changing reg in insn 1271
changing reg in insn 1264
changing reg in insn 1261
changing reg in insn 1258
changing reg in insn 1284
changing reg in insn 1261
changing reg in insn 826
changing reg in insn 862
changing reg in insn 854
changing reg in insn 851
changing reg in insn 843
changing reg in insn 843
changing reg in insn 843
changing reg in insn 840
changing reg in insn 833
changing reg in insn 830
changing reg in insn 827
changing reg in insn 853
changing reg in insn 830
changing reg in insn 1470
changing reg in insn 422
changing reg in insn 402
changing reg in insn 407
changing reg in insn 407
changing reg in insn 415
changing reg in insn 444
changing reg in insn 441
changing reg in insn 436
changing reg in insn 428
changing reg in insn 465
changing reg in insn 445
changing reg in insn 465
changing reg in insn 453
changing reg in insn 464
changing reg in insn 444
changing reg in insn 467
changing reg in insn 464
changing reg in insn 449
changing reg in insn 175
changing reg in insn 167
changing reg in insn 179
changing reg in insn 169
changing reg in insn 168
changing reg in insn 392
changing reg in insn 375
changing reg in insn 1475
changing reg in insn 393
changing reg in insn 376
changing reg in insn 911
changing reg in insn 241
changing reg in insn 1261
changing reg in insn 1197
changing reg in insn 1132
changing reg in insn 995
changing reg in insn 830
changing reg in insn 766
changing reg in insn 701
changing reg in insn 590
changing reg in insn 517
changing reg in insn 322
changing reg in insn 407
changing reg in insn 1475
changing reg in insn 467
changing reg in insn 441
changing reg in insn 433
changing reg in insn 429
changing reg in insn 1429
changing reg in insn 1422
changing reg in insn 1435
changing reg in insn 1431
changing reg in insn 1430
changing reg in insn 1432
changing reg in insn 1421
changing reg in insn 1422
changing reg in insn 1404
changing reg in insn 1408
changing reg in insn 1440
changing reg in insn 1432
changing reg in insn 1429
changing reg in insn 1421
changing reg in insn 1421
changing reg in insn 1421
changing reg in insn 1418
changing reg in insn 1411
changing reg in insn 1405
changing reg in insn 1431
changing reg in insn 1356
changing reg in insn 1349
changing reg in insn 1362
changing reg in insn 1358
changing reg in insn 1357
changing reg in insn 1359
changing reg in insn 1348
changing reg in insn 1349
changing reg in insn 1331
changing reg in insn 1335
changing reg in insn 1367
changing reg in insn 1359
changing reg in insn 1356
changing reg in insn 1348
changing reg in insn 1348
changing reg in insn 1348
changing reg in insn 1345
changing reg in insn 1338
changing reg in insn 1332
changing reg in insn 1358
changing reg in insn 1282
changing reg in insn 1275
changing reg in insn 1288
changing reg in insn 1284
changing reg in insn 1283
changing reg in insn 1285
changing reg in insn 1274
changing reg in insn 1275
changing reg in insn 1218
changing reg in insn 1211
changing reg in insn 1224
changing reg in insn 1220
changing reg in insn 1219
changing reg in insn 1221
changing reg in insn 1210
changing reg in insn 1211
changing reg in insn 1193
changing reg in insn 1229
changing reg in insn 1221
changing reg in insn 1218
changing reg in insn 1210
changing reg in insn 1210
changing reg in insn 1210
changing reg in insn 1207
changing reg in insn 1200
changing reg in insn 1197
changing reg in insn 1194
changing reg in insn 1220
changing reg in insn 1197
changing reg in insn 1153
changing reg in insn 1146
changing reg in insn 1159
changing reg in insn 1155
changing reg in insn 1154
changing reg in insn 1156
changing reg in insn 1145
changing reg in insn 1146
changing reg in insn 1128
changing reg in insn 1164
changing reg in insn 1156
changing reg in insn 1153
changing reg in insn 1145
changing reg in insn 1145
changing reg in insn 1145
changing reg in insn 1142
changing reg in insn 1135
changing reg in insn 1132
changing reg in insn 1129
changing reg in insn 1155
changing reg in insn 1132
changing reg in insn 1078
changing reg in insn 1095
changing reg in insn 1082
changing reg in insn 1016
changing reg in insn 1009
changing reg in insn 1022
changing reg in insn 1018
changing reg in insn 1017
changing reg in insn 1019
changing reg in insn 1008
changing reg in insn 1009
changing reg in insn 991
changing reg in insn 1027
changing reg in insn 1019
changing reg in insn 1016
changing reg in insn 1008
changing reg in insn 1008
changing reg in insn 1008
changing reg in insn 1005
changing reg in insn 998
changing reg in insn 995
changing reg in insn 992
changing reg in insn 1018
changing reg in insn 995
changing reg in insn 933
changing reg in insn 926
changing reg in insn 939
changing reg in insn 935
changing reg in insn 934
changing reg in insn 936
changing reg in insn 925
changing reg in insn 926
changing reg in insn 907
changing reg in insn 912
changing reg in insn 944
changing reg in insn 936
changing reg in insn 933
changing reg in insn 925
changing reg in insn 925
changing reg in insn 925
changing reg in insn 922
changing reg in insn 915
changing reg in insn 908
changing reg in insn 935
changing reg in insn 851
changing reg in insn 844
changing reg in insn 857
changing reg in insn 853
changing reg in insn 852
changing reg in insn 854
changing reg in insn 843
changing reg in insn 844
changing reg in insn 787
changing reg in insn 780
changing reg in insn 793
changing reg in insn 789
changing reg in insn 788
changing reg in insn 790
changing reg in insn 779
changing reg in insn 780
changing reg in insn 762
changing reg in insn 798
changing reg in insn 790
changing reg in insn 787
changing reg in insn 779
changing reg in insn 779
changing reg in insn 779
changing reg in insn 776
changing reg in insn 769
changing reg in insn 766
changing reg in insn 763
changing reg in insn 789
changing reg in insn 766
changing reg in insn 722
changing reg in insn 715
changing reg in insn 728
changing reg in insn 724
changing reg in insn 723
changing reg in insn 725
changing reg in insn 714
changing reg in insn 715
changing reg in insn 697
changing reg in insn 733
changing reg in insn 725
changing reg in insn 722
changing reg in insn 714
changing reg in insn 714
changing reg in insn 714
changing reg in insn 711
changing reg in insn 704
changing reg in insn 701
changing reg in insn 698
changing reg in insn 724
changing reg in insn 701
changing reg in insn 647
changing reg in insn 664
changing reg in insn 651
changing reg in insn 611
changing reg in insn 604
changing reg in insn 617
changing reg in insn 613
changing reg in insn 612
changing reg in insn 614
changing reg in insn 603
changing reg in insn 604
changing reg in insn 586
changing reg in insn 622
changing reg in insn 614
changing reg in insn 611
changing reg in insn 603
changing reg in insn 603
changing reg in insn 603
changing reg in insn 600
changing reg in insn 593
changing reg in insn 590
changing reg in insn 587
changing reg in insn 613
changing reg in insn 590
changing reg in insn 538
changing reg in insn 531
changing reg in insn 544
changing reg in insn 540
changing reg in insn 539
changing reg in insn 541
changing reg in insn 530
changing reg in insn 531
changing reg in insn 513
changing reg in insn 549
changing reg in insn 541
changing reg in insn 538
changing reg in insn 530
changing reg in insn 530
changing reg in insn 530
changing reg in insn 527
changing reg in insn 520
changing reg in insn 517
changing reg in insn 514
changing reg in insn 540
changing reg in insn 517
changing reg in insn 343
changing reg in insn 336
changing reg in insn 349
changing reg in insn 345
changing reg in insn 344
changing reg in insn 346
changing reg in insn 335
changing reg in insn 336
changing reg in insn 318
changing reg in insn 354
changing reg in insn 346
changing reg in insn 343
changing reg in insn 335
changing reg in insn 335
changing reg in insn 335
changing reg in insn 332
changing reg in insn 325
changing reg in insn 322
changing reg in insn 319
changing reg in insn 345
changing reg in insn 322
changing reg in insn 263
changing reg in insn 256
changing reg in insn 269
changing reg in insn 265
changing reg in insn 264
changing reg in insn 266
changing reg in insn 255
changing reg in insn 256
changing reg in insn 237
changing reg in insn 242
changing reg in insn 274
changing reg in insn 266
changing reg in insn 263
changing reg in insn 255
changing reg in insn 255
changing reg in insn 255
changing reg in insn 252
changing reg in insn 245
changing reg in insn 238
changing reg in insn 265
changing reg in insn 189
changing reg in insn 192
changing reg in insn 190
changing reg in insn 112
changing reg in insn 109
changing reg in insn 106
changing reg in insn 101
changing reg in insn 98
changing reg in insn 96
changing reg in insn 114
changing reg in insn 101
changing reg in insn 117
changing reg in insn 452
changing reg in insn 385
changing reg in insn 374
changing reg in insn 394
changing reg in insn 377
changing reg in insn 1475
changing reg in insn 1470
changing reg in insn 445
changing reg in insn 435
changing reg in insn 430
changing reg in insn 392
changing reg in insn 375
changing reg in insn 55
changing reg in insn 184
changing reg in insn 178
changing reg in insn 172
changing reg in insn 166
changing reg in insn 165
changing reg in insn 164
changing reg in insn 162
changing reg in insn 146
changing reg in insn 144
changing reg in insn 139
changing reg in insn 133
changing reg in insn 127
changing reg in insn 126
changing reg in insn 125
changing reg in insn 123
changing reg in insn 119
changing reg in insn 85
changing reg in insn 80
changing reg in insn 78
changing reg in insn 61
changing reg in insn 57
changing reg in insn 12
changing reg in insn 1101
changing reg in insn 1087
changing reg in insn 1078
changing reg in insn 670
changing reg in insn 656
changing reg in insn 647
changing reg in insn 1075
changing reg in insn 1070
changing reg in insn 644
changing reg in insn 639
changing reg in insn 1487
changing reg in insn 13
changing reg in insn 1838
changing reg in insn 1837
changing reg in insn 189
changing reg in insn 185
changing reg in insn 185
changing reg in insn 120
changing reg in insn 187
changing reg in insn 182
changing reg in insn 175
changing reg in insn 167
changing reg in insn 154
changing reg in insn 151
changing reg in insn 136
changing reg in insn 128
changing reg in insn 71
changing reg in insn 68
changing reg in insn 65
changing reg in insn 55
changing reg in insn 187
changing reg in insn 109
changing reg in insn 113
changing reg in insn 117
changing reg in insn 118
changing reg in insn 187
changing reg in insn 188
changing reg in insn 188
changing reg in insn 189
changing reg in insn 202
changing reg in insn 204
changing reg in insn 236
changing reg in insn 237
changing reg in insn 248
changing reg in insn 249
changing reg in insn 254
changing reg in insn 255
changing reg in insn 265
changing reg in insn 266
changing reg in insn 272
changing reg in insn 273
changing reg in insn 317
changing reg in insn 318
changing reg in insn 328
changing reg in insn 329
changing reg in insn 334
changing reg in insn 335
changing reg in insn 345
changing reg in insn 346
changing reg in insn 352
changing reg in insn 353
changing reg in insn 449
changing reg in insn 450
changing reg in insn 512
changing reg in insn 513
changing reg in insn 523
changing reg in insn 524
changing reg in insn 529
changing reg in insn 530
changing reg in insn 540
changing reg in insn 541
changing reg in insn 547
changing reg in insn 548
changing reg in insn 585
changing reg in insn 586
changing reg in insn 596
changing reg in insn 597
changing reg in insn 602
changing reg in insn 603
changing reg in insn 613
changing reg in insn 614
changing reg in insn 620
changing reg in insn 621
changing reg in insn 649
changing reg in insn 650
changing reg in insn 655
changing reg in insn 657
changing reg in insn 656
changing reg in insn 658
changing reg in insn 696
changing reg in insn 697
changing reg in insn 707
changing reg in insn 708
changing reg in insn 713
changing reg in insn 714
changing reg in insn 724
changing reg in insn 725
changing reg in insn 731
changing reg in insn 732
changing reg in insn 761
changing reg in insn 762
changing reg in insn 772
changing reg in insn 773
changing reg in insn 778
changing reg in insn 779
changing reg in insn 789
changing reg in insn 790
changing reg in insn 796
changing reg in insn 797
changing reg in insn 825
changing reg in insn 826
changing reg in insn 836
changing reg in insn 837
changing reg in insn 842
changing reg in insn 843
changing reg in insn 853
changing reg in insn 854
changing reg in insn 860
changing reg in insn 861
changing reg in insn 870
changing reg in insn 872
changing reg in insn 906
changing reg in insn 907
changing reg in insn 918
changing reg in insn 919
changing reg in insn 924
changing reg in insn 925
changing reg in insn 935
changing reg in insn 936
changing reg in insn 942
changing reg in insn 943
changing reg in insn 990
changing reg in insn 991
changing reg in insn 1001
changing reg in insn 1002
changing reg in insn 1007
changing reg in insn 1008
changing reg in insn 1018
changing reg in insn 1019
changing reg in insn 1025
changing reg in insn 1026
changing reg in insn 1080
changing reg in insn 1081
changing reg in insn 1086
changing reg in insn 1088
changing reg in insn 1087
changing reg in insn 1089
changing reg in insn 1127
changing reg in insn 1128
changing reg in insn 1138
changing reg in insn 1139
changing reg in insn 1144
changing reg in insn 1145
changing reg in insn 1155
changing reg in insn 1156
changing reg in insn 1162
changing reg in insn 1163
changing reg in insn 1192
changing reg in insn 1193
changing reg in insn 1203
changing reg in insn 1204
changing reg in insn 1209
changing reg in insn 1210
changing reg in insn 1220
changing reg in insn 1221
changing reg in insn 1227
changing reg in insn 1228
changing reg in insn 1256
changing reg in insn 1257
changing reg in insn 1267
changing reg in insn 1268
changing reg in insn 1273
changing reg in insn 1274
changing reg in insn 1284
changing reg in insn 1285
changing reg in insn 1291
changing reg in insn 1292
changing reg in insn 1330
changing reg in insn 1331
changing reg in insn 1341
changing reg in insn 1342
changing reg in insn 1347
changing reg in insn 1348
changing reg in insn 1358
changing reg in insn 1359
changing reg in insn 1365
changing reg in insn 1366
changing reg in insn 1403
changing reg in insn 1404
changing reg in insn 1414
changing reg in insn 1415
changing reg in insn 1420
changing reg in insn 1421
changing reg in insn 1431
changing reg in insn 1432
changing reg in insn 1438
changing reg in insn 1439
changing reg in insn 203
changing reg in insn 1034
changing reg in insn 880
changing reg in insn 206
changing reg in insn 871
changing reg in insn 889
changing reg in insn 881
changing reg in insn 874
changing reg in insn 478
changing reg in insn 495
changing reg in insn 487
changing reg in insn 480
changing reg in insn 211
changing reg in insn 281
changing reg in insn 221
changing reg in insn 214
changing reg in insn 1461
changing reg in insn 1463
changing reg in insn 288
changing reg in insn 213
changing reg in insn 485
changing reg in insn 879
changing reg in insn 1108
changing reg in insn 1086
changing reg in insn 1080
changing reg in insn 1074
changing reg in insn 882
changing reg in insn 677
changing reg in insn 655
changing reg in insn 649
changing reg in insn 643
changing reg in insn 488
changing reg in insn 60
changing reg in insn 1300
changing reg in insn 479
changing reg in insn 62
changing reg in insn 1719
changing reg in insn 1718
changing reg in insn 1717
changing reg in insn 1716
changing reg in insn 1715
changing reg in insn 1462
changing reg in insn 1374
changing reg in insn 473
changing reg in insn 419
changing reg in insn 398
changing reg in insn 381
changing reg in insn 222
changing reg in insn 147
1 uses a new slot
1 uses a slot from prev iteration
Spilling for insn 58.
Spilling for insn 59.
Spilling for insn 1838.
Spilling for insn 98.
Spilling for insn 101.
Spilling for insn 109.
Spilling for insn 113.
Spilling for insn 128.
Spilling for insn 130.
Spilling for insn 136.
Spilling for insn 140.
Spilling for insn 1837.
Spilling for insn 167.
Spilling for insn 169.
Spilling for insn 175.
Spilling for insn 179.
Spilling for insn 187.
Spilling for insn 188.
Spilling for insn 189.
Spilling for insn 236.
Spilling for insn 263.
Spilling for insn 266.
Spilling for insn 1668.
Spilling for insn 1672.
Spilling for insn 317.
Spilling for insn 343.
Spilling for insn 346.
Spilling for insn 374.
Spilling for insn 377.
Spilling for insn 385.
Spilling for insn 394.
Spilling for insn 402.
Spilling for insn 407.
Spilling for insn 415.
Spilling for insn 422.
Spilling for insn 449.
Spilling for insn 1840.
Spilling for insn 453.
Spilling for insn 1841.
Spilling for insn 1660.
Spilling for insn 512.
Spilling for insn 538.
Spilling for insn 541.
Spilling for insn 1664.
Spilling for insn 585.
Spilling for insn 611.
Spilling for insn 614.
Spilling for insn 1628.
Spilling for insn 1632.
Spilling for insn 1656.
Spilling for insn 696.
Spilling for insn 722.
Spilling for insn 725.
Spilling for insn 761.
Spilling for insn 787.
Spilling for insn 790.
Spilling for insn 825.
Spilling for insn 851.
Spilling for insn 854.
Spilling for insn 1640.
Spilling for insn 906.
Spilling for insn 933.
Spilling for insn 936.
Spilling for insn 1644.
Spilling for insn 990.
Spilling for insn 1016.
Spilling for insn 1019.
Spilling for insn 1652.
Spilling for insn 1620.
Spilling for insn 1624.
Spilling for insn 1636.
Spilling for insn 1127.
Spilling for insn 1153.
Spilling for insn 1156.
Spilling for insn 1192.
Spilling for insn 1218.
Spilling for insn 1221.
Spilling for insn 1256.
Spilling for insn 1282.
Spilling for insn 1285.
Spilling for insn 1676.
Spilling for insn 1616.
Spilling for insn 1330.
Spilling for insn 1356.
Spilling for insn 1359.
Spilling for insn 1403.
Spilling for insn 1429.
Spilling for insn 1432.
Spilling for insn 1475.
deleting insn with uid = 472.

Reloads for insn # 58
Reload 0: reload_out (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 144 [0x90])) [32 header._M_dataplus._M_p+0 S8 A128])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 144 [0x90])) [32 header._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 59
Reload 0: reload_out (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 1838
Reload 0: reload_in (QI) = (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])

Reloads for insn # 98
Reload 0: reload_in (QI) = (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:124 D.40676 ] [124])
                                                        (const_int 56 [0x38])) [0 <variable>._M_widen_ok+0 S1 A64])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:124 D.40676 ] [124])
                                                        (const_int 56 [0x38])) [0 <variable>._M_widen_ok+0 S1 A64])

Reloads for insn # 101
Reload 0: reload_in (QI) = (mem/s/j:QI (plus:DI (reg/f:DI 6 bp [orig:124 D.40676 ] [124])
                                                        (const_int 67 [0x43])) [0 <variable>._M_widen+10 S1 A8])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/j:QI (plus:DI (reg/f:DI 6 bp [orig:124 D.40676 ] [124])
                                                        (const_int 67 [0x43])) [0 <variable>._M_widen+10 S1 A8])

Reloads for insn # 109
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/f:DI 6 bp [orig:124 D.40676 ] [124]) [4 <variable>.D.15473._vptr.facet+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/f:DI 6 bp [orig:124 D.40676 ] [124]) [4 <variable>.D.15473._vptr.facet+0 S8 A64])

Reloads for insn # 113
Reload 0: reload_in (DI) = (mem/f:DI (plus:DI (reg/f:DI 0 ax [orig:142 <variable>.D.15473._vptr.facet ] [142])
                                                        (const_int 48 [0x30])) [64 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/f:DI (plus:DI (reg/f:DI 0 ax [orig:142 <variable>.D.15473._vptr.facet ] [142])
                                                        (const_int 48 [0x30])) [64 S8 A64])

Reloads for insn # 128
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 130
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:68 prephitmp.1453 ] [68])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:68 prephitmp.1453 ] [68])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 136
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 140
Reload 0: reload_in (QI) = (mem:QI (reg/f:DI 0 ax [orig:68 prephitmp.1453 ] [68]) [0 S1 A8])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem:QI (reg/f:DI 0 ax [orig:68 prephitmp.1453 ] [68]) [0 S1 A8])

Reloads for insn # 1837
Reload 0: reload_in (QI) = (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])

Reloads for insn # 167
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 169
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:75 prephitmp.1419 ] [75])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:75 prephitmp.1419 ] [75])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 175
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                        (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 179
Reload 0: reload_in (QI) = (mem:QI (reg/f:DI 0 ax [orig:75 prephitmp.1419 ] [75]) [0 S1 A8])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem:QI (reg/f:DI 0 ax [orig:75 prephitmp.1419 ] [75]) [0 S1 A8])

Reloads for insn # 187
Reload 0: reload_in (DI) = (mem/s/f:DI (reg/f:DI 3 bx [orig:138 this ] [138]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (reg/f:DI 3 bx [orig:138 this ] [138]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])

Reloads for insn # 188
Reload 0: reload_in (DI) = (mem:DI (plus:DI (reg/f:DI 0 ax [orig:148 <variable>._filereader.D.23414._vptr.basic_istream ] [148])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem:DI (plus:DI (reg/f:DI 0 ax [orig:148 <variable>._filereader.D.23414._vptr.basic_istream ] [148])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])

Reloads for insn # 189
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                            (reg:DI 0 ax [149]))
                                                        (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                                                            (reg:DI 0 ax [149]))
                                                        (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])

Reloads for insn # 236
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 112 [0x70])) [32 D.32983._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 112 [0x70])) [32 D.32983._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 263
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 266
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1668
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 1672
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 317
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 128 [0x80])) [32 D.32982._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 128 [0x80])) [32 D.32982._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 343
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 346
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 374
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 377
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 385
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 394
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 402
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 407
Reload 0: reload_in (DI) = (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
	reload_out (DI) = (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
	reload_out_reg: (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
	reload_reg_rtx: (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
Reload 1: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 415
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
                                                        (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 422
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 449
Reload 0: reload_in (QI) = (mem:QI (reg:DI 1 dx [orig:74 ivtmp.1445 ] [74]) [0 S1 A8])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem:QI (reg:DI 1 dx [orig:74 ivtmp.1445 ] [74]) [0 S1 A8])

Reloads for insn # 1840
Reload 0: reload_out (DI) = (mem/c:DI (reg/f:DI 7 sp) [88 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/c:DI (reg/f:DI 7 sp) [88 S8 A64])

Reloads for insn # 453
Reload 0: reload_out (QI) = (mem:QI (reg:DI 41 r12 [orig:73 ivtmp.1446 ] [73]) [0 S1 A8])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem:QI (reg:DI 41 r12 [orig:73 ivtmp.1446 ] [73]) [0 S1 A8])

Reloads for insn # 1841
Reload 0: reload_in (DI) = (mem/c:DI (reg/f:DI 7 sp) [88 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/c:DI (reg/f:DI 7 sp) [88 S8 A64])

Reloads for insn # 1660
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 512
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 96 [0x60])) [32 D.33089._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 96 [0x60])) [32 D.33089._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 538
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 541
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1664
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 585
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 80 [0x50])) [32 D.33090._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 80 [0x50])) [32 D.33090._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 611
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 614
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1628
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 1632
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 1656
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 696
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 32 [0x20])) [32 fe._sequence._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 32 [0x20])) [32 fe._sequence._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 722
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 725
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 761
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 24 [0x18])) [32 fe._header._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 24 [0x18])) [32 fe._header._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 787
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 790
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 825
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 16 [0x10])) [32 fe._accession._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 16 [0x10])) [32 fe._accession._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 851
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 854
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1640
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 906
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 64 [0x40])) [32 D.33132._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 64 [0x40])) [32 D.33132._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 933
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 936
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1644
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 990
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 48 [0x30])) [32 D.33135._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 48 [0x30])) [32 D.33135._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 1016
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1019
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1652
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 1620
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 1624
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 1636
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 1127
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 32 [0x20])) [32 fe._sequence._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 32 [0x20])) [32 fe._sequence._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 1153
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1156
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1192
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 24 [0x18])) [32 fe._header._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 24 [0x18])) [32 fe._header._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 1218
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1221
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1256
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 16 [0x10])) [32 fe._accession._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 16 [0x10])) [32 fe._accession._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 1282
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1285
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1676
Reload 0: reload_out (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 1616
Reload 0: reload_in (DI) = (reg/f:DI 162 [ save_eptr.251 ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (reg/f:DI 162 [ save_eptr.251 ])

Reloads for insn # 1330
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 144 [0x90])) [32 header._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 144 [0x90])) [32 header._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 1356
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1359
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1403
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 1429
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1432
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1475
Reload 0: reload_in (DI) = (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
	reload_out (DI) = (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
	reload_out_reg: (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
	reload_reg_rtx: (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
Reload 1: reload_in (DI) = (mem/s:DI (reg/f:DI 0 ax [orig:76 prephitmp.1417 ] [76]) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2), optional
	reload_in_reg: (mem/s:DI (reg/f:DI 0 ax [orig:76 prephitmp.1417 ] [76]) [14 <variable>.D.11486._M_length+0 S8 A64])
deleting insn with uid = 114.
deleting insn with uid = 118.
deleting insn with uid = 204.
deleting insn with uid = 256.
deleting insn with uid = 273.
deleting insn with uid = 274.
deleting insn with uid = 336.
deleting insn with uid = 353.
deleting insn with uid = 354.
deleting insn with uid = 444.
deleting insn with uid = 445.
deleting insn with uid = 450.
deleting insn with uid = 452.
deleting insn with uid = 531.
deleting insn with uid = 548.
deleting insn with uid = 549.
deleting insn with uid = 604.
deleting insn with uid = 621.
deleting insn with uid = 622.
deleting insn with uid = 650.
deleting insn with uid = 657.
deleting insn with uid = 658.
deleting insn with uid = 715.
deleting insn with uid = 732.
deleting insn with uid = 733.
deleting insn with uid = 780.
deleting insn with uid = 797.
deleting insn with uid = 798.
deleting insn with uid = 844.
deleting insn with uid = 861.
deleting insn with uid = 862.
deleting insn with uid = 872.
deleting insn with uid = 926.
deleting insn with uid = 943.
deleting insn with uid = 944.
deleting insn with uid = 1009.
deleting insn with uid = 1026.
deleting insn with uid = 1027.
deleting insn with uid = 1081.
deleting insn with uid = 1088.
deleting insn with uid = 1089.
deleting insn with uid = 1146.
deleting insn with uid = 1163.
deleting insn with uid = 1164.
deleting insn with uid = 1211.
deleting insn with uid = 1228.
deleting insn with uid = 1229.
deleting insn with uid = 1275.
deleting insn with uid = 1292.
deleting insn with uid = 1293.
deleting insn with uid = 1349.
deleting insn with uid = 1366.
deleting insn with uid = 1367.
deleting insn with uid = 1422.
deleting insn with uid = 1439.
deleting insn with uid = 1440.


try_optimize_cfg iteration 1

Forwarding edge 10->11 to 12 failed.
Deleting fallthru block 11.
deleting insn with uid = 1498.
deleting block 11
Forwarding edge 23->24 to 6 failed.
Forwarding edge 25->26 to 100 failed.
Forwarding edge 51->52 to 53 failed.
Deleting fallthru block 52.
deleting insn with uid = 443.
deleting block 52
Forwarding edge 56->57 to 59 failed.
Forwarding edge 75->76 to 82 failed.
Forwarding edge 101->102 to 104 failed.
Forwarding edge 122->123 to 129 failed.
Forwarding edge 161->162 to 27 failed.


try_optimize_cfg iteration 2

Forwarding edge 23->24 to 6 failed.
Forwarding edge 25->26 to 100 failed.
Forwarding edge 56->57 to 59 failed.
Forwarding edge 75->76 to 82 failed.
Forwarding edge 101->102 to 104 failed.
Forwarding edge 122->123 to 129 failed.
Forwarding edge 161->162 to 27 failed.


try_optimize_cfg iteration 1

Forwarding edge 23->24 to 6 failed.
Forwarding edge 25->26 to 100 failed.
Forwarding edge 56->57 to 59 failed.
Forwarding edge 75->76 to 82 failed.
Forwarding edge 101->102 to 104 failed.
Forwarding edge 122->123 to 129 failed.
Forwarding edge 161->162 to 27 failed.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 63.
verify found no changes in insn with uid = 86.
verify found no changes in insn with uid = 93.
verify found no changes in insn with uid = 107.
rescanning insn with uid = 113.
deleting insn with uid = 113.
verify found no changes in insn with uid = 121.
verify found no changes in insn with uid = 134.
verify found no changes in insn with uid = 148.
verify found no changes in insn with uid = 173.
verify found no changes in insn with uid = 207.
verify found no changes in insn with uid = 215.
verify found no changes in insn with uid = 223.
verify found no changes in insn with uid = 275.
verify found no changes in insn with uid = 282.
verify found no changes in insn with uid = 289.
verify found no changes in insn with uid = 355.
verify found no changes in insn with uid = 382.
verify found no changes in insn with uid = 399.
verify found no changes in insn with uid = 420.
verify found no changes in insn with uid = 451.
verify found no changes in insn with uid = 475.
verify found no changes in insn with uid = 481.
verify found no changes in insn with uid = 489.
verify found no changes in insn with uid = 496.
verify found no changes in insn with uid = 550.
verify found no changes in insn with uid = 557.
verify found no changes in insn with uid = 623.
verify found no changes in insn with uid = 645.
verify found no changes in insn with uid = 652.
verify found no changes in insn with uid = 659.
verify found no changes in insn with uid = 665.
verify found no changes in insn with uid = 671.
verify found no changes in insn with uid = 678.
verify found no changes in insn with uid = 734.
verify found no changes in insn with uid = 799.
verify found no changes in insn with uid = 863.
verify found no changes in insn with uid = 875.
verify found no changes in insn with uid = 883.
verify found no changes in insn with uid = 890.
verify found no changes in insn with uid = 945.
verify found no changes in insn with uid = 1035.
verify found no changes in insn with uid = 1028.
verify found no changes in insn with uid = 1076.
verify found no changes in insn with uid = 1083.
verify found no changes in insn with uid = 1090.
verify found no changes in insn with uid = 1096.
verify found no changes in insn with uid = 1102.
verify found no changes in insn with uid = 1109.
verify found no changes in insn with uid = 1165.
verify found no changes in insn with uid = 1230.
verify found no changes in insn with uid = 1294.
verify found no changes in insn with uid = 1301.
verify found no changes in insn with uid = 1375.
verify found no changes in insn with uid = 1617.
verify found no changes in insn with uid = 1368.
verify found no changes in insn with uid = 1441.
verify found no changes in insn with uid = 1464.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 163 n_edges 242 count 327 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 163 n_edges 242 count 342 (  2.1)


Fasta_entry Fasta_reader::getNext()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={139d,100u,14d} r1={97d,30u} r2={58d} r3={8d,37u,1d} r4={92d,35u} r5={128d,197u,24d} r6={5d,24u} r7={1d,471u,46d} r8={57d} r9={57d} r10={57d} r11={57d} r12={57d} r13={57d} r14={57d} r15={57d} r16={14u} r17={193d,55u} r18={57d} r19={57d} r20={46d} r21={58d} r22={58d} r23={58d} r24={58d} r25={58d} r26={58d} r27={58d} r28={58d} r29={57d} r30={57d} r31={57d} r32={57d} r33={57d} r34={57d} r35={57d} r36={57d} r37={58d} r38={58d} r39={58d} r40={57d} r41={8d,41u} r42={5d,8u} r43={1d,11u} r44={1d,3u} r45={57d} r46={57d} r47={57d} r48={57d} r49={57d} r50={57d} r51={57d} r52={57d} 
;;    total ref usage 4070{2913d,1026u,131e} in 1011{954 regular + 57 call} insns.
(note 11 0 15 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 7 [sp] 16 [argp]
;; lr  use 	 4 [si] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 4 [si] 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 4 [si] 5 [di] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 15 11 12 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 12 15 13 2 Fasta_reader.cpp:39 (set (reg/f:DI 43 r14 [orig:137 <result> ] [137])
        (reg:DI 5 di [ D.41781 ])) 89 {*movdi_1_rex64} (nil))

(insn 13 12 14 2 Fasta_reader.cpp:39 (set (reg/f:DI 3 bx [orig:138 this ] [138])
        (reg:DI 4 si [ this ])) 89 {*movdi_1_rex64} (nil))

(note 14 13 17 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 17 14 21 2 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 21 17 24 2 (var_location:DI this (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(debug_insn 24 21 25 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI this (debug_expr:DI D#15)) -1 (nil))

(debug_insn 25 24 26 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI __dat (const:DI (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (const_int 24 [0x18])))) -1 (nil))

(debug_insn 26 25 37 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 37 26 38 2 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 38 37 39 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 39 38 40 2 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 144 [0x90]))) -1 (nil))

(debug_insn 40 39 41 2 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 41 40 42 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:101 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 42 41 43 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(debug_insn 43 42 44 2 (var_location:DI this (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(debug_insn 44 43 45 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI D.4294967281 (plus:DI (reg/f:DI 7 sp)
        (const_int 144 [0x90]))) -1 (nil))

(debug_insn 45 44 46 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI this (debug_expr:DI D#15)) -1 (nil))

(debug_insn 46 45 47 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI __dat (const:DI (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (const_int 24 [0x18])))) -1 (nil))

(debug_insn 47 46 48 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 48 47 49 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI D.4294967285 (debug_expr:DI D#15)) -1 (nil))

(debug_insn 49 48 50 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI this (debug_expr:DI D#11)) -1 (nil))

(debug_insn 50 49 51 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 51 50 52 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#11)) -1 (nil))

(debug_insn 52 51 53 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 53 52 54 2 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 54 53 55 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 55 54 56 2 Fasta_reader.cpp:47 (parallel [
            (set (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])
                (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                    (const_int 528 [0x210])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(debug_insn 56 55 57 2 Fasta_reader.cpp:47 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 144 [0x90]))) -1 (nil))

(debug_insn 57 56 58 2 Fasta_reader.cpp:47 (var_location:DI __str (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(insn 58 57 59 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (set (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 144 [0x90])) [32 header._M_dataplus._M_p+0 S8 A128])
        (const:DI (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
                (const_int 24 [0x18])))) 89 {*movdi_1_rex64} (nil))

(insn 59 58 60 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (set (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])
        (const:DI (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
                (const_int 24 [0x18])))) 89 {*movdi_1_rex64} (nil))

(insn 60 59 1715 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:511 (parallel [
            (set (reg/f:DI 44 r15 [275])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 144 [0x90])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 144 [0x90]))
        (nil)))

(insn 1715 60 61 2 (set (reg/f:DI 42 r13 [276])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))
        (nil)))

(insn 61 1715 62 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:511 (set (reg:DI 4 si)
        (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) 89 {*movdi_1_rex64} (nil))

(insn 62 61 63 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:511 (set (reg:DI 5 di)
        (reg/f:DI 44 r15 [275])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))

(call_insn 63 62 64 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:511 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs6assignERKSs") [flags 0x41]  <function_decl 0x7f48767ba900 assign>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 2 -> ( 3 147)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
(note 64 63 65 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 65 64 66 3 Fasta_reader.cpp:49 (var_location:DI D.4294967258 (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
        (const_int 256 [0x100]))) -1 (nil))

(debug_insn 66 65 67 3 Fasta_reader.cpp:49 (var_location:DI this (debug_expr:DI D#38)) -1 (nil))

(debug_insn 67 66 68 3 (var_location:DI this (debug_expr:DI D#38)) -1 (nil))

(debug_insn 68 67 69 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:128 (var_location:SI D.4294967133 (mem/s/j:SI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
            (const_int 288 [0x120])) [0 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])) -1 (nil))

(debug_insn 69 68 70 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:181 (var_location:SI __a (debug_expr:SI D#163)) -1 (nil))

(debug_insn 70 69 71 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:181 (var_location:SI __b (const_int 2 [0x2])) -1 (nil))

(debug_insn 71 70 72 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/ios_base.h:163 (var_location:SI D.4294967132 (and:SI (mem/s/j:SI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                (const_int 288 [0x120])) [0 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])
        (const_int 2 [0x2]))) -1 (nil))

(debug_insn 72 71 73 3 Fasta_reader.cpp:49 (var_location:QI ret (eq:QI (debug_expr:SI D#164)
        (const_int 0 [0x0]))) -1 (nil))

(note 73 72 74 3 NOTE_INSN_DELETED)

(note 74 73 1838 3 NOTE_INSN_DELETED)

(insn 1838 74 76 3 Fasta_reader.cpp:50 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 367 {*testqi_1_maybe_si} (nil))

(jump_insn 76 1838 77 3 Fasta_reader.cpp:50 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 3 -> ( 4 25)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 43 [r14] 44 [r15]


;; Succ edge  4 [29.0%]  (fallthru)
;; Succ edge  25 [71.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 42 [r13] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 42 [r13]
;; live  kill	

;; Pred edge  3 [29.0%]  (fallthru)
(note 77 76 78 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 78 77 79 4 Fasta_reader.cpp:52 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(debug_insn 79 78 80 4 Fasta_reader.cpp:52 (var_location:DI __s (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <string_cst 0x7f48754840f0>)) -1 (nil))

(debug_insn 80 79 81 4 Fasta_reader.cpp:52 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(debug_insn 81 80 82 4 Fasta_reader.cpp:52 (var_location:DI __s (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <string_cst 0x7f48754840f0>)) -1 (nil))

(debug_insn 82 81 1716 4 (var_location:DI __s (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <string_cst 0x7f48754840f0>)) -1 (nil))

(insn 1716 82 83 4 (set (reg/f:DI 42 r13 [276])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))
        (nil)))

(insn 83 1716 84 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:975 (set (reg:DI 1 dx)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 84 83 85 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:975 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <string_cst 0x7f48754840f0>)) 89 {*movdi_1_rex64} (nil))

(insn 85 84 86 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:975 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) 89 {*movdi_1_rex64} (nil))

(call_insn 86 85 87 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:975 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs6assignEPKcm") [flags 0x41]  <function_decl 0x7f48767bab00 assign>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 4 -> ( 5 147)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  5 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 42 [r13]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 42 [r13]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
(note 87 86 1717 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 1717 87 1735 5 (set (reg/f:DI 42 r13 [276])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))
        (nil)))

(jump_insn 1735 1717 1736 5 (set (pc)
        (label_ref 1734)) 638 {jump} (nil))
;; End of basic block 5 -> ( 18)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  18 [100.0%] 

(barrier 1736 1735 191)

;; Start of basic block ( 24) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  24 [100.0%] 
(code_label 191 1736 92 6 432 "" [1 uses])

(note 92 191 93 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(call_insn 93 92 94 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:49 (call (mem:QI (symbol_ref:DI ("_ZSt16__throw_bad_castv") [flags 0x41]  <function_decl 0x7f487756a100 __throw_bad_cast>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (nil)))
    (nil))
;; End of basic block 6 -> ( 147)
;; lr  out 	 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  147 (ab,abcall,eh)

(barrier 94 93 1739)

;; Start of basic block ( 23) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  23 [100.0%] 
(code_label 1739 94 95 7 603 "" [1 uses])

(note 95 1739 96 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(debug_insn 96 95 97 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (var_location:DI this (reg/f:DI 6 bp [orig:124 D.40676 ] [124])) -1 (nil))

(debug_insn 97 96 98 7 (var_location:QI __c (const_int 10 [0xa])) -1 (nil))

(insn 98 97 99 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:867 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/s:QI (plus:DI (reg/f:DI 6 bp [orig:124 D.40676 ] [124])
                    (const_int 56 [0x38])) [0 <variable>._M_widen_ok+0 S1 A64])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (nil))

(jump_insn 99 98 100 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:867 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
        (nil)))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  8 [61.0%]  (fallthru)
;; Succ edge  9 [39.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  7 [61.0%]  (fallthru)
(note 100 99 101 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 1737 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:868 (set (reg:QI 0 ax [orig:125 D.40674 ] [125])
        (mem/s/j:QI (plus:DI (reg/f:DI 6 bp [orig:124 D.40676 ] [124])
                (const_int 67 [0x43])) [0 <variable>._M_widen+10 S1 A8])) 62 {*movqi_1} (nil))

(jump_insn 1737 101 1738 8 (set (pc)
        (label_ref 115)) 638 {jump} (nil))
;; End of basic block 8 -> ( 12)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  12 [100.0%] 

(barrier 1738 1737 104)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  7 [39.0%] 
(code_label 104 1738 105 9 427 "" [1 uses])

(note 105 104 106 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:869 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:124 D.40676 ] [124])) 89 {*movdi_1_rex64} (nil))

(call_insn 107 106 108 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:869 (call (mem:QI (symbol_ref:DI ("_ZNKSt5ctypeIcE13_M_widen_initEv") [flags 0x41]  <function_decl 0x7f4876526900 _M_widen_init>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 9 -> ( 10 147)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
(note 108 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg/f:DI 0 ax [orig:142 <variable>.D.15473._vptr.facet ] [142])
        (mem/s/f:DI (reg/f:DI 6 bp [orig:124 D.40676 ] [124]) [4 <variable>.D.15473._vptr.facet+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(note 110 109 111 10 NOTE_INSN_DELETED)

(insn 111 110 112 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg:SI 4 si)
        (const_int 10 [0xa])) 47 {*movsi_1} (nil))

(insn 112 111 113 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [orig:124 D.40676 ] [124])) 89 {*movdi_1_rex64} (nil))

(call_insn 113 112 115 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/locale_facets.h:870 (set (reg:QI 0 ax)
        (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 0 ax [orig:142 <variable>.D.15473._vptr.facet ] [142])
                        (const_int 48 [0x30])) [64 S8 A64]) [0 S1 A8])
            (const_int 0 [0x0]))) 940 {*call_value_1_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (nil))))
;; End of basic block 10 -> ( 12 147)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  12 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 10 8) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 115 113 116 12 428 "" [1 uses])

(note 116 115 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 119 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:SI 1 dx [orig:144 D.40674 ] [144])
        (sign_extend:SI (reg:QI 0 ax [orig:125 D.40674 ] [125]))) 133 {extendqisi2} (nil))

(insn 119 117 120 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:DI 4 si)
        (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) 89 {*movdi_1_rex64} (nil))

(insn 120 119 121 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:138 this ] [138])) 89 {*movdi_1_rex64} (nil))

(call_insn 121 120 122 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZSt7getlineIcSt11char_traitsIcESaIcEERSt13basic_istreamIT_T0_ES7_RSbIS4_S5_T1_ES4_") [flags 0x41]  <function_decl 0x7f48768ddc00 getline>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))
;; End of basic block 12 -> ( 13 147)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  13 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(debug_insn 123 122 124 13 Fasta_reader.cpp:55 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(debug_insn 124 123 125 13 Fasta_reader.cpp:55 (var_location:DI __pos (const_int 0 [0x0])) -1 (nil))

(debug_insn 125 124 126 13 Fasta_reader.cpp:55 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(debug_insn 126 125 127 13 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(debug_insn 127 126 128 13 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(insn 128 127 129 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 0 ax [orig:68 prephitmp.1453 ] [68])
        (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 129 128 130 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (var_location:DI this (plus:DI (reg/f:DI 0 ax [orig:68 prephitmp.1453 ] [68])
        (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 130 129 131 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:68 prephitmp.1453 ] [68])
                    (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 131 130 132 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3666 [0xe52])
        (nil)))
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  14 [63.3%]  (fallthru)
;; Succ edge  16 [36.7%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  13 [63.3%]  (fallthru)
(note 132 131 133 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) 89 {*movdi_1_rex64} (nil))

(call_insn 134 133 135 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (call (mem:QI (symbol_ref:DI ("_ZNSs12_M_leak_hardEv") [flags 0x41]  <function_decl 0x7f487679fa00 _M_leak_hard>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 14 -> ( 15 147)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  15 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
(note 135 134 136 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg/f:DI 0 ax [orig:68 prephitmp.1453 ] [68])
        (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 13 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  13 [36.7%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 137 136 138 16 429 "" [1 uses])

(note 138 137 139 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(debug_insn 139 138 140 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:746 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(insn 140 139 141 16 Fasta_reader.cpp:55 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/f:DI 0 ax [orig:68 prephitmp.1453 ] [68]) [0 S1 A8])
            (const_int 62 [0x3e]))) 10 {*cmpqi_1} (nil))

(jump_insn 141 140 142 16 Fasta_reader.cpp:55 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1734)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  17 [14.0%]  (fallthru)
;; Succ edge  18 [86.0%]  (dfs_back)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  16 [14.0%]  (fallthru)
(note 142 141 143 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 143 142 144 17 Fasta_reader.cpp:56 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 144 143 146 17 Fasta_reader.cpp:56 (var_location:DI __str (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(insn 146 144 147 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:796 (set (reg:DI 4 si)
        (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) 89 {*movdi_1_rex64} (nil))

(insn 147 146 148 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:796 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [276])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -32 [0xffffffffffffffe0]))
        (nil)))

(call_insn 148 147 1734 17 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:796 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs6appendERKSs") [flags 0x41]  <function_decl 0x7f48767ba200 append>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 17 -> ( 18 147)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  18 [100.0%]  (fallthru,dfs_back)
;; Succ edge  147 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 17 16 5) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru,dfs_back)
;; Pred edge  16 [86.0%]  (dfs_back)
;; Pred edge  5 [100.0%] 
(code_label 1734 148 1733 18 602 "" [2 uses])

(note 1733 1734 151 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 151 1733 152 18 Fasta_reader.cpp:53 (var_location:DI D.4294967257 (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
        (const_int 256 [0x100]))) -1 (nil))

(debug_insn 152 151 153 18 Fasta_reader.cpp:53 (var_location:DI this (debug_expr:DI D#39)) -1 (nil))

(debug_insn 153 152 154 18 (var_location:DI this (debug_expr:DI D#39)) -1 (nil))

(debug_insn 154 153 155 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:128 (var_location:SI D.4294967131 (mem/s/j:SI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
            (const_int 288 [0x120])) [0 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])) -1 (nil))

(debug_insn 155 154 156 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:181 (var_location:SI __a (debug_expr:SI D#165)) -1 (nil))

(debug_insn 156 155 157 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:181 (var_location:SI __b (const_int 2 [0x2])) -1 (nil))

(note 157 156 158 18 NOTE_INSN_DELETED)

(note 158 157 1837 18 NOTE_INSN_DELETED)

(insn 1837 158 160 18 Fasta_reader.cpp:53 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem/s:QI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 367 {*testqi_1_maybe_si} (nil))

(jump_insn 160 1837 161 18 Fasta_reader.cpp:53 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1458)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 18 -> ( 19 161)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  19 [29.0%]  (fallthru)
;; Succ edge  161 [71.0%]  (loop_exit)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  18 [29.0%]  (fallthru)
(note 161 160 162 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(debug_insn 162 161 163 19 Fasta_reader.cpp:53 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(debug_insn 163 162 164 19 Fasta_reader.cpp:53 (var_location:DI __pos (const_int 0 [0x0])) -1 (nil))

(debug_insn 164 163 165 19 Fasta_reader.cpp:53 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(debug_insn 165 164 166 19 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(debug_insn 166 165 167 19 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(insn 167 166 168 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 0 ax [orig:75 prephitmp.1419 ] [75])
        (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 168 167 169 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (var_location:DI this (plus:DI (reg/f:DI 0 ax [orig:75 prephitmp.1419 ] [75])
        (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 169 168 170 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/s:SI (plus:DI (reg/f:DI 0 ax [orig:75 prephitmp.1419 ] [75])
                    (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 170 169 171 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3666 [0xe52])
        (nil)))
;; End of basic block 19 -> ( 20 22)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  20 [63.3%]  (fallthru)
;; Succ edge  22 [36.7%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  19 [63.3%]  (fallthru)
(note 171 170 172 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) 89 {*movdi_1_rex64} (nil))

(call_insn 173 172 174 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (call (mem:QI (symbol_ref:DI ("_ZNSs12_M_leak_hardEv") [flags 0x41]  <function_decl 0x7f487679fa00 _M_leak_hard>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 20 -> ( 21 147)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  21 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  20 [100.0%]  (fallthru)
(note 174 173 175 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg/f:DI 0 ax [orig:75 prephitmp.1419 ] [75])
        (mem/s/f:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                (const_int 528 [0x210])) [32 <variable>._lastline._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 19 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  19 [36.7%] 
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 176 175 177 22 431 "" [1 uses])

(note 177 176 178 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(debug_insn 178 177 179 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:746 (var_location:DI this (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(insn 179 178 180 22 Fasta_reader.cpp:53 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/f:DI 0 ax [orig:75 prephitmp.1419 ] [75]) [0 S1 A8])
            (const_int 62 [0x3e]))) 10 {*cmpqi_1} (nil))

(jump_insn 180 179 181 22 Fasta_reader.cpp:53 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1458)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 22 -> ( 23 161)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  23 [72.0%]  (fallthru)
;; Succ edge  161 [28.0%]  (loop_exit)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 6 [bp] 17 [flags]
;; live  kill	

;; Pred edge  22 [72.0%]  (fallthru)
(note 181 180 182 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(debug_insn 182 181 183 23 Fasta_reader.cpp:54 (var_location:DI D.4294967136 (reg/f:DI 3 bx [orig:138 this ] [138])) -1 (nil))

(debug_insn 183 182 184 23 Fasta_reader.cpp:54 (var_location:DI __is (debug_expr:DI D#160)) -1 (nil))

(debug_insn 184 183 185 23 Fasta_reader.cpp:54 (var_location:DI __str (reg/f:DI 41 r12 [orig:136 D.33138 ] [136])) -1 (nil))

(debug_insn 185 184 186 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2540 (var_location:DI this (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
        (mem:DI (plus:DI (mem/s/f/j:DI (reg/f:DI 3 bx [orig:138 this ] [138]) [0 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
                (const_int -24 [0xffffffffffffffe8])) [0 S8 A64]))) -1 (nil))

(debug_insn 186 185 187 23 (var_location:QI __c (const_int 10 [0xa])) -1 (nil))

(insn 187 186 188 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (set (reg/f:DI 0 ax [orig:148 <variable>._filereader.D.23414._vptr.basic_istream ] [148])
        (mem/s/f:DI (reg/f:DI 3 bx [orig:138 this ] [138]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (reg/f:DI 3 bx [orig:138 this ] [138]) [4 <variable>._filereader.D.23414._vptr.basic_istream+0 S8 A64])
        (nil)))

(insn 188 187 189 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (set (reg:DI 0 ax [149])
        (mem:DI (plus:DI (reg/f:DI 0 ax [orig:148 <variable>._filereader.D.23414._vptr.basic_istream ] [148])
                (const_int -24 [0xffffffffffffffe8])) [14 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 189 188 190 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (set (reg/f:DI 6 bp [orig:124 D.40676 ] [124])
        (mem/s/f:DI (plus:DI (plus:DI (reg/f:DI 3 bx [orig:138 this ] [138])
                    (reg:DI 0 ax [149]))
                (const_int 240 [0xf0])) [38 <variable>._M_ctype+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 190 189 192 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:440 (var_location:DI __f (reg/f:DI 6 bp [orig:124 D.40676 ] [124])) -1 (nil))

(insn 192 190 193 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:124 D.40676 ] [124])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 193 192 1740 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:48 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1739)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 23 -> ( 24 7)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  24 [0.0%]  (fallthru,loop_exit)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  23 [0.0%]  (fallthru,loop_exit)
(note 1740 193 1741 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1741 1740 1742 24 (set (pc)
        (label_ref 191)) 638 {jump} (nil))
;; End of basic block 24 -> ( 6)
;; lr  out 	 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  6 [100.0%] 

(barrier 1742 1741 198)

;; Start of basic block ( 3) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 4 [si] 5 [di] 6 [bp]
;; live  kill	 17 [flags]

;; Pred edge  3 [71.0%] 
(code_label 198 1742 199 25 425 "" [1 uses])

(note 199 198 200 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(debug_insn 200 199 201 25 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 190 [0xbe]))) -1 (nil))

(debug_insn 201 200 202 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:101 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 190 [0xbe]))) -1 (nil))

(insn 202 201 203 25 Fasta_reader.cpp:69 (parallel [
            (set (reg/f:DI 1 dx [150])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 190 [0xbe])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 190 [0xbe]))
        (nil)))

(insn 203 202 205 25 Fasta_reader.cpp:69 (parallel [
            (set (reg/f:DI 6 bp [268])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 48 [0x30]))
        (nil)))

(insn 205 203 206 25 Fasta_reader.cpp:69 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <string_cst 0x7f48754840f0>)) 89 {*movdi_1_rex64} (nil))

(insn 206 205 207 25 Fasta_reader.cpp:69 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [268])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -144 [0xffffffffffffff70]))
        (nil)))

(call_insn 207 206 1743 25 Fasta_reader.cpp:69 (call (mem:QI (symbol_ref:DI ("_ZNSsC1EPKcRKSaIcE") [flags 0x41]  <function_decl 0x7f4876803a00 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 15 [0xf])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 25 -> ( 26 118)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  26 [100.0%]  (fallthru)
;; Succ edge  118 (ab,abcall,eh)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
(note 1743 207 1745 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1745 1743 1746 26 (set (pc)
        (label_ref 1744)) 638 {jump} (nil))
;; End of basic block 26 -> ( 100)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  100 [100.0%] 

(barrier 1746 1745 1832)

;; Start of basic block ( 162) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di] 6 [bp]
;; live  kill	 17 [flags]

;; Pred edge  162 [100.0%] 
(code_label 1832 1746 210 27 609 "" [1 uses])

(note 210 1832 211 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 213 27 Fasta_reader.cpp:64 (parallel [
            (set (reg/f:DI 6 bp [272])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 112 [0x70])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))
        (nil)))

(insn 213 211 214 27 Fasta_reader.cpp:64 (set (reg:DI 4 si)
        (reg/f:DI 3 bx [273])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -64 [0xffffffffffffffc0]))
        (nil)))

(insn 214 213 215 27 Fasta_reader.cpp:64 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [272])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -80 [0xffffffffffffffb0]))
        (nil)))

(call_insn 215 214 216 27 Fasta_reader.cpp:64 (call (mem:QI (symbol_ref:DI ("_Z17remove_whitespaceSs") [flags 0x41]  <function_decl 0x7f4875aa3200 remove_whitespace>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 3 [0x3])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 27 -> ( 28 36)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  28 [100.0%]  (fallthru)
;; Succ edge  36 (ab,abcall,eh)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru)
(note 216 215 217 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(debug_insn 217 216 218 28 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 218 217 221 28 (var_location:DI __str (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(insn 221 218 222 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:511 (set (reg:DI 4 si)
        (reg/f:DI 6 bp [272])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -80 [0xffffffffffffffb0]))
        (nil)))

(insn 222 221 223 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:511 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [276])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -32 [0xffffffffffffffe0]))
        (nil)))

(call_insn 223 222 224 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:511 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs6assignERKSs") [flags 0x41]  <function_decl 0x7f48767ba900 assign>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 28 -> ( 29 35)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  29 [100.0%]  (fallthru)
;; Succ edge  35 (ab,abcall,eh)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 5 [di] 6 [bp] 17 [flags]
;; live  in  	 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 6 [bp] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  28 [100.0%]  (fallthru)
(note 224 223 225 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(debug_insn 225 224 226 29 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 226 225 227 29 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 227 226 228 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 189 [0xbd]))) -1 (nil))

(debug_insn 228 227 229 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 229 228 230 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 230 229 231 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 231 230 232 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 232 231 233 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 233 232 234 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 234 233 235 29 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 235 234 236 29 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(insn 236 235 237 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:156 D.32983._M_dataplus._M_p ] [156])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 112 [0x70])) [32 D.32983._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 112 [0x70])) [32 D.32983._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 237 236 238 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                (plus:DI (reg/f:DI 5 di [orig:156 D.32983._M_dataplus._M_p ] [156])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [32 D.32983._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 238 237 239 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:123 D.40706 ] [123])) -1 (nil))

(debug_insn 239 238 240 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 189 [0xbd]))) -1 (nil))

(debug_insn 240 239 241 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 241 240 242 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
        (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
        (nil)))

(insn 242 241 243 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:123 D.40706 ] [123])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 243 242 244 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 298)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 29 -> ( 30 38)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  30 [0.0%]  (fallthru)
;; Succ edge  38 [100.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  29 [0.0%]  (fallthru)
(note 244 243 245 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(debug_insn 245 244 246 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967137 (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 246 245 247 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#159)) -1 (nil))

(debug_insn 247 246 248 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 248 247 249 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [157])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 249 248 250 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [157])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 250 249 251 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 259)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  31 [100.0%]  (fallthru)
;; Succ edge  32 [0.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  30 [100.0%]  (fallthru)
(note 251 250 252 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(debug_insn 252 251 253 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 253 252 254 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 254 253 255 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [158])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 255 254 1747 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:122 D.40738 ] [122])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [158])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1747 255 1748 31 (set (pc)
        (label_ref 267)) 638 {jump} (nil))
;; End of basic block 31 -> ( 33)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  33 [100.0%] 

(barrier 1748 1747 259)

;; Start of basic block ( 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  30 [0.0%] 
(code_label 259 1748 260 32 436 "" [1 uses])

(note 260 259 261 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(debug_insn 261 260 262 32 (var_location:DI __mem (debug_expr:DI D#159)) -1 (nil))

(debug_insn 262 261 263 32 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 263 262 264 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:121 __result ] [121])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 264 263 265 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:121 __result ] [121])) -1 (nil))

(insn 265 264 266 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [159])
                (plus:SI (reg/v:SI 0 ax [orig:121 __result ] [121])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 266 265 267 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:123 D.40706 ] [123])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [159])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:121 __result ] [121])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 32 -> ( 33)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%] 
(code_label 267 266 268 33 437 "" [1 uses])

(note 268 267 269 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 269 268 270 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:121 __result ] [121])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 270 269 271 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 298)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 33 -> ( 34 38)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  34 [19.1%]  (fallthru)
;; Succ edge  38 [80.9%] 

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  33 [19.1%]  (fallthru)
(note 271 270 272 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 272 271 275 34 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [160])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 189 [0xbd])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 189 [0xbd]))
        (nil)))

(call_insn 275 272 1749 34 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 1749 275 1750 34 (set (pc)
        (label_ref 298)) 638 {jump} (nil))
;; End of basic block 34 -> ( 38)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  38 [100.0%] 

(barrier 1750 1749 1667)

;; Start of basic block ( 28) -> 35
;; bb 35 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 35 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di]
;; live  kill	

;; Pred edge  28 (ab,abcall,eh)
(code_label/s 1667 1750 1670 35 595 "" [1 uses])

(note 1670 1667 1668 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 1668 1670 278 35 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 278 1668 281 35 "" NOTE_INSN_DELETED_LABEL 438)

(insn 281 278 282 35 Fasta_reader.cpp:64 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [272])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -80 [0xffffffffffffffb0]))
        (nil)))

(call_insn 282 281 1751 35 Fasta_reader.cpp:64 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 5 [0x5])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1751 282 1752 35 (set (pc)
        (label_ref 285)) 638 {jump} (nil))
;; End of basic block 35 -> ( 37)
;; lr  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  37 [100.0%] 

(barrier 1752 1751 1671)

;; Start of basic block ( 27) -> 36
;; bb 36 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 36 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

;; Pred edge  27 (ab,abcall,eh)
(code_label/s 1671 1752 1674 36 596 "" [1 uses])

(note 1674 1671 1672 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 1672 1674 285 36 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 36 -> ( 37)
;; lr  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 36 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%] 
(code_label/s 285 1672 286 37 439 "" [2 uses])

(note 286 285 288 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 288 286 289 37 Fasta_reader.cpp:64 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [273])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -64 [0xffffffffffffffc0]))
        (nil)))

(call_insn 289 288 1753 37 Fasta_reader.cpp:64 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 6 [0x6])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1753 289 1754 37 (set (pc)
        (label_ref 1297)) 638 {jump} (nil))
;; End of basic block 37 -> ( 148)
;; lr  out 	 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  148 [100.0%] 

(barrier 1754 1753 298)

;; Start of basic block ( 33 29 34) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  33 [80.9%] 
;; Pred edge  29 [100.0%] 
;; Pred edge  34 [100.0%] 
(code_label 298 1754 1504 38 444 "" [3 uses])

(note 1504 298 299 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(debug_insn 299 1504 300 38 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 189 [0xbd]))) -1 (nil))

(debug_insn 300 299 301 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 189 [0xbd]))) -1 (nil))

(debug_insn 301 300 302 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 302 301 303 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 303 302 304 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 304 303 305 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 305 304 306 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 306 305 307 38 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 128 [0x80]))) -1 (nil))

(debug_insn 307 306 308 38 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 128 [0x80]))) -1 (nil))

(debug_insn 308 307 309 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 188 [0xbc]))) -1 (nil))

(debug_insn 309 308 310 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 128 [0x80]))) -1 (nil))

(debug_insn 310 309 311 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 311 310 312 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 312 311 313 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 313 312 314 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 314 313 315 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 315 314 316 38 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 128 [0x80]))) -1 (nil))

(debug_insn 316 315 317 38 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 128 [0x80]))) -1 (nil))

(insn 317 316 318 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:165 D.32982._M_dataplus._M_p ] [165])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 128 [0x80])) [32 D.32982._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 128 [0x80])) [32 D.32982._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 318 317 319 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                (plus:DI (reg/f:DI 5 di [orig:165 D.32982._M_dataplus._M_p ] [165])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [32 D.32982._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 319 318 320 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:120 D.40752 ] [120])) -1 (nil))

(debug_insn 320 319 321 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 188 [0xbc]))) -1 (nil))

(debug_insn 321 320 322 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 322 321 323 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
            (reg/f:DI 5 di [orig:120 D.40752 ] [120]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:120 D.40752 ] [120]))
        (nil)))

(jump_insn 323 322 324 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 362)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 38 -> ( 39 44)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  39 [0.0%]  (fallthru)
;; Succ edge  44 [100.0%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  38 [0.0%]  (fallthru)
(note 324 323 325 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(debug_insn 325 324 326 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967138 (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 326 325 327 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#158)) -1 (nil))

(debug_insn 327 326 328 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 328 327 329 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [166])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 329 328 330 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [166])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 330 329 331 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 339)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 39 -> ( 40 41)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  40 [100.0%]  (fallthru)
;; Succ edge  41 [0.0%] 

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  39 [100.0%]  (fallthru)
(note 331 330 332 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(debug_insn 332 331 333 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 333 332 334 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 334 333 335 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [167])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 335 334 1755 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:119 D.40784 ] [119])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [167])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1755 335 1756 40 (set (pc)
        (label_ref 347)) 638 {jump} (nil))
;; End of basic block 40 -> ( 42)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  42 [100.0%] 

(barrier 1756 1755 339)

;; Start of basic block ( 39) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  39 [0.0%] 
(code_label 339 1756 340 41 446 "" [1 uses])

(note 340 339 341 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(debug_insn 341 340 342 41 (var_location:DI __mem (debug_expr:DI D#158)) -1 (nil))

(debug_insn 342 341 343 41 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 343 342 344 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:118 __result ] [118])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 344 343 345 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:118 __result ] [118])) -1 (nil))

(insn 345 344 346 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [168])
                (plus:SI (reg/v:SI 0 ax [orig:118 __result ] [118])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 346 345 347 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:120 D.40752 ] [120])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [168])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:118 __result ] [118])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 41 -> ( 42)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  42 [100.0%]  (fallthru)

;; Start of basic block ( 41 40) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  40 [100.0%] 
(code_label 347 346 348 42 447 "" [1 uses])

(note 348 347 349 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 349 348 350 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:118 __result ] [118])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 350 349 351 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 362)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 42 -> ( 43 44)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  43 [19.1%]  (fallthru)
;; Succ edge  44 [80.9%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  42 [19.1%]  (fallthru)
(note 351 350 352 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 352 351 355 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [169])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 188 [0xbc])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 188 [0xbc]))
        (nil)))

(call_insn 355 352 362 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 43 -> ( 44)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 43 38 42) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 41 [r12]
;; live  in  	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  38 [100.0%] 
;; Pred edge  42 [80.9%] 
(code_label 362 355 1509 44 452 "" [2 uses])

(note 1509 362 363 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(debug_insn 363 1509 364 44 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 188 [0xbc]))) -1 (nil))

(debug_insn 364 363 365 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 188 [0xbc]))) -1 (nil))

(debug_insn 365 364 366 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 128 [0x80]))) -1 (nil))

(debug_insn 366 365 367 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 367 366 368 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 368 367 369 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 369 368 370 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 370 369 371 44 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 371 370 372 44 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 372 371 373 44 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 373 372 374 44 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(insn 374 373 375 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (nil))

(insn 375 374 376 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 0 ax [orig:76 prephitmp.1417 ] [76])
                (plus:DI (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(debug_insn 376 375 377 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (var_location:DI this (reg/f:DI 0 ax [orig:76 prephitmp.1417 ] [76])) -1 (nil))

(insn 377 376 378 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/s:SI (plus:DI (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
                    (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 378 377 379 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1468)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3666 [0xe52])
        (nil)))
;; End of basic block 44 -> ( 45 163)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  45 [63.3%]  (fallthru)
;; Succ edge  163 [36.7%] 

;; Start of basic block ( 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  44 [63.3%]  (fallthru)
(note 379 378 381 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 381 379 382 45 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [276])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -32 [0xffffffffffffffe0]))
        (nil)))

(call_insn 382 381 383 45 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (call (mem:QI (symbol_ref:DI ("_ZNSs12_M_leak_hardEv") [flags 0x41]  <function_decl 0x7f487679fa00 _M_leak_hard>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 45 -> ( 46 147)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  46 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh)

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 41 [r12]
;; live  in  	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  45 [100.0%]  (fallthru)
(note 383 382 384 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(debug_insn 384 383 385 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:556 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(insn 385 384 386 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (nil))

(debug_insn 386 385 387 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:557 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 387 386 388 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:557 (var_location:DI __i (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 388 387 389 46 Fasta_reader.cpp:65 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 389 388 390 46 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 390 389 391 46 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 391 390 392 46 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(insn 392 391 393 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 0 ax [orig:76 prephitmp.1417 ] [76])
                (plus:DI (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(debug_insn 393 392 394 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (var_location:DI this (reg/f:DI 0 ax [orig:76 prephitmp.1417 ] [76])) -1 (nil))

(insn 394 393 395 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/s:SI (plus:DI (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])
                    (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 395 394 396 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1468)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 14 [0xe])
        (nil)))
;; End of basic block 46 -> ( 47 163)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  47 [99.9%]  (fallthru)
;; Succ edge  163 [0.1%] 

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  46 [99.9%]  (fallthru)
(note 396 395 398 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 398 396 399 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [276])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -32 [0xffffffffffffffe0]))
        (nil)))

(call_insn 399 398 400 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (call (mem:QI (symbol_ref:DI ("_ZNSs12_M_leak_hardEv") [flags 0x41]  <function_decl 0x7f487679fa00 _M_leak_hard>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 47 -> ( 48 147)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  48 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh)

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 1 [dx] 3 [bx] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 3 [bx] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  47 [100.0%]  (fallthru)
(note 400 399 401 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(debug_insn 401 400 402 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:575 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(insn 402 401 403 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (nil))

(debug_insn 403 402 404 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:576 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 404 403 405 48 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 405 404 1842 48 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(insn 1842 405 407 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:576 (set (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
        (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])) 89 {*movdi_1_rex64} (nil))

(insn 407 1842 408 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:576 (parallel [
            (set (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
                (plus:DI (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
                    (mem/s:DI (plus:DI (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
                            (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(debug_insn 408 407 409 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:576 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 409 408 410 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:576 (var_location:DI __i (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 410 409 411 48 Fasta_reader.cpp:65 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 411 410 412 48 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 412 411 413 48 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 413 412 414 48 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 414 413 415 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 415 414 416 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/s:SI (plus:DI (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
                    (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 416 415 417 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 423)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 14 [0xe])
        (nil)))
;; End of basic block 48 -> ( 49 51)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  49 [99.9%]  (fallthru)
;; Succ edge  51 [0.1%] 

;; Start of basic block ( 48) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  48 [99.9%]  (fallthru)
(note 417 416 419 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 419 417 420 49 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [276])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -32 [0xffffffffffffffe0]))
        (nil)))

(call_insn 420 419 421 49 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (call (mem:QI (symbol_ref:DI ("_ZNSs12_M_leak_hardEv") [flags 0x41]  <function_decl 0x7f487679fa00 _M_leak_hard>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 49 -> ( 50 147)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  50 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh)

;; Start of basic block ( 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 1 [dx]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx]
;; live  kill	

;; Pred edge  49 [100.0%]  (fallthru)
(note 421 420 422 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 422 421 423 50 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 50 -> ( 51)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 48 50 163) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  48 [0.1%] 
;; Pred edge  50 [100.0%]  (fallthru)
;; Pred edge  163 [100.0%] 
(code_label 423 422 424 51 454 "" [2 uses])

(note 424 423 425 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(debug_insn 425 424 426 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:556 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 426 425 427 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:557 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 427 426 428 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:557 (var_location:DI __i (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 428 427 429 51 (var_location:DI __first$_M_current (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])) -1 (nil))

(debug_insn 429 428 430 51 (var_location:DI __last$_M_current (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])) -1 (nil))

(debug_insn 430 429 431 51 (var_location:DI __result$_M_current (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])) -1 (nil))

(debug_insn 431 430 433 51 (var_location:DI __unary_op (symbol_ref:DI ("toupper") [flags 0x41]  <function_decl 0x7f4877846d00 toupper>)) -1 (nil))

(debug_insn 433 431 435 51 (var_location:DI __last$_M_current (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])) -1 (nil))

(debug_insn 435 433 436 51 (var_location:DI __result$_M_current (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])) -1 (nil))

(debug_insn 436 435 437 51 (var_location:DI __first$_M_current (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])) -1 (nil))

(debug_insn 437 436 438 51 (var_location:DI __lhs (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 438 437 439 51 (var_location:DI __rhs (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 439 438 440 51 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 440 439 441 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_iterator.h:785 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 441 440 442 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4702 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
            (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 442 441 466 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4702 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 469)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil)))
;; End of basic block 51 -> ( 53 54)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  53 [91.0%]  (fallthru)
;; Succ edge  54 [9.0%] 

;; Start of basic block ( 53 51) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 17 [flags] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  53 [91.0%]  (dfs_back)
;; Pred edge  51 [91.0%]  (fallthru)
(code_label 466 442 446 53 456 "" [1 uses])

(note 446 466 447 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(debug_insn 447 446 448 53 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 448 447 449 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4703 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 449 448 1840 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4703 (set (reg:SI 5 di [173])
        (sign_extend:SI (mem:QI (reg:DI 1 dx [orig:74 ivtmp.1445 ] [74]) [0 S1 A8]))) 133 {extendqisi2} (nil))

(insn 1840 449 451 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4703 (set (mem/c:DI (reg/f:DI 7 sp) [88 S8 A64])
        (reg:DI 1 dx)) 89 {*movdi_1_rex64} (nil))

(call_insn/i 451 1840 453 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4703 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("toupper") [flags 0x41]  <function_decl 0x7f4877846d00 toupper>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))

(insn 453 451 454 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4703 (set (mem:QI (reg:DI 41 r12 [orig:73 ivtmp.1446 ] [73]) [0 S1 A8])
        (reg:QI 0 ax [orig:127 D.37791 ] [127])) 62 {*movqi_1} (nil))

(debug_insn 454 453 456 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4703 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 456 454 458 53 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 458 456 459 53 (var_location:DI __result$_M_current (debug_expr:DI D#162)) -1 (nil))

(debug_insn 459 458 460 53 (var_location:DI __first$_M_current (debug_expr:DI D#161)) -1 (nil))

(debug_insn 460 459 461 53 (var_location:DI __lhs (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 461 460 462 53 (var_location:DI __rhs (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 462 461 463 53 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 463 462 1841 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_iterator.h:785 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 1841 463 464 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4703 (set (reg:DI 1 dx)
        (mem/c:DI (reg/f:DI 7 sp) [88 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 464 1841 465 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4703 (parallel [
            (set (reg:DI 1 dx [orig:74 ivtmp.1445 ] [74])
                (plus:DI (reg:DI 1 dx [orig:74 ivtmp.1445 ] [74])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 465 464 467 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4703 (parallel [
            (set (reg:DI 41 r12 [orig:73 ivtmp.1446 ] [73])
                (plus:DI (reg:DI 41 r12 [orig:73 ivtmp.1446 ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 467 465 468 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4702 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
            (reg:DI 1 dx [orig:74 ivtmp.1445 ] [74]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 468 467 469 53 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_algo.h:4702 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 466)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 53 -> ( 53 54)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  53 [91.0%]  (dfs_back)
;; Succ edge  54 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 53 51) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

;; Pred edge  53 [9.0%]  (fallthru,loop_exit)
;; Pred edge  51 [9.0%] 
(code_label 469 468 470 54 455 "" [1 uses])

(note 470 469 472 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(note 472 470 473 54 NOTE_INSN_DELETED)

(insn 473 472 474 54 Fasta_reader.cpp:66 (set (reg:DI 4 si)
        (reg/f:DI 42 r13 [276])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -32 [0xffffffffffffffe0]))
        (nil)))

(insn 474 473 475 54 Fasta_reader.cpp:66 (set (reg:DI 5 di)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 80 [0x50]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 80 [0x50]))
        (nil)))

(call_insn 475 474 476 54 Fasta_reader.cpp:66 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 54 -> ( 55 147)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  55 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh)

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  54 [100.0%]  (fallthru)
(note 476 475 478 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 478 476 479 55 Fasta_reader.cpp:66 (parallel [
            (set (reg/f:DI 41 r12 [271])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 96 [0x60])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 96 [0x60]))
        (nil)))

(insn 479 478 480 55 Fasta_reader.cpp:66 (set (reg:DI 4 si)
        (reg/f:DI 44 r15 [275])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))

(insn 480 479 481 55 Fasta_reader.cpp:66 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [271])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(call_insn 481 480 482 55 Fasta_reader.cpp:66 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 7 [0x7])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 55 -> ( 56 65)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  56 [100.0%]  (fallthru)
;; Succ edge  65 (ab,abcall,eh)

;; Start of basic block ( 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 3 [bx] 4 [si] 5 [di]
;; live  kill	 17 [flags]

;; Pred edge  55 [100.0%]  (fallthru)
(note 482 481 485 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 485 482 486 56 Fasta_reader.cpp:66 (parallel [
            (set (reg/f:DI 3 bx [274])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 486 485 487 56 Fasta_reader.cpp:66 (set (reg:DI 1 dx)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 80 [0x50]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 80 [0x50]))
        (nil)))

(insn 487 486 488 56 Fasta_reader.cpp:66 (set (reg:DI 4 si)
        (reg/f:DI 41 r12 [271])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(insn 488 487 489 56 Fasta_reader.cpp:66 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [274])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))

(call_insn 489 488 1757 56 Fasta_reader.cpp:66 (call (mem:QI (symbol_ref:DI ("_ZN11Fasta_entryC1ESsSs") [flags 0x41]  <function_decl 0x7f4875ed9600 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 8 [0x8])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 56 -> ( 57 58)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  57 [100.0%]  (fallthru)
;; Succ edge  58 (ab,abcall,eh)

;; Start of basic block ( 56) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  56 [100.0%]  (fallthru)
(note 1757 489 1759 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1759 1757 1760 57 (set (pc)
        (label_ref 1758)) 638 {jump} (nil))
;; End of basic block 57 -> ( 59)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  59 [100.0%] 

(barrier 1760 1759 1659)

;; Start of basic block ( 56) -> 58
;; bb 58 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 58 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 7 [sp] 16 [argp] 41 [r12] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di]
;; live  kill	

;; Pred edge  56 (ab,abcall,eh)
(code_label/s 1659 1760 1662 58 593 "" [1 uses])

(note 1662 1659 1660 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 1660 1662 492 58 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 492 1660 495 58 "" NOTE_INSN_DELETED_LABEL 458)

(insn 495 492 496 58 Fasta_reader.cpp:66 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [271])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(call_insn 496 495 1761 58 Fasta_reader.cpp:66 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 9 [0x9])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1761 496 1762 58 (set (pc)
        (label_ref 553)) 638 {jump} (nil))
;; End of basic block 58 -> ( 66)
;; lr  out 	 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  66 [100.0%] 

(barrier 1762 1761 1758)

;; Start of basic block ( 57) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  57 [100.0%] 
(code_label 1758 1762 500 59 605 "" [1 uses])

(note 500 1758 501 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(debug_insn 501 500 502 59 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(debug_insn 502 501 503 59 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(debug_insn 503 502 504 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 187 [0xbb]))) -1 (nil))

(debug_insn 504 503 505 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(debug_insn 505 504 506 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 506 505 507 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 507 506 508 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 508 507 509 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 509 508 510 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 510 509 511 59 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(debug_insn 511 510 512 59 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(insn 512 511 513 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:182 D.33089._M_dataplus._M_p ] [182])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 96 [0x60])) [32 D.33089._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 96 [0x60])) [32 D.33089._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 513 512 514 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                (plus:DI (reg/f:DI 5 di [orig:182 D.33089._M_dataplus._M_p ] [182])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [32 D.33089._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 514 513 515 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:116 D.40857 ] [116])) -1 (nil))

(debug_insn 515 514 516 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 187 [0xbb]))) -1 (nil))

(debug_insn 516 515 517 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 517 516 518 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
            (reg/f:DI 5 di [orig:116 D.40857 ] [116]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:116 D.40857 ] [116]))
        (nil)))

(jump_insn 518 517 519 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 566)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 59 -> ( 60 67)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  60 [0.0%]  (fallthru)
;; Succ edge  67 [100.0%] 

;; Start of basic block ( 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  59 [0.0%]  (fallthru)
(note 519 518 520 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(debug_insn 520 519 521 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967139 (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 521 520 522 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#157)) -1 (nil))

(debug_insn 522 521 523 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 523 522 524 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [183])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 524 523 525 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [183])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 525 524 526 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 534)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 60 -> ( 61 62)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  61 [100.0%]  (fallthru)
;; Succ edge  62 [0.0%] 

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  60 [100.0%]  (fallthru)
(note 526 525 527 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(debug_insn 527 526 528 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 528 527 529 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 529 528 530 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [184])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 530 529 1763 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:115 D.40889 ] [115])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [184])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1763 530 1764 61 (set (pc)
        (label_ref 542)) 638 {jump} (nil))
;; End of basic block 61 -> ( 63)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  63 [100.0%] 

(barrier 1764 1763 534)

;; Start of basic block ( 60) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  60 [0.0%] 
(code_label 534 1764 535 62 460 "" [1 uses])

(note 535 534 536 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(debug_insn 536 535 537 62 (var_location:DI __mem (debug_expr:DI D#157)) -1 (nil))

(debug_insn 537 536 538 62 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 538 537 539 62 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:114 __result ] [114])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 539 538 540 62 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:114 __result ] [114])) -1 (nil))

(insn 540 539 541 62 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [185])
                (plus:SI (reg/v:SI 0 ax [orig:114 __result ] [114])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 541 540 542 62 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:116 D.40857 ] [116])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [185])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:114 __result ] [114])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 62 -> ( 63)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 62 61) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  62 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%] 
(code_label 542 541 543 63 461 "" [1 uses])

(note 543 542 544 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 544 543 545 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:114 __result ] [114])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 545 544 546 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 566)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 63 -> ( 64 67)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  64 [19.1%]  (fallthru)
;; Succ edge  67 [80.9%] 

;; Start of basic block ( 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  63 [19.1%]  (fallthru)
(note 546 545 547 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 547 546 550 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [186])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 187 [0xbb])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 187 [0xbb]))
        (nil)))

(call_insn 550 547 1765 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 1765 550 1766 64 (set (pc)
        (label_ref 566)) 638 {jump} (nil))
;; End of basic block 64 -> ( 67)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  67 [100.0%] 

(barrier 1766 1765 1663)

;; Start of basic block ( 55) -> 65
;; bb 65 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 65 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

;; Pred edge  55 (ab,abcall,eh)
(code_label/s 1663 1766 1666 65 594 "" [1 uses])

(note 1666 1663 1664 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 1664 1666 553 65 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 65 -> ( 66)
;; lr  out 	 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  66 [100.0%]  (fallthru)

;; Start of basic block ( 65 58) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  65 [100.0%]  (fallthru)
;; Pred edge  58 [100.0%] 
(code_label/s 553 1664 554 66 462 "" [2 uses])

(note 554 553 556 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 556 554 557 66 Fasta_reader.cpp:66 (set (reg:DI 5 di)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 80 [0x50]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 80 [0x50]))
        (nil)))

(call_insn 557 556 1767 66 Fasta_reader.cpp:66 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 12 [0xc])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1767 557 1768 66 (set (pc)
        (label_ref 1297)) 638 {jump} (nil))
;; End of basic block 66 -> ( 148)
;; lr  out 	 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  148 [100.0%] 

(barrier 1768 1767 566)

;; Start of basic block ( 63 59 64) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  63 [80.9%] 
;; Pred edge  59 [100.0%] 
;; Pred edge  64 [100.0%] 
(code_label 566 1768 1515 67 467 "" [3 uses])

(note 1515 566 567 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(debug_insn 567 1515 568 67 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 187 [0xbb]))) -1 (nil))

(debug_insn 568 567 569 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 187 [0xbb]))) -1 (nil))

(debug_insn 569 568 570 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(debug_insn 570 569 571 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 571 570 572 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 572 571 573 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 573 572 574 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 574 573 575 67 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 575 574 576 67 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 576 575 577 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 186 [0xba]))) -1 (nil))

(debug_insn 577 576 578 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 578 577 579 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 579 578 580 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 580 579 581 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 581 580 582 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 582 581 583 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 583 582 584 67 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 584 583 585 67 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(insn 585 584 586 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:188 D.33090._M_dataplus._M_p ] [188])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 80 [0x50])) [32 D.33090._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 80 [0x50])) [32 D.33090._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 586 585 587 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                (plus:DI (reg/f:DI 5 di [orig:188 D.33090._M_dataplus._M_p ] [188])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -112 [0xffffffffffffff90])) [32 D.33090._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 587 586 588 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:113 D.40903 ] [113])) -1 (nil))

(debug_insn 588 587 589 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 186 [0xba]))) -1 (nil))

(debug_insn 589 588 590 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 590 589 591 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
            (reg/f:DI 5 di [orig:113 D.40903 ] [113]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:113 D.40903 ] [113]))
        (nil)))

(jump_insn 591 590 592 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 630)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 67 -> ( 68 73)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  68 [0.0%]  (fallthru)
;; Succ edge  73 [100.0%] 

;; Start of basic block ( 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  67 [0.0%]  (fallthru)
(note 592 591 593 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(debug_insn 593 592 594 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967140 (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 594 593 595 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#156)) -1 (nil))

(debug_insn 595 594 596 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 596 595 597 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [189])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 597 596 598 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [189])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 598 597 599 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 607)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 68 -> ( 69 70)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  69 [100.0%]  (fallthru)
;; Succ edge  70 [0.0%] 

;; Start of basic block ( 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  68 [100.0%]  (fallthru)
(note 599 598 600 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(debug_insn 600 599 601 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 601 600 602 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 602 601 603 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [190])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 603 602 1769 69 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:112 D.40935 ] [112])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [190])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1769 603 1770 69 (set (pc)
        (label_ref 615)) 638 {jump} (nil))
;; End of basic block 69 -> ( 71)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  71 [100.0%] 

(barrier 1770 1769 607)

;; Start of basic block ( 68) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  68 [0.0%] 
(code_label 607 1770 608 70 469 "" [1 uses])

(note 608 607 609 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(debug_insn 609 608 610 70 (var_location:DI __mem (debug_expr:DI D#156)) -1 (nil))

(debug_insn 610 609 611 70 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 611 610 612 70 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:111 __result ] [111])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 612 611 613 70 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:111 __result ] [111])) -1 (nil))

(insn 613 612 614 70 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [191])
                (plus:SI (reg/v:SI 0 ax [orig:111 __result ] [111])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 614 613 615 70 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:113 D.40903 ] [113])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [191])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:111 __result ] [111])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 70 -> ( 71)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 70 69) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  70 [100.0%]  (fallthru)
;; Pred edge  69 [100.0%] 
(code_label 615 614 616 71 470 "" [1 uses])

(note 616 615 617 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 617 616 618 71 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:111 __result ] [111])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 618 617 619 71 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 630)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 71 -> ( 72 73)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  72 [19.1%]  (fallthru)
;; Succ edge  73 [80.9%] 

;; Start of basic block ( 71) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  71 [19.1%]  (fallthru)
(note 619 618 620 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 620 619 623 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [192])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 186 [0xba])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 186 [0xba]))
        (nil)))

(call_insn 623 620 630 72 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 72 -> ( 73)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 72 67 71) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

;; Pred edge  72 [100.0%]  (fallthru)
;; Pred edge  67 [100.0%] 
;; Pred edge  71 [80.9%] 
(code_label 630 623 1520 73 475 "" [2 uses])

(note 1520 630 631 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(debug_insn 631 1520 632 73 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 186 [0xba]))) -1 (nil))

(debug_insn 632 631 633 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 186 [0xba]))) -1 (nil))

(debug_insn 633 632 634 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 634 633 635 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 635 634 636 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 636 635 637 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 637 636 639 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 639 637 640 73 Fasta_reader.cpp:67 (var_location:DI this (reg/f:DI 43 r14 [orig:137 <result> ] [137])) -1 (nil))

(debug_insn 640 639 643 73 Fasta_reader.cpp:67 (var_location:DI D.40943 (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(insn 643 640 644 73 Fasta_entry.hpp:8 (set (reg:DI 4 si)
        (reg/f:DI 3 bx [274])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))

(insn 644 643 645 73 Fasta_entry.hpp:8 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [orig:137 <result> ] [137])) 89 {*movdi_1_rex64} (nil))

(call_insn 645 644 646 73 Fasta_entry.hpp:8 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 13 [0xd])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 73 -> ( 74 80)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  74 [100.0%]  (fallthru)
;; Succ edge  80 (ab,abcall,eh)

;; Start of basic block ( 73) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  73 [100.0%]  (fallthru)
(note 646 645 647 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 647 646 649 74 Fasta_entry.hpp:8 (parallel [
            (set (reg/f:DI 41 r12 [orig:110 D.40950 ] [110])
                (plus:DI (reg/f:DI 43 r14 [orig:137 <result> ] [137])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 649 647 651 74 Fasta_entry.hpp:8 (parallel [
            (set (reg/f:DI 4 si [195])
                (plus:DI (reg/f:DI 3 bx [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 651 649 652 74 Fasta_entry.hpp:8 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [orig:110 D.40950 ] [110])) 89 {*movdi_1_rex64} (nil))

(call_insn 652 651 653 74 Fasta_entry.hpp:8 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 85 [0x55])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 74 -> ( 75 78)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  75 [100.0%]  (fallthru)
;; Succ edge  78 (ab,abcall,eh)

;; Start of basic block ( 74) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	 17 [flags]

;; Pred edge  74 [100.0%]  (fallthru)
(note 653 652 655 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(insn 655 653 656 75 Fasta_entry.hpp:8 (parallel [
            (set (reg/f:DI 4 si [197])
                (plus:DI (reg/f:DI 3 bx [274])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 656 655 659 75 Fasta_entry.hpp:8 (parallel [
            (set (reg/f:DI 5 di [198])
                (plus:DI (reg/f:DI 43 r14 [orig:137 <result> ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(call_insn 659 656 1771 75 Fasta_entry.hpp:8 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 86 [0x56])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 75 -> ( 76 77)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  76 [100.0%]  (fallthru)
;; Succ edge  77 (ab,abcall,eh)

;; Start of basic block ( 75) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	
;; live  kill	

;; Pred edge  75 [100.0%]  (fallthru)
(note 1771 659 1773 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1773 1771 1774 76 (set (pc)
        (label_ref 1772)) 638 {jump} (nil))
;; End of basic block 76 -> ( 82)
;; lr  out 	 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  82 [100.0%] 

(barrier 1774 1773 1627)

;; Start of basic block ( 75) -> 77
;; bb 77 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 77 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di]
;; live  kill	

;; Pred edge  75 (ab,abcall,eh)
(code_label/s 1627 1774 1630 77 585 "" [1 uses])

(note 1630 1627 1628 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 1628 1630 662 77 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 662 1628 664 77 "" NOTE_INSN_DELETED_LABEL 477)

(insn 664 662 665 77 Fasta_entry.hpp:8 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [orig:110 D.40950 ] [110])) 89 {*movdi_1_rex64} (nil))

(call_insn 665 664 1775 77 Fasta_entry.hpp:8 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 87 [0x57])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1775 665 1776 77 (set (pc)
        (label_ref 668)) 638 {jump} (nil))
;; End of basic block 77 -> ( 79)
;; lr  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  79 [100.0%] 

(barrier 1776 1775 1631)

;; Start of basic block ( 74) -> 78
;; bb 78 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 78 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

;; Pred edge  74 (ab,abcall,eh)
(code_label/s 1631 1776 1634 78 586 "" [1 uses])

(note 1634 1631 1632 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 1632 1634 668 78 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 78 -> ( 79)
;; lr  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 78 77) -> 79
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  78 [100.0%]  (fallthru)
;; Pred edge  77 [100.0%] 
(code_label/s 668 1632 669 79 478 "" [2 uses])

(note 669 668 670 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn 670 669 671 79 Fasta_entry.hpp:8 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [orig:137 <result> ] [137])) 89 {*movdi_1_rex64} (nil))

(call_insn 671 670 1777 79 Fasta_entry.hpp:8 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 88 [0x58])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1777 671 1778 79 (set (pc)
        (label_ref 674)) 638 {jump} (nil))
;; End of basic block 79 -> ( 81)
;; lr  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  81 [100.0%] 

(barrier 1778 1777 1655)

;; Start of basic block ( 73) -> 80
;; bb 80 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 80 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

;; Pred edge  73 (ab,abcall,eh)
(code_label/s 1655 1778 1658 80 592 "" [1 uses])

(note 1658 1655 1656 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 1656 1658 674 80 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 80 -> ( 81)
;; lr  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  81 [100.0%]  (fallthru)

;; Start of basic block ( 80 79) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  80 [100.0%]  (fallthru)
;; Pred edge  79 [100.0%] 
(code_label/s 674 1656 675 81 479 "" [2 uses])

(note 675 674 677 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(insn 677 675 678 81 Fasta_reader.cpp:67 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [274])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))

(call_insn 678 677 1779 81 Fasta_reader.cpp:67 (call (mem:QI (symbol_ref/i:DI ("_ZN11Fasta_entryD1Ev") [flags 0x1]  <function_decl 0x7f4875743b00 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1779 678 1780 81 (set (pc)
        (label_ref 1297)) 638 {jump} (nil))
;; End of basic block 81 -> ( 148)
;; lr  out 	 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  148 [100.0%] 

(barrier 1780 1779 1772)

;; Start of basic block ( 76) -> 82
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  76 [100.0%] 
(code_label 1772 1780 682 82 606 "" [1 uses])

(note 682 1772 683 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(debug_insn 683 682 684 82 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 684 683 685 82 Fasta_entry.hpp:8 (var_location:DI D.4294967155 (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 685 684 686 82 Fasta_entry.hpp:8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 686 685 687 82 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 687 686 688 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 185 [0xb9]))) -1 (nil))

(debug_insn 688 687 689 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 689 688 690 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 690 689 691 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 691 690 692 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 692 691 693 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 693 692 694 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 694 693 695 82 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 695 694 696 82 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(insn 696 695 697 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:200 fe._sequence._M_dataplus._M_p ] [200])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [32 fe._sequence._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [32 fe._sequence._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 697 696 698 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                (plus:DI (reg/f:DI 5 di [orig:200 fe._sequence._M_dataplus._M_p ] [200])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -160 [0xffffffffffffff60])) [32 fe._sequence._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 698 697 699 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:108 D.40978 ] [108])) -1 (nil))

(debug_insn 699 698 700 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 185 [0xb9]))) -1 (nil))

(debug_insn 700 699 701 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 701 700 702 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
            (reg/f:DI 5 di [orig:108 D.40978 ] [108]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:108 D.40978 ] [108]))
        (nil)))

(jump_insn 702 701 703 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 741)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 82 -> ( 83 88)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  83 [0.0%]  (fallthru)
;; Succ edge  88 [100.0%] 

;; Start of basic block ( 82) -> 83
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  82 [0.0%]  (fallthru)
(note 703 702 704 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(debug_insn 704 703 705 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967143 (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 705 704 706 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#153)) -1 (nil))

(debug_insn 706 705 707 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 707 706 708 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [201])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 708 707 709 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [201])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 709 708 710 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 718)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 83 -> ( 84 85)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  84 [100.0%]  (fallthru)
;; Succ edge  85 [0.0%] 

;; Start of basic block ( 83) -> 84
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  83 [100.0%]  (fallthru)
(note 710 709 711 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(debug_insn 711 710 712 84 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 712 711 713 84 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 713 712 714 84 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [202])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 714 713 1781 84 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:107 D.41010 ] [107])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [202])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1781 714 1782 84 (set (pc)
        (label_ref 726)) 638 {jump} (nil))
;; End of basic block 84 -> ( 86)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  86 [100.0%] 

(barrier 1782 1781 718)

;; Start of basic block ( 83) -> 85
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  83 [0.0%] 
(code_label 718 1782 719 85 481 "" [1 uses])

(note 719 718 720 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(debug_insn 720 719 721 85 (var_location:DI __mem (debug_expr:DI D#153)) -1 (nil))

(debug_insn 721 720 722 85 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 722 721 723 85 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:106 __result ] [106])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 723 722 724 85 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:106 __result ] [106])) -1 (nil))

(insn 724 723 725 85 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [203])
                (plus:SI (reg/v:SI 0 ax [orig:106 __result ] [106])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 725 724 726 85 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:108 D.40978 ] [108])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [203])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:106 __result ] [106])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 85 -> ( 86)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  86 [100.0%]  (fallthru)

;; Start of basic block ( 85 84) -> 86
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  85 [100.0%]  (fallthru)
;; Pred edge  84 [100.0%] 
(code_label 726 725 727 86 482 "" [1 uses])

(note 727 726 728 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn 728 727 729 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:106 __result ] [106])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 729 728 730 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 741)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 86 -> ( 87 88)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  87 [19.1%]  (fallthru)
;; Succ edge  88 [80.9%] 

;; Start of basic block ( 86) -> 87
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  86 [19.1%]  (fallthru)
(note 730 729 731 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(insn 731 730 734 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [204])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 185 [0xb9])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 185 [0xb9]))
        (nil)))

(call_insn 734 731 741 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 87 -> ( 88)
;; lr  out 	 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  88 [100.0%]  (fallthru)

;; Start of basic block ( 87 82 86) -> 88
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  87 [100.0%]  (fallthru)
;; Pred edge  82 [100.0%] 
;; Pred edge  86 [80.9%] 
(code_label 741 734 1526 88 487 "" [2 uses])

(note 1526 741 742 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(debug_insn 742 1526 743 88 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 185 [0xb9]))) -1 (nil))

(debug_insn 743 742 744 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 185 [0xb9]))) -1 (nil))

(debug_insn 744 743 745 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#141)) -1 (nil))

(debug_insn 745 744 746 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 746 745 747 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 747 746 748 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 748 747 749 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 749 748 750 88 Fasta_entry.hpp:8 (var_location:DI D.4294967154 (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 750 749 751 88 Fasta_entry.hpp:8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 751 750 752 88 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 752 751 753 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 184 [0xb8]))) -1 (nil))

(debug_insn 753 752 754 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 754 753 755 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 755 754 756 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 756 755 757 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 757 756 758 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 758 757 759 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 759 758 760 88 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 760 759 761 88 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(insn 761 760 762 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:205 fe._header._M_dataplus._M_p ] [205])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [32 fe._header._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [32 fe._header._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 762 761 763 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                (plus:DI (reg/f:DI 5 di [orig:205 fe._header._M_dataplus._M_p ] [205])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -168 [0xffffffffffffff58])) [32 fe._header._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 763 762 764 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:105 D.41024 ] [105])) -1 (nil))

(debug_insn 764 763 765 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 184 [0xb8]))) -1 (nil))

(debug_insn 765 764 766 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 766 765 767 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
            (reg/f:DI 5 di [orig:105 D.41024 ] [105]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:105 D.41024 ] [105]))
        (nil)))

(jump_insn 767 766 768 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 806)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 88 -> ( 89 94)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  89 [0.0%]  (fallthru)
;; Succ edge  94 [100.0%] 

;; Start of basic block ( 88) -> 89
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  88 [0.0%]  (fallthru)
(note 768 767 769 89 [bb 89] NOTE_INSN_BASIC_BLOCK)

(debug_insn 769 768 770 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967144 (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 770 769 771 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#152)) -1 (nil))

(debug_insn 771 770 772 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 772 771 773 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [206])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 773 772 774 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [206])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 774 773 775 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 783)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 89 -> ( 90 91)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  90 [100.0%]  (fallthru)
;; Succ edge  91 [0.0%] 

;; Start of basic block ( 89) -> 90
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  89 [100.0%]  (fallthru)
(note 775 774 776 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(debug_insn 776 775 777 90 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 777 776 778 90 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 778 777 779 90 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [207])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 779 778 1783 90 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:104 D.41056 ] [104])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [207])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1783 779 1784 90 (set (pc)
        (label_ref 791)) 638 {jump} (nil))
;; End of basic block 90 -> ( 92)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  92 [100.0%] 

(barrier 1784 1783 783)

;; Start of basic block ( 89) -> 91
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  89 [0.0%] 
(code_label 783 1784 784 91 489 "" [1 uses])

(note 784 783 785 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(debug_insn 785 784 786 91 (var_location:DI __mem (debug_expr:DI D#152)) -1 (nil))

(debug_insn 786 785 787 91 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 787 786 788 91 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:103 __result ] [103])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 788 787 789 91 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:103 __result ] [103])) -1 (nil))

(insn 789 788 790 91 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [208])
                (plus:SI (reg/v:SI 0 ax [orig:103 __result ] [103])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 790 789 791 91 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:105 D.41024 ] [105])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [208])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:103 __result ] [103])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 91 -> ( 92)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  92 [100.0%]  (fallthru)

;; Start of basic block ( 91 90) -> 92
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  91 [100.0%]  (fallthru)
;; Pred edge  90 [100.0%] 
(code_label 791 790 792 92 490 "" [1 uses])

(note 792 791 793 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(insn 793 792 794 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:103 __result ] [103])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 794 793 795 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 806)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 92 -> ( 93 94)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  93 [19.1%]  (fallthru)
;; Succ edge  94 [80.9%] 

;; Start of basic block ( 92) -> 93
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  92 [19.1%]  (fallthru)
(note 795 794 796 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(insn 796 795 799 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [209])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 184 [0xb8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 184 [0xb8]))
        (nil)))

(call_insn 799 796 806 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 93 -> ( 94)
;; lr  out 	 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  94 [100.0%]  (fallthru)

;; Start of basic block ( 93 88 92) -> 94
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  93 [100.0%]  (fallthru)
;; Pred edge  88 [100.0%] 
;; Pred edge  92 [80.9%] 
(code_label 806 799 1531 94 495 "" [2 uses])

(note 1531 806 807 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(debug_insn 807 1531 808 94 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 184 [0xb8]))) -1 (nil))

(debug_insn 808 807 809 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 184 [0xb8]))) -1 (nil))

(debug_insn 809 808 810 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#142)) -1 (nil))

(debug_insn 810 809 811 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 811 810 812 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 812 811 813 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 813 812 814 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 814 813 815 94 Fasta_entry.hpp:8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 815 814 816 94 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 816 815 817 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 183 [0xb7]))) -1 (nil))

(debug_insn 817 816 818 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 818 817 819 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 819 818 820 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 820 819 821 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 821 820 822 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 822 821 823 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 823 822 824 94 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 824 823 825 94 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(insn 825 824 826 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:210 fe._accession._M_dataplus._M_p ] [210])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [32 fe._accession._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [32 fe._accession._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 826 825 827 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                (plus:DI (reg/f:DI 5 di [orig:210 fe._accession._M_dataplus._M_p ] [210])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])) [32 fe._accession._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 827 826 828 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])) -1 (nil))

(debug_insn 828 827 829 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 183 [0xb7]))) -1 (nil))

(debug_insn 829 828 830 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 830 829 831 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
            (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70]))
        (nil)))

(jump_insn 831 830 832 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1318)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 94 -> ( 95 149)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  95 [0.0%]  (fallthru)
;; Succ edge  149 [100.0%] 

;; Start of basic block ( 94) -> 95
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  94 [0.0%]  (fallthru)
(note 832 831 833 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(debug_insn 833 832 834 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967145 (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 834 833 835 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#151)) -1 (nil))

(debug_insn 835 834 836 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 836 835 837 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [211])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 837 836 838 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [211])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 838 837 839 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 847)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 95 -> ( 96 97)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  96 [100.0%]  (fallthru)
;; Succ edge  97 [0.0%] 

;; Start of basic block ( 95) -> 96
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  95 [100.0%]  (fallthru)
(note 839 838 840 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(debug_insn 840 839 841 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 841 840 842 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 842 841 843 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [212])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 843 842 1785 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:102 D.41102 ] [102])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [212])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1785 843 1786 96 (set (pc)
        (label_ref 855)) 638 {jump} (nil))
;; End of basic block 96 -> ( 98)
;; lr  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  98 [100.0%] 

(barrier 1786 1785 847)

;; Start of basic block ( 95) -> 97
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  95 [0.0%] 
(code_label 847 1786 848 97 497 "" [1 uses])

(note 848 847 849 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(debug_insn 849 848 850 97 (var_location:DI __mem (debug_expr:DI D#151)) -1 (nil))

(debug_insn 850 849 851 97 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 851 850 852 97 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:101 __result ] [101])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 852 851 853 97 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:101 __result ] [101])) -1 (nil))

(insn 853 852 854 97 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [213])
                (plus:SI (reg/v:SI 0 ax [orig:101 __result ] [101])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 854 853 855 97 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:70 prephitmp.1450 ] [70])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [213])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:101 __result ] [101])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 97 -> ( 98)
;; lr  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  98 [100.0%]  (fallthru)

;; Start of basic block ( 97 96) -> 98
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  97 [100.0%]  (fallthru)
;; Pred edge  96 [100.0%] 
(code_label 855 854 856 98 498 "" [1 uses])

(note 856 855 857 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(insn 857 856 858 98 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:101 __result ] [101])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 858 857 859 98 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1318)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 98 -> ( 99 149)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  99 [19.1%]  (fallthru)
;; Succ edge  149 [80.9%] 

;; Start of basic block ( 98) -> 99
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  98 [19.1%]  (fallthru)
(note 859 858 860 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(insn 860 859 863 99 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [214])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 183 [0xb7])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 183 [0xb7]))
        (nil)))

(call_insn 863 860 1787 99 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 1787 863 1788 99 (set (pc)
        (label_ref 1318)) 638 {jump} (nil))
;; End of basic block 99 -> ( 149)
;; lr  out 	 7 [sp] 43 [r14]
;; live  out 	 7 [sp] 43 [r14]


;; Succ edge  149 [100.0%] 

(barrier 1788 1787 1744)

;; Start of basic block ( 26) -> 100
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 4 [si] 5 [di] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  26 [100.0%] 
(code_label 1744 1788 867 100 604 "" [1 uses])

(note 867 1744 868 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(debug_insn 868 867 869 100 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 191 [0xbf]))) -1 (nil))

(debug_insn 869 868 870 100 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:101 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 191 [0xbf]))) -1 (nil))

(insn 870 869 871 100 Fasta_reader.cpp:69 (parallel [
            (set (reg/f:DI 1 dx [215])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 191 [0xbf])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 191 [0xbf]))
        (nil)))

(insn 871 870 873 100 Fasta_reader.cpp:69 (parallel [
            (set (reg/f:DI 41 r12 [269])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 64 [0x40]))
        (nil)))

(insn 873 871 874 100 Fasta_reader.cpp:69 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <string_cst 0x7f48754840f0>)) 89 {*movdi_1_rex64} (nil))

(insn 874 873 875 100 Fasta_reader.cpp:69 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [269])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -128 [0xffffffffffffff80]))
        (nil)))

(call_insn 875 874 876 100 Fasta_reader.cpp:69 (call (mem:QI (symbol_ref:DI ("_ZNSsC1EPKcRKSaIcE") [flags 0x41]  <function_decl 0x7f4876803a00 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 17 [0x11])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 100 -> ( 101 110)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]


;; Succ edge  101 [100.0%]  (fallthru)
;; Succ edge  110 (ab,abcall,eh)

;; Start of basic block ( 100) -> 101
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 3 [bx] 4 [si] 5 [di]
;; live  kill	 17 [flags]

;; Pred edge  100 [100.0%]  (fallthru)
(note 876 875 879 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(insn 879 876 880 101 Fasta_reader.cpp:69 (parallel [
            (set (reg/f:DI 3 bx [274])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 880 879 881 101 Fasta_reader.cpp:69 (set (reg:DI 1 dx)
        (reg/f:DI 6 bp [268])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -144 [0xffffffffffffff70]))
        (nil)))

(insn 881 880 882 101 Fasta_reader.cpp:69 (set (reg:DI 4 si)
        (reg/f:DI 41 r12 [269])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -128 [0xffffffffffffff80]))
        (nil)))

(insn 882 881 883 101 Fasta_reader.cpp:69 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [274])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))

(call_insn 883 882 1789 101 Fasta_reader.cpp:69 (call (mem:QI (symbol_ref:DI ("_ZN11Fasta_entryC1ESsSs") [flags 0x41]  <function_decl 0x7f4875ed9600 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 18 [0x12])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 101 -> ( 102 103)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]


;; Succ edge  102 [100.0%]  (fallthru)
;; Succ edge  103 (ab,abcall,eh)

;; Start of basic block ( 101) -> 102
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  101 [100.0%]  (fallthru)
(note 1789 883 1791 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1791 1789 1792 102 (set (pc)
        (label_ref 1790)) 638 {jump} (nil))
;; End of basic block 102 -> ( 104)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  104 [100.0%] 

(barrier 1792 1791 1639)

;; Start of basic block ( 101) -> 103
;; bb 103 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 103 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di]
;; live  kill	

;; Pred edge  101 (ab,abcall,eh)
(code_label/s 1639 1792 1642 103 588 "" [1 uses])

(note 1642 1639 1640 103 [bb 103] NOTE_INSN_BASIC_BLOCK)

(insn 1640 1642 886 103 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 886 1640 889 103 "" NOTE_INSN_DELETED_LABEL 500)

(insn 889 886 890 103 Fasta_reader.cpp:69 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [269])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -128 [0xffffffffffffff80]))
        (nil)))

(call_insn 890 889 1793 103 Fasta_reader.cpp:69 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 19 [0x13])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1793 890 1794 103 (set (pc)
        (label_ref 948)) 638 {jump} (nil))
;; End of basic block 103 -> ( 111)
;; lr  out 	 6 [bp] 7 [sp] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 44 [r15]


;; Succ edge  111 [100.0%] 

(barrier 1794 1793 1790)

;; Start of basic block ( 102) -> 104
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 5 [di] 6 [bp] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 6 [bp] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  102 [100.0%] 
(code_label 1790 1794 894 104 607 "" [1 uses])

(note 894 1790 895 104 [bb 104] NOTE_INSN_BASIC_BLOCK)

(debug_insn 895 894 896 104 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 896 895 897 104 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 897 896 898 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 182 [0xb6]))) -1 (nil))

(debug_insn 898 897 899 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 899 898 900 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 900 899 901 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 901 900 902 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 902 901 903 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 903 902 904 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 904 903 905 104 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 905 904 906 104 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(insn 906 905 907 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:221 D.33132._M_dataplus._M_p ] [221])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [32 D.33132._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [32 D.33132._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 907 906 908 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                (plus:DI (reg/f:DI 5 di [orig:221 D.33132._M_dataplus._M_p ] [221])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -128 [0xffffffffffffff80])) [32 D.33132._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 908 907 909 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:100 D.41116 ] [100])) -1 (nil))

(debug_insn 909 908 910 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 182 [0xb6]))) -1 (nil))

(debug_insn 910 909 911 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 911 910 912 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
        (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
        (nil)))

(insn 912 911 913 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:100 D.41116 ] [100])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 913 912 914 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 969)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 104 -> ( 105 112)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  105 [0.0%]  (fallthru)
;; Succ edge  112 [100.0%] 

;; Start of basic block ( 104) -> 105
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  104 [0.0%]  (fallthru)
(note 914 913 915 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(debug_insn 915 914 916 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967141 (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 916 915 917 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#155)) -1 (nil))

(debug_insn 917 916 918 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 918 917 919 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [222])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 919 918 920 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [222])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 920 919 921 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 929)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 105 -> ( 106 107)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  106 [100.0%]  (fallthru)
;; Succ edge  107 [0.0%] 

;; Start of basic block ( 105) -> 106
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  105 [100.0%]  (fallthru)
(note 921 920 922 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(debug_insn 922 921 923 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 923 922 924 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 924 923 925 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [223])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 925 924 1795 106 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:99 D.41148 ] [99])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [223])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1795 925 1796 106 (set (pc)
        (label_ref 937)) 638 {jump} (nil))
;; End of basic block 106 -> ( 108)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  108 [100.0%] 

(barrier 1796 1795 929)

;; Start of basic block ( 105) -> 107
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  105 [0.0%] 
(code_label 929 1796 930 107 502 "" [1 uses])

(note 930 929 931 107 [bb 107] NOTE_INSN_BASIC_BLOCK)

(debug_insn 931 930 932 107 (var_location:DI __mem (debug_expr:DI D#155)) -1 (nil))

(debug_insn 932 931 933 107 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 933 932 934 107 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:98 __result ] [98])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 934 933 935 107 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:98 __result ] [98])) -1 (nil))

(insn 935 934 936 107 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [224])
                (plus:SI (reg/v:SI 0 ax [orig:98 __result ] [98])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 936 935 937 107 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:100 D.41116 ] [100])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [224])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:98 __result ] [98])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 107 -> ( 108)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  108 [100.0%]  (fallthru)

;; Start of basic block ( 107 106) -> 108
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  107 [100.0%]  (fallthru)
;; Pred edge  106 [100.0%] 
(code_label 937 936 938 108 503 "" [1 uses])

(note 938 937 939 108 [bb 108] NOTE_INSN_BASIC_BLOCK)

(insn 939 938 940 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:98 __result ] [98])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 940 939 941 108 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 969)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 108 -> ( 109 112)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  109 [19.1%]  (fallthru)
;; Succ edge  112 [80.9%] 

;; Start of basic block ( 108) -> 109
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  108 [19.1%]  (fallthru)
(note 941 940 942 109 [bb 109] NOTE_INSN_BASIC_BLOCK)

(insn 942 941 945 109 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [225])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 182 [0xb6])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 182 [0xb6]))
        (nil)))

(call_insn 945 942 1797 109 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 1797 945 1798 109 (set (pc)
        (label_ref 969)) 638 {jump} (nil))
;; End of basic block 109 -> ( 112)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  112 [100.0%] 

(barrier 1798 1797 1643)

;; Start of basic block ( 100) -> 110
;; bb 110 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 110 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 6 [bp] 7 [sp] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

;; Pred edge  100 (ab,abcall,eh)
(code_label/s 1643 1798 1646 110 589 "" [1 uses])

(note 1646 1643 1644 110 [bb 110] NOTE_INSN_BASIC_BLOCK)

(insn 1644 1646 948 110 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 110 -> ( 111)
;; lr  out 	 6 [bp] 7 [sp] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 44 [r15]


;; Succ edge  111 [100.0%]  (fallthru)

;; Start of basic block ( 110 103) -> 111
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  110 [100.0%]  (fallthru)
;; Pred edge  103 [100.0%] 
(code_label/s 948 1644 949 111 504 "" [2 uses])

(note 949 948 952 111 [bb 111] NOTE_INSN_BASIC_BLOCK)

(debug_insn 952 949 953 111 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 191 [0xbf]))) -1 (nil))

(debug_insn 953 952 1647 111 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 191 [0xbf]))) -1 (nil))

(note/s 1647 953 1031 111 "" NOTE_INSN_DELETED_LABEL 590)

(note/s 1031 1647 1034 111 "" NOTE_INSN_DELETED_LABEL 517)

(insn 1034 1031 1035 111 Fasta_reader.cpp:69 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [268])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -144 [0xffffffffffffff70]))
        (nil)))

(call_insn 1035 1034 1799 111 Fasta_reader.cpp:69 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 23 [0x17])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1799 1035 1800 111 (set (pc)
        (label_ref 1038)) 638 {jump} (nil))
;; End of basic block 111 -> ( 119)
;; lr  out 	 7 [sp] 44 [r15]
;; live  out 	 7 [sp] 44 [r15]


;; Succ edge  119 [100.0%] 

(barrier 1800 1799 969)

;; Start of basic block ( 108 104 109) -> 112
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  108 [80.9%] 
;; Pred edge  104 [100.0%] 
;; Pred edge  109 [100.0%] 
(code_label 969 1800 1540 112 513 "" [3 uses])

(note 1540 969 970 112 [bb 112] NOTE_INSN_BASIC_BLOCK)

(debug_insn 970 1540 971 112 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 182 [0xb6]))) -1 (nil))

(debug_insn 971 970 972 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 182 [0xb6]))) -1 (nil))

(debug_insn 972 971 973 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 973 972 974 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 974 973 975 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 975 974 976 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 976 975 977 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 977 976 978 112 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 191 [0xbf]))) -1 (nil))

(debug_insn 978 977 979 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 191 [0xbf]))) -1 (nil))

(debug_insn 979 978 980 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(debug_insn 980 979 981 112 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(debug_insn 981 980 982 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 181 [0xb5]))) -1 (nil))

(debug_insn 982 981 983 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(debug_insn 983 982 984 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 984 983 985 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 985 984 986 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 986 985 987 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 987 986 988 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 988 987 989 112 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(debug_insn 989 988 990 112 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(insn 990 989 991 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:226 D.33135._M_dataplus._M_p ] [226])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [32 D.33135._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [32 D.33135._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 991 990 992 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                (plus:DI (reg/f:DI 5 di [orig:226 D.33135._M_dataplus._M_p ] [226])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -144 [0xffffffffffffff70])) [32 D.33135._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 992 991 993 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:97 D.41162 ] [97])) -1 (nil))

(debug_insn 993 992 994 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 181 [0xb5]))) -1 (nil))

(debug_insn 994 993 995 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 995 994 996 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
            (reg/f:DI 5 di [orig:97 D.41162 ] [97]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:97 D.41162 ] [97]))
        (nil)))

(jump_insn 996 995 997 112 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1059)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 112 -> ( 113 120)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  113 [0.0%]  (fallthru)
;; Succ edge  120 [100.0%] 

;; Start of basic block ( 112) -> 113
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  112 [0.0%]  (fallthru)
(note 997 996 998 113 [bb 113] NOTE_INSN_BASIC_BLOCK)

(debug_insn 998 997 999 113 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967142 (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 999 998 1000 113 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#154)) -1 (nil))

(debug_insn 1000 999 1001 113 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1001 1000 1002 113 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [227])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1002 1001 1003 113 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [227])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1003 1002 1004 113 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1012)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 113 -> ( 114 115)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  114 [100.0%]  (fallthru)
;; Succ edge  115 [0.0%] 

;; Start of basic block ( 113) -> 114
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  113 [100.0%]  (fallthru)
(note 1004 1003 1005 114 [bb 114] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1005 1004 1006 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1006 1005 1007 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1007 1006 1008 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [228])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1008 1007 1801 114 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:96 D.41194 ] [96])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [228])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1801 1008 1802 114 (set (pc)
        (label_ref 1020)) 638 {jump} (nil))
;; End of basic block 114 -> ( 116)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  116 [100.0%] 

(barrier 1802 1801 1012)

;; Start of basic block ( 113) -> 115
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  113 [0.0%] 
(code_label 1012 1802 1013 115 515 "" [1 uses])

(note 1013 1012 1014 115 [bb 115] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1014 1013 1015 115 (var_location:DI __mem (debug_expr:DI D#154)) -1 (nil))

(debug_insn 1015 1014 1016 115 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1016 1015 1017 115 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:95 __result ] [95])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1017 1016 1018 115 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:95 __result ] [95])) -1 (nil))

(insn 1018 1017 1019 115 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [229])
                (plus:SI (reg/v:SI 0 ax [orig:95 __result ] [95])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1019 1018 1020 115 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:97 D.41162 ] [97])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [229])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:95 __result ] [95])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 115 -> ( 116)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  116 [100.0%]  (fallthru)

;; Start of basic block ( 115 114) -> 116
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  115 [100.0%]  (fallthru)
;; Pred edge  114 [100.0%] 
(code_label 1020 1019 1021 116 516 "" [1 uses])

(note 1021 1020 1022 116 [bb 116] NOTE_INSN_BASIC_BLOCK)

(insn 1022 1021 1023 116 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:95 __result ] [95])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1023 1022 1024 116 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1059)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 116 -> ( 117 120)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  117 [19.1%]  (fallthru)
;; Succ edge  120 [80.9%] 

;; Start of basic block ( 116) -> 117
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  116 [19.1%]  (fallthru)
(note 1024 1023 1025 117 [bb 117] NOTE_INSN_BASIC_BLOCK)

(insn 1025 1024 1028 117 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [230])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 181 [0xb5])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 181 [0xb5]))
        (nil)))

(call_insn 1028 1025 1803 117 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 1803 1028 1804 117 (set (pc)
        (label_ref 1059)) 638 {jump} (nil))
;; End of basic block 117 -> ( 120)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  120 [100.0%] 

(barrier 1804 1803 1651)

;; Start of basic block ( 25) -> 118
;; bb 118 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 118 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 7 [sp] 16 [argp] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 7 [sp] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

;; Pred edge  25 (ab,abcall,eh)
(code_label/s 1651 1804 1654 118 591 "" [1 uses])

(note 1654 1651 1652 118 [bb 118] NOTE_INSN_BASIC_BLOCK)

(insn 1652 1654 1038 118 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 118 -> ( 119)
;; lr  out 	 7 [sp] 44 [r15]
;; live  out 	 7 [sp] 44 [r15]


;; Succ edge  119 [100.0%]  (fallthru)

;; Start of basic block ( 118 111) -> 119
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 42 [r13]
;; live  in  	 7 [sp] 44 [r15]
;; live  gen 	 42 [r13]
;; live  kill	

;; Pred edge  118 [100.0%]  (fallthru)
;; Pred edge  111 [100.0%] 
(code_label/s 1038 1652 1039 119 518 "" [2 uses])

(note 1039 1038 1042 119 [bb 119] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1042 1039 1043 119 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 190 [0xbe]))) -1 (nil))

(debug_insn 1043 1042 1718 119 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 190 [0xbe]))) -1 (nil))

(insn 1718 1043 1805 119 (set (reg/f:DI 42 r13 [276])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))
        (nil)))

(jump_insn 1805 1718 1806 119 (set (pc)
        (label_ref 1297)) 638 {jump} (nil))
;; End of basic block 119 -> ( 148)
;; lr  out 	 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  148 [100.0%] 

(barrier 1806 1805 1059)

;; Start of basic block ( 116 112 117) -> 120
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

;; Pred edge  116 [80.9%] 
;; Pred edge  112 [100.0%] 
;; Pred edge  117 [100.0%] 
(code_label 1059 1806 1548 120 527 "" [3 uses])

(note 1548 1059 1060 120 [bb 120] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1060 1548 1061 120 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 181 [0xb5]))) -1 (nil))

(debug_insn 1061 1060 1062 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 181 [0xb5]))) -1 (nil))

(debug_insn 1062 1061 1063 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(debug_insn 1063 1062 1064 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1064 1063 1065 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1065 1064 1066 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1066 1065 1067 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1067 1066 1068 120 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 190 [0xbe]))) -1 (nil))

(debug_insn 1068 1067 1070 120 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 190 [0xbe]))) -1 (nil))

(debug_insn 1070 1068 1071 120 Fasta_reader.cpp:70 (var_location:DI this (reg/f:DI 43 r14 [orig:137 <result> ] [137])) -1 (nil))

(debug_insn 1071 1070 1074 120 Fasta_reader.cpp:70 (var_location:DI D.41202 (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(insn 1074 1071 1075 120 Fasta_entry.hpp:8 (set (reg:DI 4 si)
        (reg/f:DI 3 bx [274])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))

(insn 1075 1074 1076 120 Fasta_entry.hpp:8 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [orig:137 <result> ] [137])) 89 {*movdi_1_rex64} (nil))

(call_insn 1076 1075 1077 120 Fasta_entry.hpp:8 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 27 [0x1b])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 120 -> ( 121 127)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  121 [100.0%]  (fallthru)
;; Succ edge  127 (ab,abcall,eh)

;; Start of basic block ( 120) -> 121
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di] 41 [r12]
;; live  kill	 17 [flags]

;; Pred edge  120 [100.0%]  (fallthru)
(note 1077 1076 1078 121 [bb 121] NOTE_INSN_BASIC_BLOCK)

(insn 1078 1077 1080 121 Fasta_entry.hpp:8 (parallel [
            (set (reg/f:DI 41 r12 [orig:94 D.41209 ] [94])
                (plus:DI (reg/f:DI 43 r14 [orig:137 <result> ] [137])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 1080 1078 1082 121 Fasta_entry.hpp:8 (parallel [
            (set (reg/f:DI 4 si [234])
                (plus:DI (reg/f:DI 3 bx [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 1082 1080 1083 121 Fasta_entry.hpp:8 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [orig:94 D.41209 ] [94])) 89 {*movdi_1_rex64} (nil))

(call_insn 1083 1082 1084 121 Fasta_entry.hpp:8 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 138 [0x8a])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 121 -> ( 122 125)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]


;; Succ edge  122 [100.0%]  (fallthru)
;; Succ edge  125 (ab,abcall,eh)

;; Start of basic block ( 121) -> 122
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	 17 [flags]

;; Pred edge  121 [100.0%]  (fallthru)
(note 1084 1083 1086 122 [bb 122] NOTE_INSN_BASIC_BLOCK)

(insn 1086 1084 1087 122 Fasta_entry.hpp:8 (parallel [
            (set (reg/f:DI 4 si [236])
                (plus:DI (reg/f:DI 3 bx [274])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 1087 1086 1090 122 Fasta_entry.hpp:8 (parallel [
            (set (reg/f:DI 5 di [237])
                (plus:DI (reg/f:DI 43 r14 [orig:137 <result> ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(call_insn 1090 1087 1807 122 Fasta_entry.hpp:8 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 139 [0x8b])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 122 -> ( 123 124)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]


;; Succ edge  123 [100.0%]  (fallthru)
;; Succ edge  124 (ab,abcall,eh)

;; Start of basic block ( 122) -> 123
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	
;; live  kill	

;; Pred edge  122 [100.0%]  (fallthru)
(note 1807 1090 1809 123 [bb 123] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1809 1807 1810 123 (set (pc)
        (label_ref 1808)) 638 {jump} (nil))
;; End of basic block 123 -> ( 129)
;; lr  out 	 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  129 [100.0%] 

(barrier 1810 1809 1619)

;; Start of basic block ( 122) -> 124
;; bb 124 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 124 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di]
;; live  kill	

;; Pred edge  122 (ab,abcall,eh)
(code_label/s 1619 1810 1622 124 583 "" [1 uses])

(note 1622 1619 1620 124 [bb 124] NOTE_INSN_BASIC_BLOCK)

(insn 1620 1622 1093 124 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 1093 1620 1095 124 "" NOTE_INSN_DELETED_LABEL 529)

(insn 1095 1093 1096 124 Fasta_entry.hpp:8 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [orig:94 D.41209 ] [94])) 89 {*movdi_1_rex64} (nil))

(call_insn 1096 1095 1811 124 Fasta_entry.hpp:8 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 140 [0x8c])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1811 1096 1812 124 (set (pc)
        (label_ref 1099)) 638 {jump} (nil))
;; End of basic block 124 -> ( 126)
;; lr  out 	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  126 [100.0%] 

(barrier 1812 1811 1623)

;; Start of basic block ( 121) -> 125
;; bb 125 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 125 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

;; Pred edge  121 (ab,abcall,eh)
(code_label/s 1623 1812 1626 125 584 "" [1 uses])

(note 1626 1623 1624 125 [bb 125] NOTE_INSN_BASIC_BLOCK)

(insn 1624 1626 1099 125 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 125 -> ( 126)
;; lr  out 	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 43 [r14] 44 [r15]


;; Succ edge  126 [100.0%]  (fallthru)

;; Start of basic block ( 125 124) -> 126
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  125 [100.0%]  (fallthru)
;; Pred edge  124 [100.0%] 
(code_label/s 1099 1624 1100 126 530 "" [2 uses])

(note 1100 1099 1101 126 [bb 126] NOTE_INSN_BASIC_BLOCK)

(insn 1101 1100 1102 126 Fasta_entry.hpp:8 (set (reg:DI 5 di)
        (reg/f:DI 43 r14 [orig:137 <result> ] [137])) 89 {*movdi_1_rex64} (nil))

(call_insn 1102 1101 1813 126 Fasta_entry.hpp:8 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 141 [0x8d])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1813 1102 1814 126 (set (pc)
        (label_ref 1105)) 638 {jump} (nil))
;; End of basic block 126 -> ( 128)
;; lr  out 	 3 [bx] 7 [sp] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 44 [r15]


;; Succ edge  128 [100.0%] 

(barrier 1814 1813 1635)

;; Start of basic block ( 120) -> 127
;; bb 127 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 127 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 3 [bx] 7 [sp] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

;; Pred edge  120 (ab,abcall,eh)
(code_label/s 1635 1814 1638 127 587 "" [1 uses])

(note 1638 1635 1636 127 [bb 127] NOTE_INSN_BASIC_BLOCK)

(insn 1636 1638 1105 127 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 127 -> ( 128)
;; lr  out 	 3 [bx] 7 [sp] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 44 [r15]


;; Succ edge  128 [100.0%]  (fallthru)

;; Start of basic block ( 127 126) -> 128
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 42 [r13] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 44 [r15]
;; live  gen 	 5 [di] 42 [r13]
;; live  kill	

;; Pred edge  127 [100.0%]  (fallthru)
;; Pred edge  126 [100.0%] 
(code_label/s 1105 1636 1106 128 531 "" [2 uses])

(note 1106 1105 1108 128 [bb 128] NOTE_INSN_BASIC_BLOCK)

(insn 1108 1106 1109 128 Fasta_reader.cpp:70 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [274])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))

(call_insn 1109 1108 1719 128 Fasta_reader.cpp:70 (call (mem:QI (symbol_ref/i:DI ("_ZN11Fasta_entryD1Ev") [flags 0x1]  <function_decl 0x7f4875743b00 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 1719 1109 1815 128 (set (reg/f:DI 42 r13 [276])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))
        (nil)))

(jump_insn 1815 1719 1816 128 (set (pc)
        (label_ref 1297)) 638 {jump} (nil))
;; End of basic block 128 -> ( 148)
;; lr  out 	 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  148 [100.0%] 

(barrier 1816 1815 1808)

;; Start of basic block ( 123) -> 129
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  123 [100.0%] 
(code_label 1808 1816 1113 129 608 "" [1 uses])

(note 1113 1808 1114 129 [bb 129] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1114 1113 1115 129 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1115 1114 1116 129 Fasta_entry.hpp:8 (var_location:DI D.4294967153 (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1116 1115 1117 129 Fasta_entry.hpp:8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1117 1116 1118 129 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1118 1117 1119 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 180 [0xb4]))) -1 (nil))

(debug_insn 1119 1118 1120 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1120 1119 1121 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1121 1120 1122 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1122 1121 1123 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1123 1122 1124 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1124 1123 1125 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1125 1124 1126 129 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 1126 1125 1127 129 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(insn 1127 1126 1128 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:239 fe._sequence._M_dataplus._M_p ] [239])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [32 fe._sequence._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [32 fe._sequence._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 1128 1127 1129 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                (plus:DI (reg/f:DI 5 di [orig:239 fe._sequence._M_dataplus._M_p ] [239])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -160 [0xffffffffffffff60])) [32 fe._sequence._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1129 1128 1130 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:92 D.41237 ] [92])) -1 (nil))

(debug_insn 1130 1129 1131 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 180 [0xb4]))) -1 (nil))

(debug_insn 1131 1130 1132 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1132 1131 1133 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
            (reg/f:DI 5 di [orig:92 D.41237 ] [92]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:92 D.41237 ] [92]))
        (nil)))

(jump_insn 1133 1132 1134 129 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1172)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 129 -> ( 130 135)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  130 [0.0%]  (fallthru)
;; Succ edge  135 [100.0%] 

;; Start of basic block ( 129) -> 130
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  129 [0.0%]  (fallthru)
(note 1134 1133 1135 130 [bb 130] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1135 1134 1136 130 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967146 (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1136 1135 1137 130 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#150)) -1 (nil))

(debug_insn 1137 1136 1138 130 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1138 1137 1139 130 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [240])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1139 1138 1140 130 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [240])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1140 1139 1141 130 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1149)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 130 -> ( 131 132)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  131 [100.0%]  (fallthru)
;; Succ edge  132 [0.0%] 

;; Start of basic block ( 130) -> 131
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  130 [100.0%]  (fallthru)
(note 1141 1140 1142 131 [bb 131] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1142 1141 1143 131 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1143 1142 1144 131 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1144 1143 1145 131 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [241])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1145 1144 1817 131 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:91 D.41269 ] [91])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [241])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1817 1145 1818 131 (set (pc)
        (label_ref 1157)) 638 {jump} (nil))
;; End of basic block 131 -> ( 133)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  133 [100.0%] 

(barrier 1818 1817 1149)

;; Start of basic block ( 130) -> 132
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  130 [0.0%] 
(code_label 1149 1818 1150 132 533 "" [1 uses])

(note 1150 1149 1151 132 [bb 132] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1151 1150 1152 132 (var_location:DI __mem (debug_expr:DI D#150)) -1 (nil))

(debug_insn 1152 1151 1153 132 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1153 1152 1154 132 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:90 __result ] [90])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1154 1153 1155 132 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:90 __result ] [90])) -1 (nil))

(insn 1155 1154 1156 132 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [242])
                (plus:SI (reg/v:SI 0 ax [orig:90 __result ] [90])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1156 1155 1157 132 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:92 D.41237 ] [92])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [242])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:90 __result ] [90])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 132 -> ( 133)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  133 [100.0%]  (fallthru)

;; Start of basic block ( 132 131) -> 133
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  132 [100.0%]  (fallthru)
;; Pred edge  131 [100.0%] 
(code_label 1157 1156 1158 133 534 "" [1 uses])

(note 1158 1157 1159 133 [bb 133] NOTE_INSN_BASIC_BLOCK)

(insn 1159 1158 1160 133 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:90 __result ] [90])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1160 1159 1161 133 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1172)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 133 -> ( 134 135)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  134 [19.1%]  (fallthru)
;; Succ edge  135 [80.9%] 

;; Start of basic block ( 133) -> 134
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  133 [19.1%]  (fallthru)
(note 1161 1160 1162 134 [bb 134] NOTE_INSN_BASIC_BLOCK)

(insn 1162 1161 1165 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [243])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 180 [0xb4])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 180 [0xb4]))
        (nil)))

(call_insn 1165 1162 1172 134 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 134 -> ( 135)
;; lr  out 	 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  135 [100.0%]  (fallthru)

;; Start of basic block ( 134 129 133) -> 135
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  134 [100.0%]  (fallthru)
;; Pred edge  129 [100.0%] 
;; Pred edge  133 [80.9%] 
(code_label 1172 1165 1554 135 539 "" [2 uses])

(note 1554 1172 1173 135 [bb 135] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1173 1554 1174 135 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 180 [0xb4]))) -1 (nil))

(debug_insn 1174 1173 1175 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 180 [0xb4]))) -1 (nil))

(debug_insn 1175 1174 1176 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#143)) -1 (nil))

(debug_insn 1176 1175 1177 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1177 1176 1178 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1178 1177 1179 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1179 1178 1180 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1180 1179 1181 135 Fasta_entry.hpp:8 (var_location:DI D.4294967152 (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 1181 1180 1182 135 Fasta_entry.hpp:8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 1182 1181 1183 135 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 1183 1182 1184 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 179 [0xb3]))) -1 (nil))

(debug_insn 1184 1183 1185 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 1185 1184 1186 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1186 1185 1187 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1187 1186 1188 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1188 1187 1189 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1189 1188 1190 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1190 1189 1191 135 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 1191 1190 1192 135 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 24 [0x18]))) -1 (nil))

(insn 1192 1191 1193 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:244 fe._header._M_dataplus._M_p ] [244])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [32 fe._header._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [32 fe._header._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 1193 1192 1194 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                (plus:DI (reg/f:DI 5 di [orig:244 fe._header._M_dataplus._M_p ] [244])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -168 [0xffffffffffffff58])) [32 fe._header._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1194 1193 1195 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:89 D.41283 ] [89])) -1 (nil))

(debug_insn 1195 1194 1196 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 179 [0xb3]))) -1 (nil))

(debug_insn 1196 1195 1197 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1197 1196 1198 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
            (reg/f:DI 5 di [orig:89 D.41283 ] [89]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:89 D.41283 ] [89]))
        (nil)))

(jump_insn 1198 1197 1199 135 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1237)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 135 -> ( 136 141)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  136 [0.0%]  (fallthru)
;; Succ edge  141 [100.0%] 

;; Start of basic block ( 135) -> 136
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  135 [0.0%]  (fallthru)
(note 1199 1198 1200 136 [bb 136] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1200 1199 1201 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967147 (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1201 1200 1202 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#149)) -1 (nil))

(debug_insn 1202 1201 1203 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1203 1202 1204 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [245])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1204 1203 1205 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [245])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1205 1204 1206 136 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1214)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 136 -> ( 137 138)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  137 [100.0%]  (fallthru)
;; Succ edge  138 [0.0%] 

;; Start of basic block ( 136) -> 137
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  136 [100.0%]  (fallthru)
(note 1206 1205 1207 137 [bb 137] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1207 1206 1208 137 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1208 1207 1209 137 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1209 1208 1210 137 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [246])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1210 1209 1819 137 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:88 D.41315 ] [88])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [246])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1819 1210 1820 137 (set (pc)
        (label_ref 1222)) 638 {jump} (nil))
;; End of basic block 137 -> ( 139)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  139 [100.0%] 

(barrier 1820 1819 1214)

;; Start of basic block ( 136) -> 138
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  136 [0.0%] 
(code_label 1214 1820 1215 138 541 "" [1 uses])

(note 1215 1214 1216 138 [bb 138] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1216 1215 1217 138 (var_location:DI __mem (debug_expr:DI D#149)) -1 (nil))

(debug_insn 1217 1216 1218 138 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1218 1217 1219 138 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:87 __result ] [87])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1219 1218 1220 138 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:87 __result ] [87])) -1 (nil))

(insn 1220 1219 1221 138 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [247])
                (plus:SI (reg/v:SI 0 ax [orig:87 __result ] [87])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1221 1220 1222 138 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:89 D.41283 ] [89])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [247])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:87 __result ] [87])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 138 -> ( 139)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  139 [100.0%]  (fallthru)

;; Start of basic block ( 138 137) -> 139
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  138 [100.0%]  (fallthru)
;; Pred edge  137 [100.0%] 
(code_label 1222 1221 1223 139 542 "" [1 uses])

(note 1223 1222 1224 139 [bb 139] NOTE_INSN_BASIC_BLOCK)

(insn 1224 1223 1225 139 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:87 __result ] [87])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1225 1224 1226 139 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1237)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 139 -> ( 140 141)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  140 [19.1%]  (fallthru)
;; Succ edge  141 [80.9%] 

;; Start of basic block ( 139) -> 140
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  139 [19.1%]  (fallthru)
(note 1226 1225 1227 140 [bb 140] NOTE_INSN_BASIC_BLOCK)

(insn 1227 1226 1230 140 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [248])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 179 [0xb3])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 179 [0xb3]))
        (nil)))

(call_insn 1230 1227 1237 140 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 140 -> ( 141)
;; lr  out 	 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 6 [bp] 7 [sp] 43 [r14]


;; Succ edge  141 [100.0%]  (fallthru)

;; Start of basic block ( 140 135 139) -> 141
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  140 [100.0%]  (fallthru)
;; Pred edge  135 [100.0%] 
;; Pred edge  139 [80.9%] 
(code_label 1237 1230 1559 141 547 "" [2 uses])

(note 1559 1237 1238 141 [bb 141] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1238 1559 1239 141 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 179 [0xb3]))) -1 (nil))

(debug_insn 1239 1238 1240 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 179 [0xb3]))) -1 (nil))

(debug_insn 1240 1239 1241 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#144)) -1 (nil))

(debug_insn 1241 1240 1242 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1242 1241 1243 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1243 1242 1244 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1244 1243 1245 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1245 1244 1246 141 Fasta_entry.hpp:8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1246 1245 1247 141 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1247 1246 1248 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 178 [0xb2]))) -1 (nil))

(debug_insn 1248 1247 1249 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1249 1248 1250 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1250 1249 1251 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1251 1250 1252 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1252 1251 1253 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1253 1252 1254 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1254 1253 1255 141 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1255 1254 1256 141 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 16 [0x10]))) -1 (nil))

(insn 1256 1255 1257 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:249 fe._accession._M_dataplus._M_p ] [249])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [32 fe._accession._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [32 fe._accession._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 1257 1256 1258 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                (plus:DI (reg/f:DI 5 di [orig:249 fe._accession._M_dataplus._M_p ] [249])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])) [32 fe._accession._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1258 1257 1259 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])) -1 (nil))

(debug_insn 1259 1258 1260 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 178 [0xb2]))) -1 (nil))

(debug_insn 1260 1259 1261 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1261 1260 1262 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 6 bp [orig:77 prephitmp.1402 ] [77])
            (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69]))
        (nil)))

(jump_insn 1262 1261 1263 141 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1318)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 141 -> ( 142 149)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  142 [0.0%]  (fallthru)
;; Succ edge  149 [100.0%] 

;; Start of basic block ( 141) -> 142
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  141 [0.0%]  (fallthru)
(note 1263 1262 1264 142 [bb 142] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1264 1263 1265 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967148 (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1265 1264 1266 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#148)) -1 (nil))

(debug_insn 1266 1265 1267 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1267 1266 1268 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [250])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1268 1267 1269 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [250])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1269 1268 1270 142 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1278)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 142 -> ( 143 144)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  143 [100.0%]  (fallthru)
;; Succ edge  144 [0.0%] 

;; Start of basic block ( 142) -> 143
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  142 [100.0%]  (fallthru)
(note 1270 1269 1271 143 [bb 143] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1271 1270 1272 143 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1272 1271 1273 143 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1273 1272 1274 143 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [251])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1274 1273 1821 143 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:86 D.41361 ] [86])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [251])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1821 1274 1822 143 (set (pc)
        (label_ref 1286)) 638 {jump} (nil))
;; End of basic block 143 -> ( 145)
;; lr  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  145 [100.0%] 

(barrier 1822 1821 1278)

;; Start of basic block ( 142) -> 144
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  142 [0.0%] 
(code_label 1278 1822 1279 144 548 "" [1 uses])

(note 1279 1278 1280 144 [bb 144] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1280 1279 1281 144 (var_location:DI __mem (debug_expr:DI D#148)) -1 (nil))

(debug_insn 1281 1280 1282 144 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1282 1281 1283 144 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:85 __result ] [85])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1283 1282 1284 144 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:85 __result ] [85])) -1 (nil))

(insn 1284 1283 1285 144 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [252])
                (plus:SI (reg/v:SI 0 ax [orig:85 __result ] [85])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1285 1284 1286 144 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:69 prephitmp.1451 ] [69])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [252])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:85 __result ] [85])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 144 -> ( 145)
;; lr  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  145 [100.0%]  (fallthru)

;; Start of basic block ( 144 143) -> 145
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  144 [100.0%]  (fallthru)
;; Pred edge  143 [100.0%] 
(code_label 1286 1285 1287 145 549 "" [1 uses])

(note 1287 1286 1288 145 [bb 145] NOTE_INSN_BASIC_BLOCK)

(insn 1288 1287 1289 145 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:85 __result ] [85])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1289 1288 1290 145 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1318)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 145 -> ( 146 149)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  146 [19.1%]  (fallthru)
;; Succ edge  149 [80.9%] 

;; Start of basic block ( 145) -> 146
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  145 [19.1%]  (fallthru)
(note 1290 1289 1291 146 [bb 146] NOTE_INSN_BASIC_BLOCK)

(insn 1291 1290 1294 146 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [253])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 178 [0xb2])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 178 [0xb2]))
        (nil)))

(call_insn 1294 1291 1823 146 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 1823 1294 1824 146 (set (pc)
        (label_ref 1318)) 638 {jump} (nil))
;; End of basic block 146 -> ( 149)
;; lr  out 	 7 [sp] 43 [r14]
;; live  out 	 7 [sp] 43 [r14]


;; Succ edge  149 [100.0%] 

(barrier 1824 1823 1675)

;; Start of basic block ( 2 4 6 9 10 12 14 17 20 45 47 49 54 161) -> 147
;; bb 147 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 147 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx]
;; live  in  	 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	

;; Pred edge  2 (ab,abcall,eh)
;; Pred edge  4 (ab,abcall,eh)
;; Pred edge  6 (ab,abcall,eh)
;; Pred edge  9 (ab,abcall,eh,loop_exit)
;; Pred edge  10 (ab,abcall,eh,loop_exit)
;; Pred edge  12 (ab,abcall,eh,loop_exit)
;; Pred edge  14 (ab,abcall,eh,loop_exit)
;; Pred edge  17 (ab,abcall,eh,loop_exit)
;; Pred edge  20 (ab,abcall,eh,loop_exit)
;; Pred edge  45 (ab,abcall,eh)
;; Pred edge  47 (ab,abcall,eh)
;; Pred edge  49 (ab,abcall,eh)
;; Pred edge  54 (ab,abcall,eh)
;; Pred edge  161 (ab,abcall,eh)
(code_label/s 1675 1824 1678 147 597 "" [1 uses])

(note 1678 1675 1676 147 [bb 147] NOTE_INSN_BASIC_BLOCK)

(insn 1676 1678 1297 147 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 147 -> ( 148)
;; lr  out 	 7 [sp] 42 [r13] 44 [r15]
;; live  out 	 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  148 [100.0%]  (fallthru)

;; Start of basic block ( 147 66 37 119 81 128) -> 148
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  147 [100.0%]  (fallthru)
;; Pred edge  66 [100.0%] 
;; Pred edge  37 [100.0%] 
;; Pred edge  119 [100.0%] 
;; Pred edge  81 [100.0%] 
;; Pred edge  128 [100.0%] 
(code_label/s 1297 1676 1298 148 550 "" [6 uses])

(note 1298 1297 1300 148 [bb 148] NOTE_INSN_BASIC_BLOCK)

(insn 1300 1298 1301 148 Fasta_reader.cpp:71 (set (reg:DI 5 di)
        (reg/f:DI 44 r15 [275])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))

(call_insn 1301 1300 1679 148 Fasta_reader.cpp:71 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 29 [0x1d])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note/s 1679 1301 1371 148 "" NOTE_INSN_DELETED_LABEL 598)

(note/s 1371 1679 1374 148 "" NOTE_INSN_DELETED_LABEL 567)

(insn 1374 1371 1375 148 Fasta_reader.cpp:71 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [276])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -32 [0xffffffffffffffe0]))
        (nil)))

(call_insn 1375 1374 1616 148 Fasta_reader.cpp:71 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 30 [0x1e])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 1616 1375 1617 148 Fasta_reader.cpp:71 (set (reg:DI 5 di)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [87 %sfp+-184 S8 A64])) 89 {*movdi_1_rex64} (nil))

(call_insn 1617 1616 1377 148 Fasta_reader.cpp:71 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 148 -> ()
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]



(barrier 1377 1617 1318)

;; Start of basic block ( 99 94 98 145 141 146) -> 149
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 7 [sp] 43 [r14]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  99 [100.0%] 
;; Pred edge  94 [100.0%] 
;; Pred edge  98 [80.9%] 
;; Pred edge  145 [80.9%] 
;; Pred edge  141 [100.0%] 
;; Pred edge  146 [100.0%] 
(code_label 1318 1377 1572 149 563 "" [6 uses])

(note 1572 1318 1319 149 [bb 149] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1319 1572 1320 149 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 144 [0x90]))) -1 (nil))

(debug_insn 1320 1319 1321 149 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 144 [0x90]))) -1 (nil))

(debug_insn 1321 1320 1322 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 177 [0xb1]))) -1 (nil))

(debug_insn 1322 1321 1323 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 144 [0x90]))) -1 (nil))

(debug_insn 1323 1322 1324 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1324 1323 1325 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1325 1324 1326 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1326 1325 1327 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1327 1326 1328 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1328 1327 1329 149 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 144 [0x90]))) -1 (nil))

(debug_insn 1329 1328 1330 149 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 144 [0x90]))) -1 (nil))

(insn 1330 1329 1331 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:255 header._M_dataplus._M_p ] [255])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 144 [0x90])) [32 header._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 144 [0x90])) [32 header._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 1331 1330 1332 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                (plus:DI (reg/f:DI 5 di [orig:255 header._M_dataplus._M_p ] [255])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [32 header._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1332 1331 1333 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:84 D.41375 ] [84])) -1 (nil))

(debug_insn 1333 1332 1334 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 177 [0xb1]))) -1 (nil))

(debug_insn 1334 1333 1335 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1335 1334 1336 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:84 D.41375 ] [84])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 1336 1335 1337 149 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1384)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 149 -> ( 150 155)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  150 [0.0%]  (fallthru)
;; Succ edge  155 [100.0%] 

;; Start of basic block ( 149) -> 150
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  149 [0.0%]  (fallthru)
(note 1337 1336 1338 150 [bb 150] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1338 1337 1339 150 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967149 (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1339 1338 1340 150 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#147)) -1 (nil))

(debug_insn 1340 1339 1341 150 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1341 1340 1342 150 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [256])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1342 1341 1343 150 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [256])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1343 1342 1344 150 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1352)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 150 -> ( 151 152)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  151 [100.0%]  (fallthru)
;; Succ edge  152 [0.0%] 

;; Start of basic block ( 150) -> 151
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  150 [100.0%]  (fallthru)
(note 1344 1343 1345 151 [bb 151] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1345 1344 1346 151 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1346 1345 1347 151 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1347 1346 1348 151 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [257])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1348 1347 1825 151 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:83 D.41407 ] [83])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [257])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1825 1348 1826 151 (set (pc)
        (label_ref 1360)) 638 {jump} (nil))
;; End of basic block 151 -> ( 153)
;; lr  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  153 [100.0%] 

(barrier 1826 1825 1352)

;; Start of basic block ( 150) -> 152
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  150 [0.0%] 
(code_label 1352 1826 1353 152 565 "" [1 uses])

(note 1353 1352 1354 152 [bb 152] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1354 1353 1355 152 (var_location:DI __mem (debug_expr:DI D#147)) -1 (nil))

(debug_insn 1355 1354 1356 152 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1356 1355 1357 152 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:82 __result ] [82])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1357 1356 1358 152 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:82 __result ] [82])) -1 (nil))

(insn 1358 1357 1359 152 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [258])
                (plus:SI (reg/v:SI 0 ax [orig:82 __result ] [82])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1359 1358 1360 152 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41375 ] [84])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [258])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:82 __result ] [82])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 152 -> ( 153)
;; lr  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  153 [100.0%]  (fallthru)

;; Start of basic block ( 152 151) -> 153
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  152 [100.0%]  (fallthru)
;; Pred edge  151 [100.0%] 
(code_label 1360 1359 1361 153 566 "" [1 uses])

(note 1361 1360 1362 153 [bb 153] NOTE_INSN_BASIC_BLOCK)

(insn 1362 1361 1363 153 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:82 __result ] [82])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1363 1362 1364 153 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1384)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 153 -> ( 154 155)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  154 [19.1%]  (fallthru)
;; Succ edge  155 [80.9%] 

;; Start of basic block ( 153) -> 154
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  153 [19.1%]  (fallthru)
(note 1364 1363 1365 154 [bb 154] NOTE_INSN_BASIC_BLOCK)

(insn 1365 1364 1368 154 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [259])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 177 [0xb1])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 177 [0xb1]))
        (nil)))

(call_insn 1368 1365 1384 154 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 154 -> ( 155)
;; lr  out 	 7 [sp] 43 [r14]
;; live  out 	 7 [sp] 43 [r14]


;; Succ edge  155 [100.0%]  (fallthru)

;; Start of basic block ( 154 149 153) -> 155
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 7 [sp] 43 [r14]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  154 [100.0%]  (fallthru)
;; Pred edge  149 [100.0%] 
;; Pred edge  153 [80.9%] 
(code_label 1384 1368 1577 155 572 "" [2 uses])

(note 1577 1384 1385 155 [bb 155] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1385 1577 1386 155 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 177 [0xb1]))) -1 (nil))

(debug_insn 1386 1385 1387 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 177 [0xb1]))) -1 (nil))

(debug_insn 1387 1386 1388 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 144 [0x90]))) -1 (nil))

(debug_insn 1388 1387 1389 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1389 1388 1390 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1390 1389 1391 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1391 1390 1392 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1392 1391 1393 155 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1393 1392 1394 155 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1394 1393 1395 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 176 [0xb0]))) -1 (nil))

(debug_insn 1395 1394 1396 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1396 1395 1397 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 1397 1396 1398 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1398 1397 1399 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1399 1398 1400 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 1400 1399 1401 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 1401 1400 1402 155 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1402 1401 1403 155 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(insn 1403 1402 1404 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:261 sequence._M_dataplus._M_p ] [261])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 160 [0xa0])) [32 sequence._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 1404 1403 1405 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                (plus:DI (reg/f:DI 5 di [orig:261 sequence._M_dataplus._M_p ] [261])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [32 sequence._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 1405 1404 1406 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:81 D.41421 ] [81])) -1 (nil))

(debug_insn 1406 1405 1407 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 176 [0xb0]))) -1 (nil))

(debug_insn 1407 1406 1408 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1408 1407 1409 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:81 D.41421 ] [81])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 1409 1408 1410 155 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1485)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 155 -> ( 156 164)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  156 [0.0%]  (fallthru)
;; Succ edge  164 [100.0%] 

;; Start of basic block ( 155) -> 156
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  155 [0.0%]  (fallthru)
(note 1410 1409 1411 156 [bb 156] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1411 1410 1412 156 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967150 (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1412 1411 1413 156 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#146)) -1 (nil))

(debug_insn 1413 1412 1414 156 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1414 1413 1415 156 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [262])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 1415 1414 1416 156 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [262])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 1416 1415 1417 156 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1425)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 156 -> ( 157 158)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  157 [100.0%]  (fallthru)
;; Succ edge  158 [0.0%] 

;; Start of basic block ( 156) -> 157
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  156 [100.0%]  (fallthru)
(note 1417 1416 1418 157 [bb 157] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1418 1417 1419 157 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 1419 1418 1420 157 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1420 1419 1421 157 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [263])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 1421 1420 1827 157 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:80 D.41453 ] [80])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [263])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1827 1421 1828 157 (set (pc)
        (label_ref 1433)) 638 {jump} (nil))
;; End of basic block 157 -> ( 159)
;; lr  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  159 [100.0%] 

(barrier 1828 1827 1425)

;; Start of basic block ( 156) -> 158
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  156 [0.0%] 
(code_label 1425 1828 1426 158 574 "" [1 uses])

(note 1426 1425 1427 158 [bb 158] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1427 1426 1428 158 (var_location:DI __mem (debug_expr:DI D#146)) -1 (nil))

(debug_insn 1428 1427 1429 158 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 1429 1428 1430 158 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:79 __result ] [79])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 1430 1429 1431 158 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:79 __result ] [79])) -1 (nil))

(insn 1431 1430 1432 158 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [264])
                (plus:SI (reg/v:SI 0 ax [orig:79 __result ] [79])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 1432 1431 1433 158 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.41421 ] [81])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [264])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:79 __result ] [79])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 158 -> ( 159)
;; lr  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 5 [di] 7 [sp] 43 [r14]


;; Succ edge  159 [100.0%]  (fallthru)

;; Start of basic block ( 158 157) -> 159
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  158 [100.0%]  (fallthru)
;; Pred edge  157 [100.0%] 
(code_label 1433 1432 1434 159 575 "" [1 uses])

(note 1434 1433 1435 159 [bb 159] NOTE_INSN_BASIC_BLOCK)

(insn 1435 1434 1436 159 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:79 __result ] [79])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 1436 1435 1437 159 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1485)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 159 -> ( 160 164)
;; lr  out 	 5 [di] 7 [sp] 43 [r14]
;; live  out 	 5 [di] 7 [sp] 43 [r14]


;; Succ edge  160 [19.1%]  (fallthru)
;; Succ edge  164 [80.9%] 

;; Start of basic block ( 159) -> 160
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  159 [19.1%]  (fallthru)
(note 1437 1436 1438 160 [bb 160] NOTE_INSN_BASIC_BLOCK)

(insn 1438 1437 1441 160 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [265])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 176 [0xb0])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 176 [0xb0]))
        (nil)))

(call_insn 1441 1438 1449 160 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(debug_insn 1449 1441 1450 160 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 176 [0xb0]))) -1 (nil))

(debug_insn 1450 1449 1451 160 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 176 [0xb0]))) -1 (nil))

(debug_insn 1451 1450 1452 160 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1452 1451 1453 160 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1453 1452 1454 160 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 1454 1453 1455 160 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 1455 1454 1829 160 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(jump_insn 1829 1455 1830 160 (set (pc)
        (label_ref 1485)) 638 {jump} (nil))
;; End of basic block 160 -> ( 164)
;; lr  out 	 7 [sp] 43 [r14]
;; live  out 	 7 [sp] 43 [r14]


;; Succ edge  164 [100.0%] 

(barrier 1830 1829 1458)

;; Start of basic block ( 18 22) -> 161
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 3 [bx] 4 [si] 5 [di]
;; live  kill	 17 [flags]

;; Pred edge  18 [71.0%]  (loop_exit)
;; Pred edge  22 [28.0%]  (loop_exit)
(code_label 1458 1830 1459 161 430 "" [2 uses])

(note 1459 1458 1461 161 [bb 161] NOTE_INSN_BASIC_BLOCK)

(insn 1461 1459 1462 161 Fasta_reader.cpp:64 (parallel [
            (set (reg/f:DI 3 bx [273])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 128 [0x80])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 128 [0x80]))
        (nil)))

(insn 1462 1461 1463 161 Fasta_reader.cpp:64 (set (reg:DI 4 si)
        (reg/f:DI 42 r13 [276])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -32 [0xffffffffffffffe0]))
        (nil)))

(insn 1463 1462 1464 161 Fasta_reader.cpp:64 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [273])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -64 [0xffffffffffffffc0]))
        (nil)))

(call_insn 1464 1463 1831 161 Fasta_reader.cpp:64 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 161 -> ( 162 147)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  162 [100.0%]  (fallthru)
;; Succ edge  147 (ab,abcall,eh)

;; Start of basic block ( 161) -> 162
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  161 [100.0%]  (fallthru)
(note 1831 1464 1833 162 [bb 162] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1833 1831 1834 162 (set (pc)
        (label_ref 1832)) 638 {jump} (nil))
;; End of basic block 162 -> ( 27)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  27 [100.0%] 

(barrier 1834 1833 1468)

;; Start of basic block ( 44 46) -> 163
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp] 41 [r12]
;; lr  def 	 1 [dx] 3 [bx] 17 [flags]
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 3 [bx]
;; live  kill	 17 [flags]

;; Pred edge  44 [36.7%] 
;; Pred edge  46 [0.1%] 
(code_label 1468 1834 1469 163 453 "" [2 uses])

(note 1469 1468 1470 163 [bb 163] NOTE_INSN_BASIC_BLOCK)

(insn 1470 1469 1471 163 Fasta_reader.cpp:64 (set (reg/f:DI 1 dx [orig:71 __result$_M_current.1449 ] [71])
        (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])) 89 {*movdi_1_rex64} (nil))

(debug_insn 1471 1470 1472 163 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:575 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1472 1471 1473 163 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:576 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1473 1472 1474 163 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1474 1473 1843 163 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(insn 1843 1474 1475 163 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:576 (set (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
        (reg/f:DI 41 r12 [orig:128 __result$_M_current ] [128])) 89 {*movdi_1_rex64} (nil))

(insn 1475 1843 1476 163 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:576 (parallel [
            (set (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
                (plus:DI (reg/f:DI 3 bx [orig:78 SR.1173 ] [78])
                    (mem/s:DI (reg/f:DI 0 ax [orig:76 prephitmp.1417 ] [76]) [14 <variable>.D.11486._M_length+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(debug_insn 1476 1475 1477 163 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:576 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1477 1476 1478 163 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:576 (var_location:DI __i (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1478 1477 1479 163 Fasta_reader.cpp:65 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1479 1478 1480 163 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1480 1479 1481 163 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1481 1480 1482 163 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 160 [0xa0]))) -1 (nil))

(debug_insn 1482 1481 1835 163 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(jump_insn 1835 1482 1836 163 (set (pc)
        (label_ref 423)) 638 {jump} (nil))
;; End of basic block 163 -> ( 51)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  51 [100.0%] 

(barrier 1836 1835 1485)

;; Start of basic block ( 159 155 160) -> 164
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14]
;; lr  use 	 7 [sp] 43 [r14]
;; lr  def 	 0 [ax]
;; live  in  	 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  159 [80.9%] 
;; Pred edge  155 [100.0%] 
;; Pred edge  160 [100.0%] 
(code_label 1485 1836 1584 164 420 "" [3 uses])

(note 1584 1485 1487 164 [bb 164] NOTE_INSN_BASIC_BLOCK)

(insn 1487 1584 1493 164 Fasta_reader.cpp:72 (set (reg/i:DI 0 ax)
        (reg/f:DI 43 r14 [orig:137 <result> ] [137])) 89 {*movdi_1_rex64} (nil))

(insn 1493 1487 1839 164 Fasta_reader.cpp:72 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 164 -> ( 1)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 1839 1493 0 NOTE_INSN_DELETED)


;; Function std::map<std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::less<std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, std::allocator<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > > > Fasta_reader::retrieve_all_seqs_hash() (_ZN12Fasta_reader22retrieve_all_seqs_hashEv)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 106 n_edges 153 count 264 (  2.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 106 n_edges 153 count 337 (  3.2)
scanning new insn with uid = 1283.
verify found no changes in insn with uid = 1283.
deleting insn with uid = 450.
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 106 n_edges 153 count 264 (  2.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 106 n_edges 153 count 337 (  3.2)

Pass 0 for finding allocno costs

    a144 (r222,l2) best GENERAL_REGS, cover GENERAL_REGS
    a46 (r222,l1) best GENERAL_REGS, cover GENERAL_REGS
    a26 (r222,l0) best GENERAL_REGS, cover GENERAL_REGS
    a143 (r221,l2) best GENERAL_REGS, cover GENERAL_REGS
    a45 (r221,l1) best GENERAL_REGS, cover GENERAL_REGS
    a27 (r221,l0) best GENERAL_REGS, cover GENERAL_REGS
    a142 (r220,l2) best GENERAL_REGS, cover GENERAL_REGS
    a44 (r220,l1) best GENERAL_REGS, cover GENERAL_REGS
    a28 (r220,l0) best GENERAL_REGS, cover GENERAL_REGS
    a141 (r219,l2) best GENERAL_REGS, cover GENERAL_REGS
    a43 (r219,l1) best GENERAL_REGS, cover GENERAL_REGS
    a29 (r219,l0) best GENERAL_REGS, cover GENERAL_REGS
    a140 (r218,l2) best GENERAL_REGS, cover GENERAL_REGS
    a42 (r218,l1) best GENERAL_REGS, cover GENERAL_REGS
    a30 (r218,l0) best GENERAL_REGS, cover GENERAL_REGS
    a139 (r217,l2) best GENERAL_REGS, cover GENERAL_REGS
    a41 (r217,l1) best GENERAL_REGS, cover GENERAL_REGS
    a31 (r217,l0) best GENERAL_REGS, cover GENERAL_REGS
    a138 (r216,l2) best GENERAL_REGS, cover GENERAL_REGS
    a40 (r216,l1) best GENERAL_REGS, cover GENERAL_REGS
    a25 (r216,l0) best DIREG, cover GENERAL_REGS
    a137 (r215,l2) best GENERAL_REGS, cover GENERAL_REGS
    a39 (r215,l1) best GENERAL_REGS, cover GENERAL_REGS
    a5 (r215,l0) best DIREG, cover GENERAL_REGS
    a136 (r214,l2) best GENERAL_REGS, cover GENERAL_REGS
    a38 (r214,l1) best GENERAL_REGS, cover GENERAL_REGS
    a4 (r214,l0) best DIREG, cover GENERAL_REGS
    a135 (r213,l2) best GENERAL_REGS, cover GENERAL_REGS
    a37 (r213,l1) best GENERAL_REGS, cover GENERAL_REGS
    a3 (r213,l0) best DIREG, cover GENERAL_REGS
    a47 (r211,l1) best GENERAL_REGS, cover GENERAL_REGS
    a6 (r211,l0) best DIREG, cover GENERAL_REGS
    a2 (r207,l0) best SIREG, cover GENERAL_REGS
    a49 (r204,l1) best SIREG, cover GENERAL_REGS
    a51 (r203,l1) best GENERAL_REGS, cover GENERAL_REGS
    a53 (r202,l1) best GENERAL_REGS, cover GENERAL_REGS
    a54 (r201,l1) best GENERAL_REGS, cover GENERAL_REGS
    a56 (r200,l1) best GENERAL_REGS, cover GENERAL_REGS
    a58 (r199,l1) best SIREG, cover GENERAL_REGS
    a60 (r198,l1) best GENERAL_REGS, cover GENERAL_REGS
    a62 (r197,l1) best GENERAL_REGS, cover GENERAL_REGS
    a63 (r196,l1) best GENERAL_REGS, cover GENERAL_REGS
    a64 (r195,l1) best GENERAL_REGS, cover GENERAL_REGS
    a66 (r194,l1) best SIREG, cover GENERAL_REGS
    a68 (r193,l1) best GENERAL_REGS, cover GENERAL_REGS
    a70 (r192,l1) best GENERAL_REGS, cover GENERAL_REGS
    a71 (r191,l1) best GENERAL_REGS, cover GENERAL_REGS
    a72 (r190,l1) best GENERAL_REGS, cover GENERAL_REGS
    a74 (r188,l1) best SIREG, cover GENERAL_REGS
    a76 (r187,l1) best GENERAL_REGS, cover GENERAL_REGS
    a78 (r186,l1) best GENERAL_REGS, cover GENERAL_REGS
    a79 (r185,l1) best GENERAL_REGS, cover GENERAL_REGS
    a80 (r184,l1) best GENERAL_REGS, cover GENERAL_REGS
    a83 (r180,l1) best GENERAL_REGS, cover GENERAL_REGS
    a85 (r179,l1) best GENERAL_REGS, cover GENERAL_REGS
    a86 (r178,l1) best GENERAL_REGS, cover GENERAL_REGS
    a87 (r177,l1) best GENERAL_REGS, cover GENERAL_REGS
    a88 (r176,l1) best DIREG, cover GENERAL_REGS
    a92 (r173,l1) best GENERAL_REGS, cover GENERAL_REGS
    a94 (r172,l1) best GENERAL_REGS, cover GENERAL_REGS
    a95 (r171,l1) best GENERAL_REGS, cover GENERAL_REGS
    a97 (r170,l1) best GENERAL_REGS, cover GENERAL_REGS
    a9 (r168,l0) best SIREG, cover GENERAL_REGS
    a11 (r167,l0) best GENERAL_REGS, cover GENERAL_REGS
    a13 (r166,l0) best GENERAL_REGS, cover GENERAL_REGS
    a14 (r165,l0) best GENERAL_REGS, cover GENERAL_REGS
    a16 (r164,l0) best GENERAL_REGS, cover GENERAL_REGS
    a18 (r163,l0) best SIREG, cover GENERAL_REGS
    a20 (r162,l0) best GENERAL_REGS, cover GENERAL_REGS
    a22 (r161,l0) best GENERAL_REGS, cover GENERAL_REGS
    a23 (r160,l0) best GENERAL_REGS, cover GENERAL_REGS
    a24 (r159,l0) best GENERAL_REGS, cover GENERAL_REGS
    a100 (r157,l1) best GENERAL_REGS, cover GENERAL_REGS
    a102 (r156,l1) best GENERAL_REGS, cover GENERAL_REGS
    a103 (r155,l1) best GENERAL_REGS, cover GENERAL_REGS
    a104 (r154,l1) best GENERAL_REGS, cover GENERAL_REGS
    a107 (r152,l1) best GENERAL_REGS, cover GENERAL_REGS
    a109 (r151,l1) best GENERAL_REGS, cover GENERAL_REGS
    a110 (r150,l1) best GENERAL_REGS, cover GENERAL_REGS
    a111 (r149,l1) best GENERAL_REGS, cover GENERAL_REGS
    a1 (r146,l0) best AREG, cover GENERAL_REGS
    a117 (r139,l1) best GENERAL_REGS, cover GENERAL_REGS
    a118 (r138,l1) best GENERAL_REGS, cover GENERAL_REGS
    a124 (r137,l1) best CREG, cover GENERAL_REGS
    a123 (r136,l1) best DIREG, cover GENERAL_REGS
    a122 (r135,l1) best SIREG, cover GENERAL_REGS
    a121 (r134,l1) best CREG, cover GENERAL_REGS
    a149 (r133,l2) best GENERAL_REGS, cover GENERAL_REGS
    a150 (r132,l2) best GENERAL_REGS, cover GENERAL_REGS
    a155 (r131,l2) best CREG, cover GENERAL_REGS
    a154 (r130,l2) best DIREG, cover GENERAL_REGS
    a153 (r129,l2) best SIREG, cover GENERAL_REGS
    a152 (r128,l2) best CREG, cover GENERAL_REGS
    a134 (r122,l2) best GENERAL_REGS, cover GENERAL_REGS
    a36 (r122,l1) best GENERAL_REGS, cover GENERAL_REGS
    a33 (r122,l0) best SIREG, cover GENERAL_REGS
    a133 (r121,l2) best GENERAL_REGS, cover GENERAL_REGS
    a35 (r121,l1) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r121,l0) best DIREG, cover GENERAL_REGS
    a132 (r117,l2) best GENERAL_REGS, cover GENERAL_REGS
    a34 (r117,l1) best GENERAL_REGS, cover GENERAL_REGS
    a32 (r117,l0) best GENERAL_REGS, cover GENERAL_REGS
    a89 (r116,l1) best AREG, cover GENERAL_REGS
    a131 (r110,l2) best GENERAL_REGS, cover GENERAL_REGS
    a112 (r110,l1) best SIREG, cover GENERAL_REGS
    a7 (r108,l0) best AREG, cover GENERAL_REGS
    a147 (r105,l2) best GENERAL_REGS, cover GENERAL_REGS
    a151 (r104,l2) best SIREG, cover GENERAL_REGS
    a146 (r103,l2) best GENERAL_REGS, cover GENERAL_REGS
    a148 (r102,l2) best GENERAL_REGS, cover GENERAL_REGS
    a114 (r101,l1) best GENERAL_REGS, cover GENERAL_REGS
    a119 (r100,l1) best DIREG, cover GENERAL_REGS
    a120 (r99,l1) best SIREG, cover GENERAL_REGS
    a113 (r98,l1) best GENERAL_REGS, cover GENERAL_REGS
    a115 (r97,l1) best GENERAL_REGS, cover GENERAL_REGS
    a116 (r96,l1) best GENERAL_REGS, cover GENERAL_REGS
    a105 (r95,l1) best DIREG, cover GENERAL_REGS
    a108 (r94,l1) best GENERAL_REGS, cover GENERAL_REGS
    a106 (r93,l1) best GENERAL_REGS, cover GENERAL_REGS
    a96 (r92,l1) best GENERAL_REGS, cover GENERAL_REGS
    a98 (r91,l1) best DIREG, cover GENERAL_REGS
    a101 (r90,l1) best GENERAL_REGS, cover GENERAL_REGS
    a99 (r89,l1) best GENERAL_REGS, cover GENERAL_REGS
    a17 (r88,l0) best DIREG, cover GENERAL_REGS
    a21 (r87,l0) best GENERAL_REGS, cover GENERAL_REGS
    a19 (r86,l0) best GENERAL_REGS, cover GENERAL_REGS
    a15 (r85,l0) best GENERAL_REGS, cover GENERAL_REGS
    a8 (r84,l0) best DIREG, cover GENERAL_REGS
    a12 (r83,l0) best GENERAL_REGS, cover GENERAL_REGS
    a10 (r82,l0) best GENERAL_REGS, cover GENERAL_REGS
    a90 (r81,l1) best DIREG, cover GENERAL_REGS
    a93 (r80,l1) best GENERAL_REGS, cover GENERAL_REGS
    a91 (r79,l1) best GENERAL_REGS, cover GENERAL_REGS
    a81 (r78,l1) best DIREG, cover GENERAL_REGS
    a84 (r77,l1) best GENERAL_REGS, cover GENERAL_REGS
    a82 (r76,l1) best GENERAL_REGS, cover GENERAL_REGS
    a55 (r75,l1) best GENERAL_REGS, cover GENERAL_REGS
    a73 (r74,l1) best DIREG, cover GENERAL_REGS
    a77 (r73,l1) best GENERAL_REGS, cover GENERAL_REGS
    a75 (r72,l1) best GENERAL_REGS, cover GENERAL_REGS
    a65 (r71,l1) best DIREG, cover GENERAL_REGS
    a69 (r70,l1) best GENERAL_REGS, cover GENERAL_REGS
    a67 (r69,l1) best GENERAL_REGS, cover GENERAL_REGS
    a57 (r68,l1) best DIREG, cover GENERAL_REGS
    a61 (r67,l1) best GENERAL_REGS, cover GENERAL_REGS
    a59 (r66,l1) best GENERAL_REGS, cover GENERAL_REGS
    a48 (r65,l1) best DIREG, cover GENERAL_REGS
    a52 (r64,l1) best GENERAL_REGS, cover GENERAL_REGS
    a50 (r63,l1) best GENERAL_REGS, cover GENERAL_REGS
    a130 (r62,l2) best DIREG, cover GENERAL_REGS
    a126 (r62,l1) best DIREG, cover GENERAL_REGS
    a129 (r61,l2) best GENERAL_REGS, cover GENERAL_REGS
    a125 (r61,l1) best GENERAL_REGS, cover GENERAL_REGS
    a128 (r60,l2) best GENERAL_REGS, cover GENERAL_REGS
    a127 (r60,l1) best GENERAL_REGS, cover GENERAL_REGS
    a145 (r59,l2) best GENERAL_REGS, cover GENERAL_REGS

  a0(r121,l0) costs: AREG:-1,-1 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:143,1131 SSE_REGS:143,1131 MMX_REGS:143,1131 MEM:42
  a1(r146,l0) costs: AREG:-7,-7 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:130,130 SSE_REGS:130,130 MMX_REGS:130,130 MEM:38
  a2(r207,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a3(r213,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,1781 SSE_REGS:26,1781 MMX_REGS:26,1781 MEM:7
  a4(r214,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,780 SSE_REGS:26,780 MMX_REGS:26,780 MEM:7
  a5(r215,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,1196 SSE_REGS:26,1196 MMX_REGS:26,1196 MEM:7
  a6(r211,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,429 SSE_REGS:26,429 MMX_REGS:26,429 MEM:7
  a7(r108,l0) costs: AREG:-1,-1 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a8(r84,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a9(r168,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a10(r82,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a11(r167,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a12(r83,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a13(r166,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a14(r165,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a15(r85,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a16(r164,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a17(r88,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a18(r163,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a19(r86,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a20(r162,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a21(r87,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a22(r161,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a23(r160,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a24(r159,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a25(r216,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,611 SSE_REGS:39,611 MMX_REGS:39,611 MEM:11
  a26(r222,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,26 SSE_REGS:13,26 MMX_REGS:13,26 MEM:4
  a27(r221,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,26 SSE_REGS:13,26 MMX_REGS:13,26 MEM:4
  a28(r220,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,26 SSE_REGS:13,26 MMX_REGS:13,26 MEM:4
  a29(r219,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,26 SSE_REGS:13,26 MMX_REGS:13,26 MEM:4
  a30(r218,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,416 SSE_REGS:13,416 MMX_REGS:13,416 MEM:4
  a31(r217,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,819 SSE_REGS:13,819 MMX_REGS:13,819 MEM:4
  a32(r117,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,1209 SSE_REGS:39,1209 MMX_REGS:39,1209 MEM:12
  a33(r122,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,1183 SSE_REGS:13,1183 MMX_REGS:13,1183 MEM:4
  a34(r117,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:270
  a35(r121,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:988,988 SSE_REGS:988,988 MMX_REGS:988,988 MEM:273
  a36(r122,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:315
  a37(r213,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1755,1755 SSE_REGS:1755,1755 MMX_REGS:1755,1755 MEM:405
  a38(r214,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:754,754 SSE_REGS:754,754 MMX_REGS:754,754 MEM:174
  a39(r215,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:270
  a40(r216,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:572,572 SSE_REGS:572,572 MMX_REGS:572,572 MEM:132
  a41(r217,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:806,806 SSE_REGS:806,806 MMX_REGS:806,806 MEM:186
  a42(r218,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:403,403 SSE_REGS:403,403 MMX_REGS:403,403 MEM:93
  a43(r219,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a44(r220,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a45(r221,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a46(r222,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a47(r211,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:403,403 SSE_REGS:403,403 MMX_REGS:403,403 MEM:124
  a48(r65,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a49(r204,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a50(r63,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a51(r203,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a52(r64,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a53(r202,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a54(r201,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a55(r75,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2925,2925 SSE_REGS:2925,2925 MMX_REGS:2925,2925 MEM:720
  a56(r200,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a57(r68,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a58(r199,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a59(r66,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a60(r198,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a61(r67,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a62(r197,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a63(r196,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a64(r195,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a65(r71,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a66(r194,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a67(r69,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a68(r193,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a69(r70,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a70(r192,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a71(r191,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a72(r190,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a73(r74,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a74(r188,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a75(r72,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a76(r187,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a77(r73,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a78(r186,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a79(r185,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a80(r184,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a81(r78,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a82(r76,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a83(r180,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a84(r77,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a85(r179,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a86(r178,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a87(r177,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a88(r176,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-45,-45 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:270
  a89(r116,l1) costs: AREG:-31,-31 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1573,1573 SSE_REGS:1573,1573 MMX_REGS:1573,1573 MEM:439
  a90(r81,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:858,858 SSE_REGS:858,858 MMX_REGS:858,858 MEM:201
  a91(r79,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a92(r173,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a93(r80,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a94(r172,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a95(r171,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a96(r92,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1209,1209 SSE_REGS:1209,1209 MMX_REGS:1209,1209 MEM:310
  a97(r170,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:806,806 SSE_REGS:806,806 MMX_REGS:806,806 MEM:93
  a98(r91,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:858,858 SSE_REGS:858,858 MMX_REGS:858,858 MEM:201
  a99(r89,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a100(r157,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a101(r90,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a102(r156,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a103(r155,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a104(r154,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:806,806 SSE_REGS:806,806 MMX_REGS:806,806 MEM:93
  a105(r95,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:858,858 SSE_REGS:858,858 MMX_REGS:858,858 MEM:201
  a106(r93,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a107(r152,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a108(r94,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a109(r151,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a110(r150,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a111(r149,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:806,806 SSE_REGS:806,806 MMX_REGS:806,806 MEM:93
  a112(r110,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-31,-31 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2964,12025 SSE_REGS:2964,12025 MMX_REGS:2964,12025 MEM:791
  a113(r98,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:518
  a114(r101,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:153
  a115(r97,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:62,62 DIREG:62,62 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:1518,1518 SSE_REGS:1518,1518 MMX_REGS:1518,1518 MEM:429
  a116(r96,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:62,62 DIREG:62,62 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:1518,1518 SSE_REGS:1518,1518 MMX_REGS:1518,1518 MEM:429
  a117(r139,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:186
  a118(r138,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:186
  a119(r100,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:62,62 DIREG:0,0 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:1209,1209 SSE_REGS:1209,1209 MMX_REGS:1209,1209 MEM:248
  a120(r99,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:0,0 DIREG:62,62 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:1209,1209 SSE_REGS:1209,1209 MMX_REGS:1209,1209 MEM:248
  a121(r134,l1) costs: AREG:124,124 DREG:124,124 CREG:62,62 BREG:124,124 SIREG:124,124 DIREG:124,124 AD_REGS:124,124 CLOBBERED_REGS:124,124 Q_REGS:124,124 NON_Q_REGS:124,124 LEGACY_REGS:124,124 GENERAL_REGS:124,124 SSE_FIRST_REG:1674,1674 SSE_REGS:1674,1674 MMX_REGS:1674,1674 MEM:496
  a122(r135,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:0,0 DIREG:62,62 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:403,403 SSE_REGS:403,403 MMX_REGS:403,403 MEM:124
  a123(r136,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:62,62 DIREG:0,0 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:403,403 SSE_REGS:403,403 MMX_REGS:403,403 MEM:124
  a124(r137,l1) costs: AREG:62,62 DREG:62,62 CREG:0,0 BREG:62,62 SIREG:62,62 DIREG:62,62 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:403,403 SSE_REGS:403,403 MMX_REGS:403,403 MEM:124
  a125(r61,l1) costs: AREG:0,1910 DREG:0,1910 CREG:0,1910 BREG:0,1910 SIREG:0,1910 DIREG:0,1910 AD_REGS:0,1910 CLOBBERED_REGS:0,1910 Q_REGS:0,1910 NON_Q_REGS:0,1910 LEGACY_REGS:0,1910 GENERAL_REGS:0,1910 SSE_FIRST_REG:559,34865 SSE_REGS:559,34865 MMX_REGS:559,34865 MEM:172
  a126(r62,l1) costs: AREG:0,3820 DREG:0,3820 CREG:0,3820 BREG:0,3820 SIREG:0,3820 DIREG:0,1910 AD_REGS:0,3820 CLOBBERED_REGS:0,3820 Q_REGS:0,3820 NON_Q_REGS:0,3820 LEGACY_REGS:0,3820 GENERAL_REGS:0,3820 SSE_FIRST_REG:1118,15443 SSE_REGS:1118,15443 MMX_REGS:1118,15443 MEM:344
  a127(r60,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,59319 SSE_REGS:1170,59319 MMX_REGS:1170,59319 MEM:360
  a128(r60,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:58149,58149 SSE_REGS:58149,58149 MMX_REGS:58149,58149 MEM:17195
  a129(r61,l2) costs: AREG:1910,1910 DREG:1910,1910 CREG:1910,1910 BREG:1910,1910 SIREG:1910,1910 DIREG:1910,1910 AD_REGS:1910,1910 CLOBBERED_REGS:1910,1910 Q_REGS:1910,1910 NON_Q_REGS:1910,1910 LEGACY_REGS:1910,1910 GENERAL_REGS:1910,1910 SSE_FIRST_REG:34306,34306 SSE_REGS:34306,34306 MMX_REGS:34306,34306 MEM:9386
  a130(r62,l2) costs: AREG:3820,3820 DREG:3820,3820 CREG:3820,3820 BREG:3820,3820 SIREG:3820,3820 DIREG:1910,1910 AD_REGS:3820,3820 CLOBBERED_REGS:3820,3820 Q_REGS:3820,3820 NON_Q_REGS:3820,3820 LEGACY_REGS:3820,3820 GENERAL_REGS:3820,3820 SSE_FIRST_REG:14325,14325 SSE_REGS:14325,14325 MMX_REGS:14325,14325 MEM:5730
  a131(r110,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:9061,9061 SSE_REGS:9061,9061 MMX_REGS:9061,9061 MEM:2788
  a132(r117,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a133(r121,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a134(r122,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a135(r213,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a136(r214,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a137(r215,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a138(r216,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a139(r217,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a140(r218,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a141(r219,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a142(r220,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a143(r221,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a144(r222,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a145(r59,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:36673,36673 SSE_REGS:36673,36673 MMX_REGS:36673,36673 MEM:10372
  a146(r103,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:16022
  a147(r105,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:4800
  a148(r102,l2) costs: AREG:1910,1910 DREG:1910,1910 CREG:1910,1910 BREG:1910,1910 SIREG:1910,1910 DIREG:1910,1910 AD_REGS:1910,1910 CLOBBERED_REGS:1910,1910 Q_REGS:1910,1910 NON_Q_REGS:1910,1910 LEGACY_REGS:1910,1910 GENERAL_REGS:1910,1910 SSE_FIRST_REG:46721,46721 SSE_REGS:46721,46721 MMX_REGS:46721,46721 MEM:13206
  a149(r133,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:5730
  a150(r132,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:5730
  a151(r104,l2) costs: AREG:3820,3820 DREG:3820,3820 CREG:3820,3820 BREG:3820,3820 SIREG:1910,1910 DIREG:3820,3820 AD_REGS:3820,3820 CLOBBERED_REGS:3820,3820 Q_REGS:3820,3820 NON_Q_REGS:3820,3820 LEGACY_REGS:3820,3820 GENERAL_REGS:3820,3820 SSE_FIRST_REG:39155,39155 SSE_REGS:39155,39155 MMX_REGS:39155,39155 MEM:9550
  a152(r128,l2) costs: AREG:5730,5730 DREG:5730,5730 CREG:3820,3820 BREG:5730,5730 SIREG:5730,5730 DIREG:5730,5730 AD_REGS:5730,5730 CLOBBERED_REGS:5730,5730 Q_REGS:5730,5730 NON_Q_REGS:5730,5730 LEGACY_REGS:5730,5730 GENERAL_REGS:5730,5730 SSE_FIRST_REG:53480,53480 SSE_REGS:53480,53480 MMX_REGS:53480,53480 MEM:17190
  a153(r129,l2) costs: AREG:3820,3820 DREG:3820,3820 CREG:3820,3820 BREG:3820,3820 SIREG:1910,1910 DIREG:3820,3820 AD_REGS:3820,3820 CLOBBERED_REGS:3820,3820 Q_REGS:3820,3820 NON_Q_REGS:3820,3820 LEGACY_REGS:3820,3820 GENERAL_REGS:3820,3820 SSE_FIRST_REG:14325,14325 SSE_REGS:14325,14325 MMX_REGS:14325,14325 MEM:5730
  a154(r130,l2) costs: AREG:3820,3820 DREG:3820,3820 CREG:3820,3820 BREG:3820,3820 SIREG:3820,3820 DIREG:1910,1910 AD_REGS:3820,3820 CLOBBERED_REGS:3820,3820 Q_REGS:3820,3820 NON_Q_REGS:3820,3820 LEGACY_REGS:3820,3820 GENERAL_REGS:3820,3820 SSE_FIRST_REG:14325,14325 SSE_REGS:14325,14325 MMX_REGS:14325,14325 MEM:5730
  a155(r131,l2) costs: AREG:3820,3820 DREG:3820,3820 CREG:1910,1910 BREG:3820,3820 SIREG:3820,3820 DIREG:3820,3820 AD_REGS:3820,3820 CLOBBERED_REGS:3820,3820 Q_REGS:3820,3820 NON_Q_REGS:3820,3820 LEGACY_REGS:3820,3820 GENERAL_REGS:3820,3820 SSE_FIRST_REG:14325,14325 SSE_REGS:14325,14325 MMX_REGS:14325,14325 MEM:5730


Pass 1 for finding allocno costs

    r222: preferred GENERAL_REGS, alternative NO_REGS
    r221: preferred GENERAL_REGS, alternative NO_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS
    r216: preferred DIREG, alternative GENERAL_REGS
    r215: preferred DIREG, alternative GENERAL_REGS
    r214: preferred DIREG, alternative GENERAL_REGS
    r213: preferred DIREG, alternative GENERAL_REGS
    r211: preferred DIREG, alternative GENERAL_REGS
    r207: preferred SIREG, alternative GENERAL_REGS
    r204: preferred SIREG, alternative GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS
    r199: preferred SIREG, alternative GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS
    r194: preferred SIREG, alternative GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS
    r188: preferred SIREG, alternative GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS
    r176: preferred DIREG, alternative GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS
    r168: preferred SIREG, alternative GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS
    r163: preferred SIREG, alternative GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS
    r146: preferred AREG, alternative GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS
    r137: preferred CREG, alternative GENERAL_REGS
    r136: preferred DIREG, alternative GENERAL_REGS
    r135: preferred SIREG, alternative GENERAL_REGS
    r134: preferred CREG, alternative GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS
    r131: preferred CREG, alternative GENERAL_REGS
    r130: preferred DIREG, alternative GENERAL_REGS
    r129: preferred SIREG, alternative GENERAL_REGS
    r128: preferred CREG, alternative GENERAL_REGS
    r122: preferred SIREG, alternative GENERAL_REGS
    r121: preferred DIREG, alternative GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS
    r116: preferred AREG, alternative GENERAL_REGS
    r110: preferred SIREG, alternative GENERAL_REGS
    r108: preferred AREG, alternative GENERAL_REGS
    r105: preferred GENERAL_REGS, alternative NO_REGS
    r104: preferred SIREG, alternative GENERAL_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS
    r102: preferred GENERAL_REGS, alternative NO_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS
    r100: preferred DIREG, alternative GENERAL_REGS
    r99: preferred SIREG, alternative GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS
    r95: preferred DIREG, alternative GENERAL_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS
    r91: preferred DIREG, alternative GENERAL_REGS
    r90: preferred GENERAL_REGS, alternative NO_REGS
    r89: preferred GENERAL_REGS, alternative NO_REGS
    r88: preferred DIREG, alternative GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS
    r85: preferred GENERAL_REGS, alternative NO_REGS
    r84: preferred DIREG, alternative GENERAL_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS
    r81: preferred DIREG, alternative GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS
    r78: preferred DIREG, alternative GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS
    r74: preferred DIREG, alternative GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS
    r71: preferred DIREG, alternative GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS
    r68: preferred DIREG, alternative GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS
    r65: preferred DIREG, alternative GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS
    r62: preferred DIREG, alternative GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS

  a0(r121,l0) costs: AREG:-1,-1 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:143,1131 SSE_REGS:143,1131 MMX_REGS:143,1131 MEM:42
  a1(r146,l0) costs: AREG:-7,-7 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-2,-2 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:130,130 SSE_REGS:130,130 MMX_REGS:130,130 MEM:38
  a2(r207,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a3(r213,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,1781 SSE_REGS:26,1781 MMX_REGS:26,1781 MEM:7
  a4(r214,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,780 SSE_REGS:26,780 MMX_REGS:26,780 MEM:7
  a5(r215,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,1196 SSE_REGS:26,1196 MMX_REGS:26,1196 MEM:7
  a6(r211,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,429 SSE_REGS:26,429 MMX_REGS:26,429 MEM:7
  a7(r108,l0) costs: AREG:-1,-1 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a8(r84,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a9(r168,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a10(r82,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a11(r167,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a12(r83,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a13(r166,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a14(r165,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a15(r85,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a16(r164,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a17(r88,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:78,78 SSE_REGS:78,78 MMX_REGS:78,78 MEM:21
  a18(r163,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a19(r86,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a20(r162,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a21(r87,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a22(r161,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a23(r160,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a24(r159,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:3
  a25(r216,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,611 SSE_REGS:39,611 MMX_REGS:39,611 MEM:11
  a26(r222,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,26 SSE_REGS:13,26 MMX_REGS:13,26 MEM:4
  a27(r221,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,26 SSE_REGS:13,26 MMX_REGS:13,26 MEM:4
  a28(r220,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,26 SSE_REGS:13,26 MMX_REGS:13,26 MEM:4
  a29(r219,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,26 SSE_REGS:13,26 MMX_REGS:13,26 MEM:4
  a30(r218,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,416 SSE_REGS:13,416 MMX_REGS:13,416 MEM:4
  a31(r217,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,819 SSE_REGS:13,819 MMX_REGS:13,819 MEM:4
  a32(r117,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:39,1209 SSE_REGS:39,1209 MMX_REGS:39,1209 MEM:12
  a33(r122,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,1183 SSE_REGS:13,1183 MMX_REGS:13,1183 MEM:4
  a34(r117,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:270
  a35(r121,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:988,988 SSE_REGS:988,988 MMX_REGS:988,988 MEM:273
  a36(r122,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:315
  a37(r213,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1755,1755 SSE_REGS:1755,1755 MMX_REGS:1755,1755 MEM:405
  a38(r214,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:754,754 SSE_REGS:754,754 MMX_REGS:754,754 MEM:174
  a39(r215,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:270
  a40(r216,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:572,572 SSE_REGS:572,572 MMX_REGS:572,572 MEM:132
  a41(r217,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:806,806 SSE_REGS:806,806 MMX_REGS:806,806 MEM:186
  a42(r218,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:403,403 SSE_REGS:403,403 MMX_REGS:403,403 MEM:93
  a43(r219,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a44(r220,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a45(r221,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a46(r222,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:13,13 SSE_REGS:13,13 MMX_REGS:13,13 MEM:3
  a47(r211,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:403,403 SSE_REGS:403,403 MMX_REGS:403,403 MEM:124
  a48(r65,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a49(r204,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a50(r63,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a51(r203,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a52(r64,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a53(r202,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a54(r201,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a55(r75,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2925,2925 SSE_REGS:2925,2925 MMX_REGS:2925,2925 MEM:720
  a56(r200,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a57(r68,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a58(r199,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a59(r66,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a60(r198,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a61(r67,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a62(r197,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a63(r196,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a64(r195,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a65(r71,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a66(r194,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a67(r69,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a68(r193,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a69(r70,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a70(r192,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a71(r191,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a72(r190,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a73(r74,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a74(r188,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-1,-1 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a75(r72,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a76(r187,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a77(r73,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a78(r186,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a79(r185,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a80(r184,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a81(r78,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1222,1222 SSE_REGS:1222,1222 MMX_REGS:1222,1222 MEM:285
  a82(r76,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a83(r180,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a84(r77,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a85(r179,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a86(r178,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a87(r177,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:135
  a88(r176,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-45,-45 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,1170 SSE_REGS:1170,1170 MMX_REGS:1170,1170 MEM:270
  a89(r116,l1) costs: AREG:-31,-31 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1573,1573 SSE_REGS:1573,1573 MMX_REGS:1573,1573 MEM:439
  a90(r81,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:858,858 SSE_REGS:858,858 MMX_REGS:858,858 MEM:201
  a91(r79,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a92(r173,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a93(r80,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a94(r172,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a95(r171,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a96(r92,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1209,1209 SSE_REGS:1209,1209 MMX_REGS:1209,1209 MEM:310
  a97(r170,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:806,806 SSE_REGS:806,806 MMX_REGS:806,806 MEM:93
  a98(r91,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:858,858 SSE_REGS:858,858 MMX_REGS:858,858 MEM:201
  a99(r89,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a100(r157,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a101(r90,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a102(r156,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a103(r155,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a104(r154,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:806,806 SSE_REGS:806,806 MMX_REGS:806,806 MEM:93
  a105(r95,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:-1,-1 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:858,858 SSE_REGS:858,858 MMX_REGS:858,858 MEM:201
  a106(r93,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:52,52 SSE_REGS:52,52 MMX_REGS:52,52 MEM:16
  a107(r152,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a108(r94,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:7
  a109(r151,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a110(r150,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:26,26 SSE_REGS:26,26 MMX_REGS:26,26 MEM:8
  a111(r149,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:806,806 SSE_REGS:806,806 MMX_REGS:806,806 MEM:93
  a112(r110,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:-31,-31 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:2964,12025 SSE_REGS:2964,12025 MMX_REGS:2964,12025 MEM:791
  a113(r98,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:518
  a114(r101,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:153
  a115(r97,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:62,62 DIREG:62,62 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:1518,1518 SSE_REGS:1518,1518 MMX_REGS:1518,1518 MEM:429
  a116(r96,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:62,62 DIREG:62,62 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:1518,1518 SSE_REGS:1518,1518 MMX_REGS:1518,1518 MEM:429
  a117(r139,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:186
  a118(r138,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:186
  a119(r100,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:62,62 DIREG:0,0 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:1209,1209 SSE_REGS:1209,1209 MMX_REGS:1209,1209 MEM:248
  a120(r99,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:0,0 DIREG:62,62 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:1209,1209 SSE_REGS:1209,1209 MMX_REGS:1209,1209 MEM:248
  a121(r134,l1) costs: AREG:124,124 DREG:124,124 CREG:62,62 BREG:124,124 SIREG:124,124 DIREG:124,124 AD_REGS:124,124 CLOBBERED_REGS:124,124 Q_REGS:124,124 NON_Q_REGS:124,124 LEGACY_REGS:124,124 GENERAL_REGS:124,124 SSE_FIRST_REG:1674,1674 SSE_REGS:1674,1674 MMX_REGS:1674,1674 MEM:496
  a122(r135,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:0,0 DIREG:62,62 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:403,403 SSE_REGS:403,403 MMX_REGS:403,403 MEM:124
  a123(r136,l1) costs: AREG:62,62 DREG:62,62 CREG:62,62 BREG:62,62 SIREG:62,62 DIREG:0,0 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:403,403 SSE_REGS:403,403 MMX_REGS:403,403 MEM:124
  a124(r137,l1) costs: AREG:62,62 DREG:62,62 CREG:0,0 BREG:62,62 SIREG:62,62 DIREG:62,62 AD_REGS:62,62 CLOBBERED_REGS:62,62 Q_REGS:62,62 NON_Q_REGS:62,62 LEGACY_REGS:62,62 GENERAL_REGS:62,62 SSE_FIRST_REG:403,403 SSE_REGS:403,403 MMX_REGS:403,403 MEM:124
  a125(r61,l1) costs: AREG:0,1910 DREG:0,1910 CREG:0,1910 BREG:0,1910 SIREG:0,1910 DIREG:0,1910 AD_REGS:0,1910 CLOBBERED_REGS:0,1910 Q_REGS:0,1910 NON_Q_REGS:0,1910 LEGACY_REGS:0,1910 GENERAL_REGS:0,1910 SSE_FIRST_REG:559,34865 SSE_REGS:559,34865 MMX_REGS:559,34865 MEM:172
  a126(r62,l1) costs: AREG:0,3820 DREG:0,3820 CREG:0,3820 BREG:0,3820 SIREG:0,3820 DIREG:0,1910 AD_REGS:0,3820 CLOBBERED_REGS:0,3820 Q_REGS:0,3820 NON_Q_REGS:0,3820 LEGACY_REGS:0,3820 GENERAL_REGS:0,3820 SSE_FIRST_REG:1118,15443 SSE_REGS:1118,15443 MMX_REGS:1118,15443 MEM:344
  a127(r60,l1) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:1170,59319 SSE_REGS:1170,59319 MMX_REGS:1170,59319 MEM:360
  a128(r60,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:58149,58149 SSE_REGS:58149,58149 MMX_REGS:58149,58149 MEM:17195
  a129(r61,l2) costs: AREG:1910,1910 DREG:1910,1910 CREG:1910,1910 BREG:1910,1910 SIREG:1910,1910 DIREG:1910,1910 AD_REGS:1910,1910 CLOBBERED_REGS:1910,1910 Q_REGS:1910,1910 NON_Q_REGS:1910,1910 LEGACY_REGS:1910,1910 GENERAL_REGS:1910,1910 SSE_FIRST_REG:34306,34306 SSE_REGS:34306,34306 MMX_REGS:34306,34306 MEM:9386
  a130(r62,l2) costs: AREG:3820,3820 DREG:3820,3820 CREG:3820,3820 BREG:3820,3820 SIREG:3820,3820 DIREG:1910,1910 AD_REGS:3820,3820 CLOBBERED_REGS:3820,3820 Q_REGS:3820,3820 NON_Q_REGS:3820,3820 LEGACY_REGS:3820,3820 GENERAL_REGS:3820,3820 SSE_FIRST_REG:14325,14325 SSE_REGS:14325,14325 MMX_REGS:14325,14325 MEM:5730
  a131(r110,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:9061,9061 SSE_REGS:9061,9061 MMX_REGS:9061,9061 MEM:2788
  a132(r117,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a133(r121,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a134(r122,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a135(r213,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a136(r214,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a137(r215,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a138(r216,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a139(r217,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a140(r218,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a141(r219,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a142(r220,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a143(r221,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a144(r222,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:0,0 SSE_REGS:0,0 MMX_REGS:0,0 MEM:0
  a145(r59,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 SSE_FIRST_REG:36673,36673 SSE_REGS:36673,36673 MMX_REGS:36673,36673 MEM:10372
  a146(r103,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:16022
  a147(r105,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:4800
  a148(r102,l2) costs: AREG:1910,1910 DREG:1910,1910 CREG:1910,1910 BREG:1910,1910 SIREG:1910,1910 DIREG:1910,1910 AD_REGS:1910,1910 CLOBBERED_REGS:1910,1910 Q_REGS:1910,1910 NON_Q_REGS:1910,1910 LEGACY_REGS:1910,1910 GENERAL_REGS:1910,1910 SSE_FIRST_REG:46721,46721 SSE_REGS:46721,46721 MMX_REGS:46721,46721 MEM:13206
  a149(r133,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:5730
  a150(r132,l2) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 LEGACY_REGS:0,0 GENERAL_REGS:0,0 MEM:5730
  a151(r104,l2) costs: AREG:3820,3820 DREG:3820,3820 CREG:3820,3820 BREG:3820,3820 SIREG:1910,1910 DIREG:3820,3820 AD_REGS:3820,3820 CLOBBERED_REGS:3820,3820 Q_REGS:3820,3820 NON_Q_REGS:3820,3820 LEGACY_REGS:3820,3820 GENERAL_REGS:3820,3820 SSE_FIRST_REG:39155,39155 SSE_REGS:39155,39155 MMX_REGS:39155,39155 MEM:9550
  a152(r128,l2) costs: AREG:5730,5730 DREG:5730,5730 CREG:3820,3820 BREG:5730,5730 SIREG:5730,5730 DIREG:5730,5730 AD_REGS:5730,5730 CLOBBERED_REGS:5730,5730 Q_REGS:5730,5730 NON_Q_REGS:5730,5730 LEGACY_REGS:5730,5730 GENERAL_REGS:5730,5730 SSE_FIRST_REG:53480,53480 SSE_REGS:53480,53480 MMX_REGS:53480,53480 MEM:17190
  a153(r129,l2) costs: AREG:3820,3820 DREG:3820,3820 CREG:3820,3820 BREG:3820,3820 SIREG:1910,1910 DIREG:3820,3820 AD_REGS:3820,3820 CLOBBERED_REGS:3820,3820 Q_REGS:3820,3820 NON_Q_REGS:3820,3820 LEGACY_REGS:3820,3820 GENERAL_REGS:3820,3820 SSE_FIRST_REG:14325,14325 SSE_REGS:14325,14325 MMX_REGS:14325,14325 MEM:5730
  a154(r130,l2) costs: AREG:3820,3820 DREG:3820,3820 CREG:3820,3820 BREG:3820,3820 SIREG:3820,3820 DIREG:1910,1910 AD_REGS:3820,3820 CLOBBERED_REGS:3820,3820 Q_REGS:3820,3820 NON_Q_REGS:3820,3820 LEGACY_REGS:3820,3820 GENERAL_REGS:3820,3820 SSE_FIRST_REG:14325,14325 SSE_REGS:14325,14325 MMX_REGS:14325,14325 MEM:5730
  a155(r131,l2) costs: AREG:3820,3820 DREG:3820,3820 CREG:1910,1910 BREG:3820,3820 SIREG:3820,3820 DIREG:3820,3820 AD_REGS:3820,3820 CLOBBERED_REGS:3820,3820 Q_REGS:3820,3820 NON_Q_REGS:3820,3820 LEGACY_REGS:3820,3820 GENERAL_REGS:3820,3820 SSE_FIRST_REG:14325,14325 SSE_REGS:14325,14325 MMX_REGS:14325,14325 MEM:5730

   Insn 1076(l0): point = 0
   Insn 1070(l0): point = 2
   Insn 1159(l0): point = 5
   Insn 1158(l0): point = 7
   Insn 1144(l0): point = 10
   Insn 1143(l0): point = 12
   Insn 1162(l0): point = 14
   Insn 1280(l0): point = 17
   Insn 1029(l0): point = 20
   Insn 1028(l0): point = 22
   Insn 1027(l0): point = 24
   Insn 1026(l0): point = 26
   Insn 1190(l0): point = 29
   Insn 1276(l0): point = 32
   Insn 1266(l0): point = 35
   Insn 796(l0): point = 37
   Insn 795(l0): point = 39
   Insn 1186(l0): point = 42
   Insn 1260(l0): point = 45
   Insn 723(l0): point = 47
   Insn 722(l0): point = 49
   Insn 1182(l0): point = 52
   Insn 1258(l0): point = 55
   Insn 716(l0): point = 57
   Insn 715(l0): point = 59
   Insn 1178(l0): point = 62
   Insn 1250(l0): point = 65
   Insn 573(l0): point = 67
   Insn 572(l0): point = 69
   Insn 1206(l0): point = 72
   Insn 1174(l0): point = 74
   Insn 1248(l0): point = 77
   Insn 565(l0): point = 79
   Insn 549(l0): point = 82
   Insn 548(l0): point = 84
   Insn 547(l0): point = 86
   Insn 546(l0): point = 88
   Insn 544(l0): point = 91
   Insn 543(l0): point = 93
   Insn 540(l0): point = 96
   Insn 539(l0): point = 98
   Insn 537(l0): point = 100
   Insn 1246(l0): point = 103
   Insn 530(l0): point = 105
   Insn 529(l0): point = 107
   Insn 528(l0): point = 109
   Insn 524(l0): point = 112
   Insn 523(l0): point = 114
   Insn 522(l0): point = 116
   Insn 517(l0): point = 119
   Insn 516(l0): point = 121
   Insn 1283(l0): point = 123
   Insn 512(l0): point = 125
   Insn 511(l0): point = 127
   Insn 484(l0): point = 130
   Insn 483(l0): point = 132
   Insn 482(l0): point = 134
   Insn 481(l0): point = 136
   Insn 479(l0): point = 139
   Insn 478(l0): point = 141
   Insn 475(l0): point = 144
   Insn 474(l0): point = 146
   Insn 472(l0): point = 148
   Insn 1244(l0): point = 151
   Insn 465(l0): point = 153
   Insn 464(l0): point = 155
   Insn 463(l0): point = 157
   Insn 459(l0): point = 160
   Insn 458(l0): point = 162
   Insn 457(l0): point = 164
   Insn 452(l0): point = 167
   Insn 451(l0): point = 169
   Insn 446(l0): point = 171
   Insn 445(l0): point = 173
   Insn 1170(l0): point = 175
   Insn 1236(l0): point = 178
   Insn 287(l0): point = 180
   Insn 286(l0): point = 182
   Insn 1166(l0): point = 184
   Insn 1226(l0): point = 187
   Insn 706(l0): point = 189
   Insn 357(l0): point = 191
   Insn 422(l0): point = 193
   Insn 637(l0): point = 195
   Insn 277(l0): point = 197
   Insn 275(l0): point = 199
   Insn 270(l0): point = 201
   Insn 42(l0): point = 203
   Insn 36(l0): point = 205
   Insn 31(l0): point = 207
   Insn 26(l0): point = 209
   Insn 25(l0): point = 211
   Insn 24(l0): point = 213
   Insn 23(l0): point = 215
   Insn 22(l0): point = 217
   Insn 20(l0): point = 219
   Insn 3(l0): point = 221
   Insn 2(l0): point = 223
   Insn 1015(l1): point = 226
   Insn 1282(l1): point = 228
   Insn 993(l1): point = 231
   Insn 992(l1): point = 233
   Insn 991(l1): point = 235
   Insn 990(l1): point = 237
   Insn 988(l1): point = 240
   Insn 987(l1): point = 242
   Insn 984(l1): point = 245
   Insn 983(l1): point = 247
   Insn 981(l1): point = 249
   Insn 1272(l1): point = 252
   Insn 974(l1): point = 254
   Insn 973(l1): point = 256
   Insn 972(l1): point = 258
   Insn 968(l1): point = 261
   Insn 967(l1): point = 263
   Insn 966(l1): point = 265
   Insn 961(l1): point = 268
   Insn 960(l1): point = 270
   Insn 956(l1): point = 272
   Insn 955(l1): point = 274
   Insn 929(l1): point = 277
   Insn 928(l1): point = 279
   Insn 927(l1): point = 281
   Insn 926(l1): point = 283
   Insn 924(l1): point = 286
   Insn 923(l1): point = 288
   Insn 920(l1): point = 291
   Insn 919(l1): point = 293
   Insn 917(l1): point = 295
   Insn 1270(l1): point = 298
   Insn 910(l1): point = 300
   Insn 909(l1): point = 302
   Insn 908(l1): point = 304
   Insn 904(l1): point = 307
   Insn 903(l1): point = 309
   Insn 902(l1): point = 311
   Insn 897(l1): point = 314
   Insn 896(l1): point = 316
   Insn 892(l1): point = 318
   Insn 891(l1): point = 320
   Insn 864(l1): point = 323
   Insn 863(l1): point = 325
   Insn 862(l1): point = 327
   Insn 861(l1): point = 329
   Insn 859(l1): point = 332
   Insn 858(l1): point = 334
   Insn 855(l1): point = 337
   Insn 854(l1): point = 339
   Insn 852(l1): point = 341
   Insn 1268(l1): point = 344
   Insn 845(l1): point = 346
   Insn 844(l1): point = 348
   Insn 843(l1): point = 350
   Insn 839(l1): point = 353
   Insn 838(l1): point = 355
   Insn 837(l1): point = 357
   Insn 832(l1): point = 360
   Insn 831(l1): point = 362
   Insn 827(l1): point = 364
   Insn 826(l1): point = 366
   Insn 1264(l1): point = 369
   Insn 789(l1): point = 371
   Insn 788(l1): point = 373
   Insn 787(l1): point = 375
   Insn 786(l1): point = 377
   Insn 784(l1): point = 380
   Insn 783(l1): point = 382
   Insn 780(l1): point = 385
   Insn 779(l1): point = 387
   Insn 777(l1): point = 389
   Insn 1262(l1): point = 392
   Insn 770(l1): point = 394
   Insn 769(l1): point = 396
   Insn 768(l1): point = 398
   Insn 764(l1): point = 401
   Insn 763(l1): point = 403
   Insn 762(l1): point = 405
   Insn 757(l1): point = 408
   Insn 756(l1): point = 410
   Insn 752(l1): point = 412
   Insn 751(l1): point = 414
   Insn 1256(l1): point = 417
   Insn 709(l1): point = 419
   Insn 708(l1): point = 421
   Insn 707(l1): point = 423
   Insn 704(l1): point = 426
   Insn 703(l1): point = 428
   Insn 700(l1): point = 431
   Insn 699(l1): point = 433
   Insn 697(l1): point = 435
   Insn 1254(l1): point = 438
   Insn 690(l1): point = 440
   Insn 689(l1): point = 442
   Insn 688(l1): point = 444
   Insn 684(l1): point = 447
   Insn 683(l1): point = 449
   Insn 682(l1): point = 451
   Insn 677(l1): point = 454
   Insn 676(l1): point = 456
   Insn 675(l1): point = 458
   Insn 671(l1): point = 460
   Insn 670(l1): point = 462
   Insn 657(l1): point = 465
   Insn 656(l1): point = 467
   Insn 655(l1): point = 469
   Insn 654(l1): point = 471
   Insn 640(l1): point = 474
   Insn 639(l1): point = 476
   Insn 638(l1): point = 478
   Insn 635(l1): point = 481
   Insn 634(l1): point = 483
   Insn 631(l1): point = 486
   Insn 630(l1): point = 488
   Insn 628(l1): point = 490
   Insn 1252(l1): point = 493
   Insn 621(l1): point = 495
   Insn 620(l1): point = 497
   Insn 619(l1): point = 499
   Insn 615(l1): point = 502
   Insn 614(l1): point = 504
   Insn 613(l1): point = 506
   Insn 608(l1): point = 509
   Insn 607(l1): point = 511
   Insn 603(l1): point = 513
   Insn 602(l1): point = 515
   Insn 1242(l1): point = 518
   Insn 425(l1): point = 520
   Insn 424(l1): point = 522
   Insn 423(l1): point = 524
   Insn 420(l1): point = 527
   Insn 419(l1): point = 529
   Insn 416(l1): point = 532
   Insn 415(l1): point = 534
   Insn 413(l1): point = 536
   Insn 1240(l1): point = 539
   Insn 406(l1): point = 541
   Insn 405(l1): point = 543
   Insn 404(l1): point = 545
   Insn 400(l1): point = 548
   Insn 399(l1): point = 550
   Insn 398(l1): point = 552
   Insn 393(l1): point = 555
   Insn 392(l1): point = 557
   Insn 388(l1): point = 559
   Insn 387(l1): point = 561
   Insn 360(l1): point = 564
   Insn 359(l1): point = 566
   Insn 358(l1): point = 568
   Insn 355(l1): point = 571
   Insn 354(l1): point = 573
   Insn 351(l1): point = 576
   Insn 350(l1): point = 578
   Insn 348(l1): point = 580
   Insn 1238(l1): point = 583
   Insn 341(l1): point = 585
   Insn 340(l1): point = 587
   Insn 339(l1): point = 589
   Insn 335(l1): point = 592
   Insn 334(l1): point = 594
   Insn 333(l1): point = 596
   Insn 328(l1): point = 599
   Insn 327(l1): point = 601
   Insn 326(l1): point = 603
   Insn 322(l1): point = 605
   Insn 321(l1): point = 607
   Insn 304(l1): point = 609
   Insn 303(l1): point = 612
   Insn 302(l1): point = 614
   Insn 301(l1): point = 616
   Insn 300(l1): point = 618
   Insn 1234(l1): point = 621
   Insn 280(l1): point = 624
   Insn 279(l1): point = 626
   Insn 278(l1): point = 628
   Insn 1217(l1): point = 630
   Insn 273(l1): point = 633
   Insn 272(l1): point = 635
   Insn 271(l1): point = 637
   Insn 260(l1): point = 639
   Insn 243(l1): point = 642
   Insn 242(l1): point = 644
   Insn 238(l1): point = 647
   Insn 236(l1): point = 650
   Insn 235(l1): point = 652
   Insn 233(l1): point = 655
   Insn 232(l1): point = 657
   Insn 230(l1): point = 659
   Insn 226(l1): point = 662
   Insn 225(l1): point = 664
   Insn 223(l1): point = 666
   Insn 222(l1): point = 668
   Insn 221(l1): point = 670
   Insn 220(l1): point = 672
   Insn 219(l1): point = 674
   Insn 218(l1): point = 676
   Insn 214(l1): point = 678
   Insn 213(l1): point = 680
   Insn 202(l1): point = 682
   Insn 201(l1): point = 684
   Insn 196(l1): point = 686
   Insn 195(l1): point = 688
   Insn 178(l1): point = 691
   Insn 177(l1): point = 693
   Insn 167(l1): point = 695
   Insn 70(l1): point = 698
   Insn 68(l1): point = 700
   Insn 66(l1): point = 703
   Insn 65(l1): point = 705
   Insn 58(l1): point = 707
   Insn 56(l1): point = 709
   Insn 46(l1): point = 712
   Insn 45(l1): point = 714
   Insn 44(l1): point = 716
   Insn 40(l1): point = 719
   Insn 39(l1): point = 721
   Insn 38(l1): point = 723
   Insn 34(l1): point = 726
   Insn 33(l1): point = 728
   Insn 32(l1): point = 730
   Insn 1230(l2): point = 733
   Insn 159(l2): point = 735
   Insn 157(l2): point = 738
   Insn 156(l2): point = 740
   Insn 149(l2): point = 743
   Insn 1228(l2): point = 746
   Insn 143(l2): point = 748
   Insn 140(l2): point = 750
   Insn 135(l2): point = 753
   Insn 134(l2): point = 755
   Insn 130(l2): point = 758
   Insn 128(l2): point = 761
   Insn 127(l2): point = 763
   Insn 125(l2): point = 766
   Insn 124(l2): point = 768
   Insn 122(l2): point = 770
   Insn 118(l2): point = 773
   Insn 117(l2): point = 775
   Insn 115(l2): point = 777
   Insn 114(l2): point = 779
   Insn 113(l2): point = 781
   Insn 112(l2): point = 783
   Insn 111(l2): point = 785
   Insn 110(l2): point = 787
   Insn 106(l2): point = 789
   Insn 105(l2): point = 791
   Insn 90(l2): point = 793
   Insn 89(l2): point = 795
 a0(r121): [23..223] [3..4]
 a1(r146): [178..184] [77..79] [65..74] [55..62] [45..52] [35..42] [17..29] [13..14] [8..9]
 a2(r207): [25..26]
 a3(r213): [40..207]
 a4(r214): [50..205]
 a5(r215): [60..203]
 a6(r211): [77..186] [70..72]
 a7(r108): [80..175]
 a8(r84): [85..125]
 a9(r168): [87..88]
 a10(r82): [103..105] [94..100]
 a11(r167): [97..98]
 a12(r83): [106..107]
 a13(r166): [108..109]
 a14(r165): [115..116]
 a15(r85): [122..123]
 a16(r164): [126..127]
 a17(r88): [133..171]
 a18(r163): [135..136]
 a19(r86): [151..153] [142..148]
 a20(r162): [145..146]
 a21(r87): [154..155]
 a22(r161): [156..157]
 a23(r160): [163..164]
 a24(r159): [172..173]
 a25(r216): [183..201]
 a26(r222): [187..189]
 a27(r221): [187..191]
 a28(r220): [187..193]
 a29(r219): [187..195]
 a30(r218): [187..197]
 a31(r217): [187..199]
 a32(r117): [187..213]
 a33(r122): [187..221]
 a34(r117): [226..732]
 a35(r121): [226..732]
 a36(r122): [226..732]
 a37(r213): [226..732]
 a38(r214): [226..732]
 a39(r215): [226..732]
 a40(r216): [226..732]
 a41(r217): [226..732]
 a42(r218): [226..732]
 a43(r219): [226..732]
 a44(r220): [226..732]
 a45(r221): [226..732]
 a46(r222): [226..732]
 a47(r211): [612..630]
 a48(r65): [234..272]
 a49(r204): [236..237]
 a50(r63): [252..254] [243..249]
 a51(r203): [246..247]
 a52(r64): [255..256]
 a53(r202): [257..258]
 a54(r201): [264..265]
 a55(r75): [271..458]
 a56(r200): [273..274]
 a57(r68): [280..318]
 a58(r199): [282..283]
 a59(r66): [298..300] [289..295]
 a60(r198): [292..293]
 a61(r67): [301..302]
 a62(r197): [303..304]
 a63(r196): [310..311]
 a64(r195): [319..320]
 a65(r71): [326..364]
 a66(r194): [328..329]
 a67(r69): [344..346] [335..341]
 a68(r193): [338..339]
 a69(r70): [347..348]
 a70(r192): [349..350]
 a71(r191): [356..357]
 a72(r190): [365..366]
 a73(r74): [374..412]
 a74(r188): [376..377]
 a75(r72): [392..394] [383..389]
 a76(r187): [386..387]
 a77(r73): [395..396]
 a78(r186): [397..398]
 a79(r185): [404..405]
 a80(r184): [413..414]
 a81(r78): [422..460]
 a82(r76): [438..440] [429..435]
 a83(r180): [432..433]
 a84(r77): [441..442]
 a85(r179): [443..444]
 a86(r178): [450..451]
 a87(r177): [461..462]
 a88(r176): [468..471]
 a89(r116): [642..695] [472..609]
 a90(r81): [477..513]
 a91(r79): [493..495] [484..490]
 a92(r173): [487..488]
 a93(r80): [496..497]
 a94(r172): [498..499]
 a95(r171): [505..506]
 a96(r92): [512..603]
 a97(r170): [514..515]
 a98(r91): [523..559]
 a99(r89): [539..541] [530..536]
 a100(r157): [533..534]
 a101(r90): [542..543]
 a102(r156): [544..545]
 a103(r155): [551..552]
 a104(r154): [560..561]
 a105(r95): [567..605]
 a106(r93): [583..585] [574..580]
 a107(r152): [577..578]
 a108(r94): [586..587]
 a109(r151): [588..589]
 a110(r150): [595..596]
 a111(r149): [606..607]
 a112(r110): [617..709]
 a113(r98): [662..668] [645..647]
 a114(r101): [648..659]
 a115(r97): [660..682]
 a116(r96): [660..686]
 a117(r139): [669..670]
 a118(r138): [669..672]
 a119(r100): [675..684]
 a120(r99): [675..688]
 a121(r134): [675..678]
 a122(r135): [674..674]
 a123(r136): [674..674]
 a124(r137): [674..674]
 a125(r61): [698..698]
 a126(r62): [698..700]
 a127(r60): [698..707]
 a128(r60): [749..797] [744..745] [733..735]
 a129(r61): [733..797]
 a130(r62): [733..797]
 a131(r110): [753..797] [733..748]
 a132(r117): [733..797]
 a133(r121): [733..797]
 a134(r122): [733..797]
 a135(r213): [733..797]
 a136(r214): [733..797]
 a137(r215): [733..797]
 a138(r216): [733..797]
 a139(r217): [733..797]
 a140(r218): [733..797]
 a141(r219): [733..797]
 a142(r220): [733..797]
 a143(r221): [733..797]
 a144(r222): [733..797]
 a145(r59): [746..750] [736..743]
 a146(r103): [773..779] [756..758]
 a147(r105): [759..770]
 a148(r102): [771..793]
 a149(r133): [780..781]
 a150(r132): [780..783]
 a151(r104): [786..795]
 a152(r128): [786..789]
 a153(r129): [785..785]
 a154(r130): [785..785]
 a155(r131): [785..785]
Compressing live ranges: from 798 to 283 - 35%
Ranges after the compression:
 a0(r121): [7..83] [0..1]
 a1(r146): [66..68] [24..25] [20..23] [17..19] [14..16] [11..13] [6..10] [4..5] [2..3]
 a2(r207): [8..9]
 a3(r213): [12..80]
 a4(r214): [15..79]
 a5(r215): [18..78]
 a6(r211): [24..69] [21..22]
 a7(r108): [26..65]
 a8(r84): [27..44]
 a9(r168): [28..29]
 a10(r82): [34..35] [30..33]
 a11(r167): [31..32]
 a12(r83): [36..37]
 a13(r166): [38..39]
 a14(r165): [40..41]
 a15(r85): [42..43]
 a16(r164): [45..46]
 a17(r88): [47..62]
 a18(r163): [48..49]
 a19(r86): [54..55] [50..53]
 a20(r162): [51..52]
 a21(r87): [56..57]
 a22(r161): [58..59]
 a23(r160): [60..61]
 a24(r159): [63..64]
 a25(r216): [67..77]
 a26(r222): [70..71]
 a27(r221): [70..72]
 a28(r220): [70..73]
 a29(r219): [70..74]
 a30(r218): [70..75]
 a31(r217): [70..76]
 a32(r117): [70..81]
 a33(r122): [70..82]
 a34(r117): [84..255]
 a35(r121): [84..255]
 a36(r122): [84..255]
 a37(r213): [84..255]
 a38(r214): [84..255]
 a39(r215): [84..255]
 a40(r216): [84..255]
 a41(r217): [84..255]
 a42(r218): [84..255]
 a43(r219): [84..255]
 a44(r220): [84..255]
 a45(r221): [84..255]
 a46(r222): [84..255]
 a47(r211): [229..231]
 a48(r65): [85..101]
 a49(r204): [86..87]
 a50(r63): [92..93] [88..91]
 a51(r203): [89..90]
 a52(r64): [94..95]
 a53(r202): [96..97]
 a54(r201): [98..99]
 a55(r75): [100..171]
 a56(r200): [102..103]
 a57(r68): [104..119]
 a58(r199): [105..106]
 a59(r66): [111..112] [107..110]
 a60(r198): [108..109]
 a61(r67): [113..114]
 a62(r197): [115..116]
 a63(r196): [117..118]
 a64(r195): [120..121]
 a65(r71): [122..137]
 a66(r194): [123..124]
 a67(r69): [129..130] [125..128]
 a68(r193): [126..127]
 a69(r70): [131..132]
 a70(r192): [133..134]
 a71(r191): [135..136]
 a72(r190): [138..139]
 a73(r74): [140..155]
 a74(r188): [141..142]
 a75(r72): [147..148] [143..146]
 a76(r187): [144..145]
 a77(r73): [149..150]
 a78(r186): [151..152]
 a79(r185): [153..154]
 a80(r184): [156..157]
 a81(r78): [158..172]
 a82(r76): [163..164] [159..162]
 a83(r180): [160..161]
 a84(r77): [165..166]
 a85(r179): [167..168]
 a86(r178): [169..170]
 a87(r177): [173..174]
 a88(r176): [175..176]
 a89(r116): [232..250] [177..228]
 a90(r81): [178..192]
 a91(r79): [183..184] [179..182]
 a92(r173): [180..181]
 a93(r80): [185..186]
 a94(r172): [187..188]
 a95(r171): [189..190]
 a96(r92): [191..224]
 a97(r170): [193..194]
 a98(r91): [195..208]
 a99(r89): [200..201] [196..199]
 a100(r157): [197..198]
 a101(r90): [202..203]
 a102(r156): [204..205]
 a103(r155): [206..207]
 a104(r154): [209..210]
 a105(r95): [211..225]
 a106(r93): [216..217] [212..215]
 a107(r152): [213..214]
 a108(r94): [218..219]
 a109(r151): [220..221]
 a110(r150): [222..223]
 a111(r149): [226..227]
 a112(r110): [230..254]
 a113(r98): [238..239] [233..234]
 a114(r101): [235..236]
 a115(r97): [237..246]
 a116(r96): [237..248]
 a117(r139): [240..241]
 a118(r138): [240..242]
 a119(r100): [244..247]
 a120(r99): [244..249]
 a121(r134): [244..245]
 a122(r135): [243..243]
 a123(r136): [243..243]
 a124(r137): [243..243]
 a125(r61): [251..251]
 a126(r62): [251..252]
 a127(r60): [251..253]
 a128(r60): [264..282] [260..261] [256..257]
 a129(r61): [256..282]
 a130(r62): [256..282]
 a131(r110): [266..282] [256..263]
 a132(r117): [256..282]
 a133(r121): [256..282]
 a134(r122): [256..282]
 a135(r213): [256..282]
 a136(r214): [256..282]
 a137(r215): [256..282]
 a138(r216): [256..282]
 a139(r217): [256..282]
 a140(r218): [256..282]
 a141(r219): [256..282]
 a142(r220): [256..282]
 a143(r221): [256..282]
 a144(r222): [256..282]
 a145(r59): [262..265] [258..259]
 a146(r103): [272..273] [267..268]
 a147(r105): [269..270]
 a148(r102): [271..280]
 a149(r133): [274..275]
 a150(r132): [274..276]
 a151(r104): [278..281]
 a152(r128): [278..279]
 a153(r129): [277..277]
 a154(r130): [277..277]
 a155(r131): [277..277]
    Creating cap  a156(r65,l0: a48(r65,l1))
    Creating cap  a157(r204,l0: a49(r204,l1))
    Creating cap  a158(r63,l0: a50(r63,l1))
    Creating cap  a159(r203,l0: a51(r203,l1))
    Creating cap  a160(r64,l0: a52(r64,l1))
    Creating cap  a161(r202,l0: a53(r202,l1))
    Creating cap  a162(r201,l0: a54(r201,l1))
    Creating cap  a163(r75,l0: a55(r75,l1))
    Creating cap  a164(r200,l0: a56(r200,l1))
    Creating cap  a165(r68,l0: a57(r68,l1))
    Creating cap  a166(r199,l0: a58(r199,l1))
    Creating cap  a167(r66,l0: a59(r66,l1))
    Creating cap  a168(r198,l0: a60(r198,l1))
    Creating cap  a169(r67,l0: a61(r67,l1))
    Creating cap  a170(r197,l0: a62(r197,l1))
    Creating cap  a171(r196,l0: a63(r196,l1))
    Creating cap  a172(r195,l0: a64(r195,l1))
    Creating cap  a173(r71,l0: a65(r71,l1))
    Creating cap  a174(r194,l0: a66(r194,l1))
    Creating cap  a175(r69,l0: a67(r69,l1))
    Creating cap  a176(r193,l0: a68(r193,l1))
    Creating cap  a177(r70,l0: a69(r70,l1))
    Creating cap  a178(r192,l0: a70(r192,l1))
    Creating cap  a179(r191,l0: a71(r191,l1))
    Creating cap  a180(r190,l0: a72(r190,l1))
    Creating cap  a181(r74,l0: a73(r74,l1))
    Creating cap  a182(r188,l0: a74(r188,l1))
    Creating cap  a183(r72,l0: a75(r72,l1))
    Creating cap  a184(r187,l0: a76(r187,l1))
    Creating cap  a185(r73,l0: a77(r73,l1))
    Creating cap  a186(r186,l0: a78(r186,l1))
    Creating cap  a187(r185,l0: a79(r185,l1))
    Creating cap  a188(r184,l0: a80(r184,l1))
    Creating cap  a189(r78,l0: a81(r78,l1))
    Creating cap  a190(r76,l0: a82(r76,l1))
    Creating cap  a191(r180,l0: a83(r180,l1))
    Creating cap  a192(r77,l0: a84(r77,l1))
    Creating cap  a193(r179,l0: a85(r179,l1))
    Creating cap  a194(r178,l0: a86(r178,l1))
    Creating cap  a195(r177,l0: a87(r177,l1))
    Creating cap  a196(r176,l0: a88(r176,l1))
    Creating cap  a197(r116,l0: a89(r116,l1))
    Creating cap  a198(r81,l0: a90(r81,l1))
    Creating cap  a199(r79,l0: a91(r79,l1))
    Creating cap  a200(r173,l0: a92(r173,l1))
    Creating cap  a201(r80,l0: a93(r80,l1))
    Creating cap  a202(r172,l0: a94(r172,l1))
    Creating cap  a203(r171,l0: a95(r171,l1))
    Creating cap  a204(r92,l0: a96(r92,l1))
    Creating cap  a205(r170,l0: a97(r170,l1))
    Creating cap  a206(r91,l0: a98(r91,l1))
    Creating cap  a207(r89,l0: a99(r89,l1))
    Creating cap  a208(r157,l0: a100(r157,l1))
    Creating cap  a209(r90,l0: a101(r90,l1))
    Creating cap  a210(r156,l0: a102(r156,l1))
    Creating cap  a211(r155,l0: a103(r155,l1))
    Creating cap  a212(r154,l0: a104(r154,l1))
    Creating cap  a213(r95,l0: a105(r95,l1))
    Creating cap  a214(r93,l0: a106(r93,l1))
    Creating cap  a215(r152,l0: a107(r152,l1))
    Creating cap  a216(r94,l0: a108(r94,l1))
    Creating cap  a217(r151,l0: a109(r151,l1))
    Creating cap  a218(r150,l0: a110(r150,l1))
    Creating cap  a219(r149,l0: a111(r149,l1))
    Creating cap  a220(r110,l0: a112(r110,l1))
    Creating cap  a221(r98,l0: a113(r98,l1))
    Creating cap  a222(r101,l0: a114(r101,l1))
    Creating cap  a223(r97,l0: a115(r97,l1))
    Creating cap  a224(r96,l0: a116(r96,l1))
    Creating cap  a225(r139,l0: a117(r139,l1))
    Creating cap  a226(r138,l0: a118(r138,l1))
    Creating cap  a227(r100,l0: a119(r100,l1))
    Creating cap  a228(r99,l0: a120(r99,l1))
    Creating cap  a229(r134,l0: a121(r134,l1))
    Creating cap  a230(r135,l0: a122(r135,l1))
    Creating cap  a231(r136,l0: a123(r136,l1))
    Creating cap  a232(r137,l0: a124(r137,l1))
    Creating cap  a233(r61,l0: a125(r61,l1))
    Creating cap  a234(r62,l0: a126(r62,l1))
    Creating cap  a235(r60,l0: a127(r60,l1))
    Creating cap  a236(r59,l1: a145(r59,l2))
    Creating cap  a237(r103,l1: a146(r103,l2))
    Creating cap  a238(r105,l1: a147(r105,l2))
    Creating cap  a239(r102,l1: a148(r102,l2))
    Creating cap  a240(r133,l1: a149(r133,l2))
    Creating cap  a241(r132,l1: a150(r132,l2))
    Creating cap  a242(r104,l1: a151(r104,l2))
    Creating cap  a243(r128,l1: a152(r128,l2))
    Creating cap  a244(r129,l1: a153(r129,l2))
    Creating cap  a245(r130,l1: a154(r130,l2))
    Creating cap  a246(r131,l1: a155(r131,l2))
    Creating cap  a247(r59,l0: a236(r59,l1: a145(r59,l2)))
    Creating cap  a248(r103,l0: a237(r103,l1: a146(r103,l2)))
    Creating cap  a249(r105,l0: a238(r105,l1: a147(r105,l2)))
    Creating cap  a250(r102,l0: a239(r102,l1: a148(r102,l2)))
    Creating cap  a251(r133,l0: a240(r133,l1: a149(r133,l2)))
    Creating cap  a252(r132,l0: a241(r132,l1: a150(r132,l2)))
    Creating cap  a253(r104,l0: a242(r104,l1: a151(r104,l2)))
    Creating cap  a254(r128,l0: a243(r128,l1: a152(r128,l2)))
    Creating cap  a255(r129,l0: a244(r129,l1: a153(r129,l2)))
    Creating cap  a256(r130,l0: a245(r130,l1: a154(r130,l2)))
    Creating cap  a257(r131,l0: a246(r131,l1: a155(r131,l2)))
+++Allocating 6400 bytes for conflict table (uncompressed size 10320)
;; a0(r121,l0) conflicts: a1(r146,l0) a2(r207,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0) a9(r168,l0) a10(r82,l0) a11(r167,l0) a12(r83,l0) a13(r166,l0) a14(r165,l0) a15(r85,l0) a16(r164,l0) a17(r88,l0) a18(r163,l0) a19(r86,l0) a20(r162,l0) a21(r87,l0) a22(r161,l0) a23(r160,l0) a24(r159,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a1(r146,l0) conflicts: a0(r121,l0) a2(r207,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a25(r216,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a2(r207,l0) conflicts: a0(r121,l0) a1(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a3(r213,l0) conflicts: a0(r121,l0) a1(r146,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0) a9(r168,l0) a10(r82,l0) a11(r167,l0) a12(r83,l0) a13(r166,l0) a14(r165,l0) a15(r85,l0) a16(r164,l0) a17(r88,l0) a18(r163,l0) a19(r86,l0) a20(r162,l0) a21(r87,l0) a22(r161,l0) a23(r160,l0) a24(r159,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a4(r214,l0) conflicts: a0(r121,l0) a1(r146,l0) a3(r213,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0) a9(r168,l0) a10(r82,l0) a11(r167,l0) a12(r83,l0) a13(r166,l0) a14(r165,l0) a15(r85,l0) a16(r164,l0) a17(r88,l0) a18(r163,l0) a19(r86,l0) a20(r162,l0) a21(r87,l0) a22(r161,l0) a23(r160,l0) a24(r159,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a5(r215,l0) conflicts: a0(r121,l0) a1(r146,l0) a3(r213,l0) a4(r214,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0) a9(r168,l0) a10(r82,l0) a11(r167,l0) a12(r83,l0) a13(r166,l0) a14(r165,l0) a15(r85,l0) a16(r164,l0) a17(r88,l0) a18(r163,l0) a19(r86,l0) a20(r162,l0) a21(r87,l0) a22(r161,l0) a23(r160,l0) a24(r159,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a6(r211,l0) conflicts: a0(r121,l0) a1(r146,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a7(r108,l0) a8(r84,l0) a9(r168,l0) a10(r82,l0) a11(r167,l0) a12(r83,l0) a13(r166,l0) a14(r165,l0) a15(r85,l0) a16(r164,l0) a17(r88,l0) a18(r163,l0) a19(r86,l0) a20(r162,l0) a21(r87,l0) a22(r161,l0) a23(r160,l0) a24(r159,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a7(r108,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a8(r84,l0) a9(r168,l0) a10(r82,l0) a11(r167,l0) a12(r83,l0) a13(r166,l0) a14(r165,l0) a15(r85,l0) a16(r164,l0) a17(r88,l0) a18(r163,l0) a19(r86,l0) a20(r162,l0) a21(r87,l0) a22(r161,l0) a23(r160,l0) a24(r159,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a8(r84,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a9(r168,l0) a10(r82,l0) a11(r167,l0) a12(r83,l0) a13(r166,l0) a14(r165,l0) a15(r85,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a9(r168,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a10(r82,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0) a11(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a11(r167,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0) a10(r82,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a12(r83,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a13(r166,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a14(r165,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a15(r85,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a8(r84,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a16(r164,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a17(r88,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a18(r163,l0) a19(r86,l0) a20(r162,l0) a21(r87,l0) a22(r161,l0) a23(r160,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a18(r163,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a17(r88,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a19(r86,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a17(r88,l0) a20(r162,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a20(r162,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a17(r88,l0) a19(r86,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a21(r87,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a17(r88,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a22(r161,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a17(r88,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a23(r160,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0) a17(r88,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a24(r159,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a7(r108,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a25(r216,l0) conflicts: a0(r121,l0) a1(r146,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a26(r222,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a25(r216,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs:
;; a27(r221,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a25(r216,l0) a26(r222,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs:
;; a28(r220,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs:
;; a29(r219,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs:
;; a30(r218,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs:
;; a31(r217,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs:
;; a32(r117,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a33(r122,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs:
;; a33(r122,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a156(r65,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0) a195(r177,l0) a196(r176,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs:
;; a34(r117,l1) conflicts: a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a35(r121,l1) conflicts: a34(r117,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a36(r122,l1) conflicts: a34(r117,l1) a35(r121,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a37(r213,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a38(r214,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a39(r215,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a40(r216,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a41(r217,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a42(r218,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a43(r219,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a44(r220,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a45(r221,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a46(r222,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a46(r222,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a48(r65,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1) a87(r177,l1) a88(r176,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a47(r211,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a47(r211,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a48(r65,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a49(r204,l1) a50(r63,l1) a51(r203,l1) a52(r64,l1) a53(r202,l1) a54(r201,l1) a55(r75,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a49(r204,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a50(r63,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a51(r203,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a51(r203,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a50(r63,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a52(r64,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a53(r202,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a54(r201,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a55(r75,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a48(r65,l1) a56(r200,l1) a57(r68,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1) a64(r195,l1) a65(r71,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1) a72(r190,l1) a73(r74,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1) a80(r184,l1) a81(r78,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a56(r200,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a57(r68,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a58(r199,l1) a59(r66,l1) a60(r198,l1) a61(r67,l1) a62(r197,l1) a63(r196,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a58(r199,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a57(r68,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a59(r66,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a57(r68,l1) a60(r198,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a60(r198,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a57(r68,l1) a59(r66,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a61(r67,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a57(r68,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a62(r197,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a57(r68,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a63(r196,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a57(r68,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a64(r195,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a65(r71,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a66(r194,l1) a67(r69,l1) a68(r193,l1) a69(r70,l1) a70(r192,l1) a71(r191,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a66(r194,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a65(r71,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a67(r69,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a65(r71,l1) a68(r193,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a68(r193,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a65(r71,l1) a67(r69,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a69(r70,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a65(r71,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a70(r192,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a65(r71,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a71(r191,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a65(r71,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a72(r190,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a73(r74,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a74(r188,l1) a75(r72,l1) a76(r187,l1) a77(r73,l1) a78(r186,l1) a79(r185,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a74(r188,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a73(r74,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a75(r72,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a73(r74,l1) a76(r187,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a76(r187,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a73(r74,l1) a75(r72,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a77(r73,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a73(r74,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a78(r186,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a73(r74,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a79(r185,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a73(r74,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a80(r184,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a81(r78,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a82(r76,l1) a83(r180,l1) a84(r77,l1) a85(r179,l1) a86(r178,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a82(r76,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a81(r78,l1) a83(r180,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a83(r180,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a81(r78,l1) a82(r76,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a84(r77,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a81(r78,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a85(r179,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a81(r78,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a86(r178,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a55(r75,l1) a81(r78,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a87(r177,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a88(r176,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a89(r116,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a90(r81,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1) a111(r149,l1) a112(r110,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a90(r81,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a91(r79,l1) a92(r173,l1) a93(r80,l1) a94(r172,l1) a95(r171,l1) a96(r92,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a91(r79,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a90(r81,l1) a92(r173,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a92(r173,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a90(r81,l1) a91(r79,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a93(r80,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a90(r81,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a94(r172,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a90(r81,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a95(r171,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a90(r81,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a96(r92,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a90(r81,l1) a97(r170,l1) a98(r91,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1) a104(r154,l1) a105(r95,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a97(r170,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a98(r91,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a99(r89,l1) a100(r157,l1) a101(r90,l1) a102(r156,l1) a103(r155,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a99(r89,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a98(r91,l1) a100(r157,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a100(r157,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a98(r91,l1) a99(r89,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a101(r90,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a98(r91,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a102(r156,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a98(r91,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a103(r155,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a98(r91,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a104(r154,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a105(r95,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a106(r93,l1) a107(r152,l1) a108(r94,l1) a109(r151,l1) a110(r150,l1)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a106(r93,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a105(r95,l1) a107(r152,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a107(r152,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a105(r95,l1) a106(r93,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a108(r94,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a105(r95,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a109(r151,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a105(r95,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a110(r150,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a96(r92,l1) a105(r95,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a111(r149,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a112(r110,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a47(r211,l1) a113(r98,l1) a114(r101,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a113(r98,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a115(r97,l1) a116(r96,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a114(r101,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a115(r97,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a113(r98,l1) a116(r96,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a116(r96,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a113(r98,l1) a115(r97,l1) a117(r139,l1) a118(r138,l1) a122(r135,l1) a123(r136,l1) a124(r137,l1) a121(r134,l1) a119(r100,l1) a120(r99,l1)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a117(r139,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a115(r97,l1) a116(r96,l1) a118(r138,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a118(r138,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a115(r97,l1) a116(r96,l1) a117(r139,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a119(r100,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a115(r97,l1) a116(r96,l1) a121(r134,l1) a120(r99,l1)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a120(r99,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a115(r97,l1) a116(r96,l1) a121(r134,l1) a119(r100,l1)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a121(r134,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a115(r97,l1) a116(r96,l1) a119(r100,l1) a120(r99,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a122(r135,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a115(r97,l1) a116(r96,l1) a123(r136,l1) a124(r137,l1)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a123(r136,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a115(r97,l1) a116(r96,l1) a122(r135,l1) a124(r137,l1)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a124(r137,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a89(r116,l1) a112(r110,l1) a115(r97,l1) a116(r96,l1) a122(r135,l1) a123(r136,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a125(r61,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a126(r62,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs:
;; a126(r62,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a127(r60,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs:
;; a127(r60,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a236(r59,l1) a237(r103,l1) a238(r105,l1) a239(r102,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs:
;; a128(r60,l2) conflicts: a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a129(r61,l2) conflicts: a128(r60,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a130(r62,l2) conflicts: a128(r60,l2) a129(r61,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a131(r110,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a132(r117,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a133(r121,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a134(r122,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a135(r213,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a136(r214,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a137(r215,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a138(r216,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a139(r217,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a140(r218,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a141(r219,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a142(r220,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a143(r221,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a143(r221,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a144(r222,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a144(r222,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a145(r59,l2) a146(r103,l2) a147(r105,l2) a148(r102,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a145(r59,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a146(r103,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a148(r102,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a147(r105,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a148(r102,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a146(r103,l2) a149(r133,l2) a150(r132,l2) a153(r129,l2) a154(r130,l2) a155(r131,l2) a152(r128,l2) a151(r104,l2)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a149(r133,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a148(r102,l2) a150(r132,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a150(r132,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a148(r102,l2) a149(r133,l2)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a151(r104,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a148(r102,l2) a152(r128,l2)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a152(r128,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a148(r102,l2) a151(r104,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a153(r129,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a148(r102,l2) a154(r130,l2) a155(r131,l2)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a154(r130,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a148(r102,l2) a153(r129,l2) a155(r131,l2)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a155(r131,l2) conflicts: a128(r60,l2) a129(r61,l2) a130(r62,l2) a131(r110,l2) a132(r117,l2) a133(r121,l2) a134(r122,l2) a135(r213,l2) a136(r214,l2) a137(r215,l2) a138(r216,l2) a139(r217,l2) a140(r218,l2) a141(r219,l2) a142(r220,l2) a143(r221,l2) a144(r222,l2) a148(r102,l2) a153(r129,l2) a154(r130,l2)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a156(r65,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a157(r204,l0) a158(r63,l0) a159(r203,l0) a160(r64,l0) a161(r202,l0) a162(r201,l0) a163(r75,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a157(r204,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a158(r63,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a159(r203,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a159(r203,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a158(r63,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a160(r64,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a161(r202,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a162(r201,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a163(r75,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a156(r65,l0) a164(r200,l0) a165(r68,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0) a172(r195,l0) a173(r71,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0) a180(r190,l0) a181(r74,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0) a188(r184,l0) a189(r78,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a164(r200,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a165(r68,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a166(r199,l0) a167(r66,l0) a168(r198,l0) a169(r67,l0) a170(r197,l0) a171(r196,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a166(r199,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a165(r68,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a167(r66,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a165(r68,l0) a168(r198,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a168(r198,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a165(r68,l0) a167(r66,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a169(r67,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a165(r68,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a170(r197,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a165(r68,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a171(r196,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a165(r68,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a172(r195,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a173(r71,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a174(r194,l0) a175(r69,l0) a176(r193,l0) a177(r70,l0) a178(r192,l0) a179(r191,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a174(r194,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a173(r71,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a175(r69,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a173(r71,l0) a176(r193,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a176(r193,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a173(r71,l0) a175(r69,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a177(r70,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a173(r71,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a178(r192,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a173(r71,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a179(r191,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a173(r71,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a180(r190,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a181(r74,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a182(r188,l0) a183(r72,l0) a184(r187,l0) a185(r73,l0) a186(r186,l0) a187(r185,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a182(r188,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a181(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a183(r72,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a181(r74,l0) a184(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a184(r187,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a181(r74,l0) a183(r72,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a185(r73,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a181(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a186(r186,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a181(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a187(r185,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a181(r74,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a188(r184,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a189(r78,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a190(r76,l0) a191(r180,l0) a192(r77,l0) a193(r179,l0) a194(r178,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a190(r76,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a189(r78,l0) a191(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a191(r180,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a189(r78,l0) a190(r76,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a192(r77,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a189(r78,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a193(r179,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a189(r78,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a194(r178,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a163(r75,l0) a189(r78,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a195(r177,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a196(r176,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a197(r116,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a198(r81,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0) a219(r149,l0) a220(r110,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a198(r81,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a199(r79,l0) a200(r173,l0) a201(r80,l0) a202(r172,l0) a203(r171,l0) a204(r92,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a199(r79,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a198(r81,l0) a200(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a200(r173,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a198(r81,l0) a199(r79,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a201(r80,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a198(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a202(r172,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a198(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a203(r171,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a198(r81,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a204(r92,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a198(r81,l0) a205(r170,l0) a206(r91,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0) a212(r154,l0) a213(r95,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a205(r170,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a206(r91,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a207(r89,l0) a208(r157,l0) a209(r90,l0) a210(r156,l0) a211(r155,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a207(r89,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a206(r91,l0) a208(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a208(r157,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a206(r91,l0) a207(r89,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a209(r90,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a206(r91,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a210(r156,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a206(r91,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a211(r155,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a206(r91,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a212(r154,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a213(r95,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a214(r93,l0) a215(r152,l0) a216(r94,l0) a217(r151,l0) a218(r150,l0)
;;     total conflict hard regs: 4
;;     conflict hard regs: 4
;; a214(r93,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a213(r95,l0) a215(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a215(r152,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a213(r95,l0) a214(r93,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a216(r94,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a213(r95,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a217(r151,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a213(r95,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a218(r150,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a204(r92,l0) a213(r95,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a219(r149,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a220(r110,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a6(r211,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a221(r98,l0) a222(r101,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 0-2 4 5 37-40
;;     conflict hard regs: 0-2 4 5 37-40
;; a221(r98,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a223(r97,l0) a224(r96,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a222(r101,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a223(r97,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a221(r98,l0) a224(r96,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a224(r96,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a221(r98,l0) a223(r97,l0) a225(r139,l0) a226(r138,l0) a230(r135,l0) a231(r136,l0) a232(r137,l0) a229(r134,l0) a227(r100,l0) a228(r99,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a225(r139,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a223(r97,l0) a224(r96,l0) a226(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a226(r138,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a223(r97,l0) a224(r96,l0) a225(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a227(r100,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a223(r97,l0) a224(r96,l0) a229(r134,l0) a228(r99,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a228(r99,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a223(r97,l0) a224(r96,l0) a229(r134,l0) a227(r100,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a229(r134,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a223(r97,l0) a224(r96,l0) a227(r100,l0) a228(r99,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a230(r135,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a223(r97,l0) a224(r96,l0) a231(r136,l0) a232(r137,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a231(r136,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a223(r97,l0) a224(r96,l0) a230(r135,l0) a232(r137,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a232(r137,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a197(r116,l0) a220(r110,l0) a223(r97,l0) a224(r96,l0) a230(r135,l0) a231(r136,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a233(r61,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a234(r62,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs:
;; a234(r62,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a235(r60,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs:
;; a235(r60,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a247(r59,l0) a248(r103,l0) a249(r105,l0) a250(r102,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs:
;; a236(r59,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a237(r103,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a239(r102,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a238(r105,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a239(r102,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a237(r103,l1) a240(r133,l1) a241(r132,l1) a244(r129,l1) a245(r130,l1) a246(r131,l1) a243(r128,l1) a242(r104,l1)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a240(r133,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a239(r102,l1) a241(r132,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a241(r132,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a239(r102,l1) a240(r133,l1)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a242(r104,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a239(r102,l1) a243(r128,l1)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a243(r128,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a239(r102,l1) a242(r104,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a244(r129,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a239(r102,l1) a245(r130,l1) a246(r131,l1)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a245(r130,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a239(r102,l1) a244(r129,l1) a246(r131,l1)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a246(r131,l1) conflicts: a34(r117,l1) a35(r121,l1) a36(r122,l1) a37(r213,l1) a38(r214,l1) a39(r215,l1) a40(r216,l1) a41(r217,l1) a42(r218,l1) a43(r219,l1) a44(r220,l1) a45(r221,l1) a46(r222,l1) a112(r110,l1) a125(r61,l1) a126(r62,l1) a127(r60,l1) a239(r102,l1) a244(r129,l1) a245(r130,l1)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a247(r59,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a248(r103,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a250(r102,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a249(r105,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a250(r102,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a248(r103,l0) a251(r133,l0) a252(r132,l0) a255(r129,l0) a256(r130,l0) a257(r131,l0) a254(r128,l0) a253(r104,l0)
;;     total conflict hard regs: 2 4 5
;;     conflict hard regs: 2 4 5
;; a251(r133,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a250(r102,l0) a252(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a252(r132,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a250(r102,l0) a251(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:
;; a253(r104,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a250(r102,l0) a254(r128,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a254(r128,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a250(r102,l0) a253(r104,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5
;; a255(r129,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a250(r102,l0) a256(r130,l0) a257(r131,l0)
;;     total conflict hard regs: 2 5
;;     conflict hard regs: 2 5
;; a256(r130,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a250(r102,l0) a255(r129,l0) a257(r131,l0)
;;     total conflict hard regs: 2 4
;;     conflict hard regs: 2 4
;; a257(r131,l0) conflicts: a0(r121,l0) a3(r213,l0) a4(r214,l0) a5(r215,l0) a25(r216,l0) a26(r222,l0) a27(r221,l0) a28(r220,l0) a29(r219,l0) a30(r218,l0) a31(r217,l0) a32(r117,l0) a33(r122,l0) a220(r110,l0) a233(r61,l0) a234(r62,l0) a235(r60,l0) a250(r102,l0) a255(r129,l0) a256(r130,l0)
;;     total conflict hard regs: 4 5
;;     conflict hard regs: 4 5

  cp0:a1(r146)<->a7(r108)@1:move
  cp1:a12(r83)<->a13(r166)@1:constraint
  cp2:a10(r82)<->a12(r83)@1:move
  cp3:a8(r84)<->a16(r164)@1:shuffle
  cp4:a21(r87)<->a22(r161)@1:constraint
  cp5:a19(r86)<->a21(r87)@1:move
  cp6:a17(r88)<->a24(r159)@1:shuffle
  cp7:a52(r64)<->a53(r202)@1:constraint
  cp8:a50(r63)<->a52(r64)@1:move
  cp9:a48(r65)<->a56(r200)@5:shuffle
  cp10:a61(r67)<->a62(r197)@1:constraint
  cp11:a59(r66)<->a61(r67)@1:move
  cp12:a57(r68)<->a64(r195)@5:shuffle
  cp13:a69(r70)<->a70(r192)@1:constraint
  cp14:a67(r69)<->a69(r70)@1:move
  cp15:a65(r71)<->a72(r190)@5:shuffle
  cp16:a77(r73)<->a78(r186)@1:constraint
  cp17:a75(r72)<->a77(r73)@1:move
  cp18:a73(r74)<->a80(r184)@5:shuffle
  cp19:a84(r77)<->a85(r179)@1:constraint
  cp20:a82(r76)<->a84(r77)@1:move
  cp21:a81(r78)<->a87(r177)@5:shuffle
  cp22:a88(r176)<->a89(r116)@5:shuffle
  cp23:a93(r80)<->a94(r172)@1:constraint
  cp24:a91(r79)<->a93(r80)@1:move
  cp25:a90(r81)<->a97(r170)@3:shuffle
  cp26:a101(r90)<->a102(r156)@1:constraint
  cp27:a99(r89)<->a101(r90)@1:move
  cp28:a98(r91)<->a104(r154)@3:shuffle
  cp29:a108(r94)<->a109(r151)@1:constraint
  cp30:a106(r93)<->a108(r94)@1:move
  cp31:a105(r95)<->a111(r149)@3:shuffle
  cp32:a113(r98)<->a114(r101)@4:move
  cp33:a114(r101)<->a116(r96)@19:constraint
  cp34:a114(r101)<->a115(r97)@2:shuffle
  cp35:a120(r99)<->a122(r135)@31:constraint
  cp36:a119(r100)<->a123(r136)@31:constraint
  cp37:a121(r134)<->a124(r137)@31:constraint
  cp38:a113(r98)<->a118(r138)@31:constraint
  cp39:a113(r98)<->a117(r139)@3:shuffle
  cp40:a146(r103)<->a147(r105)@145:move
  cp41:a147(r105)<->a148(r102)@582:constraint
  cp42:a151(r104)<->a153(r129)@955:constraint
  cp43:a152(r128)<->a155(r131)@955:constraint
  cp44:a146(r103)<->a150(r132)@955:constraint
  cp45:a146(r103)<->a149(r133)@119:shuffle
  cp46:a160(r64)<->a161(r202)@1:constraint
  cp47:a158(r63)<->a160(r64)@1:move
  cp48:a156(r65)<->a164(r200)@5:shuffle
  cp49:a169(r67)<->a170(r197)@1:constraint
  cp50:a167(r66)<->a169(r67)@1:move
  cp51:a165(r68)<->a172(r195)@5:shuffle
  cp52:a177(r70)<->a178(r192)@1:constraint
  cp53:a175(r69)<->a177(r70)@1:move
  cp54:a173(r71)<->a180(r190)@5:shuffle
  cp55:a185(r73)<->a186(r186)@1:constraint
  cp56:a183(r72)<->a185(r73)@1:move
  cp57:a181(r74)<->a188(r184)@5:shuffle
  cp58:a192(r77)<->a193(r179)@1:constraint
  cp59:a190(r76)<->a192(r77)@1:move
  cp60:a189(r78)<->a195(r177)@5:shuffle
  cp61:a196(r176)<->a197(r116)@5:shuffle
  cp62:a201(r80)<->a202(r172)@1:constraint
  cp63:a199(r79)<->a201(r80)@1:move
  cp64:a198(r81)<->a205(r170)@3:shuffle
  cp65:a209(r90)<->a210(r156)@1:constraint
  cp66:a207(r89)<->a209(r90)@1:move
  cp67:a206(r91)<->a212(r154)@3:shuffle
  cp68:a216(r94)<->a217(r151)@1:constraint
  cp69:a214(r93)<->a216(r94)@1:move
  cp70:a213(r95)<->a219(r149)@3:shuffle
  cp71:a221(r98)<->a222(r101)@4:move
  cp72:a222(r101)<->a224(r96)@19:constraint
  cp73:a222(r101)<->a223(r97)@2:shuffle
  cp74:a228(r99)<->a230(r135)@31:constraint
  cp75:a227(r100)<->a231(r136)@31:constraint
  cp76:a229(r134)<->a232(r137)@31:constraint
  cp77:a221(r98)<->a226(r138)@31:constraint
  cp78:a221(r98)<->a225(r139)@3:shuffle
  cp79:a237(r103)<->a238(r105)@145:move
  cp80:a238(r105)<->a239(r102)@582:constraint
  cp81:a242(r104)<->a244(r129)@955:constraint
  cp82:a243(r128)<->a246(r131)@955:constraint
  cp83:a237(r103)<->a241(r132)@955:constraint
  cp84:a237(r103)<->a240(r133)@119:shuffle
  cp85:a248(r103)<->a249(r105)@145:move
  cp86:a249(r105)<->a250(r102)@582:constraint
  cp87:a253(r104)<->a255(r129)@955:constraint
  cp88:a254(r128)<->a257(r131)@955:constraint
  cp89:a248(r103)<->a252(r132)@955:constraint
  cp90:a248(r103)<->a251(r133)@119:shuffle
  regions=3, blocks=106, points=283
    allocnos=258, copies=91, conflicts=0, ranges=183

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 105 104 103 102 101 100 99 79 78 71 70 69 68 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 26 2(->98:l1)
    all: 0r121 1r146 2r207 3r213 4r214 5r215 6r211 7r108 8r84 9r168 10r82 11r167 12r83 13r166 14r165 15r85 16r164 17r88 18r163 19r86 20r162 21r87 22r161 23r160 24r159 25r216 26r222 27r221 28r220 29r219 30r218 31r217 32r117 33r122 156r65 157r204 158r63 159r203 160r64 161r202 162r201 163r75 164r200 165r68 166r199 167r66 168r198 169r67 170r197 171r196 172r195 173r71 174r194 175r69 176r193 177r70 178r192 179r191 180r190 181r74 182r188 183r72 184r187 185r73 186r186 187r185 188r184 189r78 190r76 191r180 192r77 193r179 194r178 195r177 196r176 197r116 198r81 199r79 200r173 201r80 202r172 203r171 204r92 205r170 206r91 207r89 208r157 209r90 210r156 211r155 212r154 213r95 214r93 215r152 216r94 217r151 218r150 219r149 220r110 221r98 222r101 223r97 224r96 225r139 226r138 227r100 228r99 229r134 230r135 231r136 232r137 233r61 234r62 235r60 247r59 248r103 249r105 250r102 251r133 252r132 253r104 254r128 255r129 256r130 257r131
    modified regnos: 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 108 110 116 117 121 122 128 129 130 131 132 133 134 135 136 137 138 139 146 149 150 151 152 154 155 156 157 159 160 161 162 163 164 165 166 167 168 170 171 172 173 176 177 178 179 180 184 185 186 187 188 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 207 211 213 214 215 216 217 218 219 220 221 222
    border:
    Pressure: GENERAL_REGS=21
    Reg 121 of GENERAL_REGS has 9 regs less
    Reg 146 of GENERAL_REGS has 9 regs less
    Reg 213 of GENERAL_REGS has 9 regs less
    Reg 214 of GENERAL_REGS has 9 regs less
    Reg 215 of GENERAL_REGS has 9 regs less
    Reg 211 of GENERAL_REGS has 9 regs less
    Reg 108 of GENERAL_REGS has 2 regs less
    Reg 84 of GENERAL_REGS has 1 regs less
    Reg 88 of GENERAL_REGS has 1 regs less
    Reg 216 of GENERAL_REGS has 9 regs less
    Reg 222 of GENERAL_REGS has 9 regs less
    Reg 221 of GENERAL_REGS has 9 regs less
    Reg 220 of GENERAL_REGS has 9 regs less
    Reg 219 of GENERAL_REGS has 9 regs less
    Reg 218 of GENERAL_REGS has 9 regs less
    Reg 217 of GENERAL_REGS has 9 regs less
    Reg 117 of GENERAL_REGS has 9 regs less
    Reg 122 of GENERAL_REGS has 9 regs less
    Reg 65 of GENERAL_REGS has 1 regs less
    Reg 75 of GENERAL_REGS has 2 regs less
    Reg 68 of GENERAL_REGS has 1 regs less
    Reg 71 of GENERAL_REGS has 1 regs less
    Reg 74 of GENERAL_REGS has 1 regs less
    Reg 78 of GENERAL_REGS has 1 regs less
    Reg 176 of GENERAL_REGS has 1 regs less
    Reg 116 of GENERAL_REGS has 3 regs less
    Reg 81 of GENERAL_REGS has 1 regs less
    Reg 92 of GENERAL_REGS has 2 regs less
    Reg 91 of GENERAL_REGS has 1 regs less
    Reg 95 of GENERAL_REGS has 1 regs less
    Reg 110 of GENERAL_REGS has 9 regs less
    Reg 97 of GENERAL_REGS has 3 regs less
    Reg 96 of GENERAL_REGS has 3 regs less
    Reg 100 of GENERAL_REGS has 2 regs less
    Reg 99 of GENERAL_REGS has 2 regs less
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 135 of GENERAL_REGS has 2 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 137 of GENERAL_REGS has 2 regs less
    Reg 61 of GENERAL_REGS has 3 regs less
    Reg 62 of GENERAL_REGS has 3 regs less
    Reg 60 of GENERAL_REGS has 3 regs less
    Reg 102 of GENERAL_REGS has 3 regs less
    Reg 104 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 129 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 131 of GENERAL_REGS has 2 regs less
      Pushing a162(r201,l0: a54(r201,l1))
      Pushing a161(r202,l0: a53(r202,l1))
      Pushing a160(r64,l0: a52(r64,l1))
      Pushing a157(r204,l0: a49(r204,l1))
      Pushing a24(r159,l0)
      Pushing a23(r160,l0)
      Pushing a22(r161,l0)
      Pushing a21(r87,l0)
      Pushing a20(r162,l0)
      Pushing a18(r163,l0)
      Pushing a16(r164,l0)
      Pushing a15(r85,l0)
      Pushing a14(r165,l0)
      Pushing a13(r166,l0)
      Pushing a12(r83,l0)
      Pushing a11(r167,l0)
      Pushing a9(r168,l0)
      Pushing a2(r207,l0)
      Pushing a19(r86,l0)
      Pushing a10(r82,l0)
      Pushing a219(r149,l0: a111(r149,l1))
      Pushing a195(r177,l0: a87(r177,l1))
      Pushing a188(r184,l0: a80(r184,l1))
      Pushing a180(r190,l0: a72(r190,l1))
      Pushing a172(r195,l0: a64(r195,l1))
      Pushing a164(r200,l0: a56(r200,l1))
      Pushing a17(r88,l0)
      Pushing a8(r84,l0)
      Pushing a7(r108,l0)
      Pushing a26(r222,l0)(potential spill: pri=0, cost=7)
      Pushing a203(r171,l0: a95(r171,l1))
      Pushing a202(r172,l0: a94(r172,l1))
      Pushing a201(r80,l0: a93(r80,l1))
      Pushing a194(r178,l0: a86(r178,l1))
      Pushing a193(r179,l0: a85(r179,l1))
      Pushing a192(r77,l0: a84(r77,l1))
      Pushing a187(r185,l0: a79(r185,l1))
      Pushing a186(r186,l0: a78(r186,l1))
      Pushing a185(r73,l0: a77(r73,l1))
      Pushing a182(r188,l0: a74(r188,l1))
      Pushing a179(r191,l0: a71(r191,l1))
      Pushing a178(r192,l0: a70(r192,l1))
      Pushing a177(r70,l0: a69(r70,l1))
      Pushing a174(r194,l0: a66(r194,l1))
      Pushing a171(r196,l0: a63(r196,l1))
      Pushing a170(r197,l0: a62(r197,l1))
      Pushing a169(r67,l0: a61(r67,l1))
      Pushing a166(r199,l0: a58(r199,l1))
      Pushing a159(r203,l0: a51(r203,l1))
      Pushing a158(r63,l0: a50(r63,l1))
      Pushing a222(r101,l0: a114(r101,l1))
      Pushing a212(r154,l0: a104(r154,l1))
      Pushing a205(r170,l0: a97(r170,l1))
      Pushing a196(r176,l0: a88(r176,l1))
      Pushing a27(r221,l0)(potential spill: pri=0, cost=7)
      Pushing a218(r150,l0: a110(r150,l1))
      Pushing a217(r151,l0: a109(r151,l1))
      Pushing a216(r94,l0: a108(r94,l1))
      Pushing a211(r155,l0: a103(r155,l1))
      Pushing a210(r156,l0: a102(r156,l1))
      Pushing a209(r90,l0: a101(r90,l1))
      Pushing a200(r173,l0: a92(r173,l1))
      Pushing a191(r180,l0: a83(r180,l1))
      Pushing a184(r187,l0: a76(r187,l1))
      Pushing a176(r193,l0: a68(r193,l1))
      Pushing a168(r198,l0: a60(r198,l1))
      Pushing a199(r79,l0: a91(r79,l1))
      Pushing a190(r76,l0: a82(r76,l1))
      Pushing a183(r72,l0: a75(r72,l1))
      Pushing a175(r69,l0: a67(r69,l1))
      Pushing a167(r66,l0: a59(r66,l1))
      Pushing a189(r78,l0: a81(r78,l1))
      Pushing a181(r74,l0: a73(r74,l1))
      Pushing a173(r71,l0: a65(r71,l1))
      Pushing a165(r68,l0: a57(r68,l1))
      Pushing a156(r65,l0: a48(r65,l1))
      Pushing a28(r220,l0)(potential spill: pri=0, cost=7)
      Pushing a215(r152,l0: a107(r152,l1))
      Pushing a208(r157,l0: a100(r157,l1))
      Pushing a214(r93,l0: a106(r93,l1))
      Pushing a207(r89,l0: a99(r89,l1))
      Pushing a221(r98,l0: a113(r98,l1))
      Pushing a249(r105,l0: a238(r105,l1: a147(r105,l2)))
      Pushing a247(r59,l0: a236(r59,l1: a145(r59,l2)))
      Pushing a213(r95,l0: a105(r95,l1))
      Pushing a206(r91,l0: a98(r91,l1))
      Pushing a198(r81,l0: a90(r81,l1))
      Pushing a163(r75,l0: a55(r75,l1))
      Pushing a29(r219,l0)(potential spill: pri=0, cost=7)
      Pushing a226(r138,l0: a118(r138,l1))
      Pushing a225(r139,l0: a117(r139,l1))
      Pushing a248(r103,l0: a237(r103,l1: a146(r103,l2)))
      Pushing a204(r92,l0: a96(r92,l1))
      Pushing a1(r146,l0)(potential spill: pri=2, cost=38)
      Pushing a30(r218,l0)(potential spill: pri=2, cost=97)
      Pushing a252(r132,l0: a241(r132,l1: a150(r132,l2)))
      Pushing a251(r133,l0: a240(r133,l1: a149(r133,l2)))
      Pushing a25(r216,l0)(potential spill: pri=3, cost=143)
      Pushing a4(r214,l0)(potential spill: pri=5, cost=181)
      Pushing a31(r217,l0)(potential spill: pri=5, cost=190)
      Pushing a6(r211,l0)(potential spill: pri=8, cost=131)
      Pushing a5(r215,l0)(potential spill: pri=8, cost=277)
      Pushing a232(r137,l0: a124(r137,l1))
      Pushing a231(r136,l0: a123(r136,l1))
      Pushing a230(r135,l0: a122(r135,l1))
      Pushing a228(r99,l0: a120(r99,l1))
      Pushing a227(r100,l0: a119(r100,l1))
      Pushing a229(r134,l0: a121(r134,l1))
      Pushing a253(r104,l0: a242(r104,l1: a151(r104,l2)))
      Pushing a254(r128,l0: a243(r128,l1: a152(r128,l2)))
      Pushing a224(r96,l0: a116(r96,l1))
      Pushing a223(r97,l0: a115(r97,l1))
      Pushing a197(r116,l0: a89(r116,l1))
      Pushing a32(r117,l0)(potential spill: pri=13, cost=282)
      Pushing a257(r131,l0: a246(r131,l1: a155(r131,l2)))
      Pushing a256(r130,l0: a245(r130,l1: a154(r130,l2)))
      Pushing a255(r129,l0: a244(r129,l1: a153(r129,l2)))
      Pushing a234(r62,l0: a126(r62,l1))
      Pushing a233(r61,l0: a125(r61,l1))
      Pushing a250(r102,l0: a239(r102,l1: a148(r102,l2)))
      Pushing a235(r60,l0: a127(r60,l1))
      Pushing a0(r121,l0)(potential spill: pri=24, cost=315)
      Pushing a33(r122,l0)(potential spill: pri=26, cost=319)
      Pushing a3(r213,l0)(potential spill: pri=37, cost=412)
      Pushing a220(r110,l0: a112(r110,l1))(potential spill: pri=357, cost=3579)
      Popping a220(r110,l0: a112(r110,l1))  -- assign reg 3
      Popping a3(r213,l0)  -- assign reg 6
      Popping a33(r122,l0)  -- assign reg 41
      Popping a0(r121,l0)  -- assign reg 42
      Popping a235(r60,l0: a127(r60,l1))  -- assign reg 0
      Popping a250(r102,l0: a239(r102,l1: a148(r102,l2)))  -- assign reg 1
      Popping a233(r61,l0: a125(r61,l1))  -- assign reg 37
      Popping a234(r62,l0: a126(r62,l1))  -- assign reg 38
      Popping a255(r129,l0: a244(r129,l1: a153(r129,l2)))  -- assign reg 4
      Popping a256(r130,l0: a245(r130,l1: a154(r130,l2)))  -- assign reg 5
      Popping a257(r131,l0: a246(r131,l1: a155(r131,l2)))  -- assign reg 2
      Popping a32(r117,l0)  -- assign reg 43
      Popping a197(r116,l0: a89(r116,l1))  -- assign reg 0
      Popping a223(r97,l0: a115(r97,l1))  -- assign reg 1
      Popping a224(r96,l0: a116(r96,l1))  -- assign reg 37
      Popping a254(r128,l0: a243(r128,l1: a152(r128,l2)))  -- assign reg 2
      Popping a253(r104,l0: a242(r104,l1: a151(r104,l2)))  -- assign reg 4
      Popping a229(r134,l0: a121(r134,l1))  -- assign reg 2
      Popping a227(r100,l0: a119(r100,l1))  -- assign reg 5
      Popping a228(r99,l0: a120(r99,l1))  -- assign reg 4
      Popping a230(r135,l0: a122(r135,l1))  -- assign reg 4
      Popping a231(r136,l0: a123(r136,l1))  -- assign reg 5
      Popping a232(r137,l0: a124(r137,l1))  -- assign reg 2
      Popping a5(r215,l0)  -- assign reg 44
      Popping a6(r211,l0)  -- spill
      Popping a31(r217,l0)  -- spill
      Popping a4(r214,l0)  -- spill
      Popping a25(r216,l0)  -- spill
      Popping a251(r133,l0: a240(r133,l1: a149(r133,l2)))  -- assign reg 2
      Popping a252(r132,l0: a241(r132,l1: a150(r132,l2)))  -- assign reg 4
      Popping a30(r218,l0)  -- spill
      Popping a1(r146,l0)  -- assign reg 3
      Popping a204(r92,l0: a96(r92,l1))  -- assign reg 3
      Popping a248(r103,l0: a237(r103,l1: a146(r103,l2)))  -- assign reg 4
      Popping a225(r139,l0: a117(r139,l1))  -- assign reg 2
      Popping a226(r138,l0: a118(r138,l1))  -- assign reg 4
      Popping a29(r219,l0)  -- spill
      Popping a163(r75,l0: a55(r75,l1))  -- assign reg 3
      Popping a198(r81,l0: a90(r81,l1))  -- assign reg 5
      Popping a206(r91,l0: a98(r91,l1))  -- assign reg 5
      Popping a213(r95,l0: a105(r95,l1))  -- assign reg 5
      Popping a247(r59,l0: a236(r59,l1: a145(r59,l2)))  -- assign reg 1
      Popping a249(r105,l0: a238(r105,l1: a147(r105,l2)))  -- assign reg 1
      Popping a221(r98,l0: a113(r98,l1))  -- assign reg 4
      Popping a207(r89,l0: a99(r89,l1))  -- assign reg 1
      Popping a214(r93,l0: a106(r93,l1))  -- assign reg 1
      Popping a208(r157,l0: a100(r157,l1))  -- assign reg 2
      Popping a215(r152,l0: a107(r152,l1))  -- assign reg 2
      Popping a28(r220,l0)  -- spill
      Popping a156(r65,l0: a48(r65,l1))  -- assign reg 5
      Popping a165(r68,l0: a57(r68,l1))  -- assign reg 5
      Popping a173(r71,l0: a65(r71,l1))  -- assign reg 5
      Popping a181(r74,l0: a73(r74,l1))  -- assign reg 5
      Popping a189(r78,l0: a81(r78,l1))  -- assign reg 5
      Popping a167(r66,l0: a59(r66,l1))  -- assign reg 0
      Popping a175(r69,l0: a67(r69,l1))  -- assign reg 0
      Popping a183(r72,l0: a75(r72,l1))  -- assign reg 0
      Popping a190(r76,l0: a82(r76,l1))  -- assign reg 0
      Popping a199(r79,l0: a91(r79,l1))  -- assign reg 1
      Popping a168(r198,l0: a60(r198,l1))  -- assign reg 1
      Popping a176(r193,l0: a68(r193,l1))  -- assign reg 1
      Popping a184(r187,l0: a76(r187,l1))  -- assign reg 1
      Popping a191(r180,l0: a83(r180,l1))  -- assign reg 1
      Popping a200(r173,l0: a92(r173,l1))  -- assign reg 2
      Popping a209(r90,l0: a101(r90,l1))  -- assign reg 1
      Popping a210(r156,l0: a102(r156,l1))  -- assign reg 1
      Popping a211(r155,l0: a103(r155,l1))  -- assign reg 1
      Popping a216(r94,l0: a108(r94,l1))  -- assign reg 1
      Popping a217(r151,l0: a109(r151,l1))  -- assign reg 1
      Popping a218(r150,l0: a110(r150,l1))  -- assign reg 1
      Popping a27(r221,l0)  -- spill
      Popping a196(r176,l0: a88(r176,l1))  -- assign reg 5
      Popping a205(r170,l0: a97(r170,l1))  -- assign reg 5
      Popping a212(r154,l0: a104(r154,l1))  -- assign reg 5
      Popping a222(r101,l0: a114(r101,l1))  -- assign reg 37
      Popping a158(r63,l0: a50(r63,l1))  -- assign reg 0
      Popping a159(r203,l0: a51(r203,l1))  -- assign reg 1
      Popping a166(r199,l0: a58(r199,l1))  -- assign reg 4
      Popping a169(r67,l0: a61(r67,l1))  -- assign reg 0
      Popping a170(r197,l0: a62(r197,l1))  -- assign reg 0
      Popping a171(r196,l0: a63(r196,l1))  -- assign reg 0
      Popping a174(r194,l0: a66(r194,l1))  -- assign reg 4
      Popping a177(r70,l0: a69(r70,l1))  -- assign reg 0
      Popping a178(r192,l0: a70(r192,l1))  -- assign reg 0
      Popping a179(r191,l0: a71(r191,l1))  -- assign reg 0
      Popping a182(r188,l0: a74(r188,l1))  -- assign reg 4
      Popping a185(r73,l0: a77(r73,l1))  -- assign reg 0
      Popping a186(r186,l0: a78(r186,l1))  -- assign reg 0
      Popping a187(r185,l0: a79(r185,l1))  -- assign reg 0
      Popping a192(r77,l0: a84(r77,l1))  -- assign reg 0
      Popping a193(r179,l0: a85(r179,l1))  -- assign reg 0
      Popping a194(r178,l0: a86(r178,l1))  -- assign reg 0
      Popping a201(r80,l0: a93(r80,l1))  -- assign reg 1
      Popping a202(r172,l0: a94(r172,l1))  -- assign reg 1
      Popping a203(r171,l0: a95(r171,l1))  -- assign reg 1
      Popping a26(r222,l0)  -- spill
      Popping a7(r108,l0)  -- assign reg 3
      Popping a8(r84,l0)  -- assign reg 5
      Popping a17(r88,l0)  -- assign reg 5
      Popping a164(r200,l0: a56(r200,l1))  -- assign reg 5
      Popping a172(r195,l0: a64(r195,l1))  -- assign reg 5
      Popping a180(r190,l0: a72(r190,l1))  -- assign reg 5
      Popping a188(r184,l0: a80(r184,l1))  -- assign reg 5
      Popping a195(r177,l0: a87(r177,l1))  -- assign reg 5
      Popping a219(r149,l0: a111(r149,l1))  -- assign reg 5
      Popping a10(r82,l0)  -- assign reg 0
      Popping a19(r86,l0)  -- assign reg 0
      Popping a2(r207,l0)  -- assign reg 4
      Popping a9(r168,l0)  -- assign reg 4
      Popping a11(r167,l0)  -- assign reg 1
      Popping a12(r83,l0)  -- assign reg 0
      Popping a13(r166,l0)  -- assign reg 0
      Popping a14(r165,l0)  -- assign reg 0
      Popping a15(r85,l0)  -- assign reg 0
      Popping a16(r164,l0)  -- assign reg 5
      Popping a18(r163,l0)  -- assign reg 4
      Popping a20(r162,l0)  -- assign reg 1
      Popping a21(r87,l0)  -- assign reg 0
      Popping a22(r161,l0)  -- assign reg 0
      Popping a23(r160,l0)  -- assign reg 0
      Popping a24(r159,l0)  -- assign reg 5
      Popping a157(r204,l0: a49(r204,l1))  -- assign reg 4
      Popping a160(r64,l0: a52(r64,l1))  -- assign reg 0
      Popping a161(r202,l0: a53(r202,l1))  -- assign reg 0
      Popping a162(r201,l0: a54(r201,l1))  -- assign reg 0

  Loop 1 (parent 0, header bb98, depth 1)
    bbs: 98(->99:l0) 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 77 76 75 74 73 72 67 66 65 64 63 62 61(->68:l0) 60 59 58 57 56 55 39 38 37 36 35 34 33 32 31 30 29 28 27(->40:l0) 25 24(->26:l0) 23(->53:l0) 22 21 20 19 18 17 7(->8:l2) 6 5(->70:l0) 4(->78:l0) 3(->100:l0)
    all: 34r117 35r121 36r122 37r213 38r214 39r215 40r216 41r217 42r218 43r219 44r220 45r221 46r222 47r211 48r65 49r204 50r63 51r203 52r64 53r202 54r201 55r75 56r200 57r68 58r199 59r66 60r198 61r67 62r197 63r196 64r195 65r71 66r194 67r69 68r193 69r70 70r192 71r191 72r190 73r74 74r188 75r72 76r187 77r73 78r186 79r185 80r184 81r78 82r76 83r180 84r77 85r179 86r178 87r177 88r176 89r116 90r81 91r79 92r173 93r80 94r172 95r171 96r92 97r170 98r91 99r89 100r157 101r90 102r156 103r155 104r154 105r95 106r93 107r152 108r94 109r151 110r150 111r149 112r110 113r98 114r101 115r97 116r96 117r139 118r138 119r100 120r99 121r134 122r135 123r136 124r137 125r61 126r62 127r60 236r59 237r103 238r105 239r102 240r133 241r132 242r104 243r128 244r129 245r130 246r131
    modified regnos: 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 110 116 128 129 130 131 132 133 134 135 136 137 138 139 149 150 151 152 154 155 156 157 170 171 172 173 176 177 178 179 180 184 185 186 187 188 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 211
    border: 34r117 35r121 36r122 37r213 38r214 39r215 40r216 41r217 42r218 43r219 44r220 45r221 46r222 47r211
    Pressure: GENERAL_REGS=21
    Reg 117 of GENERAL_REGS has 9 regs less
    Reg 121 of GENERAL_REGS has 9 regs less
    Reg 122 of GENERAL_REGS has 9 regs less
    Reg 218 of GENERAL_REGS has 9 regs less
    Reg 211 of GENERAL_REGS has 9 regs less
    Reg 65 of GENERAL_REGS has 1 regs less
    Reg 75 of GENERAL_REGS has 2 regs less
    Reg 68 of GENERAL_REGS has 1 regs less
    Reg 71 of GENERAL_REGS has 1 regs less
    Reg 74 of GENERAL_REGS has 1 regs less
    Reg 78 of GENERAL_REGS has 1 regs less
    Reg 176 of GENERAL_REGS has 1 regs less
    Reg 116 of GENERAL_REGS has 3 regs less
    Reg 81 of GENERAL_REGS has 1 regs less
    Reg 92 of GENERAL_REGS has 2 regs less
    Reg 91 of GENERAL_REGS has 1 regs less
    Reg 95 of GENERAL_REGS has 1 regs less
    Reg 110 of GENERAL_REGS has 9 regs less
    Reg 97 of GENERAL_REGS has 3 regs less
    Reg 96 of GENERAL_REGS has 3 regs less
    Reg 100 of GENERAL_REGS has 2 regs less
    Reg 99 of GENERAL_REGS has 2 regs less
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 135 of GENERAL_REGS has 2 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 137 of GENERAL_REGS has 2 regs less
    Reg 61 of GENERAL_REGS has 3 regs less
    Reg 62 of GENERAL_REGS has 3 regs less
    Reg 60 of GENERAL_REGS has 3 regs less
    Reg 102 of GENERAL_REGS has 3 regs less
    Reg 104 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 129 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 131 of GENERAL_REGS has 2 regs less
      Pushing a110(r150,l1)
      Pushing a109(r151,l1)
      Pushing a108(r94,l1)
      Pushing a107(r152,l1)
      Pushing a103(r155,l1)
      Pushing a102(r156,l1)
      Pushing a101(r90,l1)
      Pushing a100(r157,l1)
      Pushing a95(r171,l1)
      Pushing a94(r172,l1)
      Pushing a93(r80,l1)
      Pushing a92(r173,l1)
      Pushing a86(r178,l1)
      Pushing a85(r179,l1)
      Pushing a84(r77,l1)
      Pushing a83(r180,l1)
      Pushing a79(r185,l1)
      Pushing a78(r186,l1)
      Pushing a77(r73,l1)
      Pushing a76(r187,l1)
      Pushing a74(r188,l1)
      Pushing a71(r191,l1)
      Pushing a70(r192,l1)
      Pushing a69(r70,l1)
      Pushing a68(r193,l1)
      Pushing a66(r194,l1)
      Pushing a63(r196,l1)
      Pushing a62(r197,l1)
      Pushing a61(r67,l1)
      Pushing a60(r198,l1)
      Pushing a58(r199,l1)
      Pushing a54(r201,l1)
      Pushing a53(r202,l1)
      Pushing a52(r64,l1)
      Pushing a51(r203,l1)
      Pushing a49(r204,l1)
      Pushing a106(r93,l1)
      Pushing a99(r89,l1)
      Pushing a91(r79,l1)
      Pushing a82(r76,l1)
      Pushing a75(r72,l1)
      Pushing a67(r69,l1)
      Pushing a59(r66,l1)
      Pushing a50(r63,l1)
      Pushing a114(r101,l1)
      Pushing a118(r138,l1)
      Pushing a117(r139,l1)
      Pushing a111(r149,l1)
      Pushing a104(r154,l1)
      Pushing a97(r170,l1)
      Pushing a87(r177,l1)
      Pushing a80(r184,l1)
      Pushing a72(r190,l1)
      Pushing a64(r195,l1)
      Pushing a56(r200,l1)
      Pushing a113(r98,l1)
      Pushing a238(r105,l1: a147(r105,l2))
      Pushing a241(r132,l1: a150(r132,l2))
      Pushing a240(r133,l1: a149(r133,l2))
      Pushing a236(r59,l1: a145(r59,l2))
      Pushing a237(r103,l1: a146(r103,l2))
      Pushing a105(r95,l1)
      Pushing a98(r91,l1)
      Pushing a90(r81,l1)
      Pushing a88(r176,l1)
      Pushing a81(r78,l1)
      Pushing a73(r74,l1)
      Pushing a65(r71,l1)
      Pushing a57(r68,l1)
      Pushing a48(r65,l1)
      Pushing a96(r92,l1)
      Pushing a55(r75,l1)
      Pushing a42(r218,l1)(potential spill: pri=-7, cost=-275)
      Pushing a47(r211,l1)(potential spill: pri=6, cost=108)
      Pushing a119(r100,l1)(potential spill: pri=17, cost=248)
      Pushing a120(r99,l1)
      Pushing a121(r134,l1)
      Pushing a34(r117,l1)(potential spill: pri=21, cost=638)
      Pushing a124(r137,l1)
      Pushing a123(r136,l1)
      Pushing a122(r135,l1)
      Pushing a242(r104,l1: a151(r104,l2))
      Pushing a243(r128,l1: a152(r128,l2))
      Pushing a116(r96,l1)
      Pushing a115(r97,l1)
      Pushing a89(r116,l1)
      Pushing a35(r121,l1)(potential spill: pri=30, cost=641)
      Pushing a246(r131,l1: a155(r131,l2))
      Pushing a245(r130,l1: a154(r130,l2))
      Pushing a244(r129,l1: a153(r129,l2))
      Pushing a126(r62,l1)
      Pushing a125(r61,l1)
      Pushing a239(r102,l1: a148(r102,l2))
      Pushing a127(r60,l1)
      Pushing a36(r122,l1)(potential spill: pri=52, cost=683)
      Pushing a112(r110,l1)(potential spill: pri=298, cost=3579)
      Popping a112(r110,l1)  -- assign reg 3
      Popping a36(r122,l1)  -- assign reg 41
      Popping a127(r60,l1)  -- assign reg 0
      Popping a239(r102,l1: a148(r102,l2))  -- assign reg 1
      Popping a125(r61,l1)  -- assign reg 37
      Popping a126(r62,l1)  -- assign reg 38
      Popping a244(r129,l1: a153(r129,l2))  -- assign reg 4
      Popping a245(r130,l1: a154(r130,l2))  -- assign reg 5
      Popping a246(r131,l1: a155(r131,l2))  -- assign reg 2
      Popping a35(r121,l1)  -- assign reg 42
      Popping a89(r116,l1)  -- assign reg 0
      Popping a115(r97,l1)  -- assign reg 1
      Popping a116(r96,l1)  -- assign reg 37
      Popping a243(r128,l1: a152(r128,l2))  -- assign reg 2
      Popping a242(r104,l1: a151(r104,l2))  -- assign reg 4
      Popping a122(r135,l1)  -- assign reg 4
      Popping a123(r136,l1)  -- assign reg 5
      Popping a124(r137,l1)  -- assign reg 2
      Popping a34(r117,l1)  -- assign reg 43
      Popping a121(r134,l1)  -- assign reg 2
      Popping a120(r99,l1)  -- assign reg 4
      Popping a119(r100,l1)  -- assign reg 5
      Popping a47(r211,l1)  -- spill
      Popping a42(r218,l1)  -- spill
      Popping a55(r75,l1)  -- assign reg 3
      Popping a96(r92,l1)  -- assign reg 3
      Popping a48(r65,l1)  -- assign reg 5
      Popping a57(r68,l1)  -- assign reg 5
      Popping a65(r71,l1)  -- assign reg 5
      Popping a73(r74,l1)  -- assign reg 5
      Popping a81(r78,l1)  -- assign reg 5
      Popping a88(r176,l1)  -- assign reg 5
      Popping a90(r81,l1)  -- assign reg 5
      Popping a98(r91,l1)  -- assign reg 5
      Popping a105(r95,l1)  -- assign reg 5
      Popping a237(r103,l1: a146(r103,l2))  -- assign reg 2
      Popping a236(r59,l1: a145(r59,l2))  -- assign reg 1
      Popping a240(r133,l1: a149(r133,l2))  -- assign reg 4
      Popping a241(r132,l1: a150(r132,l2))  -- assign reg 2
      Popping a238(r105,l1: a147(r105,l2))  -- assign reg 1
      Popping a113(r98,l1)  -- assign reg 2
      Popping a56(r200,l1)  -- assign reg 5
      Popping a64(r195,l1)  -- assign reg 5
      Popping a72(r190,l1)  -- assign reg 5
      Popping a80(r184,l1)  -- assign reg 5
      Popping a87(r177,l1)  -- assign reg 5
      Popping a97(r170,l1)  -- assign reg 5
      Popping a104(r154,l1)  -- assign reg 5
      Popping a111(r149,l1)  -- assign reg 5
      Popping a117(r139,l1)  -- assign reg 4
      Popping a118(r138,l1)  -- assign reg 2
      Popping a114(r101,l1)  -- assign reg 37
      Popping a50(r63,l1)  -- assign reg 0
      Popping a59(r66,l1)  -- assign reg 0
      Popping a67(r69,l1)  -- assign reg 0
      Popping a75(r72,l1)  -- assign reg 0
      Popping a82(r76,l1)  -- assign reg 0
      Popping a91(r79,l1)  -- assign reg 1
      Popping a99(r89,l1)  -- assign reg 1
      Popping a106(r93,l1)  -- assign reg 1
      Popping a49(r204,l1)  -- assign reg 4
      Popping a51(r203,l1)  -- assign reg 1
      Popping a52(r64,l1)  -- assign reg 0
      Popping a53(r202,l1)  -- assign reg 0
      Popping a54(r201,l1)  -- assign reg 0
      Popping a58(r199,l1)  -- assign reg 4
      Popping a60(r198,l1)  -- assign reg 1
      Popping a61(r67,l1)  -- assign reg 0
      Popping a62(r197,l1)  -- assign reg 0
      Popping a63(r196,l1)  -- assign reg 0
      Popping a66(r194,l1)  -- assign reg 4
      Popping a68(r193,l1)  -- assign reg 1
      Popping a69(r70,l1)  -- assign reg 0
      Popping a70(r192,l1)  -- assign reg 0
      Popping a71(r191,l1)  -- assign reg 0
      Popping a74(r188,l1)  -- assign reg 4
      Popping a76(r187,l1)  -- assign reg 1
      Popping a77(r73,l1)  -- assign reg 0
      Popping a78(r186,l1)  -- assign reg 0
      Popping a79(r185,l1)  -- assign reg 0
      Popping a83(r180,l1)  -- assign reg 1
      Popping a84(r77,l1)  -- assign reg 0
      Popping a85(r179,l1)  -- assign reg 0
      Popping a86(r178,l1)  -- assign reg 0
      Popping a92(r173,l1)  -- assign reg 2
      Popping a93(r80,l1)  -- assign reg 1
      Popping a94(r172,l1)  -- assign reg 1
      Popping a95(r171,l1)  -- assign reg 1
      Popping a100(r157,l1)  -- assign reg 2
      Popping a101(r90,l1)  -- assign reg 1
      Popping a102(r156,l1)  -- assign reg 1
      Popping a103(r155,l1)  -- assign reg 1
      Popping a107(r152,l1)  -- assign reg 2
      Popping a108(r94,l1)  -- assign reg 1
      Popping a109(r151,l1)  -- assign reg 1
      Popping a110(r150,l1)  -- assign reg 1

  Loop 2 (parent 1, header bb8, depth 2)
    bbs: 16 15(->17:l1) 14 13 12 11 10 9 8
    all: 128r60 129r61 130r62 131r110 132r117 133r121 134r122 135r213 136r214 137r215 138r216 139r217 140r218 141r219 142r220 143r221 144r222 145r59 146r103 147r105 148r102 149r133 150r132 151r104 152r128 153r129 154r130 155r131
    modified regnos: 59 60 102 103 104 105 110 128 129 130 131 132 133
    border: 128r60 129r61 130r62 131r110 132r117 133r121 134r122 135r213 136r214 137r215 138r216 139r217 140r218 141r219 142r220 143r221 144r222
    Pressure: GENERAL_REGS=21
    Reg 60 of GENERAL_REGS has 3 regs less
    Reg 61 of GENERAL_REGS has 3 regs less
    Reg 62 of GENERAL_REGS has 3 regs less
    Reg 110 of GENERAL_REGS has 3 regs less
    Reg 117 of GENERAL_REGS has 3 regs less
    Reg 121 of GENERAL_REGS has 3 regs less
    Reg 122 of GENERAL_REGS has 3 regs less
    Reg 218 of GENERAL_REGS has 3 regs less
    Reg 102 of GENERAL_REGS has 3 regs less
    Reg 104 of GENERAL_REGS has 2 regs less
    Reg 128 of GENERAL_REGS has 2 regs less
    Reg 129 of GENERAL_REGS has 2 regs less
    Reg 130 of GENERAL_REGS has 2 regs less
    Reg 131 of GENERAL_REGS has 2 regs less
      Pushing a147(r105,l2)
      Pushing a150(r132,l2)
      Pushing a149(r133,l2)
      Pushing a145(r59,l2)
      Pushing a146(r103,l2)
      Pushing a140(r218,l2)(potential spill: pri=-36, cost=-688)
      Pushing a132(r117,l2)(potential spill: pri=38, cost=688)
      Pushing a151(r104,l2)
      Pushing a152(r128,l2)
      Pushing a133(r121,l2)(potential spill: pri=45, cost=688)
      Pushing a155(r131,l2)
      Pushing a154(r130,l2)
      Pushing a153(r129,l2)
      Pushing a134(r122,l2)
      Pushing a131(r110,l2)
      Pushing a130(r62,l2)
      Pushing a129(r61,l2)
      Pushing a148(r102,l2)
      Pushing a128(r60,l2)
      Popping a128(r60,l2)  -- assign reg 0
      Popping a148(r102,l2)  -- assign reg 1
      Popping a129(r61,l2)  -- assign reg 37
      Popping a130(r62,l2)  -- assign reg 38
      Popping a131(r110,l2)  -- assign reg 3
      Popping a134(r122,l2)  -- assign reg 41
      Popping a153(r129,l2)  -- assign reg 4
      Popping a154(r130,l2)  -- assign reg 5
      Popping a155(r131,l2)  -- assign reg 2
      Popping a133(r121,l2)  -- assign reg 42
      Popping a152(r128,l2)  -- assign reg 2
      Popping a151(r104,l2)  -- assign reg 4
      Popping a132(r117,l2)  -- assign reg 43
      Popping a140(r218,l2)  -- (memory is more profitable -344 vs 0) spill
      Popping a146(r103,l2)  -- assign reg 2
      Popping a145(r59,l2)  -- assign reg 1
      Popping a149(r133,l2)  -- assign reg 4
      Popping a150(r132,l2)  -- assign reg 2
      Popping a147(r105,l2)  -- assign reg 1
Disposition:
  145:r59  l2     1  128:r60  l2     0  127:r60  l1     0  129:r61  l2    37
  125:r61  l1    37  130:r62  l2    38  126:r62  l1    38   50:r63  l1     0
   52:r64  l1     0   48:r65  l1     5   59:r66  l1     0   61:r67  l1     0
   57:r68  l1     5   67:r69  l1     0   69:r70  l1     0   65:r71  l1     5
   75:r72  l1     0   77:r73  l1     0   73:r74  l1     5   55:r75  l1     3
   82:r76  l1     0   84:r77  l1     0   81:r78  l1     5   91:r79  l1     1
   93:r80  l1     1   90:r81  l1     5   10:r82  l0     0   12:r83  l0     0
    8:r84  l0     5   15:r85  l0     0   19:r86  l0     0   21:r87  l0     0
   17:r88  l0     5   99:r89  l1     1  101:r90  l1     1   98:r91  l1     5
   96:r92  l1     3  106:r93  l1     1  108:r94  l1     1  105:r95  l1     5
  116:r96  l1    37  115:r97  l1     1  113:r98  l1     2  120:r99  l1     4
  119:r100 l1     5  114:r101 l1    37  148:r102 l2     1  146:r103 l2     2
  151:r104 l2     4  147:r105 l2     1    7:r108 l0     3  131:r110 l2     3
  112:r110 l1     3   89:r116 l1     0  132:r117 l2    43   34:r117 l1    43
   32:r117 l0    43  133:r121 l2    42   35:r121 l1    42    0:r121 l0    42
  134:r122 l2    41   36:r122 l1    41   33:r122 l0    41  152:r128 l2     2
  153:r129 l2     4  154:r130 l2     5  155:r131 l2     2  150:r132 l2     2
  149:r133 l2     4  121:r134 l1     2  122:r135 l1     4  123:r136 l1     5
  124:r137 l1     2  118:r138 l1     2  117:r139 l1     4    1:r146 l0     3
  111:r149 l1     5  110:r150 l1     1  109:r151 l1     1  107:r152 l1     2
  104:r154 l1     5  103:r155 l1     1  102:r156 l1     1  100:r157 l1     2
   24:r159 l0     5   23:r160 l0     0   22:r161 l0     0   20:r162 l0     1
   18:r163 l0     4   16:r164 l0     5   14:r165 l0     0   13:r166 l0     0
   11:r167 l0     1    9:r168 l0     4   97:r170 l1     5   95:r171 l1     1
   94:r172 l1     1   92:r173 l1     2   88:r176 l1     5   87:r177 l1     5
   86:r178 l1     0   85:r179 l1     0   83:r180 l1     1   80:r184 l1     5
   79:r185 l1     0   78:r186 l1     0   76:r187 l1     1   74:r188 l1     4
   72:r190 l1     5   71:r191 l1     0   70:r192 l1     0   68:r193 l1     1
   66:r194 l1     4   64:r195 l1     5   63:r196 l1     0   62:r197 l1     0
   60:r198 l1     1   58:r199 l1     4   56:r200 l1     5   54:r201 l1     0
   53:r202 l1     0   51:r203 l1     1   49:r204 l1     4    2:r207 l0     4
   47:r211 l1   mem    6:r211 l0   mem  135:r213 l2     6   37:r213 l1     6
    3:r213 l0     6  136:r214 l2   mem   38:r214 l1   mem    4:r214 l0   mem
  137:r215 l2    44   39:r215 l1    44    5:r215 l0    44  138:r216 l2   mem
   40:r216 l1   mem   25:r216 l0   mem  139:r217 l2   mem   41:r217 l1   mem
   31:r217 l0   mem  140:r218 l2   mem   42:r218 l1   mem   30:r218 l0   mem
  141:r219 l2   mem   43:r219 l1   mem   29:r219 l0   mem  142:r220 l2   mem
   44:r220 l1   mem   28:r220 l0   mem  143:r221 l2   mem   45:r221 l1   mem
   27:r221 l0   mem  144:r222 l2   mem   46:r222 l1   mem   26:r222 l0   mem
New iteration of spill/restore move
      Changing RTL for loop 1 (header bb98)
  43 vs parent 43:      Creating newreg=223 from oldreg=117
  42 vs parent 42:      Creating newreg=224 from oldreg=121
  41 vs parent 41:      Creating newreg=225 from oldreg=122
rescanning insn with uid = 1002.
deleting insn with uid = 1002.
rescanning insn with uid = 1003.
deleting insn with uid = 1003.
rescanning insn with uid = 1006.
deleting insn with uid = 1006.
rescanning insn with uid = 1009.
deleting insn with uid = 1009.
rescanning insn with uid = 1282.
deleting insn with uid = 1282.
rescanning insn with uid = 292.
deleting insn with uid = 292.
rescanning insn with uid = 302.
deleting insn with uid = 302.
rescanning insn with uid = 182.
deleting insn with uid = 182.
rescanning insn with uid = 183.
deleting insn with uid = 183.
rescanning insn with uid = 169.
deleting insn with uid = 169.
rescanning insn with uid = 170.
deleting insn with uid = 170.
rescanning insn with uid = 177.
deleting insn with uid = 177.
rescanning insn with uid = 48.
deleting insn with uid = 48.
rescanning insn with uid = 50.
deleting insn with uid = 50.
rescanning insn with uid = 52.
deleting insn with uid = 52.
rescanning insn with uid = 56.
deleting insn with uid = 56.
rescanning insn with uid = 58.
deleting insn with uid = 58.
rescanning insn with uid = 63.
deleting insn with uid = 63.
rescanning insn with uid = 32.
deleting insn with uid = 32.
      Changing RTL for loop 2 (header bb8)
  0 vs parent 0:      Creating newreg=226 from oldreg=60
  37 vs parent 37:      Creating newreg=227 from oldreg=61
  38 vs parent 38:      Creating newreg=228 from oldreg=62
  3 vs parent 3:      Creating newreg=229 from oldreg=110
  43 vs parent 43:      Creating newreg=230 from oldreg=223
  42 vs parent 42:      Creating newreg=231 from oldreg=224
  41 vs parent 41:      Creating newreg=232 from oldreg=225
rescanning insn with uid = 159.
deleting insn with uid = 159.
rescanning insn with uid = 154.
deleting insn with uid = 154.
rescanning insn with uid = 148.
deleting insn with uid = 148.
rescanning insn with uid = 149.
deleting insn with uid = 149.
rescanning insn with uid = 138.
deleting insn with uid = 138.
rescanning insn with uid = 139.
deleting insn with uid = 139.
rescanning insn with uid = 140.
deleting insn with uid = 140.
rescanning insn with uid = 143.
deleting insn with uid = 143.
rescanning insn with uid = 121.
deleting insn with uid = 121.
rescanning insn with uid = 122.
deleting insn with uid = 122.
rescanning insn with uid = 72.
deleting insn with uid = 72.
rescanning insn with uid = 73.
deleting insn with uid = 73.
rescanning insn with uid = 74.
deleting insn with uid = 74.
rescanning insn with uid = 77.
deleting insn with uid = 77.
rescanning insn with uid = 89.
deleting insn with uid = 89.
rescanning insn with uid = 95.
deleting insn with uid = 95.
rescanning insn with uid = 103.
deleting insn with uid = 103.
rescanning insn with uid = 105.
deleting insn with uid = 105.
rescanning insn with uid = 106.
deleting insn with uid = 106.
rescanning insn with uid = 111.
deleting insn with uid = 111.
scanning new insn with uid = 1287.
scanning new insn with uid = 1288.
scanning new insn with uid = 1289.
scanning new insn with uid = 1290.
scanning new insn with uid = 1291.
scanning new insn with uid = 1292.
scanning new insn with uid = 1293.
scanning new insn with uid = 1298.
scanning new insn with uid = 1299.
scanning new insn with uid = 1300.
scanning new insn with uid = 1301.
scanning new insn with uid = 1302.
scanning new insn with uid = 1303.
scanning new insn with uid = 1304.
scanning new insn with uid = 1305.
    Adding cp91:a32r117-a34r223
    Adding range [284..284] to allocno a32r117
    Adding cp92:a0r121-a35r224
    Adding range [284..286] to allocno a0r121
    Adding cp93:a33r122-a36r225
    Adding range [284..288] to allocno a33r122
    Adding range [285..289] to allocno a34r223
    Adding range [287..289] to allocno a35r224
    Adding range [289..289] to allocno a36r225
    Adding range [284..289] to live through  allocno a3r213
    Adding range [284..289] to live through  allocno a4r214
    Adding range [284..289] to live through  allocno a5r215
    Adding range [284..289] to live through  allocno a25r216
    Adding range [284..289] to live through  allocno a31r217
    Adding range [284..289] to live through  allocno a30r218
    Adding range [284..289] to live through  allocno a29r219
    Adding range [284..289] to live through  allocno a28r220
    Adding range [284..289] to live through  allocno a27r221
    Adding range [284..289] to live through  allocno a26r222
    Adding cp94:a127r60-a128r226
    Adding range [291..291] to allocno a127r60
    Adding cp95:a125r61-a129r227
    Adding range [291..293] to allocno a125r61
    Adding cp96:a126r62-a130r228
    Adding range [291..295] to allocno a126r62
    Adding cp97:a112r110-a131r229
    Adding range [291..297] to allocno a112r110
    Adding cp98:a34r223-a132r230
    Adding range [291..299] to allocno a34r223
    Adding cp99:a35r224-a133r231
    Adding range [291..301] to allocno a35r224
    Adding cp100:a36r225-a134r232
    Adding range [291..303] to allocno a36r225
    Adding range [292..304] to allocno a128r226
    Adding range [294..304] to allocno a129r227
    Adding range [296..304] to allocno a130r228
    Adding range [298..304] to allocno a131r229
    Adding range [300..304] to allocno a132r230
    Adding range [302..304] to allocno a133r231
    Adding range [304..304] to allocno a134r232
    Adding range [291..304] to live through  allocno a37r213
    Adding range [291..304] to live through  allocno a38r214
    Adding range [291..304] to live through  allocno a39r215
    Adding range [291..304] to live through  allocno a40r216
    Adding range [291..304] to live through  allocno a41r217
    Adding range [291..304] to live through  allocno a42r218
    Adding range [291..304] to live through  allocno a43r219
    Adding range [291..304] to live through  allocno a44r220
    Adding range [291..304] to live through  allocno a45r221
    Adding range [291..304] to live through  allocno a46r222
    Adding cp101:a112r110-a131r229
    Adding range [306..306] to allocno a131r229
    Adding cp102:a34r223-a132r230
    Adding range [306..308] to allocno a132r230
    Adding cp103:a35r224-a133r231
    Adding range [306..310] to allocno a133r231
    Adding cp104:a36r225-a134r232
    Adding range [306..312] to allocno a134r232
    Adding range [307..313] to allocno a112r110
    Adding range [309..313] to allocno a34r223
    Adding range [311..313] to allocno a35r224
    Adding range [313..313] to allocno a36r225
    Adding range [306..313] to live through  allocno a135r213
    Adding range [306..313] to live through  allocno a136r214
    Adding range [306..313] to live through  allocno a137r215
    Adding range [306..313] to live through  allocno a138r216
    Adding range [306..313] to live through  allocno a139r217
    Adding range [306..313] to live through  allocno a140r218
    Adding range [306..313] to live through  allocno a141r219
    Adding range [306..313] to live through  allocno a142r220
    Adding range [306..313] to live through  allocno a143r221
    Adding range [306..313] to live through  allocno a144r222
    Adding cp105:a0r121-a35r224
    Adding range [315..315] to allocno a35r224
    Adding range [316..316] to allocno a0r121
    Adding range [315..316] to live through  allocno a6r211
    Adding range [315..316] to live through  allocno a3r213
    Adding range [315..316] to live through  allocno a4r214
    Adding range [315..316] to live through  allocno a5r215
    Adding range [315..316] to live through  allocno a25r216
    Adding cp106:a0r121-a35r224
    Adding range [318..318] to allocno a35r224
    Adding range [319..319] to allocno a0r121
    Adding range [318..319] to live through  allocno a6r211
    Adding range [318..319] to live through  allocno a3r213
    Adding range [318..319] to live through  allocno a4r214
    Adding range [318..319] to live through  allocno a5r215
    Adding cp107:a0r121-a35r224
    Adding range [321..321] to allocno a35r224
    Adding range [322..322] to allocno a0r121
    Adding range [321..322] to live through  allocno a3r213
    Adding range [321..322] to live through  allocno a4r214
    Adding range [321..322] to live through  allocno a5r215
    Adding cp108:a0r121-a35r224
    Adding range [324..324] to allocno a35r224
    Adding range [325..325] to allocno a0r121
    Adding range [324..325] to live through  allocno a3r213
    Adding range [324..325] to live through  allocno a4r214
    Adding range [324..325] to live through  allocno a5r215
    Adding cp109:a0r121-a35r224
    Adding range [327..327] to allocno a35r224
    Adding range [328..328] to allocno a0r121
    Adding range [327..328] to live through  allocno a3r213
    Adding range [327..328] to live through  allocno a4r214
    Adding cp110:a0r121-a35r224
    Adding range [330..330] to allocno a35r224
    Adding range [331..331] to allocno a0r121
    Adding range [330..331] to live through  allocno a3r213
    Adding cp111:a0r121-a35r224
    Adding range [333..333] to allocno a35r224
    Adding range [334..334] to allocno a0r121
    Adding cp112:a0r121-a35r224
    Adding range [336..336] to allocno a35r224
    Adding range [337..337] to allocno a0r121
scanning new insn with uid = 1284.
scanning new insn with uid = 1285.
scanning new insn with uid = 1286.
changing bb of uid 1306
  unscanned insn
verify found no changes in insn with uid = 157.
Edge 15->17 redirected to 106
scanning new insn with uid = 1294.
scanning new insn with uid = 1295.
scanning new insn with uid = 1296.
scanning new insn with uid = 1297.
    New r223: setting preferred GENERAL_REGS, alternative NO_REGS
    New r224: setting preferred DIREG, alternative GENERAL_REGS
    New r225: setting preferred SIREG, alternative GENERAL_REGS
    New r226: setting preferred GENERAL_REGS, alternative NO_REGS
    New r227: setting preferred GENERAL_REGS, alternative NO_REGS
    New r228: setting preferred DIREG, alternative GENERAL_REGS
    New r229: setting preferred SIREG, alternative GENERAL_REGS
    New r230: setting preferred GENERAL_REGS, alternative NO_REGS
    New r231: setting preferred DIREG, alternative GENERAL_REGS
    New r232: setting preferred SIREG, alternative GENERAL_REGS
Flattening IR
      Moving ranges of a144r222 to a46r222:  [306..313] [256..282]
      Moving ranges of a46r222 to a26r222:  [306..313] [291..304] [84..282]
      Moving ranges of a143r221 to a45r221:  [306..313] [256..282]
      Moving ranges of a45r221 to a27r221:  [306..313] [291..304] [84..282]
      Moving ranges of a142r220 to a44r220:  [306..313] [256..282]
      Moving ranges of a44r220 to a28r220:  [306..313] [291..304] [84..282]
      Moving ranges of a141r219 to a43r219:  [306..313] [256..282]
      Moving ranges of a43r219 to a29r219:  [306..313] [291..304] [84..282]
      Moving ranges of a140r218 to a42r218:  [306..313] [256..282]
      Moving ranges of a42r218 to a30r218:  [306..313] [291..304] [84..282]
      Moving ranges of a139r217 to a41r217:  [306..313] [256..282]
      Moving ranges of a41r217 to a31r217:  [306..313] [291..304] [84..282]
      Moving ranges of a138r216 to a40r216:  [306..313] [256..282]
      Moving ranges of a40r216 to a25r216:  [306..313] [291..304] [84..282]
      Moving ranges of a137r215 to a39r215:  [306..313] [256..282]
      Moving ranges of a39r215 to a5r215:  [306..313] [291..304] [84..282]
      Moving ranges of a136r214 to a38r214:  [306..313] [256..282]
      Moving ranges of a38r214 to a4r214:  [306..313] [291..304] [84..282]
      Moving ranges of a135r213 to a37r213:  [306..313] [256..282]
      Moving ranges of a37r213 to a3r213:  [306..313] [291..304] [84..282]
      Moving ranges of a47r211 to a6r211:  [229..231]
      Remove cp46:c160r64-c161r202
      Remove cp47:c158r63-c160r64
      Remove cp48:c156r65-c164r200
      Remove cp49:c169r67-c170r197
      Remove cp50:c167r66-c169r67
      Remove cp51:c165r68-c172r195
      Remove cp52:c177r70-c178r192
      Remove cp53:c175r69-c177r70
      Remove cp54:c173r71-c180r190
      Remove cp55:c185r73-c186r186
      Remove cp56:c183r72-c185r73
      Remove cp57:c181r74-c188r184
      Remove cp58:c192r77-c193r179
      Remove cp59:c190r76-c192r77
      Remove cp60:c189r78-c195r177
      Remove cp61:c196r176-c197r116
      Remove cp62:c201r80-c202r172
      Remove cp63:c199r79-c201r80
      Remove cp64:c198r81-c205r170
      Remove cp65:c209r90-c210r156
      Remove cp66:c207r89-c209r90
      Remove cp67:c206r91-c212r154
      Remove cp68:c216r94-c217r151
      Remove cp69:c214r93-c216r94
      Remove cp70:c213r95-c219r149
      Remove cp71:c221r98-c222r101
      Remove cp72:c222r101-c224r96
      Remove cp73:c222r101-c223r97
      Remove cp74:c228r99-c230r135
      Remove cp75:c227r100-c231r136
      Remove cp76:c229r134-c232r137
      Remove cp77:c221r98-c226r138
      Remove cp78:c221r98-c225r139
      Remove cp79:c237r103-c238r105
      Remove cp80:c238r105-c239r102
      Remove cp81:c242r104-c244r129
      Remove cp82:c243r128-c246r131
      Remove cp83:c237r103-c241r132
      Remove cp84:c237r103-c240r133
      Remove cp85:c248r103-c249r105
      Remove cp86:c249r105-c250r102
      Remove cp87:c253r104-c255r129
      Remove cp88:c254r128-c257r131
      Remove cp89:c248r103-c252r132
      Remove cp90:c248r103-c251r133
      Remove a37r213
      Remove a38r214
      Remove a39r215
      Remove a40r216
      Remove a41r217
      Remove a42r218
      Remove a43r219
      Remove a44r220
      Remove a45r221
      Remove a46r222
      Remove a47r211
      Remove a135r213
      Remove a136r214
      Remove a137r215
      Remove a138r216
      Remove a139r217
      Remove a140r218
      Remove a141r219
      Remove a142r220
      Remove a143r221
      Remove a144r222
      Remove a156r65
      Remove a157r204
      Remove a158r63
      Remove a159r203
      Remove a160r64
      Remove a161r202
      Remove a162r201
      Remove a163r75
      Remove a164r200
      Remove a165r68
      Remove a166r199
      Remove a167r66
      Remove a168r198
      Remove a169r67
      Remove a170r197
      Remove a171r196
      Remove a172r195
      Remove a173r71
      Remove a174r194
      Remove a175r69
      Remove a176r193
      Remove a177r70
      Remove a178r192
      Remove a179r191
      Remove a180r190
      Remove a181r74
      Remove a182r188
      Remove a183r72
      Remove a184r187
      Remove a185r73
      Remove a186r186
      Remove a187r185
      Remove a188r184
      Remove a189r78
      Remove a190r76
      Remove a191r180
      Remove a192r77
      Remove a193r179
      Remove a194r178
      Remove a195r177
      Remove a196r176
      Remove a197r116
      Remove a198r81
      Remove a199r79
      Remove a200r173
      Remove a201r80
      Remove a202r172
      Remove a203r171
      Remove a204r92
      Remove a205r170
      Remove a206r91
      Remove a207r89
      Remove a208r157
      Remove a209r90
      Remove a210r156
      Remove a211r155
      Remove a212r154
      Remove a213r95
      Remove a214r93
      Remove a215r152
      Remove a216r94
      Remove a217r151
      Remove a218r150
      Remove a219r149
      Remove a220r110
      Remove a221r98
      Remove a222r101
      Remove a223r97
      Remove a224r96
      Remove a225r139
      Remove a226r138
      Remove a227r100
      Remove a228r99
      Remove a229r134
      Remove a230r135
      Remove a231r136
      Remove a232r137
      Remove a233r61
      Remove a234r62
      Remove a235r60
      Remove a236r59
      Remove a237r103
      Remove a238r105
      Remove a239r102
      Remove a240r133
      Remove a241r132
      Remove a242r104
      Remove a243r128
      Remove a244r129
      Remove a245r130
      Remove a246r131
      Remove a247r59
      Remove a248r103
      Remove a249r105
      Remove a250r102
      Remove a251r133
      Remove a252r132
      Remove a253r104
      Remove a254r128
      Remove a255r129
      Remove a256r130
      Remove a257r131
Compressing live ranges: from 338 to 327 - 96%
Ranges after the compression:
 a0(r121): [326..326] [324..324] [322..322] [320..320] [318..318] [316..316] [314..314] [312..312] [283..285] [7..83] [0..1]
 a1(r146): [66..68] [24..25] [20..23] [17..19] [14..16] [11..13] [6..10] [4..5] [2..3]
 a2(r207): [8..9]
 a3(r213): [321..322] [319..320] [317..318] [315..316] [313..314] [311..312] [303..310] [289..302] [283..288] [84..282] [12..80]
 a4(r214): [319..320] [317..318] [315..316] [313..314] [311..312] [303..310] [289..302] [283..288] [84..282] [15..79]
 a5(r215): [317..318] [315..316] [313..314] [311..312] [303..310] [289..302] [283..288] [84..282] [18..78]
 a6(r211): [313..314] [311..312] [229..231] [24..69] [21..22]
 a7(r108): [26..65]
 a8(r84): [27..44]
 a9(r168): [28..29]
 a10(r82): [34..35] [30..33]
 a11(r167): [31..32]
 a12(r83): [36..37]
 a13(r166): [38..39]
 a14(r165): [40..41]
 a15(r85): [42..43]
 a16(r164): [45..46]
 a17(r88): [47..62]
 a18(r163): [48..49]
 a19(r86): [54..55] [50..53]
 a20(r162): [51..52]
 a21(r87): [56..57]
 a22(r161): [58..59]
 a23(r160): [60..61]
 a24(r159): [63..64]
 a25(r216): [311..312] [303..310] [289..302] [283..288] [84..282] [67..77]
 a26(r222): [303..310] [289..302] [283..288] [84..282] [70..71]
 a27(r221): [303..310] [289..302] [283..288] [84..282] [70..72]
 a28(r220): [303..310] [289..302] [283..288] [84..282] [70..73]
 a29(r219): [303..310] [289..302] [283..288] [84..282] [70..74]
 a30(r218): [303..310] [289..302] [283..288] [84..282] [70..75]
 a31(r217): [303..310] [289..302] [283..288] [84..282] [70..76]
 a32(r117): [283..283] [70..81]
 a33(r122): [283..287] [70..82]
 a34(r223): [306..310] [289..297] [284..288] [84..255]
 a35(r224): [325..325] [323..323] [321..321] [319..319] [317..317] [315..315] [313..313] [311..311] [308..310] [289..299] [286..288] [84..255]
 a36(r225): [310..310] [289..301] [288..288] [84..255]
 a48(r65): [85..101]
 a49(r204): [86..87]
 a50(r63): [92..93] [88..91]
 a51(r203): [89..90]
 a52(r64): [94..95]
 a53(r202): [96..97]
 a54(r201): [98..99]
 a55(r75): [100..171]
 a56(r200): [102..103]
 a57(r68): [104..119]
 a58(r199): [105..106]
 a59(r66): [111..112] [107..110]
 a60(r198): [108..109]
 a61(r67): [113..114]
 a62(r197): [115..116]
 a63(r196): [117..118]
 a64(r195): [120..121]
 a65(r71): [122..137]
 a66(r194): [123..124]
 a67(r69): [129..130] [125..128]
 a68(r193): [126..127]
 a69(r70): [131..132]
 a70(r192): [133..134]
 a71(r191): [135..136]
 a72(r190): [138..139]
 a73(r74): [140..155]
 a74(r188): [141..142]
 a75(r72): [147..148] [143..146]
 a76(r187): [144..145]
 a77(r73): [149..150]
 a78(r186): [151..152]
 a79(r185): [153..154]
 a80(r184): [156..157]
 a81(r78): [158..172]
 a82(r76): [163..164] [159..162]
 a83(r180): [160..161]
 a84(r77): [165..166]
 a85(r179): [167..168]
 a86(r178): [169..170]
 a87(r177): [173..174]
 a88(r176): [175..176]
 a89(r116): [232..250] [177..228]
 a90(r81): [178..192]
 a91(r79): [183..184] [179..182]
 a92(r173): [180..181]
 a93(r80): [185..186]
 a94(r172): [187..188]
 a95(r171): [189..190]
 a96(r92): [191..224]
 a97(r170): [193..194]
 a98(r91): [195..208]
 a99(r89): [200..201] [196..199]
 a100(r157): [197..198]
 a101(r90): [202..203]
 a102(r156): [204..205]
 a103(r155): [206..207]
 a104(r154): [209..210]
 a105(r95): [211..225]
 a106(r93): [216..217] [212..215]
 a107(r152): [213..214]
 a108(r94): [218..219]
 a109(r151): [220..221]
 a110(r150): [222..223]
 a111(r149): [226..227]
 a112(r110): [304..310] [289..295] [230..254]
 a113(r98): [238..239] [233..234]
 a114(r101): [235..236]
 a115(r97): [237..246]
 a116(r96): [237..248]
 a117(r139): [240..241]
 a118(r138): [240..242]
 a119(r100): [244..247]
 a120(r99): [244..249]
 a121(r134): [244..245]
 a122(r135): [243..243]
 a123(r136): [243..243]
 a124(r137): [243..243]
 a125(r61): [289..291] [251..251]
 a126(r62): [289..293] [251..252]
 a127(r60): [289..289] [251..253]
 a128(r226): [290..302] [264..282] [260..261] [256..257]
 a129(r227): [292..302] [256..282]
 a130(r228): [294..302] [256..282]
 a131(r229): [303..303] [296..302] [266..282] [256..263]
 a132(r230): [303..305] [298..302] [256..282]
 a133(r231): [303..307] [300..302] [256..282]
 a134(r232): [303..309] [302..302] [256..282]
 a145(r59): [262..265] [258..259]
 a146(r103): [272..273] [267..268]
 a147(r105): [269..270]
 a148(r102): [271..280]
 a149(r133): [274..275]
 a150(r132): [274..276]
 a151(r104): [278..281]
 a152(r128): [278..279]
 a153(r129): [277..277]
 a154(r130): [277..277]
 a155(r131): [277..277]
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 107 n_edges 154 count 266 (  2.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 107 n_edges 154 count 341 (  3.2)
+++Costs: overall 19801, reg 19031, mem 770, ld 0, st 0, move 968
+++       move loops 0, new jumps 2
insn=2, live_throughout: 4, 7, dead_or_set: 5, 121
insn=3, live_throughout: 7, 121, dead_or_set: 4, 122
insn=8, live_throughout: 7, 121, 122, dead_or_set: 
insn=9, live_throughout: 7, 121, 122, dead_or_set: 
insn=10, live_throughout: 7, 121, 122, dead_or_set: 
insn=11, live_throughout: 7, 121, 122, dead_or_set: 
insn=12, live_throughout: 7, 121, 122, dead_or_set: 
insn=13, live_throughout: 7, 121, 122, dead_or_set: 
insn=14, live_throughout: 7, 121, 122, dead_or_set: 
insn=15, live_throughout: 7, 121, 122, dead_or_set: 
insn=20, live_throughout: 7, 121, 122, dead_or_set: 
insn=21, live_throughout: 7, 121, 122, dead_or_set: 
insn=22, live_throughout: 7, 121, 122, dead_or_set: 
insn=23, live_throughout: 7, 121, 122, dead_or_set: 
insn=24, live_throughout: 7, 121, 122, dead_or_set: 117
insn=25, live_throughout: 7, 117, 121, 122, dead_or_set: 
insn=26, live_throughout: 7, 117, 121, 122, dead_or_set: 
insn=31, live_throughout: 7, 117, 121, 122, dead_or_set: 213
insn=36, live_throughout: 7, 117, 121, 122, 213, dead_or_set: 214
insn=42, live_throughout: 7, 117, 121, 122, 213, 214, dead_or_set: 215
insn=270, live_throughout: 7, 117, 121, 122, 213, 214, 215, dead_or_set: 216
insn=275, live_throughout: 7, 117, 121, 122, 213, 214, 215, 216, dead_or_set: 217
insn=277, live_throughout: 7, 117, 121, 122, 213, 214, 215, 216, 217, dead_or_set: 218
insn=637, live_throughout: 7, 117, 121, 122, 213, 214, 215, 216, 217, 218, dead_or_set: 219
insn=422, live_throughout: 7, 117, 121, 122, 213, 214, 215, 216, 217, 218, 219, dead_or_set: 220
insn=357, live_throughout: 7, 117, 121, 122, 213, 214, 215, 216, 217, 218, 219, 220, dead_or_set: 221
insn=706, live_throughout: 7, 117, 121, 122, 213, 214, 215, 216, 217, 218, 219, 220, 221, dead_or_set: 222
insn=1284, live_throughout: 7, 121, 122, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, dead_or_set: 117, 223
insn=1285, live_throughout: 7, 122, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, dead_or_set: 121, 224
insn=1286, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, dead_or_set: 122, 225
insn=1226, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1011, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=32, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4
insn=33, live_throughout: 4, 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5
insn=34, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=38, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4
insn=39, live_throughout: 4, 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5
insn=40, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=44, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4
insn=45, live_throughout: 4, 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5
insn=46, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=48, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=49, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=50, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=51, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=52, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=53, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=54, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=55, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=56, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 110
insn=57, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=58, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 60
insn=59, live_throughout: 7, 60, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=62, live_throughout: 7, 60, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=63, live_throughout: 7, 60, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=64, live_throughout: 7, 60, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=65, live_throughout: 7, 60, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=66, live_throughout: 7, 60, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=68, live_throughout: 7, 60, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 62
insn=70, live_throughout: 7, 60, 62, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 61
insn=1287, live_throughout: 7, 61, 62, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 60, 226
insn=1288, live_throughout: 7, 62, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, dead_or_set: 61, 227
insn=1289, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, dead_or_set: 62, 228
insn=1290, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, dead_or_set: 110, 229
insn=1291, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 224, 225, 226, 227, 228, 229, dead_or_set: 223, 230
insn=1292, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 225, 226, 227, 228, 229, 230, dead_or_set: 224, 231
insn=1293, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, dead_or_set: 225, 232
insn=160, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=72, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=73, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=74, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=75, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=76, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=77, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=78, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=79, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=80, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=81, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=82, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=83, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=84, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=85, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=86, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=87, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=88, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=89, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 104
insn=90, live_throughout: 7, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 102
insn=91, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=92, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=93, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=94, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=95, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=96, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=97, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=98, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=99, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=100, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=101, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=102, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=103, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=104, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=105, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=106, live_throughout: 7, 102, 104, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 128
insn=110, live_throughout: 7, 102, 104, 128, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=111, live_throughout: 7, 102, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 104, 128, 129, 130, 131
insn=112, live_throughout: 7, 17, 102, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 132
insn=113, live_throughout: 7, 102, 132, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 133
insn=114, live_throughout: 7, 102, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 103, 132, 133
insn=115, live_throughout: 7, 102, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 103
insn=116, live_throughout: 7, 102, 103, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=117, live_throughout: 7, 102, 103, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=118, live_throughout: 7, 102, 103, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=120, live_throughout: 7, 102, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=121, live_throughout: 7, 102, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=122, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 102, 105
insn=123, live_throughout: 7, 105, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=124, live_throughout: 7, 105, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=125, live_throughout: 7, 105, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=127, live_throughout: 7, 105, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=128, live_throughout: 7, 105, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=130, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 103, 105
insn=131, live_throughout: 7, 103, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=133, live_throughout: 7, 103, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=134, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 103
insn=135, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=136, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 230, 231, 232, dead_or_set: 
insn=138, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 230, 231, 232, dead_or_set: 
insn=139, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 230, 231, 232, dead_or_set: 
insn=140, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 230, 231, 232, dead_or_set: 59
insn=142, live_throughout: 7, 59, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 230, 231, 232, dead_or_set: 
insn=143, live_throughout: 7, 59, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 227, 228, 230, 231, 232, dead_or_set: 226, 229
insn=1228, live_throughout: 7, 59, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=146, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=148, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=149, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 227, 228, 229, 230, 231, 232, dead_or_set: 59, 226
insn=151, live_throughout: 7, 59, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=152, live_throughout: 7, 59, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=154, live_throughout: 7, 59, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=155, live_throughout: 7, 59, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=156, live_throughout: 7, 59, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=157, live_throughout: 7, 59, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=159, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 227, 228, 229, 230, 231, 232, dead_or_set: 59, 226
insn=1230, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 226, 227, 228, 229, 230, 231, 232, dead_or_set: 
insn=1307, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 229, 230, 231, 232, dead_or_set: 
insn=1294, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 230, 231, 232, dead_or_set: 110, 229
insn=1295, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 231, 232, dead_or_set: 223, 230
insn=1296, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 232, dead_or_set: 224, 231
insn=1297, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, dead_or_set: 225, 232
insn=163, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=165, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=166, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=167, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 116
insn=168, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=169, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=170, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=171, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=172, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=173, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=174, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=175, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=176, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=177, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=178, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=180, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=181, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=182, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=183, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=184, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=185, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=186, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=187, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=188, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=189, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=190, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=191, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=192, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=193, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=194, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=195, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 99
insn=196, live_throughout: 7, 99, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 96
insn=197, live_throughout: 7, 96, 99, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=198, live_throughout: 7, 96, 99, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=199, live_throughout: 7, 96, 99, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=200, live_throughout: 7, 96, 99, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=201, live_throughout: 7, 96, 99, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 100
insn=202, live_throughout: 7, 96, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 97
insn=203, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=204, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=205, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=206, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=207, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=208, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=209, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=210, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=211, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=212, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=213, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=214, live_throughout: 7, 96, 97, 99, 100, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 134
insn=218, live_throughout: 7, 96, 97, 99, 100, 110, 116, 134, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=219, live_throughout: 7, 96, 97, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 99, 100, 134, 135, 136, 137
insn=220, live_throughout: 7, 17, 96, 97, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 138
insn=221, live_throughout: 7, 96, 97, 110, 116, 138, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 139
insn=222, live_throughout: 7, 96, 97, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 98, 138, 139
insn=223, live_throughout: 7, 96, 97, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 98
insn=224, live_throughout: 7, 96, 97, 98, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=225, live_throughout: 7, 96, 97, 98, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=226, live_throughout: 7, 96, 97, 98, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=228, live_throughout: 7, 96, 97, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=229, live_throughout: 7, 96, 97, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=230, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 96, 97, 101
insn=231, live_throughout: 7, 101, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=232, live_throughout: 7, 101, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=233, live_throughout: 7, 101, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=235, live_throughout: 7, 101, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=236, live_throughout: 7, 101, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=238, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 98, 101
insn=239, live_throughout: 7, 98, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=241, live_throughout: 7, 98, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=242, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 98
insn=243, live_throughout: 7, 110, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=244, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=246, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=247, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=248, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=249, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=250, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=251, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=252, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=253, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=254, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=255, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=256, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=257, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=258, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=259, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=260, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=264, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=265, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=266, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=267, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=268, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=271, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4
insn=272, live_throughout: 4, 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5
insn=273, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=1217, live_throughout: 7, 110, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 211
insn=278, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4
insn=279, live_throughout: 4, 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5
insn=280, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=1234, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1165, live_throughout: 0, 7, 211, 213, 214, 215, 216, 224, dead_or_set: 
insn=1298, live_throughout: 0, 7, 211, 213, 214, 215, 216, dead_or_set: 121, 224
insn=1166, live_throughout: 7, 121, 211, 213, 214, 215, 216, dead_or_set: 0, 146
insn=286, live_throughout: 7, 121, 146, 211, 213, 214, 215, dead_or_set: 5, 216
insn=287, live_throughout: 7, 121, 146, 211, 213, 214, 215, dead_or_set: 5
insn=1236, live_throughout: 7, 121, 146, 211, 213, 214, 215, dead_or_set: 
insn=1233, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=292, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=293, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=294, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=295, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=296, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=297, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=300, live_throughout: 7, 110, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 1
insn=301, live_throughout: 1, 7, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 110
insn=302, live_throughout: 1, 4, 7, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5
insn=303, live_throughout: 7, 211, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 0, 1, 4, 5
insn=304, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 0, 116
insn=307, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=308, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=309, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=310, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=311, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=312, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=313, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=314, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=315, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=316, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=317, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=318, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=319, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=320, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=321, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 149
insn=322, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 95, 149
insn=323, live_throughout: 7, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=324, live_throughout: 7, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=325, live_throughout: 7, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=326, live_throughout: 7, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 92
insn=327, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=328, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=330, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=331, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=332, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=333, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 150
insn=334, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 150
insn=335, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=337, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=338, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=339, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 151
insn=340, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 94, 151
insn=341, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 93, 94
insn=1238, live_throughout: 7, 92, 93, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=344, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=346, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=347, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=348, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 93
insn=349, live_throughout: 7, 92, 93, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=350, live_throughout: 7, 92, 93, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 152
insn=351, live_throughout: 7, 92, 93, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 152
insn=352, live_throughout: 7, 92, 93, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=354, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 93
insn=355, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=358, live_throughout: 7, 92, 95, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4
insn=359, live_throughout: 4, 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5, 95
insn=360, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=367, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=368, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=369, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=370, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=371, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=372, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=373, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=374, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=375, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=376, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=377, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=378, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=379, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=380, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=381, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=382, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=383, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=384, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=385, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=386, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=387, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 154
insn=388, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 91, 154
insn=389, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=390, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=391, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=392, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=393, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=395, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=396, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=397, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=398, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 155
insn=399, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 155
insn=400, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=402, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=403, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=404, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 156
insn=405, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 90, 156
insn=406, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 89, 90
insn=1240, live_throughout: 7, 89, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=409, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=411, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=412, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=413, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 89
insn=414, live_throughout: 7, 89, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=415, live_throughout: 7, 89, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 157
insn=416, live_throughout: 7, 89, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 157
insn=417, live_throughout: 7, 89, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=419, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 89
insn=420, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=423, live_throughout: 7, 91, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4
insn=424, live_throughout: 4, 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5, 91
insn=425, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=1242, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1169, live_throughout: 0, 7, 211, 213, 214, 215, 224, dead_or_set: 
insn=1299, live_throughout: 0, 7, 211, 213, 214, 215, dead_or_set: 121, 224
insn=1170, live_throughout: 7, 121, 211, 213, 214, 215, dead_or_set: 0, 108
insn=432, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=433, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=434, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=435, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=436, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=437, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=438, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=439, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=440, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=441, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=442, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=443, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=444, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=445, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 159
insn=446, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 88, 159
insn=447, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=448, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=449, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=451, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=452, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=454, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=455, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=456, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=457, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 160
insn=458, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 160
insn=459, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=461, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=462, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=463, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 161
insn=464, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 87, 161
insn=465, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 86, 87
insn=1244, live_throughout: 7, 86, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=468, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=470, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=471, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=472, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 86
insn=473, live_throughout: 7, 86, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=474, live_throughout: 7, 86, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 162
insn=475, live_throughout: 7, 86, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 162
insn=476, live_throughout: 7, 86, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=478, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 86
insn=479, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=481, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 163
insn=482, live_throughout: 7, 88, 108, 121, 211, 213, 214, 215, dead_or_set: 4, 163
insn=483, live_throughout: 4, 7, 108, 121, 211, 213, 214, 215, dead_or_set: 5, 88
insn=484, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 4, 5
insn=491, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=492, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=493, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=494, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=495, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=496, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=497, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=498, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=499, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=500, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=501, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=502, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=503, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=504, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=505, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=506, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=507, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=508, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=509, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=510, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=511, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 164
insn=512, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 84, 164
insn=513, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=514, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=515, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=1283, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 85
insn=516, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 85
insn=517, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=519, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=520, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=521, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=522, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 165
insn=523, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 165
insn=524, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=526, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=527, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=528, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 166
insn=529, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 83, 166
insn=530, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 82, 83
insn=1246, live_throughout: 7, 82, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=533, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=535, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=536, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=537, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 82
insn=538, live_throughout: 7, 82, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=539, live_throughout: 7, 82, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 167
insn=540, live_throughout: 7, 82, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 167
insn=541, live_throughout: 7, 82, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=543, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 82
insn=544, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=546, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 168
insn=547, live_throughout: 7, 84, 108, 121, 211, 213, 214, 215, dead_or_set: 4, 168
insn=548, live_throughout: 4, 7, 108, 121, 211, 213, 214, 215, dead_or_set: 5, 84
insn=549, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 4, 5
insn=557, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=558, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=559, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=560, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=561, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=562, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=563, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=564, live_throughout: 7, 108, 121, 211, 213, 214, 215, dead_or_set: 
insn=565, live_throughout: 7, 121, 211, 213, 214, 215, dead_or_set: 108, 146
insn=1248, live_throughout: 7, 121, 146, 211, 213, 214, 215, dead_or_set: 
insn=1173, live_throughout: 0, 7, 213, 214, 215, 224, dead_or_set: 
insn=1300, live_throughout: 0, 7, 213, 214, 215, dead_or_set: 121, 224
insn=1174, live_throughout: 7, 121, 213, 214, 215, dead_or_set: 0, 146
insn=1206, live_throughout: 7, 121, 146, 213, 214, 215, dead_or_set: 211
insn=569, live_throughout: 7, 121, 146, 211, 213, 214, 215, dead_or_set: 
insn=572, live_throughout: 7, 121, 146, 213, 214, 215, dead_or_set: 5, 211
insn=573, live_throughout: 7, 121, 146, 213, 214, 215, dead_or_set: 5
insn=1250, live_throughout: 7, 121, 146, 213, 214, 215, dead_or_set: 
insn=583, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=584, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=585, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=586, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=587, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=588, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=589, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=590, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=591, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=592, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=593, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=594, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=595, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=596, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=597, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=598, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=599, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=600, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=601, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=602, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 170
insn=603, live_throughout: 7, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 81, 170
insn=604, live_throughout: 7, 81, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=605, live_throughout: 7, 81, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=606, live_throughout: 7, 81, 92, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=607, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 92
insn=608, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=610, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=611, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=612, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=613, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 171
insn=614, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 171
insn=615, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=617, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=618, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=619, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 172
insn=620, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 80, 172
insn=621, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 79, 80
insn=1252, live_throughout: 7, 79, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=624, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=626, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=627, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=628, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 79
insn=629, live_throughout: 7, 79, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=630, live_throughout: 7, 79, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 173
insn=631, live_throughout: 7, 79, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 173
insn=632, live_throughout: 7, 79, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=634, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 79
insn=635, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=638, live_throughout: 7, 81, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4
insn=639, live_throughout: 4, 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5, 81
insn=640, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=647, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=648, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=649, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=650, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=651, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=652, live_throughout: 7, 116, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=654, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 116, 176
insn=655, live_throughout: 7, 176, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4
insn=656, live_throughout: 4, 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5, 176
insn=657, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 0, 4, 5
insn=659, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=660, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=661, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=662, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=663, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=664, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=665, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=666, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=667, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=668, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=669, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=670, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 177
insn=671, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 78, 177
insn=672, live_throughout: 7, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=673, live_throughout: 7, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=674, live_throughout: 7, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=675, live_throughout: 7, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 75
insn=676, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=677, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=679, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=680, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=681, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=682, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 178
insn=683, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 178
insn=684, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=686, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=687, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=688, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 179
insn=689, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 77, 179
insn=690, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 76, 77
insn=1254, live_throughout: 7, 75, 76, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=693, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=695, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=696, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=697, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 76
insn=698, live_throughout: 7, 75, 76, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=699, live_throughout: 7, 75, 76, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 180
insn=700, live_throughout: 7, 75, 76, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 180
insn=701, live_throughout: 7, 75, 76, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=703, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 76
insn=704, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=707, live_throughout: 7, 75, 78, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4
insn=708, live_throughout: 4, 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5, 78
insn=709, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=1256, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1177, live_throughout: 0, 7, 213, 214, 215, 224, dead_or_set: 
insn=1301, live_throughout: 0, 7, 213, 214, 215, dead_or_set: 121, 224
insn=1178, live_throughout: 7, 121, 213, 214, 215, dead_or_set: 0, 146
insn=712, live_throughout: 7, 121, 146, 213, 214, 215, dead_or_set: 
insn=715, live_throughout: 7, 121, 146, 213, 214, dead_or_set: 5, 215
insn=716, live_throughout: 7, 121, 146, 213, 214, dead_or_set: 5
insn=1258, live_throughout: 7, 121, 146, 213, 214, dead_or_set: 
insn=1181, live_throughout: 0, 7, 213, 214, 224, dead_or_set: 
insn=1302, live_throughout: 0, 7, 213, 214, dead_or_set: 121, 224
insn=1182, live_throughout: 7, 121, 213, 214, dead_or_set: 0, 146
insn=719, live_throughout: 7, 121, 146, 213, 214, dead_or_set: 
insn=722, live_throughout: 7, 121, 146, 213, dead_or_set: 5, 214
insn=723, live_throughout: 7, 121, 146, 213, dead_or_set: 5
insn=1260, live_throughout: 7, 121, 146, 213, dead_or_set: 
insn=732, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=733, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=734, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=735, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=736, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=737, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=738, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=739, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=740, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=741, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=742, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=743, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=744, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=745, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=746, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=747, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=748, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=749, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=750, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=751, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 184
insn=752, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 74, 184
insn=753, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=754, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=755, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=756, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=757, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=759, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=760, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=761, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=762, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 185
insn=763, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 185
insn=764, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=766, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=767, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=768, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 186
insn=769, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 73, 186
insn=770, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 72, 73
insn=1262, live_throughout: 7, 72, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=773, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=775, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=776, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=777, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 72
insn=778, live_throughout: 7, 72, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=779, live_throughout: 7, 72, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 187
insn=780, live_throughout: 7, 72, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 187
insn=781, live_throughout: 7, 72, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=783, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 72
insn=784, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=786, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 188
insn=787, live_throughout: 7, 74, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 188
insn=788, live_throughout: 4, 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5, 74
insn=789, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=1264, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1185, live_throughout: 0, 7, 213, 224, dead_or_set: 
insn=1303, live_throughout: 0, 7, 213, dead_or_set: 121, 224
insn=1186, live_throughout: 7, 121, 213, dead_or_set: 0, 146
insn=792, live_throughout: 7, 121, 146, 213, dead_or_set: 
insn=795, live_throughout: 7, 121, 146, dead_or_set: 5, 213
insn=796, live_throughout: 7, 121, 146, dead_or_set: 5
insn=1266, live_throughout: 7, 121, 146, dead_or_set: 
insn=805, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=806, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=807, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=808, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=809, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=810, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=811, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=812, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=813, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=814, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=815, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=816, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=817, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=818, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=819, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=820, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=821, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=822, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=823, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=824, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=825, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=826, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 190
insn=827, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 71, 190
insn=828, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=829, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=830, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=831, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=832, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=834, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=835, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=836, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=837, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 191
insn=838, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 191
insn=839, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=841, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=842, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=843, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 192
insn=844, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 70, 192
insn=845, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 69, 70
insn=1268, live_throughout: 7, 69, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=848, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=850, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=851, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=852, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 69
insn=853, live_throughout: 7, 69, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=854, live_throughout: 7, 69, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 193
insn=855, live_throughout: 7, 69, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 193
insn=856, live_throughout: 7, 69, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=858, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 69
insn=859, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=861, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 194
insn=862, live_throughout: 7, 71, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 194
insn=863, live_throughout: 4, 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5, 71
insn=864, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=871, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=872, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=873, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=874, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=875, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=876, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=877, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=878, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=879, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=880, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=881, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=882, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=883, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=884, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=885, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=886, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=887, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=888, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=889, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=890, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=891, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 195
insn=892, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 68, 195
insn=893, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=894, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=895, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=896, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=897, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=899, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=900, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=901, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=902, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 196
insn=903, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 196
insn=904, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=906, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=907, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=908, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 197
insn=909, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 67, 197
insn=910, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 66, 67
insn=1270, live_throughout: 7, 66, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=913, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=915, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=916, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=917, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 66
insn=918, live_throughout: 7, 66, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=919, live_throughout: 7, 66, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 198
insn=920, live_throughout: 7, 66, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 198
insn=921, live_throughout: 7, 66, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=923, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 66
insn=924, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=926, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 199
insn=927, live_throughout: 7, 68, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 199
insn=928, live_throughout: 4, 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5, 68
insn=929, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=936, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=937, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=938, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=939, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=940, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=941, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=942, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=943, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=944, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=945, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=946, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=947, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=948, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=949, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=950, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=951, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=952, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=953, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=954, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=955, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 200
insn=956, live_throughout: 7, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 65, 200
insn=957, live_throughout: 7, 65, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=958, live_throughout: 7, 65, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=959, live_throughout: 7, 65, 75, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=960, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 75
insn=961, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=963, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=964, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=965, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=966, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 201
insn=967, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 201
insn=968, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=970, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=971, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=972, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 202
insn=973, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 64, 202
insn=974, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 63, 64
insn=1272, live_throughout: 7, 63, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=977, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=979, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=980, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=981, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 63
insn=982, live_throughout: 7, 63, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=983, live_throughout: 7, 63, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 203
insn=984, live_throughout: 7, 63, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 203
insn=985, live_throughout: 7, 63, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=987, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 63
insn=988, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=990, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 204
insn=991, live_throughout: 7, 65, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 204
insn=992, live_throughout: 4, 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 5, 65
insn=993, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 4, 5
insn=1225, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1002, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1003, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1004, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1005, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1006, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1007, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1008, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1009, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1010, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1282, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1015, live_throughout: 7, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, dead_or_set: 
insn=1304, live_throughout: 7, dead_or_set: 121, 224
insn=1276, live_throughout: 7, 121, dead_or_set: 
insn=1189, live_throughout: 0, 7, 224, dead_or_set: 
insn=1305, live_throughout: 0, 7, dead_or_set: 121, 224
insn=1190, live_throughout: 7, 121, dead_or_set: 0, 146
insn=1019, live_throughout: 7, 121, 146, dead_or_set: 
insn=1023, live_throughout: 7, 121, 146, dead_or_set: 
insn=1024, live_throughout: 7, 121, 146, dead_or_set: 
insn=1025, live_throughout: 7, 121, 146, dead_or_set: 
insn=1026, live_throughout: 7, 121, 146, dead_or_set: 207
insn=1027, live_throughout: 7, 121, 146, dead_or_set: 4, 207
insn=1028, live_throughout: 4, 7, 146, dead_or_set: 5, 121
insn=1029, live_throughout: 7, 146, dead_or_set: 4, 5
insn=1280, live_throughout: 7, 146, dead_or_set: 
insn=1161, live_throughout: 0, 7, dead_or_set: 
insn=1162, live_throughout: 7, dead_or_set: 0, 146
insn=1036, live_throughout: 7, 146, dead_or_set: 
insn=1037, live_throughout: 7, 146, dead_or_set: 
insn=1038, live_throughout: 7, 146, dead_or_set: 
insn=1039, live_throughout: 7, 146, dead_or_set: 
insn=1040, live_throughout: 7, 146, dead_or_set: 
insn=1143, live_throughout: 7, dead_or_set: 5, 146
insn=1144, live_throughout: 7, dead_or_set: 5
insn=1279, live_throughout: 7, 146, dead_or_set: 
insn=1055, live_throughout: 7, 146, dead_or_set: 
insn=1056, live_throughout: 7, 146, dead_or_set: 
insn=1057, live_throughout: 7, 146, dead_or_set: 
insn=1058, live_throughout: 7, 146, dead_or_set: 
insn=1059, live_throughout: 7, 146, dead_or_set: 
insn=1158, live_throughout: 7, dead_or_set: 5, 146
insn=1159, live_throughout: 7, dead_or_set: 5
insn=1275, live_throughout: 7, 121, dead_or_set: 
insn=1070, live_throughout: 7, dead_or_set: 0, 121
insn=1076, live_throughout: 0, 7, dead_or_set: 
init_insns for 75: (insn_list:REG_DEP_TRUE 675 (nil))
init_insns for 85: (insn_list:REG_DEP_TRUE 1283 (nil))
init_insns for 92: (insn_list:REG_DEP_TRUE 326 (nil))
init_insns for 99: (insn_list:REG_DEP_TRUE 195 (nil))
init_insns for 100: (insn_list:REG_DEP_TRUE 201 (nil))
init_insns for 104: (insn_list:REG_DEP_TRUE 89 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 321 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 333 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 339 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 351 (nil))
init_insns for 154: (insn_list:REG_DEP_TRUE 387 (nil))
init_insns for 155: (insn_list:REG_DEP_TRUE 398 (nil))
init_insns for 156: (insn_list:REG_DEP_TRUE 404 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 416 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 445 (nil))
init_insns for 160: (insn_list:REG_DEP_TRUE 457 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 463 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 475 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 481 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 511 (nil))
init_insns for 165: (insn_list:REG_DEP_TRUE 522 (nil))
init_insns for 166: (insn_list:REG_DEP_TRUE 528 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 540 (nil))
init_insns for 168: (insn_list:REG_DEP_TRUE 546 (nil))
init_insns for 170: (insn_list:REG_DEP_TRUE 602 (nil))
init_insns for 171: (insn_list:REG_DEP_TRUE 613 (nil))
init_insns for 172: (insn_list:REG_DEP_TRUE 619 (nil))
init_insns for 173: (insn_list:REG_DEP_TRUE 631 (nil))
init_insns for 177: (insn_list:REG_DEP_TRUE 670 (nil))
init_insns for 178: (insn_list:REG_DEP_TRUE 682 (nil))
init_insns for 179: (insn_list:REG_DEP_TRUE 688 (nil))
init_insns for 180: (insn_list:REG_DEP_TRUE 700 (nil))
init_insns for 184: (insn_list:REG_DEP_TRUE 751 (nil))
init_insns for 185: (insn_list:REG_DEP_TRUE 762 (nil))
init_insns for 186: (insn_list:REG_DEP_TRUE 768 (nil))
init_insns for 187: (insn_list:REG_DEP_TRUE 780 (nil))
init_insns for 188: (insn_list:REG_DEP_TRUE 786 (nil))
init_insns for 190: (insn_list:REG_DEP_TRUE 826 (nil))
init_insns for 191: (insn_list:REG_DEP_TRUE 837 (nil))
init_insns for 192: (insn_list:REG_DEP_TRUE 843 (nil))
init_insns for 193: (insn_list:REG_DEP_TRUE 855 (nil))
init_insns for 194: (insn_list:REG_DEP_TRUE 861 (nil))
init_insns for 195: (insn_list:REG_DEP_TRUE 891 (nil))
init_insns for 196: (insn_list:REG_DEP_TRUE 902 (nil))
init_insns for 197: (insn_list:REG_DEP_TRUE 908 (nil))
init_insns for 198: (insn_list:REG_DEP_TRUE 920 (nil))
init_insns for 199: (insn_list:REG_DEP_TRUE 926 (nil))
init_insns for 200: (insn_list:REG_DEP_TRUE 955 (nil))
init_insns for 201: (insn_list:REG_DEP_TRUE 966 (nil))
init_insns for 202: (insn_list:REG_DEP_TRUE 972 (nil))
init_insns for 203: (insn_list:REG_DEP_TRUE 984 (nil))
init_insns for 204: (insn_list:REG_DEP_TRUE 990 (nil))
init_insns for 207: (insn_list:REG_DEP_TRUE 1026 (nil))
init_insns for 213: (insn_list:REG_DEP_TRUE 31 (nil))
init_insns for 214: (insn_list:REG_DEP_TRUE 36 (nil))
init_insns for 215: (insn_list:REG_DEP_TRUE 42 (nil))
init_insns for 216: (insn_list:REG_DEP_TRUE 270 (nil))
init_insns for 217: (insn_list:REG_DEP_TRUE 275 (nil))
init_insns for 219: (insn_list:REG_DEP_TRUE 637 (nil))
init_insns for 220: (insn_list:REG_DEP_TRUE 422 (nil))
init_insns for 221: (insn_list:REG_DEP_TRUE 357 (nil))
init_insns for 222: (insn_list:REG_DEP_TRUE 706 (nil))
      Slot 1 (freq,size): a6r211(33,8)
      Slot 2 (freq,size): a30r218(32,8)
      Assigning 218(freq=32) a new slot 1
      Assigning 211(freq=33) a new slot 0
changing reg in insn 140
changing reg in insn 149
changing reg in insn 159
changing reg in insn 156
changing reg in insn 155
changing reg in insn 151
changing reg in insn 142
changing reg in insn 58
changing reg in insn 1287
changing reg in insn 65
changing reg in insn 64
changing reg in insn 70
changing reg in insn 1288
changing reg in insn 68
changing reg in insn 1289
changing reg in insn 70
changing reg in insn 981
changing reg in insn 974
changing reg in insn 987
changing reg in insn 983
changing reg in insn 982
changing reg in insn 984
changing reg in insn 973
changing reg in insn 974
changing reg in insn 956
changing reg in insn 992
changing reg in insn 984
changing reg in insn 981
changing reg in insn 973
changing reg in insn 973
changing reg in insn 973
changing reg in insn 970
changing reg in insn 963
changing reg in insn 960
changing reg in insn 957
changing reg in insn 983
changing reg in insn 960
changing reg in insn 917
changing reg in insn 910
changing reg in insn 923
changing reg in insn 919
changing reg in insn 918
changing reg in insn 920
changing reg in insn 909
changing reg in insn 910
changing reg in insn 892
changing reg in insn 928
changing reg in insn 920
changing reg in insn 917
changing reg in insn 909
changing reg in insn 909
changing reg in insn 909
changing reg in insn 906
changing reg in insn 899
changing reg in insn 896
changing reg in insn 893
changing reg in insn 919
changing reg in insn 896
changing reg in insn 852
changing reg in insn 845
changing reg in insn 858
changing reg in insn 854
changing reg in insn 853
changing reg in insn 855
changing reg in insn 844
changing reg in insn 845
changing reg in insn 827
changing reg in insn 863
changing reg in insn 855
changing reg in insn 852
changing reg in insn 844
changing reg in insn 844
changing reg in insn 844
changing reg in insn 841
changing reg in insn 834
changing reg in insn 831
changing reg in insn 828
changing reg in insn 854
changing reg in insn 831
changing reg in insn 777
changing reg in insn 770
changing reg in insn 783
changing reg in insn 779
changing reg in insn 778
changing reg in insn 780
changing reg in insn 769
changing reg in insn 770
changing reg in insn 752
changing reg in insn 788
changing reg in insn 780
changing reg in insn 777
changing reg in insn 769
changing reg in insn 769
changing reg in insn 769
changing reg in insn 766
changing reg in insn 759
changing reg in insn 756
changing reg in insn 753
changing reg in insn 779
changing reg in insn 756
changing reg in insn 675
changing reg in insn 960
changing reg in insn 896
changing reg in insn 831
changing reg in insn 756
changing reg in insn 697
changing reg in insn 690
changing reg in insn 703
changing reg in insn 699
changing reg in insn 698
changing reg in insn 700
changing reg in insn 689
changing reg in insn 690
changing reg in insn 671
changing reg in insn 676
changing reg in insn 708
changing reg in insn 700
changing reg in insn 697
changing reg in insn 689
changing reg in insn 689
changing reg in insn 689
changing reg in insn 686
changing reg in insn 679
changing reg in insn 672
changing reg in insn 699
changing reg in insn 628
changing reg in insn 621
changing reg in insn 634
changing reg in insn 630
changing reg in insn 629
changing reg in insn 631
changing reg in insn 620
changing reg in insn 621
changing reg in insn 603
changing reg in insn 639
changing reg in insn 631
changing reg in insn 628
changing reg in insn 620
changing reg in insn 620
changing reg in insn 620
changing reg in insn 617
changing reg in insn 610
changing reg in insn 607
changing reg in insn 604
changing reg in insn 630
changing reg in insn 607
changing reg in insn 537
changing reg in insn 530
changing reg in insn 543
changing reg in insn 539
changing reg in insn 538
changing reg in insn 540
changing reg in insn 529
changing reg in insn 530
changing reg in insn 512
changing reg in insn 548
changing reg in insn 540
changing reg in insn 537
changing reg in insn 529
changing reg in insn 529
changing reg in insn 529
changing reg in insn 526
changing reg in insn 519
changing reg in insn 516
changing reg in insn 513
changing reg in insn 539
changing reg in insn 516
changing reg in insn 1283
changing reg in insn 516
changing reg in insn 472
changing reg in insn 465
changing reg in insn 478
changing reg in insn 474
changing reg in insn 473
changing reg in insn 475
changing reg in insn 464
changing reg in insn 465
changing reg in insn 446
changing reg in insn 451
changing reg in insn 483
changing reg in insn 475
changing reg in insn 472
changing reg in insn 464
changing reg in insn 464
changing reg in insn 464
changing reg in insn 461
changing reg in insn 454
changing reg in insn 447
changing reg in insn 474
changing reg in insn 413
changing reg in insn 406
changing reg in insn 419
changing reg in insn 415
changing reg in insn 414
changing reg in insn 416
changing reg in insn 405
changing reg in insn 406
changing reg in insn 388
changing reg in insn 424
changing reg in insn 416
changing reg in insn 413
changing reg in insn 405
changing reg in insn 405
changing reg in insn 405
changing reg in insn 402
changing reg in insn 395
changing reg in insn 392
changing reg in insn 389
changing reg in insn 415
changing reg in insn 392
changing reg in insn 326
changing reg in insn 607
changing reg in insn 392
changing reg in insn 348
changing reg in insn 341
changing reg in insn 354
changing reg in insn 350
changing reg in insn 349
changing reg in insn 351
changing reg in insn 340
changing reg in insn 341
changing reg in insn 322
changing reg in insn 327
changing reg in insn 359
changing reg in insn 351
changing reg in insn 348
changing reg in insn 340
changing reg in insn 340
changing reg in insn 340
changing reg in insn 337
changing reg in insn 330
changing reg in insn 323
changing reg in insn 350
changing reg in insn 196
changing reg in insn 230
changing reg in insn 228
changing reg in insn 214
changing reg in insn 213
changing reg in insn 197
changing reg in insn 202
changing reg in insn 230
changing reg in insn 229
changing reg in insn 214
changing reg in insn 213
changing reg in insn 203
changing reg in insn 238
changing reg in insn 223
changing reg in insn 242
changing reg in insn 241
changing reg in insn 225
changing reg in insn 224
changing reg in insn 195
changing reg in insn 219
changing reg in insn 210
changing reg in insn 196
changing reg in insn 201
changing reg in insn 219
changing reg in insn 211
changing reg in insn 202
changing reg in insn 230
changing reg in insn 235
changing reg in insn 232
changing reg in insn 231
changing reg in insn 90
changing reg in insn 106
changing reg in insn 105
changing reg in insn 122
changing reg in insn 120
changing reg in insn 91
changing reg in insn 130
changing reg in insn 115
changing reg in insn 134
changing reg in insn 133
changing reg in insn 117
changing reg in insn 116
changing reg in insn 89
changing reg in insn 111
changing reg in insn 102
changing reg in insn 90
changing reg in insn 122
changing reg in insn 127
changing reg in insn 124
changing reg in insn 123
changing reg in insn 1170
changing reg in insn 565
changing reg in insn 1294
changing reg in insn 56
changing reg in insn 1290
changing reg in insn 177
changing reg in insn 301
changing reg in insn 295
changing reg in insn 293
changing reg in insn 201
changing reg in insn 168
changing reg in insn 167
changing reg in insn 166
changing reg in insn 201
changing reg in insn 304
changing reg in insn 167
changing reg in insn 654
changing reg in insn 650
changing reg in insn 648
changing reg in insn 307
changing reg in insn 24
changing reg in insn 1284
changing reg in insn 26
changing reg in insn 25
changing reg in insn 1305
changing reg in insn 1304
changing reg in insn 1303
changing reg in insn 1302
changing reg in insn 1301
changing reg in insn 1300
changing reg in insn 1299
changing reg in insn 1298
changing reg in insn 2
changing reg in insn 1285
changing reg in insn 1028
changing reg in insn 1026
changing reg in insn 1025
changing reg in insn 1024
changing reg in insn 1023
changing reg in insn 26
changing reg in insn 25
changing reg in insn 24
changing reg in insn 23
changing reg in insn 22
changing reg in insn 20
changing reg in insn 9
changing reg in insn 8
changing reg in insn 1070
changing reg in insn 1026
changing reg in insn 3
changing reg in insn 1286
changing reg in insn 106
changing reg in insn 111
changing reg in insn 110
changing reg in insn 110
changing reg in insn 111
changing reg in insn 111
changing reg in insn 111
changing reg in insn 112
changing reg in insn 114
changing reg in insn 113
changing reg in insn 114
changing reg in insn 214
changing reg in insn 219
changing reg in insn 218
changing reg in insn 218
changing reg in insn 219
changing reg in insn 219
changing reg in insn 219
changing reg in insn 220
changing reg in insn 222
changing reg in insn 221
changing reg in insn 222
changing reg in insn 1162
changing reg in insn 1190
changing reg in insn 1186
changing reg in insn 1182
changing reg in insn 1178
changing reg in insn 1174
changing reg in insn 565
changing reg in insn 1166
changing reg in insn 1143
changing reg in insn 1158
changing reg in insn 321
changing reg in insn 322
changing reg in insn 333
changing reg in insn 334
changing reg in insn 339
changing reg in insn 340
changing reg in insn 350
changing reg in insn 351
changing reg in insn 387
changing reg in insn 388
changing reg in insn 398
changing reg in insn 399
changing reg in insn 404
changing reg in insn 405
changing reg in insn 415
changing reg in insn 416
changing reg in insn 445
changing reg in insn 446
changing reg in insn 457
changing reg in insn 458
changing reg in insn 463
changing reg in insn 464
changing reg in insn 474
changing reg in insn 475
changing reg in insn 481
changing reg in insn 482
changing reg in insn 511
changing reg in insn 512
changing reg in insn 522
changing reg in insn 523
changing reg in insn 528
changing reg in insn 529
changing reg in insn 539
changing reg in insn 540
changing reg in insn 546
changing reg in insn 547
changing reg in insn 602
changing reg in insn 603
changing reg in insn 613
changing reg in insn 614
changing reg in insn 619
changing reg in insn 620
changing reg in insn 630
changing reg in insn 631
changing reg in insn 654
changing reg in insn 656
changing reg in insn 670
changing reg in insn 671
changing reg in insn 682
changing reg in insn 683
changing reg in insn 688
changing reg in insn 689
changing reg in insn 699
changing reg in insn 700
changing reg in insn 751
changing reg in insn 752
changing reg in insn 762
changing reg in insn 763
changing reg in insn 768
changing reg in insn 769
changing reg in insn 779
changing reg in insn 780
changing reg in insn 786
changing reg in insn 787
changing reg in insn 826
changing reg in insn 827
changing reg in insn 837
changing reg in insn 838
changing reg in insn 843
changing reg in insn 844
changing reg in insn 854
changing reg in insn 855
changing reg in insn 861
changing reg in insn 862
changing reg in insn 891
changing reg in insn 892
changing reg in insn 902
changing reg in insn 903
changing reg in insn 908
changing reg in insn 909
changing reg in insn 919
changing reg in insn 920
changing reg in insn 926
changing reg in insn 927
changing reg in insn 955
changing reg in insn 956
changing reg in insn 966
changing reg in insn 967
changing reg in insn 972
changing reg in insn 973
changing reg in insn 983
changing reg in insn 984
changing reg in insn 990
changing reg in insn 991
changing reg in insn 1026
changing reg in insn 1027
changing reg in insn 31
changing reg in insn 795
changing reg in insn 44
changing reg in insn 38
changing reg in insn 33
changing reg in insn 42
changing reg in insn 715
changing reg in insn 655
changing reg in insn 45
changing reg in insn 1295
changing reg in insn 1284
changing reg in insn 1291
changing reg in insn 63
changing reg in insn 56
changing reg in insn 177
changing reg in insn 1296
changing reg in insn 1285
changing reg in insn 1305
changing reg in insn 1304
changing reg in insn 1303
changing reg in insn 1302
changing reg in insn 1301
changing reg in insn 1300
changing reg in insn 1299
changing reg in insn 1298
changing reg in insn 1292
changing reg in insn 58
changing reg in insn 52
changing reg in insn 50
changing reg in insn 48
changing reg in insn 170
changing reg in insn 169
changing reg in insn 183
changing reg in insn 182
changing reg in insn 302
changing reg in insn 292
changing reg in insn 1297
changing reg in insn 1286
changing reg in insn 1293
changing reg in insn 32
changing reg in insn 1282
changing reg in insn 1009
changing reg in insn 1006
changing reg in insn 1003
changing reg in insn 1002
changing reg in insn 1287
changing reg in insn 159
changing reg in insn 89
changing reg in insn 77
changing reg in insn 74
changing reg in insn 73
changing reg in insn 72
changing reg in insn 143
changing reg in insn 140
changing reg in insn 139
changing reg in insn 138
changing reg in insn 149
changing reg in insn 148
changing reg in insn 89
changing reg in insn 1288
changing reg in insn 106
changing reg in insn 105
changing reg in insn 95
changing reg in insn 122
changing reg in insn 121
changing reg in insn 1289
changing reg in insn 111
changing reg in insn 103
changing reg in insn 1290
changing reg in insn 143
changing reg in insn 1294
changing reg in insn 154
changing reg in insn 1291
changing reg in insn 1295
changing reg in insn 1292
changing reg in insn 1296
changing reg in insn 1293
changing reg in insn 1297
0 uses a new slot
0 uses a slot from prev iteration
0 uses a slot from prev iteration
Spilling for insn 20.
Spilling for insn 22.
Spilling for insn 23.
Spilling for insn 25.
Spilling for insn 26.
Spilling for insn 277.
Using reg 0 for reload 0
Spilling for insn 58.
Spilling for insn 68.
Spilling for insn 70.
Spilling for insn 89.
Spilling for insn 90.
Spilling for insn 106.
Spilling for insn 111.
Spilling for insn 140.
Spilling for insn 149.
Spilling for insn 195.
Spilling for insn 196.
Spilling for insn 201.
Spilling for insn 202.
Spilling for insn 214.
Spilling for insn 260.
Spilling for insn 1217.
Using reg 0 for reload 0
Spilling for insn 279.
Spilling for insn 321.
Spilling for insn 348.
Spilling for insn 351.
Spilling for insn 1309.
Spilling for insn 1310.
Spilling for insn 387.
Spilling for insn 413.
Spilling for insn 416.
Spilling for insn 1311.
Spilling for insn 1312.
Spilling for insn 445.
Spilling for insn 472.
Spilling for insn 475.
Spilling for insn 511.
Spilling for insn 537.
Spilling for insn 540.
Spilling for insn 1206.
Using reg 0 for reload 0
Spilling for insn 572.
Spilling for insn 602.
Spilling for insn 628.
Spilling for insn 631.
Spilling for insn 1313.
Spilling for insn 1314.
Spilling for insn 670.
Spilling for insn 697.
Spilling for insn 700.
Spilling for insn 751.
Spilling for insn 777.
Spilling for insn 780.
Spilling for insn 826.
Spilling for insn 852.
Spilling for insn 855.
Spilling for insn 891.
Spilling for insn 917.
Spilling for insn 920.
Spilling for insn 955.
Spilling for insn 981.
Spilling for insn 984.
Spilling for insn 1282.
Spilling for insn 1026.
deleting insn with uid = 36.
deleting insn with uid = 270.
deleting insn with uid = 275.
deleting insn with uid = 637.
deleting insn with uid = 422.
deleting insn with uid = 357.
deleting insn with uid = 706.

Reloads for insn # 20
Reload 0: reload_out (DI) = (mem/s:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 40 [0x28])) [14 <variable>._M_t._M_impl._M_node_count+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 40 [0x28])) [14 <variable>._M_t._M_impl._M_node_count+0 S8 A64])

Reloads for insn # 22
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 8 [0x8])) [20 <variable>._M_t._M_impl._M_header._M_color+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 8 [0x8])) [20 <variable>._M_t._M_impl._M_header._M_color+0 S4 A64])

Reloads for insn # 23
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 16 [0x10])) [21 <variable>._M_t._M_impl._M_header._M_parent+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 16 [0x10])) [21 <variable>._M_t._M_impl._M_header._M_parent+0 S8 A64])

Reloads for insn # 25
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 24 [0x18])) [21 <variable>._M_t._M_impl._M_header._M_left+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 24 [0x18])) [21 <variable>._M_t._M_impl._M_header._M_left+0 S8 A64])

Reloads for insn # 26
Reload 0: reload_out (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 32 [0x20])) [21 <variable>._M_t._M_impl._M_header._M_right+0 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 32 [0x20])) [21 <variable>._M_t._M_impl._M_header._M_right+0 S8 A64])

Reloads for insn # 277
Reload 0: reload_in (DI) = (plus:DI (reg/f:DI 7 sp)
                                                    (const_int 64 [0x40]))
	reload_out (DI) = (reg/f:DI 218)
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (plus:DI (reg/f:DI 7 sp)
                                                    (const_int 64 [0x40]))
	reload_out_reg: (reg/f:DI 218)
	reload_reg_rtx: (reg:DI 0 ax)

Reloads for insn # 58
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 16 [0x10])) [21 <variable>._M_t._M_impl._M_header._M_parent+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 16 [0x10])) [21 <variable>._M_t._M_impl._M_header._M_parent+0 S8 A64])

Reloads for insn # 68
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 70
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:62 pretmp.1656 ] [62])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:62 pretmp.1656 ] [62])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 89
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 90
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:104 D.41805 ] [104])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:104 D.41805 ] [104])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 106
Reload 0: reload_in (DI) = (reg/v:DI 1 dx [orig:102 __size ] [102])
	reload_out (DI) = (reg:DI 2 cx [128])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/v:DI 1 dx [orig:102 __size ] [102])
	reload_out_reg: (reg:DI 2 cx [128])
	reload_reg_rtx: (reg:DI 2 cx [128])

Reloads for insn # 111
Reload 0: reload_in (DI) = (reg/f:DI 38 r9 [orig:62 pretmp.1656 ] [62])
	reload_out (DI) = (reg/f:DI 5 di [orig:130 pretmp.1656 ] [130])
	DIREG, RELOAD_OTHER (opnum = 1)
	reload_in_reg: (reg/f:DI 38 r9 [orig:62 pretmp.1656 ] [62])
	reload_out_reg: (reg/f:DI 5 di [orig:130 pretmp.1656 ] [130])
	reload_reg_rtx: (reg/f:DI 5 di [orig:130 pretmp.1656 ] [130])

Reloads for insn # 140
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
                                                        (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])

Reloads for insn # 149
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
                                                        (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])

Reloads for insn # 195
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 196
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:99 D.41832 ] [99])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:99 D.41832 ] [99])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 201
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:110 __y ] [110])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:110 __y ] [110])
                                                        (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 202
Reload 0: reload_in (DI) = (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:100 D.41828 ] [100])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:100 D.41828 ] [100])
                                                        (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])

Reloads for insn # 214
Reload 0: reload_in (DI) = (reg/v:DI 37 r8 [orig:96 __size ] [96])
	reload_out (DI) = (reg:DI 2 cx [134])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg/v:DI 37 r8 [orig:96 __size ] [96])
	reload_out_reg: (reg:DI 2 cx [134])
	reload_reg_rtx: (reg:DI 2 cx [134])

Reloads for insn # 260
Reload 0: reload_out (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 80 [0x50])) [32 D.37892._M_dataplus._M_p+0 S8 A128])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 80 [0x50])) [32 D.37892._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 1217
Reload 0: reload_out (DI) = (reg/f:DI 211)
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg/f:DI 211)
	reload_reg_rtx: (reg:DI 0 ax)

Reloads for insn # 279
Reload 0: reload_in (DI) = (reg/f:DI 218)
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (reg/f:DI 218)

Reloads for insn # 321
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 72 [0x48])) [32 D.37893.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 72 [0x48])) [32 D.37893.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 348
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 351
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1309
Reload 0: reload_out (DI) = (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])

Reloads for insn # 1310
Reload 0: reload_in (DI) = (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])

Reloads for insn # 387
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 64 [0x40])) [32 D.37893.first._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 64 [0x40])) [32 D.37893.first._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 413
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 416
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1311
Reload 0: reload_out (DI) = (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])

Reloads for insn # 1312
Reload 0: reload_in (DI) = (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])

Reloads for insn # 445
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 72 [0x48])) [32 D.37893.second._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 72 [0x48])) [32 D.37893.second._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 472
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 475
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 511
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 64 [0x40])) [32 D.37893.first._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 64 [0x40])) [32 D.37893.first._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 537
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 540
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1206
Reload 0: reload_out (DI) = (reg/f:DI 211)
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg/f:DI 211)
	reload_reg_rtx: (reg:DI 0 ax)

Reloads for insn # 572
Reload 0: reload_in (DI) = (reg/f:DI 211)
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (reg/f:DI 211)

Reloads for insn # 602
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 80 [0x50])) [32 D.37892._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 80 [0x50])) [32 D.37892._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 628
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 631
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1313
Reload 0: reload_out (DI) = (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])

Reloads for insn # 1314
Reload 0: reload_in (DI) = (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 8 [0x8])) [88 S8 A64])

Reloads for insn # 670
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 96 [0x60])) [32 seq._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 96 [0x60])) [32 seq._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 697
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 700
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 751
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 777
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 780
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 826
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 48 [0x30])) [32 f._sequence._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 48 [0x30])) [32 f._sequence._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 852
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 855
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 891
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 40 [0x28])) [32 f._header._M_dataplus._M_p+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 40 [0x28])) [32 f._header._M_dataplus._M_p+0 S8 A64])

Reloads for insn # 917
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 920
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 955
Reload 0: reload_in (DI) = (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 32 [0x20])) [32 f._accession._M_dataplus._M_p+0 S8 A128])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 32 [0x20])) [32 f._accession._M_dataplus._M_p+0 S8 A128])

Reloads for insn # 981
Reload 0: reload_in (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 984
Reload 0: reload_out (SI) = (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                                                        (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])

Reloads for insn # 1282
Reload 0: reload_in (QI) = (mem/s:QI (plus:DI (reg/f:DI 41 r12 [orig:122 this ] [122])
                                                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])
	Q_REGS, RELOAD_FOR_INPUT (opnum = 0), optional
	reload_in_reg: (mem/s:QI (plus:DI (reg/f:DI 41 r12 [orig:122 this ] [122])
                                                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])

Reloads for insn # 1026
Reload 0: reload_in (DI) = (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 16 [0x10])) [21 <variable>._M_t._M_impl._M_header._M_parent+0 S8 A64])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1), optional
	reload_in_reg: (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                                                        (const_int 16 [0x10])) [21 <variable>._M_t._M_impl._M_header._M_parent+0 S8 A64])
deleting insn with uid = 1284.
deleting insn with uid = 1285.
deleting insn with uid = 1286.
deleting insn with uid = 1287.
deleting insn with uid = 1288.
deleting insn with uid = 1289.
deleting insn with uid = 1290.
deleting insn with uid = 1291.
deleting insn with uid = 1292.
deleting insn with uid = 1293.
deleting insn with uid = 1294.
deleting insn with uid = 1295.
deleting insn with uid = 1296.
deleting insn with uid = 1297.
deleting insn with uid = 1298.
deleting insn with uid = 304.
deleting insn with uid = 341.
deleting insn with uid = 359.
deleting insn with uid = 406.
deleting insn with uid = 424.
deleting insn with uid = 1299.
deleting insn with uid = 465.
deleting insn with uid = 482.
deleting insn with uid = 483.
deleting insn with uid = 530.
deleting insn with uid = 547.
deleting insn with uid = 548.
deleting insn with uid = 565.
deleting insn with uid = 1300.
deleting insn with uid = 621.
deleting insn with uid = 639.
deleting insn with uid = 656.
deleting insn with uid = 690.
deleting insn with uid = 708.
deleting insn with uid = 1301.
deleting insn with uid = 1302.
deleting insn with uid = 770.
deleting insn with uid = 787.
deleting insn with uid = 788.
deleting insn with uid = 1303.
deleting insn with uid = 845.
deleting insn with uid = 862.
deleting insn with uid = 863.
deleting insn with uid = 910.
deleting insn with uid = 927.
deleting insn with uid = 928.
deleting insn with uid = 974.
deleting insn with uid = 991.
deleting insn with uid = 992.
deleting insn with uid = 1304.
deleting insn with uid = 1305.
deleting insn with uid = 1027.


try_optimize_cfg iteration 1

Edge 15->17 redirected to 18
deleting insn with uid = 1307.
deleting insn with uid = 1306.
deleting block 17
Forwarding edge 25->26 to 28 failed.
Edge 47->53 redirected to 55
Edge 51->53 redirected to 55
merging block 53 into block 52
deleting insn with uid = 557.
deleting insn with uid = 1096.
changing bb of uid 558
  from 53 to 52
changing bb of uid 559
  from 53 to 52
changing bb of uid 560
  from 53 to 52
changing bb of uid 561
  from 53 to 52
changing bb of uid 562
  from 53 to 52
changing bb of uid 563
  from 53 to 52
changing bb of uid 564
  from 53 to 52
changing bb of uid 1248
  from 53 to 52
Merged 52 and 53 without moving.
Forwarding edge 99->100 to 106 failed.
Forwarding edge 102->103 to 105 failed.


try_optimize_cfg iteration 2

Forwarding edge 25->26 to 28 failed.
Forwarding edge 99->100 to 106 failed.
Forwarding edge 102->103 to 105 failed.


try_optimize_cfg iteration 1

Forwarding edge 25->26 to 28 failed.
Forwarding edge 99->100 to 106 failed.
Forwarding edge 102->103 to 105 failed.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 34.
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 46.
verify found no changes in insn with uid = 273.
verify found no changes in insn with uid = 280.
verify found no changes in insn with uid = 287.
verify found no changes in insn with uid = 303.
verify found no changes in insn with uid = 360.
verify found no changes in insn with uid = 425.
verify found no changes in insn with uid = 484.
verify found no changes in insn with uid = 549.
verify found no changes in insn with uid = 573.
verify found no changes in insn with uid = 640.
verify found no changes in insn with uid = 657.
verify found no changes in insn with uid = 709.
verify found no changes in insn with uid = 716.
verify found no changes in insn with uid = 723.
verify found no changes in insn with uid = 789.
verify found no changes in insn with uid = 796.
verify found no changes in insn with uid = 864.
verify found no changes in insn with uid = 929.
verify found no changes in insn with uid = 993.
verify found no changes in insn with uid = 1029.
verify found no changes in insn with uid = 1144.
verify found no changes in insn with uid = 1159.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 105 n_edges 152 count 263 (  2.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 105 n_edges 152 count 333 (  3.2)


std::map<std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::less<std::basic_string<char, std::char_traits<char>, std::allocator<char> > >, std::allocator<std::pair<const std::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::basic_string<char, std::char_traits<char>, std::allocator<char> > > > > Fasta_reader::retrieve_all_seqs_hash()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8] 38[r9] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={74d,70u,8d} r1={59d,42u,3d} r2={43d,23u} r3={12d,17u,1d} r4={50d,27u} r5={65d,130u,17d} r6={1d,4u} r7={1d,298u,30d} r8={25d} r9={25d} r10={25d} r11={25d} r12={25d} r13={25d} r14={25d} r15={25d} r16={8u} r17={118d,50u} r18={25d} r19={25d} r20={18d} r21={26d} r22={26d} r23={26d} r24={26d} r25={26d} r26={26d} r27={26d} r28={26d} r29={25d} r30={25d} r31={25d} r32={25d} r33={25d} r34={25d} r35={25d} r36={25d} r37={29d,14u} r38={27d,3u} r39={26d} r40={25d} r41={1d,6u} r42={1d,24u,1d} r43={1d,5u} r44={1d,3u} r45={25d} r46={25d} r47={25d} r48={25d} r49={25d} r50={25d} r51={25d} r52={25d} 
;;    total ref usage 2194{1392d,724u,78e} in 771{746 regular + 25 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 7 [sp] 16 [argp]
;; lr  use 	 4 [si] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 4 [si] 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 6 [bp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 Fasta_reader.cpp:74 (set (reg/f:DI 42 r13 [orig:121 <result> ] [121])
        (reg:DI 5 di [ D.42570 ])) 89 {*movdi_1_rex64} (nil))

(insn 3 2 4 2 Fasta_reader.cpp:74 (set (reg/f:DI 41 r12 [orig:122 this ] [122])
        (reg:DI 4 si [ this ])) 89 {*movdi_1_rex64} (nil))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 8 4 9 2 Fasta_reader.cpp:76 (var_location:DI this (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 9 8 10 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:151 (var_location:DI D.4294967287 (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 10 9 11 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:151 (var_location:DI this (debug_expr:DI D#9)) -1 (nil))

(debug_insn 11 10 12 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:591 (var_location:DI D.4294967288 (debug_expr:DI D#9)) -1 (nil))

(debug_insn 12 11 13 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:591 (var_location:DI this (debug_expr:DI D#8)) -1 (nil))

(debug_insn 13 12 14 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:434 (var_location:DI D.4294967289 (debug_expr:DI D#8)) -1 (nil))

(debug_insn 14 13 15 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:434 (var_location:DI this (debug_expr:DI D#7)) -1 (nil))

(debug_insn 15 14 20 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:101 (var_location:DI this (debug_expr:DI D#7)) -1 (nil))

(insn 20 15 21 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:434 (set (mem/s:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                (const_int 40 [0x28])) [14 <variable>._M_t._M_impl._M_node_count+0 S8 A64])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(debug_insn 21 20 22 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:434 (var_location:DI this (debug_expr:DI D#8)) -1 (nil))

(insn 22 21 23 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:446 (set (mem/s:SI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                (const_int 8 [0x8])) [20 <variable>._M_t._M_impl._M_header._M_color+0 S4 A64])
        (const_int 0 [0x0])) 47 {*movsi_1} (nil))

(insn 23 22 24 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:447 (set (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                (const_int 16 [0x10])) [21 <variable>._M_t._M_impl._M_header._M_parent+0 S8 A64])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 24 23 25 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:448 (parallel [
            (set (reg/f:DI 43 r14 [orig:117 D.37835 ] [117])
                (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 25 24 26 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:448 (set (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                (const_int 24 [0x18])) [21 <variable>._M_t._M_impl._M_header._M_left+0 S8 A64])
        (reg/f:DI 43 r14 [orig:117 D.37835 ] [117])) 89 {*movdi_1_rex64} (nil))

(insn 26 25 31 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:449 (set (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                (const_int 32 [0x20])) [21 <variable>._M_t._M_impl._M_header._M_right+0 S8 A64])
        (reg/f:DI 43 r14 [orig:117 D.37835 ] [117])) 89 {*movdi_1_rex64} (nil))

(insn 31 26 36 2 Fasta_reader.cpp:79 (parallel [
            (set (reg/f:DI 6 bp [213])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))
        (nil)))

(note 36 31 42 2 NOTE_INSN_DELETED)

(insn 42 36 270 2 Fasta_reader.cpp:81 (parallel [
            (set (reg/f:DI 44 r15 [215])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 96 [0x60])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 96 [0x60]))
        (nil)))

(note 270 42 275 2 NOTE_INSN_DELETED)

(note 275 270 1315 2 NOTE_INSN_DELETED)

(insn 1315 275 277 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (set (reg:DI 0 ax)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 64 [0x40]))) 274 {*lea_2_rex64} (nil))

(insn 277 1315 1316 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (parallel [
            (set (reg:DI 0 ax)
                (plus:DI (reg:DI 0 ax)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 1316 277 637 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-120 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note 637 1316 422 2 NOTE_INSN_DELETED)

(note 422 637 357 2 NOTE_INSN_DELETED)

(note 357 422 706 2 NOTE_INSN_DELETED)

(note 706 357 1226 2 NOTE_INSN_DELETED)

(jump_insn 1226 706 1227 2 (set (pc)
        (label_ref 1225)) 638 {jump} (nil))
;; End of basic block 2 -> ( 99)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  99 [100.0%] 

(barrier 1227 1226 1011)

;; Start of basic block ( 99) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

;; Pred edge  99 [98.0%] 
(code_label 1011 1227 30 3 729 "" [1 uses])

(note 30 1011 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 32 30 33 3 Fasta_reader.cpp:79 (set (reg:DI 4 si)
        (reg/f:DI 41 r12 [orig:122 this ] [122])) 89 {*movdi_1_rex64} (nil))

(insn 33 32 34 3 Fasta_reader.cpp:79 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [213])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -112 [0xffffffffffffff90]))
        (nil)))

(call_insn 34 33 35 3 Fasta_reader.cpp:79 (call (mem:QI (symbol_ref:DI ("_ZN12Fasta_reader7getNextEv") [flags 0x3]  <function_decl 0x7f4875c36400 getNext>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 1 [0x1])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 3 -> ( 4 101)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  4 [100.0%]  (fallthru)
;; Succ edge  101 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
(note 35 34 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 38 35 39 4 Fasta_reader.cpp:80 (set (reg:DI 4 si)
        (reg/f:DI 6 bp [213])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -112 [0xffffffffffffff90]))
        (nil)))

(insn 39 38 40 4 Fasta_reader.cpp:80 (set (reg:DI 5 di)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))
        (nil)))

(call_insn 40 39 41 4 Fasta_reader.cpp:80 (call (mem:QI (symbol_ref:DI ("_ZN11Fasta_entry13get_accessionEv") [flags 0x41]  <function_decl 0x7f4875ed9300 get_accession>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 4 -> ( 5 79)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  5 [100.0%]  (fallthru)
;; Succ edge  79 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
(note 41 40 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 44 41 45 5 Fasta_reader.cpp:81 (set (reg:DI 4 si)
        (reg/f:DI 6 bp [213])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -112 [0xffffffffffffff90]))
        (nil)))

(insn 45 44 46 5 Fasta_reader.cpp:81 (set (reg:DI 5 di)
        (reg/f:DI 44 r15 [215])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))

(call_insn 46 45 47 5 Fasta_reader.cpp:81 (call (mem:QI (symbol_ref:DI ("_ZN11Fasta_entry12get_sequenceEv") [flags 0x41]  <function_decl 0x7f4875ed9500 get_sequence>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 3 [0x3])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 5 -> ( 6 71)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  71 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 42 [r13] 43 [r14]
;; lr  def 	 0 [ax] 3 [bx] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 3 [bx] 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 48 47 49 6 Fasta_reader.cpp:83 (var_location:DI this (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 49 48 50 6 Fasta_reader.cpp:83 (var_location:DI __k (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 50 49 51 6 (var_location:DI this (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 51 50 52 6 (var_location:DI __x (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 52 51 53 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:701 (var_location:DI D.4294967276 (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 53 52 54 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:701 (var_location:DI this (debug_expr:DI D#20)) -1 (nil))

(debug_insn 54 53 55 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:701 (var_location:DI __k (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 55 54 56 6 (var_location:DI this (debug_expr:DI D#20)) -1 (nil))

(insn 56 55 57 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:493 (set (reg/v/f:DI 3 bx [orig:110 __y ] [110])
        (reg/f:DI 43 r14 [orig:117 D.37835 ] [117])) 89 {*movdi_1_rex64} (nil))

(debug_insn 57 56 58 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:745 (var_location:DI this (debug_expr:DI D#20)) -1 (nil))

(insn 58 57 59 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:482 (set (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
        (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                (const_int 16 [0x10])) [21 <variable>._M_t._M_impl._M_header._M_parent+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 59 58 62 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:745 (var_location:DI this (debug_expr:DI D#20)) -1 (nil))

(debug_insn 62 59 63 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:745 (var_location:DI __k (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 63 62 64 6 (var_location:DI __y (reg/f:DI 43 r14 [orig:117 D.37835 ] [117])) -1 (nil))

(debug_insn 64 63 65 6 (var_location:DI __x (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])) -1 (nil))

(insn 65 64 66 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:985 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 66 65 67 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:985 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 163)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 6 -> ( 7 18)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  7 [95.5%]  (fallthru)
;; Succ edge  18 [4.5%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 37 [r8] 38 [r9]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 37 [r8] 38 [r9]
;; live  kill	

;; Pred edge  6 [95.5%]  (fallthru)
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 70 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:985 (set (reg/f:DI 38 r9 [orig:62 pretmp.1656 ] [62])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (nil))

(insn 70 68 160 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:985 (set (reg:DI 37 r8 [orig:61 pretmp.1659 ] [61])
        (mem/s:DI (plus:DI (reg/f:DI 38 r9 [orig:62 pretmp.1656 ] [62])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 16) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 2 [cx] 4 [si] 5 [di] 17 [flags]

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (dfs_back)
(code_label 160 70 71 8 635 "" [1 uses])

(note 71 160 72 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(debug_insn 72 71 73 8 (var_location:DI __x (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])) -1 (nil))

(debug_insn 73 72 74 8 (var_location:DI __x (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])) -1 (nil))

(debug_insn 74 73 75 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:505 (var_location:DI D.4294967290 (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 75 74 76 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:505 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 76 75 77 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:505 (var_location:DI __x (debug_expr:DI D#6)) -1 (nil))

(debug_insn 77 76 78 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:986 (var_location:DI D.4294967124 (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 78 77 79 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:986 (var_location:DI D.4294967277 (debug_expr:DI D#20)) -1 (nil))

(debug_insn 79 78 80 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:986 (var_location:DI this (debug_expr:DI D#19)) -1 (nil))

(debug_insn 80 79 81 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:986 (var_location:DI __x (debug_expr:DI D#172)) -1 (nil))

(debug_insn 81 80 82 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:986 (var_location:DI __y (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 82 81 83 8 (var_location:DI __lhs (debug_expr:DI D#172)) -1 (nil))

(debug_insn 83 82 84 8 (var_location:DI __rhs (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 84 83 85 8 (var_location:DI this (debug_expr:DI D#172)) -1 (nil))

(debug_insn 85 84 86 8 (var_location:DI __str (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 86 85 87 8 (var_location:DI this (debug_expr:DI D#172)) -1 (nil))

(debug_insn 87 86 88 8 (var_location:DI this (debug_expr:DI D#172)) -1 (nil))

(debug_insn 88 87 89 8 (var_location:DI this (debug_expr:DI D#172)) -1 (nil))

(insn 89 88 90 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 4 si [orig:104 D.41805 ] [104])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 90 89 91 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 1 dx [orig:102 __size ] [102])
        (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:104 D.41805 ] [104])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 91 90 92 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI __size (reg/v:DI 1 dx [orig:102 __size ] [102])) -1 (nil))

(debug_insn 92 91 93 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 93 92 94 8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 94 93 95 8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 95 94 96 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __osize (reg:DI 37 r8 [orig:61 pretmp.1659 ] [61])) -1 (nil))

(debug_insn 96 95 97 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 97 96 98 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __b (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 98 97 99 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI __len (debug_expr:DI D#174)) -1 (nil))

(debug_insn 99 98 100 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 100 99 101 8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 101 100 102 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI this (debug_expr:DI D#172)) -1 (nil))

(debug_insn 102 101 103 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s1 (reg/f:DI 4 si [orig:104 D.41805 ] [104])) -1 (nil))

(debug_insn 103 102 104 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s2 (reg/f:DI 38 r9 [orig:62 pretmp.1656 ] [62])) -1 (nil))

(debug_insn 104 103 105 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __n (debug_expr:DI D#174)) -1 (nil))

(insn 105 104 1317 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 37 r8 [orig:61 pretmp.1659 ] [61])
            (reg/v:DI 1 dx [orig:102 __size ] [102]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 1317 105 106 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [128])
        (reg/v:DI 1 dx [orig:102 __size ] [102])) 89 {*movdi_1_rex64} (nil))

(insn 106 1317 110 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [128])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 37 r8 [orig:61 pretmp.1659 ] [61])
            (reg:DI 2 cx [128]))) 899 {*movdicc_c_rex64} (nil))

(insn 110 106 1318 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 2 cx [128])
            (reg:DI 2 cx [128]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 1318 110 111 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/f:DI 5 di [orig:130 pretmp.1656 ] [130])
        (reg/f:DI 38 r9 [orig:62 pretmp.1656 ] [62])) 89 {*movdi_1_rex64} (nil))

(insn 111 1318 112 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:CC 17 flags)
                (if_then_else:CC (ne (reg:DI 2 cx [128])
                        (const_int 0 [0x0]))
                    (compare:CC (mem:BLK (reg/f:DI 4 si [orig:104 D.41805 ] [104]) [0 A8])
                        (mem:BLK (reg/f:DI 5 di [orig:130 pretmp.1656 ] [130]) [0 A8]))
                    (const_int 0 [0x0])))
            (use (const_int 1 [0x1]))
            (use (reg:CC 17 flags))
            (clobber (reg/f:DI 4 si [orig:129 D.41805 ] [129]))
            (clobber (reg/f:DI 5 di [orig:130 pretmp.1656 ] [130]))
            (clobber (reg:DI 2 cx [131]))
        ]) 894 {*cmpstrnqi_rex_1} (nil))

(insn 112 111 113 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 2 cx [132])
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 113 112 114 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 4 si [133])
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 114 113 115 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:QI 2 cx [orig:103 __r ] [103])
                (minus:QI (reg:QI 2 cx [132])
                    (reg:QI 4 si [133])))
            (clobber (reg:CC 17 flags))
        ]) 329 {*subqi_1} (nil))

(insn 115 114 116 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/v:SI 2 cx [orig:103 __r ] [103])
        (sign_extend:SI (reg:QI 2 cx [orig:103 __r ] [103]))) 133 {extendqisi2} (nil))

(debug_insn 116 115 117 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:SI __r (reg/v:SI 2 cx [orig:103 __r ] [103])) -1 (nil))

(insn 117 116 118 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:103 __r ] [103])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 118 117 119 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 131)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 8 -> ( 9 12)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  9 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp] 37 [r8]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  8 [61.0%]  (fallthru)
(note 119 118 120 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(debug_insn 120 119 121 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n1 (reg/v:DI 1 dx [orig:102 __size ] [102])) -1 (nil))

(debug_insn 121 120 122 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n2 (reg:DI 37 r8 [orig:61 pretmp.1659 ] [61])) -1 (nil))

(insn 122 121 123 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (parallel [
            (set (reg/v:DI 1 dx [orig:105 __d ] [105])
                (minus:DI (reg/v:DI 1 dx [orig:102 __size ] [102])
                    (reg:DI 37 r8 [orig:61 pretmp.1659 ] [61])))
            (clobber (reg:CC 17 flags))
        ]) 313 {*subdi_1_rex64} (nil))

(debug_insn 123 122 124 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (var_location:DI __d (reg/v:DI 1 dx [orig:105 __d ] [105])) -1 (nil))

(insn 124 123 125 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 1 dx [orig:105 __d ] [105])
            (const_int 2147483647 [0x7fffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 125 124 126 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 136)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 13 10)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  13 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 126 125 127 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 1 dx [orig:105 __d ] [105])
            (const_int -2147483648 [0xffffffff80000000]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 128 127 129 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 146)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 14 11)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  14 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 2 [cx]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 129 128 130 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:401 (set (reg/v:SI 2 cx [orig:103 __r ] [103])
        (reg:SI 1 dx [orig:105 __d ] [105])) 47 {*movsi_1} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  8 [39.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 131 130 132 12 631 "" [1 uses])

(note 132 131 133 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(debug_insn 133 132 134 12 (var_location:SI __r (reg/v:SI 2 cx [orig:103 __r ] [103])) -1 (nil))

(insn 134 133 135 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:986 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:SI 2 cx [orig:103 __r ] [103])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 135 134 136 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:986 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 146)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  13 [78.3%]  (fallthru)
;; Succ edge  14 [21.6%] 

;; Start of basic block ( 12 9) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 1 [dx] 3 [bx]
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 3 [bx]
;; live  kill	

;; Pred edge  12 [78.3%]  (fallthru)
;; Pred edge  9 [50.0%] 
(code_label 136 135 137 13 632 "" [1 uses])

(note 137 136 138 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(debug_insn 138 137 139 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:987 (var_location:DI __y (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])) -1 (nil))

(debug_insn 139 138 140 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:987 (var_location:DI __x (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])) -1 (nil))

(insn 140 139 142 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/v/f:DI 1 dx [orig:59 __y.1691 ] [59])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
                (const_int 16 [0x10])) [21 <variable>._M_left+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 142 140 143 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:987 (var_location:DI __x (reg/v/f:DI 1 dx [orig:59 __y.1691 ] [59])) -1 (nil))

(insn 143 142 1228 13 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:509 (set (reg/v/f:DI 3 bx [orig:110 __y ] [110])
        (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])) 89 {*movdi_1_rex64} (nil))

(jump_insn 1228 143 1229 13 (set (pc)
        (label_ref 152)) 638 {jump} (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  15 [100.0%] 

(barrier 1229 1228 146)

;; Start of basic block ( 12 10) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 1 [dx]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx]
;; live  kill	

;; Pred edge  12 [21.6%] 
;; Pred edge  10 [50.0%] 
(code_label 146 1229 147 14 633 "" [2 uses])

(note 147 146 148 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(debug_insn 148 147 149 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:989 (var_location:DI __x (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])) -1 (nil))

(insn 149 148 151 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:517 (set (reg/v/f:DI 1 dx [orig:59 __y.1691 ] [59])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
                (const_int 24 [0x18])) [21 <variable>._M_right+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 151 149 152 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:989 (var_location:DI __x (reg/v/f:DI 1 dx [orig:59 __y.1691 ] [59])) -1 (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%] 
(code_label 152 151 153 15 634 "" [1 uses])

(note 153 152 154 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(debug_insn 154 153 155 15 (var_location:DI __y (reg/v/f:DI 3 bx [orig:110 __y ] [110])) -1 (nil))

(debug_insn 155 154 156 15 (var_location:DI __x (reg/v/f:DI 1 dx [orig:59 __y.1691 ] [59])) -1 (nil))

(insn 156 155 157 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:985 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 1 dx [orig:59 __y.1691 ] [59])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 157 156 158 15 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:985 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 163)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 15 -> ( 16 18)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  16 [95.5%]  (fallthru)
;; Succ edge  18 [4.5%]  (loop_exit)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  15 [95.5%]  (fallthru)
(note 158 157 159 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 1230 16 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:985 (set (reg/v/f:DI 0 ax [orig:60 __y.1689 ] [60])
        (reg/v/f:DI 1 dx [orig:59 __y.1691 ] [59])) 89 {*movdi_1_rex64} (nil))

(jump_insn 1230 159 1231 16 (set (pc)
        (label_ref 160)) 638 {jump} (nil))
;; End of basic block 16 -> ( 8)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  8 [100.0%]  (dfs_back)

(barrier 1231 1230 163)

;; Start of basic block ( 15 6) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  15 [4.5%]  (loop_exit)
;; Pred edge  6 [4.5%] 
(code_label 163 1231 164 18 630 "" [2 uses])

(note 164 163 165 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 165 164 166 18 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 166 165 167 18 (var_location:DI __x (reg/v/f:DI 3 bx [orig:110 __y ] [110])) -1 (nil))

(insn 167 166 168 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:171 (set (reg/f:DI 0 ax [orig:116 __i$_M_node ] [116])
        (reg/v/f:DI 3 bx [orig:110 __y ] [110])) 89 {*movdi_1_rex64} (nil))

(debug_insn 168 167 169 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:447 (var_location:DI __i$_M_node (reg/v/f:DI 3 bx [orig:110 __y ] [110])) -1 (nil))

(debug_insn 169 168 170 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:447 (var_location:DI this (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 170 169 171 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:325 (var_location:DI D.4294967292 (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 171 170 172 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:325 (var_location:DI this (debug_expr:DI D#4)) -1 (nil))

(debug_insn 172 171 173 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:640 (var_location:DI D.4294967293 (plus:DI (debug_expr:DI D#4)
        (const_int 8 [0x8]))) -1 (nil))

(debug_insn 173 172 174 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:640 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 174 173 175 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:640 (var_location:DI __x (debug_expr:DI D#3)) -1 (nil))

(debug_insn 175 174 176 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 176 175 177 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (var_location:DI __x (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 177 176 178 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 43 r14 [orig:117 D.37835 ] [117])
            (reg/v/f:DI 3 bx [orig:110 __y ] [110]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 178 177 179 18 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 18 -> ( 24 19)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  24 [30.2%] 
;; Succ edge  19 [69.8%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 37 [r8]
;; live  kill	 2 [cx] 4 [si] 5 [di] 17 [flags]

;; Pred edge  18 [69.8%]  (fallthru)
(note 179 178 180 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(debug_insn 180 179 181 19 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 181 180 182 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (var_location:DI D.4294967123 (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 182 181 183 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (var_location:DI this (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 183 182 184 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:635 (var_location:DI D.4294967294 (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 184 183 185 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:635 (var_location:DI this (debug_expr:DI D#2)) -1 (nil))

(debug_insn 185 184 186 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 186 185 187 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (var_location:DI __x (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 187 186 188 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (var_location:DI __y (debug_expr:DI D#173)) -1 (nil))

(debug_insn 188 187 189 19 (var_location:DI __lhs (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 189 188 190 19 (var_location:DI __rhs (debug_expr:DI D#173)) -1 (nil))

(debug_insn 190 189 191 19 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 191 190 192 19 (var_location:DI __str (debug_expr:DI D#173)) -1 (nil))

(debug_insn 192 191 193 19 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 193 192 194 19 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 194 193 195 19 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(insn 195 194 196 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 4 si [orig:99 D.41832 ] [99])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 196 195 197 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 37 r8 [orig:96 __size ] [96])
        (mem/s:DI (plus:DI (reg/f:DI 4 si [orig:99 D.41832 ] [99])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 197 196 198 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI __size (reg/v:DI 37 r8 [orig:96 __size ] [96])) -1 (nil))

(debug_insn 198 197 199 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2021 (var_location:DI this (debug_expr:DI D#173)) -1 (nil))

(debug_insn 199 198 200 19 (var_location:DI this (debug_expr:DI D#173)) -1 (nil))

(debug_insn 200 199 201 19 (var_location:DI this (debug_expr:DI D#173)) -1 (nil))

(insn 201 200 202 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 5 di [orig:100 D.41828 ] [100])
        (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:110 __y ] [110])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:110 __y ] [110])
                (const_int 32 [0x20])) [32 <variable>._M_value_field.first._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 202 201 203 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:629 (set (reg/v:DI 1 dx [orig:97 __osize ] [97])
        (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:100 D.41828 ] [100])
                (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 203 202 204 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __osize (reg/v:DI 1 dx [orig:97 __osize ] [97])) -1 (nil))

(debug_insn 204 203 205 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 205 204 206 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2022 (var_location:DI __b (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 206 205 207 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI __len (debug_expr:DI D#175)) -1 (nil))

(debug_insn 207 206 208 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2023 (var_location:DI this (debug_expr:DI D#173)) -1 (nil))

(debug_insn 208 207 209 19 (var_location:DI this (debug_expr:DI D#173)) -1 (nil))

(debug_insn 209 208 210 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 210 209 211 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s1 (reg/f:DI 4 si [orig:99 D.41832 ] [99])) -1 (nil))

(debug_insn 211 210 212 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __s2 (reg/f:DI 5 di [orig:100 D.41828 ] [100])) -1 (nil))

(debug_insn 212 211 213 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:DI __n (debug_expr:DI D#175)) -1 (nil))

(insn 213 212 1319 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 1 dx [orig:97 __osize ] [97])
            (reg/v:DI 37 r8 [orig:96 __size ] [96]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 1319 213 214 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [134])
        (reg/v:DI 37 r8 [orig:96 __size ] [96])) 89 {*movdi_1_rex64} (nil))

(insn 214 1319 218 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:DI 2 cx [134])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (reg/v:DI 1 dx [orig:97 __osize ] [97])
            (reg:DI 2 cx [134]))) 899 {*movdicc_c_rex64} (nil))

(insn 218 214 219 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 2 cx [134])
            (reg:DI 2 cx [134]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 219 218 220 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:CC 17 flags)
                (if_then_else:CC (ne (reg:DI 2 cx [134])
                        (const_int 0 [0x0]))
                    (compare:CC (mem:BLK (reg/f:DI 4 si [orig:99 D.41832 ] [99]) [0 A8])
                        (mem:BLK (reg/f:DI 5 di [orig:100 D.41828 ] [100]) [0 A8]))
                    (const_int 0 [0x0])))
            (use (const_int 1 [0x1]))
            (use (reg:CC 17 flags))
            (clobber (reg/f:DI 4 si [orig:135 D.41832 ] [135]))
            (clobber (reg/f:DI 5 di [orig:136 D.41828 ] [136]))
            (clobber (reg:DI 2 cx [137]))
        ]) 894 {*cmpstrnqi_rex_1} (nil))

(insn 220 219 221 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 2 cx [138])
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 221 220 222 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg:QI 4 si [139])
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (nil))

(insn 222 221 223 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (parallel [
            (set (reg:QI 2 cx [orig:98 __r ] [98])
                (minus:QI (reg:QI 2 cx [138])
                    (reg:QI 4 si [139])))
            (clobber (reg:CC 17 flags))
        ]) 329 {*subqi_1} (nil))

(insn 223 222 224 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:259 (set (reg/v:SI 2 cx [orig:98 __r ] [98])
        (sign_extend:SI (reg:QI 2 cx [orig:98 __r ] [98]))) 133 {extendqisi2} (nil))

(debug_insn 224 223 225 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2025 (var_location:SI __r (reg/v:SI 2 cx [orig:98 __r ] [98])) -1 (nil))

(insn 225 224 226 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:98 __r ] [98])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 226 225 227 19 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2026 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 239)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 19 -> ( 20 23)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  20 [61.0%]  (fallthru)
;; Succ edge  23 [39.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp] 37 [r8]
;; lr  def 	 17 [flags] 37 [r8]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags] 37 [r8]
;; live  kill	 17 [flags]

;; Pred edge  19 [61.0%]  (fallthru)
(note 227 226 228 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(debug_insn 228 227 229 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n1 (reg/v:DI 37 r8 [orig:96 __size ] [96])) -1 (nil))

(debug_insn 229 228 230 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2027 (var_location:DI __n2 (reg/v:DI 1 dx [orig:97 __osize ] [97])) -1 (nil))

(insn 230 229 231 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (parallel [
            (set (reg/v:DI 37 r8 [orig:101 __d ] [101])
                (minus:DI (reg/v:DI 37 r8 [orig:96 __size ] [96])
                    (reg/v:DI 1 dx [orig:97 __osize ] [97])))
            (clobber (reg:CC 17 flags))
        ]) 313 {*subdi_1_rex64} (nil))

(debug_insn 231 230 232 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:394 (var_location:DI __d (reg/v:DI 37 r8 [orig:101 __d ] [101])) -1 (nil))

(insn 232 231 233 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 37 r8 [orig:101 __d ] [101])
            (const_int 2147483647 [0x7fffffff]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 233 232 234 20 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:396 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 647)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 20 -> ( 62 21)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  62 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 37 [r8]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 234 233 235 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 235 234 236 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 37 r8 [orig:101 __d ] [101])
            (const_int -2147483648 [0xffffffff80000000]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 236 235 237 21 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:398 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 21 -> ( 24 22)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  24 [50.0%] 
;; Succ edge  22 [50.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 37 [r8]
;; lr  def 	 2 [cx]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx]
;; live  kill	

;; Pred edge  21 [50.0%]  (fallthru)
(note 237 236 238 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 22 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:401 (set (reg/v:SI 2 cx [orig:98 __r ] [98])
        (reg:SI 37 r8 [orig:101 __d ] [101])) 47 {*movsi_1} (nil))
;; End of basic block 22 -> ( 23)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 19 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  19 [39.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 239 238 240 23 637 "" [1 uses])

(note 240 239 241 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(debug_insn 241 240 242 23 (var_location:SI __r (reg/v:SI 2 cx [orig:98 __r ] [98])) -1 (nil))

(insn 242 241 243 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:SI 2 cx [orig:98 __r ] [98])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 243 242 244 23 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:449 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 647)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 7836 [0x1e9c])
        (nil)))
;; End of basic block 23 -> ( 24 62)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  24 [21.6%]  (fallthru)
;; Succ edge  62 [78.4%] 

;; Start of basic block ( 18 23 21) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

;; Pred edge  18 [30.2%] 
;; Pred edge  23 [21.6%]  (fallthru)
;; Pred edge  21 [50.0%] 
(code_label 244 243 245 24 636 "" [2 uses])

(note 245 244 246 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(debug_insn 246 245 247 24 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 247 246 248 24 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 248 247 249 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:101 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 249 248 250 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(debug_insn 250 249 251 24 (var_location:DI this (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(debug_insn 251 250 252 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI D.4294967281 (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 252 251 253 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI this (debug_expr:DI D#15)) -1 (nil))

(debug_insn 253 252 254 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI __dat (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 254 253 255 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 255 254 256 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI D.4294967285 (debug_expr:DI D#15)) -1 (nil))

(debug_insn 256 255 257 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI this (debug_expr:DI D#11)) -1 (nil))

(debug_insn 257 256 258 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 258 257 259 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#11)) -1 (nil))

(debug_insn 259 258 260 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 260 259 264 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (set (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 80 [0x50])) [32 D.37892._M_dataplus._M_p+0 S8 A128])
        (const:DI (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
                (const_int 24 [0x18])))) 89 {*movdi_1_rex64} (nil))

(debug_insn 264 260 265 24 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 265 264 266 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 266 265 267 24 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 267 266 268 24 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 268 267 271 24 (var_location:DI __b (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(insn 271 268 272 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))
        (nil)))

(insn 272 271 273 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (set (reg:DI 5 di)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 64 [0x40]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 64 [0x40]))
        (nil)))

(call_insn 273 272 274 24 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 13 [0xd])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 24 -> ( 25 54)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  25 [100.0%]  (fallthru)
;; Succ edge  54 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
(note 274 273 1217 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 1217 274 1320 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (set (reg:DI 0 ax)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 80 [0x50]))) 274 {*lea_2_rex64} (nil))

(insn 1320 1217 278 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-128 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(insn 278 1320 279 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 80 [0x50]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 80 [0x50]))
        (nil)))

(insn 279 278 280 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (set (reg:DI 5 di)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [87 %sfp+-120 S8 A64])) 89 {*movdi_1_rex64} (nil))

(call_insn 280 279 1232 25 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f487680c200 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 23 [0x17])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 25 -> ( 26 27)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  26 [100.0%]  (fallthru)
;; Succ edge  27 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
(note 1232 280 1234 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1234 1232 1235 26 (set (pc)
        (label_ref 1233)) 638 {jump} (nil))
;; End of basic block 26 -> ( 28)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  28 [100.0%] 

(barrier 1235 1234 1165)

;; Start of basic block ( 25) -> 27
;; bb 27 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 27 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 5 [di]
;; live  kill	

;; Pred edge  25 (ab,abcall,eh,loop_exit)
(code_label/s 1165 1235 1168 27 743 "" [1 uses])

(note 1168 1165 1166 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 1166 1168 283 27 (set (reg/f:DI 3 bx [orig:146 save_eptr.205 ] [146])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 283 1166 286 27 "" NOTE_INSN_DELETED_LABEL 642)

(insn 286 283 287 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (set (reg:DI 5 di)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 64 [0x40]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 64 [0x40]))
        (nil)))

(call_insn 287 286 1236 27 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:84 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 24 [0x18])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1236 287 1237 27 (set (pc)
        (label_ref 569)) 638 {jump} (nil))
;; End of basic block 27 -> ( 55)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  55 [100.0%] 

(barrier 1237 1236 1233)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

;; Pred edge  26 [100.0%] 
(code_label 1233 1237 291 28 753 "" [1 uses])

(note 291 1233 292 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(debug_insn 292 291 293 28 (var_location:DI this (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 293 292 294 28 (var_location:DI __position$_M_node (reg/v/f:DI 3 bx [orig:110 __y ] [110])) -1 (nil))

(debug_insn 294 293 295 28 (var_location:DI __x (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 295 294 296 28 (var_location:DI __position$_M_node (reg/v/f:DI 3 bx [orig:110 __y ] [110])) -1 (nil))

(debug_insn 296 295 297 28 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 297 296 300 28 (var_location:DI __it (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 300 297 301 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:540 (set (reg:DI 1 dx)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 64 [0x40]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 64 [0x40]))
        (nil)))

(insn 301 300 302 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:540 (set (reg:DI 4 si)
        (reg/v/f:DI 3 bx [orig:110 __y ] [110])) 89 {*movdi_1_rex64} (nil))

(insn 302 301 303 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:540 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [orig:121 <result> ] [121])) 89 {*movdi_1_rex64} (nil))

(call_insn 303 302 1080 28 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:540 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE17_M_insert_unique_ESt23_Rb_tree_const_iteratorIS2_ERKS2_") [flags 0x1]  <function_decl 0x7f48757bc300 _M_insert_unique_>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 14 [0xe])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 28 -> ( 29 41)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  29 [100.0%]  (fallthru)
;; Succ edge  41 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  28 [100.0%]  (fallthru)
(note 1080 303 307 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(debug_insn 307 1080 308 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:450 (var_location:DI __i$_M_node (reg/f:DI 0 ax [orig:116 __i$_M_node ] [116])) -1 (nil))

(debug_insn 308 307 309 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:450 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 309 308 310 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967130 (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 310 309 311 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 311 310 312 29 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 312 311 313 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 143 [0x8f]))) -1 (nil))

(debug_insn 313 312 314 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 314 313 315 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 315 314 316 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 316 315 317 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 317 316 318 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 318 317 319 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 319 318 320 29 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 320 319 321 29 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(insn 321 320 322 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:149 D.37893.second._M_dataplus._M_p ] [149])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [32 D.37893.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [32 D.37893.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 322 321 323 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                (plus:DI (reg/f:DI 5 di [orig:149 D.37893.second._M_dataplus._M_p ] [149])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])) [32 D.37893.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 323 322 324 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:95 D.41852 ] [95])) -1 (nil))

(debug_insn 324 323 325 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 143 [0x8f]))) -1 (nil))

(debug_insn 325 324 326 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 326 325 327 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg/f:DI 3 bx [orig:92 D.41887 ] [92])
        (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
        (nil)))

(insn 327 326 328 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:95 D.41852 ] [95])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 328 327 329 29 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 367)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 29 -> ( 30 35)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  30 [0.0%]  (fallthru)
;; Succ edge  35 [100.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	

;; Pred edge  29 [0.0%]  (fallthru)
(note 329 328 330 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(debug_insn 330 329 331 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967111 (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 331 330 332 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#185)) -1 (nil))

(debug_insn 332 331 333 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 333 332 334 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 1 dx [150])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 334 333 335 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 1 dx [150])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 335 334 336 30 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 344)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  31 [100.0%]  (fallthru)
;; Succ edge  32 [0.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  30 [100.0%]  (fallthru)
(note 336 335 337 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(debug_insn 337 336 338 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 338 337 339 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 339 338 340 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 1 dx [151])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 340 339 1238 31 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 1 dx [orig:94 D.41884 ] [94])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 1 dx [151])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1238 340 1239 31 (set (pc)
        (label_ref 352)) 638 {jump} (nil))
;; End of basic block 31 -> ( 33)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  33 [100.0%] 

(barrier 1239 1238 344)

;; Start of basic block ( 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 2 [cx]
;; live  kill	 17 [flags]

;; Pred edge  30 [0.0%] 
(code_label 344 1239 345 32 644 "" [1 uses])

(note 345 344 346 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(debug_insn 346 345 347 32 (var_location:DI __mem (debug_expr:DI D#185)) -1 (nil))

(debug_insn 347 346 348 32 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 348 347 349 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 1 dx [orig:93 __result ] [93])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 349 348 350 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 1 dx [orig:93 __result ] [93])) -1 (nil))

(insn 350 349 351 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 2 cx [152])
                (plus:SI (reg/v:SI 1 dx [orig:93 __result ] [93])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 351 350 352 32 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:95 D.41852 ] [95])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 2 cx [152])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 dx [orig:93 __result ] [93])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 32 -> ( 33)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%] 
(code_label 352 351 353 33 645 "" [1 uses])

(note 353 352 354 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 354 353 355 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:93 __result ] [93])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 355 354 356 33 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 367)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 33 -> ( 34 35)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  34 [19.1%]  (fallthru)
;; Succ edge  35 [80.9%] 

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 4 [si]
;; live  kill	

;; Pred edge  33 [19.1%]  (fallthru)
(note 356 355 358 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 358 356 1309 34 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 143 [0x8f]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 143 [0x8f]))
        (nil)))

(insn 1309 358 360 34 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [88 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(call_insn 360 1309 1310 34 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 1310 360 367 34 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [88 S8 A64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 34 -> ( 35)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 29 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%] 
;; Pred edge  33 [80.9%] 
(code_label 367 1310 1085 35 650 "" [2 uses])

(note 1085 367 368 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(debug_insn 368 1085 369 35 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 143 [0x8f]))) -1 (nil))

(debug_insn 369 368 370 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 143 [0x8f]))) -1 (nil))

(debug_insn 370 369 371 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#166)) -1 (nil))

(debug_insn 371 370 372 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 372 371 373 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 373 372 374 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 374 373 375 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 375 374 376 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967129 (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 376 375 377 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 377 376 378 35 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 378 377 379 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 142 [0x8e]))) -1 (nil))

(debug_insn 379 378 380 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 380 379 381 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 381 380 382 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 382 381 383 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 383 382 384 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 384 383 385 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 385 384 386 35 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 386 385 387 35 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(insn 387 386 388 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:154 D.37893.first._M_dataplus._M_p ] [154])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [32 D.37893.first._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [32 D.37893.first._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 388 387 389 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                (plus:DI (reg/f:DI 5 di [orig:154 D.37893.first._M_dataplus._M_p ] [154])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [32 D.37893.first._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 389 388 390 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:91 D.41898 ] [91])) -1 (nil))

(debug_insn 390 389 391 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 142 [0x8e]))) -1 (nil))

(debug_insn 391 390 392 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 392 391 393 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 3 bx [orig:92 D.41887 ] [92])
            (reg/f:DI 5 di [orig:91 D.41898 ] [91]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:91 D.41898 ] [91]))
        (nil)))

(jump_insn 393 392 394 35 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 583)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 35 -> ( 36 56)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  36 [0.0%]  (fallthru)
;; Succ edge  56 [100.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	

;; Pred edge  35 [0.0%]  (fallthru)
(note 394 393 395 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(debug_insn 395 394 396 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967112 (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 396 395 397 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#184)) -1 (nil))

(debug_insn 397 396 398 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 398 397 399 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 1 dx [155])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 399 398 400 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 1 dx [155])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 400 399 401 36 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 409)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 36 -> ( 37 38)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  37 [100.0%]  (fallthru)
;; Succ edge  38 [0.0%] 

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  36 [100.0%]  (fallthru)
(note 401 400 402 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(debug_insn 402 401 403 37 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 403 402 404 37 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 404 403 405 37 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 1 dx [156])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 405 404 1240 37 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 1 dx [orig:90 D.41930 ] [90])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 1 dx [156])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1240 405 1241 37 (set (pc)
        (label_ref 417)) 638 {jump} (nil))
;; End of basic block 37 -> ( 39)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  39 [100.0%] 

(barrier 1241 1240 409)

;; Start of basic block ( 36) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 2 [cx]
;; live  kill	 17 [flags]

;; Pred edge  36 [0.0%] 
(code_label 409 1241 410 38 652 "" [1 uses])

(note 410 409 411 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(debug_insn 411 410 412 38 (var_location:DI __mem (debug_expr:DI D#184)) -1 (nil))

(debug_insn 412 411 413 38 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 413 412 414 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 1 dx [orig:89 __result ] [89])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 414 413 415 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 1 dx [orig:89 __result ] [89])) -1 (nil))

(insn 415 414 416 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 2 cx [157])
                (plus:SI (reg/v:SI 1 dx [orig:89 __result ] [89])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 416 415 417 38 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:91 D.41898 ] [91])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 2 cx [157])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 dx [orig:89 __result ] [89])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 38 -> ( 39)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 38 37) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%] 
(code_label 417 416 418 39 653 "" [1 uses])

(note 418 417 419 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 419 418 420 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:89 __result ] [89])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 420 419 421 39 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 583)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 39 -> ( 40 56)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  40 [19.1%]  (fallthru)
;; Succ edge  56 [80.9%] 

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 4 [si]
;; live  kill	

;; Pred edge  39 [19.1%]  (fallthru)
(note 421 420 423 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 423 421 1311 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 142 [0x8e]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 142 [0x8e]))
        (nil)))

(insn 1311 423 425 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [88 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(call_insn 425 1311 1312 40 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 1312 425 1242 40 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [88 S8 A64])) 89 {*movdi_1_rex64} (nil))

(jump_insn 1242 1312 1243 40 (set (pc)
        (label_ref 583)) 638 {jump} (nil))
;; End of basic block 40 -> ( 56)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  56 [100.0%] 

(barrier 1243 1242 1169)

;; Start of basic block ( 28) -> 41
;; bb 41 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 41 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  28 (ab,abcall,eh,loop_exit)
(code_label/s 1169 1243 1172 41 744 "" [1 uses])

(note 1172 1169 1170 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 1170 1172 428 41 (set (reg/f:DI 3 bx [orig:108 save_eptr.205 ] [108])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 428 1170 432 41 "" NOTE_INSN_DELETED_LABEL 654)

(debug_insn 432 428 433 41 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 433 432 434 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967128 (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 434 433 435 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 435 434 436 41 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 436 435 437 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 141 [0x8d]))) -1 (nil))

(debug_insn 437 436 438 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 438 437 439 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 439 438 440 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 440 439 441 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 441 440 442 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 442 441 443 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 443 442 444 41 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(debug_insn 444 443 445 41 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 72 [0x48]))) -1 (nil))

(insn 445 444 446 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:159 D.37893.second._M_dataplus._M_p ] [159])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [32 D.37893.second._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [32 D.37893.second._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 446 445 447 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                (plus:DI (reg/f:DI 5 di [orig:159 D.37893.second._M_dataplus._M_p ] [159])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])) [32 D.37893.second._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 447 446 448 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:88 D.41952 ] [88])) -1 (nil))

(debug_insn 448 447 449 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 141 [0x8d]))) -1 (nil))

(debug_insn 449 448 451 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 451 449 452 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:88 D.41952 ] [88])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 452 451 453 41 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 491)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 41 -> ( 42 47)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  42 [0.0%]  (fallthru)
;; Succ edge  47 [100.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  41 [0.0%]  (fallthru)
(note 453 452 454 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(debug_insn 454 453 455 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967119 (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 455 454 456 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#177)) -1 (nil))

(debug_insn 456 455 457 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 457 456 458 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [160])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 458 457 459 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [160])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 459 458 460 42 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 468)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 42 -> ( 43 44)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  43 [100.0%]  (fallthru)
;; Succ edge  44 [0.0%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  42 [100.0%]  (fallthru)
(note 460 459 461 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(debug_insn 461 460 462 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 462 461 463 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 463 462 464 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [161])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 464 463 1244 43 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:87 D.41984 ] [87])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [161])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1244 464 1245 43 (set (pc)
        (label_ref 476)) 638 {jump} (nil))
;; End of basic block 43 -> ( 45)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  45 [100.0%] 

(barrier 1245 1244 468)

;; Start of basic block ( 42) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  42 [0.0%] 
(code_label 468 1245 469 44 656 "" [1 uses])

(note 469 468 470 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(debug_insn 470 469 471 44 (var_location:DI __mem (debug_expr:DI D#177)) -1 (nil))

(debug_insn 471 470 472 44 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 472 471 473 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:86 __result ] [86])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 473 472 474 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:86 __result ] [86])) -1 (nil))

(insn 474 473 475 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [162])
                (plus:SI (reg/v:SI 0 ax [orig:86 __result ] [86])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 475 474 476 44 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:88 D.41952 ] [88])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [162])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:86 __result ] [86])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 44 -> ( 45)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 44 43) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  44 [100.0%]  (fallthru)
;; Pred edge  43 [100.0%] 
(code_label 476 475 477 45 657 "" [1 uses])

(note 477 476 478 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 478 477 479 45 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:86 __result ] [86])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 479 478 480 45 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 491)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 45 -> ( 46 47)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  46 [19.1%]  (fallthru)
;; Succ edge  47 [80.9%] 

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  45 [19.1%]  (fallthru)
(note 480 479 481 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 481 480 484 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [163])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 141 [0x8d])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 141 [0x8d]))
        (nil)))

(call_insn 484 481 491 46 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 46 -> ( 47)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  47 [100.0%]  (fallthru)

;; Start of basic block ( 46 41 45) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  46 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%] 
;; Pred edge  45 [80.9%] 
(code_label 491 484 1090 47 662 "" [2 uses])

(note 1090 491 492 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(debug_insn 492 1090 493 47 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 141 [0x8d]))) -1 (nil))

(debug_insn 493 492 494 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 141 [0x8d]))) -1 (nil))

(debug_insn 494 493 495 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#168)) -1 (nil))

(debug_insn 495 494 496 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 496 495 497 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 497 496 498 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 498 497 499 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 499 498 500 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI D.4294967127 (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 500 499 501 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_pair.h:68 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 501 500 502 47 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 502 501 503 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 140 [0x8c]))) -1 (nil))

(debug_insn 503 502 504 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 504 503 505 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 505 504 506 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 506 505 507 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 507 506 508 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 508 507 509 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 509 508 510 47 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(debug_insn 510 509 511 47 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 64 [0x40]))) -1 (nil))

(insn 511 510 512 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:164 D.37893.first._M_dataplus._M_p ] [164])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [32 D.37893.first._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [32 D.37893.first._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 512 511 513 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                (plus:DI (reg/f:DI 5 di [orig:164 D.37893.first._M_dataplus._M_p ] [164])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [32 D.37893.first._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 513 512 514 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:84 D.41998 ] [84])) -1 (nil))

(debug_insn 514 513 515 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 140 [0x8c]))) -1 (nil))

(debug_insn 515 514 1283 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 1283 515 516 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg/f:DI 0 ax [orig:85 D.41987 ] [85])
        (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
        (nil)))

(insn 516 1283 517 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [orig:85 D.41987 ] [85])
            (reg/f:DI 5 di [orig:84 D.41998 ] [84]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:84 D.41998 ] [84]))
        (nil)))

(jump_insn 517 516 518 47 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 569)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 47 -> ( 48 55)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  48 [0.0%]  (fallthru)
;; Succ edge  55 [100.0%] 

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  47 [0.0%]  (fallthru)
(note 518 517 519 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(debug_insn 519 518 520 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967120 (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 520 519 521 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#176)) -1 (nil))

(debug_insn 521 520 522 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 522 521 523 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [165])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 523 522 524 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [165])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 524 523 525 48 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 533)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 48 -> ( 49 50)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  49 [100.0%]  (fallthru)
;; Succ edge  50 [0.0%] 

;; Start of basic block ( 48) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  48 [100.0%]  (fallthru)
(note 525 524 526 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(debug_insn 526 525 527 49 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 527 526 528 49 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 528 527 529 49 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [166])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 529 528 1246 49 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:83 D.42030 ] [83])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [166])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1246 529 1247 49 (set (pc)
        (label_ref 541)) 638 {jump} (nil))
;; End of basic block 49 -> ( 51)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  51 [100.0%] 

(barrier 1247 1246 533)

;; Start of basic block ( 48) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  48 [0.0%] 
(code_label 533 1247 534 50 664 "" [1 uses])

(note 534 533 535 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(debug_insn 535 534 536 50 (var_location:DI __mem (debug_expr:DI D#176)) -1 (nil))

(debug_insn 536 535 537 50 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 537 536 538 50 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:82 __result ] [82])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 538 537 539 50 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:82 __result ] [82])) -1 (nil))

(insn 539 538 540 50 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [167])
                (plus:SI (reg/v:SI 0 ax [orig:82 __result ] [82])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 540 539 541 50 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:84 D.41998 ] [84])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [167])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:82 __result ] [82])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 50 -> ( 51)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 50 49) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  50 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%] 
(code_label 541 540 542 51 665 "" [1 uses])

(note 542 541 543 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 543 542 544 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:82 __result ] [82])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 544 543 545 51 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 569)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 51 -> ( 52 55)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  52 [19.1%]  (fallthru)
;; Succ edge  55 [80.9%] 

;; Start of basic block ( 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  51 [19.1%]  (fallthru)
(note 545 544 546 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 546 545 549 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [168])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 140 [0x8c]))
        (nil)))

(call_insn 549 546 558 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(debug_insn 558 549 559 52 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 140 [0x8c]))) -1 (nil))

(debug_insn 559 558 560 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 140 [0x8c]))) -1 (nil))

(debug_insn 560 559 561 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#169)) -1 (nil))

(debug_insn 561 560 562 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 562 561 563 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 563 562 564 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 564 563 1248 52 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(jump_insn 1248 564 1249 52 (set (pc)
        (label_ref 569)) 638 {jump} (nil))
;; End of basic block 52 -> ( 55)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  55 [100.0%] 

(barrier 1249 1248 1173)

;; Start of basic block ( 24) -> 54
;; bb 54 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 54 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx]
;; live  in  	 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx]
;; live  kill	

;; Pred edge  24 (ab,abcall,eh,loop_exit)
(code_label/s 1173 1249 1176 54 745 "" [1 uses])

(note 1176 1173 1174 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 1174 1176 1206 54 (set (reg/f:DI 3 bx [orig:146 save_eptr.205 ] [146])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(insn 1206 1174 1321 54 (set (reg:DI 0 ax)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 80 [0x50]))) 274 {*lea_2_rex64} (nil))

(insn 1321 1206 569 54 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-128 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 54 -> ( 55)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 54 27 52 47 51) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  54 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%] 
;; Pred edge  52 [100.0%] 
;; Pred edge  47 [100.0%] 
;; Pred edge  51 [80.9%] 
(code_label/s 569 1321 570 55 672 "" [5 uses])

(note 570 569 572 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 572 570 573 55 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:450 (set (reg:DI 5 di)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [87 %sfp+-128 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -64 [0xffffffffffffffc0]))
        (nil)))

(call_insn 573 572 1250 55 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:450 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 16 [0x10])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1250 573 1251 55 (set (pc)
        (label_ref 712)) 638 {jump} (nil))
;; End of basic block 55 -> ( 70)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  70 [100.0%] 

(barrier 1251 1250 583)

;; Start of basic block ( 39 35 40) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  39 [80.9%] 
;; Pred edge  35 [100.0%] 
;; Pred edge  40 [100.0%] 
(code_label 583 1251 1102 56 678 "" [3 uses])

(note 1102 583 584 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(debug_insn 584 1102 585 56 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 142 [0x8e]))) -1 (nil))

(debug_insn 585 584 586 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 142 [0x8e]))) -1 (nil))

(debug_insn 586 585 587 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#167)) -1 (nil))

(debug_insn 587 586 588 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 588 587 589 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 589 588 590 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 590 589 591 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 591 590 592 56 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 592 591 593 56 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 593 592 594 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 139 [0x8b]))) -1 (nil))

(debug_insn 594 593 595 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 595 594 596 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 596 595 597 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 597 596 598 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 598 597 599 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 599 598 600 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 600 599 601 56 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(debug_insn 601 600 602 56 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 80 [0x50]))) -1 (nil))

(insn 602 601 603 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:170 D.37892._M_dataplus._M_p ] [170])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 80 [0x50])) [32 D.37892._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 80 [0x50])) [32 D.37892._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 603 602 604 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                (plus:DI (reg/f:DI 5 di [orig:170 D.37892._M_dataplus._M_p ] [170])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [32 D.37892._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 604 603 605 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:81 D.42044 ] [81])) -1 (nil))

(debug_insn 605 604 606 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 139 [0x8b]))) -1 (nil))

(debug_insn 606 605 607 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 607 606 608 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 3 bx [orig:92 D.41887 ] [92])
            (reg/f:DI 5 di [orig:81 D.42044 ] [81]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:81 D.42044 ] [81]))
        (nil)))

(jump_insn 608 607 609 56 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 647)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 56 -> ( 57 62)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  57 [0.0%]  (fallthru)
;; Succ edge  62 [100.0%] 

;; Start of basic block ( 56) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	

;; Pred edge  56 [0.0%]  (fallthru)
(note 609 608 610 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(debug_insn 610 609 611 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967113 (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 611 610 612 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#183)) -1 (nil))

(debug_insn 612 611 613 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 613 612 614 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 1 dx [171])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 614 613 615 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 1 dx [171])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 615 614 616 57 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 624)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 57 -> ( 58 59)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  58 [100.0%]  (fallthru)
;; Succ edge  59 [0.0%] 

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  57 [100.0%]  (fallthru)
(note 616 615 617 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(debug_insn 617 616 618 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 618 617 619 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 619 618 620 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 1 dx [172])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 620 619 1252 58 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 1 dx [orig:80 D.42076 ] [80])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 1 dx [172])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1252 620 1253 58 (set (pc)
        (label_ref 632)) 638 {jump} (nil))
;; End of basic block 58 -> ( 60)
;; lr  out 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  60 [100.0%] 

(barrier 1253 1252 624)

;; Start of basic block ( 57) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 2 [cx]
;; live  kill	 17 [flags]

;; Pred edge  57 [0.0%] 
(code_label 624 1253 625 59 679 "" [1 uses])

(note 625 624 626 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(debug_insn 626 625 627 59 (var_location:DI __mem (debug_expr:DI D#183)) -1 (nil))

(debug_insn 627 626 628 59 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 628 627 629 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 1 dx [orig:79 __result ] [79])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 629 628 630 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 1 dx [orig:79 __result ] [79])) -1 (nil))

(insn 630 629 631 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 2 cx [173])
                (plus:SI (reg/v:SI 1 dx [orig:79 __result ] [79])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 631 630 632 59 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:81 D.42044 ] [81])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 2 cx [173])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 dx [orig:79 __result ] [79])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 59 -> ( 60)
;; lr  out 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 59 58) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  59 [100.0%]  (fallthru)
;; Pred edge  58 [100.0%] 
(code_label 632 631 633 60 680 "" [1 uses])

(note 633 632 634 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 634 633 635 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:79 __result ] [79])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 635 634 636 60 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 647)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 60 -> ( 61 62)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  61 [19.1%]  (fallthru)
;; Succ edge  62 [80.9%] 

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 4 [si]
;; live  kill	

;; Pred edge  60 [19.1%]  (fallthru)
(note 636 635 638 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 638 636 1313 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 139 [0x8b]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 139 [0x8b]))
        (nil)))

(insn 1313 638 640 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [88 S8 A64])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(call_insn 640 1313 1314 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 1314 640 647 61 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 0 ax)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [88 S8 A64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 61 -> ( 62)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  62 [100.0%]  (fallthru)

;; Start of basic block ( 61 20 23 56 60) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	 17 [flags]

;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  20 [50.0%] 
;; Pred edge  23 [78.4%] 
;; Pred edge  56 [100.0%] 
;; Pred edge  60 [80.9%] 
(code_label 647 1314 1107 62 685 "" [4 uses])

(note 1107 647 648 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(debug_insn 648 1107 649 62 (var_location:DI __i$_M_node (reg/f:DI 0 ax [orig:116 __i$_M_node ] [116])) -1 (nil))

(debug_insn 649 648 650 62 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 650 649 651 62 Fasta_reader.cpp:83 (var_location:DI D.4294967110 (plus:DI (reg/f:DI 0 ax [orig:116 __i$_M_node ] [116])
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 651 650 652 62 (var_location:DI this (debug_expr:DI D#186)) -1 (nil))

(debug_insn 652 651 654 62 (var_location:DI __str (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(insn 654 652 655 62 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:511 (parallel [
            (set (reg/f:DI 5 di [176])
                (plus:DI (reg/f:DI 0 ax [orig:116 __i$_M_node ] [116])
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (nil))

(insn 655 654 657 62 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:511 (set (reg:DI 4 si)
        (reg/f:DI 44 r15 [215])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))

(call_insn 657 655 658 62 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:511 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs6assignERKSs") [flags 0x41]  <function_decl 0x7f48767ba900 assign>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 62 -> ( 63 69)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  63 [100.0%]  (fallthru)
;; Succ edge  69 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 5 [di] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 3 [bx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  62 [100.0%]  (fallthru)
(note 658 657 659 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(debug_insn 659 658 660 63 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(debug_insn 660 659 661 63 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(debug_insn 661 660 662 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 138 [0x8a]))) -1 (nil))

(debug_insn 662 661 663 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(debug_insn 663 662 664 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 664 663 665 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 665 664 666 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 666 665 667 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 667 666 668 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 668 667 669 63 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(debug_insn 669 668 670 63 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(insn 670 669 671 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:177 seq._M_dataplus._M_p ] [177])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 96 [0x60])) [32 seq._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 96 [0x60])) [32 seq._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 671 670 672 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                (plus:DI (reg/f:DI 5 di [orig:177 seq._M_dataplus._M_p ] [177])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [32 seq._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 672 671 673 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:78 D.42090 ] [78])) -1 (nil))

(debug_insn 673 672 674 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 138 [0x8a]))) -1 (nil))

(debug_insn 674 673 675 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 675 674 676 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg/f:DI 3 bx [orig:75 D.42125 ] [75])
        (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
        (nil)))

(insn 676 675 677 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:78 D.42090 ] [78])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 677 676 678 63 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 732)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 63 -> ( 64 73)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  64 [0.0%]  (fallthru)
;; Succ edge  73 [100.0%] 

;; Start of basic block ( 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  63 [0.0%]  (fallthru)
(note 678 677 679 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(debug_insn 679 678 680 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967114 (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 680 679 681 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#182)) -1 (nil))

(debug_insn 681 680 682 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 682 681 683 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [178])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 683 682 684 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [178])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 684 683 685 64 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 693)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 64 -> ( 65 66)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  65 [100.0%]  (fallthru)
;; Succ edge  66 [0.0%] 

;; Start of basic block ( 64) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  64 [100.0%]  (fallthru)
(note 685 684 686 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(debug_insn 686 685 687 65 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 687 686 688 65 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 688 687 689 65 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [179])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 689 688 1254 65 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:77 D.42122 ] [77])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [179])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1254 689 1255 65 (set (pc)
        (label_ref 701)) 638 {jump} (nil))
;; End of basic block 65 -> ( 67)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  67 [100.0%] 

(barrier 1255 1254 693)

;; Start of basic block ( 64) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  64 [0.0%] 
(code_label 693 1255 694 66 687 "" [1 uses])

(note 694 693 695 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(debug_insn 695 694 696 66 (var_location:DI __mem (debug_expr:DI D#182)) -1 (nil))

(debug_insn 696 695 697 66 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 697 696 698 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:76 __result ] [76])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 698 697 699 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:76 __result ] [76])) -1 (nil))

(insn 699 698 700 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [180])
                (plus:SI (reg/v:SI 0 ax [orig:76 __result ] [76])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 700 699 701 66 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:78 D.42090 ] [78])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [180])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:76 __result ] [76])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 66 -> ( 67)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 66 65) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  66 [100.0%]  (fallthru)
;; Pred edge  65 [100.0%] 
(code_label 701 700 702 67 688 "" [1 uses])

(note 702 701 703 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 703 702 704 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:76 __result ] [76])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 704 703 705 67 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 732)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 67 -> ( 68 73)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  68 [19.1%]  (fallthru)
;; Succ edge  73 [80.9%] 

;; Start of basic block ( 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	

;; Pred edge  67 [19.1%]  (fallthru)
(note 705 704 707 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 707 705 709 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (set (reg:DI 4 si)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 138 [0x8a]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 138 [0x8a]))
        (nil)))

(call_insn 709 707 1256 68 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 1256 709 1257 68 (set (pc)
        (label_ref 732)) 638 {jump} (nil))
;; End of basic block 68 -> ( 73)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  73 [100.0%] 

(barrier 1257 1256 1177)

;; Start of basic block ( 62) -> 69
;; bb 69 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 69 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx]
;; live  in  	 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx]
;; live  kill	

;; Pred edge  62 (ab,abcall,eh,loop_exit)
(code_label/s 1177 1257 1180 69 746 "" [1 uses])

(note 1180 1177 1178 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 1178 1180 712 69 (set (reg/f:DI 3 bx [orig:146 save_eptr.205 ] [146])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 69 -> ( 70)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]


;; Succ edge  70 [100.0%]  (fallthru)

;; Start of basic block ( 69 55) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  69 [100.0%]  (fallthru)
;; Pred edge  55 [100.0%] 
(code_label/s 712 1178 713 70 689 "" [2 uses])

(note 713 712 715 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 715 713 716 70 Fasta_reader.cpp:78 (set (reg:DI 5 di)
        (reg/f:DI 44 r15 [215])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -48 [0xffffffffffffffd0]))
        (nil)))

(call_insn 716 715 1258 70 Fasta_reader.cpp:78 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 5 [0x5])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1258 716 1259 70 (set (pc)
        (label_ref 719)) 638 {jump} (nil))
;; End of basic block 70 -> ( 72)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  72 [100.0%] 

(barrier 1259 1258 1181)

;; Start of basic block ( 5) -> 71
;; bb 71 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 71 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx]
;; live  in  	 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx]
;; live  kill	

;; Pred edge  5 (ab,abcall,eh,loop_exit)
(code_label/s 1181 1259 1184 71 747 "" [1 uses])

(note 1184 1181 1182 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 1182 1184 719 71 (set (reg/f:DI 3 bx [orig:146 save_eptr.205 ] [146])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 71 -> ( 72)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  72 [100.0%]  (fallthru)

;; Start of basic block ( 71 70) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  71 [100.0%]  (fallthru)
;; Pred edge  70 [100.0%] 
(code_label/s 719 1182 720 72 690 "" [2 uses])

(note 720 719 722 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 722 720 723 72 Fasta_reader.cpp:78 (set (reg:DI 5 di)
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 274 {*lea_2_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))
        (nil)))

(call_insn 723 722 1260 72 Fasta_reader.cpp:78 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f487680c800 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 6 [0x6])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1260 723 1261 72 (set (pc)
        (label_ref 792)) 638 {jump} (nil))
;; End of basic block 72 -> ( 80)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  80 [100.0%] 

(barrier 1261 1260 732)

;; Start of basic block ( 67 63 68) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  67 [80.9%] 
;; Pred edge  63 [100.0%] 
;; Pred edge  68 [100.0%] 
(code_label 732 1261 1112 73 695 "" [3 uses])

(note 1112 732 733 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(debug_insn 733 1112 734 73 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 138 [0x8a]))) -1 (nil))

(debug_insn 734 733 735 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 138 [0x8a]))) -1 (nil))

(debug_insn 735 734 736 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 96 [0x60]))) -1 (nil))

(debug_insn 736 735 737 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 737 736 738 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 738 737 739 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 739 738 740 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 740 739 741 73 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 741 740 742 73 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 742 741 743 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 137 [0x89]))) -1 (nil))

(debug_insn 743 742 744 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 744 743 745 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 745 744 746 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 746 745 747 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 747 746 748 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 748 747 749 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 749 748 750 73 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 750 749 751 73 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(insn 751 750 752 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:184 acc._M_dataplus._M_p ] [184])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 112 [0x70])) [32 acc._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 752 751 753 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                (plus:DI (reg/f:DI 5 di [orig:184 acc._M_dataplus._M_p ] [184])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [32 acc._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 753 752 754 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:74 D.42136 ] [74])) -1 (nil))

(debug_insn 754 753 755 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 137 [0x89]))) -1 (nil))

(debug_insn 755 754 756 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 756 755 757 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 3 bx [orig:75 D.42125 ] [75])
            (reg/f:DI 5 di [orig:74 D.42136 ] [74]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:74 D.42136 ] [74]))
        (nil)))

(jump_insn 757 756 758 73 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 805)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 73 -> ( 74 81)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  74 [0.0%]  (fallthru)
;; Succ edge  81 [100.0%] 

;; Start of basic block ( 73) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  73 [0.0%]  (fallthru)
(note 758 757 759 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(debug_insn 759 758 760 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967115 (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 760 759 761 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#181)) -1 (nil))

(debug_insn 761 760 762 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 762 761 763 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [185])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 763 762 764 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [185])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 764 763 765 74 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 773)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 74 -> ( 75 76)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  75 [100.0%]  (fallthru)
;; Succ edge  76 [0.0%] 

;; Start of basic block ( 74) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  74 [100.0%]  (fallthru)
(note 765 764 766 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(debug_insn 766 765 767 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 767 766 768 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 768 767 769 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [186])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 769 768 1262 75 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:73 D.42168 ] [73])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [186])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1262 769 1263 75 (set (pc)
        (label_ref 781)) 638 {jump} (nil))
;; End of basic block 75 -> ( 77)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  77 [100.0%] 

(barrier 1263 1262 773)

;; Start of basic block ( 74) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  74 [0.0%] 
(code_label 773 1263 774 76 697 "" [1 uses])

(note 774 773 775 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(debug_insn 775 774 776 76 (var_location:DI __mem (debug_expr:DI D#181)) -1 (nil))

(debug_insn 776 775 777 76 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 777 776 778 76 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:72 __result ] [72])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 778 777 779 76 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:72 __result ] [72])) -1 (nil))

(insn 779 778 780 76 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [187])
                (plus:SI (reg/v:SI 0 ax [orig:72 __result ] [72])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 780 779 781 76 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:74 D.42136 ] [74])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [187])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:72 __result ] [72])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 76 -> ( 77)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 76 75) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  75 [100.0%] 
(code_label 781 780 782 77 698 "" [1 uses])

(note 782 781 783 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 783 782 784 77 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:72 __result ] [72])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 784 783 785 77 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 805)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 77 -> ( 78 81)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  78 [19.1%]  (fallthru)
;; Succ edge  81 [80.9%] 

;; Start of basic block ( 77) -> 78
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  77 [19.1%]  (fallthru)
(note 785 784 786 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 786 785 789 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [188])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 137 [0x89])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 137 [0x89]))
        (nil)))

(call_insn 789 786 1264 78 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(jump_insn 1264 789 1265 78 (set (pc)
        (label_ref 805)) 638 {jump} (nil))
;; End of basic block 78 -> ( 81)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  81 [100.0%] 

(barrier 1265 1264 1185)

;; Start of basic block ( 4) -> 79
;; bb 79 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 79 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx]
;; live  in  	 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx]
;; live  kill	

;; Pred edge  4 (ab,abcall,eh,loop_exit)
(code_label/s 1185 1265 1188 79 748 "" [1 uses])

(note 1188 1185 1186 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn 1186 1188 792 79 (set (reg/f:DI 3 bx [orig:146 save_eptr.205 ] [146])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 79 -> ( 80)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]


;; Succ edge  80 [100.0%]  (fallthru)

;; Start of basic block ( 79 72) -> 80
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  79 [100.0%]  (fallthru)
;; Pred edge  72 [100.0%] 
(code_label/s 792 1186 793 80 699 "" [2 uses])

(note 793 792 795 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 795 793 796 80 Fasta_reader.cpp:78 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [213])) 89 {*movdi_1_rex64} (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -112 [0xffffffffffffff90]))
        (nil)))

(call_insn 796 795 1266 80 Fasta_reader.cpp:78 (call (mem:QI (symbol_ref/i:DI ("_ZN11Fasta_entryD1Ev") [flags 0x1]  <function_decl 0x7f4875743b00 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(jump_insn 1266 796 1267 80 (set (pc)
        (label_ref 1019)) 638 {jump} (nil))
;; End of basic block 80 -> ( 102)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 42 [r13]


;; Succ edge  102 [100.0%] 

(barrier 1267 1266 805)

;; Start of basic block ( 77 73 78) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  77 [80.9%] 
;; Pred edge  73 [100.0%] 
;; Pred edge  78 [100.0%] 
(code_label 805 1267 1117 81 704 "" [3 uses])

(note 1117 805 806 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(debug_insn 806 1117 807 81 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 137 [0x89]))) -1 (nil))

(debug_insn 807 806 808 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 137 [0x89]))) -1 (nil))

(debug_insn 808 807 809 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (plus:DI (reg/f:DI 7 sp)
        (const_int 112 [0x70]))) -1 (nil))

(debug_insn 809 808 810 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 810 809 811 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 811 810 812 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 812 811 813 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 813 812 814 81 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 814 813 815 81 Fasta_entry.hpp:8 (var_location:DI D.4294967126 (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(debug_insn 815 814 816 81 Fasta_entry.hpp:8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(debug_insn 816 815 817 81 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(debug_insn 817 816 818 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 136 [0x88]))) -1 (nil))

(debug_insn 818 817 819 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(debug_insn 819 818 820 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 820 819 821 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 821 820 822 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 822 821 823 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 823 822 824 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 824 823 825 81 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(debug_insn 825 824 826 81 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 48 [0x30]))) -1 (nil))

(insn 826 825 827 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:190 f._sequence._M_dataplus._M_p ] [190])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [32 f._sequence._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [32 f._sequence._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 827 826 828 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                (plus:DI (reg/f:DI 5 di [orig:190 f._sequence._M_dataplus._M_p ] [190])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [32 f._sequence._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 828 827 829 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:71 D.42195 ] [71])) -1 (nil))

(debug_insn 829 828 830 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 136 [0x88]))) -1 (nil))

(debug_insn 830 829 831 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 831 830 832 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 3 bx [orig:75 D.42125 ] [75])
            (reg/f:DI 5 di [orig:71 D.42195 ] [71]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:71 D.42195 ] [71]))
        (nil)))

(jump_insn 832 831 833 81 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 871)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 81 -> ( 82 87)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  82 [0.0%]  (fallthru)
;; Succ edge  87 [100.0%] 

;; Start of basic block ( 81) -> 82
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  81 [0.0%]  (fallthru)
(note 833 832 834 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(debug_insn 834 833 835 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967116 (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 835 834 836 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#180)) -1 (nil))

(debug_insn 836 835 837 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 837 836 838 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [191])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 838 837 839 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [191])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 839 838 840 82 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 848)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 82 -> ( 83 84)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  83 [100.0%]  (fallthru)
;; Succ edge  84 [0.0%] 

;; Start of basic block ( 82) -> 83
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  82 [100.0%]  (fallthru)
(note 840 839 841 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(debug_insn 841 840 842 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 842 841 843 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 843 842 844 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [192])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 844 843 1268 83 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:70 D.42227 ] [70])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [192])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1268 844 1269 83 (set (pc)
        (label_ref 856)) 638 {jump} (nil))
;; End of basic block 83 -> ( 85)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  85 [100.0%] 

(barrier 1269 1268 848)

;; Start of basic block ( 82) -> 84
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  82 [0.0%] 
(code_label 848 1269 849 84 706 "" [1 uses])

(note 849 848 850 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(debug_insn 850 849 851 84 (var_location:DI __mem (debug_expr:DI D#180)) -1 (nil))

(debug_insn 851 850 852 84 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 852 851 853 84 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:69 __result ] [69])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 853 852 854 84 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:69 __result ] [69])) -1 (nil))

(insn 854 853 855 84 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [193])
                (plus:SI (reg/v:SI 0 ax [orig:69 __result ] [69])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 855 854 856 84 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:71 D.42195 ] [71])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [193])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:69 __result ] [69])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 84 -> ( 85)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  85 [100.0%]  (fallthru)

;; Start of basic block ( 84 83) -> 85
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  84 [100.0%]  (fallthru)
;; Pred edge  83 [100.0%] 
(code_label 856 855 857 85 707 "" [1 uses])

(note 857 856 858 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(insn 858 857 859 85 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:69 __result ] [69])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 859 858 860 85 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 871)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 85 -> ( 86 87)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  86 [19.1%]  (fallthru)
;; Succ edge  87 [80.9%] 

;; Start of basic block ( 85) -> 86
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  85 [19.1%]  (fallthru)
(note 860 859 861 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn 861 860 864 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [194])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 136 [0x88]))
        (nil)))

(call_insn 864 861 871 86 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 86 -> ( 87)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  87 [100.0%]  (fallthru)

;; Start of basic block ( 86 81 85) -> 87
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  86 [100.0%]  (fallthru)
;; Pred edge  81 [100.0%] 
;; Pred edge  85 [80.9%] 
(code_label 871 864 1122 87 712 "" [2 uses])

(note 1122 871 872 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(debug_insn 872 1122 873 87 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 136 [0x88]))) -1 (nil))

(debug_insn 873 872 874 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 136 [0x88]))) -1 (nil))

(debug_insn 874 873 875 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#170)) -1 (nil))

(debug_insn 875 874 876 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 876 875 877 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 877 876 878 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 878 877 879 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 879 878 880 87 Fasta_entry.hpp:8 (var_location:DI D.4294967125 (plus:DI (reg/f:DI 7 sp)
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 880 879 881 87 Fasta_entry.hpp:8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 881 880 882 87 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 882 881 883 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 135 [0x87]))) -1 (nil))

(debug_insn 883 882 884 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 884 883 885 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 885 884 886 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 886 885 887 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 887 886 888 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 888 887 889 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 889 888 890 87 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 40 [0x28]))) -1 (nil))

(debug_insn 890 889 891 87 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 40 [0x28]))) -1 (nil))

(insn 891 890 892 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:195 f._header._M_dataplus._M_p ] [195])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [32 f._header._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [32 f._header._M_dataplus._M_p+0 S8 A64])
        (nil)))

(insn 892 891 893 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                (plus:DI (reg/f:DI 5 di [orig:195 f._header._M_dataplus._M_p ] [195])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -104 [0xffffffffffffff98])) [32 f._header._M_dataplus._M_p+0 S8 A64])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 893 892 894 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:68 D.42241 ] [68])) -1 (nil))

(debug_insn 894 893 895 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 135 [0x87]))) -1 (nil))

(debug_insn 895 894 896 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 896 895 897 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 3 bx [orig:75 D.42125 ] [75])
            (reg/f:DI 5 di [orig:68 D.42241 ] [68]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:68 D.42241 ] [68]))
        (nil)))

(jump_insn 897 896 898 87 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 936)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 87 -> ( 88 93)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  88 [0.0%]  (fallthru)
;; Succ edge  93 [100.0%] 

;; Start of basic block ( 87) -> 88
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  87 [0.0%]  (fallthru)
(note 898 897 899 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(debug_insn 899 898 900 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967117 (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 900 899 901 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#179)) -1 (nil))

(debug_insn 901 900 902 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 902 901 903 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [196])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 903 902 904 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [196])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 904 903 905 88 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 913)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 88 -> ( 89 90)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  89 [100.0%]  (fallthru)
;; Succ edge  90 [0.0%] 

;; Start of basic block ( 88) -> 89
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  88 [100.0%]  (fallthru)
(note 905 904 906 89 [bb 89] NOTE_INSN_BASIC_BLOCK)

(debug_insn 906 905 907 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 907 906 908 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 908 907 909 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [197])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 909 908 1270 89 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:67 D.42273 ] [67])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [197])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1270 909 1271 89 (set (pc)
        (label_ref 921)) 638 {jump} (nil))
;; End of basic block 89 -> ( 91)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  91 [100.0%] 

(barrier 1271 1270 913)

;; Start of basic block ( 88) -> 90
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  88 [0.0%] 
(code_label 913 1271 914 90 714 "" [1 uses])

(note 914 913 915 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(debug_insn 915 914 916 90 (var_location:DI __mem (debug_expr:DI D#179)) -1 (nil))

(debug_insn 916 915 917 90 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 917 916 918 90 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:66 __result ] [66])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 918 917 919 90 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:66 __result ] [66])) -1 (nil))

(insn 919 918 920 90 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [198])
                (plus:SI (reg/v:SI 0 ax [orig:66 __result ] [66])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 920 919 921 90 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:68 D.42241 ] [68])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [198])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:66 __result ] [66])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 90 -> ( 91)
;; lr  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  91 [100.0%]  (fallthru)

;; Start of basic block ( 90 89) -> 91
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  90 [100.0%]  (fallthru)
;; Pred edge  89 [100.0%] 
(code_label 921 920 922 91 715 "" [1 uses])

(note 922 921 923 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(insn 923 922 924 91 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:66 __result ] [66])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 924 923 925 91 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 936)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 91 -> ( 92 93)
;; lr  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  92 [19.1%]  (fallthru)
;; Succ edge  93 [80.9%] 

;; Start of basic block ( 91) -> 92
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  91 [19.1%]  (fallthru)
(note 925 924 926 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(insn 926 925 929 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [199])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 135 [0x87])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 135 [0x87]))
        (nil)))

(call_insn 929 926 936 92 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 92 -> ( 93)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  93 [100.0%]  (fallthru)

;; Start of basic block ( 92 87 91) -> 93
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	 17 [flags]

;; Pred edge  92 [100.0%]  (fallthru)
;; Pred edge  87 [100.0%] 
;; Pred edge  91 [80.9%] 
(code_label 936 929 1127 93 720 "" [2 uses])

(note 1127 936 937 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(debug_insn 937 1127 938 93 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 135 [0x87]))) -1 (nil))

(debug_insn 938 937 939 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 135 [0x87]))) -1 (nil))

(debug_insn 939 938 940 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI D.4294967272 (debug_expr:DI D#171)) -1 (nil))

(debug_insn 940 939 941 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:503 (var_location:DI this (debug_expr:DI D#24)) -1 (nil))

(debug_insn 941 940 942 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI D.4294967280 (debug_expr:DI D#24)) -1 (nil))

(debug_insn 942 941 943 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:258 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 943 942 944 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#16)) -1 (nil))

(debug_insn 944 943 945 93 Fasta_entry.hpp:8 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 945 944 946 93 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 946 945 947 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967282 (plus:DI (reg/f:DI 7 sp)
        (const_int 134 [0x86]))) -1 (nil))

(debug_insn 947 946 948 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967283 (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 948 947 949 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI D.4294967284 (debug_expr:DI D#13)) -1 (nil))

(debug_insn 949 948 950 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 950 949 951 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:1630 (var_location:DI __a (debug_expr:DI D#12)) -1 (nil))

(debug_insn 951 950 952 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 952 951 953 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.36808 (debug_expr:DI D#12)) -1 (nil))

(debug_insn 953 952 954 93 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 954 953 955 93 (var_location:DI this (plus:DI (reg/f:DI 7 sp)
        (const_int 32 [0x20]))) -1 (nil))

(insn 955 954 956 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (set (reg/f:DI 5 di [orig:200 f._accession._M_dataplus._M_p ] [200])
        (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [32 f._accession._M_dataplus._M_p+0 S8 A128])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [32 f._accession._M_dataplus._M_p+0 S8 A128])
        (nil)))

(insn 956 955 957 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                (plus:DI (reg/f:DI 5 di [orig:200 f._accession._M_dataplus._M_p ] [200])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUAL (plus:DI (mem/s/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -112 [0xffffffffffffff90])) [32 f._accession._M_dataplus._M_p+0 S8 A128])
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(debug_insn 957 956 958 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI this (reg/f:DI 5 di [orig:65 D.42287 ] [65])) -1 (nil))

(debug_insn 958 957 959 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (var_location:DI __a (plus:DI (reg/f:DI 7 sp)
        (const_int 134 [0x86]))) -1 (nil))

(debug_insn 959 958 960 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)) -1 (nil))

(insn 960 959 961 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 3 bx [orig:75 D.42125 ] [75])
            (reg/f:DI 5 di [orig:65 D.42287 ] [65]))) 2 {cmpdi_1_insn_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f4876833280 _S_empty_rep_storage>)
            (reg/f:DI 5 di [orig:65 D.42287 ] [65]))
        (nil)))

(jump_insn 961 960 962 93 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:232 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1225)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 93 -> ( 94 99)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  94 [0.0%]  (fallthru)
;; Succ edge  99 [100.0%]  (dfs_back)

;; Start of basic block ( 93) -> 94
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

;; Pred edge  93 [0.0%]  (fallthru)
(note 962 961 963 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(debug_insn 963 962 964 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI D.4294967118 (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 964 963 965 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:DI __mem (debug_expr:DI D#178)) -1 (nil))

(debug_insn 965 964 966 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 966 965 967 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg/f:DI 0 ax [201])
        (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
        (nil)))

(insn 967 966 968 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [201])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_EQUAL (compare:CCZ (symbol_ref/i:DI ("_ZL22__gthrw_pthread_cancelm") [flags 0x1]  <function_decl 0x7f4876afbc00 __gthrw_pthread_cancel>)
            (const_int 0 [0x0]))
        (nil)))

(jump_insn 968 967 969 94 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 977)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 94 -> ( 95 96)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  95 [100.0%]  (fallthru)
;; Succ edge  96 [0.0%] 

;; Start of basic block ( 94) -> 95
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

;; Pred edge  94 [100.0%]  (fallthru)
(note 969 968 970 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(debug_insn 970 969 971 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:DI __mem (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
        (const_int 16 [0x10]))) -1 (nil))

(debug_insn 971 970 972 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:79 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 972 971 973 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (set (reg:SI 0 ax [202])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 973 972 1272 95 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:46 (parallel [
            (set (reg:SI 0 ax [orig:64 D.42319 ] [64])
                (unspec_volatile:SI [
                        (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                                (const_int 16 [0x10])) [-1 S4 A64])
                    ] 12))
            (set (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                        (const_int 16 [0x10])) [-1 S4 A64])
                (plus:SI (mem/v:SI (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                            (const_int 16 [0x10])) [-1 S4 A64])
                    (reg:SI 0 ax [202])))
            (clobber (reg:CC 17 flags))
        ]) 2083 {sync_old_addsi} (nil))

(jump_insn 1272 973 1273 95 (set (pc)
        (label_ref 985)) 638 {jump} (nil))
;; End of basic block 95 -> ( 97)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  97 [100.0%] 

(barrier 1273 1272 977)

;; Start of basic block ( 94) -> 96
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

;; Pred edge  94 [0.0%] 
(code_label 977 1273 978 96 721 "" [1 uses])

(note 978 977 979 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(debug_insn 979 978 980 96 (var_location:DI __mem (debug_expr:DI D#178)) -1 (nil))

(debug_insn 980 979 981 96 (var_location:SI __val (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 981 980 982 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (set (reg/v:SI 0 ax [orig:63 __result ] [63])
        (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])) 47 {*movsi_1} (nil))

(debug_insn 982 981 983 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:64 (var_location:SI __result (reg/v:SI 0 ax [orig:63 __result ] [63])) -1 (nil))

(insn 983 982 984 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (parallel [
            (set (reg:SI 1 dx [203])
                (plus:SI (reg/v:SI 0 ax [orig:63 __result ] [63])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (nil)))

(insn 984 983 985 96 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/atomicity.h:65 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:65 D.42287 ] [65])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (reg:SI 1 dx [203])) 47 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 0 ax [orig:63 __result ] [63])
            (const_int -1 [0xffffffffffffffff]))
        (nil)))
;; End of basic block 96 -> ( 97)
;; lr  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  97 [100.0%]  (fallthru)

;; Start of basic block ( 96 95) -> 97
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  96 [100.0%]  (fallthru)
;; Pred edge  95 [100.0%] 
(code_label 985 984 986 97 722 "" [1 uses])

(note 986 985 987 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(insn 987 986 988 97 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:63 __result ] [63])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 988 987 989 97 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:234 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1225)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 8089 [0x1f99])
        (nil)))
;; End of basic block 97 -> ( 98 99)
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  98 [19.1%]  (fallthru)
;; Succ edge  99 [80.9%]  (dfs_back)

;; Start of basic block ( 97) -> 98
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si]
;; live  kill	 17 [flags]

;; Pred edge  97 [19.1%]  (fallthru)
(note 989 988 990 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(insn 990 989 993 98 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (parallel [
            (set (reg/f:DI 4 si [204])
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_EQUIV (plus:DI (reg/f:DI 7 sp)
            (const_int 134 [0x86]))
        (nil)))

(call_insn 993 990 1225 98 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:236 (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep10_M_destroyERKSaIcE") [flags 0x41]  <function_decl 0x7f4876838400 _M_destroy>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 98 -> ( 99)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  99 [100.0%]  (fallthru)

;; Start of basic block ( 98 97 93 2) -> 99
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  98 [100.0%]  (fallthru)
;; Pred edge  97 [80.9%]  (dfs_back)
;; Pred edge  93 [100.0%]  (dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 1225 993 1224 99 752 "" [3 uses])

(note 1224 1225 1002 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1002 1224 1003 99 (var_location:DI this (reg/f:DI 41 r12 [orig:122 this ] [122])) -1 (nil))

(debug_insn 1003 1002 1004 99 Fasta_reader.cpp:33 (var_location:DI D.4294967295 (plus:DI (reg/f:DI 41 r12 [orig:122 this ] [122])
        (const_int 256 [0x100]))) -1 (nil))

(debug_insn 1004 1003 1005 99 Fasta_reader.cpp:33 (var_location:DI this (debug_expr:DI D#1)) -1 (nil))

(debug_insn 1005 1004 1006 99 (var_location:DI this (debug_expr:DI D#1)) -1 (nil))

(debug_insn 1006 1005 1007 99 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:128 (var_location:SI D.4294967109 (mem/s/j:SI (plus:DI (reg/f:DI 41 r12 [orig:122 this ] [122])
            (const_int 288 [0x120])) [0 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])) -1 (nil))

(debug_insn 1007 1006 1008 99 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:181 (var_location:SI __a (debug_expr:SI D#187)) -1 (nil))

(debug_insn 1008 1007 1009 99 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_ios.h:181 (var_location:SI __b (const_int 2 [0x2])) -1 (nil))

(debug_insn 1009 1008 1010 99 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/ios_base.h:163 (var_location:SI D.4294967108 (and:SI (mem/s/j:SI (plus:DI (reg/f:DI 41 r12 [orig:122 this ] [122])
                (const_int 288 [0x120])) [0 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S4 A64])
        (const_int 2 [0x2]))) -1 (nil))

(debug_insn 1010 1009 1012 99 Fasta_reader.cpp:33 (var_location:QI ret (eq:QI (debug_expr:SI D#188)
        (const_int 0 [0x0]))) -1 (nil))

(note 1012 1010 1013 99 NOTE_INSN_DELETED)

(note 1013 1012 1282 99 NOTE_INSN_DELETED)

(insn 1282 1013 1015 99 Fasta_reader.cpp:78 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (mem/s:QI (plus:DI (reg/f:DI 41 r12 [orig:122 this ] [122])
                        (const_int 288 [0x120])) [16 <variable>._filereader.D.23417.D.18600._M_streambuf_state+0 S1 A64])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 367 {*testqi_1_maybe_si} (nil))

(jump_insn 1015 1282 1274 99 Fasta_reader.cpp:78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 1011)
            (pc))) 617 {*jcc_1} (expr_list:REG_BR_PROB (const_int 9800 [0x2648])
        (nil)))
;; End of basic block 99 -> ( 3 100)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]


;; Succ edge  3 [98.0%] 
;; Succ edge  100 [2.0%]  (fallthru,loop_exit)

;; Start of basic block ( 99) -> 100
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 42 [r13]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp] 42 [r13]
;; live  gen 	
;; live  kill	

;; Pred edge  99 [2.0%]  (fallthru,loop_exit)
(note 1274 1015 1276 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1276 1274 1277 100 (set (pc)
        (label_ref 1275)) 638 {jump} (nil))
;; End of basic block 100 -> ( 106)
;; lr  out 	 7 [sp] 42 [r13]
;; live  out 	 7 [sp] 42 [r13]


;; Succ edge  106 [100.0%] 

(barrier 1277 1276 1189)

;; Start of basic block ( 3) -> 101
;; bb 101 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 101 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx]
;; live  in  	 7 [sp] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx]
;; live  kill	

;; Pred edge  3 (ab,abcall,eh,loop_exit)
(code_label/s 1189 1277 1192 101 749 "" [1 uses])

(note 1192 1189 1190 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(insn 1190 1192 1019 101 (set (reg/f:DI 3 bx [orig:146 save_eptr.205 ] [146])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))
;; End of basic block 101 -> ( 102)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; live  out 	 3 [bx] 7 [sp] 42 [r13]


;; Succ edge  102 [100.0%]  (fallthru)

;; Start of basic block ( 101 80) -> 102
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 16 [argp] 42 [r13]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13]
;; live  gen 	 4 [si] 5 [di]
;; live  kill	

;; Pred edge  101 [100.0%]  (fallthru)
;; Pred edge  80 [100.0%] 
(code_label/s 1019 1190 1020 102 731 "" [2 uses])

(note 1020 1019 1023 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1023 1020 1024 102 Fasta_reader.cpp:86 (var_location:DI this (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 1024 1023 1025 102 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_map.h:87 (var_location:DI this (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(debug_insn 1025 1024 1026 102 (var_location:DI this (reg/f:DI 42 r13 [orig:121 <result> ] [121])) -1 (nil))

(insn 1026 1025 1028 102 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (set (reg/f:DI 4 si [orig:207 <variable>._M_t._M_impl._M_header._M_parent ] [207])
        (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                (const_int 16 [0x10])) [21 <variable>._M_t._M_impl._M_header._M_parent+0 S8 A64])) 89 {*movdi_1_rex64} (expr_list:REG_EQUIV (mem/s/f:DI (plus:DI (reg/f:DI 42 r13 [orig:121 <result> ] [121])
                (const_int 16 [0x10])) [21 <variable>._M_t._M_impl._M_header._M_parent+0 S8 A64])
        (nil)))

(insn 1028 1026 1029 102 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [orig:121 <result> ] [121])) 89 {*movdi_1_rex64} (nil))

(call_insn 1029 1028 1278 102 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (call (mem:QI (symbol_ref/i:DI ("_ZNSt8_Rb_treeISsSt4pairIKSsSsESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x1]  <function_decl 0x7f48757adb00 _M_erase>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_EH_REGION (const_int 25 [0x19])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))
;; End of basic block 102 -> ( 103 104)
;; lr  out 	 3 [bx] 7 [sp] 16 [argp]
;; live  out 	 3 [bx] 7 [sp]


;; Succ edge  103 [100.0%]  (fallthru)
;; Succ edge  104 (ab,abcall,eh)

;; Start of basic block ( 102) -> 103
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  102 [100.0%]  (fallthru)
(note 1278 1029 1280 103 [bb 103] NOTE_INSN_BASIC_BLOCK)

(jump_insn 1280 1278 1281 103 (set (pc)
        (label_ref 1279)) 638 {jump} (nil))
;; End of basic block 103 -> ( 105)
;; lr  out 	 3 [bx] 7 [sp]
;; live  out 	 3 [bx] 7 [sp]


;; Succ edge  105 [100.0%] 

(barrier 1281 1280 1161)

;; Start of basic block ( 102) -> 104
;; bb 104 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 104 artificial_uses: { u-1(7){ }u-1(16){ }}
;; lr  in  	 7 [sp] 16 [argp]
;; lr  use 	 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 5 [di]
;; live  kill	

;; Pred edge  102 (ab,abcall,eh)
(code_label/s 1161 1281 1164 104 742 "" [1 uses])

(note 1164 1161 1162 104 [bb 104] NOTE_INSN_BASIC_BLOCK)

(insn 1162 1164 1032 104 (set (reg/f:DI 3 bx [orig:146 save_eptr.205 ] [146])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (nil))

(note/s 1032 1162 1036 104 "" NOTE_INSN_DELETED_LABEL 733)

(debug_insn 1036 1032 1037 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (var_location:DI D.4294967260 (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1037 1036 1038 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (var_location:DI this (debug_expr:DI D#36)) -1 (nil))

(debug_insn 1038 1037 1039 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:427 (var_location:DI D.4294967286 (debug_expr:DI D#36)) -1 (nil))

(debug_insn 1039 1038 1040 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:427 (var_location:DI this (debug_expr:DI D#10)) -1 (nil))

(debug_insn 1040 1039 1143 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#10)) -1 (nil))

(insn 1143 1040 1144 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:146 save_eptr.205 ] [146])) 89 {*movdi_1_rex64} (nil))

(call_insn 1144 1143 1048 104 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 104 -> ()
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]



(barrier 1048 1144 1279)

;; Start of basic block ( 103) -> 105
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp]
;; live  gen 	 5 [di]
;; live  kill	

;; Pred edge  103 [100.0%] 
(code_label 1279 1048 1140 105 755 "" [1 uses])

(note 1140 1279 1055 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1055 1140 1056 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (var_location:DI D.4294967259 (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 1056 1055 1057 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (var_location:DI this (debug_expr:DI D#37)) -1 (nil))

(debug_insn 1057 1056 1058 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:427 (var_location:DI D.4294967286 (debug_expr:DI D#37)) -1 (nil))

(debug_insn 1058 1057 1059 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:427 (var_location:DI this (debug_expr:DI D#10)) -1 (nil))

(debug_insn 1059 1058 1158 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (debug_expr:DI D#10)) -1 (nil))

(insn 1158 1059 1159 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:146 save_eptr.205 ] [146])) 89 {*movdi_1_rex64} (nil))

(call_insn 1159 1158 1063 105 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:614 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 105 -> ()
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]



(barrier 1063 1159 1275)

;; Start of basic block ( 100) -> 106
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 42 [r13]
;; lr  use 	 7 [sp] 42 [r13]
;; lr  def 	 0 [ax]
;; live  in  	 7 [sp] 42 [r13]
;; live  gen 	 0 [ax]
;; live  kill	

;; Pred edge  100 [100.0%] 
(code_label 1275 1063 1141 106 754 "" [1 uses])

(note 1141 1275 1070 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(insn 1070 1141 1076 106 Fasta_reader.cpp:87 (set (reg/i:DI 0 ax)
        (reg/f:DI 42 r13 [orig:121 <result> ] [121])) 89 {*movdi_1_rex64} (nil))

(insn 1076 1070 1308 106 Fasta_reader.cpp:87 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 106 -> ( 1)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 1308 1076 0 NOTE_INSN_DELETED)

