

================================================================
== Vitis HLS Report for 'load_tile_mm_Pipeline_InputTileHread_InputTileWread'
================================================================
* Date:           Tue Oct 21 14:52:18 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      157|    71302|  1.570 us|  0.713 ms|  157|  71302|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- InputTileHread_InputTileWread  |      155|    71300|        13|          1|          1|  144 ~ 71289|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%px = alloca i32 1"   --->   Operation 16 'alloca' 'px' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 17 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 19 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w0_cast2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0_cast2"   --->   Operation 20 'read' 'w0_cast2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln67_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln67"   --->   Operation 21 'read' 'select_ln67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_ln50_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln50"   --->   Operation 22 'read' 'add_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bound_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %bound"   --->   Operation 23 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln55_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln55"   --->   Operation 24 'read' 'add_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln55_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln55"   --->   Operation 25 'read' 'sext_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln67_215 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln67_2"   --->   Operation 26 'read' 'add_ln67_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w0_cast2_cast = zext i8 %w0_cast2_read"   --->   Operation 27 'zext' 'w0_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln55_cast = sext i10 %sext_ln55_read"   --->   Operation 28 'sext' 'sext_ln55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%select_ln67_cast = sext i3 %select_ln67_read"   --->   Operation 29 'sext' 'select_ln67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln67_cast_cast = zext i5 %select_ln67_cast"   --->   Operation 30 'zext' 'select_ln67_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_20, i32 0, i32 0, void @empty_17, i32 0, i32 65025, void @empty_39, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %py"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %px"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 39 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %py_1" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 41 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i9 %py_1" [src/srcnn.cpp:55->src/srcnn.cpp:762]   --->   Operation 42 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln55_1 = add i11 %sext_ln55_cast, i11 %zext_ln50" [src/srcnn.cpp:55->src/srcnn.cpp:762]   --->   Operation 43 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln56 = add i10 %add_ln55_read, i10 %zext_ln55" [src/srcnn.cpp:56->src/srcnn.cpp:762]   --->   Operation 44 'add' 'add_ln56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln55_1, i32 10" [src/srcnn.cpp:56->src/srcnn.cpp:762]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.40ns)   --->   "%iy = select i1 %tmp, i10 0, i10 %add_ln56" [src/srcnn.cpp:56->src/srcnn.cpp:762]   --->   Operation 46 'select' 'iy' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i10 %iy" [src/srcnn.cpp:55->src/srcnn.cpp:762]   --->   Operation 47 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_ugt  i10 %iy, i10 254" [src/srcnn.cpp:57->src/srcnn.cpp:762]   --->   Operation 48 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.39ns)   --->   "%iy_1 = select i1 %icmp_ln57, i8 254, i8 %trunc_ln55" [src/srcnn.cpp:57->src/srcnn.cpp:762]   --->   Operation 49 'select' 'iy_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.86ns)   --->   "%icmp_ln50 = icmp_eq  i17 %indvar_flatten_load, i17 %bound_read" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 50 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 71289, i64 0"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.86ns)   --->   "%add_ln50_1 = add i17 %indvar_flatten_load, i17 1" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 52 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc26.loopexit.i, void %load_tile_mm.exit.exitStub" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 53 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%px_load = load i9 %px" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 54 'load' 'px_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.77ns)   --->   "%add_ln50_2 = add i9 %py_1, i9 1" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 55 'add' 'add_ln50_2' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.77ns)   --->   "%icmp_ln60 = icmp_eq  i9 %px_load, i9 %add_ln50_read" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 56 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.39ns)   --->   "%select_ln50 = select i1 %icmp_ln60, i9 0, i9 %px_load" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 57 'select' 'select_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln50_1 = select i1 %icmp_ln60, i9 %add_ln50_2, i9 %py_1" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 58 'select' 'select_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i9 %select_ln50_1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 59 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln67_3 = add i10 %select_ln67_cast_cast, i10 %zext_ln67_3" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 60 'add' 'add_ln67_3' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln67 = shl i10 %add_ln67_3, i10 3" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 61 'shl' 'shl_ln67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln67_3 = shl i10 %add_ln67_3, i10 1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 62 'shl' 'shl_ln67_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i10 %shl_ln67, i10 %shl_ln67_3" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 63 'add' 'add_ln67_4' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i9 %add_ln50_2" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 64 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i9 %add_ln50_2" [src/srcnn.cpp:55->src/srcnn.cpp:762]   --->   Operation 65 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln55_2 = add i11 %sext_ln55_cast, i11 %zext_ln50_1" [src/srcnn.cpp:55->src/srcnn.cpp:762]   --->   Operation 66 'add' 'add_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.78ns)   --->   "%add_ln56_1 = add i10 %add_ln55_read, i10 %zext_ln55_1" [src/srcnn.cpp:56->src/srcnn.cpp:762]   --->   Operation 67 'add' 'add_ln56_1' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln55_2, i32 10" [src/srcnn.cpp:56->src/srcnn.cpp:762]   --->   Operation 68 'bitselect' 'tmp_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.40ns)   --->   "%select_ln56 = select i1 %tmp_4, i10 0, i10 %add_ln56_1" [src/srcnn.cpp:56->src/srcnn.cpp:762]   --->   Operation 69 'select' 'select_ln56' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_2)   --->   "%trunc_ln55_1 = trunc i10 %select_ln56" [src/srcnn.cpp:55->src/srcnn.cpp:762]   --->   Operation 70 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%icmp_ln57_1 = icmp_ugt  i10 %select_ln56, i10 254" [src/srcnn.cpp:57->src/srcnn.cpp:762]   --->   Operation 71 'icmp' 'icmp_ln57_1' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_2)   --->   "%select_ln57 = select i1 %icmp_ln57_1, i8 254, i8 %trunc_ln55_1" [src/srcnn.cpp:57->src/srcnn.cpp:762]   --->   Operation 72 'select' 'select_ln57' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln50_2 = select i1 %icmp_ln60, i8 %select_ln57, i8 %iy_1" [src/srcnn.cpp:50->src/srcnn.cpp:762]   --->   Operation 73 'select' 'select_ln50_2' <Predicate = (!icmp_ln50)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %select_ln50" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 74 'zext' 'zext_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i9 %select_ln50" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 75 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.14ns)   --->   "%mul_ln60 = mul i19 %zext_ln60_1, i19 683" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 76 'mul' 'mul_ln60' <Predicate = (!icmp_ln50)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln60, i32 11, i32 18" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 77 'partselect' 'tmp_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i8 %tmp_5" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 78 'zext' 'zext_ln67_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln67_5 = add i10 %add_ln67_4, i10 %zext_ln67_4" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 79 'add' 'add_ln67_5' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [13/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 80 'urem' 'urem_ln60' <Predicate = (!icmp_ln50)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln64 = add i9 %w0_cast2_cast, i9 506" [src/srcnn.cpp:64->src/srcnn.cpp:762]   --->   Operation 81 'add' 'add_ln64' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i9 %add_ln64" [src/srcnn.cpp:64->src/srcnn.cpp:762]   --->   Operation 82 'sext' 'sext_ln64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i9 %select_ln50" [src/srcnn.cpp:64->src/srcnn.cpp:762]   --->   Operation 83 'zext' 'zext_ln64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i9 %add_ln64" [src/srcnn.cpp:64->src/srcnn.cpp:762]   --->   Operation 84 'sext' 'sext_ln64_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln64_1 = add i11 %sext_ln64, i11 %zext_ln60" [src/srcnn.cpp:64->src/srcnn.cpp:762]   --->   Operation 85 'add' 'add_ln64_1' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.77ns)   --->   "%add_ln65 = add i10 %sext_ln64_1, i10 %zext_ln64" [src/srcnn.cpp:65->src/srcnn.cpp:762]   --->   Operation 86 'add' 'add_ln65' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln64_1, i32 10" [src/srcnn.cpp:65->src/srcnn.cpp:762]   --->   Operation 87 'bitselect' 'tmp_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.40ns)   --->   "%ix = select i1 %tmp_6, i10 0, i10 %add_ln65" [src/srcnn.cpp:65->src/srcnn.cpp:762]   --->   Operation 88 'select' 'ix' <Predicate = (!icmp_ln50)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.78ns)   --->   "%icmp_ln66 = icmp_ugt  i10 %ix, i10 254" [src/srcnn.cpp:66->src/srcnn.cpp:762]   --->   Operation 89 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln50_2, i10 0" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 90 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i18 %shl_ln" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 91 'zext' 'zext_ln67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln67_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln50_2, i2 0" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 92 'bitconcatenate' 'shl_ln67_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i10 %shl_ln67_1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 93 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln67 = sub i19 %zext_ln67, i19 %zext_ln67_1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 94 'sub' 'sub_ln67' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i10 %ix" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 95 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.39ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i8 254, i8 %trunc_ln67" [src/srcnn.cpp:66->src/srcnn.cpp:762]   --->   Operation 96 'select' 'select_ln66' <Predicate = (!icmp_ln50)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln67_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln66, i2 0" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 97 'bitconcatenate' 'shl_ln67_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i10 %shl_ln67_2" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 98 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln67 = add i19 %sub_ln67, i19 %zext_ln67_2" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 99 'add' 'add_ln67' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i19 %add_ln67" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 100 'sext' 'sext_ln67' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.08ns)   --->   "%add_ln67_1 = add i64 %sext_ln67, i64 %input_ftmap_read" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 101 'add' 'add_ln67_1' <Predicate = (!icmp_ln50)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_1, i32 2, i32 63" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 102 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i62 %trunc_ln9" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 103 'sext' 'sext_ln67_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln67_1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 104 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.77ns)   --->   "%add_ln60 = add i9 %select_ln50, i9 1" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 105 'add' 'add_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln60 = store i17 %add_ln50_1, i17 %indvar_flatten" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 106 'store' 'store_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_2 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln60 = store i9 %select_ln50_1, i9 %py" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 107 'store' 'store_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln60 = store i9 %add_ln60, i9 %px" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 108 'store' 'store_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.body10.i" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 109 'br' 'br_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 110 [12/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 110 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 111 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 112 [11/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 112 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 113 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 114 [10/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 114 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 115 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 116 [9/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 116 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 117 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 118 [8/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 118 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 119 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 120 [7/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 120 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 121 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 122 [6/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 122 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 123 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 124 [5/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 124 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 125 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 126 [4/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 126 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_in_addr" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 127 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.53>
ST_12 : Operation 128 [3/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 128 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.53>
ST_13 : Operation 129 [2/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 129 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 147 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.76>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @InputTileHread_InputTileWread_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [src/srcnn.cpp:62->src/srcnn.cpp:762]   --->   Operation 131 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 132 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln67_5 = zext i10 %add_ln67_5" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 133 'zext' 'zext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln67_5" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 134 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln67_5" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 135 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln67_5" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 136 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/13] (1.53ns)   --->   "%urem_ln60 = urem i9 %select_ln50, i9 3" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 137 'urem' 'urem_ln60' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i2 %urem_ln60" [src/srcnn.cpp:60->src/srcnn.cpp:762]   --->   Operation 138 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast i32 %gmem_in_addr_read" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 139 'bitcast' 'bitcast_ln67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.73ns)   --->   "%switch_ln67 = switch i2 %trunc_ln60, void %arrayidx2532.case.2.i, i2 0, void %arrayidx2532.case.0.i, i2 1, void %arrayidx2532.case.1.i" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 140 'switch' 'switch_ln67' <Predicate = true> <Delay = 0.73>
ST_14 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 %bitcast_ln67, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 141 'store' 'store_ln67' <Predicate = (trunc_ln60 == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 142 'br' 'br_ln67' <Predicate = (trunc_ln60 == 1)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 %bitcast_ln67, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 143 'store' 'store_ln67' <Predicate = (trunc_ln60 == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 144 'br' 'br_ln67' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 %bitcast_ln67, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 145 'store' 'store_ln67' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:67->src/srcnn.cpp:762]   --->   Operation 146 'br' 'br_ln67' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [15]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [32]  (0.427 ns)

 <State 2>: 5.313ns
The critical path consists of the following:
	'load' operation ('px_load', src/srcnn.cpp:60->src/srcnn.cpp:762) on local variable 'px' [53]  (0.000 ns)
	'icmp' operation ('icmp_ln60', src/srcnn.cpp:60->src/srcnn.cpp:762) [56]  (0.776 ns)
	'select' operation ('select_ln50', src/srcnn.cpp:50->src/srcnn.cpp:762) [57]  (0.398 ns)
	'add' operation ('add_ln65', src/srcnn.cpp:65->src/srcnn.cpp:762) [93]  (0.776 ns)
	'select' operation ('ix', src/srcnn.cpp:65->src/srcnn.cpp:762) [95]  (0.403 ns)
	'icmp' operation ('icmp_ln66', src/srcnn.cpp:66->src/srcnn.cpp:762) [96]  (0.787 ns)
	'select' operation ('select_ln66', src/srcnn.cpp:66->src/srcnn.cpp:762) [103]  (0.393 ns)
	'add' operation ('add_ln67', src/srcnn.cpp:67->src/srcnn.cpp:762) [106]  (0.695 ns)
	'add' operation ('add_ln67_1', src/srcnn.cpp:67->src/srcnn.cpp:762) [108]  (1.085 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:67->src/srcnn.cpp:762) on port 'gmem_in' (src/srcnn.cpp:67->src/srcnn.cpp:762) [112]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:67->src/srcnn.cpp:762) on port 'gmem_in' (src/srcnn.cpp:67->src/srcnn.cpp:762) [112]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:67->src/srcnn.cpp:762) on port 'gmem_in' (src/srcnn.cpp:67->src/srcnn.cpp:762) [112]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:67->src/srcnn.cpp:762) on port 'gmem_in' (src/srcnn.cpp:67->src/srcnn.cpp:762) [112]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:67->src/srcnn.cpp:762) on port 'gmem_in' (src/srcnn.cpp:67->src/srcnn.cpp:762) [112]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:67->src/srcnn.cpp:762) on port 'gmem_in' (src/srcnn.cpp:67->src/srcnn.cpp:762) [112]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:67->src/srcnn.cpp:762) on port 'gmem_in' (src/srcnn.cpp:67->src/srcnn.cpp:762) [112]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:67->src/srcnn.cpp:762) on port 'gmem_in' (src/srcnn.cpp:67->src/srcnn.cpp:762) [112]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_in_addr_read', src/srcnn.cpp:67->src/srcnn.cpp:762) on port 'gmem_in' (src/srcnn.cpp:67->src/srcnn.cpp:762) [113]  (7.300 ns)

 <State 12>: 1.531ns
The critical path consists of the following:
	'urem' operation ('urem_ln60', src/srcnn.cpp:60->src/srcnn.cpp:762) [86]  (1.531 ns)

 <State 13>: 1.531ns
The critical path consists of the following:
	'urem' operation ('urem_ln60', src/srcnn.cpp:60->src/srcnn.cpp:762) [86]  (1.531 ns)

 <State 14>: 2.768ns
The critical path consists of the following:
	'urem' operation ('urem_ln60', src/srcnn.cpp:60->src/srcnn.cpp:762) [86]  (1.531 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
