# ğŸ“Œ Verilog Verification Automation Tool

![GitHub repo size](https://img.shields.io/github/repo-size/goeun-oh/Verilog-verification-automation-tool)
![GitHub last commit](https://img.shields.io/github/last-commit/goeun-oh/Verilog-verification-automation-tool)
![GitHub contributors](https://img.shields.io/github/contributors/goeun-oh/Verilog-verification-automation-tool)

## ğŸ“– í”„ë¡œì íŠ¸ ì†Œê°œ
ì´ í”„ë¡œì íŠ¸ëŠ” **Verilog ì—°ì‚° ê²°ê³¼ë¥¼ ìë™ìœ¼ë¡œ ê²€ì¦í•˜ëŠ” Python ê¸°ë°˜ì˜ ë„êµ¬**ì…ë‹ˆë‹¤.  
Pythonì—ì„œ Full Adder ì—°ì‚°ì„ ìˆ˜í–‰í•œ ê²°ê³¼ì™€ Verilog ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ê²€ì¦í•˜ëŠ” ìë™í™” ì‹œìŠ¤í…œì„ êµ¬í˜„í•˜ì˜€ìŠµë‹ˆë‹¤.
<br>

## ğŸ”§ ì£¼ìš” ê¸°ëŠ¥
âœ… **Verilog ìë™ ê²€ì¦** - Pythonì„ ì´ìš©í•˜ì—¬ Verilog ì‹œë®¬ë ˆì´ì…˜ì„ ìë™í™”  
âœ… **ëœë¤ ì…ë ¥ê°’ ìƒì„±** - ë‹¤ì–‘í•œ ì…ë ¥ ì¡°í•©ì„ ìë™ ìƒì„±  
âœ… **ê²°ê³¼ ë¹„êµ ë° ë¡œê·¸ ì €ì¥** - ì˜ˆì¸¡ê°’ê³¼ ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ë¡œê·¸ë¡œ ê¸°ë¡  
âœ… **ìœ ë‹› í…ŒìŠ¤íŠ¸ ì§€ì›** - ë‹¤ì–‘í•œ í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ë¥¼ ì„¤ì •í•˜ì—¬ ê²€ì¦  
<br>


## ğŸ—ï¸ íŒ€ì› ì—­í•  ë¶„ë‹´
### **ğŸ”¹ 1ï¸âƒ£ Verilog ì„¤ê³„**
**ğŸ› ï¸ ì–‘ì§€í›ˆ**: 
- Verilogë¥¼ ê¸°ë°˜ìœ¼ë¡œ Full Adder ì„¤ê³„ & ì‹œë®¬ë ˆì´ì…˜ (`adder.v`)
- input.txt ì˜ dataë¥¼ inputìœ¼ë¡œ í•˜ê³ , ë„ì¶œëœ outputì„ `verilog_output.txt`ì— ê¸°ë¡í•˜ëŠ” testbench ì‘ì„± ( `adder_tb.v`)

### **ğŸ”¹ 2ï¸âƒ£ Python ì…ë ¥ ìƒì„±**
**ğŸ’» ìœ ìŠ¹ìš°**: 
- random inputì„ ìƒì„±í•˜ì—¬ `input.txt`ì— ê¸°ë¡í•˜ëŠ” Python í”„ë¡œê·¸ë¨ ì‘ì„± (`generate_input.py`)
- Python outputê³¼ Verilog ouptutì„ ë¹„êµí•œ í›„ ì¼ì¹˜ ì—¬ë¶€ë¥¼ csv íŒŒì¼ í˜•ì‹ìœ¼ë¡œ ê¸°ë¡í•˜ëŠ” Python íŒŒì¼ ì‘ì„± (`txt_to_csv.py`)

### **ğŸ”¹ 3ï¸âƒ£ ê²°ê³¼ ê²€ì¦ & ì˜¤ë¥˜ ê°ì§€**
**ğŸ” ì˜¤ê³ ì€**:
- **í”„ë¡œì íŠ¸ ì´ê´„**
- Python ê¸°ë°˜ ê²°ê³¼ ë„ì¶œ ë° Verilog Outputê³¼ ë¹„êµ (`run_python_adder.py`, `compare_files.py`)
- Git Actionì„ í™œìš©í•œ ìë™í™” ìŠ¤í¬ë¦½íŠ¸ ì‘ì„± (`github/workflows/verilog_verification.yml`)

### **ğŸ”¹ 4ï¸âƒ£ í…ŒìŠ¤íŠ¸ ìë™í™” ë° í”„ë¡œì íŠ¸ ìµœì í™”**
- **ğŸš€ ìœ ì§„ëª¨**:  
<br>


# ğŸ“‚ íŒŒì¼ êµ¬ì¡° (feature/result_verification)
ğŸ“¦ Verilog-verification-automation-tool <br>
 â”£ ğŸ“œ `README.md`                 # ì „ì²´ í”„ë¡œì íŠ¸ ì„¤ëª… íŒŒì¼

 ğŸ”¹ Verilog ì½”ë“œ <br>
 â”£ ğŸ“œ `adder.v`                   # Verilog Full Adder ì½”ë“œ <br>
 â”£ ğŸ“œ `adder_tb.v`                # Verilog Testbench <br>
 â”£ ğŸ“œ `verilog_output.txt`        # Verilog ì‹¤í–‰ ê²°ê³¼ ì €ì¥

ğŸ”¹ ì…ë ¥ ë°ì´í„° ìƒì„± <br>
 â”£ ğŸ“œ `generate_input.py`         # random inputì„ ìƒì„±í•˜ì—¬ input.txt ì— ì €ì¥ <br>
 â”£ ğŸ“œ `input.txt`                 # Full Adder í…ŒìŠ¤íŠ¸ ì…ë ¥ê°’


ğŸ”¹ Python ì—°ì‚° ë° ê²°ê³¼ ì €ì¥ <br>
 â”£ ğŸ“œ `run_python_adder.py`      # Pythonì—ì„œ Full Adder ì‹¤í–‰ ë° ê²°ê³¼ ì €ì¥ <br>
 â”£ ğŸ“œ `python_output.txt`         # Python ì—°ì‚° ê²°ê³¼ ì €ì¥

ğŸ”¹ ê²°ê³¼ ë¹„êµ ë° ê²€ì¦ <br>
 â”£ ğŸ“œ `compare_files.py`          # Pythonê³¼ Verilog ê²°ê³¼ ë¹„êµ ìŠ¤í¬ë¦½íŠ¸ <br>
 â”£ ğŸ“œ `txt_to_csv.py`             # compare_files.pyì˜ ê²°ê³¼ë¥¼ csv í˜•ì‹ìœ¼ë¡œ ì €ì¥ 
<br>

# ğŸ“Œ í”„ë¡œì íŠ¸ ë³€ê²½ ê¸°ë¡
ğŸ”¹ ìµœì‹  ë³€ê²½ ì‚¬í•­ì€ ì•„ë˜ì—ì„œ í™•ì¸í•˜ì„¸ìš”!  
ğŸ“Œ **[CHANGELOG.md (develop branch)](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/develop/CHANGELOG.md)**

