

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>bsg_mem Circuit Library &mdash; BasejumpDoc  documentation</title>
  

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />

  
  
  
  

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/language_data.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="bsg_misc Circuit Library" href="bsg_misc.html" />
    <link rel="prev" title="bsg_dataflow Circuit Library" href="bsg_dataflow.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home" alt="Documentation Home"> BasejumpDoc
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="bsg_dataflow.html">bsg_dataflow Circuit Library</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">bsg_mem Circuit Library</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#memory">memory</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-cam-1r1w">bsg_cam_1r1w</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-cam-1r1w-replacement">bsg_cam_1r1w_replacement</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-cam-1r1w-sync">bsg_cam_1r1w_sync</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-cam-1r1w-sync-unmanaged">bsg_cam_1r1w_sync_unmanaged</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-cam-1r1w-tag-array">bsg_cam_1r1w_tag_array</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-cam-1r1w-unmanaged">bsg_cam_1r1w_unmanaged</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1r1w">bsg_mem_1r1w</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1r1w-one-hot">bsg_mem_1r1w_one_hot</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1r1w-sync">bsg_mem_1r1w_sync</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1r1w-sync-mask-write-bit">bsg_mem_1r1w_sync_mask_write_bit</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1r1w-sync-mask-write-bit-synth">bsg_mem_1r1w_sync_mask_write_bit_synth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1r1w-sync-mask-write-var">bsg_mem_1r1w_sync_mask_write_var</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1rw-sync-synth">bsg_mem_1rw_sync_synth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1r1w-synth">bsg_mem_1r1w_synth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1rw-sync">bsg_mem_1rw_sync</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1rw-sync-banked">bsg_mem_1rw_sync_banked</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1rw-sync-mask-write-bit">bsg_mem_1rw_sync_mask_write_bit</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1rw-sync-mask-write-bit-banked">bsg_mem_1rw_sync_mask_write_bit_banked</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1rw-sync-mask-write-bit-synth">bsg_mem_1rw_sync_mask_write_bit_synth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1rw-sync-mask-write-byte">bsg_mem_1rw_sync_mask_write_byte</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1rw-sync-mask-write-byte-banked">bsg_mem_1rw_sync_mask_write_byte_banked</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1rw-sync-mask-write-byte-synth">bsg_mem_1rw_sync_mask_write_byte_synth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-1rw-sync-mask-write-var">bsg_mem_1rw_sync_mask_write_var</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-2r1w">bsg_mem_2r1w</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-2r1w-sync">bsg_mem_2r1w_sync</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-2r1w-sync-synth">bsg_mem_2r1w_sync_synth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-2r1w-synth">bsg_mem_2r1w_synth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-3r1w">bsg_mem_3r1w</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-3r1w-sync">bsg_mem_3r1w_sync</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-3r1w-sync-synth">bsg_mem_3r1w_sync_synth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-3r1w-synth">bsg_mem_3r1w_synth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-banked-crossbar">bsg_mem_banked_crossbar</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mem-multiport">bsg_mem_multiport</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-nonsynth-mem-1r1w-sync-dma">bsg_nonsynth_mem_1r1w_sync_dma</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-nonsynth-mem-1r1w-sync-mask-write-byte-dma">bsg_nonsynth_mem_1r1w_sync_mask_write_byte_dma</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-nonsynth-mem-1rw-sync-assoc">bsg_nonsynth_mem_1rw_sync_assoc</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-nonsynth-mem-1rw-sync-mask-write-byte-assoc">bsg_nonsynth_mem_1rw_sync_mask_write_byte_assoc</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-nonsynth-mem-1rw-sync-mask-write-byte-dma">bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="bsg_misc.html">bsg_misc Circuit Library</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BasejumpDoc</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>bsg_mem Circuit Library</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/source/bsg_mem.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="bsg-mem-circuit-library">
<h1>bsg_mem Circuit Library<a class="headerlink" href="#bsg-mem-circuit-library" title="Permalink to this headline">¶</a></h1>
<div class="section" id="memory">
<h2>memory<a class="headerlink" href="#memory" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-cam-1r1w">
<h3>bsg_cam_1r1w<a class="headerlink" href="#bsg-cam-1r1w" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is an asynchronous read 1r1w content addressable memory module.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_nuke_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_tag_i</p></td>
<td><p>tag_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_data_i</p></td>
<td><p>data_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_tag_i</p></td>
<td><p>tag_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>r_data_o</p></td>
<td><p>data_width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>r_v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>internal signal bit width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>tag_width_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>data_width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>repl_scheme_p</p></td>
<td><p>select signal</p></td>
<td><p>“lru”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_cam_1r1w.jpg" src="source\image/bsg_cam_1r1w.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-cam-1r1w-replacement">
<h3>bsg_cam_1r1w_replacement<a class="headerlink" href="#bsg-cam-1r1w-replacement" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module maintains the replacement policy for an array of elements.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>read_v_i</p></td>
<td><p>els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>alloc_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>alloc_empty_i</p></td>
<td><p>els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>alloc_v_o</p></td>
<td><p>els_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>internal signal bit width</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>scheme_p</p></td>
<td><p>select signal</p></td>
<td><p>“lru”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert (scheme_p == “lru”) else $error(“Only LRU scheme is currently supported”);</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_cam_1r1w_replacement.jpg" src="source\image/bsg_cam_1r1w_replacement.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-cam-1r1w-sync">
<h3>bsg_cam_1r1w_sync<a class="headerlink" href="#bsg-cam-1r1w-sync" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is synchnronous read 1r1w content addressable memory module.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_nuke_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_tag_i</p></td>
<td><p>tag_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_data_i</p></td>
<td><p>data_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_tag_i</p></td>
<td><p>tag_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>r_data_o</p></td>
<td><p>data_width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>r_v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>internal signal bit width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>tag_width_p</p></td>
<td><p>input data width</p></td>
<td><p>“lru”</p></td>
</tr>
<tr class="row-even"><td><p>data_width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>repl_scheme_p</p></td>
<td><p>select signal</p></td>
<td><p>“lru”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_cam_1r1w_sync.jpg" src="source\image/bsg_cam_1r1w_sync.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-cam-1r1w-sync-unmanaged">
<h3>bsg_cam_1r1w_sync_unmanaged<a class="headerlink" href="#bsg-cam-1r1w-sync-unmanaged" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is synchnronous read 1r1w content addressable memory module,and each entry has a tag and a data associated with it, and can be independently cleared and set.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_set_not_clear_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_tag_i</p></td>
<td><p>tag_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_data_i</p></td>
<td><p>data_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_tag_i</p></td>
<td><p>tag_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>r_data_o</p></td>
<td><p>data_width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>r_v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>tag_width_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>data_width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_cam_1r1w_sync_unmanaged.jpg" src="source\image/bsg_cam_1r1w_sync_unmanaged.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-cam-1r1w-tag-array">
<h3>bsg_cam_1r1w_tag_array<a class="headerlink" href="#bsg-cam-1r1w-tag-array" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is made for use in bsg_cams, managing the valids and tags for each entry.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_set_not_clear_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_tag_i</p></td>
<td><p>tag_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_data_i</p></td>
<td><p>data_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_tag_i</p></td>
<td><p>tag_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>w_empty_o</p></td>
<td><p>els_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>r_match_o</p></td>
<td><p>els_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>multiple_entries_p</p></td>
<td><p>assert signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert(multiple_entries_p || reset_i || $countones(r_match_o) &lt;= 1);</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_cam_1r1w_tag_array.jpg" src="source\image/bsg_cam_1r1w_tag_array.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-cam-1r1w-unmanaged">
<h3>bsg_cam_1r1w_unmanaged<a class="headerlink" href="#bsg-cam-1r1w-unmanaged" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is an asynchronous read 1r1w content addressable memory module, and Each entry has a tag and a data associated with it, and can be independently cleared and set.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_set_not_clear_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_tag_i</p></td>
<td><p>tag_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_data_i</p></td>
<td><p>data_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_tag_i</p></td>
<td><p>tag_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>w_empty_o</p></td>
<td><p>els_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>r_data_o</p></td>
<td><p>data_width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>r_v_o</p></td>
<td><p>els_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>tag_width_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>data_width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_cam_1r1w_unmanaged.jpg" src="source\image/bsg_cam_1r1w_unmanaged.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1r1w">
<h3>bsg_mem_1r1w<a class="headerlink" href="#bsg-mem-1r1w" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is 1 read-port and 1 write-port ram, and reads are asynchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>w_clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>w_reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>r_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal bit width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>none</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id1"><span class="problematic" id="id2">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert ((w_reset_i === ‘X) || (w_reset_i === 1’b1) || (w_addr_i &lt; els_p));
assert ((w_reset_i === ‘X) || (w_reset_i === 1’b1) || !(r_addr_i == w_addr_i &amp;&amp; w_v_i &amp;&amp; r_v_i &amp;&amp; !read_write_same_addr_p));</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1r1w.jpg" src="source\image/bsg_mem_1r1w.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1r1w-one-hot">
<h3>bsg_mem_1r1w_one_hot<a class="headerlink" href="#bsg-mem-1r1w-one-hot" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is 1 read-port and 1 write-port ram with a onehot address scheme.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>w_clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>w_reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_v_i</p></td>
<td><p>els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>r_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert ((w_reset_i === ‘X) || (w_reset_i === 1’b1) || $countones(w_v_i) &lt;= 1);
assert ((w_reset_i === ‘X) || (w_reset_i === 1’b1) || $countones(r_v_i) &lt;= 1);</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1r1w_one_hot.jpg" src="source\image/bsg_mem_1r1w_one_hot.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1r1w-sync">
<h3>bsg_mem_1r1w_sync<a class="headerlink" href="#bsg-mem-1r1w-sync" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is 1 read-port and 1 write-port ram, and reads are synchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>r_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 43%" />
<col style="width: 28%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id3"><span class="problematic" id="id4">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>disable_collision_warning_p</p></td>
<td><p>detection signal</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>enable_clock_gating_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert ((reset_i === ‘X) || (reset_i === 1’b1) || (w_addr_i &lt; els_p));
assert ((reset_i === ‘X) || (reset_i === 1’b1) || ~(r_addr_i == w_addr_i &amp;&amp; w_v_i &amp;&amp; r_v_i &amp;&amp; !read_write_same_addr_p &amp;&amp; !disable_collision_warning_p));</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1r1w_sync.jpg" src="source\image/bsg_mem_1r1w_sync.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1r1w-sync-mask-write-bit">
<h3>bsg_mem_1r1w_sync_mask_write_bit<a class="headerlink" href="#bsg-mem-1r1w-sync-mask-write-bit" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is 1 read-port and 1 write-port ram with mask, and reads are synchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_mask_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>r_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 43%" />
<col style="width: 28%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id5"><span class="problematic" id="id6">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>disable_collision_warning_p</p></td>
<td><p>detection signal</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>enable_clock_gating_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert ((reset_i === ‘X) || (reset_i === 1’b1) || (w_addr_i &lt; els_p));
assert ((reset_i === ‘X) || (reset_i === 1’b1) || (~(r_addr_i == w_addr_i &amp;&amp; w_v_i &amp;&amp; r_v_i &amp;&amp; !read_write_same_addr_p &amp;&amp; !disable_collision_warning_p)));</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1r1w_sync_mask_write_bit.jpg" src="source\image/bsg_mem_1r1w_sync_mask_write_bit.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1r1w-sync-mask-write-bit-synth">
<h3>bsg_mem_1r1w_sync_mask_write_bit_synth<a class="headerlink" href="#bsg-mem-1r1w-sync-mask-write-bit-synth" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is 1 read-port and 1 write-port ram with mask, and reads are synchronous. This is synth version.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_mask_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>r_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 43%" />
<col style="width: 28%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id7"><span class="problematic" id="id8">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>disable_collision_warning_p</p></td>
<td><p>detection signal</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1r1w_sync_mask_write_bit_synth.jpg" src="source\image/bsg_mem_1r1w_sync_mask_write_bit_synth.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1r1w-sync-mask-write-var">
<h3>bsg_mem_1r1w_sync_mask_write_var<a class="headerlink" href="#bsg-mem-1r1w-sync-mask-write-var" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is 1 read-port and 1 write-port ram, and reads are synchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_mask_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>r_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 43%" />
<col style="width: 28%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>chunk_size_lp</p></td>
<td><p>cycle range</p></td>
<td><p>width_p / mask_width_p</p></td>
</tr>
<tr class="row-even"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id9"><span class="problematic" id="id10">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>detection signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert ((reset_i === ‘X) || (reset_i === 1’b1) || (w_addr_i &lt; els_p));
assert ((reset_i === ‘X) || (reset_i === 1’b1) || ~(r_addr_i == w_addr_i &amp;&amp; w_v_i &amp;&amp; r_v_i &amp;&amp; !read_write_same_addr_p &amp;&amp; !disable_collision_warning_p));</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1r1w_sync_mask_write_var.jpg" src="source\image/bsg_mem_1r1w_sync_mask_write_var.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1rw-sync-synth">
<h3>bsg_mem_1rw_sync_synth<a class="headerlink" href="#bsg-mem-1rw-sync-synth" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is synchronous 1-port ram, and only one read or one write may be done per cycle.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 43%" />
<col style="width: 28%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>latch_last_read_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>cycle range</p></td>
<td><p><a href="#id11"><span class="problematic" id="id12">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert ( (v_i !== 1’b1) || (reset_i === ‘X) || (reset_i === 1’b1) || (addr_i &lt; els_p));</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1rw_sync_synth.jpg" src="source\image/bsg_mem_1rw_sync_synth.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1r1w-synth">
<h3>bsg_mem_1r1w_synth<a class="headerlink" href="#bsg-mem-1r1w-synth" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is 1 read-port, 1 write-port ram for synthesizable internal version, and reads are asynchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>w_clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>w_reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>w_data_i</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>r_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 43%" />
<col style="width: 28%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>None</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id13"><span class="problematic" id="id14">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1r1w_synth.jpg" src="source\image/bsg_mem_1r1w_synth.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1rw-sync">
<h3>bsg_mem_1rw_sync<a class="headerlink" href="#bsg-mem-1rw-sync" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is synchronous 1-port ram, and only one read or one write may be done per cycle.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 43%" />
<col style="width: 28%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>latch_last_read_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id15"><span class="problematic" id="id16">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>enable_clock_gating_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert ( (v_i !== 1’b1) || (reset_i === ‘X) || (reset_i === 1’b1) || (addr_i &lt; els_p));</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1rw_sync.jpg" src="source\image/bsg_mem_1rw_sync.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1rw-sync-banked">
<h3>bsg_mem_1rw_sync_banked<a class="headerlink" href="#bsg-mem-1rw-sync-banked" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module can be used for breaking a big SRAM block intosmaller blocks.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>latch_last_read_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>num_width_bank_p</p></td>
<td><p>cycle range</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>num_depth_bank_p</p></td>
<td><p>internal signal bit width</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input and output data width</p></td>
<td><p><a href="#id17"><span class="problematic" id="id18">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>bank_depth_lp</p></td>
<td><p>input data width</p></td>
<td><p>els_p/num_depth_bank_p</p></td>
</tr>
<tr class="row-odd"><td><p>bank_addr_width_lp</p></td>
<td><p>internal signal bit width</p></td>
<td><p><a href="#id19"><span class="problematic" id="id20">`</span></a>BSG_SAFE_CLOG2(bank_depth_lp)</p></td>
</tr>
<tr class="row-even"><td><p>depth_bank_idx_width_lp</p></td>
<td><p>internal signal bit width</p></td>
<td><p><a href="#id21"><span class="problematic" id="id22">`</span></a>BSG_SAFE_CLOG2(num_depth_bank_p)</p></td>
</tr>
<tr class="row-odd"><td><p>bank_width_lp</p></td>
<td><p>select signal</p></td>
<td><p>width_p/num_width_bank_p</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert(els_p % num_depth_bank_p == 0);
assert(width_p % num_width_bank_p == 0);</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1rw_sync_banked.jpg" src="source\image/bsg_mem_1rw_sync_banked.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1rw-sync-mask-write-bit">
<h3>bsg_mem_1rw_sync_mask_write_bit<a class="headerlink" href="#bsg-mem-1rw-sync-mask-write-bit" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a synchronous 1-port ram with mask, and only one read or one write may be done per cycle.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_mask_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>latch_last_read_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>enable_clock_gating_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id23"><span class="problematic" id="id24">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert ((reset_i === ‘X) || (reset_i === 1’b1) || (addr_i &lt; els_p));</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1rw_sync_mask_write_bit.jpg" src="source\image/bsg_mem_1rw_sync_mask_write_bit.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1rw-sync-mask-write-bit-banked">
<h3>bsg_mem_1rw_sync_mask_write_bit_banked<a class="headerlink" href="#bsg-mem-1rw-sync-mask-write-bit-banked" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<blockquote>
<div><p>This module can be used for breaking a big SRAM block into smaller blocks.</p>
</div></blockquote>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_mask_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>latch_last_read_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>num_width_bank_p</p></td>
<td><p>cycle range</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>num_depth_bank_p</p></td>
<td><p>internal signal bit width</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input and output data width</p></td>
<td><p><a href="#id25"><span class="problematic" id="id26">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>bank_depth_lp</p></td>
<td><p>input data width</p></td>
<td><p>els_p/num_depth_bank_p</p></td>
</tr>
<tr class="row-odd"><td><p>bank_addr_width_lp</p></td>
<td><p>internal signal bit width</p></td>
<td><p><a href="#id27"><span class="problematic" id="id28">`</span></a>BSG_SAFE_CLOG2(bank_depth_lp)</p></td>
</tr>
<tr class="row-even"><td><p>depth_bank_idx_width_lp</p></td>
<td><p>internal signal bit width</p></td>
<td><p><a href="#id29"><span class="problematic" id="id30">`</span></a>BSG_SAFE_CLOG2(num_depth_bank_p)</p></td>
</tr>
<tr class="row-odd"><td><p>bank_width_lp</p></td>
<td><p>select signal</p></td>
<td><p>width_p/num_width_bank_p</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert(els_p % num_depth_bank_p == 0);
assert(width_p % num_width_bank_p == 0);</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1rw_sync_mask_write_bit_banked.jpg" src="source\image/bsg_mem_1rw_sync_mask_write_bit_banked.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1rw-sync-mask-write-bit-synth">
<h3>bsg_mem_1rw_sync_mask_write_bit_synth<a class="headerlink" href="#bsg-mem-1rw-sync-mask-write-bit-synth" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<blockquote>
<div><p>This module is synchronous 1-port ram, and only one read or one write may be done per cycle.</p>
</div></blockquote>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_mask_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal bit width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>latch_last_read_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id31"><span class="problematic" id="id32">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1rw_sync_mask_write_bit_synth.jpg" src="source\image/bsg_mem_1rw_sync_mask_write_bit_synth.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1rw-sync-mask-write-byte">
<h3>bsg_mem_1rw_sync_mask_write_byte<a class="headerlink" href="#bsg-mem-1rw-sync-mask-write-byte" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<blockquote>
<div><p>This module is synchronous 1-port ram with mask, and only one read or one write may be done per cycle. For each bit sey in the mask, a byte is written.</p>
</div></blockquote>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>data_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_mask_i</p></td>
<td><p>write_mask_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>data_width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id33"><span class="problematic" id="id34">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>data_width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>latch_last_read_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>write_mask_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>data_width_p&gt;&gt;3</p></td>
</tr>
<tr class="row-odd"><td><p>enable_clock_gating_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1rw_sync_mask_write_byte.jpg" src="source\image/bsg_mem_1rw_sync_mask_write_byte.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1rw-sync-mask-write-byte-banked">
<h3>bsg_mem_1rw_sync_mask_write_byte_banked<a class="headerlink" href="#bsg-mem-1rw-sync-mask-write-byte-banked" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<blockquote>
<div><p>This module is synchronous 1-port ram with mask, and only one read or one write may be done per cycle. For each bit sey in the mask, a byte is written.</p>
</div></blockquote>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>data_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_mask_i</p></td>
<td><p>write_mask_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>data_width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>data_width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>latch_last_read_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>write_mask_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>data_width_p&gt;&gt;3</p></td>
</tr>
<tr class="row-even"><td><p>num_width_bank_p</p></td>
<td><p>cycle range</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>num_depth_bank_p</p></td>
<td><p>internal signal bit width</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id35"><span class="problematic" id="id36">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-odd"><td><p>bank_depth_lp</p></td>
<td><p>input data width</p></td>
<td><p>els_p/num_depth_bank_p</p></td>
</tr>
<tr class="row-even"><td><p>bank_addr_width_lp</p></td>
<td><p>internal signal bit width</p></td>
<td><p><a href="#id37"><span class="problematic" id="id38">`</span></a>BSG_SAFE_CLOG2(bank_depth_lp)</p></td>
</tr>
<tr class="row-odd"><td><p>depth_bank_idx_width_lp</p></td>
<td><p>internal signal bit width</p></td>
<td><p><a href="#id39"><span class="problematic" id="id40">`</span></a>BSG_SAFE_CLOG2(num_depth_bank_p)</p></td>
</tr>
<tr class="row-even"><td><p>bank_width_lp</p></td>
<td><p>select signal</p></td>
<td><p>data_width_p/num_width_bank_p</p></td>
</tr>
<tr class="row-odd"><td><p>bank_mask_width_lp</p></td>
<td><p>signal bit wide range</p></td>
<td><p>bank_width_lp&gt;&gt;3</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert (data_width_p % 8 == 0);
assert(els_p % num_depth_bank_p == 0);
assert(data_width_p % num_width_bank_p == 0);</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1rw_sync_mask_write_byte_banked.jpg" src="source\image/bsg_mem_1rw_sync_mask_write_byte_banked.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1rw-sync-mask-write-byte-synth">
<h3>bsg_mem_1rw_sync_mask_write_byte_synth<a class="headerlink" href="#bsg-mem-1rw-sync-mask-write-byte-synth" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<blockquote>
<div><p>This module is synchronous 1-port ram with mask for synthesizable internal version, and only one read or one write may be done per cycle. For each bit sey in the mask, a byte is written.</p>
</div></blockquote>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>data_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>write_mask_i</p></td>
<td><p>write_mask_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>data_width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id41"><span class="problematic" id="id42">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>latch_last_read_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>data_width_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>write_mask_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>data_width_p&gt;&gt;3</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1rw_sync_mask_write_byte_synth.jpg" src="source\image/bsg_mem_1rw_sync_mask_write_byte_synth.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-1rw-sync-mask-write-var">
<h3>bsg_mem_1rw_sync_mask_write_var<a class="headerlink" href="#bsg-mem-1rw-sync-mask-write-var" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a synchronous 1-port ram with mask, and only one read or one write may be done per cycle.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_mask_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>mask_width_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>select signal</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>chunk_size_lp</p></td>
<td><p>cycle range</p></td>
<td><p>width_p / mask_width_p</p></td>
</tr>
<tr class="row-even"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id43"><span class="problematic" id="id44">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_1rw_sync_mask_write_var.jpg" src="source\image/bsg_mem_1rw_sync_mask_write_var.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-2r1w">
<h3>bsg_mem_2r1w<a class="headerlink" href="#bsg-mem-2r1w" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a 2 read-port and 1 write-port ram, and reads are asynchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>w_clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>w_reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="7"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r0_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r0_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r1_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r1_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>r0_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>r1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>select signal</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>None</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id45"><span class="problematic" id="id46">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert (w_addr_i &lt; els_p)
assert (!(r0_addr_i == w_addr_i &amp;&amp; w_v_i &amp;&amp; r0_v_i &amp;&amp; !read_write_same_addr_p))
assert (!(r1_addr_i == w_addr_i &amp;&amp; w_v_i &amp;&amp; r1_v_i &amp;&amp; !read_write_same_addr_p))</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_2r1w.jpg" src="source\image/bsg_mem_2r1w.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-2r1w-sync">
<h3>bsg_mem_2r1w_sync<a class="headerlink" href="#bsg-mem-2r1w-sync" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a 2 read-port and 1 write-port ram, and reads are synchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="7"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r0_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r0_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r1_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r1_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>r0_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>r1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>None</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id47"><span class="problematic" id="id48">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>enable_clock_gating_p</p></td>
<td><p>select signal</p></td>
<td><p><a href="#id49"><span class="problematic" id="id50">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert (w_addr_i &lt; els_p)
assert (~(r0_addr_i == w_addr_i &amp;&amp; w_v_i &amp;&amp; r0_v_i &amp;&amp; !read_write_same_addr_p))
assert (~(r1_addr_i == w_addr_i &amp;&amp; w_v_i &amp;&amp; r1_v_i &amp;&amp; !read_write_same_addr_p))</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_2r1w_sync.jpg" src="source\image/bsg_mem_2r1w_sync.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-2r1w-sync-synth">
<h3>bsg_mem_2r1w_sync_synth<a class="headerlink" href="#bsg-mem-2r1w-sync-synth" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a 2 read-port and 1 write-port ram, and reads are synchronous.This is synthesize version.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="7"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r0_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r0_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r1_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r1_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>r0_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>r1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>None</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id51"><span class="problematic" id="id52">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_2r1w_sync_synth.jpg" src="source\image/bsg_mem_2r1w_sync_synth.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-2r1w-synth">
<h3>bsg_mem_2r1w_synth<a class="headerlink" href="#bsg-mem-2r1w-synth" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a 2 read-port and 1 write-port ram, and reads are asynchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>w_clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>w_reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="7"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r0_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r0_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r1_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r1_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>r0_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>r1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>mem dimensions</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>None</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id53"><span class="problematic" id="id54">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_2r1w_synth.jpg" src="source\image/bsg_mem_2r1w_synth.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-3r1w">
<h3>bsg_mem_3r1w<a class="headerlink" href="#bsg-mem-3r1w" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a 3 read-port, 1 write-port ram, and reads are asynchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>w_clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>w_reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="9"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r0_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r0_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r1_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r1_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r2_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r2_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>r0_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>r1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>r1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>mem dimensions</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>None</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id55"><span class="problematic" id="id56">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_3r1w.jpg" src="source\image/bsg_mem_3r1w.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-3r1w-sync">
<h3>bsg_mem_3r1w_sync<a class="headerlink" href="#bsg-mem-3r1w-sync" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a 3 read-port, 1 write-port ram, and reads are synchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="9"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r0_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r0_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r1_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r1_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r2_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r2_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>r0_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>r1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>r2_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>mem dimensions</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>None</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id57"><span class="problematic" id="id58">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>enable_clock_gating_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert (w_addr_i &lt; els_p);
assert (~(r0_addr_i == w_addr_i &amp;&amp; r0_v_i &amp;&amp; !read_write_same_addr_p));
assert (~(r1_addr_i == w_addr_i &amp;&amp; r1_v_i &amp;&amp; !read_write_same_addr_p));
assert (~(r2_addr_i == w_addr_i &amp;&amp; r2_v_i &amp;&amp; !read_write_same_addr_p));</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_3r1w_sync.jpg" src="source\image/bsg_mem_3r1w_sync.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-3r1w-sync-synth">
<h3>bsg_mem_3r1w_sync_synth<a class="headerlink" href="#bsg-mem-3r1w-sync-synth" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a 3 read-port, 1 write-port ram, and reads are synchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="9"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r0_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r0_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r1_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r1_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r2_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r2_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>r0_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>r1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>r2_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>mem dimensions</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>None</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id59"><span class="problematic" id="id60">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_3r1w_sync_synth.jpg" src="source\image/bsg_mem_3r1w_sync_synth.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-3r1w-synth">
<h3>bsg_mem_3r1w_synth<a class="headerlink" href="#bsg-mem-3r1w-synth" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a 3 read-port, 1 write-port ram, and reads are synchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="9"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r0_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r0_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r1_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r1_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r2_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r2_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>r0_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>r1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>r2_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>mem dimensions</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>None</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id61"><span class="problematic" id="id62">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_3r1w_synth.jpg" src="source\image/bsg_mem_3r1w_synth.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-banked-crossbar">
<h3>bsg_mem_banked_crossbar<a class="headerlink" href="#bsg-mem-banked-crossbar" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a bank mem banked crossbar.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"></td>
<td><p>reverse_pr_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>valid_i</p></td>
<td><p>i_els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>sel_io_i</p></td>
<td><p>i_els_p*lg_o_els_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>ready_i</p></td>
<td><p>o_els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>yumi_o</p></td>
<td><p>i_els_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>valid_o</p></td>
<td><p>o_els_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>grants_oi_one_hot_o</p></td>
<td><p>o_els_p*i_els_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>i_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>o_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>rr_lo_hi_p</p></td>
<td><p>select signal</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>lg_o_els_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id63"><span class="problematic" id="id64">`</span></a>BSG_SAFE_CLOG2(o_els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_banked_crossbar.jpg" src="source\image/bsg_mem_banked_crossbar.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mem-multiport">
<h3>bsg_mem_multiport<a class="headerlink" href="#bsg-mem-multiport" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a N read-port and M write-port ram, and reads are asynchronous.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>w_clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>w_reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>w_v_i</p></td>
<td><p>write_ports_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>write_ports_p*addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>write_ports_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_v_i</p></td>
<td><p>read_ports_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>r_addr_i</p></td>
<td><p>read_ports_p*addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>r0_data_o</p></td>
<td><p>read_ports_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>mem dimensions</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>read_write_same_addr_p</p></td>
<td><p>assertion signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>write_write_same_addr_p</p></td>
<td><p>assertion signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>read_ports_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>write_ports_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id65"><span class="problematic" id="id66">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>assert (w_addr_i[i] &lt; els_p);
assert (~(w_addr_i[i] == r_addr_i[j] &amp;&amp; w_v_i[i] &amp;&amp; r_v_i[j] &amp;&amp; !read_write_same_addr_p));
assert (~(w_addr_i[i] == w_addr_i[j] &amp;&amp; w_v_i[i] &amp;&amp; w_v_i[j] &amp;&amp; !write_write_same_addr_p));</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mem_multiport.jpg" src="source\image/bsg_mem_multiport.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-nonsynth-mem-1r1w-sync-dma">
<h3>bsg_nonsynth_mem_1r1w_sync_dma<a class="headerlink" href="#bsg-nonsynth-mem-1r1w-sync-dma" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is synchronous 1 read-port and 1 write-port mem.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 40%" />
<col style="width: 34%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>id_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>data_width_in_bytes_lp</p></td>
<td><p>cycle range</p></td>
<td><p>width_p&gt;&gt;3</p></td>
</tr>
<tr class="row-even"><td><p>write_mask_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>data_width_in_bytes_lp</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id67"><span class="problematic" id="id68">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>byte_offset_width_lp</p></td>
<td><p>internal signal bit wide range</p></td>
<td><p><a href="#id69"><span class="problematic" id="id70">`</span></a>BSG_SAFE_CLOG2(data_width_in_bytes_lp)</p></td>
</tr>
<tr class="row-odd"><td><p>init_mem_p</p></td>
<td><p>chandle parameter</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_nonsynth_mem_1r1w_sync_dma.jpg" src="source\image/bsg_nonsynth_mem_1r1w_sync_dma.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-nonsynth-mem-1r1w-sync-mask-write-byte-dma">
<h3>bsg_nonsynth_mem_1r1w_sync_mask_write_byte_dma<a class="headerlink" href="#bsg-nonsynth-mem-1r1w-sync-mask-write-byte-dma" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is synchronous 1 read-port and 1 write-port mem with mask.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>r_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>r_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_mask_i</p></td>
<td><p>write_mask_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 40%" />
<col style="width: 34%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>id_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>data_width_in_bytes_lp</p></td>
<td><p>cycle range</p></td>
<td><p>width_p&gt;&gt;3</p></td>
</tr>
<tr class="row-even"><td><p>write_mask_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>data_width_in_bytes_lp</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id71"><span class="problematic" id="id72">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>byte_offset_width_lp</p></td>
<td><p>internal signal bit wide range</p></td>
<td><p><a href="#id73"><span class="problematic" id="id74">`</span></a>BSG_SAFE_CLOG2(data_width_in_bytes_lp)</p></td>
</tr>
<tr class="row-odd"><td><p>init_mem_p</p></td>
<td><p>chandle parameter</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_nonsynth_mem_1r1w_sync_mask_write_byte_dma.jpg" src="source\image/bsg_nonsynth_mem_1r1w_sync_mask_write_byte_dma.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-nonsynth-mem-1rw-sync-assoc">
<h3>bsg_nonsynth_mem_1rw_sync_assoc<a class="headerlink" href="#bsg-nonsynth-mem-1rw-sync-assoc" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is for simulating arbitrarily large memories.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_nonsynth_mem_1rw_sync_assoc.jpg" src="source\image/bsg_nonsynth_mem_1rw_sync_assoc.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-nonsynth-mem-1rw-sync-mask-write-byte-assoc">
<h3>bsg_nonsynth_mem_1rw_sync_mask_write_byte_assoc<a class="headerlink" href="#bsg-nonsynth-mem-1rw-sync-mask-write-byte-assoc" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is for simulating arbitrarily large memories with mask.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>write_mask_i</p></td>
<td><p>write_mask_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>data_width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 42%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>write_mask_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>data_width_p&gt;&gt;3</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_nonsynth_mem_1rw_sync_mask_write_byte_assoc.jpg" src="source\image/bsg_nonsynth_mem_1rw_sync_mask_write_byte_assoc.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-nonsynth-mem-1rw-sync-mask-write-byte-dma">
<h3>bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma<a class="headerlink" href="#bsg-nonsynth-mem-1rw-sync-mask-write-byte-dma" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module implements synchronous byte mem with mask.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>addr_i</p></td>
<td><p>addr_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>w_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>w_mask_i</p></td>
<td><p>write_mask_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 40%" />
<col style="width: 34%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>id_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>data_width_in_bytes_lp</p></td>
<td><p>cycle range</p></td>
<td><p>width_p&gt;&gt;3</p></td>
</tr>
<tr class="row-even"><td><p>write_mask_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>data_width_in_bytes_lp</p></td>
</tr>
<tr class="row-odd"><td><p>addr_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id75"><span class="problematic" id="id76">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-even"><td><p>byte_offset_width_lp</p></td>
<td><p>internal signal bit wide range</p></td>
<td><p><a href="#id77"><span class="problematic" id="id78">`</span></a>BSG_SAFE_CLOG2(data_width_in_bytes_lp)</p></td>
</tr>
<tr class="row-odd"><td><p>init_mem_p</p></td>
<td><p>chandle parameter</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma.jpg" src="source\image/bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="bsg_misc.html" class="btn btn-neutral float-right" title="bsg_misc Circuit Library" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="bsg_dataflow.html" class="btn btn-neutral float-left" title="bsg_dataflow Circuit Library" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        
        &copy; Copyright 2020, Zion Group

    </p>
  </div>
    
    
    
    Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>