{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15281, "design__instance__area": 147340, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 164, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0129129, "power__switching__total": 0.00316739, "power__leakage__total": 7.50119e-08, "power__total": 0.0160803, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.068361, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.068361, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.299732, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.95288, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.299732, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.89295, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1859, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 158, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 6, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.0, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.0, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.513076, "timing__setup__ws__corner:nom_ss_100C_1v60": -16.38777, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -558.479553, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -16.38777, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.513076, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 56, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.699499, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 1639, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 158, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 6, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.0, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.001805, "timing__setup__ws__corner:nom_ff_n40C_1v95": -1.464933, "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.001805, "timing__setup__tns__corner:nom_ff_n40C_1v95": -39.049946, "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.001805, "timing__setup__wns__corner:nom_ff_n40C_1v95": -1.464933, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 1, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.001805, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 1, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 32, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.896471, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 164, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.068361, "clock__skew__worst_setup": 0.068361, "timing__hold__ws": 0.299732, "timing__setup__ws": 3.95288, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.299732, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 6.89295, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 448.215 458.935", "design__core__bbox": "5.52 10.88 442.52 446.08", "flow__warnings__count": 0, "flow__errors__count": 0, "design__io": 78, "design__die__area": 205702, "design__core__area": 190182, "design__instance__count__stdcell": 15281, "design__instance__area__stdcell": 147340, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.77473, "design__instance__utilization__stdcell": 0.77473, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 10890850, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 69725.8, "design__instance__displacement__mean": 4.469, "design__instance__displacement__max": 92.135, "route__wirelength__estimated": 377440, "design__violations": 0, "design__instance__count__setup_buffer": 2, "design__instance__count__hold_buffer": 2310, "antenna__violating__nets": 100, "antenna__violating__pins": 141, "route__antenna_violation__count": 100}