<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Tue Jan 17 11:05:04 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_2M5" 2.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   42.269MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "debug_0_c" 9.850000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

WARNING - trce: Bypassed output clock CLKOP frequency does not match input clock for clocks/PLL/PLLInst_0. If you desire to change the PLL frequency settings, please do so by regenerating your PLL module.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 188.171ns (weighted slack = 376.342ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i0  (from clk_2M5 -)
   Destination:    FF         Data in        MW_output_77  (to clk_2M5 +)

   Delay:              11.663ns  (40.1% logic, 59.9% route), 13 logic levels.

 Constraint Details:

     11.663ns physical path delay POPtimers/SLICE_260 to SLICE_236 meets
    200.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 199.834ns) by 188.171ns

 Physical Path Details:

      Data path POPtimers/SLICE_260 to SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C13A.CLK to      R9C13A.Q0 POPtimers/SLICE_260 (from clk_2M5)
ROUTE         7     3.813      R9C13A.Q0 to       R7C5A.A0 POPtimers/gatedcount_0
C0TOFCO_DE  ---     1.023       R7C5A.A0 to      R7C5A.FCO POPtimers/MW2/SLICE_218
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/MW2/n2602
FCITOFCO_D  ---     0.162      R7C5B.FCI to      R7C5B.FCO POPtimers/MW2/SLICE_217
ROUTE         1     0.000      R7C5B.FCO to      R7C5C.FCI POPtimers/MW2/n2603
FCITOFCO_D  ---     0.162      R7C5C.FCI to      R7C5C.FCO POPtimers/MW2/SLICE_216
ROUTE         1     0.000      R7C5C.FCO to      R7C5D.FCI POPtimers/MW2/n2604
FCITOFCO_D  ---     0.162      R7C5D.FCI to      R7C5D.FCO POPtimers/MW2/SLICE_215
ROUTE         1     0.000      R7C5D.FCO to      R7C6A.FCI POPtimers/MW2/n2605
FCITOFCO_D  ---     0.162      R7C6A.FCI to      R7C6A.FCO POPtimers/MW2/SLICE_214
ROUTE         1     0.000      R7C6A.FCO to      R7C6B.FCI POPtimers/MW2/n2606
FCITOFCO_D  ---     0.162      R7C6B.FCI to      R7C6B.FCO POPtimers/MW2/SLICE_222
ROUTE         1     0.000      R7C6B.FCO to      R7C6C.FCI POPtimers/MW2/n2607
FCITOFCO_D  ---     0.162      R7C6C.FCI to      R7C6C.FCO POPtimers/MW2/SLICE_221
ROUTE         1     0.000      R7C6C.FCO to      R7C6D.FCI POPtimers/MW2/n2608
FCITOFCO_D  ---     0.162      R7C6D.FCI to      R7C6D.FCO POPtimers/MW2/SLICE_220
ROUTE         1     0.000      R7C6D.FCO to      R7C7A.FCI POPtimers/MW2/n2609
FCITOF0_DE  ---     0.585      R7C7A.FCI to       R7C7A.F0 POPtimers/MW2/SLICE_219
ROUTE         1     1.278       R7C7A.F0 to      R9C13A.C0 POPtimers/n359
CTOF_DEL    ---     0.495      R9C13A.C0 to      R9C13A.F0 POPtimers/SLICE_260
ROUTE         2     1.457      R9C13A.F0 to     R10C11B.B1 n2133
CTOF_DEL    ---     0.495     R10C11B.B1 to     R10C11B.F1 SLICE_236
ROUTE         1     0.436     R10C11B.F1 to     R10C11B.C0 n36
CTOF_DEL    ---     0.495     R10C11B.C0 to     R10C11B.F0 SLICE_236
ROUTE         1     0.000     R10C11B.F0 to    R10C11B.DI0 MW_output_N_29 (to clk_2M5)
                  --------
                   11.663   (40.1% logic, 59.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to POPtimers/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.652     LPLL.CLKOP to     R9C13A.CLK clk_2M5
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.652     LPLL.CLKOP to    R10C11B.CLK clk_2M5
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 188.430ns (weighted slack = 376.860ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i1  (from clk_2M5 -)
   Destination:    FF         Data in        MW_output_77  (to clk_2M5 +)

   Delay:              11.404ns  (39.9% logic, 60.1% route), 13 logic levels.

 Constraint Details:

     11.404ns physical path delay POPtimers/SLICE_260 to SLICE_236 meets
    200.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 199.834ns) by 188.430ns

 Physical Path Details:

      Data path POPtimers/SLICE_260 to SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C13A.CLK to      R9C13A.Q1 POPtimers/SLICE_260 (from clk_2M5)
ROUTE         8     3.688      R9C13A.Q1 to       R7C5A.A1 POPtimers/gatedcount_1
C1TOFCO_DE  ---     0.889       R7C5A.A1 to      R7C5A.FCO POPtimers/MW2/SLICE_218
ROUTE         1     0.000      R7C5A.FCO to      R7C5B.FCI POPtimers/MW2/n2602
FCITOFCO_D  ---     0.162      R7C5B.FCI to      R7C5B.FCO POPtimers/MW2/SLICE_217
ROUTE         1     0.000      R7C5B.FCO to      R7C5C.FCI POPtimers/MW2/n2603
FCITOFCO_D  ---     0.162      R7C5C.FCI to      R7C5C.FCO POPtimers/MW2/SLICE_216
ROUTE         1     0.000      R7C5C.FCO to      R7C5D.FCI POPtimers/MW2/n2604
FCITOFCO_D  ---     0.162      R7C5D.FCI to      R7C5D.FCO POPtimers/MW2/SLICE_215
ROUTE         1     0.000      R7C5D.FCO to      R7C6A.FCI POPtimers/MW2/n2605
FCITOFCO_D  ---     0.162      R7C6A.FCI to      R7C6A.FCO POPtimers/MW2/SLICE_214
ROUTE         1     0.000      R7C6A.FCO to      R7C6B.FCI POPtimers/MW2/n2606
FCITOFCO_D  ---     0.162      R7C6B.FCI to      R7C6B.FCO POPtimers/MW2/SLICE_222
ROUTE         1     0.000      R7C6B.FCO to      R7C6C.FCI POPtimers/MW2/n2607
FCITOFCO_D  ---     0.162      R7C6C.FCI to      R7C6C.FCO POPtimers/MW2/SLICE_221
ROUTE         1     0.000      R7C6C.FCO to      R7C6D.FCI POPtimers/MW2/n2608
FCITOFCO_D  ---     0.162      R7C6D.FCI to      R7C6D.FCO POPtimers/MW2/SLICE_220
ROUTE         1     0.000      R7C6D.FCO to      R7C7A.FCI POPtimers/MW2/n2609
FCITOF0_DE  ---     0.585      R7C7A.FCI to       R7C7A.F0 POPtimers/MW2/SLICE_219
ROUTE         1     1.278       R7C7A.F0 to      R9C13A.C0 POPtimers/n359
CTOF_DEL    ---     0.495      R9C13A.C0 to      R9C13A.F0 POPtimers/SLICE_260
ROUTE         2     1.457      R9C13A.F0 to     R10C11B.B1 n2133
CTOF_DEL    ---     0.495     R10C11B.B1 to     R10C11B.F1 SLICE_236
ROUTE         1     0.436     R10C11B.F1 to     R10C11B.C0 n36
CTOF_DEL    ---     0.495     R10C11B.C0 to     R10C11B.F0 SLICE_236
ROUTE         1     0.000     R10C11B.F0 to    R10C11B.DI0 MW_output_N_29 (to clk_2M5)
                  --------
                   11.404   (39.9% logic, 60.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to POPtimers/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.652     LPLL.CLKOP to     R9C13A.CLK clk_2M5
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.652     LPLL.CLKOP to    R10C11B.CLK clk_2M5
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 376.901ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_76  (to clk_2M5 +)

   Delay:              18.597ns  (41.6% logic, 58.4% route), 13 logic levels.

 Constraint Details:

     18.597ns physical path delay POPtimers/freepcounter/SLICE_194 to SLICE_256 meets
    400.000ns delay constraint less
      4.336ns skew and
      0.166ns DIN_SET requirement (totaling 395.498ns) by 376.901ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_194 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11A.CLK to      R9C11A.Q1 POPtimers/freepcounter/SLICE_194 (from POPtimers/freepcounter/trigger)
ROUTE         6     3.816      R9C11A.Q1 to      R4C11B.B0 POPtimers/AdjustableFreePrecession_3
C0TOFCO_DE  ---     1.023      R4C11B.B0 to     R4C11B.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI POPtimers/n2637
FCITOFCO_D  ---     0.162     R4C11C.FCI to     R4C11C.FCO POPtimers/SLICE_52
ROUTE         1     0.000     R4C11C.FCO to     R4C11D.FCI POPtimers/n2638
FCITOF0_DE  ---     0.585     R4C11D.FCI to      R4C11D.F0 POPtimers/SLICE_50
ROUTE         1     1.420      R4C11D.F0 to      R3C11C.B1 POPtimers/n27_adj_197
C1TOFCO_DE  ---     0.889      R3C11C.B1 to     R3C11C.FCO POPtimers/SLICE_100
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI POPtimers/n2749
FCITOF0_DE  ---     0.585     R3C11D.FCI to      R3C11D.F0 POPtimers/SLICE_101
ROUTE         1     1.383      R3C11D.F0 to      R3C13D.A0 POPtimers/n2479
C0TOFCO_DE  ---     1.023      R3C13D.A0 to     R3C13D.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R3C13D.FCO to     R3C14A.FCI POPtimers/n2680
FCITOFCO_D  ---     0.162     R3C14A.FCI to     R3C14A.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI POPtimers/n2681
FCITOF0_DE  ---     0.585     R3C14B.FCI to      R3C14B.F0 POPtimers/SLICE_7
ROUTE         2     1.770      R3C14B.F0 to      R5C14C.B0 POPtimers/Endofprobepulse_12
C0TOFCO_DE  ---     1.023      R5C14C.B0 to     R5C14C.FCO POPtimers/probe2/SLICE_143
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI POPtimers/probe2/n2714
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO POPtimers/probe2/SLICE_144
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI POPtimers/probe2/n2715
FCITOF0_DE  ---     0.585     R5C15A.FCI to      R5C15A.F0 POPtimers/probe2/SLICE_145
ROUTE         1     2.477      R5C15A.F0 to     R10C11D.B0 n435
CTOF_DEL    ---     0.495     R10C11D.B0 to     R10C11D.F0 SLICE_256
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 n186 (to clk_2M5)
                  --------
                   18.597   (41.6% logic, 58.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R8C13B.CLK clk_2M5
REG_DEL     ---     0.452     R8C13B.CLK to      R8C13B.Q0 POPtimers/SLICE_173
ROUTE         1     0.958      R8C13B.Q0 to      R7C12A.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12A.D1 to      R7C12A.F1 SLICE_251
ROUTE         8     2.431      R7C12A.F1 to     R9C11A.CLK POPtimers/freepcounter/trigger
                  --------
                    7.080   (28.8% logic, 71.2% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to    R10C11D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 376.901ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_76  (to clk_2M5 +)

   Delay:              18.597ns  (41.6% logic, 58.4% route), 13 logic levels.

 Constraint Details:

     18.597ns physical path delay POPtimers/freepcounter/SLICE_194 to SLICE_256 meets
    400.000ns delay constraint less
      4.336ns skew and
      0.166ns DIN_SET requirement (totaling 395.498ns) by 376.901ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_194 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11A.CLK to      R9C11A.Q1 POPtimers/freepcounter/SLICE_194 (from POPtimers/freepcounter/trigger)
ROUTE         6     3.816      R9C11A.Q1 to      R4C11B.B0 POPtimers/AdjustableFreePrecession_3
C0TOFCO_DE  ---     1.023      R4C11B.B0 to     R4C11B.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI POPtimers/n2637
FCITOFCO_D  ---     0.162     R4C11C.FCI to     R4C11C.FCO POPtimers/SLICE_52
ROUTE         1     0.000     R4C11C.FCO to     R4C11D.FCI POPtimers/n2638
FCITOF0_DE  ---     0.585     R4C11D.FCI to      R4C11D.F0 POPtimers/SLICE_50
ROUTE         1     1.420      R4C11D.F0 to      R3C11C.B1 POPtimers/n27_adj_197
C1TOFCO_DE  ---     0.889      R3C11C.B1 to     R3C11C.FCO POPtimers/SLICE_100
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI POPtimers/n2749
FCITOFCO_D  ---     0.162     R3C11D.FCI to     R3C11D.FCO POPtimers/SLICE_101
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI POPtimers/n2750
FCITOF0_DE  ---     0.585     R3C12A.FCI to      R3C12A.F0 POPtimers/SLICE_102
ROUTE         1     1.383      R3C12A.F0 to      R3C14A.A0 POPtimers/n2477
C0TOFCO_DE  ---     1.023      R3C14A.A0 to     R3C14A.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI POPtimers/n2681
FCITOF0_DE  ---     0.585     R3C14B.FCI to      R3C14B.F0 POPtimers/SLICE_7
ROUTE         2     1.770      R3C14B.F0 to      R5C14C.B0 POPtimers/Endofprobepulse_12
C0TOFCO_DE  ---     1.023      R5C14C.B0 to     R5C14C.FCO POPtimers/probe2/SLICE_143
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI POPtimers/probe2/n2714
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO POPtimers/probe2/SLICE_144
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI POPtimers/probe2/n2715
FCITOF0_DE  ---     0.585     R5C15A.FCI to      R5C15A.F0 POPtimers/probe2/SLICE_145
ROUTE         1     2.477      R5C15A.F0 to     R10C11D.B0 n435
CTOF_DEL    ---     0.495     R10C11D.B0 to     R10C11D.F0 SLICE_256
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 n186 (to clk_2M5)
                  --------
                   18.597   (41.6% logic, 58.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R8C13B.CLK clk_2M5
REG_DEL     ---     0.452     R8C13B.CLK to      R8C13B.Q0 POPtimers/SLICE_173
ROUTE         1     0.958      R8C13B.Q0 to      R7C12A.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12A.D1 to      R7C12A.F1 SLICE_251
ROUTE         8     2.431      R7C12A.F1 to     R9C11A.CLK POPtimers/freepcounter/trigger
                  --------
                    7.080   (28.8% logic, 71.2% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to    R10C11D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 376.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_76  (to clk_2M5 +)

   Delay:              18.590ns  (41.7% logic, 58.3% route), 12 logic levels.

 Constraint Details:

     18.590ns physical path delay POPtimers/freepcounter/SLICE_194 to SLICE_256 meets
    400.000ns delay constraint less
      4.336ns skew and
      0.166ns DIN_SET requirement (totaling 395.498ns) by 376.908ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_194 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11A.CLK to      R9C11A.Q1 POPtimers/freepcounter/SLICE_194 (from POPtimers/freepcounter/trigger)
ROUTE         6     3.816      R9C11A.Q1 to      R4C11B.B0 POPtimers/AdjustableFreePrecession_3
C0TOFCO_DE  ---     1.023      R4C11B.B0 to     R4C11B.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI POPtimers/n2637
FCITOF1_DE  ---     0.643     R4C11C.FCI to      R4C11C.F1 POPtimers/SLICE_52
ROUTE         1     1.383      R4C11C.F1 to      R3C11C.A0 POPtimers/n28
C0TOFCO_DE  ---     1.023      R3C11C.A0 to     R3C11C.FCO POPtimers/SLICE_100
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI POPtimers/n2749
FCITOF0_DE  ---     0.585     R3C11D.FCI to      R3C11D.F0 POPtimers/SLICE_101
ROUTE         1     1.383      R3C11D.F0 to      R3C13D.A0 POPtimers/n2479
C0TOFCO_DE  ---     1.023      R3C13D.A0 to     R3C13D.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R3C13D.FCO to     R3C14A.FCI POPtimers/n2680
FCITOFCO_D  ---     0.162     R3C14A.FCI to     R3C14A.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI POPtimers/n2681
FCITOF0_DE  ---     0.585     R3C14B.FCI to      R3C14B.F0 POPtimers/SLICE_7
ROUTE         2     1.770      R3C14B.F0 to      R5C14C.B0 POPtimers/Endofprobepulse_12
C0TOFCO_DE  ---     1.023      R5C14C.B0 to     R5C14C.FCO POPtimers/probe2/SLICE_143
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI POPtimers/probe2/n2714
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO POPtimers/probe2/SLICE_144
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI POPtimers/probe2/n2715
FCITOF0_DE  ---     0.585     R5C15A.FCI to      R5C15A.F0 POPtimers/probe2/SLICE_145
ROUTE         1     2.477      R5C15A.F0 to     R10C11D.B0 n435
CTOF_DEL    ---     0.495     R10C11D.B0 to     R10C11D.F0 SLICE_256
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 n186 (to clk_2M5)
                  --------
                   18.590   (41.7% logic, 58.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R8C13B.CLK clk_2M5
REG_DEL     ---     0.452     R8C13B.CLK to      R8C13B.Q0 POPtimers/SLICE_173
ROUTE         1     0.958      R8C13B.Q0 to      R7C12A.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12A.D1 to      R7C12A.F1 SLICE_251
ROUTE         8     2.431      R7C12A.F1 to     R9C11A.CLK POPtimers/freepcounter/trigger
                  --------
                    7.080   (28.8% logic, 71.2% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to    R10C11D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 376.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_76  (to clk_2M5 +)

   Delay:              18.590ns  (41.7% logic, 58.3% route), 12 logic levels.

 Constraint Details:

     18.590ns physical path delay POPtimers/freepcounter/SLICE_194 to SLICE_256 meets
    400.000ns delay constraint less
      4.336ns skew and
      0.166ns DIN_SET requirement (totaling 395.498ns) by 376.908ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_194 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11A.CLK to      R9C11A.Q1 POPtimers/freepcounter/SLICE_194 (from POPtimers/freepcounter/trigger)
ROUTE         6     3.816      R9C11A.Q1 to      R4C11B.B0 POPtimers/AdjustableFreePrecession_3
C0TOFCO_DE  ---     1.023      R4C11B.B0 to     R4C11B.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI POPtimers/n2637
FCITOF1_DE  ---     0.643     R4C11C.FCI to      R4C11C.F1 POPtimers/SLICE_52
ROUTE         1     1.383      R4C11C.F1 to      R3C11C.A0 POPtimers/n28
C0TOFCO_DE  ---     1.023      R3C11C.A0 to     R3C11C.FCO POPtimers/SLICE_100
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI POPtimers/n2749
FCITOFCO_D  ---     0.162     R3C11D.FCI to     R3C11D.FCO POPtimers/SLICE_101
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI POPtimers/n2750
FCITOF0_DE  ---     0.585     R3C12A.FCI to      R3C12A.F0 POPtimers/SLICE_102
ROUTE         1     1.383      R3C12A.F0 to      R3C14A.A0 POPtimers/n2477
C0TOFCO_DE  ---     1.023      R3C14A.A0 to     R3C14A.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI POPtimers/n2681
FCITOF0_DE  ---     0.585     R3C14B.FCI to      R3C14B.F0 POPtimers/SLICE_7
ROUTE         2     1.770      R3C14B.F0 to      R5C14C.B0 POPtimers/Endofprobepulse_12
C0TOFCO_DE  ---     1.023      R5C14C.B0 to     R5C14C.FCO POPtimers/probe2/SLICE_143
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI POPtimers/probe2/n2714
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO POPtimers/probe2/SLICE_144
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI POPtimers/probe2/n2715
FCITOF0_DE  ---     0.585     R5C15A.FCI to      R5C15A.F0 POPtimers/probe2/SLICE_145
ROUTE         1     2.477      R5C15A.F0 to     R10C11D.B0 n435
CTOF_DEL    ---     0.495     R10C11D.B0 to     R10C11D.F0 SLICE_256
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 n186 (to clk_2M5)
                  --------
                   18.590   (41.7% logic, 58.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R8C13B.CLK clk_2M5
REG_DEL     ---     0.452     R8C13B.CLK to      R8C13B.Q0 POPtimers/SLICE_173
ROUTE         1     0.958      R8C13B.Q0 to      R7C12A.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12A.D1 to      R7C12A.F1 SLICE_251
ROUTE         8     2.431      R7C12A.F1 to     R9C11A.CLK POPtimers/freepcounter/trigger
                  --------
                    7.080   (28.8% logic, 71.2% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to    R10C11D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 376.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_76  (to clk_2M5 +)

   Delay:              18.590ns  (41.7% logic, 58.3% route), 12 logic levels.

 Constraint Details:

     18.590ns physical path delay POPtimers/freepcounter/SLICE_194 to SLICE_256 meets
    400.000ns delay constraint less
      4.336ns skew and
      0.166ns DIN_SET requirement (totaling 395.498ns) by 376.908ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_194 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11A.CLK to      R9C11A.Q1 POPtimers/freepcounter/SLICE_194 (from POPtimers/freepcounter/trigger)
ROUTE         6     3.816      R9C11A.Q1 to      R4C11B.B0 POPtimers/AdjustableFreePrecession_3
C0TOFCO_DE  ---     1.023      R4C11B.B0 to     R4C11B.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI POPtimers/n2637
FCITOFCO_D  ---     0.162     R4C11C.FCI to     R4C11C.FCO POPtimers/SLICE_52
ROUTE         1     0.000     R4C11C.FCO to     R4C11D.FCI POPtimers/n2638
FCITOF1_DE  ---     0.643     R4C11D.FCI to      R4C11D.F1 POPtimers/SLICE_50
ROUTE         1     1.383      R4C11D.F1 to      R3C11D.A0 POPtimers/n26_adj_198
C0TOFCO_DE  ---     1.023      R3C11D.A0 to     R3C11D.FCO POPtimers/SLICE_101
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI POPtimers/n2750
FCITOF0_DE  ---     0.585     R3C12A.FCI to      R3C12A.F0 POPtimers/SLICE_102
ROUTE         1     1.383      R3C12A.F0 to      R3C14A.A0 POPtimers/n2477
C0TOFCO_DE  ---     1.023      R3C14A.A0 to     R3C14A.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI POPtimers/n2681
FCITOF0_DE  ---     0.585     R3C14B.FCI to      R3C14B.F0 POPtimers/SLICE_7
ROUTE         2     1.770      R3C14B.F0 to      R5C14C.B0 POPtimers/Endofprobepulse_12
C0TOFCO_DE  ---     1.023      R5C14C.B0 to     R5C14C.FCO POPtimers/probe2/SLICE_143
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI POPtimers/probe2/n2714
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO POPtimers/probe2/SLICE_144
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI POPtimers/probe2/n2715
FCITOF0_DE  ---     0.585     R5C15A.FCI to      R5C15A.F0 POPtimers/probe2/SLICE_145
ROUTE         1     2.477      R5C15A.F0 to     R10C11D.B0 n435
CTOF_DEL    ---     0.495     R10C11D.B0 to     R10C11D.F0 SLICE_256
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 n186 (to clk_2M5)
                  --------
                   18.590   (41.7% logic, 58.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R8C13B.CLK clk_2M5
REG_DEL     ---     0.452     R8C13B.CLK to      R8C13B.Q0 POPtimers/SLICE_173
ROUTE         1     0.958      R8C13B.Q0 to      R7C12A.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12A.D1 to      R7C12A.F1 SLICE_251
ROUTE         8     2.431      R7C12A.F1 to     R9C11A.CLK POPtimers/freepcounter/trigger
                  --------
                    7.080   (28.8% logic, 71.2% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to    R10C11D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 376.940ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_76  (to clk_2M5 +)

   Delay:              18.558ns  (41.2% logic, 58.8% route), 13 logic levels.

 Constraint Details:

     18.558ns physical path delay POPtimers/freepcounter/SLICE_194 to SLICE_256 meets
    400.000ns delay constraint less
      4.336ns skew and
      0.166ns DIN_SET requirement (totaling 395.498ns) by 376.940ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_194 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11A.CLK to      R9C11A.Q1 POPtimers/freepcounter/SLICE_194 (from POPtimers/freepcounter/trigger)
ROUTE         6     3.816      R9C11A.Q1 to      R4C11B.B0 POPtimers/AdjustableFreePrecession_3
C0TOFCO_DE  ---     1.023      R4C11B.B0 to     R4C11B.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI POPtimers/n2637
FCITOFCO_D  ---     0.162     R4C11C.FCI to     R4C11C.FCO POPtimers/SLICE_52
ROUTE         1     0.000     R4C11C.FCO to     R4C11D.FCI POPtimers/n2638
FCITOF0_DE  ---     0.585     R4C11D.FCI to      R4C11D.F0 POPtimers/SLICE_50
ROUTE         1     1.420      R4C11D.F0 to      R3C11C.B1 POPtimers/n27_adj_197
C1TOFCO_DE  ---     0.889      R3C11C.B1 to     R3C11C.FCO POPtimers/SLICE_100
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI POPtimers/n2749
FCITOFCO_D  ---     0.162     R3C11D.FCI to     R3C11D.FCO POPtimers/SLICE_101
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI POPtimers/n2750
FCITOF1_DE  ---     0.643     R3C12A.FCI to      R3C12A.F1 POPtimers/SLICE_102
ROUTE         1     1.420      R3C12A.F1 to      R3C14A.B1 POPtimers/n2476
C1TOFCO_DE  ---     0.889      R3C14A.B1 to     R3C14A.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI POPtimers/n2681
FCITOF0_DE  ---     0.585     R3C14B.FCI to      R3C14B.F0 POPtimers/SLICE_7
ROUTE         2     1.770      R3C14B.F0 to      R5C14C.B0 POPtimers/Endofprobepulse_12
C0TOFCO_DE  ---     1.023      R5C14C.B0 to     R5C14C.FCO POPtimers/probe2/SLICE_143
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI POPtimers/probe2/n2714
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO POPtimers/probe2/SLICE_144
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI POPtimers/probe2/n2715
FCITOF0_DE  ---     0.585     R5C15A.FCI to      R5C15A.F0 POPtimers/probe2/SLICE_145
ROUTE         1     2.477      R5C15A.F0 to     R10C11D.B0 n435
CTOF_DEL    ---     0.495     R10C11D.B0 to     R10C11D.F0 SLICE_256
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 n186 (to clk_2M5)
                  --------
                   18.558   (41.2% logic, 58.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R8C13B.CLK clk_2M5
REG_DEL     ---     0.452     R8C13B.CLK to      R8C13B.Q0 POPtimers/SLICE_173
ROUTE         1     0.958      R8C13B.Q0 to      R7C12A.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12A.D1 to      R7C12A.F1 SLICE_251
ROUTE         8     2.431      R7C12A.F1 to     R9C11A.CLK POPtimers/freepcounter/trigger
                  --------
                    7.080   (28.8% logic, 71.2% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to    R10C11D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 376.940ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_76  (to clk_2M5 +)

   Delay:              18.558ns  (41.2% logic, 58.8% route), 13 logic levels.

 Constraint Details:

     18.558ns physical path delay POPtimers/freepcounter/SLICE_194 to SLICE_256 meets
    400.000ns delay constraint less
      4.336ns skew and
      0.166ns DIN_SET requirement (totaling 395.498ns) by 376.940ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_194 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11A.CLK to      R9C11A.Q1 POPtimers/freepcounter/SLICE_194 (from POPtimers/freepcounter/trigger)
ROUTE         6     3.816      R9C11A.Q1 to      R4C11B.B0 POPtimers/AdjustableFreePrecession_3
C0TOFCO_DE  ---     1.023      R4C11B.B0 to     R4C11B.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI POPtimers/n2637
FCITOFCO_D  ---     0.162     R4C11C.FCI to     R4C11C.FCO POPtimers/SLICE_52
ROUTE         1     0.000     R4C11C.FCO to     R4C11D.FCI POPtimers/n2638
FCITOF0_DE  ---     0.585     R4C11D.FCI to      R4C11D.F0 POPtimers/SLICE_50
ROUTE         1     1.420      R4C11D.F0 to      R3C11C.B1 POPtimers/n27_adj_197
C1TOFCO_DE  ---     0.889      R3C11C.B1 to     R3C11C.FCO POPtimers/SLICE_100
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI POPtimers/n2749
FCITOF1_DE  ---     0.643     R3C11D.FCI to      R3C11D.F1 POPtimers/SLICE_101
ROUTE         1     1.420      R3C11D.F1 to      R3C13D.B1 POPtimers/n2478
C1TOFCO_DE  ---     0.889      R3C13D.B1 to     R3C13D.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R3C13D.FCO to     R3C14A.FCI POPtimers/n2680
FCITOFCO_D  ---     0.162     R3C14A.FCI to     R3C14A.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI POPtimers/n2681
FCITOF0_DE  ---     0.585     R3C14B.FCI to      R3C14B.F0 POPtimers/SLICE_7
ROUTE         2     1.770      R3C14B.F0 to      R5C14C.B0 POPtimers/Endofprobepulse_12
C0TOFCO_DE  ---     1.023      R5C14C.B0 to     R5C14C.FCO POPtimers/probe2/SLICE_143
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI POPtimers/probe2/n2714
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO POPtimers/probe2/SLICE_144
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI POPtimers/probe2/n2715
FCITOF0_DE  ---     0.585     R5C15A.FCI to      R5C15A.F0 POPtimers/probe2/SLICE_145
ROUTE         1     2.477      R5C15A.F0 to     R10C11D.B0 n435
CTOF_DEL    ---     0.495     R10C11D.B0 to     R10C11D.F0 SLICE_256
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 n186 (to clk_2M5)
                  --------
                   18.558   (41.2% logic, 58.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R8C13B.CLK clk_2M5
REG_DEL     ---     0.452     R8C13B.CLK to      R8C13B.Q0 POPtimers/SLICE_173
ROUTE         1     0.958      R8C13B.Q0 to      R7C12A.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12A.D1 to      R7C12A.F1 SLICE_251
ROUTE         8     2.431      R7C12A.F1 to     R9C11A.CLK POPtimers/freepcounter/trigger
                  --------
                    7.080   (28.8% logic, 71.2% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to    R10C11D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 376.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_76  (to clk_2M5 +)

   Delay:              18.551ns  (41.4% logic, 58.6% route), 12 logic levels.

 Constraint Details:

     18.551ns physical path delay POPtimers/freepcounter/SLICE_194 to SLICE_256 meets
    400.000ns delay constraint less
      4.336ns skew and
      0.166ns DIN_SET requirement (totaling 395.498ns) by 376.947ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_194 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11A.CLK to      R9C11A.Q1 POPtimers/freepcounter/SLICE_194 (from POPtimers/freepcounter/trigger)
ROUTE         6     3.816      R9C11A.Q1 to      R4C11B.B0 POPtimers/AdjustableFreePrecession_3
C0TOFCO_DE  ---     1.023      R4C11B.B0 to     R4C11B.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI POPtimers/n2637
FCITOF1_DE  ---     0.643     R4C11C.FCI to      R4C11C.F1 POPtimers/SLICE_52
ROUTE         1     1.383      R4C11C.F1 to      R3C11C.A0 POPtimers/n28
C0TOFCO_DE  ---     1.023      R3C11C.A0 to     R3C11C.FCO POPtimers/SLICE_100
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI POPtimers/n2749
FCITOF1_DE  ---     0.643     R3C11D.FCI to      R3C11D.F1 POPtimers/SLICE_101
ROUTE         1     1.420      R3C11D.F1 to      R3C13D.B1 POPtimers/n2478
C1TOFCO_DE  ---     0.889      R3C13D.B1 to     R3C13D.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R3C13D.FCO to     R3C14A.FCI POPtimers/n2680
FCITOFCO_D  ---     0.162     R3C14A.FCI to     R3C14A.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI POPtimers/n2681
FCITOF0_DE  ---     0.585     R3C14B.FCI to      R3C14B.F0 POPtimers/SLICE_7
ROUTE         2     1.770      R3C14B.F0 to      R5C14C.B0 POPtimers/Endofprobepulse_12
C0TOFCO_DE  ---     1.023      R5C14C.B0 to     R5C14C.FCO POPtimers/probe2/SLICE_143
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI POPtimers/probe2/n2714
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO POPtimers/probe2/SLICE_144
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI POPtimers/probe2/n2715
FCITOF0_DE  ---     0.585     R5C15A.FCI to      R5C15A.F0 POPtimers/probe2/SLICE_145
ROUTE         1     2.477      R5C15A.F0 to     R10C11D.B0 n435
CTOF_DEL    ---     0.495     R10C11D.B0 to     R10C11D.F0 SLICE_256
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 n186 (to clk_2M5)
                  --------
                   18.551   (41.4% logic, 58.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R8C13B.CLK clk_2M5
REG_DEL     ---     0.452     R8C13B.CLK to      R8C13B.Q0 POPtimers/SLICE_173
ROUTE         1     0.958      R8C13B.Q0 to      R7C12A.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12A.D1 to      R7C12A.F1 SLICE_251
ROUTE         8     2.431      R7C12A.F1 to     R9C11A.CLK POPtimers/freepcounter/trigger
                  --------
                    7.080   (28.8% logic, 71.2% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.000        OSC.OSC to      LPLL.CLKI debug_0_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to    R10C11D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

Report:   42.269MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "debug_0_c" 9.850000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |    2.500 MHz|   42.269 MHz|  13  
                                        |             |             |
FREQUENCY NET "debug_0_c" 9.850000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_259.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: debug_0_c   Source: clocks/OSCinst0.OSC   Loads: 2
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_230.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 38
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_259.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_230.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_252.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_251.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_252.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_251.F1   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10060 paths, 3 nets, and 953 connections (80.97% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Tue Jan 17 11:05:05 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_2M5" 2.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "debug_0_c" 9.850000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_256__i10  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_256__i10  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_231 to slowclocks/SLICE_231 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_231 to slowclocks/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14B.CLK to      R7C14B.Q1 slowclocks/SLICE_231 (from clk_2M5)
ROUTE         1     0.130      R7C14B.Q1 to      R7C14B.A1 slowclocks/n13
CTOF_DEL    ---     0.101      R7C14B.A1 to      R7C14B.F1 slowclocks/SLICE_231
ROUTE         1     0.000      R7C14B.F1 to     R7C14B.DI1 slowclocks/n110 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C14B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C14B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_256__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_256__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_225 to slowclocks/SLICE_225 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_225 to slowclocks/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15A.CLK to      R7C15A.Q0 slowclocks/SLICE_225 (from clk_2M5)
ROUTE         1     0.130      R7C15A.Q0 to      R7C15A.A0 slowclocks/n8
CTOF_DEL    ---     0.101      R7C15A.A0 to      R7C15A.F0 slowclocks/SLICE_225
ROUTE         1     0.000      R7C15A.F0 to     R7C15A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C15A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C15A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_256__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_256__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_232 to slowclocks/SLICE_232 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_232 to slowclocks/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14C.CLK to      R7C14C.Q0 slowclocks/SLICE_232 (from clk_2M5)
ROUTE         1     0.130      R7C14C.Q0 to      R7C14C.A0 slowclocks/n12
CTOF_DEL    ---     0.101      R7C14C.A0 to      R7C14C.F0 slowclocks/SLICE_232
ROUTE         1     0.000      R7C14C.F0 to     R7C14C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C14C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C14C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_256__i1  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_256__i1  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_227 to slowclocks/SLICE_227 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_227 to slowclocks/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13B.CLK to      R7C13B.Q0 slowclocks/SLICE_227 (from clk_2M5)
ROUTE         1     0.130      R7C13B.Q0 to      R7C13B.A0 slowclocks/n22
CTOF_DEL    ---     0.101      R7C13B.A0 to      R7C13B.F0 slowclocks/SLICE_227
ROUTE         1     0.000      R7C13B.F0 to     R7C13B.DI0 slowclocks/n119 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C13B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C13B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_256__i6  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_256__i6  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_229 to slowclocks/SLICE_229 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_229 to slowclocks/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13D.CLK to      R7C13D.Q1 slowclocks/SLICE_229 (from clk_2M5)
ROUTE         1     0.130      R7C13D.Q1 to      R7C13D.A1 slowclocks/n17
CTOF_DEL    ---     0.101      R7C13D.A1 to      R7C13D.F1 slowclocks/SLICE_229
ROUTE         1     0.000      R7C13D.F1 to     R7C13D.DI1 slowclocks/n114 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C13D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C13D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_256__i14  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_256__i14  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_223 to slowclocks/SLICE_223 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_223 to slowclocks/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14D.CLK to      R7C14D.Q1 slowclocks/SLICE_223 (from clk_2M5)
ROUTE         1     0.130      R7C14D.Q1 to      R7C14D.A1 slowclocks/n9
CTOF_DEL    ---     0.101      R7C14D.A1 to      R7C14D.F1 slowclocks/SLICE_223
ROUTE         1     0.000      R7C14D.F1 to     R7C14D.DI1 slowclocks/n106 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C14D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C14D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_256__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_256__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_227 to slowclocks/SLICE_227 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_227 to slowclocks/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13B.CLK to      R7C13B.Q1 slowclocks/SLICE_227 (from clk_2M5)
ROUTE         1     0.130      R7C13B.Q1 to      R7C13B.A1 slowclocks/n21
CTOF_DEL    ---     0.101      R7C13B.A1 to      R7C13B.F1 slowclocks/SLICE_227
ROUTE         1     0.000      R7C13B.F1 to     R7C13B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C13B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C13B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_256__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_256__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_229 to slowclocks/SLICE_229 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_229 to slowclocks/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13D.CLK to      R7C13D.Q0 slowclocks/SLICE_229 (from clk_2M5)
ROUTE         1     0.130      R7C13D.Q0 to      R7C13D.A0 slowclocks/n18
CTOF_DEL    ---     0.101      R7C13D.A0 to      R7C13D.F0 slowclocks/SLICE_229
ROUTE         1     0.000      R7C13D.F0 to     R7C13D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C13D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C13D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_256__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_256__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_223 to slowclocks/SLICE_223 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_223 to slowclocks/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14D.CLK to      R7C14D.Q0 slowclocks/SLICE_223 (from clk_2M5)
ROUTE         1     0.130      R7C14D.Q0 to      R7C14D.A0 slowclocks/n10
CTOF_DEL    ---     0.101      R7C14D.A0 to      R7C14D.F0 slowclocks/SLICE_223
ROUTE         1     0.000      R7C14D.F0 to     R7C14D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C14D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C14D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_256__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_256__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_224 to slowclocks/SLICE_224 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_224 to slowclocks/SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15B.CLK to      R7C15B.Q0 slowclocks/SLICE_224 (from clk_2M5)
ROUTE         1     0.130      R7C15B.Q0 to      R7C15B.A0 slowclocks/n6
CTOF_DEL    ---     0.101      R7C15B.A0 to      R7C15B.F0 slowclocks/SLICE_224
ROUTE         1     0.000      R7C15B.F0 to     R7C15B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C15B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R7C15B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "debug_0_c" 9.850000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "debug_0_c" 9.850000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_259.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: debug_0_c   Source: clocks/OSCinst0.OSC   Loads: 2
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_230.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 38
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_259.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_230.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_252.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_251.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_252.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_251.F1   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10060 paths, 3 nets, and 953 connections (80.97% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
