
*** Running vivado
    with args -log design_1_sha256_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sha256_0_3.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_sha256_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sanjay/project/axi_stream_side_channel_data/proj_axi_stream_side_channel_data/sha256_build1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sanjay/vivado/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_sha256_0_3 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6465 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1907.430 ; gain = 202.715 ; free physical = 215 ; free virtual = 9555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sha256_0_3' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_3/synth/design_1_sha256_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'sha256' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256.v:12]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 47'b10000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256.v:116]
INFO: [Synth 8-6157] synthesizing module 'sha256_data' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_data.v:53]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10000 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256_data_ram' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_data.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_data.v:23]
INFO: [Synth 8-3876] $readmem data file './sha256_data_ram.dat' is read successfully [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_data.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sha256_data_ram' (1#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sha256_data' (2#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_data.v:53]
INFO: [Synth 8-6157] synthesizing module 'sha256_ctx_data' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_data.v:55]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256_ctx_data_ram' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_data.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_data.v:24]
INFO: [Synth 8-3876] $readmem data file './sha256_ctx_data_ram.dat' is read successfully [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_data.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sha256_ctx_data_ram' (3#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sha256_ctx_data' (4#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_data.v:55]
INFO: [Synth 8-6157] synthesizing module 'sha256_ctx_state' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_state.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256_ctx_state_ram' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_state.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_state.v:24]
INFO: [Synth 8-3876] $readmem data file './sha256_ctx_state_ram.dat' is read successfully [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_state.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sha256_ctx_state_ram' (5#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_state.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sha256_ctx_state' (6#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_ctx_state.v:55]
INFO: [Synth 8-6157] synthesizing module 'sha256_final' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_final.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_final.v:147]
INFO: [Synth 8-6157] synthesizing module 'sha256_transform' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform.v:102]
INFO: [Synth 8-6157] synthesizing module 'sha256_transform_k' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform_k.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256_transform_k_rom' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform_k.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './sha256_transform_k_rom.dat' is read successfully [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform_k.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sha256_transform_k_rom' (7#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform_k.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sha256_transform_k' (8#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform_k.v:39]
INFO: [Synth 8-6157] synthesizing module 'sha256_transform_m' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform_m.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256_transform_m_ram' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform_m.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform_m.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sha256_transform_m_ram' (9#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform_m.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sha256_transform_m' (10#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform_m.v:52]
INFO: [Synth 8-6155] done synthesizing module 'sha256_transform' (11#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform.v:10]
INFO: [Synth 8-6157] synthesizing module 'sha256_add_64ns_6bkb' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_add_64ns_6bkb.v:94]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256_add_64ns_6bkb_AddSubnS_0' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_add_64ns_6bkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'sha256_add_64ns_6bkb_AddSubnS_0_comb_adder' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_add_64ns_6bkb.v:79]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sha256_add_64ns_6bkb_AddSubnS_0_comb_adder' (12#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_add_64ns_6bkb.v:79]
INFO: [Synth 8-6155] done synthesizing module 'sha256_add_64ns_6bkb_AddSubnS_0' (13#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_add_64ns_6bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sha256_add_64ns_6bkb' (14#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_add_64ns_6bkb.v:94]
INFO: [Synth 8-6157] synthesizing module 'sha256_lshr_32ns_cud' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_lshr_32ns_cud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter K bound to: 1 - type: integer 
	Parameter LATENCY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sha256_lshr_32ns_cud' (15#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_lshr_32ns_cud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sha256_final' (16#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_final.v:10]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (17#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (18#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (19#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both_w1' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:190]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (19#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (19#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both_w1' (20#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/regslice_core.v:190]
INFO: [Synth 8-6155] done synthesizing module 'sha256' (21#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sha256_0_3' (22#1) [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_3/synth/design_1_sha256_0_3.v:57]
WARNING: [Synth 8-3331] design sha256_add_64ns_6bkb_AddSubnS_0 has unconnected port reset
WARNING: [Synth 8-3331] design sha256_transform_m has unconnected port reset
WARNING: [Synth 8-3331] design sha256_transform_k has unconnected port reset
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[31]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[30]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[29]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[28]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[27]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[26]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[25]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[24]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[23]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[22]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[21]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[20]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[19]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[18]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[17]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[16]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[15]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[14]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[13]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[12]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[11]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[10]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[9]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[8]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[7]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[6]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[5]
WARNING: [Synth 8-3331] design sha256_ctx_state has unconnected port reset
WARNING: [Synth 8-3331] design sha256_ctx_data has unconnected port reset
WARNING: [Synth 8-3331] design sha256_data has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1976.148 ; gain = 271.434 ; free physical = 231 ; free virtual = 9575
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1990.992 ; gain = 286.277 ; free physical = 234 ; free virtual = 9578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1990.992 ; gain = 286.277 ; free physical = 234 ; free virtual = 9578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1990.992 ; gain = 0.000 ; free physical = 220 ; free virtual = 9566
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_3/constraints/sha256_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_3/constraints/sha256_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.runs/design_1_sha256_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.runs/design_1_sha256_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.727 ; gain = 0.000 ; free physical = 116 ; free virtual = 9470
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2136.664 ; gain = 7.938 ; free physical = 112 ; free virtual = 9467
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2136.664 ; gain = 431.949 ; free physical = 203 ; free virtual = 9559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2136.664 ; gain = 431.949 ; free physical = 203 ; free virtual = 9559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/sanjay/project/sha256_v3/sha256_v3.runs/design_1_sha256_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2136.664 ; gain = 431.949 ; free physical = 203 ; free virtual = 9559
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln171_3_reg_1068_reg' and it is trimmed from '7' to '6' bits. [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform.v:456]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln171_2_reg_1063_reg' and it is trimmed from '7' to '6' bits. [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform.v:455]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln171_1_reg_1048_reg' and it is trimmed from '7' to '6' bits. [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform.v:448]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln171_reg_1043_reg' and it is trimmed from '7' to '6' bits. [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256_transform.v:449]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'valIn_a_0_0_reg_277_reg' and it is trimmed from '32' to '8' bits. [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256.v:619]
WARNING: [Synth 8-3936] Found unconnected internal register 'ctx_datalen_loc_0_i_s_reg_660_reg' and it is trimmed from '32' to '6' bits. [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ipshared/8f03/hdl/verilog/sha256.v:582]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "sha256_data_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "sha256_ctx_data_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "sha256_ctx_state_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "sha256_transform_m_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2136.664 ; gain = 431.949 ; free physical = 198 ; free virtual = 9556
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 40    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   3 Input     32 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 151   
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 45    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---RAMs : 
	              78K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 29    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	  29 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 11    
	  32 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 20    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha256_data_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module sha256_ctx_data_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module sha256_ctx_state_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module sha256_transform_k_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sha256_transform_m_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module sha256_transform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 39    
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module sha256_add_64ns_6bkb_AddSubnS_0_comb_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module sha256_add_64ns_6bkb_AddSubnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module sha256_lshr_32ns_cud 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 5     
Module sha256_final 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  29 Input     28 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both_w1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sha256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	  32 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sha256_add_64ns_6bkb has unconnected port reset
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[31]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[30]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[29]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[28]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[27]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[26]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[25]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[24]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[23]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[22]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[21]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[20]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[19]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[18]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[17]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[16]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[15]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[14]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[13]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[12]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[11]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[10]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[9]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[8]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[7]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[6]
WARNING: [Synth 8-3331] design sha256_lshr_32ns_cud has unconnected port din1[5]
INFO: [Synth 8-3971] The signal "inst/data_U/sha256_data_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/ctx_data_U/sha256_ctx_data_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/ctx_state_U/sha256_ctx_state_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_sha256_final_fu_321/grp_sha256_transform_fu_295/m_U/sha256_transform_m_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_sha256_transform_fu_337/m_U/sha256_transform_m_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[24]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[25]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[26]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[27]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[28]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[29]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[30]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[31]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[8]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[9]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[10]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[11]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[12]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[13]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[14]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[15]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[16]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[17]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[18]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[19]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[20]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[21]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[22]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[23]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[1]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[2]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[3]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[4]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[5]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[6]' (FDE) to 'inst/sha256_add_64ns_6bkb_U21/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sha256_add_64ns_6bkb_U21/\sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[0]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[1]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[2]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[3]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[4]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[5]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[6]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[7]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[8]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[9]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[10]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[11]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[12]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[13]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[14]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[15]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[16]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[17]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[18]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[19]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[20]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[21]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[22]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[23]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[24]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[25]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[26]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[27]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[28]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[29]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[30]' (FDE) to 'inst/grp_sha256_final_fu_321/sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sha256_final_fu_321/\sha256_add_64ns_6bkb_U5/sha256_add_64ns_6bkb_AddSubnS_0_U/bin_s1_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_transform_fu_337/j_reg_1005_reg[0]' (FDE) to 'inst/grp_sha256_transform_fu_337/trunc_ln168_reg_994_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/grp_sha256_transform_fu_295/j_reg_1005_reg[0]' (FDE) to 'inst/grp_sha256_final_fu_321/grp_sha256_transform_fu_295/trunc_ln168_reg_994_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_transform_fu_337/trunc_ln168_reg_994_reg[1]' (FDE) to 'inst/grp_sha256_transform_fu_337/j_reg_1005_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/grp_sha256_transform_fu_295/trunc_ln168_reg_994_reg[1]' (FDE) to 'inst/grp_sha256_final_fu_321/grp_sha256_transform_fu_295/j_reg_1005_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[6]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[7]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[8]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[9]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[10]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[11]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[12]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[13]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[14]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[15]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[16]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[17]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[18]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[19]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[20]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[21]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[22]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[23]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[24]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[25]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[26]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[27]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[28]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[29]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[30]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/add_ln247_reg_768_reg[31]' (FDE) to 'inst/grp_sha256_final_fu_321/tmp_reg_774_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sha256_final_fu_321/\sub_ln271_reg_894_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sha256_final_fu_321/\sub_ln271_reg_894_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sha256_final_fu_321/\sub_ln271_reg_894_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U13/din1_cast_array_reg[0][4]' (FDRE) to 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U12/din1_cast_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U13/din1_cast_array_reg[0][3]' (FDRE) to 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U12/din1_cast_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U11/din1_cast_array_reg[0][4]' (FDRE) to 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U12/din1_cast_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U11/din1_cast_array_reg[0][3]' (FDRE) to 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U12/din1_cast_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U9/din1_cast_array_reg[0][4]' (FDRE) to 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U12/din1_cast_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U9/din1_cast_array_reg[0][3]' (FDRE) to 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U12/din1_cast_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U8/din1_cast_array_reg[0][4]' (FDRE) to 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U12/din1_cast_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U8/din1_cast_array_reg[0][3]' (FDRE) to 'inst/grp_sha256_final_fu_321/sha256_lshr_32ns_cud_U12/din1_cast_array_reg[0][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sha256_final_fu_321/\zext_ln270_reg_881_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sha256_final_fu_321/\zext_ln270_reg_881_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_sha256_final_fu_321/\or_ln_reg_958_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_sha256_final_fu_321/\add_ln276_reg_963_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/regslice_both_out_stream_V_data_single_U/\ibuf_inst/ireg_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 2136.664 ; gain = 431.949 ; free physical = 162 ; free virtual = 9532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+-------------------------------------+---------------+----------------+
|Module Name      | RTL Object                          | Depth x Width | Implemented As | 
+-----------------+-------------------------------------+---------------+----------------+
|sha256_transform | k_U/sha256_transform_k_rom_U/q0_reg | 64x32         | Block RAM      | 
|sha256_transform | k_U/sha256_transform_k_rom_U/q0_reg | 64x32         | Block RAM      | 
+-----------------+-------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------+------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                             | data_U/sha256_data_ram_U/ram_reg                                 | 16 K x 8(NO_CHANGE)    | W |   | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|inst                             | ctx_data_U/sha256_ctx_data_ram_U/ram_reg                         | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst                             | ctx_state_U/sha256_ctx_state_ram_U/ram_reg                       | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/grp_sha256_final_fu_321     | grp_sha256_transform_fu_295/m_U/sha256_transform_m_ram_U/ram_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst/grp_sha256_transform_fu_337 | m_U/sha256_transform_m_ram_U/ram_reg                             | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+---------------------------------+------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2136.664 ; gain = 431.949 ; free physical = 116 ; free virtual = 9418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 2172.562 ; gain = 467.848 ; free physical = 136 ; free virtual = 9373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------+------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                             | data_U/sha256_data_ram_U/ram_reg                                 | 16 K x 8(NO_CHANGE)    | W |   | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|inst                             | ctx_data_U/sha256_ctx_data_ram_U/ram_reg                         | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst                             | ctx_state_U/sha256_ctx_state_ram_U/ram_reg                       | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst/grp_sha256_final_fu_321     | grp_sha256_transform_fu_295/m_U/sha256_transform_m_ram_U/ram_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst/grp_sha256_transform_fu_337 | m_U/sha256_transform_m_ram_U/ram_reg                             | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+---------------------------------+------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/data_U/sha256_data_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/data_U/sha256_data_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/data_U/sha256_data_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/data_U/sha256_data_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/ctx_data_U/sha256_ctx_data_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/ctx_data_U/sha256_ctx_data_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/ctx_state_U/sha256_ctx_state_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/ctx_state_U/sha256_ctx_state_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_sha256_final_fu_321/grp_sha256_transform_fu_295/m_U/sha256_transform_m_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_sha256_final_fu_321/grp_sha256_transform_fu_295/m_U/sha256_transform_m_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_sha256_transform_fu_337/m_U/sha256_transform_m_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_sha256_transform_fu_337/m_U/sha256_transform_m_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 2172.562 ; gain = 467.848 ; free physical = 130 ; free virtual = 9370
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:18 . Memory (MB): peak = 2172.562 ; gain = 467.848 ; free physical = 124 ; free virtual = 9369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:18 . Memory (MB): peak = 2172.562 ; gain = 467.848 ; free physical = 124 ; free virtual = 9369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2172.562 ; gain = 467.848 ; free physical = 124 ; free virtual = 9369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2172.562 ; gain = 467.848 ; free physical = 124 ; free virtual = 9369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2172.562 ; gain = 467.848 ; free physical = 124 ; free virtual = 9369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 2172.562 ; gain = 467.848 ; free physical = 124 ; free virtual = 9369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   427|
|2     |LUT1       |    25|
|3     |LUT2       |  1151|
|4     |LUT3       |   879|
|5     |LUT4       |   357|
|6     |LUT5       |   395|
|7     |LUT6       |   307|
|8     |RAMB18E1   |     1|
|9     |RAMB18E1_2 |     2|
|10    |RAMB36E1   |     4|
|11    |RAMB36E1_1 |     1|
|12    |RAMB36E1_2 |     2|
|13    |FDRE       |  4505|
|14    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------+----------------------------------------------+------+
|      |Instance                                      |Module                                        |Cells |
+------+----------------------------------------------+----------------------------------------------+------+
|1     |top                                           |                                              |  8062|
|2     |  inst                                        |sha256                                        |  8062|
|3     |    ctx_data_U                                |sha256_ctx_data                               |     2|
|4     |      sha256_ctx_data_ram_U                   |sha256_ctx_data_ram                           |     2|
|5     |    ctx_state_U                               |sha256_ctx_state                              |     9|
|6     |      sha256_ctx_state_ram_U                  |sha256_ctx_state_ram                          |     9|
|7     |    data_U                                    |sha256_data                                   |    40|
|8     |      sha256_data_ram_U                       |sha256_data_ram                               |    40|
|9     |    grp_sha256_final_fu_321                   |sha256_final                                  |  4546|
|10    |      grp_sha256_transform_fu_295             |sha256_transform_4                            |  2637|
|11    |        k_U                                   |sha256_transform_k_15                         |    33|
|12    |          sha256_transform_k_rom_U            |sha256_transform_k_rom_18                     |    33|
|13    |        m_U                                   |sha256_transform_m_16                         |    20|
|14    |          sha256_transform_m_ram_U            |sha256_transform_m_ram_17                     |    20|
|15    |      sha256_add_64ns_6bkb_U5                 |sha256_add_64ns_6bkb_5                        |   145|
|16    |        sha256_add_64ns_6bkb_AddSubnS_0_U     |sha256_add_64ns_6bkb_AddSubnS_0_13            |   145|
|17    |          u1                                  |sha256_add_64ns_6bkb_AddSubnS_0_comb_adder_14 |    31|
|18    |      sha256_lshr_32ns_cud_U10                |sha256_lshr_32ns_cud                          |    96|
|19    |      sha256_lshr_32ns_cud_U11                |sha256_lshr_32ns_cud_6                        |    96|
|20    |      sha256_lshr_32ns_cud_U12                |sha256_lshr_32ns_cud_7                        |    96|
|21    |      sha256_lshr_32ns_cud_U13                |sha256_lshr_32ns_cud_8                        |    96|
|22    |      sha256_lshr_32ns_cud_U6                 |sha256_lshr_32ns_cud_9                        |    96|
|23    |      sha256_lshr_32ns_cud_U7                 |sha256_lshr_32ns_cud_10                       |   100|
|24    |      sha256_lshr_32ns_cud_U8                 |sha256_lshr_32ns_cud_11                       |    96|
|25    |      sha256_lshr_32ns_cud_U9                 |sha256_lshr_32ns_cud_12                       |    96|
|26    |    grp_sha256_transform_fu_337               |sha256_transform                              |  2657|
|27    |      k_U                                     |sha256_transform_k                            |    41|
|28    |        sha256_transform_k_rom_U              |sha256_transform_k_rom                        |    41|
|29    |      m_U                                     |sha256_transform_m                            |    20|
|30    |        sha256_transform_m_ram_U              |sha256_transform_m_ram                        |    20|
|31    |    regslice_both_in_stream_a_V_data_single_U |regslice_both                                 |   118|
|32    |      ibuf_inst                               |ibuf_2                                        |    67|
|33    |      obuf_inst                               |obuf_3                                        |    51|
|34    |    regslice_both_out_stream_V_data_single_U  |regslice_both_0                               |    51|
|35    |      ibuf_inst                               |ibuf                                          |    37|
|36    |      obuf_inst                               |obuf                                          |    12|
|37    |    regslice_both_w1_out_stream_V_last_U      |regslice_both_w1                              |     9|
|38    |      ibuf_inst                               |ibuf__parameterized0                          |     4|
|39    |      obuf_inst                               |obuf__parameterized0                          |     5|
|40    |    sha256_add_64ns_6bkb_U21                  |sha256_add_64ns_6bkb                          |    82|
|41    |      sha256_add_64ns_6bkb_AddSubnS_0_U       |sha256_add_64ns_6bkb_AddSubnS_0               |    82|
|42    |        u1                                    |sha256_add_64ns_6bkb_AddSubnS_0_comb_adder    |     7|
|43    |        u2                                    |sha256_add_64ns_6bkb_AddSubnS_0_comb_adder_1  |    10|
+------+----------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 2172.562 ; gain = 467.848 ; free physical = 124 ; free virtual = 9369
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 2172.562 ; gain = 322.176 ; free physical = 181 ; free virtual = 9425
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 2172.570 ; gain = 467.848 ; free physical = 180 ; free virtual = 9426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2172.570 ; gain = 0.000 ; free physical = 159 ; free virtual = 9418
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.570 ; gain = 0.000 ; free physical = 169 ; free virtual = 9438
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
208 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 2172.570 ; gain = 713.422 ; free physical = 326 ; free virtual = 9597
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2172.570 ; gain = 0.000 ; free physical = 326 ; free virtual = 9597
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.runs/design_1_sha256_0_3_synth_1/design_1_sha256_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_sha256_0_3, cache-ID = 5a6aa4ecf6f28f76
INFO: [Coretcl 2-1174] Renamed 42 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.574 ; gain = 0.000 ; free physical = 303 ; free virtual = 9598
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.runs/design_1_sha256_0_3_synth_1/design_1_sha256_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sha256_0_3_utilization_synth.rpt -pb design_1_sha256_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 05:24:19 2020...
