; Copyright 1996 Acorn Computers Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
; Sound0_SA (StrongARM)

  [ StrongARM

ARM_config_cp        CP 15  ;coprocessor number for configuration control

ARM_ID_reg           CN  0  ;processor ID

ARM8A_cache_reg      CN  7  ;cache operations, ARMs 8 or StrongARM


C0  CN  0
C1  CN  1
C2  CN  2
C3  CN  3
C4  CN  4
C5  CN  5
C6  CN  6
C7  CN  7
C8  CN  8
C9  CN  9
C10 CN 10
C11 CN 11
C12 CN 12
C13 CN 13
C14 CN 14
C15 CN 15

; local version of SynchroniseCodeAreas (avoids calling a SWI,
; which seems to bust things - interrupts,re-entrancy probs?)
;
; entry: r0 = low addr
;        r1 = high addr (inclusive)
;
; exit:  corrupts r0,r1,r2
;
Sound0synccode ROUT
        MRC     ARM_config_cp,0,r2,ARM_ID_reg,C0,0
        AND     r2,r2,#&F000
        CMP     r2,#&A000
        BNE     %FT02        ;not SA

        BIC     r0,r0,#31    ;align down to 8-word (1 cache line) boundary
        ADD     r1,r1,#31
        BIC     r1,r1,#31    ;align up to 8-word boundary
01
        MCR     ARM_config_cp,0,r0,ARM8A_cache_reg,C10,1   ;clean DC entry
        ADD     r0,r0,#32    ;next line
        CMP     r0,r1
        BLO     %BT01
        MCR ARM_config_cp,0,R0,ARM8A_cache_reg,C10,4         ;drain WB
        MCR ARM_config_cp,0,R0,ARM8A_cache_reg,C5,0          ;flush IC
        MOV     r0,r0
        MOV     r0,r0
        MOV     r0,r0
02
        MOV     pc, lr       ;flag preservation not required

  ] ;StrongARM

        END
