<root><simulation><result_generated_time />2023-05-17 18:38:21<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 16384, 'I': 720000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('OX', 3), ('OX', 5)], [('K', 64), ('OX', 5), ('OY', 25)], []]<I />[[('OY', 3), ('OX', 3), ('OX', 5), ('K', 64)], [('OX', 5), ('OY', 25)], []]<O />[[('OY', 3), ('OX', 3)], [('OX', 5), ('K', 64), ('OX', 5), ('OY', 25)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 45, 125, 1], 'I': [2.0, 64.0, 1.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 524288, 524288], 'I': [360, 23040000, 23040000], 'O': [72, 5760000, 5760000], 'O_partial': [0, 0, 0], 'O_final': [72, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.02, 0.02, 0.0], 'I': [0.7, 0.69, 0.0], 'O': [0.14, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.87, 0.0], 'I': [0.7, 0.87, 0.0], 'O': [0.14, 0.87, 0.0]}<effective_mem_size_bit />{'W': [8, 524288, 524288], 'I': [360, 23040000, 23040000], 'O': [24, 1152000, 5760000], 'O_partial': [0, 0, 0], 'O_final': [24, 1152000, 5760000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2048000, 2048000], [2048000, 16384], [16384, 0]]<I />[[46080000, 720000], [720000, 720000], [720000, 0]]<O />[[(0, 720000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 720000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[256000, 256000], [32000, 256], [64, 0]]<I />[[5760000, 90000], [11250, 11250], [2812, 0]]<O />[[(0, 90000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 90000], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />0</mac_count></basic_info><energy><total_energy />201479399.6<mem_energy_breakdown><W />[179.3, 3392.7, 85.2]<I />[1968.3, 2229.6, 3745.8]<O />[63.1, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />0.0<total />201461760.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8088<utilization_without_data_loading />0.9021<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8088<mac_utilize_temporal_without_data_loading />0.9021</mac_array_utilization><latency><latency_cycle_with_data_loading />445100<latency_cycle_without_data_loading />399060<ideal_computing_cycle />360000<data_loading><load_cycle_total />46040<load_cycle_individual />{'W': [16, 1024, 0], 'I': [360, 45000, 0]}<load_cycle_combined />{'W': 1024, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />39060<mem_stall_cycle_individual />{'W': [[-359999], [-359955, -231971], [-360000, -360000]], 'I': [[-359999], [-4836, 39060], [-360000, -360000]], 'O': [[-360000], [-320000, -360000], [-348750, -357188]]}<mem_stall_cycle_shared />{'W': [[-359999], [-359955, 39060], [0, 0]], 'I': [[-359999], [-4836, 39060], [0, 0]], 'O': [[-360000], [-320000, -360000], [-348750, -357188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 524288, 524288], 'I': [360, 23040000, 23040000], 'O': [72, 5760000, 5760000], 'O_partial': [0, 0, 0], 'O_final': [72, 5760000, 5760000]}<data_size_each_level_total />{'W': [8192, 524288, 524288], 'I': [184320, 23040000, 23040000], 'O': [144, 5760000, 5760000]}<loop_cycles_each_level />{'W': [45, 360000, 360000], 'I': [2880, 360000, 360000], 'O': [9, 360000, 360000]}<top_ir_loop_size />{'W': [45, 125, 1], 'I': [64, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [182.0, 1.5], [1.5, 1.5]], 'I': [[8.0, 0.1], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 182.0], [182.0, 1.5]], 'I': [[8.0, 8.0], [4096.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [182.0, 1.5], [1.5, 0]], 'I': [[8.0, 8.0], [4096.0, 64.0], [64.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [4294.0, 81.5], [65.5, 16.0]], 'I': [[8.0, 8.0], [4294.0, 81.5], [65.5, 16.0]], 'O': [[8.0, 8.0], [4294.0, 81.5], [65.5, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 360000], [45, 45, 8000], [360000, 360000, 1]], 'I': [[1, 1, 360000], [45, 2880, 125], [360000, 360000, 1]], 'O': [[1, 1, 360000], [9, 9, 40000], [360000, 360000, 1]]}<trans_time_real />{'W': [[0, 1, 360000], [[0, 45, 8000], [16, 45, 8000]], [[1024, 360000, 1], [256, 360000, 1]]], 'I': [[0, 1, 360000], [[6, 2880, 125], [360, 2880, 125]], [[45000, 360000, 1], [11250, 360000, 1]]], 'O': [[0, 1, 360000], [[1, 9, 40000], [0, 9, 40000]], [[11250, 360000, 1], [2812, 360000, 1]]]}<single_stall_cycle />{'W': [[-1], [-45, -29], [-358976, -359744]], 'I': [[-1], [-39, 315], [-315000, -348750]], 'O': [[-1], [-8, -9], [-348750, -357188]]}<single_stall_count />{'W': [359999, 7999, 0], 'I': [359999, 124, 0], 'O': [360000, 40000, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [127984, 0], 'I': [5580, 0], 'O': [40000, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-360000, -360000], [-348750, -360000]], 1: [[-226436, -360000], [-320000, -348750]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>