\hypertarget{_p_d_r_v___g_p_i_o_8h}{}\doxysection{drivers/\+PDRV\+\_\+\+GPIO.h File Reference}
\label{_p_d_r_v___g_p_i_o_8h}\index{drivers/PDRV\_GPIO.h@{drivers/PDRV\_GPIO.h}}


GPIO driver.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a282f03f9d8560d495e180e7e1703ef0b}{PORTNUM2\+PIN}}(p,  n)~(((p)$<$$<$5) + (n))
\item 
\#define \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_ae544ad185baf9bec7774fd7a09268e9d}{PIN2\+PORT}}(p)~(((p)$>$$>$5) \& 0x07)
\item 
\#define \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_ac10b3b1cdf332ee460d4ed0a8b85bb45}{PIN2\+NUM}}(p)~((p) \& 0x1F)
\item 
\#define \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a1bb283bd7893b9855e2f23013891fc82}{INPUT}}~0
\item 
\#define \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a61a3c9a18380aafb6e430e79bf596557}{OUTPUT}}~1
\item 
\#define \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a6295096662a20dd56186396e535fbe92}{INPUT\+\_\+\+PULLUP}}~2
\item 
\#define \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_acc2f64df093104e4b029d86930fa4b8b}{INPUT\+\_\+\+PULLDOWN}}~3
\item 
\#define \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_ab811d8c6ff3a505312d3276590444289}{LOW}}~0
\item 
\#define \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a5bb885982ff66a2e0a0a45a8ee9c35e2}{HIGH}}~1
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef uint8\+\_\+t \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}}
\item 
typedef void($\ast$ \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a393f57a2cb0a6d68e52055655b75e6c5}{pin\+Irq\+Fun\+\_\+t}}) (void)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \{ \newline
\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04ae3d8a811f3bf7196f361be4104db68db}{PA}}
, \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04a8b7dd81ba2f0d15957795457d92ce139}{PB}}
, \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04aa2c62b62b658ac45e83749e9e9c1cb46}{PC}}
, \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04aefbc069e0ac4cd293f3ba527bec2befe}{PD}}
, \newline
\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04a84a0e8421125bc6ef85e43bab494f68c}{PE}}
 \}
\item 
enum \{ \newline
\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca03d5a4eb216235e8364c1ab57b01c019}{GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+DISABLE}}
, \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca02691ee8b93be24de9b7af19e3eeffe7}{GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+LOGIC\+\_\+0}}
, \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca0c9928d00d28a04d73b7e6d89ecb2c47}{GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+RISING\+\_\+\+EDGE}}
, \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca3f8b1185a53dd65d562e0a62f9f2594e}{GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+FALLING\+\_\+\+EDGE}}
, \newline
\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06cae5772bdbe5b2a118f9f6f5597b045792}{GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+BOTH\+\_\+\+EDGES}}
, \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca14dfabbdacc179013e9731404680defb}{GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+LOGIC\+\_\+1}}
, \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca4cabd2f47e5f82599e5a44614f7fbe5c}{GPIO\+\_\+\+IRQ\+\_\+\+CANT\+\_\+\+MODES}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_ab34efe1e7a4661cb63c09374414169d6}{gpio\+Mode}} (\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}} pin, uint8\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Configures the specified pin to behave either as an input or an output. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a7dfc26dc60c3056b0cbe99bfaedab27f}{gpio\+IRQ}} (\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}} pin, uint8\+\_\+t irq\+Mode, \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a393f57a2cb0a6d68e52055655b75e6c5}{pin\+Irq\+Fun\+\_\+t}} irq\+Fun)
\begin{DoxyCompactList}\small\item\em Configures how the pin reacts when an IRQ event ocurrs. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_ad68eec4f70f9f1fa38ae48c138c0d82f}{gpio\+Write}} (\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}} pin, bool value)
\begin{DoxyCompactList}\small\item\em Write a HIGH or a LOW value to a digital pin. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a87cc22913db98be1ef1dadb20cda7831}{gpio\+Toggle}} (\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}} pin)
\begin{DoxyCompactList}\small\item\em Toggle the value of a digital pin (HIGH\texorpdfstring{$<$}{<}-\/\texorpdfstring{$>$}{>}LOW) \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a59ce7b278cd2032a644766fd87e2e61a}{gpio\+Read}} (\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}} pin)
\begin{DoxyCompactList}\small\item\em Reads the value from a specified digital pin, either HIGH or LOW. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO driver. 

\begin{DoxyAuthor}{Author}
Grupo 1 
\end{DoxyAuthor}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_a5bb885982ff66a2e0a0a45a8ee9c35e2}\label{_p_d_r_v___g_p_i_o_8h_a5bb885982ff66a2e0a0a45a8ee9c35e2}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!HIGH@{HIGH}}
\index{HIGH@{HIGH}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{HIGH}{HIGH}}
{\footnotesize\ttfamily \#define HIGH~1}

\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_a1bb283bd7893b9855e2f23013891fc82}\label{_p_d_r_v___g_p_i_o_8h_a1bb283bd7893b9855e2f23013891fc82}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!INPUT@{INPUT}}
\index{INPUT@{INPUT}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{INPUT}{INPUT}}
{\footnotesize\ttfamily \#define INPUT~0}

\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_acc2f64df093104e4b029d86930fa4b8b}\label{_p_d_r_v___g_p_i_o_8h_acc2f64df093104e4b029d86930fa4b8b}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!INPUT\_PULLDOWN@{INPUT\_PULLDOWN}}
\index{INPUT\_PULLDOWN@{INPUT\_PULLDOWN}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{INPUT\_PULLDOWN}{INPUT\_PULLDOWN}}
{\footnotesize\ttfamily \#define INPUT\+\_\+\+PULLDOWN~3}

\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_a6295096662a20dd56186396e535fbe92}\label{_p_d_r_v___g_p_i_o_8h_a6295096662a20dd56186396e535fbe92}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!INPUT\_PULLUP@{INPUT\_PULLUP}}
\index{INPUT\_PULLUP@{INPUT\_PULLUP}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{INPUT\_PULLUP}{INPUT\_PULLUP}}
{\footnotesize\ttfamily \#define INPUT\+\_\+\+PULLUP~2}

\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_ab811d8c6ff3a505312d3276590444289}\label{_p_d_r_v___g_p_i_o_8h_ab811d8c6ff3a505312d3276590444289}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!LOW@{LOW}}
\index{LOW@{LOW}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{LOW}{LOW}}
{\footnotesize\ttfamily \#define LOW~0}

\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_a61a3c9a18380aafb6e430e79bf596557}\label{_p_d_r_v___g_p_i_o_8h_a61a3c9a18380aafb6e430e79bf596557}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!OUTPUT@{OUTPUT}}
\index{OUTPUT@{OUTPUT}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{OUTPUT}{OUTPUT}}
{\footnotesize\ttfamily \#define OUTPUT~1}

\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_ac10b3b1cdf332ee460d4ed0a8b85bb45}\label{_p_d_r_v___g_p_i_o_8h_ac10b3b1cdf332ee460d4ed0a8b85bb45}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!PIN2NUM@{PIN2NUM}}
\index{PIN2NUM@{PIN2NUM}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{PIN2NUM}{PIN2NUM}}
{\footnotesize\ttfamily \#define PIN2\+NUM(\begin{DoxyParamCaption}\item[{}]{p }\end{DoxyParamCaption})~((p) \& 0x1F)}

\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_ae544ad185baf9bec7774fd7a09268e9d}\label{_p_d_r_v___g_p_i_o_8h_ae544ad185baf9bec7774fd7a09268e9d}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!PIN2PORT@{PIN2PORT}}
\index{PIN2PORT@{PIN2PORT}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{PIN2PORT}{PIN2PORT}}
{\footnotesize\ttfamily \#define PIN2\+PORT(\begin{DoxyParamCaption}\item[{}]{p }\end{DoxyParamCaption})~(((p)$>$$>$5) \& 0x07)}

\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_a282f03f9d8560d495e180e7e1703ef0b}\label{_p_d_r_v___g_p_i_o_8h_a282f03f9d8560d495e180e7e1703ef0b}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!PORTNUM2PIN@{PORTNUM2PIN}}
\index{PORTNUM2PIN@{PORTNUM2PIN}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{PORTNUM2PIN}{PORTNUM2PIN}}
{\footnotesize\ttfamily \#define PORTNUM2\+PIN(\begin{DoxyParamCaption}\item[{}]{p,  }\item[{}]{n }\end{DoxyParamCaption})~(((p)$<$$<$5) + (n))}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}\label{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!pin\_t@{pin\_t}}
\index{pin\_t@{pin\_t}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{pin\_t}{pin\_t}}
{\footnotesize\ttfamily typedef uint8\+\_\+t \mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}}}

\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_a393f57a2cb0a6d68e52055655b75e6c5}\label{_p_d_r_v___g_p_i_o_8h_a393f57a2cb0a6d68e52055655b75e6c5}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!pinIrqFun\_t@{pinIrqFun\_t}}
\index{pinIrqFun\_t@{pinIrqFun\_t}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{pinIrqFun\_t}{pinIrqFun\_t}}
{\footnotesize\ttfamily typedef void($\ast$ pin\+Irq\+Fun\+\_\+t) (void)}



\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04}\label{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04}} 
\doxysubsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{PA@{PA}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!PA@{PA}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04ae3d8a811f3bf7196f361be4104db68db}\label{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04ae3d8a811f3bf7196f361be4104db68db}} 
PA&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PB@{PB}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!PB@{PB}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04a8b7dd81ba2f0d15957795457d92ce139}\label{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04a8b7dd81ba2f0d15957795457d92ce139}} 
PB&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PC@{PC}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!PC@{PC}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04aa2c62b62b658ac45e83749e9e9c1cb46}\label{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04aa2c62b62b658ac45e83749e9e9c1cb46}} 
PC&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PD@{PD}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!PD@{PD}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04aefbc069e0ac4cd293f3ba527bec2befe}\label{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04aefbc069e0ac4cd293f3ba527bec2befe}} 
PD&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PE@{PE}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!PE@{PE}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04a84a0e8421125bc6ef85e43bab494f68c}\label{_p_d_r_v___g_p_i_o_8h_abc6126af1d45847bc59afa0aa3216b04a84a0e8421125bc6ef85e43bab494f68c}} 
PE&\\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06c}\label{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06c}} 
\doxysubsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_IRQ\_MODE\_DISABLE@{GPIO\_IRQ\_MODE\_DISABLE}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!GPIO\_IRQ\_MODE\_DISABLE@{GPIO\_IRQ\_MODE\_DISABLE}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca03d5a4eb216235e8364c1ab57b01c019}\label{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca03d5a4eb216235e8364c1ab57b01c019}} 
GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+DISABLE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_IRQ\_MODE\_LOGIC\_0@{GPIO\_IRQ\_MODE\_LOGIC\_0}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!GPIO\_IRQ\_MODE\_LOGIC\_0@{GPIO\_IRQ\_MODE\_LOGIC\_0}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca02691ee8b93be24de9b7af19e3eeffe7}\label{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca02691ee8b93be24de9b7af19e3eeffe7}} 
GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+LOGIC\+\_\+0&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_IRQ\_MODE\_RISING\_EDGE@{GPIO\_IRQ\_MODE\_RISING\_EDGE}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!GPIO\_IRQ\_MODE\_RISING\_EDGE@{GPIO\_IRQ\_MODE\_RISING\_EDGE}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca0c9928d00d28a04d73b7e6d89ecb2c47}\label{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca0c9928d00d28a04d73b7e6d89ecb2c47}} 
GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+RISING\+\_\+\+EDGE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_IRQ\_MODE\_FALLING\_EDGE@{GPIO\_IRQ\_MODE\_FALLING\_EDGE}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!GPIO\_IRQ\_MODE\_FALLING\_EDGE@{GPIO\_IRQ\_MODE\_FALLING\_EDGE}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca3f8b1185a53dd65d562e0a62f9f2594e}\label{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca3f8b1185a53dd65d562e0a62f9f2594e}} 
GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+FALLING\+\_\+\+EDGE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_IRQ\_MODE\_BOTH\_EDGES@{GPIO\_IRQ\_MODE\_BOTH\_EDGES}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!GPIO\_IRQ\_MODE\_BOTH\_EDGES@{GPIO\_IRQ\_MODE\_BOTH\_EDGES}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06cae5772bdbe5b2a118f9f6f5597b045792}\label{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06cae5772bdbe5b2a118f9f6f5597b045792}} 
GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+BOTH\+\_\+\+EDGES&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_IRQ\_MODE\_LOGIC\_1@{GPIO\_IRQ\_MODE\_LOGIC\_1}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!GPIO\_IRQ\_MODE\_LOGIC\_1@{GPIO\_IRQ\_MODE\_LOGIC\_1}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca14dfabbdacc179013e9731404680defb}\label{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca14dfabbdacc179013e9731404680defb}} 
GPIO\+\_\+\+IRQ\+\_\+\+MODE\+\_\+\+LOGIC\+\_\+1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_IRQ\_CANT\_MODES@{GPIO\_IRQ\_CANT\_MODES}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!GPIO\_IRQ\_CANT\_MODES@{GPIO\_IRQ\_CANT\_MODES}}}\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca4cabd2f47e5f82599e5a44614f7fbe5c}\label{_p_d_r_v___g_p_i_o_8h_adc29c2ff13d900c2f185ee95427fb06ca4cabd2f47e5f82599e5a44614f7fbe5c}} 
GPIO\+\_\+\+IRQ\+\_\+\+CANT\+\_\+\+MODES&\\
\hline

\end{DoxyEnumFields}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_a7dfc26dc60c3056b0cbe99bfaedab27f}\label{_p_d_r_v___g_p_i_o_8h_a7dfc26dc60c3056b0cbe99bfaedab27f}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!gpioIRQ@{gpioIRQ}}
\index{gpioIRQ@{gpioIRQ}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{gpioIRQ()}{gpioIRQ()}}
{\footnotesize\ttfamily bool gpio\+IRQ (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}}}]{pin,  }\item[{uint8\+\_\+t}]{irq\+Mode,  }\item[{\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_a393f57a2cb0a6d68e52055655b75e6c5}{pin\+Irq\+Fun\+\_\+t}}}]{irq\+Fun }\end{DoxyParamCaption})}



Configures how the pin reacts when an IRQ event ocurrs. 


\begin{DoxyParams}{Parameters}
{\em pin} & the pin whose IRQ mode you wish to set (according PORTNUM2\+PIN) \\
\hline
{\em irq\+Mode} & disable, rising\+Edge, falling\+Edge or both\+Edges \\
\hline
{\em irq\+Fun} & function to call on pin event \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Registration succeed 
\end{DoxyReturn}
\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_ab34efe1e7a4661cb63c09374414169d6}\label{_p_d_r_v___g_p_i_o_8h_ab34efe1e7a4661cb63c09374414169d6}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!gpioMode@{gpioMode}}
\index{gpioMode@{gpioMode}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{gpioMode()}{gpioMode()}}
{\footnotesize\ttfamily void gpio\+Mode (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}}}]{pin,  }\item[{uint8\+\_\+t}]{mode }\end{DoxyParamCaption})}



Configures the specified pin to behave either as an input or an output. 


\begin{DoxyParams}{Parameters}
{\em pin} & the pin whose mode you wish to set (according PORTNUM2\+PIN) \\
\hline
{\em mode} & INPUT, OUTPUT, INPUT\+\_\+\+PULLUP or INPUT\+\_\+\+PULLDOWN. \\
\hline
\end{DoxyParams}
!!\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_a59ce7b278cd2032a644766fd87e2e61a}\label{_p_d_r_v___g_p_i_o_8h_a59ce7b278cd2032a644766fd87e2e61a}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!gpioRead@{gpioRead}}
\index{gpioRead@{gpioRead}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{gpioRead()}{gpioRead()}}
{\footnotesize\ttfamily bool gpio\+Read (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}}}]{pin }\end{DoxyParamCaption})}



Reads the value from a specified digital pin, either HIGH or LOW. 


\begin{DoxyParams}{Parameters}
{\em pin} & the pin to read (according PORTNUM2\+PIN) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
HIGH or LOW 
\end{DoxyReturn}
\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_a87cc22913db98be1ef1dadb20cda7831}\label{_p_d_r_v___g_p_i_o_8h_a87cc22913db98be1ef1dadb20cda7831}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!gpioToggle@{gpioToggle}}
\index{gpioToggle@{gpioToggle}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{gpioToggle()}{gpioToggle()}}
{\footnotesize\ttfamily void gpio\+Toggle (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}}}]{pin }\end{DoxyParamCaption})}



Toggle the value of a digital pin (HIGH\texorpdfstring{$<$}{<}-\/\texorpdfstring{$>$}{>}LOW) 


\begin{DoxyParams}{Parameters}
{\em pin} & the pin to toggle (according PORTNUM2\+PIN) \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_p_d_r_v___g_p_i_o_8h_ad68eec4f70f9f1fa38ae48c138c0d82f}\label{_p_d_r_v___g_p_i_o_8h_ad68eec4f70f9f1fa38ae48c138c0d82f}} 
\index{PDRV\_GPIO.h@{PDRV\_GPIO.h}!gpioWrite@{gpioWrite}}
\index{gpioWrite@{gpioWrite}!PDRV\_GPIO.h@{PDRV\_GPIO.h}}
\doxysubsubsection{\texorpdfstring{gpioWrite()}{gpioWrite()}}
{\footnotesize\ttfamily void gpio\+Write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_p_d_r_v___g_p_i_o_8h_aede467d93ddeb5fdeff6023236aa4ad6}{pin\+\_\+t}}}]{pin,  }\item[{bool}]{value }\end{DoxyParamCaption})}



Write a HIGH or a LOW value to a digital pin. 


\begin{DoxyParams}{Parameters}
{\em pin} & the pin to write (according PORTNUM2\+PIN) \\
\hline
{\em val} & Desired value (HIGH or LOW) \\
\hline
\end{DoxyParams}
