$date
	Tue Jun 10 17:43:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_inverter $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 ! b $end
$var wire 1 # gnd $end
$var wire 1 $ vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
1!
$end
#10000
0!
1"
#20000
1!
0"
#30000
0!
1"
#40000
