Release 10.1.03 ngdbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngdbuild.exe -ise
F:/PT8613/VHDL/PT8612 (1.5.1.6) - test/SDHD_module_v2.ise -intstyle ise -dd _ngo
-nt timestamp -i -p xc2vp20-ff896-6 HD_Gen_Module.ngc HD_Gen_Module.ngd

Reading NGO file "F:/PT8613/VHDL/PT8612 (1.5.1.6) - test/HD_Gen_Module.ngc" ...
Reading module "color_rom.ngo" ( "color_rom.ngo" unchanged since last run )...
Loading design module "F:\PT8613\VHDL\PT8612 (1.5.1.6) -
test\_ngo\color_rom.ngo"...
Reading module "text_ram.ngo" ( "text_ram.ngo" unchanged since last run )...
Loading design module "F:\PT8613\VHDL\PT8612 (1.5.1.6) -
test\_ngo\text_ram.ngo"...
Reading module "sine_rom.ngo" ( "sine_rom.ngo" unchanged since last run )...
Loading design module "F:\PT8613\VHDL\PT8612 (1.5.1.6) -
test\_ngo\sine_rom.ngo"...
Reading in constraint information from 'HD_Gen_Module.ucf'...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:838 - Removing signal
   'HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/zres
   et_i_inv' connected to 'RXN'.
INFO:NgdBuild:838 - Removing signal
   'HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/zres
   et_i_inv' connected to 'RXP'.
INFO:NgdBuild:838 - Removing signal
   'HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/zres
   et_i_inv' connected to 'RXN'.
INFO:NgdBuild:838 - Removing signal
   'HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/zres
   et_i_inv' connected to 'RXP'.
INFO:NgdBuild:838 - Removing signal
   'HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/zres
   et_i_inv' connected to 'RXN'.
INFO:NgdBuild:838 - Removing signal
   'HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/zres
   et_i_inv' connected to 'RXP'.
INFO:NgdBuild:838 - Removing signal
   'HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/zres
   et_i_inv' connected to 'RXN'.
INFO:NgdBuild:838 - Removing signal
   'HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/zres
   et_i_inv' connected to 'RXP'.
INFO:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in this
   design.  A new port 'RXN' has been added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in this
   design.  A new port 'RXP' has been added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'RXN_x' is not connected to an external port in this
   design.  A new port 'RXN_x' has been added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'RXP_x' is not connected to an external port in this
   design.  A new port 'RXP_x' has been added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'RXN_x_x' is not connected to an external port in
   this design.  A new port 'RXN_x_x' has been added and is connected to this
   signal.
INFO:NgdBuild:889 - Pad net 'RXP_x_x' is not connected to an external port in
   this design.  A new port 'RXP_x_x' has been added and is connected to this
   signal.
INFO:NgdBuild:889 - Pad net 'RXN_x_x_x' is not connected to an external port in
   this design.  A new port 'RXN_x_x_x' has been added and is connected to this
   signal.
INFO:NgdBuild:889 - Pad net 'RXP_x_x_x' is not connected to an external port in
   this design.  A new port 'RXP_x_x_x' has been added and is connected to this
   signal.

Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:58 - Constraint <TIMEGRP genlock_ffs_on_148_mhz = FFS
   ("clock_and_genlock_control/sec*_transfer_to_148*/*");>
   [HD_Gen_Module.ucf(21)]: FFS
   "clock_and_genlock_control/sec*_transfer_to_148*/*" does not match any design
   objects.

Done...
Checking Partitions ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total memory usage is 158024 kilobytes


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "HD_Gen_Module.bld"...
