version 3
C:/Xilinx/ALU/ALU.v
ALU
VERILOG
VERILOG
test.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
alu_result
clk
alu_scrA
clk
alu_scrB
clk
aluctrl
clk
zero
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
alu_result_DIFF
zero_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
alu_scrA
alu_scrB
aluctrl
zero
alu_result
SIGNAL_ORDER_END
-X-X-X-

