; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #3, !dbg !10
  %8 = shl i32 %7, 8, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 127, !dbg !12
  %11 = or disjoint i32 %10, 128, !dbg !12
  %12 = shl i32 %9, 1, !dbg !12
  %13 = and i32 %12, 254, !dbg !12
  %14 = or disjoint i32 %8, %10, !dbg !13
  %15 = or disjoint i32 %8, %11, !dbg !13
  %16 = or disjoint i32 %8, %13, !dbg !13
  %17 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !14
  %18 = icmp slt i32 %17, 16, !dbg !15
  %19 = srem i32 %16, 256, !dbg !16
  %.frozen = freeze i32 %17, !dbg !17
  %20 = sdiv i32 %.frozen, 4, !dbg !17
  %21 = mul i32 %20, 4, !dbg !18
  %.decomposed = sub i32 %.frozen, %21, !dbg !18
  %22 = ashr exact i32 %16, 1, !dbg !19
  %23 = srem i32 %22, 2, !dbg !20
  %24 = sdiv i32 %16, 4, !dbg !21
  %25 = shl i32 %14, 4, !dbg !22
  %26 = shl i32 %15, 4, !dbg !22
  %27 = add i32 %25, %17, !dbg !23
  %28 = add i32 %26, %17, !dbg !23
  %29 = sext i32 %27 to i64, !dbg !24
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !24
  %31 = sext i32 %28 to i64, !dbg !24
  %32 = getelementptr float, ptr addrspace(1) %0, i64 %31, !dbg !24
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 %18) #3, !dbg !25
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %18) #3, !dbg !25
  %35 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %10, !dbg !25
  %36 = insertelement <1 x i32> poison, i32 %33, i64 0, !dbg !25
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %35, <1 x i32> %36, i1 true) #3, !dbg !25
  %37 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !25
  %38 = insertelement <1 x i32> poison, i32 %34, i64 0, !dbg !25
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %37, <1 x i32> %38, i1 true) #3, !dbg !25
  tail call void @llvm.nvvm.barrier0(), !dbg !25
  %39 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !25
  %40 = load float, ptr addrspace(3) %39, align 8, !dbg !25
  %41 = getelementptr inbounds i8, ptr addrspace(3) %39, i32 4, !dbg !25
  %42 = load float, ptr addrspace(3) %41, align 4, !dbg !25
  %43 = sext i32 %19 to i64, !dbg !26
  %44 = getelementptr float, ptr addrspace(1) %1, i64 %43, !dbg !26
  %45 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %44, i1 true) #3, !dbg !27
  %46 = extractvalue { i32, i32 } %45, 0, !dbg !27
  %47 = extractvalue { i32, i32 } %45, 1, !dbg !27
  %48 = bitcast i32 %46 to float, !dbg !27
  %49 = bitcast i32 %47 to float, !dbg !27
  %50 = fadd float %40, %48, !dbg !28
  %51 = fadd float %42, %49, !dbg !28
  %52 = fcmp ogt float %50, 0.000000e+00, !dbg !29
  %53 = fcmp ogt float %51, 0.000000e+00, !dbg !29
  %54 = fmul float %50, 0x3F847AE140000000, !dbg !30
  %55 = fmul float %51, 0x3F847AE140000000, !dbg !30
  %56 = select i1 %52, float %50, float %54, !dbg !31
  %57 = select i1 %53, float %51, float %55, !dbg !31
  %58 = getelementptr i1, ptr addrspace(1) %2, i64 %29, !dbg !32
  %59 = getelementptr i1, ptr addrspace(1) %2, i64 %31, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !33
  %60 = zext i1 %52 to i8, !dbg !33
  %61 = zext i1 %53 to i8, !dbg !33
  %62 = shl nuw nsw i32 %13, 1, !dbg !33
  %63 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %62, !dbg !33
  %64 = insertelement <1 x i8> poison, i8 %60, i64 0, !dbg !33
  tail call void asm sideeffect "@$2 st.shared.b8 [ $0 + 0 ], $1;", "r,h,b"(ptr addrspace(3) %63, <1 x i8> %64, i1 true) #3, !dbg !33
  %65 = or disjoint i32 %62, 2, !dbg !33
  %66 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %65, !dbg !33
  %67 = insertelement <1 x i8> poison, i8 %61, i64 0, !dbg !33
  tail call void asm sideeffect "@$2 st.shared.b8 [ $0 + 0 ], $1;", "r,h,b"(ptr addrspace(3) %66, <1 x i8> %67, i1 true) #3, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !33
  %68 = shl nuw nsw i32 %10, 1, !dbg !33
  %69 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %68, !dbg !33
  %70 = load i8, ptr addrspace(3) %69, align 2, !dbg !33
  %71 = shl nuw nsw i32 %11, 1, !dbg !33
  %72 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %71, !dbg !33
  %73 = load i8, ptr addrspace(3) %72, align 2, !dbg !33
  %74 = and i8 %70, 1, !dbg !33
  %75 = and i8 %73, 1, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b8 [ $1 + 0 ], { $0 };", "c,l,b"(i8 %74, ptr addrspace(1) %58, i1 %18) #3, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b8 [ $1 + 0 ], { $0 };", "c,l,b"(i8 %75, ptr addrspace(1) %59, i1 %18) #3, !dbg !33
  %76 = insertelement <4 x i32> poison, i32 %20, i64 0, !dbg !34
  %77 = insertelement <4 x i32> %76, i32 %.decomposed, i64 1, !dbg !34
  %78 = insertelement <4 x i32> %77, i32 %24, i64 2, !dbg !34
  %79 = insertelement <4 x i32> %78, i32 %23, i64 3, !dbg !34
  %80 = shl <4 x i32> %79, <i32 4, i32 1, i32 6, i32 3>, !dbg !34
  %81 = tail call i32 @llvm.vector.reduce.add.v4i32(<4 x i32> %80), !dbg !35
  %82 = sext i32 %81 to i64, !dbg !36
  %83 = getelementptr float, ptr addrspace(1) %3, i64 %82, !dbg !36
  %84 = bitcast float %56 to i32, !dbg !37
  %85 = bitcast float %57 to i32, !dbg !37
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %84, i32 %85, ptr addrspace(1) %83, i1 %18) #3, !dbg !37
  ret void, !dbg !38
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.vector.reduce.add.v4i32(<4 x i32>) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cgsps77nz3pu676ewfs77duz5y5cmdrpprxw2slizgpboezgm3v6.py", directory: "inductor_cache/gs")
!4 = !{ptr @triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9", linkageName: "triton_poi_fused_convolution_leaky_relu_pixel_shuffle_9", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 27, column: 21, scope: !7)
!16 = !DILocation(line: 30, column: 19, scope: !7)
!17 = !DILocation(line: 32, column: 19, scope: !7)
!18 = !DILocation(line: 31, column: 19, scope: !7)
!19 = !DILocation(line: 34, column: 21, scope: !7)
!20 = !DILocation(line: 34, column: 26, scope: !7)
!21 = !DILocation(line: 35, column: 19, scope: !7)
!22 = !DILocation(line: 36, column: 38, scope: !7)
!23 = !DILocation(line: 36, column: 35, scope: !7)
!24 = !DILocation(line: 36, column: 30, scope: !7)
!25 = !DILocation(line: 36, column: 43, scope: !7)
!26 = !DILocation(line: 37, column: 30, scope: !7)
!27 = !DILocation(line: 37, column: 35, scope: !7)
!28 = !DILocation(line: 38, column: 18, scope: !7)
!29 = !DILocation(line: 40, column: 18, scope: !7)
!30 = !DILocation(line: 42, column: 18, scope: !7)
!31 = !DILocation(line: 43, column: 32, scope: !7)
!32 = !DILocation(line: 44, column: 25, scope: !7)
!33 = !DILocation(line: 44, column: 44, scope: !7)
!34 = !DILocation(line: 45, column: 47, scope: !7)
!35 = !DILocation(line: 45, column: 52, scope: !7)
!36 = !DILocation(line: 45, column: 25, scope: !7)
!37 = !DILocation(line: 45, column: 66, scope: !7)
!38 = !DILocation(line: 45, column: 4, scope: !7)
