GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      84 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:32,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1410:1410:1410:4000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in e4fe8aeaa3cbb0f2edd942968a8388a5  /benchrun/accelsim-ptx/vectoradd/sm86_a6000/input-1000000/vectorAdd
Extracting PTX file and ptxas options    1: vectorAdd.1.sm_30.ptx -arch=sm_30
different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1410000000.000000:1410000000.000000:1410000000.000000:4000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070921985816:0.00000000070921985816:0.00000000070921985816:0.00000000025000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/vectoradd/sm86_a6000/input-1000000/vectorAdd
self exe links to: /benchrun/accelsim-ptx/vectoradd/sm86_a6000/input-1000000/vectorAdd
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/vectoradd/sm86_a6000/input-1000000/vectorAdd
Running md5sum using "md5sum /benchrun/accelsim-ptx/vectoradd/sm86_a6000/input-1000000/vectorAdd "
self exe links to: /benchrun/accelsim-ptx/vectoradd/sm86_a6000/input-1000000/vectorAdd
Extracting specific PTX file named vectorAdd.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6vecAddPdS_S_i : hostFun 0x0x5652bc8015dd, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing vectorAdd.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6vecAddPdS_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file vectorAdd.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from vectorAdd.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z6vecAddPdS_S_i' : regs=10, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce1181968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce1181960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce1181958..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce1181954..

GPGPU-Sim PTX: cudaLaunch for 0x0x5652bc8015dd (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6vecAddPdS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6vecAddPdS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6vecAddPdS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6vecAddPdS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6vecAddPdS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6vecAddPdS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z6vecAddPdS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (vectorAdd.1.sm_30.ptx:37) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a8 (vectorAdd.1.sm_30.ptx:52) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6vecAddPdS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6vecAddPdS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z6vecAddPdS_S_i' to stream 0, gridDim= (977,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6vecAddPdS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6vecAddPdS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 140086
gpu_sim_insn = 21004928
gpu_ipc =     149.9431
gpu_tot_sim_cycle = 140086
gpu_tot_sim_insn = 21004928
gpu_tot_ipc =     149.9431
gpu_tot_issued_cta = 977
gpu_occupancy = 51.4974% 
gpu_tot_occupancy = 51.4974% 
max_total_param_size = 0
gpu_stall_dramfull = 660657
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.3539
partiton_level_parallism_total  =       5.3539
partiton_level_parallism_util =       6.0686
partiton_level_parallism_util_total  =       6.0686
L2_BW  =     241.5659 GB/Sec
L2_BW_total  =     241.5659 GB/Sec
gpu_total_sim_rate=38826

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69995
	L1D_cache_core[1]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69551
	L1D_cache_core[2]: Access = 9984, Miss = 9984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65780
	L1D_cache_core[3]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64170
	L1D_cache_core[4]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67814
	L1D_cache_core[5]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59056
	L1D_cache_core[6]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63386
	L1D_cache_core[7]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52563
	L1D_cache_core[8]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62285
	L1D_cache_core[9]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69640
	L1D_cache_core[10]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62030
	L1D_cache_core[11]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61863
	L1D_cache_core[12]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58222
	L1D_cache_core[13]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62412
	L1D_cache_core[14]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70409
	L1D_cache_core[15]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52199
	L1D_cache_core[16]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65990
	L1D_cache_core[17]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65958
	L1D_cache_core[18]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55049
	L1D_cache_core[19]: Access = 9984, Miss = 9984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68114
	L1D_cache_core[20]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54455
	L1D_cache_core[21]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54853
	L1D_cache_core[22]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60275
	L1D_cache_core[23]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66534
	L1D_cache_core[24]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54051
	L1D_cache_core[25]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60858
	L1D_cache_core[26]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57355
	L1D_cache_core[27]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55838
	L1D_cache_core[28]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66680
	L1D_cache_core[29]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60146
	L1D_cache_core[30]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68363
	L1D_cache_core[31]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67939
	L1D_cache_core[32]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66303
	L1D_cache_core[33]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57285
	L1D_cache_core[34]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62835
	L1D_cache_core[35]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54062
	L1D_cache_core[36]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51583
	L1D_cache_core[37]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64272
	L1D_cache_core[38]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47843
	L1D_cache_core[39]: Access = 9984, Miss = 9984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54866
	L1D_cache_core[40]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56171
	L1D_cache_core[41]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52145
	L1D_cache_core[42]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60554
	L1D_cache_core[43]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70713
	L1D_cache_core[44]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45496
	L1D_cache_core[45]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62296
	L1D_cache_core[46]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53791
	L1D_cache_core[47]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52502
	L1D_cache_core[48]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69208
	L1D_cache_core[49]: Access = 9984, Miss = 9984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60207
	L1D_cache_core[50]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52940
	L1D_cache_core[51]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60687
	L1D_cache_core[52]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54738
	L1D_cache_core[53]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65060
	L1D_cache_core[54]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65292
	L1D_cache_core[55]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63580
	L1D_cache_core[56]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57033
	L1D_cache_core[57]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55448
	L1D_cache_core[58]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62918
	L1D_cache_core[59]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55087
	L1D_cache_core[60]: Access = 9984, Miss = 9984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49828
	L1D_cache_core[61]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58364
	L1D_cache_core[62]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54346
	L1D_cache_core[63]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65348
	L1D_cache_core[64]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49034
	L1D_cache_core[65]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61489
	L1D_cache_core[66]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60322
	L1D_cache_core[67]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51224
	L1D_cache_core[68]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61287
	L1D_cache_core[69]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58539
	L1D_cache_core[70]: Access = 9984, Miss = 9984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65713
	L1D_cache_core[71]: Access = 8880, Miss = 8880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64105
	L1D_cache_core[72]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48933
	L1D_cache_core[73]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66087
	L1D_cache_core[74]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56160
	L1D_cache_core[75]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69272
	L1D_cache_core[76]: Access = 7680, Miss = 7680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61506
	L1D_cache_core[77]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66411
	L1D_cache_core[78]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55352
	L1D_cache_core[79]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63250
	L1D_cache_core[80]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69460
	L1D_cache_core[81]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61253
	L1D_cache_core[82]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68847
	L1D_cache_core[83]: Access = 9216, Miss = 9216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72734
	L1D_total_cache_accesses = 750000
	L1D_total_cache_misses = 750000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5087612
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5087221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 250000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 599667
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4487554
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 391
ctas_completed 977, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 264, 
gpgpu_n_tot_thrd_icount = 22004928
gpgpu_n_tot_w_icount = 687654
gpgpu_n_stall_shd_mem = 1852819
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500000
gpgpu_n_mem_write_global = 250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2000000
gpgpu_n_store_insn = 1000000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4001792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1759069
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 93750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1458595	W0_Idle:11010101	W0_Scoreboard:31560982	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:687654
single_issue_nums: WS0:171919	WS1:171919	WS2:171908	WS3:171908	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000000 {8:500000,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10000000 {40:250000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000000 {40:500000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2000000 {8:250000,}
maxmflatency = 12797 
max_icnt2mem_latency = 11836 
maxmrqlatency = 1320 
max_icnt2sh_latency = 100 
averagemflatency = 3492 
avg_icnt2mem_latency = 2830 
avg_mrq_latency = 86 
avg_icnt2sh_latency = 2 
mrq_lat_table:109517 	8094 	15405 	30619 	60339 	86606 	100067 	88649 	43306 	2248 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10150 	10057 	58940 	127332 	267793 	265960 	9768 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21582 	10845 	17979 	30874 	69931 	137383 	266400 	193035 	1971 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	674446 	49755 	18147 	6168 	1377 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	7 	12 	199 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        72        66        76        76        55        60        43        50        85        84        67        74        59        53        60        72 
dram[1]:        82        65        56        70        41        47        39        39        83        82        66        75        73        65        47        52 
dram[2]:        59        77        65        56        44        35        48        23        78        59        80        71        62        66        54        44 
dram[3]:        75        88        78        86        63        65        34        30        93        94        92        93        81        81        80        80 
dram[4]:        42        42        46        48        32        32        35        35        48        48        48        48        43        44        44        44 
dram[5]:        45        45        47        47        24        25        28        28        46        46        48        48        46        46        41        43 
dram[6]:        48        48        39        40        22        22        39        39        42        42        47        47        45        44        38        38 
dram[7]:        44        44        25        28        33        27        36        36        46        46        47        47        44        43        43        43 
dram[8]:        42        42        40        48        28        28        29        29        40        40        47        47        41        41        43        42 
dram[9]:        29        29        39        39        36        36        37        37        46        46        48        47        42        42        43        43 
dram[10]:        37        37        37        39        29        32        21        21        45        45        48        48        43        43        39        40 
dram[11]:        41        41        35        36        27        26        21        21        42        41        48        48        37        37        47        47 
maximum service time to same row:
dram[0]:      5743      5716      5869      5760      5737      5713      5732      5713      5739      5714      5734      5715      5742      5715      5735      5717 
dram[1]:      5741      5717      5736      5716      5736      5715      5733      5713      5732      5713      5734      5714      5740      5716      5735      5715 
dram[2]:      5733      5715      5735      5715      5734      5716      5733      5713      5729      5713      5736      5716      5730      5714      5734      5715 
dram[3]:      5737      5715      5736      5715      5733      5713      5738      5716      5741      5716      5733      5713      5734      5715      5734      5714 
dram[4]:      5801      5814      5721      5713      5727      5715      5765      5762      5761      5759      5722      5714      5725      5713      5769      5768 
dram[5]:      5771      5771      5722      5715      5747      5740      5764      5761      5760      5757      5721      5713      5721      5713      5774      5773 
dram[6]:      5756      5743      5755      5742      5722      5715      5776      5775      5790      5791      5719      5713      5721      5713      5758      5748 
dram[7]:      5727      5715      5727      5715      5724      5713      5779      5778      5785      5786      5725      5713      5727      5714      5771      5769 
dram[8]:      5722      5715      5797      5796      5801      5802      5724      5713      5720      5713      5765      5761      5803      5802      5726      5714 
dram[9]:      5721      5713      5791      5790      5761      5753      5727      5715      5722      5714      5762      5754      5816      5813      5725      5713 
dram[10]:      5727      5715      5762      5752      5779      5779      5722      5713      5725      5713      5776      5775      5755      5750      5727      5715 
dram[11]:      5749      5738      5806      5803      5776      5774      5725      5713      5721      5713      5771      5770      5758      5746      5727      5715 
average row accesses per activate:
dram[0]:  3.196455  3.296268  3.402046  3.399371  3.255079  3.377049  3.486290  3.369447  3.393082  3.450040  3.253992  3.374606  3.358893  3.372222  3.258832  3.314844 
dram[1]:  3.415154  3.456070  3.404724  3.573554  3.367601  3.489911  3.417391  3.566832  3.488691  3.414229  3.371654  3.544702  3.417202  3.493016  3.394400  3.322631 
dram[2]:  3.156090  3.187040  3.302521  3.156204  3.108477  3.224292  3.391372  3.260935  3.229790  3.174265  3.123358  3.338534  3.162202  3.236862  3.189474  3.170403 
dram[3]:  3.340541  3.511364  3.407408  3.555921  3.544636  3.470730  3.578642  3.617573  3.483454  3.382445  3.495915  3.589765  3.458469  3.392173  3.457586  3.480296 
dram[4]:  2.588307  2.683081  2.535800  2.535800  2.568485  2.662060  2.732903  2.765013  2.788158  2.741268  2.574755  2.619701  2.582609  2.615094  2.492197  2.534799 
dram[5]:  2.569528  2.629951  2.582017  2.607362  2.621287  2.650814  2.517241  2.487662  2.656642  2.643392  2.515588  2.596535  2.470309  2.518160  2.596996  2.558570 
dram[6]:  2.713921  2.720871  2.595355  2.630731  2.582217  2.607626  2.605166  2.611591  2.504132  2.516014  2.585486  2.620948  2.608532  2.608532  2.651341  2.654732 
dram[7]:  2.554086  2.659575  2.545563  2.585871  2.629032  2.692503  2.605911  2.733850  2.515440  2.554885  2.547330  2.578624  2.526764  2.593009  2.553505  2.637865 
dram[8]:  2.633209  2.643035  2.711367  2.704459  2.663739  2.711367  2.630273  2.643392  2.636025  2.649189  2.544903  2.554202  2.554736  2.662821  2.650064  2.719528 
dram[9]:  2.640994  2.670854  2.670440  2.683944  2.698856  2.664994  2.593635  2.596814  2.558504  2.570909  2.570379  2.576687  2.469679  2.514528  2.736148  2.776439 
dram[10]:  2.715198  2.650873  2.734536  2.770235  2.600490  2.659148  2.656642  2.710997  2.702806  2.685678  2.561661  2.642317  2.617907  2.703125  2.638677  2.690013 
dram[11]:  2.720871  2.707006  2.648379  2.747736  2.617756  2.633995  2.592411  2.564165  2.575942  2.623762  2.573529  2.570379  2.496394  2.517576  2.658974  2.672680 
average row locality = 544867/184654 = 2.950746
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3936      3936      3936      3936      3936      3936      3936      3936      3936      3936      3892      3892      3840      3840      3840      3840 
dram[1]:      3936      3936      3936      3936      3936      3936      3936      3936      3936      3936      3892      3892      3840      3840      3840      3840 
dram[2]:      3936      3936      3936      3936      3936      3936      3936      3936      3936      3936      3892      3892      3840      3840      3840      3840 
dram[3]:      3936      3936      3936      3936      3936      3936      3936      3936      3936      3936      3892      3892      3840      3840      3840      3840 
dram[4]:      1968      1968      1968      1968      1968      1968      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
dram[5]:      1968      1968      1968      1968      1968      1968      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
dram[6]:      1968      1968      1968      1968      1968      1968      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
dram[7]:      1968      1968      1968      1968      1968      1968      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
dram[8]:      1968      1968      1968      1968      1968      1968      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
dram[9]:      1968      1968      1968      1968      1968      1968      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
dram[10]:      1968      1968      1968      1968      1968      1968      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
dram[11]:      1968      1968      1968      1968      1968      1968      1968      1968      1968      1968      1944      1944      1920      1920      1920      1920 
total dram reads = 500000
bank skew: 3936/1920 = 2.05
chip skew: 62504/31248 = 2.00
number of total write accesses:
dram[0]:      1568      1568      1552      1552      1560      1560      1548      1548      1520      1520      1548      1548      1636      1636      1612      1612 
dram[1]:      1564      1564      1552      1552      1552      1552      1548      1548      1532      1532      1560      1560      1644      1644      1612      1612 
dram[2]:      1564      1568      1548      1552      1564      1564      1552      1552      1516      1524      1548      1552      1640      1640      1608      1608 
dram[3]:      1560      1560      1552      1552      1568      1568      1548      1548      1520      1520      1548      1548      1628      1628      1596      1596 
dram[4]:       628       628       628       628       604       604       600       600       604       604       628       628       636       636       624       624 
dram[5]:       628       628       628       628       600       600       596       596       608       608       616       616       640       640       620       620 
dram[6]:       628       628       620       620       608       608       600       600       612       612       632       632       636       636       624       624 
dram[7]:       628       628       620       620       604       604       592       592       600       600       620       620       628       628       624       624 
dram[8]:       628       628       620       620       620       620       608       608       616       616       612       612       628       628       620       620 
dram[9]:       632       632       620       620       624       624       604       604       612       612       624       624       628       628       616       616 
dram[10]:       632       632       616       616       616       616       608       608       604       604       616       616       624       624       616       616 
dram[11]:       628       628       624       624       620       620       600       600       608       608       624       624       628       628       616       616 
total dram writes = 179468
bank skew: 1644/592 = 2.78
chip skew: 25128/9832 = 2.56
average mf latency per bank:
dram[0]:       4443      4433      4365      4346      4457      4437      4504      4463      4492      4457      4546      4511      4319      4300      4420      4403
dram[1]:       4303      4285      4152      4133      4285      4270      4308      4294      4294      4263      4345      4333      4160      4141      4264      4241
dram[2]:       4871      4709      4841      4672      4922      4760      4931      4784      4986      4805      4967      4808      4811      4637      4856      4695
dram[3]:       4114      4100      4023      4013      4112      4099      4168      4153      4218      4192      4179      4162      3993      3978      4114      4089
dram[4]:       3199      3185      3212      3218      3126      3129      3364      3369      3257      3241      3237      3236      3283      3274      3326      3329
dram[5]:       3225      3210      3218      3210      3225      3223      3340      3329      3252      3247      3300      3299      3261      3262      3340      3336
dram[6]:       3239      3239      3244      3247      3237      3223      3445      3440      3264      3263      3221      3240      3269      3266      3394      3400
dram[7]:       3191      3197      3196      3191      3213      3201      3508      3507      3308      3307      3272      3280      3329      3326      3361      3354
dram[8]:       3326      3312      3231      3225      3158      3154      3308      3293      3225      3223      3272      3267      3320      3333      3354      3336
dram[9]:       3221      3228      3289      3293      3124      3108      3283      3294      3262      3263      3301      3284      3452      3442      3218      3225
dram[10]:       3207      3199      3269      3271      3155      3155      3336      3322      3313      3304      3385      3367      3304      3294      3211      3204
dram[11]:       3271      3282      3225      3204      3109      3095      3316      3305      3272      3253      3355      3355      3407      3392      3225      3224
maximum mf latency per bank:
dram[0]:      11575     11446     12433     12214     11523     10230     10833     10454     10933     10316     10475     10482     12545     12248     11123     11560
dram[1]:      11178     11234     11939     11778     10155     10507      9963     10033     11312     10379     10039      9680     11303     11575     11175     11308
dram[2]:      12314     11933     12664     12418     11702     11566     11184     11550     11791     11709     11010     10513     12726     12797     12386     11496
dram[3]:      11150     10905     11216     11235     10761     11111     10261     10262     10826     10843      9842      9752     11995     11294     10305     10592
dram[4]:       9028      9134     10591     10597      9108      9111      8397      8477      9984      9971      8509      8511      8906      8916      9477      9493
dram[5]:       8664      8681     10592     10597      9494      9504      8387      8408     10197     10192      8480      8490      9684      9705      9544      9546
dram[6]:       9563      9580      8580      8583      9100      9104      8591      8591      9980      9970      8551      8626      8548      8543      9529      9533
dram[7]:       8741      8745     10597     10604      9563      9569      8802      8891      9082      9081      8170      8376      8804      8809      9517      9525
dram[8]:       9649      9663      9628      9634      9690      9698      8951      8618     10190     10194      8554      8554      9069      9563      9547      9544
dram[9]:       9654      9662      9096      9100      9045      9560      8149      9323      9092      9099      8573      8578     10579     10538      8604      8600
dram[10]:       9655      9660     10194     10193      9675      9669      9317      9322     10195     10197      8565      8538      9695      9709      8162      8156
dram[11]:       8559      8566     10195     10192      9672      9663      9254      9269     10193     10198      8493      8493      9150      9192      8652      8645
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 140195 -   mf: uid=2897785, sid4294967295:w4294967295, part=0, addr=0xc1582280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139941), 
Ready @ 140199 -   mf: uid=2897786, sid4294967295:w4294967295, part=0, addr=0xc1582200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139945), 
Ready @ 140268 -   mf: uid=2897797, sid4294967295:w4294967295, part=0, addr=0xc157bc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (140014), 
Ready @ 140272 -   mf: uid=2897799, sid4294967295:w4294967295, part=0, addr=0xc157bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (140018), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=275107 n_act=20557 n_pre=20541 n_ref_event=0 n_req=68776 n_rd=62504 n_rd_L2_A=0 n_write=0 n_wr_bk=25088 bw_util=0.8816
n_activity=376783 dram_eff=0.9299
bk0: 3936a 65553i bk1: 3936a 63730i bk2: 3936a 64217i bk3: 3936a 66290i bk4: 3936a 57490i bk5: 3936a 59665i bk6: 3936a 58640i bk7: 3936a 62958i bk8: 3936a 64461i bk9: 3936a 64936i bk10: 3892a 67210i bk11: 3892a 72073i bk12: 3840a 65813i bk13: 3840a 58635i bk14: 3840a 69033i bk15: 3840a 70653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701117
Row_Buffer_Locality_read = 0.725682
Row_Buffer_Locality_write = 0.456314
Bank_Level_Parallism = 14.362205
Bank_Level_Parallism_Col = 11.352991
Bank_Level_Parallism_Ready = 5.103944
write_to_read_ratio_blp_rw_average = 0.338559
GrpLevelPara = 3.913276 

BW Util details:
bwutil = 0.881640 
total_CMD = 397405 
util_bw = 350368 
Wasted_Col = 25188 
Wasted_Row = 360 
Idle = 21489 

BW Util Bottlenecks: 
RCDc_limit = 28180 
RCDWRc_limit = 4430 
WTRc_limit = 97475 
RTWc_limit = 129323 
CCDLc_limit = 29174 
rwq = 0 
CCDLc_limit_alone = 12360 
WTRc_limit_alone = 89908 
RTWc_limit_alone = 120076 

Commands details: 
total_CMD = 397405 
n_nop = 275107 
Read = 62504 
Write = 0 
L2_Alloc = 0 
L2_WB = 25088 
n_act = 20557 
n_pre = 20541 
n_ref = 0 
n_req = 68776 
total_req = 87592 

Dual Bus Interface Util: 
issued_total_row = 41098 
issued_total_col = 87592 
Row_Bus_Util =  0.103416 
CoL_Bus_Util = 0.220410 
Either_Row_CoL_Bus_Util = 0.307741 
Issued_on_Two_Bus_Simul_Util = 0.016084 
issued_two_Eff = 0.052266 
queue_avg = 58.756210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.7562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=276335 n_act=19968 n_pre=19952 n_ref_event=0 n_req=68786 n_rd=62504 n_rd_L2_A=0 n_write=0 n_wr_bk=25128 bw_util=0.882
n_activity=375817 dram_eff=0.9327
bk0: 3936a 66274i bk1: 3936a 62886i bk2: 3936a 63067i bk3: 3936a 61173i bk4: 3936a 61010i bk5: 3936a 64600i bk6: 3936a 62356i bk7: 3936a 59065i bk8: 3936a 59464i bk9: 3936a 67865i bk10: 3892a 69797i bk11: 3892a 66407i bk12: 3840a 66606i bk13: 3840a 59525i bk14: 3840a 67622i bk15: 3840a 66841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709708
Row_Buffer_Locality_read = 0.734833
Row_Buffer_Locality_write = 0.459726
Bank_Level_Parallism = 14.411261
Bank_Level_Parallism_Col = 11.515483
Bank_Level_Parallism_Ready = 5.251441
write_to_read_ratio_blp_rw_average = 0.332439
GrpLevelPara = 3.915064 

BW Util details:
bwutil = 0.882042 
total_CMD = 397405 
util_bw = 350528 
Wasted_Col = 24090 
Wasted_Row = 393 
Idle = 22394 

BW Util Bottlenecks: 
RCDc_limit = 25749 
RCDWRc_limit = 4528 
WTRc_limit = 95338 
RTWc_limit = 121801 
CCDLc_limit = 27342 
rwq = 0 
CCDLc_limit_alone = 11343 
WTRc_limit_alone = 88135 
RTWc_limit_alone = 113005 

Commands details: 
total_CMD = 397405 
n_nop = 276335 
Read = 62504 
Write = 0 
L2_Alloc = 0 
L2_WB = 25128 
n_act = 19968 
n_pre = 19952 
n_ref = 0 
n_req = 68786 
total_req = 87632 

Dual Bus Interface Util: 
issued_total_row = 39920 
issued_total_col = 87632 
Row_Bus_Util =  0.100452 
CoL_Bus_Util = 0.220511 
Either_Row_CoL_Bus_Util = 0.304651 
Issued_on_Two_Bus_Simul_Util = 0.016311 
issued_two_Eff = 0.053539 
queue_avg = 58.622742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.6227
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 140251 -   mf: uid=2897795, sid4294967295:w4294967295, part=2, addr=0xc1546180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139997), 
Ready @ 140255 -   mf: uid=2897796, sid4294967295:w4294967295, part=2, addr=0xc1546100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (140001), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=273866 n_act=21416 n_pre=21400 n_ref_event=0 n_req=68779 n_rd=62504 n_rd_L2_A=0 n_write=0 n_wr_bk=25100 bw_util=0.8818
n_activity=378733 dram_eff=0.9252
bk0: 3936a 60620i bk1: 3936a 60119i bk2: 3936a 61327i bk3: 3936a 60105i bk4: 3936a 58039i bk5: 3936a 52091i bk6: 3936a 61550i bk7: 3936a 54710i bk8: 3936a 56669i bk9: 3936a 57248i bk10: 3892a 61199i bk11: 3892a 57688i bk12: 3840a 61825i bk13: 3840a 62593i bk14: 3840a 60431i bk15: 3840a 59371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688626
Row_Buffer_Locality_read = 0.712578
Row_Buffer_Locality_write = 0.450040
Bank_Level_Parallism = 14.527630
Bank_Level_Parallism_Col = 11.424148
Bank_Level_Parallism_Ready = 5.136694
write_to_read_ratio_blp_rw_average = 0.332573
GrpLevelPara = 3.908208 

BW Util details:
bwutil = 0.881760 
total_CMD = 397405 
util_bw = 350416 
Wasted_Col = 26692 
Wasted_Row = 468 
Idle = 19829 

BW Util Bottlenecks: 
RCDc_limit = 29545 
RCDWRc_limit = 4870 
WTRc_limit = 103387 
RTWc_limit = 132533 
CCDLc_limit = 30110 
rwq = 0 
CCDLc_limit_alone = 12527 
WTRc_limit_alone = 95240 
RTWc_limit_alone = 123097 

Commands details: 
total_CMD = 397405 
n_nop = 273866 
Read = 62504 
Write = 0 
L2_Alloc = 0 
L2_WB = 25100 
n_act = 21416 
n_pre = 21400 
n_ref = 0 
n_req = 68779 
total_req = 87604 

Dual Bus Interface Util: 
issued_total_row = 42816 
issued_total_col = 87604 
Row_Bus_Util =  0.107739 
CoL_Bus_Util = 0.220440 
Either_Row_CoL_Bus_Util = 0.310864 
Issued_on_Two_Bus_Simul_Util = 0.017315 
issued_two_Eff = 0.055699 
queue_avg = 58.993298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.9933
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 140282 -   mf: uid=2897801, sid4294967295:w4294967295, part=3, addr=0xc15a8880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (140028), 
Ready @ 140288 -   mf: uid=2897804, sid4294967295:w4294967295, part=3, addr=0xc15a8800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (140034), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=276789 n_act=19738 n_pre=19722 n_ref_event=0 n_req=68764 n_rd=62504 n_rd_L2_A=0 n_write=0 n_wr_bk=25040 bw_util=0.8812
n_activity=375351 dram_eff=0.9329
bk0: 3936a 65920i bk1: 3936a 67823i bk2: 3936a 66097i bk3: 3936a 64943i bk4: 3936a 62711i bk5: 3936a 63649i bk6: 3936a 62738i bk7: 3936a 62080i bk8: 3936a 65574i bk9: 3936a 64221i bk10: 3892a 66374i bk11: 3892a 69140i bk12: 3840a 70473i bk13: 3840a 71333i bk14: 3840a 70541i bk15: 3840a 70965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712960
Row_Buffer_Locality_read = 0.737873
Row_Buffer_Locality_write = 0.464217
Bank_Level_Parallism = 14.340184
Bank_Level_Parallism_Col = 11.492059
Bank_Level_Parallism_Ready = 5.272495
write_to_read_ratio_blp_rw_average = 0.330255
GrpLevelPara = 3.919680 

BW Util details:
bwutil = 0.881157 
total_CMD = 397405 
util_bw = 350176 
Wasted_Col = 23788 
Wasted_Row = 368 
Idle = 23073 

BW Util Bottlenecks: 
RCDc_limit = 24873 
RCDWRc_limit = 4193 
WTRc_limit = 94259 
RTWc_limit = 120764 
CCDLc_limit = 26942 
rwq = 0 
CCDLc_limit_alone = 11029 
WTRc_limit_alone = 86985 
RTWc_limit_alone = 112125 

Commands details: 
total_CMD = 397405 
n_nop = 276789 
Read = 62504 
Write = 0 
L2_Alloc = 0 
L2_WB = 25040 
n_act = 19738 
n_pre = 19722 
n_ref = 0 
n_req = 68764 
total_req = 87544 

Dual Bus Interface Util: 
issued_total_row = 39460 
issued_total_col = 87544 
Row_Bus_Util =  0.099294 
CoL_Bus_Util = 0.220289 
Either_Row_CoL_Bus_Util = 0.303509 
Issued_on_Two_Bus_Simul_Util = 0.016074 
issued_two_Eff = 0.052961 
queue_avg = 58.433670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.4337
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=334090 n_act=12856 n_pre=12840 n_ref_event=0 n_req=33724 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=9904 bw_util=0.4142
n_activity=234995 dram_eff=0.7005
bk0: 1968a 267113i bk1: 1968a 265343i bk2: 1968a 267840i bk3: 1968a 262559i bk4: 1968a 266428i bk5: 1968a 265115i bk6: 1968a 273627i bk7: 1968a 269764i bk8: 1968a 270252i bk9: 1968a 267895i bk10: 1944a 268744i bk11: 1944a 264743i bk12: 1920a 269584i bk13: 1920a 266150i bk14: 1920a 268301i bk15: 1920a 264938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618847
Row_Buffer_Locality_read = 0.645161
Row_Buffer_Locality_write = 0.286753
Bank_Level_Parallism = 9.518964
Bank_Level_Parallism_Col = 5.701645
Bank_Level_Parallism_Ready = 2.857022
write_to_read_ratio_blp_rw_average = 0.252789
GrpLevelPara = 3.027354 

BW Util details:
bwutil = 0.414207 
total_CMD = 397405 
util_bw = 164608 
Wasted_Col = 50952 
Wasted_Row = 8120 
Idle = 173725 

BW Util Bottlenecks: 
RCDc_limit = 68915 
RCDWRc_limit = 6843 
WTRc_limit = 44757 
RTWc_limit = 52664 
CCDLc_limit = 20597 
rwq = 0 
CCDLc_limit_alone = 14336 
WTRc_limit_alone = 42280 
RTWc_limit_alone = 48880 

Commands details: 
total_CMD = 397405 
n_nop = 334090 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 9904 
n_act = 12856 
n_pre = 12840 
n_ref = 0 
n_req = 33724 
total_req = 41152 

Dual Bus Interface Util: 
issued_total_row = 25696 
issued_total_col = 41152 
Row_Bus_Util =  0.064659 
CoL_Bus_Util = 0.103552 
Either_Row_CoL_Bus_Util = 0.159321 
Issued_on_Two_Bus_Simul_Util = 0.008890 
issued_two_Eff = 0.055800 
queue_avg = 12.187461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1875
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 140228 -   mf: uid=2897791, sid4294967295:w4294967295, part=5, addr=0xc13d7d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139974), 
Ready @ 140232 -   mf: uid=2897792, sid4294967295:w4294967295, part=5, addr=0xc13d7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139978), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=333771 n_act=13092 n_pre=13076 n_ref_event=0 n_req=33716 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=9872 bw_util=0.4139
n_activity=234254 dram_eff=0.7021
bk0: 1968a 267213i bk1: 1968a 266386i bk2: 1968a 264034i bk3: 1968a 260938i bk4: 1968a 266055i bk5: 1968a 260227i bk6: 1968a 264702i bk7: 1968a 260176i bk8: 1968a 270691i bk9: 1968a 266567i bk10: 1944a 265486i bk11: 1944a 263775i bk12: 1920a 268660i bk13: 1920a 262155i bk14: 1920a 264609i bk15: 1920a 260771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611698
Row_Buffer_Locality_read = 0.639049
Row_Buffer_Locality_write = 0.265397
Bank_Level_Parallism = 9.740404
Bank_Level_Parallism_Col = 5.872836
Bank_Level_Parallism_Ready = 2.920927
write_to_read_ratio_blp_rw_average = 0.251850
GrpLevelPara = 3.042781 

BW Util details:
bwutil = 0.413885 
total_CMD = 397405 
util_bw = 164480 
Wasted_Col = 50900 
Wasted_Row = 7911 
Idle = 174114 

BW Util Bottlenecks: 
RCDc_limit = 70421 
RCDWRc_limit = 6648 
WTRc_limit = 46002 
RTWc_limit = 56239 
CCDLc_limit = 21122 
rwq = 0 
CCDLc_limit_alone = 14538 
WTRc_limit_alone = 43375 
RTWc_limit_alone = 52282 

Commands details: 
total_CMD = 397405 
n_nop = 333771 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 9872 
n_act = 13092 
n_pre = 13076 
n_ref = 0 
n_req = 33716 
total_req = 41120 

Dual Bus Interface Util: 
issued_total_row = 26168 
issued_total_col = 41120 
Row_Bus_Util =  0.065847 
CoL_Bus_Util = 0.103471 
Either_Row_CoL_Bus_Util = 0.160124 
Issued_on_Two_Bus_Simul_Util = 0.009195 
issued_two_Eff = 0.057422 
queue_avg = 12.299556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2996
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=334065 n_act=12911 n_pre=12895 n_ref_event=0 n_req=33728 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=9920 bw_util=0.4144
n_activity=233510 dram_eff=0.7052
bk0: 1968a 269394i bk1: 1968a 264266i bk2: 1968a 262885i bk3: 1968a 259997i bk4: 1968a 265390i bk5: 1968a 262813i bk6: 1968a 263124i bk7: 1968a 264354i bk8: 1968a 264080i bk9: 1968a 261643i bk10: 1944a 269891i bk11: 1944a 264806i bk12: 1920a 272462i bk13: 1920a 269761i bk14: 1920a 275191i bk15: 1920a 273074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617202
Row_Buffer_Locality_read = 0.644425
Row_Buffer_Locality_write = 0.274194
Bank_Level_Parallism = 9.636376
Bank_Level_Parallism_Col = 5.927231
Bank_Level_Parallism_Ready = 2.955527
write_to_read_ratio_blp_rw_average = 0.248681
GrpLevelPara = 3.067964 

BW Util details:
bwutil = 0.414368 
total_CMD = 397405 
util_bw = 164672 
Wasted_Col = 49811 
Wasted_Row = 7936 
Idle = 174986 

BW Util Bottlenecks: 
RCDc_limit = 68387 
RCDWRc_limit = 6318 
WTRc_limit = 44348 
RTWc_limit = 54630 
CCDLc_limit = 19229 
rwq = 0 
CCDLc_limit_alone = 13193 
WTRc_limit_alone = 42066 
RTWc_limit_alone = 50876 

Commands details: 
total_CMD = 397405 
n_nop = 334065 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 9920 
n_act = 12911 
n_pre = 12895 
n_ref = 0 
n_req = 33728 
total_req = 41168 

Dual Bus Interface Util: 
issued_total_row = 25806 
issued_total_col = 41168 
Row_Bus_Util =  0.064936 
CoL_Bus_Util = 0.103592 
Either_Row_CoL_Bus_Util = 0.159384 
Issued_on_Two_Bus_Simul_Util = 0.009144 
issued_two_Eff = 0.057373 
queue_avg = 12.205775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2058
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 140283 -   mf: uid=2897802, sid4294967295:w4294967295, part=7, addr=0xc144e300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (140029), 
Ready @ 140287 -   mf: uid=2897803, sid4294967295:w4294967295, part=7, addr=0xc144e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (140033), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=333899 n_act=12997 n_pre=12981 n_ref_event=0 n_req=33706 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=9832 bw_util=0.4135
n_activity=234598 dram_eff=0.7004
bk0: 1968a 267905i bk1: 1968a 264591i bk2: 1968a 264467i bk3: 1968a 263321i bk4: 1968a 267997i bk5: 1968a 264382i bk6: 1968a 266190i bk7: 1968a 264030i bk8: 1968a 266167i bk9: 1968a 263087i bk10: 1944a 270636i bk11: 1944a 267626i bk12: 1920a 270498i bk13: 1920a 267524i bk14: 1920a 272666i bk15: 1920a 267834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614401
Row_Buffer_Locality_read = 0.639881
Row_Buffer_Locality_write = 0.290480
Bank_Level_Parallism = 9.571214
Bank_Level_Parallism_Col = 5.801140
Bank_Level_Parallism_Ready = 2.918520
write_to_read_ratio_blp_rw_average = 0.244265
GrpLevelPara = 3.024118 

BW Util details:
bwutil = 0.413482 
total_CMD = 397405 
util_bw = 164320 
Wasted_Col = 51121 
Wasted_Row = 8062 
Idle = 173902 

BW Util Bottlenecks: 
RCDc_limit = 70589 
RCDWRc_limit = 6055 
WTRc_limit = 46370 
RTWc_limit = 53172 
CCDLc_limit = 20996 
rwq = 0 
CCDLc_limit_alone = 14447 
WTRc_limit_alone = 43732 
RTWc_limit_alone = 49261 

Commands details: 
total_CMD = 397405 
n_nop = 333899 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 9832 
n_act = 12997 
n_pre = 12981 
n_ref = 0 
n_req = 33706 
total_req = 41080 

Dual Bus Interface Util: 
issued_total_row = 25978 
issued_total_col = 41080 
Row_Bus_Util =  0.065369 
CoL_Bus_Util = 0.103371 
Either_Row_CoL_Bus_Util = 0.159802 
Issued_on_Two_Bus_Simul_Util = 0.008938 
issued_two_Eff = 0.055932 
queue_avg = 12.105059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1051
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 140216 -   mf: uid=2897787, sid4294967295:w4294967295, part=8, addr=0xc13e6d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139962), 
Ready @ 140220 -   mf: uid=2897788, sid4294967295:w4294967295, part=8, addr=0xc13e6d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139966), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=334393 n_act=12759 n_pre=12743 n_ref_event=0 n_req=33724 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=9904 bw_util=0.4142
n_activity=235895 dram_eff=0.6978
bk0: 1968a 265974i bk1: 1968a 260910i bk2: 1968a 268374i bk3: 1968a 264725i bk4: 1968a 271191i bk5: 1968a 268070i bk6: 1968a 266168i bk7: 1968a 265319i bk8: 1968a 264919i bk9: 1968a 261615i bk10: 1944a 267845i bk11: 1944a 265825i bk12: 1920a 267618i bk13: 1920a 264896i bk14: 1920a 269048i bk15: 1920a 269289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621723
Row_Buffer_Locality_read = 0.647689
Row_Buffer_Locality_write = 0.294023
Bank_Level_Parallism = 9.568669
Bank_Level_Parallism_Col = 5.827612
Bank_Level_Parallism_Ready = 2.948691
write_to_read_ratio_blp_rw_average = 0.258502
GrpLevelPara = 3.042393 

BW Util details:
bwutil = 0.414207 
total_CMD = 397405 
util_bw = 164608 
Wasted_Col = 51183 
Wasted_Row = 8554 
Idle = 173060 

BW Util Bottlenecks: 
RCDc_limit = 69099 
RCDWRc_limit = 6483 
WTRc_limit = 44293 
RTWc_limit = 55362 
CCDLc_limit = 21331 
rwq = 0 
CCDLc_limit_alone = 14788 
WTRc_limit_alone = 41731 
RTWc_limit_alone = 51381 

Commands details: 
total_CMD = 397405 
n_nop = 334393 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 9904 
n_act = 12759 
n_pre = 12743 
n_ref = 0 
n_req = 33724 
total_req = 41152 

Dual Bus Interface Util: 
issued_total_row = 25502 
issued_total_col = 41152 
Row_Bus_Util =  0.064171 
CoL_Bus_Util = 0.103552 
Either_Row_CoL_Bus_Util = 0.158559 
Issued_on_Two_Bus_Simul_Util = 0.009164 
issued_two_Eff = 0.057799 
queue_avg = 12.712128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7121
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 140244 -   mf: uid=2897793, sid4294967295:w4294967295, part=9, addr=0xc1415e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139990), 
Ready @ 140248 -   mf: uid=2897794, sid4294967295:w4294967295, part=9, addr=0xc1415e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139994), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=334219 n_act=12862 n_pre=12846 n_ref_event=0 n_req=33728 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=9920 bw_util=0.4144
n_activity=236115 dram_eff=0.6974
bk0: 1968a 269336i bk1: 1968a 265464i bk2: 1968a 269973i bk3: 1968a 265734i bk4: 1968a 264365i bk5: 1968a 261242i bk6: 1968a 265004i bk7: 1968a 262511i bk8: 1968a 265975i bk9: 1968a 260902i bk10: 1944a 265651i bk11: 1944a 263935i bk12: 1920a 262919i bk13: 1920a 260583i bk14: 1920a 270536i bk15: 1920a 268652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618655
Row_Buffer_Locality_read = 0.645257
Row_Buffer_Locality_write = 0.283468
Bank_Level_Parallism = 9.640853
Bank_Level_Parallism_Col = 5.873170
Bank_Level_Parallism_Ready = 2.918641
write_to_read_ratio_blp_rw_average = 0.262356
GrpLevelPara = 3.046716 

BW Util details:
bwutil = 0.414368 
total_CMD = 397405 
util_bw = 164672 
Wasted_Col = 51988 
Wasted_Row = 7993 
Idle = 172752 

BW Util Bottlenecks: 
RCDc_limit = 71219 
RCDWRc_limit = 6423 
WTRc_limit = 44243 
RTWc_limit = 61535 
CCDLc_limit = 22455 
rwq = 0 
CCDLc_limit_alone = 15662 
WTRc_limit_alone = 41727 
RTWc_limit_alone = 57258 

Commands details: 
total_CMD = 397405 
n_nop = 334219 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 9920 
n_act = 12862 
n_pre = 12846 
n_ref = 0 
n_req = 33728 
total_req = 41168 

Dual Bus Interface Util: 
issued_total_row = 25708 
issued_total_col = 41168 
Row_Bus_Util =  0.064690 
CoL_Bus_Util = 0.103592 
Either_Row_CoL_Bus_Util = 0.158996 
Issued_on_Two_Bus_Simul_Util = 0.009285 
issued_two_Eff = 0.058399 
queue_avg = 12.663675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6637
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 140221 -   mf: uid=2897789, sid4294967295:w4294967295, part=10, addr=0xc13f1b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139967), 
Ready @ 140225 -   mf: uid=2897790, sid4294967295:w4294967295, part=10, addr=0xc13f1b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (139971), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=334618 n_act=12625 n_pre=12609 n_ref_event=0 n_req=33714 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=9864 bw_util=0.4138
n_activity=233619 dram_eff=0.7039
bk0: 1968a 268347i bk1: 1968a 263821i bk2: 1968a 268229i bk3: 1968a 264842i bk4: 1968a 267276i bk5: 1968a 261668i bk6: 1968a 267513i bk7: 1968a 264918i bk8: 1968a 270523i bk9: 1968a 267106i bk10: 1944a 264327i bk11: 1944a 262588i bk12: 1920a 271376i bk13: 1920a 269181i bk14: 1920a 270142i bk15: 1920a 265383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625526
Row_Buffer_Locality_read = 0.651146
Row_Buffer_Locality_write = 0.300892
Bank_Level_Parallism = 9.651046
Bank_Level_Parallism_Col = 5.938245
Bank_Level_Parallism_Ready = 3.010217
write_to_read_ratio_blp_rw_average = 0.258321
GrpLevelPara = 3.071275 

BW Util details:
bwutil = 0.413805 
total_CMD = 397405 
util_bw = 164448 
Wasted_Col = 49196 
Wasted_Row = 8176 
Idle = 175585 

BW Util Bottlenecks: 
RCDc_limit = 67388 
RCDWRc_limit = 6346 
WTRc_limit = 43844 
RTWc_limit = 55229 
CCDLc_limit = 19867 
rwq = 0 
CCDLc_limit_alone = 13828 
WTRc_limit_alone = 41375 
RTWc_limit_alone = 51659 

Commands details: 
total_CMD = 397405 
n_nop = 334618 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 9864 
n_act = 12625 
n_pre = 12609 
n_ref = 0 
n_req = 33714 
total_req = 41112 

Dual Bus Interface Util: 
issued_total_row = 25234 
issued_total_col = 41112 
Row_Bus_Util =  0.063497 
CoL_Bus_Util = 0.103451 
Either_Row_CoL_Bus_Util = 0.157992 
Issued_on_Two_Bus_Simul_Util = 0.008956 
issued_two_Eff = 0.056684 
queue_avg = 12.652888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6529
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 140271 -   mf: uid=2897798, sid4294967295:w4294967295, part=11, addr=0xc1418880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (140017), 
Ready @ 140275 -   mf: uid=2897800, sid4294967295:w4294967295, part=11, addr=0xc1418800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (140021), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397405 n_nop=334067 n_act=12878 n_pre=12862 n_ref_event=0 n_req=33722 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=9896 bw_util=0.4141
n_activity=234302 dram_eff=0.7024
bk0: 1968a 272478i bk1: 1968a 268168i bk2: 1968a 268701i bk3: 1968a 266446i bk4: 1968a 266694i bk5: 1968a 263526i bk6: 1968a 267827i bk7: 1968a 266048i bk8: 1968a 268204i bk9: 1968a 266923i bk10: 1944a 267634i bk11: 1944a 265119i bk12: 1920a 270200i bk13: 1920a 267320i bk14: 1920a 272448i bk15: 1920a 267353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618113
Row_Buffer_Locality_read = 0.645353
Row_Buffer_Locality_write = 0.274050
Bank_Level_Parallism = 9.494663
Bank_Level_Parallism_Col = 5.815313
Bank_Level_Parallism_Ready = 2.910085
write_to_read_ratio_blp_rw_average = 0.254694
GrpLevelPara = 3.053231 

BW Util details:
bwutil = 0.414127 
total_CMD = 397405 
util_bw = 164576 
Wasted_Col = 50600 
Wasted_Row = 8226 
Idle = 174003 

BW Util Bottlenecks: 
RCDc_limit = 70236 
RCDWRc_limit = 6005 
WTRc_limit = 46504 
RTWc_limit = 55693 
CCDLc_limit = 21123 
rwq = 0 
CCDLc_limit_alone = 14264 
WTRc_limit_alone = 43655 
RTWc_limit_alone = 51683 

Commands details: 
total_CMD = 397405 
n_nop = 334067 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 9896 
n_act = 12878 
n_pre = 12862 
n_ref = 0 
n_req = 33722 
total_req = 41144 

Dual Bus Interface Util: 
issued_total_row = 25740 
issued_total_col = 41144 
Row_Bus_Util =  0.064770 
CoL_Bus_Util = 0.103532 
Either_Row_CoL_Bus_Util = 0.159379 
Issued_on_Two_Bus_Simul_Util = 0.008923 
issued_two_Eff = 0.055985 
queue_avg = 12.232080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2321

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46876, Miss = 46876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2159
L2_cache_bank[1]: Access = 46876, Miss = 46876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7887
L2_cache_bank[2]: Access = 46876, Miss = 46876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4310
L2_cache_bank[3]: Access = 46876, Miss = 46876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6008
L2_cache_bank[4]: Access = 46872, Miss = 46872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7243
L2_cache_bank[5]: Access = 46872, Miss = 46872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2710
L2_cache_bank[6]: Access = 46872, Miss = 46872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5546
L2_cache_bank[7]: Access = 46872, Miss = 46872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5077
L2_cache_bank[8]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 358
L2_cache_bank[9]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 801
L2_cache_bank[10]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 155
L2_cache_bank[11]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 790
L2_cache_bank[12]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 276
L2_cache_bank[13]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 721
L2_cache_bank[14]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 160
L2_cache_bank[15]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 808
L2_cache_bank[16]: Access = 23436, Miss = 23432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 699
L2_cache_bank[17]: Access = 23436, Miss = 23432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 169
L2_cache_bank[18]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
L2_cache_bank[20]: Access = 23436, Miss = 23432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693
L2_cache_bank[21]: Access = 23436, Miss = 23432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
L2_cache_bank[22]: Access = 23436, Miss = 23432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
L2_cache_bank[23]: Access = 23436, Miss = 23432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99
L2_total_cache_accesses = 750000
L2_total_cache_misses = 749976
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 48926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 250000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 48926
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.149

icnt_total_pkts_mem_to_simt=750000
icnt_total_pkts_simt_to_mem=750000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 750000
Req_Network_cycles = 140086
Req_Network_injected_packets_per_cycle =       5.3539 
Req_Network_conflicts_per_cycle =      59.3201
Req_Network_conflicts_per_cycle_util =      62.0097
Req_Bank_Level_Parallism =       5.5966
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =     144.9606
Req_Network_out_buffer_full_per_cycle =       0.7768
Req_Network_out_buffer_avg_util =      69.8532

Reply_Network_injected_packets_num = 750000
Reply_Network_cycles = 140086
Reply_Network_injected_packets_per_cycle =        5.3539
Reply_Network_conflicts_per_cycle =        1.1225
Reply_Network_conflicts_per_cycle_util =       1.1815
Reply_Bank_Level_Parallism =       5.6349
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1626
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0637
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 1 sec (541 sec)
gpgpu_simulation_rate = 38826 (inst/sec)
gpgpu_simulation_rate = 258 (cycle/sec)
gpgpu_silicon_slowdown = 5465116x
Final sum = 1000000.000000; sum/n = 1.000000 (should be ~1)
GPGPU-Sim: *** exit detected ***
