Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Jun 22 12:44:25 2017
| Host         : mothership running 64-bit Ubuntu 16.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ctr_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.140        0.000                      0                   42        0.264        0.000                      0                   42        3.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.140        0.000                      0                   42        0.264        0.000                      0                   42        3.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.118ns (25.591%)  route 3.251ns (74.409%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 12.946 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.733     5.401    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     5.919 f  ctr_reg[0]/Q
                         net (fo=3, routed)           1.564     7.484    ctr_reg_n_0_[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.148     7.632 f  ctr[20]_i_10/O
                         net (fo=1, routed)           0.310     7.941    ctr[20]_i_10_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.269 f  ctr[20]_i_5/O
                         net (fo=1, routed)           0.428     8.698    ctr[20]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  ctr[20]_i_1/O
                         net (fo=21, routed)          0.948     9.770    ctr[20]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk50 (IN)
                         net (fo=0)                   0.000     8.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.555    12.946    clk50_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  ctr_reg[17]/C
                         clock pessimism              0.428    13.374    
                         clock uncertainty           -0.035    13.339    
    SLICE_X39Y66         FDRE (Setup_fdre_C_R)       -0.429    12.910    ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.118ns (25.591%)  route 3.251ns (74.409%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 12.946 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.733     5.401    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     5.919 f  ctr_reg[0]/Q
                         net (fo=3, routed)           1.564     7.484    ctr_reg_n_0_[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.148     7.632 f  ctr[20]_i_10/O
                         net (fo=1, routed)           0.310     7.941    ctr[20]_i_10_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.269 f  ctr[20]_i_5/O
                         net (fo=1, routed)           0.428     8.698    ctr[20]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  ctr[20]_i_1/O
                         net (fo=21, routed)          0.948     9.770    ctr[20]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  ctr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk50 (IN)
                         net (fo=0)                   0.000     8.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.555    12.946    clk50_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  ctr_reg[18]/C
                         clock pessimism              0.428    13.374    
                         clock uncertainty           -0.035    13.339    
    SLICE_X39Y66         FDRE (Setup_fdre_C_R)       -0.429    12.910    ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.118ns (25.591%)  route 3.251ns (74.409%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 12.946 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.733     5.401    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     5.919 f  ctr_reg[0]/Q
                         net (fo=3, routed)           1.564     7.484    ctr_reg_n_0_[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.148     7.632 f  ctr[20]_i_10/O
                         net (fo=1, routed)           0.310     7.941    ctr[20]_i_10_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.269 f  ctr[20]_i_5/O
                         net (fo=1, routed)           0.428     8.698    ctr[20]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  ctr[20]_i_1/O
                         net (fo=21, routed)          0.948     9.770    ctr[20]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  ctr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk50 (IN)
                         net (fo=0)                   0.000     8.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.555    12.946    clk50_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  ctr_reg[19]/C
                         clock pessimism              0.428    13.374    
                         clock uncertainty           -0.035    13.339    
    SLICE_X39Y66         FDRE (Setup_fdre_C_R)       -0.429    12.910    ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.118ns (25.591%)  route 3.251ns (74.409%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 12.946 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.733     5.401    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     5.919 f  ctr_reg[0]/Q
                         net (fo=3, routed)           1.564     7.484    ctr_reg_n_0_[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.148     7.632 f  ctr[20]_i_10/O
                         net (fo=1, routed)           0.310     7.941    ctr[20]_i_10_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.269 f  ctr[20]_i_5/O
                         net (fo=1, routed)           0.428     8.698    ctr[20]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  ctr[20]_i_1/O
                         net (fo=21, routed)          0.948     9.770    ctr[20]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  ctr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk50 (IN)
                         net (fo=0)                   0.000     8.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.555    12.946    clk50_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  ctr_reg[20]/C
                         clock pessimism              0.428    13.374    
                         clock uncertainty           -0.035    13.339    
    SLICE_X39Y66         FDRE (Setup_fdre_C_R)       -0.429    12.910    ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.118ns (27.353%)  route 2.969ns (72.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.733     5.401    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     5.919 f  ctr_reg[0]/Q
                         net (fo=3, routed)           1.564     7.484    ctr_reg_n_0_[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.148     7.632 f  ctr[20]_i_10/O
                         net (fo=1, routed)           0.310     7.941    ctr[20]_i_10_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.269 f  ctr[20]_i_5/O
                         net (fo=1, routed)           0.428     8.698    ctr[20]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  ctr[20]_i_1/O
                         net (fo=21, routed)          0.667     9.489    ctr[20]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk50 (IN)
                         net (fo=0)                   0.000     8.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.557    12.948    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
                         clock pessimism              0.453    13.401    
                         clock uncertainty           -0.035    13.366    
    SLICE_X38Y63         FDRE (Setup_fdre_C_R)       -0.524    12.842    ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.118ns (27.353%)  route 2.969ns (72.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.733     5.401    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     5.919 f  ctr_reg[0]/Q
                         net (fo=3, routed)           1.564     7.484    ctr_reg_n_0_[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.148     7.632 f  ctr[20]_i_10/O
                         net (fo=1, routed)           0.310     7.941    ctr[20]_i_10_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.269 f  ctr[20]_i_5/O
                         net (fo=1, routed)           0.428     8.698    ctr[20]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  ctr[20]_i_1/O
                         net (fo=21, routed)          0.667     9.489    ctr[20]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk50 (IN)
                         net (fo=0)                   0.000     8.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.557    12.948    clk50_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  ctr_reg[5]/C
                         clock pessimism              0.431    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X39Y63         FDRE (Setup_fdre_C_R)       -0.429    12.915    ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.118ns (27.353%)  route 2.969ns (72.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.733     5.401    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     5.919 f  ctr_reg[0]/Q
                         net (fo=3, routed)           1.564     7.484    ctr_reg_n_0_[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.148     7.632 f  ctr[20]_i_10/O
                         net (fo=1, routed)           0.310     7.941    ctr[20]_i_10_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.269 f  ctr[20]_i_5/O
                         net (fo=1, routed)           0.428     8.698    ctr[20]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  ctr[20]_i_1/O
                         net (fo=21, routed)          0.667     9.489    ctr[20]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk50 (IN)
                         net (fo=0)                   0.000     8.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.557    12.948    clk50_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  ctr_reg[6]/C
                         clock pessimism              0.431    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X39Y63         FDRE (Setup_fdre_C_R)       -0.429    12.915    ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.118ns (27.353%)  route 2.969ns (72.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.733     5.401    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     5.919 f  ctr_reg[0]/Q
                         net (fo=3, routed)           1.564     7.484    ctr_reg_n_0_[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.148     7.632 f  ctr[20]_i_10/O
                         net (fo=1, routed)           0.310     7.941    ctr[20]_i_10_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.269 f  ctr[20]_i_5/O
                         net (fo=1, routed)           0.428     8.698    ctr[20]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  ctr[20]_i_1/O
                         net (fo=21, routed)          0.667     9.489    ctr[20]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk50 (IN)
                         net (fo=0)                   0.000     8.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.557    12.948    clk50_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  ctr_reg[7]/C
                         clock pessimism              0.431    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X39Y63         FDRE (Setup_fdre_C_R)       -0.429    12.915    ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.118ns (27.353%)  route 2.969ns (72.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.733     5.401    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     5.919 f  ctr_reg[0]/Q
                         net (fo=3, routed)           1.564     7.484    ctr_reg_n_0_[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.148     7.632 f  ctr[20]_i_10/O
                         net (fo=1, routed)           0.310     7.941    ctr[20]_i_10_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.269 f  ctr[20]_i_5/O
                         net (fo=1, routed)           0.428     8.698    ctr[20]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  ctr[20]_i_1/O
                         net (fo=21, routed)          0.667     9.489    ctr[20]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk50 (IN)
                         net (fo=0)                   0.000     8.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.557    12.948    clk50_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  ctr_reg[8]/C
                         clock pessimism              0.431    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X39Y63         FDRE (Setup_fdre_C_R)       -0.429    12.915    ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.118ns (28.048%)  route 2.868ns (71.952%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.733     5.401    clk50_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     5.919 f  ctr_reg[0]/Q
                         net (fo=3, routed)           1.564     7.484    ctr_reg_n_0_[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.148     7.632 f  ctr[20]_i_10/O
                         net (fo=1, routed)           0.310     7.941    ctr[20]_i_10_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.269 f  ctr[20]_i_5/O
                         net (fo=1, routed)           0.428     8.698    ctr[20]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  ctr[20]_i_1/O
                         net (fo=21, routed)          0.566     9.387    ctr[20]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  ctr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk50 (IN)
                         net (fo=0)                   0.000     8.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.556    12.947    clk50_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  ctr_reg[13]/C
                         clock pessimism              0.428    13.375    
                         clock uncertainty           -0.035    13.340    
    SLICE_X39Y65         FDRE (Setup_fdre_C_R)       -0.429    12.911    ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ctr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.494    clk50_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  ctr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ctr_reg[16]/Q
                         net (fo=2, routed)           0.120     1.755    ctr_reg_n_0_[16]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  ctr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    data0[16]
    SLICE_X39Y65         FDRE                                         r  ctr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     2.009    clk50_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  ctr_reg[16]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.105     1.599    ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ctr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.493    clk50_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  ctr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ctr_reg[20]/Q
                         net (fo=4, routed)           0.120     1.754    ctr_reg_n_0_[20]
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  ctr_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.862    data0[20]
    SLICE_X39Y66         FDRE                                         r  ctr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     2.008    clk50_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  ctr_reg[20]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.105     1.598    ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.495    clk50_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  ctr_reg[4]/Q
                         net (fo=2, routed)           0.120     1.756    ctr_reg_n_0_[4]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  ctr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    data0[4]
    SLICE_X39Y62         FDRE                                         r  ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     2.011    clk50_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  ctr_reg[4]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.105     1.600    ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ctr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.493    clk50_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  ctr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ctr_reg[17]/Q
                         net (fo=2, routed)           0.116     1.750    ctr_reg_n_0_[17]
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.865 r  ctr_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.865    data0[17]
    SLICE_X39Y66         FDRE                                         r  ctr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     2.008    clk50_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  ctr_reg[17]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.105     1.598    ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ctr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.493    clk50_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  ctr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ctr_reg[19]/Q
                         net (fo=2, routed)           0.120     1.754    ctr_reg_n_0_[19]
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  ctr_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.865    data0[19]
    SLICE_X39Y66         FDRE                                         r  ctr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     2.008    clk50_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  ctr_reg[19]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.105     1.598    ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.495    clk50_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  ctr_reg[3]/Q
                         net (fo=2, routed)           0.121     1.757    ctr_reg_n_0_[3]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.868 r  ctr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    data0[3]
    SLICE_X39Y62         FDRE                                         r  ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     2.011    clk50_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  ctr_reg[3]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.105     1.600    ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.494    clk50_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ctr_reg[5]/Q
                         net (fo=2, routed)           0.117     1.752    ctr_reg_n_0_[5]
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  ctr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    data0[5]
    SLICE_X39Y63         FDRE                                         r  ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     2.010    clk50_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  ctr_reg[5]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.105     1.599    ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.494    clk50_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ctr_reg[9]/Q
                         net (fo=3, routed)           0.117     1.752    ctr_reg_n_0_[9]
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  ctr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    data0[9]
    SLICE_X39Y64         FDRE                                         r  ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     2.010    clk50_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  ctr_reg[9]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.105     1.599    ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ctr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.494    clk50_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  ctr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ctr_reg[13]/Q
                         net (fo=3, routed)           0.117     1.752    ctr_reg_n_0_[13]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  ctr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    data0[13]
    SLICE_X39Y65         FDRE                                         r  ctr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     2.009    clk50_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  ctr_reg[13]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.105     1.599    ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ctr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.494    clk50_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  ctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ctr_reg[15]/Q
                         net (fo=4, routed)           0.122     1.756    ctr_reg_n_0_[15]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.867 r  ctr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    data0[15]
    SLICE_X39Y65         FDRE                                         r  ctr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     2.009    clk50_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  ctr_reg[15]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.105     1.599    ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk50_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y63    ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y64    ctr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y64    ctr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y64    ctr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y65    ctr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y65    ctr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y65    ctr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y65    ctr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y66    ctr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y65    ctr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y65    ctr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y65    ctr_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y65    ctr_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y66    ctr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y66    ctr_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y66    ctr_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y66    ctr_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y63    ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y63    ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y63    ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y64    ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y64    ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y64    ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y62    ctr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y62    ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y62    ctr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y62    ctr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y62    ctr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y62    ctr_reg[3]/C



