/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [10:0] _02_;
  reg [3:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [33:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = celloutsig_0_17z ? celloutsig_0_3z : celloutsig_0_18z[2];
  assign celloutsig_0_9z = celloutsig_0_5z[2] ^ celloutsig_0_6z[0];
  assign celloutsig_0_2z = _01_ ^ celloutsig_0_0z;
  assign celloutsig_1_7z = ~(celloutsig_1_4z ^ celloutsig_1_2z);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 11'h000;
    else _02_ <= { in_data[130:129], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, 1'h1, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_1_11z[5], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_7z };
  reg [4:0] _11_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 5'h00;
    else _11_ <= in_data[82:78];
  assign { _00_, _04_[3], _01_, _04_[1:0] } = _11_;
  assign celloutsig_0_18z = { _00_, _04_[3], _01_, _04_[1:0] } & { _00_, _04_[3], _01_, _04_[1:0] };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, celloutsig_1_7z, 1'h1 };
  assign celloutsig_0_16z = { celloutsig_0_4z[9], 1'h0, celloutsig_0_4z[7:0] } / { 1'h1, celloutsig_0_8z[7], celloutsig_0_0z, celloutsig_0_5z[4], 1'h0, celloutsig_0_5z[2:0], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[56:49] == in_data[51:44];
  assign celloutsig_1_0z = in_data[172:156] == in_data[156:140];
  assign celloutsig_0_13z = { celloutsig_0_11z[7:6], _00_, _04_[3], _01_, _04_[1:0], celloutsig_0_2z } === { celloutsig_0_11z[10:9], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_19z = { _00_, _04_[3], _01_, _04_[1:0] } === celloutsig_0_6z[4:0];
  assign celloutsig_0_3z = { _00_, _04_[3], _01_, _04_[1] } && { in_data[52:50], celloutsig_0_2z };
  assign celloutsig_1_2z = ! in_data[130:125];
  assign celloutsig_0_10z = { celloutsig_0_5z[4], 1'h0, celloutsig_0_5z[2:1], celloutsig_0_2z } * { _04_[1:0], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[174:169], celloutsig_1_1z } !== { in_data[132], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, 1'h1 };
  assign celloutsig_0_17z = { in_data[56:52], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_13z } !== { celloutsig_0_4z[9], 1'h0, celloutsig_0_4z[7:1], celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_1_1z = in_data[131:127] !== { in_data[111:110], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = ~ in_data[60:48];
  assign celloutsig_0_11z = ~ { in_data[15:3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, _00_, _04_[3], _01_, _04_[1:0] };
  assign celloutsig_0_30z = ~ { celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_1_14z = | in_data[186:173];
  assign celloutsig_0_7z = | in_data[45:35];
  assign celloutsig_1_6z = ~^ { in_data[107:105], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, 1'h1 };
  assign celloutsig_1_13z = ~^ { _02_[10], celloutsig_1_11z[6:2], celloutsig_1_11z[4], celloutsig_1_11z[4], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_18z = { _03_, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_14z } >> { _02_, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_1_19z = _02_[10:7] >> { in_data[166:164], 1'h1 };
  assign celloutsig_0_6z = in_data[67:61] >> { celloutsig_0_0z, celloutsig_0_3z, _00_, _04_[3], _01_, _04_[1:0] };
  assign celloutsig_1_8z = ~((1'h1 & celloutsig_1_4z) | (celloutsig_1_2z & celloutsig_1_1z));
  assign { celloutsig_0_4z[1], celloutsig_0_4z[2], celloutsig_0_4z[0], celloutsig_0_4z[7:3], celloutsig_0_4z[12:9] } = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, _00_, _04_[3], _01_, _04_[1:0], in_data[14:11] } ^ { _04_[1], _01_, _04_[0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, _00_, _04_[3], _00_, _04_[3], _01_, _04_[1] };
  assign { celloutsig_1_11z[6:5], celloutsig_1_11z[2], celloutsig_1_11z[4:3] } = ~ { _02_[9:8], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z };
  assign { celloutsig_0_5z[4], celloutsig_0_5z[2:0] } = { in_data[23], in_data[21:19] } & { celloutsig_0_4z[9], celloutsig_0_4z[7:6], celloutsig_0_3z };
  assign { _04_[4], _04_[2] } = { _00_, _01_ };
  assign celloutsig_0_4z[8] = 1'h0;
  assign celloutsig_0_5z[3] = 1'h0;
  assign celloutsig_1_11z[1:0] = { celloutsig_1_11z[4], celloutsig_1_11z[4] };
  assign { out_data[141:128], out_data[99:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
