/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright 2020 Mellanox Technologies, Ltd
 */

#ifndef RTE_PMD_MLX5_OS_H_
#define RTE_PMD_MLX5_OS_H_

#include "mlx5_win_ext.h"

#define PCI_DRV_FLAGS 0

#define MLX5_NAMESIZE MLX5_FS_NAME_MAX

enum mlx5_sw_parsing_offloads {
	MLX5_SW_PARSING_CAP =      1 << 0,
	MLX5_SW_PARSING_CSUM_CAP = 1 << 1,
	MLX5_SW_PARSING_TSO_CAP =  1 << 2,
};

enum mlx5_tunnel_offloads {
	MLX5_TUNNELED_OFFLOADS_VXLAN_CAP  = 1 << 0,
	MLX5_TUNNELED_OFFLOADS_GRE_CAP	  = 1 << 1,
	MLX5_TUNNELED_OFFLOADS_GENEVE_CAP = 1 << 2,
};

#endif /* RTE_PMD_MLX5_OS_H_ */
