Running: C:\Xilinx\12.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Users/Gabriel Santos/ULA/testULAFULL_isim_beh.exe -prj C:/Users/Gabriel Santos/ULA/testULAFULL_beh.prj work.testULAFULL work.glbl 
ISim M.63c (signature 0x7dea747)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/Gabriel Santos/ULA/ComparadorMaiorCompleto.vf\" into library work
Analyzing Verilog file \"C:/Xilinx/12.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/Mut.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/FA.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/Equals.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/ComparadorMaiorS.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/ComparadorMaior.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/XorGate.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/SomaSubC2B.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/Mux41.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/h.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/g.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/f.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/EqualsGate.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/e.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/d.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/ComparadorMenor.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/c.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/b.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/AndGate.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/a.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/ULA.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/Display.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/ULACompleta.vhd" into library work
Parsing VHDL file "C:/Users/Gabriel Santos/ULA/TestULAFull.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package vl_types from library vl
Compiling module glbl
Compiling module AND2
Compiling module OR3
Compiling module INV
Compiling module ComparadorMaior_MUSER_Comparador...
Compiling module GND
Compiling module ComparadorMaiorS_MUSER_Comparado...
Compiling module ComparadorMaiorCompleto
Compiling architecture faarchitecture of entity fa [fa_default]
Compiling architecture somasubc2barchitecture of entity somasubc2b [somasubc2b_default]
Compiling architecture andgatearchitecture of entity andgate [andgate_default]
Compiling architecture xorgatearchitecture of entity xorgate [xorgate_default]
Compiling architecture mutarchitecture of entity mut [mut_default]
Compiling architecture mux41architecture of entity mux41 [mux41_default]
Compiling architecture equalsarchitecture of entity equals [equals_default]
Compiling architecture behavioral of entity equalsgate [equalsgate_default]
Compiling architecture comparadormenorarchitecture of entity comparadormenor [comparadormenor_default]
Compiling architecture ulaarchitecture of entity ula [ula_default]
Compiling architecture aarchitecture of entity a [a_default]
Compiling architecture barchitecture of entity b [b_default]
Compiling architecture carchitecture of entity c [c_default]
Compiling architecture darchitecture of entity d [d_default]
Compiling architecture earchitecture of entity e [e_default]
Compiling architecture farchitecture of entity f [f_default]
Compiling architecture garchitecture of entity g [g_default]
Compiling architecture harchitecture of entity h [h_default]
Compiling architecture displayarchitecture of entity display [display_default]
Compiling architecture ulacompletaarchitecture of entity ulacompleta [ulacompleta_default]
Compiling architecture behavior of entity testulafull
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 45 VHDL Units
Compiled 8 Verilog Units
Built simulation executable C:/Users/Gabriel Santos/ULA/testULAFULL_isim_beh.exe
Fuse Memory Usage: 20904 KB
Fuse CPU Usage: 390 ms
