Period	CA	NA	TCA	TDP	CLP	SP	EP	Is met?	Slack
1	992.446006	982.603965	1975.049971	1.2108mW	39.2265uW	mat_mult_data_path/mem_a/data_out_reg[3]	mat_mult_data_path/mem_y/mem_reg[1][14]	-0.16	(VIOLATED)
1.1	996.436006	981.007965	1977.443971	1.1056mW	38.5255uW	mat_mult_data_path/mem_a/data_out_reg[1]	mat_mult_data_path/mem_y/mem_reg[1][15]	-0.08	(VIOLATED)
1.2	973.826006	976.751965	1950.577971	1.0191mW	37.6564uW	mat_mult_data_path/mem_a/data_out_reg[1]	mat_mult_data_path/mem_y/mem_reg[1][14]	0.00	(MET)
1.110000	1000.692006	979.411965	1980.103971	1.0964mW	38.8028uW	mat_mult_data_path/mem_a/data_out_reg[1]	mat_mult_data_path/mem_y/mem_reg[1][15]	-0.07	(VIOLATED)
1.120000	1003.086006	981.007965	1984.093971	1.0889mW	38.8358uW	mat_mult_data_path/mem_a/data_out_reg[5]	mat_mult_data_path/mem_y/mem_reg[1][15]	-0.05	(VIOLATED)
1.130000	994.574006	985.263966	1979.837972	1.0802mW	38.8725uW	mat_mult_data_path/mem_a/data_out_reg[3]	mat_mult_data_path/mem_y/mem_reg[1][15]	-0.05	(VIOLATED)
1.140000	993.510006	978.347965	1971.857971	1.0695mW	38.4025uW	mat_mult_data_path/mem_a/data_out_reg[5]	mat_mult_data_path/mem_y/mem_reg[1][13]	-0.03	(VIOLATED)
1.150000	996.436006	978.613965	1975.049971	1.0655mW	38.3449uW	mat_mult_data_path/mem_a/data_out_reg[1]	mat_mult_data_path/mem_y/mem_reg[1][12]	-0.02	(VIOLATED)
1.160000	985.796006	978.347965	1964.143971	1.0575mW	38.0243uW	mat_mult_data_path/mem_a/data_out_reg[1]	mat_mult_data_path/mem_y/mem_reg[1][13]	-0.02	(VIOLATED)
1.170000	1000.160006	977.815965	1977.975971	1.0507mW	38.7237uW	mat_mult_data_path/mem_a/data_out_reg[1]	mat_mult_data_path/mem_y/mem_reg[1][12]	0.00	(MET)
