// Seed: 2273202861
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    input supply1 id_8,
    input wire id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri0 id_12
);
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri id_3,
    output wire id_4,
    input uwire id_5,
    output wand id_6
);
  module_0(
      id_3, id_5, id_5, id_2, id_6, id_3, id_1, id_0, id_2, id_5, id_3, id_2, id_2
  );
  tri1 id_8 = 1 < 1'b0;
  assign id_8 = id_3;
  assign id_6 = id_1;
endmodule
