{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 14:46:01 2012 " "Info: Processing started: Thu Jun 07 14:46:01 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Info: Found entity 1: UC" {  } { { "UC.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BCD.v(397) " "Warning (10273): Verilog HDL warning at BCD.v(397): extended using \"x\" or \"z\"" {  } { { "BCD.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCD.v" 397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BCD.v(398) " "Warning (10273): Verilog HDL warning at BCD.v(398): extended using \"x\" or \"z\"" {  } { { "BCD.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCD.v" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Info: Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Info: Found entity 1: UC2" {  } { { "UC2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registrador.v(11) " "Warning (10268): Verilog HDL information at registrador.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Info: Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegistradorTxTz.v " "Warning: Can't analyze file -- file RegistradorTxTz.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testedobcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testedobcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testedobcd " "Info: Found entity 1: testedobcd" {  } { { "testedobcd.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/testedobcd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeregistradorx.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testeregistradorx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeregistradorx " "Info: Found entity 1: testeregistradorx" {  } { { "testeregistradorx.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/testeregistradorx.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testeula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeULA " "Info: Found entity 1: testeULA" {  } { { "testeULA.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/testeULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BCDecode.v(397) " "Warning (10273): Verilog HDL warning at BCDecode.v(397): extended using \"x\" or \"z\"" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BCDecode.v(398) " "Warning (10273): Verilog HDL warning at BCDecode.v(398): extended using \"x\" or \"z\"" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdecode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDecode " "Info: Found entity 1: BCDecode" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto2 " "Info: Found entity 1: Projeto2" {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidade_de_controle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_Controle " "Info: Found entity 1: Unidade_de_Controle" {  } { { "Unidade_de_Controle.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Unidade_de_Controle.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto2 " "Info: Elaborating entity \"Projeto2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "unidade3\[7..0\] unidade " "Warning: Bus \"unidade3\[7..0\]\" found using same base name as \"unidade\", which might lead to a name conflict." {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "dezena4\[7..0\] dezena " "Warning: Bus \"dezena4\[7..0\]\" found using same base name as \"dezena\", which might lead to a name conflict." {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "dezena5\[7..0\] dezena " "Warning: Bus \"dezena5\[7..0\]\" found using same base name as \"dezena\", which might lead to a name conflict." {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "unidade6\[7..0\] unidade " "Warning: Bus \"unidade6\[7..0\]\" found using same base name as \"unidade\", which might lead to a name conflict." {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dezena " "Warning: Converted elements in bus name \"dezena\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dezena\[7..0\] dezena7..0 " "Warning: Converted element name(s) from \"dezena\[7..0\]\" to \"dezena7..0\"" {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 24 416 592 40 "dezena\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 24 416 592 40 "dezena\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dezena4 " "Warning: Converted elements in bus name \"dezena4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dezena4\[7..0\] dezena47..0 " "Warning: Converted element name(s) from \"dezena4\[7..0\]\" to \"dezena47..0\"" {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 16 976 1152 32 "dezena4\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 16 976 1152 32 "dezena4\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dezena5 " "Warning: Converted elements in bus name \"dezena5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dezena5\[7..0\] dezena57..0 " "Warning: Converted element name(s) from \"dezena5\[7..0\]\" to \"dezena57..0\"" {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 600 1048 1064 776 "dezena5\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 600 1048 1064 776 "dezena5\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "unidade " "Warning: Converted elements in bus name \"unidade\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "unidade\[7..0\] unidade7..0 " "Warning: Converted element name(s) from \"unidade\[7..0\]\" to \"unidade7..0\"" {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 0 416 592 16 "unidade\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 0 416 592 16 "unidade\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "unidade3 " "Warning: Converted elements in bus name \"unidade3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "unidade3\[7..0\] unidade37..0 " "Warning: Converted element name(s) from \"unidade3\[7..0\]\" to \"unidade37..0\"" {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 0 976 1152 16 "unidade3\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 0 976 1152 16 "unidade3\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "unidade6 " "Warning: Converted elements in bus name \"unidade6\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "unidade6\[7..0\] unidade67..0 " "Warning: Converted element name(s) from \"unidade6\[7..0\]\" to \"unidade67..0\"" {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 600 1032 1048 776 "unidade6\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 600 1032 1048 776 "unidade6\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDecode BCDecode:inst4 " "Info: Elaborating entity \"BCDecode\" for hierarchy \"BCDecode:inst4\"" {  } { { "Projeto2.bdf" "inst4" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 8 136 384 104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dezenas BCDecode.v(3) " "Warning (10240): Verilog HDL Always Construct warning at BCDecode.v(3): inferring latch(es) for variable \"dezenas\", which holds its previous value in one or more paths through the always construct" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[0\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[0\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[1\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[1\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[2\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[2\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[3\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[3\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[4\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[4\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[5\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[5\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[6\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[6\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[7\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[7\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst " "Info: Elaborating entity \"registrador\" for hierarchy \"registrador:inst\"" {  } { { "Projeto2.bdf" "inst" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 192 40 136 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "registrador.v(11) " "Warning (10270): Verilog HDL Case Statement warning at registrador.v(11): incomplete case statement has no default case item" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out registrador.v(11) " "Warning (10240): Verilog HDL Always Construct warning at registrador.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[0\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[1\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[2\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[3\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[4\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[5\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 UC2:inst9 " "Info: Elaborating entity \"UC2\" for hierarchy \"UC2:inst9\"" {  } { { "Projeto2.bdf" "inst9" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 496 360 552 672 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC2:inst9\|UC:inst " "Info: Elaborating entity \"UC\" for hierarchy \"UC2:inst9\|UC:inst\"" {  } { { "UC2.bdf" "inst" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC2.bdf" { { 16 200 296 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "registrador_ty_tz.v 1 1 " "Warning: Using design file registrador_ty_tz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_Ty_Tz " "Info: Found entity 1: registrador_Ty_Tz" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_Ty_Tz registrador_Ty_Tz:inst7 " "Info: Elaborating entity \"registrador_Ty_Tz\" for hierarchy \"registrador_Ty_Tz:inst7\"" {  } { { "Projeto2.bdf" "inst7" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 88 456 632 184 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "registrador_ty_tz.v(11) " "Warning (10270): Verilog HDL Case Statement warning at registrador_ty_tz.v(11): incomplete case statement has no default case item" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out registrador_ty_tz.v(11) " "Warning (10240): Verilog HDL Always Construct warning at registrador_ty_tz.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[0\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[1\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[2\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[3\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[4\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[5\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst3 " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:inst3\"" {  } { { "Projeto2.bdf" "inst3" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 288 368 544 384 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "in1 ULA.v(5) " "Warning (10855): Verilog HDL warning at ULA.v(5): initial value for variable in1 should be constant" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 5 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "in2 ULA.v(6) " "Warning (10855): Verilog HDL warning at ULA.v(6): initial value for variable in2 should be constant" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 6 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(10) " "Warning (10270): Verilog HDL Case Statement warning at ULA.v(10): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F ULA.v(10) " "Warning (10240): Verilog HDL Always Construct warning at ULA.v(10): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in1 0 ULA.v(3) " "Warning (10030): Net \"in1\" at ULA.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in2 0 ULA.v(4) " "Warning (10030): Net \"in2\" at ULA.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] ULA.v(10) " "Info (10041): Inferred latch for \"F\[0\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] ULA.v(10) " "Info (10041): Inferred latch for \"F\[1\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] ULA.v(10) " "Info (10041): Inferred latch for \"F\[2\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] ULA.v(10) " "Info (10041): Inferred latch for \"F\[3\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] ULA.v(10) " "Info (10041): Inferred latch for \"F\[4\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] ULA.v(10) " "Info (10041): Inferred latch for \"F\[5\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst4\|dezenas\[2\] " "Warning: LATCH primitive \"BCDecode:inst4\|dezenas\[2\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst4\|dezenas\[3\] " "Warning: LATCH primitive \"BCDecode:inst4\|dezenas\[3\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst4\|dezenas\[4\] " "Warning: LATCH primitive \"BCDecode:inst4\|dezenas\[4\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst4\|dezenas\[7\] " "Warning: LATCH primitive \"BCDecode:inst4\|dezenas\[7\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst4\|dezenas\[1\] " "Warning: LATCH primitive \"BCDecode:inst4\|dezenas\[1\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "3 " "Info: Found 3 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "BCDecode:inst8\|Ram0 " "Info: RAM logic \"BCDecode:inst8\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "BCDecode.v" "Ram0" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "BCDecode:inst5\|Ram0 " "Info: RAM logic \"BCDecode:inst5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "BCDecode.v" "Ram0" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "BCDecode:inst4\|Ram0 " "Info: RAM logic \"BCDecode:inst4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "BCDecode.v" "Ram0" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "38 " "Info: Inferred 38 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst6\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst6\|Mux0\"" {  } { { "registrador_ty_tz.v" "Mux0" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst6\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst6\|Mux1\"" {  } { { "registrador_ty_tz.v" "Mux1" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst6\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst6\|Mux2\"" {  } { { "registrador_ty_tz.v" "Mux2" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst6\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst6\|Mux3\"" {  } { { "registrador_ty_tz.v" "Mux3" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst6\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst6\|Mux4\"" {  } { { "registrador_ty_tz.v" "Mux4" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst6\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst6\|Mux5\"" {  } { { "registrador_ty_tz.v" "Mux5" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst6\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst6\|Mux6\"" {  } { { "registrador_ty_tz.v" "Mux6" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst7\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst7\|Mux0\"" {  } { { "registrador_ty_tz.v" "Mux0" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst7\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst7\|Mux1\"" {  } { { "registrador_ty_tz.v" "Mux1" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst7\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst7\|Mux2\"" {  } { { "registrador_ty_tz.v" "Mux2" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst7\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst7\|Mux3\"" {  } { { "registrador_ty_tz.v" "Mux3" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst7\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst7\|Mux4\"" {  } { { "registrador_ty_tz.v" "Mux4" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst7\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst7\|Mux5\"" {  } { { "registrador_ty_tz.v" "Mux5" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "registrador_Ty_Tz:inst7\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"registrador_Ty_Tz:inst7\|Mux6\"" {  } { { "registrador_ty_tz.v" "Mux6" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst8\|Ram0~14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst8\|Ram0~14\"" {  } { { "BCDecode.v" "Ram0~14" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst8\|Ram0~15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst8\|Ram0~15\"" {  } { { "BCDecode.v" "Ram0~15" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst8\|Ram0~16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst8\|Ram0~16\"" {  } { { "BCDecode.v" "Ram0~16" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst8\|Ram0~17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst8\|Ram0~17\"" {  } { { "BCDecode.v" "Ram0~17" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst8\|Ram0~18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst8\|Ram0~18\"" {  } { { "BCDecode.v" "Ram0~18" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst8\|Ram0~19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst8\|Ram0~19\"" {  } { { "BCDecode.v" "Ram0~19" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst8\|Ram0~20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst8\|Ram0~20\"" {  } { { "BCDecode.v" "Ram0~20" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst8\|Ram0~21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst8\|Ram0~21\"" {  } { { "BCDecode.v" "Ram0~21" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst5\|Ram0~14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst5\|Ram0~14\"" {  } { { "BCDecode.v" "Ram0~14" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst5\|Ram0~15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst5\|Ram0~15\"" {  } { { "BCDecode.v" "Ram0~15" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst5\|Ram0~16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst5\|Ram0~16\"" {  } { { "BCDecode.v" "Ram0~16" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst5\|Ram0~17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst5\|Ram0~17\"" {  } { { "BCDecode.v" "Ram0~17" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst5\|Ram0~18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst5\|Ram0~18\"" {  } { { "BCDecode.v" "Ram0~18" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst5\|Ram0~19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst5\|Ram0~19\"" {  } { { "BCDecode.v" "Ram0~19" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst5\|Ram0~20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst5\|Ram0~20\"" {  } { { "BCDecode.v" "Ram0~20" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst5\|Ram0~21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst5\|Ram0~21\"" {  } { { "BCDecode.v" "Ram0~21" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst4\|Ram0~14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst4\|Ram0~14\"" {  } { { "BCDecode.v" "Ram0~14" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst4\|Ram0~15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst4\|Ram0~15\"" {  } { { "BCDecode.v" "Ram0~15" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst4\|Ram0~16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst4\|Ram0~16\"" {  } { { "BCDecode.v" "Ram0~16" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst4\|Ram0~17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst4\|Ram0~17\"" {  } { { "BCDecode.v" "Ram0~17" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst4\|Ram0~18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst4\|Ram0~18\"" {  } { { "BCDecode.v" "Ram0~18" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst4\|Ram0~19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst4\|Ram0~19\"" {  } { { "BCDecode.v" "Ram0~19" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst4\|Ram0~20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst4\|Ram0~20\"" {  } { { "BCDecode.v" "Ram0~20" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "BCDecode:inst4\|Ram0~21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"BCDecode:inst4\|Ram0~21\"" {  } { { "BCDecode.v" "Ram0~21" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "registrador_Ty_Tz:inst6\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"registrador_Ty_Tz:inst6\|lpm_mux:Mux0\"" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registrador_Ty_Tz:inst6\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"registrador_Ty_Tz:inst6\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "registrador_Ty_Tz:inst6\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"registrador_Ty_Tz:inst6\|lpm_mux:Mux6\"" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registrador_Ty_Tz:inst6\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"registrador_Ty_Tz:inst6\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "registrador_Ty_Tz:inst7\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"registrador_Ty_Tz:inst7\|lpm_mux:Mux0\"" {  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registrador_Ty_Tz:inst7\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"registrador_Ty_Tz:inst7\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst8\|lpm_mux:Ram0_rtl_0 " "Info: Elaborated megafunction instantiation \"BCDecode:inst8\|lpm_mux:Ram0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst8\|lpm_mux:Ram0_rtl_0 " "Info: Instantiated megafunction \"BCDecode:inst8\|lpm_mux:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ooc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ooc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ooc " "Info: Found entity 1: mux_ooc" {  } { { "db/mux_ooc.tdf" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/db/mux_ooc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst8\|lpm_mux:Ram0_rtl_1 " "Info: Elaborated megafunction instantiation \"BCDecode:inst8\|lpm_mux:Ram0_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst8\|lpm_mux:Ram0_rtl_1 " "Info: Instantiated megafunction \"BCDecode:inst8\|lpm_mux:Ram0_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst8\|lpm_mux:Ram0_rtl_2 " "Info: Elaborated megafunction instantiation \"BCDecode:inst8\|lpm_mux:Ram0_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst8\|lpm_mux:Ram0_rtl_2 " "Info: Instantiated megafunction \"BCDecode:inst8\|lpm_mux:Ram0_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst8\|lpm_mux:Ram0_rtl_3 " "Info: Elaborated megafunction instantiation \"BCDecode:inst8\|lpm_mux:Ram0_rtl_3\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst8\|lpm_mux:Ram0_rtl_3 " "Info: Instantiated megafunction \"BCDecode:inst8\|lpm_mux:Ram0_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst8\|lpm_mux:Ram0_rtl_4 " "Info: Elaborated megafunction instantiation \"BCDecode:inst8\|lpm_mux:Ram0_rtl_4\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst8\|lpm_mux:Ram0_rtl_4 " "Info: Instantiated megafunction \"BCDecode:inst8\|lpm_mux:Ram0_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst8\|lpm_mux:Ram0_rtl_5 " "Info: Elaborated megafunction instantiation \"BCDecode:inst8\|lpm_mux:Ram0_rtl_5\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst8\|lpm_mux:Ram0_rtl_5 " "Info: Instantiated megafunction \"BCDecode:inst8\|lpm_mux:Ram0_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst8\|lpm_mux:Ram0_rtl_6 " "Info: Elaborated megafunction instantiation \"BCDecode:inst8\|lpm_mux:Ram0_rtl_6\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst8\|lpm_mux:Ram0_rtl_6 " "Info: Instantiated megafunction \"BCDecode:inst8\|lpm_mux:Ram0_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst8\|lpm_mux:Ram0_rtl_7 " "Info: Elaborated megafunction instantiation \"BCDecode:inst8\|lpm_mux:Ram0_rtl_7\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst8\|lpm_mux:Ram0_rtl_7 " "Info: Instantiated megafunction \"BCDecode:inst8\|lpm_mux:Ram0_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst4\|lpm_mux:Ram0_rtl_16 " "Info: Elaborated megafunction instantiation \"BCDecode:inst4\|lpm_mux:Ram0_rtl_16\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst4\|lpm_mux:Ram0_rtl_16 " "Info: Instantiated megafunction \"BCDecode:inst4\|lpm_mux:Ram0_rtl_16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst4\|lpm_mux:Ram0_rtl_17 " "Info: Elaborated megafunction instantiation \"BCDecode:inst4\|lpm_mux:Ram0_rtl_17\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst4\|lpm_mux:Ram0_rtl_17 " "Info: Instantiated megafunction \"BCDecode:inst4\|lpm_mux:Ram0_rtl_17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst4\|lpm_mux:Ram0_rtl_18 " "Info: Elaborated megafunction instantiation \"BCDecode:inst4\|lpm_mux:Ram0_rtl_18\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst4\|lpm_mux:Ram0_rtl_18 " "Info: Instantiated megafunction \"BCDecode:inst4\|lpm_mux:Ram0_rtl_18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst4\|lpm_mux:Ram0_rtl_19 " "Info: Elaborated megafunction instantiation \"BCDecode:inst4\|lpm_mux:Ram0_rtl_19\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst4\|lpm_mux:Ram0_rtl_19 " "Info: Instantiated megafunction \"BCDecode:inst4\|lpm_mux:Ram0_rtl_19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst4\|lpm_mux:Ram0_rtl_20 " "Info: Elaborated megafunction instantiation \"BCDecode:inst4\|lpm_mux:Ram0_rtl_20\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst4\|lpm_mux:Ram0_rtl_20 " "Info: Instantiated megafunction \"BCDecode:inst4\|lpm_mux:Ram0_rtl_20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst4\|lpm_mux:Ram0_rtl_21 " "Info: Elaborated megafunction instantiation \"BCDecode:inst4\|lpm_mux:Ram0_rtl_21\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst4\|lpm_mux:Ram0_rtl_21 " "Info: Instantiated megafunction \"BCDecode:inst4\|lpm_mux:Ram0_rtl_21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst4\|lpm_mux:Ram0_rtl_22 " "Info: Elaborated megafunction instantiation \"BCDecode:inst4\|lpm_mux:Ram0_rtl_22\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst4\|lpm_mux:Ram0_rtl_22 " "Info: Instantiated megafunction \"BCDecode:inst4\|lpm_mux:Ram0_rtl_22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDecode:inst4\|lpm_mux:Ram0_rtl_23 " "Info: Elaborated megafunction instantiation \"BCDecode:inst4\|lpm_mux:Ram0_rtl_23\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDecode:inst4\|lpm_mux:Ram0_rtl_23 " "Info: Instantiated megafunction \"BCDecode:inst4\|lpm_mux:Ram0_rtl_23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 34 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 14:46:07 2012 " "Info: Processing ended: Thu Jun 07 14:46:07 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
