$date
	Thu Oct 17 10:08:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FIFO_8_t $end
$var wire 1 ! error $end
$var wire 8 " dout [7:0] $end
$var parameter 32 # cyc $end
$var reg 1 $ clk $end
$var reg 8 % din [7:0] $end
$var reg 1 & ren $end
$var reg 1 ' rst_n $end
$var reg 1 ( wen $end
$scope module FIFO1 $end
$var wire 1 $ clk $end
$var wire 8 ) din [7:0] $end
$var wire 1 & ren $end
$var wire 1 ' rst_n $end
$var wire 1 ( wen $end
$var reg 4 * cnt [3:0] $end
$var reg 8 + dout [7:0] $end
$var reg 1 ! error $end
$var reg 3 , raddr [2:0] $end
$var reg 3 - waddr [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
bx -
bx ,
bx +
bx *
b0 )
0(
0'
1&
b0 %
0$
bx "
x!
$end
#5000
b0 *
b0 -
b0 ,
0!
b0 "
b0 +
1$
#10000
1'
0$
#15000
1!
1$
#20000
1(
0&
b111000 %
b111000 )
0$
#25000
b1 *
b1 -
0!
1$
#30000
b1011 %
b1011 )
0$
#35000
b10 *
b10 -
1$
#40000
b101010 %
b101010 )
0$
#45000
b11 *
b11 -
1$
#50000
b1010 %
b1010 )
0$
#55000
b100 *
b100 -
1$
#60000
b10111 %
b10111 )
0$
#65000
b101 *
b101 -
1$
#70000
b10100 %
b10100 )
0$
#75000
b110 *
b110 -
1$
#80000
b110 %
b110 )
0$
#85000
b111 *
b111 -
1$
#90000
b1010101 %
b1010101 )
0$
#95000
1!
1$
#100000
1&
b101101 %
b101101 )
0$
#105000
b110 *
b1 ,
b111000 "
b111000 +
0!
1$
#110000
0&
b1100 %
b1100 )
0$
#115000
b111 *
b0 -
1$
#120000
b1001101 %
b1001101 )
0$
#125000
1!
1$
#130000
0$
