INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 17:32:40 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.74 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.93 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.12 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 29.59 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 40.39 sec.
Command ap_source done; error code: 1; 43.52 sec.
Execute cleanup_all 
