P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  128 B
associativity 		4-way
n_set 			128
n_cache_line 	512
tag: 18, index: 7, offset: 7
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		97564
0.n_misses 		152437
0.hit_rate 		39.03
0.miss_rate 		60.97
0.n_upgrade_miss 	1800
0.n_bus_snoops 	14788
0.n_snoop_hits 	183
0.n_writebacks 	2979
Memory Traffic:
0.B_written_bus_to_cache 	19510136
0.B_written_cache_to_bus_wb 	381312
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	19891448
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		135207
1.n_misses 		114792
1.hit_rate 		54.08
1.miss_rate 		45.92
1.n_upgrade_miss 	2856
1.n_bus_snoops 	13066
1.n_snoop_hits 	153
1.n_writebacks 	5801
Memory Traffic:
1.B_written_bus_to_cache 	14690520
1.B_written_cache_to_bus_wb 	742528
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	15433048
1.B_total_traffic_wt 	0
