DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11,
DECL|CFSR_BFARVALID_Msk|macro|CFSR_BFARVALID_Msk
DECL|CFSR_BFARVALID_Pos|macro|CFSR_BFARVALID_Pos
DECL|CFSR_DACCVIOL_Msk|macro|CFSR_DACCVIOL_Msk
DECL|CFSR_DACCVIOL_Pos|macro|CFSR_DACCVIOL_Pos
DECL|CFSR_DIVBYZERO_Msk|macro|CFSR_DIVBYZERO_Msk
DECL|CFSR_DIVBYZERO_Pos|macro|CFSR_DIVBYZERO_Pos
DECL|CFSR_IACCVIOL_Msk|macro|CFSR_IACCVIOL_Msk
DECL|CFSR_IACCVIOL_Pos|macro|CFSR_IACCVIOL_Pos
DECL|CFSR_IBUSERR_Msk|macro|CFSR_IBUSERR_Msk
DECL|CFSR_IBUSERR_Pos|macro|CFSR_IBUSERR_Pos
DECL|CFSR_IMPRECISERR_Msk|macro|CFSR_IMPRECISERR_Msk
DECL|CFSR_IMPRECISERR_Pos|macro|CFSR_IMPRECISERR_Pos
DECL|CFSR_INVPC_Msk|macro|CFSR_INVPC_Msk
DECL|CFSR_INVPC_Pos|macro|CFSR_INVPC_Pos
DECL|CFSR_INVSTATE_Msk|macro|CFSR_INVSTATE_Msk
DECL|CFSR_INVSTATE_Pos|macro|CFSR_INVSTATE_Pos
DECL|CFSR_LSPERR_Msk|macro|CFSR_LSPERR_Msk
DECL|CFSR_LSPERR_Pos|macro|CFSR_LSPERR_Pos
DECL|CFSR_MLSPERR_Msk|macro|CFSR_MLSPERR_Msk
DECL|CFSR_MLSPERR_Pos|macro|CFSR_MLSPERR_Pos
DECL|CFSR_MMARVALID_Msk|macro|CFSR_MMARVALID_Msk
DECL|CFSR_MMARVALID_Pos|macro|CFSR_MMARVALID_Pos
DECL|CFSR_MSTKERR_Msk|macro|CFSR_MSTKERR_Msk
DECL|CFSR_MSTKERR_Pos|macro|CFSR_MSTKERR_Pos
DECL|CFSR_MUNSTKERR_Msk|macro|CFSR_MUNSTKERR_Msk
DECL|CFSR_MUNSTKERR_Pos|macro|CFSR_MUNSTKERR_Pos
DECL|CFSR_NOCP_Msk|macro|CFSR_NOCP_Msk
DECL|CFSR_NOCP_Pos|macro|CFSR_NOCP_Pos
DECL|CFSR_PRECISERR_Msk|macro|CFSR_PRECISERR_Msk
DECL|CFSR_PRECISERR_Pos|macro|CFSR_PRECISERR_Pos
DECL|CFSR_STKERR_Msk|macro|CFSR_STKERR_Msk
DECL|CFSR_STKERR_Pos|macro|CFSR_STKERR_Pos
DECL|CFSR_UNALIGNED_Msk|macro|CFSR_UNALIGNED_Msk
DECL|CFSR_UNALIGNED_Pos|macro|CFSR_UNALIGNED_Pos
DECL|CFSR_UNDEFINSTR_Msk|macro|CFSR_UNDEFINSTR_Msk
DECL|CFSR_UNDEFINSTR_Pos|macro|CFSR_UNDEFINSTR_Pos
DECL|CFSR_UNSTKERR_Msk|macro|CFSR_UNSTKERR_Msk
DECL|CFSR_UNSTKERR_Pos|macro|CFSR_UNSTKERR_Pos
DECL|CPACR_CP10_FULL_ACCESS|macro|CPACR_CP10_FULL_ACCESS
DECL|CPACR_CP10_Msk|macro|CPACR_CP10_Msk
DECL|CPACR_CP10_NO_ACCESS|macro|CPACR_CP10_NO_ACCESS
DECL|CPACR_CP10_PRIV_ACCESS|macro|CPACR_CP10_PRIV_ACCESS
DECL|CPACR_CP10_Pos|macro|CPACR_CP10_Pos
DECL|CPACR_CP10_RESERVED|macro|CPACR_CP10_RESERVED
DECL|CPACR_CP11_FULL_ACCESS|macro|CPACR_CP11_FULL_ACCESS
DECL|CPACR_CP11_Msk|macro|CPACR_CP11_Msk
DECL|CPACR_CP11_NO_ACCESS|macro|CPACR_CP11_NO_ACCESS
DECL|CPACR_CP11_PRIV_ACCESS|macro|CPACR_CP11_PRIV_ACCESS
DECL|CPACR_CP11_Pos|macro|CPACR_CP11_Pos
DECL|CPACR_CP11_RESERVED|macro|CPACR_CP11_RESERVED
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4,
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13,
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12,
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14,
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2,
DECL|Reset_IRQn|enumerator|Reset_IRQn = -15,
DECL|SCB_BFSR|macro|SCB_BFSR
DECL|SCB_MMFSR|macro|SCB_MMFSR
DECL|SCB_UFSR|macro|SCB_UFSR
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5,
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1,
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10,
DECL|_CMSIS__H_|macro|_CMSIS__H_
DECL|__CM0PLUS_REV|macro|__CM0PLUS_REV
DECL|__CM0_REV|macro|__CM0_REV
DECL|__CM23_REV|macro|__CM23_REV
DECL|__CM33_REV|macro|__CM33_REV
DECL|__CM3_REV|macro|__CM3_REV
DECL|__CM4_REV|macro|__CM4_REV
DECL|__CM7_REV|macro|__CM7_REV
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
