// Seed: 3130024274
module module_0 (
    input  supply0 id_0,
    output uwire   id_1,
    output supply0 id_2
);
  assign id_2 = -1;
  buf primCall (id_1, id_0);
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign module_1.id_2  = 0;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input wand id_0,
    output supply0 id_1,
    output supply0 id_2
);
  assign id_2 = id_0;
  module_3 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
module module_3 (
    output tri id_0,
    output supply0 id_1,
    output tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri id_6,
    output uwire id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    output wire id_11
);
  assign id_1 = id_9 && -1;
  wire id_13;
endmodule
