<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proyecto4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BancoRegistros.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BancoRegistros.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BancoRegistros.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BancoRegistros.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BancoRegistros.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BancoRegistros.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BancoRegistros.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BancoRegistros.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BancoRegistros_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BancoRegistros_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BancoRegistros_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BancoRegistros_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Concatenacion_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Desplazamiento_imm.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Desplazamiento_imm.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Desplazamiento_imm.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Desplazamiento_imm.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Desplazamiento_imm.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Desplazamiento_imm.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Desplazamiento_imm.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Desplazamiento_imm.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Desplazamiento_imm_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Desplazamiento_imm_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Desplazamiento_imm_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Desplazamiento_jumpAddress_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ExtensionCero_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ExtensionSigno_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_OperA_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_OperB_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_Sel_Dat_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_Sel_Dest_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Mux_Sel_Dir.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Mux_Sel_Dir.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Mux_Sel_Dir.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Mux_Sel_Dir.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_Sel_Dir.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux_Sel_Dir.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Mux_Sel_Dir.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Mux_Sel_Dir.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mux_Sel_Dir_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_Sel_Dir_rb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mux_Sel_Dir_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mux_Sel_Dir_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_Sel_PC_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_Sel_PC_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Mux_Sel_PC_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegA_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RegInstruccion.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RegInstruccion.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RegInstruccion.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RegInstruccion.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegInstruccion.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegInstruccion.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RegInstruccion.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RegInstruccion.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegInstruccion_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegInstruccion_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RegInstruccion_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegInstruccion_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegPC_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1495646410" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1495646410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496284595" xil_pn:in_ck="8055354638663319846" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1496284595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BancoRegistros.v"/>
      <outfile xil_pn:name="BancoRegistros_tb.v"/>
      <outfile xil_pn:name="Concatenacion.v"/>
      <outfile xil_pn:name="Concatenacion_tb.v"/>
      <outfile xil_pn:name="Desplazamiento_imm.v"/>
      <outfile xil_pn:name="Desplazamiento_imm_tb.v"/>
      <outfile xil_pn:name="Desplazamiento_jumpAddress_tb.v"/>
      <outfile xil_pn:name="Desplazamiento_pc.v"/>
      <outfile xil_pn:name="ExtensionCero.v"/>
      <outfile xil_pn:name="ExtensionCero_tb.v"/>
      <outfile xil_pn:name="ExtensionSigno.v"/>
      <outfile xil_pn:name="ExtensionSigno_tb.v"/>
      <outfile xil_pn:name="Memoria.v"/>
      <outfile xil_pn:name="Mux_OperA.v"/>
      <outfile xil_pn:name="Mux_OperA_tb.v"/>
      <outfile xil_pn:name="Mux_OperB.v"/>
      <outfile xil_pn:name="Mux_OperB_tb.v"/>
      <outfile xil_pn:name="Mux_Sel_Dat.v"/>
      <outfile xil_pn:name="Mux_Sel_Dat_tb.v"/>
      <outfile xil_pn:name="Mux_Sel_Dest.v"/>
      <outfile xil_pn:name="Mux_Sel_Dest_tb.v"/>
      <outfile xil_pn:name="Mux_Sel_Dir.v"/>
      <outfile xil_pn:name="Mux_Sel_Dir_rb.v"/>
      <outfile xil_pn:name="Mux_Sel_PC.v"/>
      <outfile xil_pn:name="Mux_Sel_PC_tb.v"/>
      <outfile xil_pn:name="RegAB.v"/>
      <outfile xil_pn:name="RegALU.v"/>
      <outfile xil_pn:name="RegA_tb.v"/>
      <outfile xil_pn:name="RegB.v"/>
      <outfile xil_pn:name="RegInstruccion.v"/>
      <outfile xil_pn:name="RegInstruccion_tb.v"/>
      <outfile xil_pn:name="RegMemoria.v"/>
      <outfile xil_pn:name="RegPC.v"/>
      <outfile xil_pn:name="RegPC_tb.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="main.v"/>
    </transform>
    <transform xil_pn:end_ts="1496284595" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1345040755097916965" xil_pn:start_ts="1496284595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496284595" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8859595578963159143" xil_pn:start_ts="1496284595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495855596" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1335794377661705065" xil_pn:start_ts="1495855596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496284595" xil_pn:in_ck="8055354638663319846" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1496284595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BancoRegistros.v"/>
      <outfile xil_pn:name="BancoRegistros_tb.v"/>
      <outfile xil_pn:name="Concatenacion.v"/>
      <outfile xil_pn:name="Concatenacion_tb.v"/>
      <outfile xil_pn:name="Desplazamiento_imm.v"/>
      <outfile xil_pn:name="Desplazamiento_imm_tb.v"/>
      <outfile xil_pn:name="Desplazamiento_jumpAddress_tb.v"/>
      <outfile xil_pn:name="Desplazamiento_pc.v"/>
      <outfile xil_pn:name="ExtensionCero.v"/>
      <outfile xil_pn:name="ExtensionCero_tb.v"/>
      <outfile xil_pn:name="ExtensionSigno.v"/>
      <outfile xil_pn:name="ExtensionSigno_tb.v"/>
      <outfile xil_pn:name="Memoria.v"/>
      <outfile xil_pn:name="Mux_OperA.v"/>
      <outfile xil_pn:name="Mux_OperA_tb.v"/>
      <outfile xil_pn:name="Mux_OperB.v"/>
      <outfile xil_pn:name="Mux_OperB_tb.v"/>
      <outfile xil_pn:name="Mux_Sel_Dat.v"/>
      <outfile xil_pn:name="Mux_Sel_Dat_tb.v"/>
      <outfile xil_pn:name="Mux_Sel_Dest.v"/>
      <outfile xil_pn:name="Mux_Sel_Dest_tb.v"/>
      <outfile xil_pn:name="Mux_Sel_Dir.v"/>
      <outfile xil_pn:name="Mux_Sel_Dir_rb.v"/>
      <outfile xil_pn:name="Mux_Sel_PC.v"/>
      <outfile xil_pn:name="Mux_Sel_PC_tb.v"/>
      <outfile xil_pn:name="RegAB.v"/>
      <outfile xil_pn:name="RegALU.v"/>
      <outfile xil_pn:name="RegA_tb.v"/>
      <outfile xil_pn:name="RegB.v"/>
      <outfile xil_pn:name="RegInstruccion.v"/>
      <outfile xil_pn:name="RegInstruccion_tb.v"/>
      <outfile xil_pn:name="RegMemoria.v"/>
      <outfile xil_pn:name="RegPC.v"/>
      <outfile xil_pn:name="RegPC_tb.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="main.v"/>
    </transform>
    <transform xil_pn:end_ts="1496284600" xil_pn:in_ck="8055354638663319846" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5603524586368813109" xil_pn:start_ts="1496284595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_Sel_PC_tb_beh.prj"/>
      <outfile xil_pn:name="Mux_Sel_PC_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1496284600" xil_pn:in_ck="-8319152079899848533" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8391522469499630104" xil_pn:start_ts="1496284600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_Sel_PC_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1495646484" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1495646483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
