// HDLBits: Four-bit binary counter
// https://hdlbits.01xz.net/wiki/count15

module top_module (
    input clk,
    input reset,      // Synchronous active-high reset
    output reg [3:0] q);
    
    always@(posedge clk)
        begin 
            if(reset)
                q<=0;
            else 
                q <= q + 1'b1;
            
        end 

endmodule
