\doxysection{NVIC\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (NVIC).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ISER} [16U]
\item 
uint32\+\_\+t \textbf{ RESERVED0} [16U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ICER} [16U]
\item 
uint32\+\_\+t \textbf{ RSERVED1} [16U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ISPR} [16U]
\item 
uint32\+\_\+t \textbf{ RESERVED2} [16U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ICPR} [16U]
\item 
uint32\+\_\+t \textbf{ RESERVED3} [16U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ IABR} [16U]
\item 
uint32\+\_\+t \textbf{ RESERVED4} [16U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ITNS} [16U]
\item 
uint32\+\_\+t \textbf{ RESERVED5} [16U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t \textbf{ IPR} [496U]
\item 
uint32\+\_\+t \textbf{ RESERVED6} [580U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ STIR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ IPR} [124U]
\item 
uint32\+\_\+t \textbf{ RESERVED1} [31U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ IP} [8U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t \textbf{ IP} [240U]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (NVIC). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv81mml.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mbl.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mml.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm0.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm0plus.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm1.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm23.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm3.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm33.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm35p.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm4.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm7.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+sc000.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
