INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/ReLu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/accQuant_cnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accQuant_cnn
INFO: [VRFC 10-2458] undeclared symbol rdata_image_w, assumed default net type wire [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/accQuant_cnn.v:319]
INFO: [VRFC 10-2458] undeclared symbol mem_full_image_wire, assumed default net type wire [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/accQuant_cnn.v:329]
WARNING: [VRFC 10-2938] 'mem_full_image_wire' is already implicitly declared on line 329 [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/accQuant_cnn.v:680]
WARNING: [VRFC 10-2938] 'rdata_image_w' is already implicitly declared on line 319 [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/accQuant_cnn.v:681]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/clock_divider_dens.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_dens
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/controlMemoryAddressImg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlMemoryAddressImg
INFO: [VRFC 10-311] analyzing module counter_row
INFO: [VRFC 10-311] analyzing module counter_col
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/counterPositionRstlConv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterPositionRstlConv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/memory_filter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_filter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/memory_filter_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_filter_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/memory_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/memory_rstl_conv_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_rstl_conv_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/quantization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sim_1/new/accQuant_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accQuant_testbench
