/dts-v1/;

/ {
	model = "MT6877";
	compatible = "mediatek,MT6877";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \t\t\tvmalloc=400M swiotlb=noforce \t\t\tinitcall_debug=1 \t\t\tfirmware_class.path=/vendor/firmware \t\t\tpage_owner=on loop.max_part=7 \t\t\tcgroup.memory=nokmem";
		kaslr-seed = <0x00 0x00>;
		phandle = <0x52>;
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x02>;

		opp0 {
			opp-hz = <0x00 0x1dcd6500>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x00 0x26be3680>;
			opp-microvolt = <0x9eb10>;
		};

		opp2 {
			opp-hz = <0x00 0x2c1b8100>;
			opp-microvolt = <0xa4cb8>;
		};

		opp3 {
			opp-hz = <0x00 0x35a4e900>;
			opp-microvolt = <0xac6ca>;
		};

		opp4 {
			opp-hz = <0x00 0x3a699d00>;
			opp-microvolt = <0xb1008>;
		};

		opp5 {
			opp-hz = <0x00 0x3ec38140>;
			opp-microvolt = <0xb40dc>;
		};

		opp6 {
			opp-hz = <0x00 0x448b9b80>;
			opp-microvolt = <0xb8a1a>;
		};

		opp7 {
			opp-hz = <0x00 0x4b1a1300>;
			opp-microvolt = <0xbebc2>;
		};

		opp8 {
			opp-hz = <0x00 0x4e150380>;
			opp-microvolt = <0xc1c96>;
		};

		opp9 {
			opp-hz = <0x00 0x53dd1dc0>;
			opp-microvolt = <0xc65d4>;
		};

		opp10 {
			opp-hz = <0x00 0x5995f5c0>;
			opp-microvolt = <0xcaf12>;
		};

		opp11 {
			opp-hz = <0x00 0x5f5e1000>;
			opp-microvolt = <0xcf850>;
		};

		opp12 {
			opp-hz = <0x00 0x6581b7c0>;
			opp-microvolt = <0xda336>;
		};

		opp13 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xe1d48>;
		};

		opp14 {
			opp-hz = <0x00 0x716d79c0>;
			opp-microvolt = <0xec82e>;
		};

		opp15 {
			opp-hz = <0x00 0x77359400>;
			opp-microvolt = <0xf4240>;
		};
	};

	opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x07>;

		opp0 {
			opp-hz = <0x00 0x26be3680>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x00 0x2c1b8100>;
			opp-microvolt = <0xa344e>;
		};

		opp2 {
			opp-hz = <0x00 0x363d7f80>;
			opp-microvolt = <0xac6ca>;
		};

		opp3 {
			opp-hz = <0x00 0x3dfd2400>;
			opp-microvolt = <0xb2872>;
		};

		opp4 {
			opp-hz = <0x00 0x43f30500>;
			opp-microvolt = <0xb71b0>;
		};

		opp5 {
			opp-hz = <0x00 0x4d7c6d00>;
			opp-microvolt = <0xbebc2>;
		};

		opp6 {
			opp-hz = <0x00 0x553c1180>;
			opp-microvolt = <0xc4d6a>;
		};

		opp7 {
			opp-hz = <0x00 0x5bca8900>;
			opp-microvolt = <0xcaf12>;
		};

		opp8 {
			opp-hz = <0x00 0x62f19700>;
			opp-microvolt = <0xcf850>;
		};

		opp9 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xd418e>;
		};

		opp10 {
			opp-hz = <0x00 0x713fb300>;
			opp-microvolt = <0xd59f8>;
		};

		opp11 {
			opp-hz = <0x00 0x77359400>;
			opp-microvolt = <0xd8acc>;
		};

		opp12 {
			opp-hz = <0x00 0x80266580>;
			opp-microvolt = <0xdbba0>;
		};

		opp13 {
			opp-hz = <0x00 0x8583b000>;
			opp-microvolt = <0xe975a>;
		};

		opp14 {
			opp-hz = <0x00 0x8a486400>;
			opp-microvolt = <0xf5aaa>;
		};

		opp15 {
			opp-hz = <0x00 0x8f0d1800>;
			opp-microvolt = <0x100590>;
		};
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x111>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0a>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x111>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0b>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x111>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0c>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x111>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0d>;
		};

		cpu@004 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x111>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0e>;
		};

		cpu@005 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x02>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x111>;
			cpu-idle-states = <0x03 0x04 0x05 0x06>;
			phandle = <0x0f>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x07>;
			dynamic-power-coefficient = <0x113>;
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x08 0x09 0x05 0x06>;
			phandle = <0x10>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			operating-points-v2 = <0x07>;
			dynamic-power-coefficient = <0x113>;
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x08 0x09 0x05 0x06>;
			phandle = <0x11>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x0a>;
				};

				core1 {
					cpu = <0x0b>;
				};

				core2 {
					cpu = <0x0c>;
				};

				core3 {
					cpu = <0x0d>;
				};

				core4 {
					cpu = <0x0e>;
				};

				core5 {
					cpu = <0x0f>;
				};

				doe {
					phandle = <0xc8>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x10>;
				};

				core1 {
					cpu = <0x11>;
				};

				doe {
					phandle = <0xc9>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			cpuoff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x640>;
				phandle = <0x03>;
			};

			cpuoff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x578>;
				phandle = <0x08>;
			};

			clusteroff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x834>;
				phandle = <0x04>;
			};

			clusteroff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x76c>;
				phandle = <0x09>;
			};

			mcusysoff {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				local-timer-stop;
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				min-residency-us = <0xa28>;
				phandle = <0x05>;
			};

			s2idle {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010100>;
				local-timer-stop;
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				min-residency-us = <0xffffffff>;
				phandle = <0x06>;
			};
		};
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			label = "lcd-backlight";
			max-brightness = <0xff>;
			led-bits = <0x08>;
			trans-bits = <0x0b>;
			default-state = "on";
		};
	};

	pwmleds {
		compatible = "mediatek,disp-pwm-leds";

		backlight {
			label = "lcd-backlight";
			pwms = <0x12 0x00 0x99d9>;
			max-brightness = <0xff>;
			led-bits = <0x08>;
			trans-bits = <0x0b>;
			pwm-names = "lcd-backlight";
			default-state = "on";
		};
	};

	i2c_leds {
		compatible = "mediatek,i2c-leds";

		backlight {
			label = "lcd-backlight";
			max-brightness = <0xff>;
			led-bits = <0x08>;
			trans-bits = <0x0b>;
			default-state = "on";
		};
	};

	mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		suspend-method = "s2idle";
		cpupm-method = "mcu";
		irq-remain = <0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23>;
		resource-ctrl = <0x24 0x25 0x26 0x27 0x28>;
		constraints = <0x29 0x2a 0x2b>;
		phandle = <0xca>;

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0x00 0x11b000 0x00 0x500>;
			phandle = <0xcb>;
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0x00 0x11b500 0x00 0x300>;
			phandle = <0xcc>;
		};

		irq-remain-list {

			edge_keypad {
				target = <0x2c>;
				value = <0x01 0x00 0x00 0x04>;
				phandle = <0x13>;
			};

			edge_mdwdt {
				target = <0x2d>;
				value = <0x01 0x00 0x80000000 0x2000000>;
				phandle = <0x14>;
			};

			level_vpu_core0 {
				target = <0x2e>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x15>;
			};

			level_vpu_core1 {
				target = <0x2f>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x16>;
			};

			level_mtk_mdla0 {
				target = <0x30>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x17>;
			};

			level_edma0 {
				target = <0x31>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x18>;
			};

			level_mali0 {
				target = <0x32>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x19>;
			};

			level_mali1 {
				target = <0x32>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x1a>;
			};

			level_mali2 {
				target = <0x32>;
				value = <0x00 0x02 0x00 0x00>;
				phandle = <0x1b>;
			};

			level_mali3 {
				target = <0x32>;
				value = <0x00 0x03 0x00 0x00>;
				phandle = <0x1c>;
			};

			level_mali4 {
				target = <0x32>;
				value = <0x00 0x04 0x00 0x00>;
				phandle = <0x1d>;
			};

			level_i2c0 {
				target = <0x33>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x1e>;
			};

			level_btif_tx {
				target = <0x34>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x1f>;
			};

			level_btif_rx {
				target = <0x34>;
				value = <0x00 0x02 0x00 0x00>;
				phandle = <0x20>;
			};

			level_bt {
				target = <0x35>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x21>;
			};

			level_cam1 {
				target = <0x36>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x22>;
			};

			level_cam2 {
				target = <0x37>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x23>;
			};
		};

		resource-ctrl-list {

			bus26m {
				id = <0x00>;
				value = <0x00>;
				phandle = <0x24>;
			};

			infra {
				id = <0x01>;
				value = <0x00>;
				phandle = <0x25>;
			};

			syspll {
				id = <0x02>;
				value = <0x00>;
				phandle = <0x26>;
			};

			dram_s0 {
				id = <0x03>;
				value = <0x00>;
				phandle = <0x27>;
			};

			dram_s1 {
				id = <0x04>;
				value = <0x00>;
				phandle = <0x28>;
			};
		};

		constraint-list {

			rc_bus26m {
				id = <0x00>;
				value = <0x01>;
				phandle = <0x29>;
			};

			rc_syspll {
				id = <0x01>;
				value = <0x01>;
				phandle = <0x2a>;
			};

			rc_dram {
				id = <0x02>;
				value = <0x01>;
				phandle = <0x2b>;
			};
		};
	};

	mcusys-ctrl@0c53a000 {
		compatible = "mediatek,mcusys-ctrl";
		reg = <0x00 0xc53a000 0x00 0x1000>;
		phandle = <0xcd>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x07 0x04>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x12 0x04>;
		cpus = <0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0xce>;

		cccimdee-reserved-memory@0x4AE3E000 {
			compatible = "mediatek,ccci-md-ee-dump";
			reg = <0x00 0x4ae3e000 0x00 0x1c2000>;
		};

		ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x00 0x10000000>;
			alignment = <0x00 0x1000000>;
			alloc-range = <0x00 0xc0000000 0x00 0x10000000>;
			phandle = <0x58>;
		};

		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
			size = <0x00 0x610000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x00 0xc000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x780000>;
			alignment = <0x00 0x100000>;
			alloc-ranges = <0x00 0x50000000 0x00 0x40000000>;
			phandle = <0x85>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x320000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x50000000 0x00 0x40000000>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x00 0x510000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		reserve-memory-adsp_share {
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x40000000>;
			alignment = <0x00 0x10000>;
		};

		wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0x00 0xf20000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x8a>;
		};

		gps-reserve-memory {
			compatible = "mediatek,gps-reserve-memory";
			no-map;
			size = <0x00 0x100000>;
			alignment = <0x00 0x100000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x8b>;
		};

		sec-log {
			compatible = "samsung,sec-log";
			reg = <0x00 0x46c00000 0x00 0x200000>;
		};

		sec-lastklog {
			compatible = "samsung,sec-lastklog";
			reg = <0x00 0x46e00000 0x00 0x200000>;
		};

		sec-logger {
			compatible = "samsung,sec-logger";
			reg = <0x00 0x47000000 0x00 0x400000>;
		};

		sec-autocomment {
			compatible = "samsung,sec-autocomment";
			reg = <0x00 0x47400000 0x00 0x10000>;
		};

		sec-extrainfo {
			compatible = "samsung,sec-extrainfo";
			reg = <0x00 0x47410000 0x00 0x1f0000>;
		};

		sec-initlog {
			compatible = "samsung,sec-initlog";
			reg = <0x00 0x47600000 0x00 0x200000>;
		};

		sec_rdx_bootdev {
			compatible = "mediatek, sec_rdx_bootdev";
			no-ship;
			reg = <0x00 0xa9000000 0x00 0x4000000>;
		};
	};

	aliases {
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		ovl4 = "/disp_ovl1_2l@1401f000";
		rdma0 = "/disp_rdma0@14007000";
		dsi0 = "/dsi@14013000";
		ccorr0 = "/disp_ccorr0@1400b000";
		ccorr1 = "/disp_ccorr1@1400a000";
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x03>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x01>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000>;
		interrupts = <0x01 0x09 0x04>;
		phandle = <0x01>;
	};

	cache_parity {
		compatible = "mediatek,mt6873-cache-parity";
		ecc-irq-support = <0x01>;
		arm_dsu_ecc_hwirq = <0x20>;
		interrupts = <0x00 0x01 0x04 0x00 0x02 0x04 0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04 0x00 0x06 0x04 0x00 0x07 0x04 0x00 0x08 0x04 0x00 0x00 0x04>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xcf>;
	};

	clkitg {
		compatible = "simple-bus";
		status = "okay";
		phandle = <0xd0>;

		bring-up {
			compatible = "mediatek,clk-bring-up";
			clocks = <0x38>;
		};
	};

	bus_parity {
		compatible = "mediatek,bus-parity";
		reg = <0x00 0xc538800 0x00 0x20 0x00 0xc538820 0x00 0x20 0x00 0xc538840 0x00 0x20 0x00 0xc538860 0x00 0x40 0x00 0xc5388a0 0x00 0x30 0x00 0xc5388d0 0x00 0x30 0x00 0x10001780 0x00 0x14 0x00 0x10001794 0x00 0x14 0x00 0x100017a8 0x00 0x14 0x00 0x100017bc 0x00 0x08 0x00 0xc53a39c 0x00 0x04>;
		interrupts = <0x00 0x16 0x04 0x00 0xdd 0x04>;
		interrupt-names = "mcu-bus-parity\0infra-bus-parity";
		mcu-names = "MST_CCIM0\0MST_CCIM1\0MST_INTAXI\0SLV_1TO2\0SLV_L3C\0SLV_GIC";
		infra-names = "MCU2EMI_M0\0MCU2EMI_M1\0MCU2IFR_REG\0INF_L3C2MCU";
		mcu-types = <0x00 0x00 0x00 0x01 0x01 0x01>;
		infra-types = <0x01 0x01 0x01 0x00>;
		mcu-data-len = <0x04 0x04 0x02 0x04 0x02 0x02>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0x00 0x11bb00 0x00 0x100>;
	};

	clocks {

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0xd1>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x38>;
		};

		clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xc65d40>;
			phandle = <0x5a>;
		};

		ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xf7f4900>;
			phandle = <0xd2>;
		};
	};

	mcupm@c540000 {
		compatible = "mediatek,mcupm";
		reg = <0x00 0xc540000 0x00 0x22000 0x00 0xc55fb00 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc562018 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc562010 0x00 0x04 0x00 0xc55fba0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc562018 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc562010 0x00 0x04 0x00 0xc55fc40 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc562018 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc562010 0x00 0x04 0x00 0xc55fce0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc562018 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc562010 0x00 0x04 0x00 0xc55fd80 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc562018 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc562010 0x00 0x04 0x00 0xc55fe20 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc562018 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc562010 0x00 0x04 0x00 0xc55fec0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc562018 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc562010 0x00 0x04 0x00 0xc55ff60 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc562018 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc562010 0x00 0x04>;
		reg-names = "mcupm_base\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_send\0mbox0_recv\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_send\0mbox1_recv\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_send\0mbox2_recv\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_send\0mbox3_recv\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_send\0mbox4_recv\0mbox5_base\0mbox5_set\0mbox5_clr\0mbox5_send\0mbox5_recv\0mbox6_base\0mbox6_set\0mbox6_clr\0mbox6_send\0mbox6_recv\0mbox7_base\0mbox7_set\0mbox7_clr\0mbox7_send\0mbox7_recv";
		interrupts = <0x00 0x18 0x04 0x00 0x19 0x04 0x00 0x1a 0x04 0x00 0x1b 0x04 0x00 0x1c 0x04 0x00 0x1d 0x04 0x00 0x1e 0x04 0x00 0x1f 0x04>;
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3\0mbox4\0mbox5\0mbox6\0mbox7";
		phandle = <0xd3>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x00 0x10208000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <0x00 0xf5 0x04>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen";
		reg = <0x00 0x10000000 0x00 0x1000>;
		phandle = <0xd4>;
	};

	syscon@10000000 {
		compatible = "mediatek,mt6877-topckgen\0syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x47>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao";
		reg = <0x00 0x10001000 0x00 0x1000>;
		phandle = <0xd5>;
	};

	syscon@10001000 {
		compatible = "mediatek,mt6877-infracfg_ao\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x45>;

		reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <0x01>;
			ti,reset-bits = <0x130 0x0f 0x134 0x0f 0x00 0x00 0x1c 0x140 0x07 0x144 0x07 0x00 0x00 0x1c 0x150 0x15 0x154 0x15 0x00 0x00 0x1c>;
			phandle = <0x65>;
		};
	};

	scp_infra@10001000 {
		compatible = "mediatek,scpinfra\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		phandle = <0xd6>;
	};

	power-controller@10006000 {
		compatible = "mediatek,mt6877-scpsys\0syscon";
		reg = <0x00 0x10006000 0x00 0x1000 0x00 0x10001000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10215000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x39>;
	};

	syscon@1f000000 {
		compatible = "mediatek,mt6877-mdpsys\0syscon";
		reg = <0x00 0x1f000000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x6d>;
	};

	syscon@1b000000 {
		compatible = "mediatek,mt6877-ipesys\0syscon";
		reg = <0x00 0x1b000000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x72>;
	};

	syscon@1602f000 {
		compatible = "mediatek,mt6877-vdecsys\0syscon";
		reg = <0x00 0x1602f000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x6e>;
	};

	syscon@17000000 {
		compatible = "mediatek,mt6877-vencsys\0syscon";
		reg = <0x00 0x17000000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x84>;
	};

	syscon@15020000 {
		compatible = "mediatek,mt6877-imgsys1\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x81>;
	};

	syscon@15820000 {
		compatible = "mediatek,mt6877-imgsys2\0syscon";
		reg = <0x00 0x15820000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x82>;
	};

	syscon@1a000000 {
		compatible = "mediatek,mt6877-camsys_main\0syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x6f>;
	};

	syscon@1a04f000 {
		compatible = "mediatek,mt6877-camsys_rawa\0syscon";
		reg = <0x00 0x1a04f000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x70>;
	};

	syscon@1a06f000 {
		compatible = "mediatek,mt6877-camsys_rawb\0syscon";
		reg = <0x00 0x1a06f000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x71>;
	};

	subpmic_pmu_eint {
		phandle = <0xd7>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x00 0x10002000 0x00 0x1000>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg\0syscon";
		reg = <0x00 0x10003000 0x00 0x1000>;
		phandle = <0xd8>;
	};

	iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		reg = <0x00 0x11c20000 0x00 0x1000>;
		phandle = <0x3b>;
	};

	iocfg_rb@11c30000 {
		compatible = "mediatek,iocfg_rb";
		reg = <0x00 0x11c30000 0x00 0x1000>;
		phandle = <0x3c>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		reg = <0x00 0x11d10000 0x00 0x1000>;
		phandle = <0x3d>;
	};

	iocfg_bl@11d30000 {
		compatible = "mediatek,iocfg_bl";
		reg = <0x00 0x11d30000 0x00 0x1000>;
		phandle = <0x3e>;
	};

	iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		reg = <0x00 0x11d40000 0x00 0x1000>;
		phandle = <0x3f>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		reg = <0x00 0x11e20000 0x00 0x1000>;
		phandle = <0x40>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0x00 0x11ea0000 0x00 0x1000>;
		phandle = <0x41>;
	};

	iocfg_tl@11f30000 {
		compatible = "mediatek,iocfg_tl";
		reg = <0x00 0x11f30000 0x00 0x1000>;
		phandle = <0x42>;
	};

	eint@1000b000 {
		compatible = "mediatek,eint";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		phandle = <0x43>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio\0syscon";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x3a>;
	};

	udi@10005000 {
		compatible = "mediatek,udi";
		reg = <0x00 0x10005000 0x00 0x1000>;
		udi_offset1 = <0x440>;
		udi_value1 = <0x40440000>;
		udi_offset2 = <0x450>;
		udi_value2 = <0x44>;
		ecc_debug = <0x00>;
		phandle = <0xd9>;
	};

	pinctrl {
		compatible = "mediatek,mt6877-pinctrl";
		reg_bases = <0x3a 0x3b 0x3c 0x3d 0x3e 0x3f 0x40 0x41 0x42>;
		reg_base_eint = <0x43>;
		pins-are-numbered;
		gpio-controller;
		gpio-ranges = <0x44 0x00 0x00 0xd1>;
		#gpio-cells = <0x02>;
		interrupt-controller;
		#interrupt-cells = <0x02>;
		interrupts = <0x00 0x100 0x04>;
		interrupt-parent = <0x01>;
		phandle = <0x44>;

		aud_clk_mosi_off {
			phandle = <0xad>;

			pins_cmd0_dat {
				pinmux = <0x3200>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0x3300>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_clk_mosi_on {
			phandle = <0xae>;

			pins_cmd0_dat {
				pinmux = <0x3201>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x3301>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0xb5>;

			pins_cmd0_dat {
				pinmux = <0x3400>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0x3500>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0xb6>;

			pins_cmd0_dat {
				pinmux = <0x3401>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x3501>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_ch34_off {
			phandle = <0xb7>;

			pins_cmd_dat {
				pinmux = <0x3600>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_ch34_on {
			phandle = <0xb8>;

			pins_cmd_dat {
				pinmux = <0x3601>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso0_off {
			phandle = <0xaf>;

			pins_cmd_dat {
				pinmux = <0x3900>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso0_on {
			phandle = <0xb0>;

			pins_cmd_dat {
				pinmux = <0x3901>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso1_off {
			phandle = <0xb1>;

			pins_cmd_dat {
				pinmux = <0x3a00>;
				input-enable;
				bias-disable;
			};
		};

		aud_dat_miso1_on {
			phandle = <0xb2>;

			pins_cmd_dat {
				pinmux = <0x3a01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso2_off {
			phandle = <0xb3>;

			pins_cmd_dat {
				pinmux = <0x3b00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso2_on {
			phandle = <0xb4>;

			pins_cmd_dat {
				pinmux = <0x3b01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_gpio_off {
			phandle = <0xbd>;

			pins_cmd0_dat {
				pinmux = <0x3900>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0x3a00>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_gpio_on {
			phandle = <0xbe>;

			pins_cmd0_dat {
				pinmux = <0x3902>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x3a02>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0xb9>;

			pins_cmd_dat {
				pinmux = <0x6900>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0xba>;

			pins_cmd_dat {
				pinmux = <0x6901>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s3_off {
			phandle = <0xbb>;

			pins_cmd0_dat {
				pinmux = <0x6700>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0x6800>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x6a00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0xbc>;

			pins_cmd0_dat {
				pinmux = <0x6701>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x6801>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x6a01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		output {
			phandle = <0x53>;

			pins_cmd_dat {
				pinmux = <0x4c00>;
				slew-rate = <0x01>;
				output-enable;
				bias-disable;
			};
		};

		mmc0default {
			phandle = <0x48>;

			pins_cmd_dat {
				pinmux = <0x1c01 0x1d01 0x1e01 0x1f01 0x2001 0x2101 0x2201 0x2301 0x1a01>;
				input-enable;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
			};

			pins_clk {
				pinmux = <0x1901>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
			};

			pins_ds {
				pinmux = <0x1801>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
			};

			pins_rst {
				pinmux = <0x1b01>;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
			};
		};

		mmc0@0 {
			phandle = <0x49>;

			pins_cmd_dat {
				pinmux = <0x1c01 0x1d01 0x1e01 0x1f01 0x2001 0x2101 0x2201 0x2301 0x1a01>;
				input-enable;
				drive-strength = <0x04>;
			};

			pins_clk {
				pinmux = <0x1901>;
				drive-strength = <0x04>;
			};

			pins_ds {
				pinmux = <0x1801>;
				drive-strength = <0x04>;
			};

			pins_rst {
				pinmux = <0x1b01>;
				drive-strength = <0x04>;
			};
		};

		mmc0@1 {
			phandle = <0x4a>;

			pins_cmd_dat {
				pinmux = <0x1c01 0x1d01 0x1e01 0x1f01 0x2001 0x2101 0x2201 0x2301 0x1a01>;
				input-enable;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
			};

			pins_clk {
				pinmux = <0x1901>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
			};

			pins_ds {
				pinmux = <0x1801>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
			};

			pins_rst {
				pinmux = <0x1b01>;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
			};
		};

		mmc1default {
			phandle = <0x4d>;

			pins_cmd_dat {
				pinmux = <0xa901 0xa701 0xa801 0xa601 0xa401>;
				input-enable;
				drive-strength = <0x03>;
				bias-pull-up = <0x65>;
			};

			pins_clk {
				pinmux = <0xa501>;
				drive-strength = <0x03>;
				bias-pull-down = <0x66>;
			};

			pins_insert {
				pinmux = <0x900>;
				bias-disable;
			};
		};

		mmc1@0 {
			phandle = <0x4e>;

			pins_cmd_dat {
				pinmux = <0xa901 0xa701 0xa801 0xa601 0xa401>;
				input-enable;
				drive-strength = <0x03>;
			};

			pins_clk {
				pinmux = <0xa501>;
				drive-strength = <0x03>;
			};
		};

		mmc1@1 {
			phandle = <0x4f>;

			pins_cmd_dat {
				pinmux = <0xa901 0xa701 0xa801 0xa601 0xa401>;
				input-enable;
				drive-strength = <0x03>;
				bias-pull-down = <0x66>;
			};

			pins_clk {
				pinmux = <0xa501>;
				input-enable;
				drive-strength = <0x03>;
				bias-pull-down = <0x66>;
			};
		};

		wlan7204h_wf0 {
			phandle = <0x86>;

			pins_cmd_dat {
				pinmux = <0xbc01 0xbd01 0xbe01 0x2005>;
				mapping = <0x00 0x12 0x00 0x01 0x11 0x00 0x02 0x10 0x00 0x0c 0x0f 0x00>;
			};
		};

		wlan7204h_wf1 {
			phandle = <0x87>;

			pins_cmd_dat {
				pinmux = <0xc201 0xc301 0x1c05>;
				mapping = <0x06 0x92 0x00 0x07 0x91 0x00 0x08 0x90 0x00>;
			};
		};

		wlan7102c_wf0 {
			phandle = <0x88>;

			pins_cmd_dat {
				pinmux = <0xbf01 0xc001 0xc101>;
				mapping = <0x03 0x4c 0x00 0x04 0x4d 0x00 0x05 0x4e 0x00>;
			};
		};

		wlan7102c_wf1 {
			phandle = <0x89>;

			pins_cmd_dat {
				pinmux = <0x1d05 0x1e05 0x1f05>;
				mapping = <0x09 0xcc 0x00 0x0a 0xcd 0x00 0x0b 0xcb 0x00>;
			};
		};
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x75 0x01 0x00 0x76 0x01>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x00 0x127 0x01>;
	};

	syscon@1000C000 {
		compatible = "mediatek,mt6877-apmixedsys\0syscon";
		reg = <0x00 0x1000c000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x66>;
	};

	syscon@10720000 {
		compatible = "mediatek,mt6877-scp_adsp\0syscon";
		reg = <0x00 0x10720000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x68>;
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6768-auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		interrupts = <0x00 0x60 0x01>;
		clocks = <0x45 0x19>;
		clock-names = "main";
		#io-channel-cells = <0x01>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		mediatek,cali-efuse-reg-offset = <0x1c4>;
		nvmem = <0x46>;
		nvmem-names = "mtk_efuse";
		#interconnect-cells = <0x01>;
		phandle = <0x59>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x100 0x00 0x10221200 0x00 0x80 0x00 0x10221280 0x00 0x80>;
		interrupts = <0x00 0xca 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04>;
		clocks = <0x45 0x14 0x45 0x2d>;
		clock-names = "btifc\0apdmac";
		phandle = <0x34>;
	};

	syscon@11210000 {
		compatible = "mediatek,mt6877-audiosys\0syscon";
		reg = <0x00 0x11210000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0xac>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x73 0x01>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x00 0x74 0x01>;
	};

	teegris {
		compatible = "samsung,teegris";
		interrupts = <0x00 0x152 0x04 0x00 0x153 0x04>;
	};

	mmc@11230000 {
		compatible = "mediatek,mt6877-mmc";
		reg = <0x00 0x11230000 0x00 0x10000 0x00 0x11f50000 0x00 0x1000>;
		interrupts = <0x00 0x83 0x04>;
		clocks = <0x47 0x91 0x45 0x16 0x45 0x18 0x45 0x3e>;
		clock-names = "source\0hclk\0source_cg\0crypto_clk";
		status = "okay";
		host-index = <0x00>;
		host-function = <0x00>;
		pinctrl-names = "default\0state_uhs\0pull_down";
		pinctrl-0 = <0x48>;
		pinctrl-1 = <0x49>;
		pinctrl-2 = <0x4a>;
		bus-width = <0x08>;
		max-frequency = <0xbebc200>;
		cap-mmc-highspeed;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		hs400-ds-delay = <0x12814>;
		mediatek,cqhci;
		vmmc-supply = <0x4b>;
		vcore-supply = <0x4c>;
		phandle = <0xda>;
	};

	mmc@11240000 {
		compatible = "mediatek,mt6877-mmc";
		reg = <0x00 0x11240000 0x00 0x1000 0x00 0x11c70000 0x00 0x1000>;
		interrupts = <0x00 0x87 0x04>;
		clocks = <0x47 0x93 0x45 0x17 0x45 0x1e>;
		clock-names = "source\0hclk\0source_cg";
		status = "okay";
		host-index = <0x01>;
		host-function = <0x01>;
		pinctrl-names = "default\0state_uhs\0pull_down";
		pinctrl-0 = <0x4d>;
		pinctrl-1 = <0x4e>;
		pinctrl-2 = <0x4f>;
		bus-width = <0x04>;
		max-frequency = <0xbebc200>;
		cap-sd-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		cd-gpios = <0x44 0x03 0x01>;
		vmmc-supply = <0x50>;
		vqmmc-supply = <0x51>;
		no-mmc;
		no-sdio;
		phandle = <0xdb>;
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0xdc>;
	};

	syscon@11282000 {
		compatible = "mediatek,mt6877-imp_iic_wrap_c\0syscon";
		reg = <0x00 0x11282000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xa8>;
	};

	syscon@11cb1000 {
		compatible = "mediatek,mt6877-imp_iic_wrap_e\0syscon";
		reg = <0x00 0x11cb1000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xa0>;
	};

	syscon@11d04000 {
		compatible = "mediatek,mt6877-imp_iic_wrap_s\0syscon";
		reg = <0x00 0x11d04000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xa1>;
	};

	syscon@11d23000 {
		compatible = "mediatek,mt6877-imp_iic_wrap_ws\0syscon";
		reg = <0x00 0x11d23000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x9f>;
	};

	syscon@11e01000 {
		compatible = "mediatek,mt6877-imp_iic_wrap_w\0syscon";
		reg = <0x00 0x11e01000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x9e>;
	};

	syscon@11f01000 {
		compatible = "mediatek,mt6877-imp_iic_wrap_n\0syscon";
		reg = <0x00 0x11f01000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xa7>;
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11f50000 0x00 0x1000>;
	};

	msdc1_top@11c70000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11c70000 0x00 0x1000>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		bootmode = <0x52>;
		phandle = <0xdd>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0x632ea0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x2dc6c0>;
		pd_charger_current = <0x7a120>;
		temp_t4_threshold = <0x32>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		phandle = <0xde>;
	};

	charger {
		compatible = "mediatek,charger";
		algorithm_name = "SwitchCharging2";
		enable_type_c;
		power_path_support;
		bootmode = <0x52>;
		battery_cv = <0x426030>;
		max_charger_voltage = <0x632ea0>;
		min_charger_voltage = <0x432380>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x432380>;
		max_dmivr_charger_current = <0x155cc0>;
		usb_charger_current_suspend = <0x00>;
		usb_charger_current_unconfigured = <0x11170>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		ta_ac_charger_current = <0x2dc6c0>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_below_t0_cv = <0x3da540>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t2_thres = <0x0a>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t1_thres = <0x00>;
		temp_t1_thres_plus_x_degree = <0x06>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0x00>;
		temp_neg_10_thres = <0x00>;
		enable_min_charge_temp;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x06>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		ta_12v_support;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_stop_battery_soc = <0x50>;
		pe40_r_cable_1a_lower = <0x22f>;
		pe40_r_cable_2a_lower = <0x1a4>;
		pe40_r_cable_3a_lower = <0x117>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		slave_mivr_diff = <0x186a0>;
		dual_polling_ieoc = <0xb71b0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		ibus_err = <0x0e>;
		vsys_watt = <0x4c4b40>;
		phandle = <0xdf>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		adapter_name = "pd_adapter";
		phandle = <0xe0>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	gpio_afc {
		compatible = "gpio_afc";
		pinctrl-names = "default";
		pinctrl-0 = <0x53 0x53>;
		status = "okay";
		gpio_afc_switch = <0x44 0x4c 0x00>;
		gpio_afc_data = <0x44 0x0c 0x00>;
		phandle = <0xe1>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0x10a 0x04 0x00 0x10b 0x04>;
	};

	toprgu@10007000 {
		compatible = "mediatek,mt6877-wdt\0mediatek,mt6589-wdt\0mediatek,toprgu\0syscon\0simple-mfd";
		reg = <0x00 0x10007000 0x00 0x1000>;
		interrupts = <0x00 0x6d 0x04>;
		mediatek,rg_dfd_timeout = <0x1ffff>;
		#reset-cells = <0x01>;
		phandle = <0xe2>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x24>;
			mask = <0x0f>;
			mode-charger = <0x01>;
			mode-recovery = <0x02>;
			mode-bootloader = <0x03>;
			mode-dm-verity-dev-corrupt = <0x04>;
			mode-kpoc = <0x05>;
			mode-ddr-reserve = <0x06>;
			mode-meta = <0x07>;
			mode-rpmbpk = <0x08>;
		};
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0x00 0x10008000 0x00 0x1000>;
		mediatek,kick_off = <0xb4>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0x00 0x1000a000 0x00 0x1000>;
		interrupts = <0x00 0x112 0x04>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed";
		reg = <0x00 0x1000c000 0x00 0xe00>;
	};

	fhctl-new@1000ce00 {
		compatible = "mediatek,mt6877-fhctl";
		reg = <0x00 0x1000ce00 0x00 0x200 0x00 0x1000c000 0x00 0xe00 0x00 0x13fa0e00 0x00 0x200 0x00 0x13fa0000 0x00 0xe00 0x00 0x190f3e00 0x00 0x200 0x00 0x190f3000 0x00 0xe00>;

		map0 {
			domain = "top";
			method = "fhctl-mcupm";

			armpll_ll {
				fh-id = <0x00>;
				pll-id = <0x00>;
				perms = <0x18>;
			};

			armpll_bl0 {
				fh-id = <0x01>;
				pll-id = <0x01>;
				perms = <0x18>;
			};

			ccipll {
				fh-id = <0x03>;
				pll-id = <0x03>;
				perms = <0x18>;
			};

			emipll {
				fh-id = <0x05>;
				pll-id = <0x05>;
			};

			mpll {
				fh-id = <0x06>;
				pll-id = <0x06>;
			};

			mmpll {
				fh-id = <0x07>;
				pll-id = <0x07>;
			};

			mainpll {
				fh-id = <0x08>;
				pll-id = <0x08>;
			};

			msdcpll {
				fh-id = <0x09>;
				pll-id = <0x09>;
				ssc-rate = <0x02>;
			};

			adsppll {
				fh-id = <0x0a>;
				pll-id = <0x0a>;
			};

			tvdpll {
				fh-id = <0x0c>;
				pll-id = <0x0c>;
			};
		};

		map1 {
			domain = "gpu";
			method = "fhctl-ap";

			mfgpll1 {
				fh-id = <0x00>;
				pll-id = <0x0d>;
				perms = <0x03>;
			};

			mfgpll2 {
				fh-id = <0x01>;
				pll-id = <0x0e>;
				perms = <0x03>;
			};

			mfgpll3 {
				fh-id = <0x02>;
				pll-id = <0x0f>;
				perms = <0x03>;
			};

			mfgpll4 {
				fh-id = <0x03>;
				pll-id = <0x10>;
				perms = <0x03>;
			};
		};
	};

	pwrap@10026000 {
		compatible = "mediatek,mt6877-pwrap";
		reg = <0x00 0x10026000 0x00 0x1000 0x00 0x10028000 0x00 0x1000>;
		reg-names = "pwrap\0spi_mst";
		interrupts = <0x00 0x108 0x04>;
		clocks = <0x45 0x01 0x45 0x00 0x47 0x96 0x47 0x4b>;
		clock-names = "spi\0wrap\0ulposc\0ulposc_osc";
		phandle = <0x57>;

		mt6359-pmic {
			compatible = "mediatek,mt6359-pmic";
			interrupt-parent = <0x44>;
			interrupts = <0x7a 0x04 0x7a 0x00>;
			status = "okay";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x00 0x00 0x01 0x00 0x02 0x00 0x03 0x00 0x04 0x00 0x05 0x00 0x06 0x00 0x07 0x00 0x08 0x00 0x09 0x00 0x10 0x01 0x11 0x01 0x12 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x17 0x01 0x18 0x01 0x19 0x01 0x1a 0x01 0x1b 0x01 0x1c 0x01 0x1d 0x01 0x1e 0x01 0x1f 0x01 0x20 0x01 0x21 0x01 0x22 0x01 0x23 0x01 0x24 0x01 0x25 0x01 0x26 0x01 0x27 0x01 0x28 0x01 0x29 0x01 0x2a 0x01 0x2b 0x01 0x2c 0x01 0x2d 0x01 0x30 0x02 0x31 0x02 0x32 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x40 0x03 0x50 0x04 0x51 0x04 0x52 0x04 0x53 0x04 0x54 0x04 0x57 0x04 0x58 0x04 0x59 0x04 0x5b 0x04 0x5c 0x04 0x60 0x04 0x62 0x04 0x63 0x04 0x64 0x04 0x70 0x05 0x71 0x05 0x72 0x05 0x73 0x05 0x74 0x05 0x75 0x05 0x76 0x05 0x77 0x05 0x78 0x05 0x79 0x05 0x80 0x06 0x85 0x06 0x86 0x06 0x87 0x06 0x90 0x07>;
			interrupt-names = "vpu_oc\0vcore_oc\0vgpu11_oc\0vgpu12_oc\0vmodem_oc\0vproc1_oc\0vproc2_oc\0vs1_oc\0vs2_oc\0vpa_oc\0vfe28_oc\0vxo22_oc\0vrf18_oc\0vrf12_oc\0vefuse_oc\0vcn33_1_oc\0vcn33_2_oc\0vcn13_oc\0vcn18_oc\0va09_oc\0vcamio_oc\0va12_oc\0vaux18_oc\0vaud18_oc\0vio18_oc\0vsram_proc1_oc\0vsram_proc2_oc\0vsram_others_oc\0vsram_md_oc\0vemc_oc\0vsim1_oc\0vsim2_oc\0vusb_oc\0vrfck_oc\0vbbck_oc\0vbif28_oc\0vibr_oc\0vio28_oc\0vm18_oc\0vufs_oc\0pwrkey\0homekey\0pwrkey_r\0homekey_r\0ni_lbat_int\0chrdet_edge\0rtc\0fg_bat_h\0fg_bat_l\0fg_cur_h\0fg_cur_l\0fg_zcv\0fg_n_charge_l\0fg_iavg_h\0fg_iavg_l\0fg_discharge\0fg_charge\0baton_lv\0baton_bat_in\0baton_bat_out\0bif\0bat_h\0bat_l\0bat2_h\0bat2_l\0bat_temp_h\0bat_temp_l\0thr_h\0thr_l\0auxadc_imp\0nag_c_dltv\0audio\0accdet\0accdet_eint0\0accdet_eint1\0spi_cmd_alert";
			phandle = <0xe3>;

			mt635x-ot-debug {
				compatible = "mediatek,mt635x-ot-debug";
				interrupts-extended = <0x54 0x05 0x01 0x55 0x05 0x01>;
				phandle = <0xe4>;
			};

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0xe5>;
			};

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupts = <0x30 0x04 0x32 0x04 0x31 0x04 0x33 0x04 0x70 0x04 0x71 0x04 0x52 0x04 0x53 0x04>;
				interrupt-names = "pwrkey\0pwrkey_r\0homekey\0homekey_r\0bat_h\0bat_l\0fg_cur_h\0fg_cur_l";
				phandle = <0xe6>;
			};

			pmic_efuse {
				compatible = "mediatek,mt6359-efuse";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0xbf>;
			};

			mt635x-auxadc {
				compatible = "mediatek,mt6359-auxadc";
				#io-channel-cells = <0x01>;
				phandle = <0x56>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x07 0x02>;
					avg-num = <0x80>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x05 0x02>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				tsx_temp {
					channel = <0x0b>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0x0d>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x05 0x02>;
				};
			};

			mtk_ts_pmic {
				compatible = "mediatek,mtk_ts_pmic";
				io-channels = <0x56 0x05 0x56 0x06 0x56 0x07>;
				io-channel-names = "pmic_chip_temp\0pmic_buck1_temp\0pmic_buck2_temp";
				interconnects = <0x56 0x01>;
				#interconnect-cells = <0x01>;
				phandle = <0xe7>;
			};

			mt6359regulator {
				compatible = "mediatek,mt6359p-regulator";
				interrupts = <0x00 0x04 0x01 0x04 0x02 0x04 0x04 0x04 0x05 0x04 0x06 0x04 0x07 0x04 0x08 0x04 0x09 0x04 0x10 0x04 0x11 0x04 0x12 0x04 0x13 0x04 0x14 0x04 0x15 0x04 0x16 0x04 0x17 0x04 0x18 0x04 0x19 0x04 0x1b 0x04 0x1c 0x04 0x1d 0x04 0x1e 0x04 0x1f 0x04 0x20 0x04 0x21 0x04 0x22 0x04 0x23 0x04 0x26 0x04 0x27 0x04 0x29 0x04 0x2b 0x04 0x2c 0x04 0x2d 0x04>;
				interrupt-names = "VPU\0VCORE\0VGPU11\0VMODEM\0VPROC1\0VPROC2\0VS1\0VS2\0VPA\0VFE28\0VXO22\0VRF18\0VRF12\0VEFUSE\0VCN33_1_BT\0VCN33_2_BT\0VCN13\0VCN18\0VA09\0VA12\0VAUX18\0VAUD18\0VIO18\0VSRAM_PROC1\0VSRAM_PROC2\0VSRAM_OTHERS\0VSRAM_MD\0VEMC\0VUSB\0VRFCK\0VBIF28\0VIO28\0VM18\0VUFS";
				phandle = <0xe8>;

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = <0xc3500>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0xe9>;
				};

				buck_vgpu11 {
					regulator-name = "vgpu11";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x4c>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xea>;
				};

				buck_vpu {
					regulator-name = "vpu";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xeb>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x7b98a>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xec>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = <0xc3500>;
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0xed>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0x12c>;
					phandle = <0xee>;
				};

				buck_vproc2 {
					regulator-name = "vproc2";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xc5>;
				};

				buck_vproc1 {
					regulator-name = "vproc1";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x9c>;
				};

				ldo_vaud18 {
					regulator-name = "vaud18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xef>;
				};

				ldo_vsim1 {
					regulator-name = "vsim1";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xf0>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xf1>;
				};

				ldo_vrf12 {
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xf2>;
				};

				ldo_vusb {
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xf3>;
				};

				ldo_vsram_proc2 {
					regulator-name = "vsram_proc2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x61>;
				};

				ldo_vio18 {
					regulator-name = "vio18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xf4>;
				};

				ldo_vcamio {
					regulator-name = "vcamio";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xf5>;
				};

				ldo_vcn18 {
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xf6>;
				};

				ldo_vfe28 {
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xf7>;
				};

				ldo_vcn13 {
					regulator-name = "vcn13";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xf8>;
				};

				ldo_vcn33_1_bt {
					regulator-name = "vcn33_1_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xf9>;
				};

				ldo_vcn33_1_wifi {
					regulator-name = "vcn33_1_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xfa>;
				};

				ldo_vaux18 {
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xfb>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x9d>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xfc>;
				};

				ldo_vxo22 {
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xfd>;
				};

				ldo_vrfck {
					regulator-name = "vrfck";
					regulator-min-microvolt = <0x12ebc0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xfe>;
				};

				ldo_vbif28 {
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xff>;
				};

				ldo_vio28 {
					regulator-name = "vio28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x100>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2625a0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x4b>;
				};

				ldo_vcn33_2_bt {
					regulator-name = "vcn33_2_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x101>;
				};

				ldo_vcn33_2_wifi {
					regulator-name = "vcn33_2_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x102>;
				};

				ldo_va12 {
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0x103>;
				};

				ldo_va09 {
					regulator-name = "va09";
					regulator-min-microvolt = <0xc3500>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0x104>;
				};

				ldo_vrf18 {
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x105>;
				};

				ldo_vsram_md {
					regulator-name = "vsram_md";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xc6>;
				};

				ldo_vufs {
					regulator-name = "vufs";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x106>;
				};

				ldo_vm18 {
					regulator-name = "vm18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x107>;
				};

				ldo_vbbck {
					regulator-name = "vbbck";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x108>;
				};

				ldo_vsram_proc1 {
					regulator-name = "vsram_proc1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x60>;
				};

				ldo_vsim2 {
					regulator-name = "vsim2";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x109>;
				};
			};

			mt6359_rtc {
				compatible = "mediatek,mt6359-rtc";
				bootmode = <0x52>;
				interrupts = <0x40 0x00>;
				interrupt-names = "rtc";
				base = <0x580>;
				phandle = <0x10a>;
			};

			mt6359_misc {
				compatible = "mediatek,mt6359p-misc";
				base = <0x580>;
				phandle = <0x10b>;
			};
		};
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x57>;
		phandle = <0x10c>;
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x10026000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x1000e000 0x00 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x00 0x1000f000 0x00 0x1000>;
	};

	srclken@1000f800 {
		compatible = "mediatek,srclken";
		reg = <0x00 0x1000f800 0x00 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x00 0x10010000 0x00 0x1000>;
		interrupts = <0x00 0x6a 0x01>;
		clocks = <0x38>;
		clock-names = "kpd";
		mediatek,boot_mode = <0x01>;
		phandle = <0x2c>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0x125 0x04>;
		phandle = <0x10d>;
	};

	boot_dramboost {
		compatible = "mediatek,dvfsrc-boost";
		boost_opp = <0x01>;
		phandle = <0x10e>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0x10f>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x110>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x58>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0x111>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x59 0x02>;
		io-channel-names = "md-channel";
		phandle = <0x112>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x1022c000 0x00 0x1000 0x00 0x1022e000 0x00 0x1000>;
		interrupts = <0x00 0xfd 0x04>;
		mediatek,dpmaif_capability = <0x0e>;
		clocks = <0x45 0x3a 0x45 0x26>;
		clock-names = "infra-dpmaif-clk\0infra-dpmaif-blk-clk";
		phandle = <0x113>;
	};

	ccifdriver@10209000 {
		compatible = "mediatek,ccci_ccif";
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		mediatek,sram_size = <0x200>;
		interrupts = <0x00 0xee 0x04 0x00 0xef 0x04>;
		clocks = <0x45 0x21 0x45 0x23 0x45 0x1b 0x45 0x1c 0x45 0x37 0x45 0x38 0x45 0x3b 0x45 0x36>;
		clock-names = "infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif2-ap\0infra-ccif2-md\0infra-ccif4-md\0infra-ccif5-md";
		phandle = <0x114>;
	};

	mddriver {
		compatible = "mediatek,mddriver\0mediatek,mddriver-mt6833";
		mediatek,mdhif_type = <0x06>;
		mediatek,md_id = <0x00>;
		mediatek,ap_plat_info = <0x1add>;
		mediatek,md_generation = <0x1899>;
		mediatek,offset_apon_md1 = <0x2844>;
		mediatek,cldma_capability = <0x0e>;
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		interrupts = <0x00 0x6e 0x01 0x00 0xee 0x04 0x00 0xef 0x04>;
		clocks = <0x39 0x06>;
		clock-names = "scp-sys-md1-main";
		ccci-infracfg = <0x45>;
		phandle = <0x2d>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x00 0x10014000 0x00 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x00 0x10014400 0x00 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014800 0x00 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014c00 0x00 0x400>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x00 0x10015000 0x00 0x1000>;
	};

	mdcldmaout_ao@10015400 {
		compatible = "mediatek,mdcldmaout_ao";
		reg = <0x00 0x10015400 0x00 0x400>;
	};

	mdcldmamisc_ao@10015800 {
		compatible = "mediatek,mdcldmamisc_ao";
		reg = <0x00 0x10015800 0x00 0x400>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer\0mediatek,mt6765-timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <0x00 0x115 0x04>;
		clocks = <0x5a>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x0d 0x04 0x01 0x0e 0x04 0x01 0x0b 0x04 0x01 0x0a 0x04>;
		clock-frequency = <0xc65d40>;
		phandle = <0x115>;
	};

	dummy26m {
		compatible = "fixed-clock";
		clock-frequency = <0x989680>;
		phandle = <0x116>;
	};

	dma-controller@10220e00 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0x00 0x10220e00 0x00 0x80 0x00 0x10220e80 0x00 0x80 0x00 0x10220f00 0x00 0x80 0x00 0x10220f80 0x00 0x80>;
		interrupts = <0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04>;
		clocks = <0x45 0x2d>;
		clock-names = "apdma";
		#dma-cells = <0x01>;
		dma-bits = <0x22>;
		dma-requests = <0x04>;
		phandle = <0x5b>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		interrupts = <0x00 0x8d 0x04>;
		clocks = <0x38 0x45 0x0f>;
		clock-names = "baud\0bus";
		dmas = <0x5b 0x00 0x5b 0x01>;
		dma-names = "tx\0rx";
		phandle = <0x117>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		interrupts = <0x00 0x8e 0x04>;
		clocks = <0x38 0x45 0x10>;
		clock-names = "baud\0bus";
		dmas = <0x5b 0x02 0x5b 0x03>;
		dma-names = "tx\0rx";
		phandle = <0x118>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x00 0x10019000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x00 0x1001c000 0x00 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x1001e000 0x00 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x1001f000 0x00 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x10020000 0x00 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x10021000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10022000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10023000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10024000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10024000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10025000 0x00 0x1000>;
	};

	pwm@10048000 {
		compatible = "mediatek,pwm";
		reg = <0x00 0x10048000 0x00 0x1000>;
		interrupts = <0x00 0xfe 0x04>;
		clocks = <0x45 0x0a 0x45 0x0b 0x45 0x0c 0x45 0x0d 0x45 0x09 0x45 0x0e>;
		clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM4-main\0PWM-HCLK-main\0PWM-main";
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10204000 0x00 0x1000>;
		interrupts = <0x00 0x27f 0x04>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0xc530000 0x00 0x10000>;
	};

	m4u@10205000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10205000 0x00 0x1000>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6877-devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x10274000 0x00 0x1000 0x00 0x10275000 0x00 0x1000 0x00 0x11020000 0x00 0x1000 0x00 0x10030000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000 0x00 0x111000 0x00 0x1000>;
		interrupts = <0x00 0xe7 0x04>;
		clocks = <0x45 0x20>;
		clock-names = "devapc-infra-clock";
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x00 0x10209000 0x00 0x1000>;
		interrupts = <0x00 0xee 0x04>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0x119>;
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0x11a>;
	};

	mt6359_gauge {
		compatible = "mediatek,mt6359_gauge";
		bootmode = <0x52>;
		gauge_name = "gauge";
		alias_name = "MT6359";
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <0x07>;
		mediatek,clkbuf-config = <0x02 0x01 0x01 0x02 0x00 0x00 0x01>;
		mediatek,clkbuf-output_impedance = <0x06 0x04 0x04 0x04 0x00 0x00 0x04>;
		mediatek,clkbuf-controls-for-desense = <0x00 0x04 0x00 0x04 0x00 0x00 0x00>;
		tcxo_support = "false";
		phandle = <0x11b>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x00 0x1020b000 0x00 0x1000>;
		interrupts = <0x00 0xf0 0x04>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0x00 0x1020f000 0x00 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x00 0x10210000 0x00 0x1000>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	cqdma-controller@10212000 {
		compatible = "mediatek,mt6877-cqdma";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212100 0x00 0x80 0x00 0x10212200 0x00 0x80 0x00 0x10212300 0x00 0x80>;
		interrupts = <0x00 0xc6 0x04 0x00 0xc7 0x04 0x00 0xc8 0x04 0x00 0xc9 0x04>;
		clocks = <0x45 0x30>;
		clock-names = "cqdma";
		dma-channel-mask = <0x3f>;
		dma-channels = <0x04>;
		dma-requests = <0x0a>;
		#dma-cells = <0x01>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0x00 0x10213000 0x00 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0x00 0x10215000 0x00 0x1000>;
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0x00 0x10216000 0x00 0x1000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0x00 0x10218000 0x00 0x1000>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6877-emicen\0mediatek,common-emicen";
		reg = <0x00 0x10219000 0x00 0x1000>;
		mediatek,emi-reg = <0x5c>;
		phandle = <0x5d>;
	};

	emiisu {
		compatible = "mediatek,mt6877-emiisu\0mediatek,common-emiisu";
		ctrl_intf = <0x01>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0x00 0x1021a000 0x00 0x1000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		page-size = <0x200000>;
		interrupts = <0x00 0xe8 0x04>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021b000 0x00 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b400 0x00 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b800 0x00 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021bc00 0x00 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x00 0x1021c000 0x00 0x400>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x00 0x1021c400 0x00 0x400>;
	};

	mdcldmamisc@1021c800 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x00 0x1021c800 0x00 0x400>;
	};

	mdcldmamisc@1021cc00 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x00 0x1021cc00 0x00 0x400>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	m4u@10220000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10220000 0x00 0x1000>;
	};

	m4u@10221000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10221000 0x00 0x1000>;
	};

	m4u@10222000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10222000 0x00 0x1000>;
	};

	m4u@10223000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10223000 0x00 0x1000>;
	};

	apdma@10220000 {
		compatible = "mediatek,apdma";
		reg = <0x00 0x10220000 0x00 0x4000>;
	};

	m4u@10224000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10224000 0x00 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	emimpu@10226000 {
		compatible = "mediatek,mt6877-emimpu\0mediatek,common-emimpu";
		reg = <0x00 0x10226000 0x00 0x1000>;
		mediatek,emi-reg = <0x5d>;
		interrupts = <0x00 0xe9 0x04>;
		region_cnt = <0x20>;
		domain_cnt = <0x10>;
		addr_align = <0x10>;
		ap_region = <0x1f>;
		ap_apc = <0x00 0x05 0x05 0x05 0x02 0x00 0x06 0x05 0x00 0x00 0x05 0x00 0x00 0x00 0x05 0x05>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 0x10 0x200 0x03 0x10 0x1f0 0x80000000 0x01>;
		clear_md = <0x1fc 0x80000000 0x01>;
		ctrl_intf = <0x01>;
		slverr = <0x00>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsp@0011bc00 {
		compatible = "mediatek,mt6877-dvfsp";
		reg = <0x00 0x11bc00 0x00 0x1400 0x00 0x11bc00 0x00 0x1400>;
		state = <0x01>;
		imax_state = <0x02>;
		change_flag = <0x00>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		L-table = <0x7d0 0x90 0x01 0x01 0x76f 0x8b 0x01 0x01 0x708 0x84 0x01 0x01 0x6a7 0x7f 0x01 0x01 0x640 0x78 0x01 0x01 0x5df 0x77 0x02 0x01 0x57f 0x75 0x02 0x01 0x51e 0x74 0x02 0x01 0x4ec 0x73 0x02 0x01 0x47e 0x71 0x02 0x01 0x41d 0x6f 0x02 0x01 0x3d4 0x6e 0x02 0x01 0x384 0x6d 0x02 0x01 0x2e4 0x6a 0x04 0x01 0x28a 0x68 0x04 0x01 0x1f4 0x68 0x04 0x01>;
		B-table = <0xa28 0xa8 0x01 0x01 0x960 0xa0 0x01 0x01 0x8e3 0x98 0x01 0x01 0x866 0x90 0x01 0x01 0x7d0 0x89 0x01 0x01 0x76c 0x84 0x01 0x01 0x708 0x7f 0x01 0x01 0x67c 0x78 0x01 0x01 0x604 0x77 0x02 0x01 0x596 0x75 0x02 0x01 0x514 0x73 0x02 0x01 0x474 0x70 0x02 0x01 0x410 0x6f 0x02 0x01 0x38e 0x6d 0x02 0x01 0x2e4 0x6a 0x04 0x01 0x28a 0x68 0x04 0x01>;
		CCI-table = <0x6a4 0x90 0x01 0x01 0x655 0x8b 0x01 0x01 0x606 0x86 0x02 0x01 0x5a0 0x7f 0x02 0x01 0x546 0x78 0x02 0x01 0x4f7 0x77 0x02 0x01 0x460 0x74 0x02 0x01 0x411 0x73 0x02 0x01 0x3c2 0x71 0x02 0x01 0x384 0x70 0x02 0x01 0x348 0x6f 0x02 0x01 0x2e4 0x6d 0x04 0x01 0x295 0x6b 0x04 0x01 0x258 0x6a 0x04 0x01 0x230 0x69 0x04 0x01 0x208 0x68 0x04 0x01>;
		phandle = <0x11c>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		proc1-supply = <0x5e>;
		proc2-supply = <0x5f>;
		sram_proc1-supply = <0x60>;
		sram_proc2-supply = <0x61>;
		phandle = <0x11d>;
	};

	mcucfg1@0c530000 {
		compatible = "mediatek,mcucfg-dvfs";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0x11e>;
	};

	eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x11278000 0x00 0x1000>;
		interrupts = <0x00 0xa8 0x04>;
		eem-status = <0x01>;
		sn-status = <0x01>;
		eem-initmon-little = <0xff>;
		eem-initmon-big = <0xff>;
		eem-initmon-cci = <0xff>;
		eem-initmon-gpu = <0xff>;
		eem-clamp-little = <0x00>;
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		proc1-supply = <0x5e>;
		proc2-supply = <0x5f>;
		phandle = <0x11f>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0xd3 0x04>;
		eemg-status = <0x01>;
		eemg-initmon-gpu = <0x0f>;
		eemg-clamp-gpu = <0x00>;
		eemg-offset-gpu = <0xff>;
		phandle = <0x120>;
	};

	upower {
		compatible = "mediatek,mt6833-upower";
		phandle = <0x121>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		state = <0x00>;
		phandle = <0x122>;
	};

	gce_mbox@10228000 {
		compatible = "mediatek,mt6877-gce";
		reg = <0x00 0x10228000 0x00 0x4000>;
		interrupts = <0x00 0xf7 0x04 0x00 0xf8 0x04>;
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		clocks = <0x45 0x05 0x45 0x13>;
		clock-names = "gce\0gce-timer";
		phandle = <0x62>;
	};

	gce_mbox_sec@10228000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0x00 0x10228000 0x00 0x4000>;
		#mbox-cells = <0x03>;
		mboxes = <0x62 0x0f 0xffffffff 0x01>;
		clocks = <0x45 0x05>;
		clock-names = "gce";
		phandle = <0x64>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <0x62>;
		mmsys_config = <0x63>;
		mediatek,gce-subsys = <0x63 0x01>;
		mboxes = <0x62 0x17 0x00 0x01 0x62 0x16 0xffffffff 0x01 0x64 0x0b 0x00 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022c000 0x00 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022d000 0x00 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022e000 0x00 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022f000 0x00 0x1000>;
	};

	dramc@10230000 {
		compatible = "mediatek,mt6877-dramc\0mediatek,common-dramc";
		reg = <0x00 0x10230000 0x00 0x2000 0x00 0x10240000 0x00 0x2000 0x00 0x10234000 0x00 0x1000 0x00 0x10244000 0x00 0x1000 0x00 0x10238000 0x00 0x2000 0x00 0x10248000 0x00 0x2000 0x00 0x10236000 0x00 0x1000 0x00 0x10246000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		mr4_version = <0x01>;
		mr4_rg = <0x90 0xffff 0x00>;
		fmeter_version = <0x01>;
		crystal_freq = <0x34>;
		pll_id = <0x50c 0x100 0x08>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		posdiv = <0x708 0x07 0x00 0x728 0x07 0x00>;
		ckdiv4 = <0x874 0x04 0x02 0x874 0x04 0x02>;
		pll_md = <0x744 0x100 0x08 0x744 0x100 0x08>;
		cldiv2 = <0x8b4 0x02 0x01 0x8b4 0x02 0x01>;
		fbksel = <0x70c 0x40 0x06 0x70c 0x40 0x06>;
		dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
		ckdiv4_ca = <0xb74 0x04 0x02 0xb74 0x04 0x02>;
	};

	dramc_ch0_top0@10230000 {
		compatible = "mediatek,dramc_ch0_top0";
		reg = <0x00 0x10230000 0x00 0x2000>;
	};

	dramc_ch0_top1@10232000 {
		compatible = "mediatek,dramc_ch0_top1";
		reg = <0x00 0x10232000 0x00 0x2000>;
	};

	dramc_ch0_top2@10234000 {
		compatible = "mediatek,dramc_ch0_top2";
		reg = <0x00 0x10234000 0x00 0x1000>;
	};

	dramc_ch0_top3@10235000 {
		compatible = "mediatek,dramc_ch0_top3";
		reg = <0x00 0x10235000 0x00 0x1000>;
	};

	dramc_ch0_rsv@10236000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0x00 0x10236000 0x00 0x2000>;
	};

	dramc_ch0_rsv@10238000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0x00 0x10238000 0x00 0x2000>;
	};

	dramc_ch0_rsv@1023a000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0x00 0x1023a000 0x00 0x2000>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6833-emichn\0mediatek,common-emichn";
		reg = <0x00 0x10235000 0x00 0x1000 0x00 0x10245000 0x00 0x1000>;
		phandle = <0x5c>;
	};

	ufshci@11270000 {
		compatible = "mediatek,mt8183-ufshci";
		reg = <0x00 0x11270000 0x00 0x2300>;
		interrupts = <0x00 0x89 0x04>;
		clocks = <0x45 0x31 0x45 0x2b 0x45 0x2c 0x45 0x32 0x45 0x3e 0x47 0xb4>;
		clock-names = "ufs-clk\0ufs-unipro-clk\0ufs-mp-clk\0ufs-crypto-clk";
		freq-table-hz = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		vcc-supply = <0x4b>;
		vcc-fixed-regulator;
		resets = <0x65 0x00 0x65 0x01 0x65 0x02>;
		reset-names = "hci_rst\0unipro_rst\0crypto_rst";
		mediatek,refclk_ctrl = <0x02>;
		mediatek,ufs-qos;
		phandle = <0x123>;
	};

	msdc1_ins {
		phandle = <0x124>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x125>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x126>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x00 0x11fa0000 0x00 0xc000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x00 0x1023c000 0x00 0x1000>;
		interrupts = <0x00 0xf2 0x04>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x00 0x1023e000 0x00 0x1000>;
		interrupts = <0x00 0xf3 0x04>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10240000 0x00 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10242000 0x00 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10244000 0x00 0x1000>;
	};

	dramc_ch1_top3@10245000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10245000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10246000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10248000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1024a000 0x00 0x2000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x00 0x1024c000 0x00 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024d000 0x00 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024e000 0x00 0x1000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10250000 0x00 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10252000 0x00 0x2000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10254000 0x00 0x1000>;
	};

	dramc_ch1_top3@10255000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10255000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10256000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10258000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1025a000 0x00 0x2000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0x00 0x1025c000 0x00 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0x00 0x1025d000 0x00 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x1025e000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1025f000 0x00 0x1000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10260000 0x00 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10262000 0x00 0x2000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10264000 0x00 0x1000>;
	};

	dramc_ch1_top3@10265000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10265000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10266000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10268000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1026a000 0x00 0x2000>;
	};

	spmi@10027000 {
		compatible = "mediatek,mt6877-pmif-m";
		reg = <0x00 0x10027000 0x00 0x8ff 0x00 0x10027900 0x00 0x500 0x00 0x10029000 0x00 0x100>;
		reg-names = "pmif\0pmifmpu\0spmimst";
		interrupts = <0x00 0x109 0x04>;
		interrupt-names = "pmif_irq";
		irq_event_en = <0x00 0x00 0x00 0x6000 0x00>;
		clocks = <0x45 0x01 0x45 0x00 0x47 0x96 0x47 0x4b 0x47 0x43 0x47 0xb0 0x47 0x43 0x47 0x4b>;
		clock-names = "pmif_sys_ck\0pmif_tmr_ck\0pmif_clk_mux\0pmif_clk_osc_d10\0pmif_clk26m\0spmimst_clk_mux\0spmimst_clk26m\0spmimst_clk_osc_d10";
		swinf_ch_start = <0x03>;
		ap_swinf_no = <0x02>;
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		grpid = <0x0b>;
		phandle = <0x127>;

		mt6315@6 {
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			reg = <0x06 0x00 0x0b 0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x128>;

			mt6315_6_regulator {
				compatible = "mediatek,mt6315_6-regulator";
				interrupt-parent = <0x44>;
				interrupts = <0x6d 0x04 0x6d 0x00>;
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x54>;

				6_vbuck1 {
					regulator-name = "6_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x5e>;
				};

				6_vbuck3 {
					regulator-name = "6_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x5f>;
				};

				6_vbuck4 {
					regulator-name = "6_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x129>;
				};
			};
		};

		mt6315@3 {
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			reg = <0x03 0x00 0x0b 0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x12a>;

			mt6315_3_regulator {
				compatible = "mediatek,mt6315_3-regulator";
				interrupt-parent = <0x44>;
				interrupts = <0x6c 0x04 0x6c 0x00>;
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x55>;

				3_vbuck1 {
					regulator-name = "3_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x12b>;
				};

				3_vbuck3 {
					regulator-name = "3_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x12c>;
				};

				3_vbuck4 {
					regulator-name = "3_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x12d>;
				};
			};
		};
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x10309000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030a000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030b000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030c000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030d000 0x00 0x1000>;
	};

	sys_cirq@10313000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10313000 0x00 0x1000>;
	};

	sys_cirq@10314000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10314000 0x00 0x1000>;
	};

	gce@10318000 {
		compatible = "mediatek,gce";
		reg = <0x00 0x10318000 0x00 0x1000>;
	};

	gce@10319000 {
		compatible = "mediatek,gce";
		reg = <0x00 0x10319000 0x00 0x1000>;
	};

	gce@1031a000 {
		compatible = "mediatek,gce";
		reg = <0x00 0x1031a000 0x00 0x1000>;
	};

	gce@1031b000 {
		compatible = "mediatek,gce";
		reg = <0x00 0x1031b000 0x00 0x1000>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x00 0x10500000 0x00 0x100000 0x00 0x10724000 0x00 0x1000 0x00 0x10721000 0x00 0x1000 0x00 0x10730000 0x00 0x1000 0x00 0x10740000 0x00 0x1000 0x00 0x10752000 0x00 0x1000 0x00 0x10760000 0x00 0x40000 0x00 0x107a5000 0x00 0x04 0x00 0x107fb000 0x00 0x100 0x00 0x107fb100 0x00 0x04 0x00 0x107fb10c 0x00 0x04 0x00 0x107a5020 0x00 0x04 0x00 0x107fc000 0x00 0x100 0x00 0x107fc100 0x00 0x04 0x00 0x107fc10c 0x00 0x04 0x00 0x107a5024 0x00 0x04 0x00 0x107fd000 0x00 0x100 0x00 0x107fd100 0x00 0x04 0x00 0x107fd10c 0x00 0x04 0x00 0x107a5028 0x00 0x04 0x00 0x107fe000 0x00 0x100 0x00 0x107fe100 0x00 0x04 0x00 0x107fe10c 0x00 0x04 0x00 0x107a502c 0x00 0x04 0x00 0x107ff000 0x00 0x100 0x00 0x107ff100 0x00 0x04 0x00 0x107ff10c 0x00 0x04 0x00 0x107a5030 0x00 0x04>;
		reg-names = "scp_sram_base\0scp_cfgreg\0scp_clkreg\0scp_cfgreg_core0\0scp_cfgreg_core1\0scp_bus_tracker\0scp_l1creg\0scp_cfgreg_sec\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_init";
		interrupts = <0x00 0x20a 0x04 0x00 0x20b 0x04 0x00 0x20c 0x04 0x00 0x20d 0x04 0x00 0x20e 0x04 0x00 0x20f 0x04 0x00 0x210 0x04>;
		interrupt-names = "ipc0\0ipc1\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
		core_0 = "enable";
		scp_sramSize = <0x100000>;
		core_nums = <0x01>;
		twohart = <0x01>;
		mbox_count = <0x05>;
		send_table = <0x00 0x00 0x09 0x03 0x01 0x02 0x04 0x01 0x01 0x05 0x01 0x02 0x06 0x01 0x01 0x1a 0x01 0x09 0x0b 0x02 0x22 0x0e 0x03 0x01 0x0f 0x03 0x02 0x10 0x03 0x01 0x11 0x03 0x06 0x12 0x03 0x02 0x18 0x04 0x22>;
		recv_table = <0x01 0x00 0x02 0x00 0x02 0x00 0x1a 0x00 0x07 0x01 0x02 0x00 0x08 0x01 0x0a 0x00 0x09 0x01 0x01 0x00 0x0a 0x01 0x02 0x00 0x1b 0x01 0x02 0x00 0x1c 0x01 0x05 0x00 0x05 0x01 0x01 0x01 0x0c 0x02 0x1e 0x00 0x14 0x03 0x0a 0x00 0x15 0x03 0x06 0x00 0x16 0x03 0x01 0x00 0x17 0x03 0x02 0x00 0x0f 0x03 0x01 0x01 0x19 0x04 0x1e 0x00>;
		legacy_table = <0x0b 0x18 0x0c 0x19 0x22 0x1e>;
		scp_feature_tbl = <0x00 0x05 0x01 0x01 0x1d 0x00 0x02 0x1a 0x00 0x03 0x00 0x00 0x04 0xc8 0x01 0x05 0x00 0x00 0x06 0x78 0x01 0x07 0x0a 0x01 0x08 0x50 0x01 0x09 0x2b 0x01 0x0a 0x16 0x01 0x0b 0x14 0x01 0x0c 0x87 0x01 0x0d 0xc8 0x00>;
		secure_dump = "disable";
		secure_dump_size = <0x00>;
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0x00 0x00 0x01 0x4e300 0x02 0x100000 0x03 0x180000 0x04 0x19000>;
		memorydump = <0x100000 0x3c000 0x3c00 0x400 0x100000>;
	};

	scp_clk_ctrl@10721000 {
		compatible = "mediatek,scp_clk_ctrl\0syscon";
		reg = <0x00 0x10721000 0x00 0x1000>;
		phandle = <0x67>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		scp-dvfs-feature = "enable";
		clocks = <0x47 0x7c 0x47 0x43 0x47 0x15 0x47 0x30 0x47 0x0b 0x47 0x1c 0x47 0x03 0x47 0x28 0x47 0x0f>;
		clock-names = "clk_mux\0clk_pll_0\0clk_pll_1\0clk_pll_2\0clk_pll_3\0clk_pll_4\0clk_pll_5\0clk_pll_6\0clk_pll_7";
		dvfs-opp = <0x86470 0xb71b0 0x00 0x08 0x136 0x00 0x00 0x04 0x927c0 0xb71b0 0x01 0x104 0x168 0x07 0x00 0x03 0x9eb10 0xb71b0 0x02 0x202 0x190 0x03 0x00 0x02 0xb1008 0xb71b0 0x03 0x301 0x270 0x01 0x03 0x01>;
		scp-cores = <0x01>;
		pmic-sshub-support;
		vow-lp-en-gear = <0x02>;
		do-ulposc-cali;
		ccf-fmeter-support;
		fmeter-id-ulposc2 = <0x24>;
		fmeter-id-26M = <0x19>;
		ulposc_clksys = <0x66>;
		scp_clk_ctrl = <0x67>;
		scp-clk-hw-ver = "v1";
		ulposc-cali-ver = "v1";
		ulposc-cali-num = <0x03>;
		ulposc-cali-target = <0x136 0x168 0x190>;
		ulposc-cali-config = <0x48a940 0x2900 0x41 0x56a940 0x2900 0x41 0x5ea940 0x2900 0x41>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x10400000 0x00 0x28000 0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x04 0x00 0x10451004 0x00 0x04 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x04 0x00 0x10461004 0x00 0x04 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x04 0x00 0x10471004 0x00 0x04 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x04 0x00 0x10481004 0x00 0x04 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x04 0x00 0x10491004 0x00 0x04>;
		reg-names = "sspm_base\0cfgreg\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox4_base\0mbox4_set\0mbox4_clr";
		interrupts = <0x00 0x11d 0x04 0x00 0x120 0x04 0x00 0x121 0x04 0x00 0x122 0x04 0x00 0x123 0x04 0x00 0x124 0x04>;
		interrupt-names = "ipc\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
	};

	adsp_common@10800000 {
		compatible = "mediatek,adsp_common";
		reg = <0x00 0x1080b000 0x00 0x50 0x00 0x10806000 0x00 0x100 0x00 0x10806100 0x00 0x04 0x00 0x1080610c 0x00 0x04 0x00 0x1080b050 0x00 0x04 0x00 0x10807000 0x00 0x100 0x00 0x10807100 0x00 0x04 0x00 0x1080710c 0x00 0x04 0x00 0x1080b054 0x00 0x04 0x00 0x10808000 0x00 0x100 0x00 0x10808100 0x00 0x04 0x00 0x1080810c 0x00 0x04 0x00 0x1080b058 0x00 0x04 0x00 0x10809000 0x00 0x100 0x00 0x10809100 0x00 0x04 0x00 0x1080910c 0x00 0x04 0x00 0x1080b05c 0x00 0x04>;
		reg-names = "cfg_secure\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init";
		interrupts = <0x00 0x21a 0x04 0x00 0x21b 0x04 0x00 0x21c 0x04 0x00 0x21d 0x04>;
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3";
		#mbox-cells = <0x01>;
		clocks = <0x39 0x0f 0x68 0x00 0x47 0xa8 0x47 0x43 0x47 0x30 0x47 0x7c>;
		clock-names = "scp_sys_adsp\0clk_adsp_ck_cg\0clk_top_adsp_sel\0clk_top_clk26m\0clk_top_adsppll\0clk_top_scp_sel";
		adsp-rsv-ipidma-a = <0x200000>;
		adsp-rsv-logger-a = <0x80000>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-xhci = <0x80000>;
		adsp-rsv-audio = <0x5c0000>;
		phandle = <0x69>;
	};

	adsp_core0@10820000 {
		compatible = "mediatek,adsp_core_0";
		reg = <0x00 0x10800000 0x00 0x6000 0x00 0x10840000 0x00 0x9000 0x00 0x10820000 0x00 0x8000>;
		system = <0x00 0x56000000 0x00 0xd00000>;
		interrupts = <0x00 0x214 0x04 0x00 0x216 0x04 0x00 0x218 0x04>;
		mboxes = <0x69 0x00 0x69 0x01>;
		phandle = <0x12e>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10900000 0x00 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10940000 0x00 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10a00000 0x00 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10a40000 0x00 0xc0000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,enabled = <0x01>;
		mediatek,chain_length = <0xbe2b>;
		mediatek,rg_dfd_timeout = <0xc8>;
		mediatek,check_dfd_support = <0x01>;
		mediatek,dfd_infra_base = <0x34>;
		mediatek,dfd_ap_addr_offset = <0x18>;
		mediatek,dfd_latch_offset = <0x44>;
		phandle = <0x12f>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,l2c_trigger = <0x00>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x130>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0x00 0xd000000 0x00 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x00 0xd020000 0x00 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x00 0xd030000 0x00 0x1000>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		reg = <0x00 0xd040000 0x00 0x100 0x00 0xd01a000 0x00 0x1000 0x00 0xd041000 0x00 0x3000 0x00 0xd010000 0x00 0x1000 0x00 0xd040800 0x00 0x100 0x00 0xd040900 0x00 0x100 0x00 0xd040a00 0x00 0x100>;
		mediatek,err_flag = <0xf7f8ffff>;
		mediatek,num_tracer = <0x03>;
		mediatek,enabled_tracer = <0x00 0x01 0x01>;
		mediatek,at_id = <0x10 0x30 0x70>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0x00 0xd0a0000 0x00 0x1000>;
		interrupts = <0x00 0xda 0x04>;
	};

	dbg_mdsys1@0d100000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x00 0xd100000 0x00 0x80000>;
	};

	efuse@11c10000 {
		compatible = "mediatek,devinfo";
		reg = <0x00 0x11f10000 0x00 0x10000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x46>;

		segment@78 {
			reg = <0x78 0x04>;
			phandle = <0x131>;
		};
	};

	dcm@10001000 {
		compatible = "mediatek,mt6877-dcm";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10002000 0x00 0x1000 0x00 0x10022000 0x00 0x1000 0x00 0xc538000 0x00 0x5000 0x00 0xc53a800 0x00 0x1000>;
		reg-names = "infracfg_ao\0infracfg_ao_mem\0infra_ao_bcrm\0mp_cpusys_top\0cpccfg_reg";
		phandle = <0x132>;
	};

	mali@13000000 {
		compatible = "mediatek,mali\0arm,mali-valhall";
		reg = <0x00 0x13000000 0x00 0x4000>;
		interrupts = <0x00 0x1c5 0x04 0x00 0x1c6 0x04 0x00 0x1c7 0x04 0x00 0x1c8 0x04 0x00 0x1c9 0x04>;
		interrupt-names = "GPU\0MMU\0JOB\0EVENT\0PWR";
		phandle = <0x32>;
	};

	syscon@13fa0000 {
		compatible = "mediatek,mt6877-gpu_pll_ctrl\0syscon";
		reg = <0x00 0x13fa0000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x133>;
	};

	syscon@13fbf000 {
		compatible = "mediatek,mfgcfg\0mediatek,mt6877-mfgcfg\0syscon";
		reg = <0x00 0x13fbf000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0xc4>;
	};

	cpe_controller_sensor@13fb7000 {
		compatible = "mediatek,cpe_controller_sensor";
		reg = <0x00 0x13fb7000 0x00 0x100>;
	};

	cpe_controller_mcu@13fb9c00 {
		compatible = "mediatek,cpe_controller_mcu";
		reg = <0x00 0x13fb9c00 0x00 0x100>;
	};

	sensor_network_0@13fcf000 {
		compatible = "mediatek,sensor_network_0";
		reg = <0x00 0x13fcf000 0x00 0x1000>;
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0\0mediatek,mt6877-disp-pwm";
		reg = <0x00 0x1100e000 0x00 0x1000>;
		interrupts = <0x00 0xd7 0x04>;
		#pwm-cells = <0x02>;
		clocks = <0x45 0x25 0x47 0x99 0x47 0x47>;
		clock-names = "main\0mm\0pwm_src";
		phandle = <0x12>;
	};

	syscon@14000000 {
		compatible = "mediatek,mt6877-dispsys\0syscon";
		reg = <0x00 0x14000000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x63>;
	};

	dispsys_config@14000000 {
		compatible = "mediatek,dispsys_config\0syscon\0mediatek,mt6877-mmsys";
		reg = <0x00 0x14000000 0x00 0x1000>;
		iommus = <0x6a 0x21>;
		mediatek,larb = <0x6b>;
		fake-engine = <0x6c 0x04 0x6b 0x24>;
		clocks = <0x39 0x0d 0x63 0x19 0x63 0x01 0x63 0x00>;
		clock-num = <0x04>;
		mediatek,mailbox-gce = <0x62>;
		mboxes = <0x62 0x00 0x00 0x04 0x62 0x01 0x00 0x04 0x62 0x02 0x00 0x04 0x62 0x03 0xffffffff 0x02 0x62 0x04 0x00 0x04 0x62 0x06 0x00 0x03 0x64 0x08 0x00 0x03 0x64 0x09 0x00 0x03 0x64 0x09 0x00 0x03>;
		gce-client-names = "CLIENT_CFG0\0CLIENT_CFG1\0CLIENT_CFG2\0CLIENT_TRIG_LOOP0\0CLIENT_SUB_CFG0\0CLIENT_DSI_CFG0\0CLIENT_SEC_CFG0\0CLIENT_SEC_CFG1\0CLIENT_SEC_CFG2";
		gce-subsys = <0x62 0x14000000 0x01 0x62 0x14010000 0x02 0x62 0x14020000 0x03>;
		gce-event-names = "disp_mutex0_eof\0disp_token_stream_dirty0\0disp_wait_dsi0_te\0disp_token_stream_eof0\0disp_dsi0_eof\0disp_token_esd_eof0\0disp_rdma0_eof0\0disp_wdma0_eof0\0disp_token_stream_block0\0disp_token_cabc_eof0\0disp_wdma0_eof2\0disp_dsi0_sof0";
		gce-events = <0x62 0x1b2 0x62 0x280 0x62 0x1c2 0x62 0x281 0x62 0x19a 0x62 0x282 0x62 0x19e 0x62 0x19b 0x62 0x283 0x62 0x284 0x62 0x19b 0x62 0x18e>;
		helper-name = "MTK_DRM_OPT_STAGE\0MTK_DRM_OPT_USE_CMDQ\0MTK_DRM_OPT_USE_M4U\0MTK_DRM_OPT_SODI_SUPPORT\0MTK_DRM_OPT_IDLE_MGR\0MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE\0MTK_DRM_OPT_IDLEMGR_BY_REPAINT\0MTK_DRM_OPT_IDLEMGR_ENTER_ULPS\0MTK_DRM_OPT_IDLEMGR_KEEP_LP11\0MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING\0MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ\0MTK_DRM_OPT_MET_LOG\0MTK_DRM_OPT_USE_PQ\0MTK_DRM_OPT_ESD_CHECK_RECOVERY\0MTK_DRM_OPT_ESD_CHECK_SWITCH\0MTK_DRM_OPT_PRESENT_FENCE\0MTK_DRM_OPT_RDMA_UNDERFLOW_AEE\0MTK_DRM_OPT_DSI_UNDERRUN_AEE\0MTK_DRM_OPT_HRT\0MTK_DRM_OPT_HRT_MODE\0MTK_DRM_OPT_DELAYED_TRIGGER\0MTK_DRM_OPT_OVL_EXT_LAYER\0MTK_DRM_OPT_AOD\0MTK_DRM_OPT_RPO\0MTK_DRM_OPT_DUAL_PIPE\0MTK_DRM_OPT_DC_BY_HRT\0MTK_DRM_OPT_OVL_WCG\0MTK_DRM_OPT_OVL_SBCH\0MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK\0MTK_DRM_OPT_MET\0MTK_DRM_OPT_REG_PARSER_RAW_DUMP\0MTK_DRM_OPT_VP_PQ\0MTK_DRM_OPT_GAME_PQ\0MTK_DRM_OPT_MMPATH\0MTK_DRM_OPT_HBM\0MTK_DRM_OPT_VDS_PATH_SWITCH\0MTK_DRM_OPT_LAYER_REC\0MTK_DRM_OPT_CLEAR_LAYER\0MTK_DRM_OPT_LFR\0MTK_DRM_OPT_DYN_MIPI_CHANGE";
		helper-value = <0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x01 0x00 0x01 0x01 0x01 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x01 0x01>;
		phandle = <0x134>;
	};

	disp_mutex@14001000 {
		compatible = "mediatek,disp_mutex0\0mediatek,mt6877-disp-mutex";
		reg = <0x00 0x14001000 0x00 0x1000>;
		interrupts = <0x00 0x129 0x04>;
		clocks = <0x63 0x00>;
		phandle = <0x135>;
	};

	smi_common@14002000 {
		compatible = "mediatek,smi_common";
		reg = <0x00 0x14002000 0x00 0x1000>;
		clocks = <0x39 0x0d 0x63 0x10 0x63 0x13 0x63 0x0b 0x63 0x15>;
		clock-names = "scp-disp\0mm-comm\0mm-gals\0mm-infra\0mm-iommu";
		mediatek,smi-id = <0x15>;
		mediatek,smi-cnt = <0x1d>;
		mmsys_config = <0x63>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u0\0mediatek,smi_common";
		reg = <0x00 0x1401b000 0x00 0x1000>;
		clocks = <0x39 0x0d>;
		clock-names = "scp-disp";
		mediatek,smi-id = <0x16>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u1\0mediatek,smi_common";
		reg = <0x00 0x1401c000 0x00 0x1000>;
		clocks = <0x39 0x0d>;
		clock-names = "scp-disp";
		mediatek,smi-id = <0x17>;
	};

	img0_smi_2x1_sub_common@1502f000 {
		compatible = "mediatek,img0_smi_2x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x1502f000 0x00 0x1000>;
		clocks = <0x39 0x08>;
		clock-names = "scp-isp0";
		mediatek,smi-id = <0x18>;
	};

	img1_smi_2x1_sub_common@1401e000 {
		compatible = "mediatek,img1_smi_2x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x1401e000 0x00 0x1000>;
		clocks = <0x39 0x0d>;
		clock-names = "scp-disp";
		mediatek,smi-id = <0x19>;
	};

	ipe_smi_2x1_sub_common@1b00e000 {
		compatible = "mediatek,ipe_smi_2x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x1b00e000 0x00 0x1000>;
		clocks = <0x39 0x0a>;
		clock-names = "scp-ipe";
		mediatek,smi-id = <0x1a>;
	};

	cam0_smi_3x1_sub_common@1a00c000 {
		compatible = "mediatek,cam0_smi_3x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x1a00c000 0x00 0x1000>;
		clocks = <0x39 0x10>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1b>;
	};

	cam0_smi_4x1_sub_common@1a00d000 {
		compatible = "mediatek,cam0_smi_4x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x1a00d000 0x00 0x1000>;
		clocks = <0x39 0x10>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1c>;
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0\0mediatek,smi_larb";
		reg = <0x00 0x14003000 0x00 0x1000>;
		mediatek,larb-id = <0x00>;
		interrupts = <0x00 0x142 0x04>;
		mediatek,smi-id = <0x00>;
		clocks = <0x39 0x0d>;
		clock-names = "scp-disp";
		phandle = <0x6c>;
	};

	smi_larb1@14004000 {
		compatible = "mediatek,smi_larb1\0mediatek,smi_larb";
		reg = <0x00 0x14004000 0x00 0x1000>;
		mediatek,larb-id = <0x01>;
		interrupts = <0x00 0x141 0x04>;
		mediatek,smi-id = <0x01>;
		clocks = <0x39 0x0d>;
		clock-names = "scp-disp";
		phandle = <0x6b>;
	};

	smi_larb2@1f002000 {
		compatible = "mediatek,smi_larb2\0mediatek,smi_larb";
		reg = <0x00 0x1f002000 0x00 0x1000>;
		mediatek,larb-id = <0x02>;
		mediatek,smi-id = <0x02>;
		clocks = <0x39 0x0d 0x6d 0x06>;
		clock-names = "scp-disp\0mdp-smi";
		phandle = <0x75>;
	};

	smi_larb3@1f00f000 {
		compatible = "mediatek,smi_larb3\0mediatek,smi_larb";
		reg = <0x00 0x1f00f000 0x00 0x1000>;
		mediatek,larb-id = <0x03>;
		mediatek,smi-id = <0x03>;
		clocks = <0x39 0x0d>;
		clock-names = "scp-disp";
	};

	smi_larb4@1602e000 {
		compatible = "mediatek,smi_larb4\0mediatek,smi_larb";
		reg = <0x00 0x1602e000 0x00 0x1000>;
		mediatek,larb-id = <0x04>;
		mediatek,smi-id = <0x04>;
		clocks = <0x39 0x0b 0x6e 0x00>;
		clock-names = "scp-vdec\0vdec-larb";
		phandle = <0x76>;
	};

	smi_larb5@16030000 {
		compatible = "mediatek,smi_larb5\0mediatek,smi_larb";
		reg = <0x00 0x16030000 0x00 0x1000>;
		mediatek,larb-id = <0x05>;
		mediatek,smi-id = <0x05>;
		clocks = <0x39 0x0b>;
		clock-names = "scp-vdec";
	};

	smi_larb6@16031000 {
		compatible = "mediatek,smi_larb6\0mediatek,smi_larb";
		reg = <0x00 0x16031000 0x00 0x1000>;
		mediatek,larb-id = <0x06>;
		mediatek,smi-id = <0x06>;
		clocks = <0x39 0x0b>;
		clock-names = "scp-vdec";
	};

	smi_larb13@1a001000 {
		compatible = "mediatek,smi_larb13\0mediatek,smi_larb";
		reg = <0x00 0x1a001000 0x00 0x1000>;
		mediatek,larb-id = <0x0d>;
		mediatek,smi-id = <0x0d>;
		clocks = <0x39 0x10 0x6f 0x00>;
		clock-names = "scp-cam\0cam-larb13";
		phandle = <0x7a>;
	};

	smi_larb14@1a002000 {
		compatible = "mediatek,smi_larb14\0mediatek,smi_larb";
		reg = <0x00 0x1a002000 0x00 0x1000>;
		mediatek,larb-id = <0x0e>;
		mediatek,smi-id = <0x0e>;
		clocks = <0x39 0x10 0x6f 0x01>;
		clock-names = "scp-cam\0cam-larb14";
		phandle = <0x7b>;
	};

	smi_larb15@1a003000 {
		compatible = "mediatek,smi_larb15\0mediatek,smi_larb";
		reg = <0x00 0x1a003000 0x00 0x1000>;
		mediatek,larb-id = <0x0f>;
		mediatek,smi-id = <0x0f>;
		clocks = <0x39 0x10>;
		clock-names = "scp-cam";
	};

	smi_larb16@1a00f000 {
		compatible = "mediatek,smi_larb16\0mediatek,smi_larb";
		reg = <0x00 0x1a00f000 0x00 0x1000>;
		mediatek,larb-id = <0x10>;
		mediatek,smi-id = <0x10>;
		clocks = <0x39 0x11 0x70 0x00>;
		clock-names = "scp-cam-rawa\0cam-rawa-larbx";
		phandle = <0x7c>;
	};

	smi_larb17@1a010000 {
		compatible = "mediatek,smi_larb17\0mediatek,smi_larb";
		reg = <0x00 0x1a010000 0x00 0x1000>;
		mediatek,larb-id = <0x11>;
		mediatek,smi-id = <0x11>;
		clocks = <0x39 0x12 0x71 0x00>;
		clock-names = "scp-cam-rawb\0cam-rawb-larbx";
		phandle = <0x7d>;
	};

	smi_larb18@1a011000 {
		compatible = "mediatek,smi_larb18\0mediatek,smi_larb";
		reg = <0x00 0x1a011000 0x00 0x1000>;
		mediatek,larb-id = <0x12>;
		mediatek,smi-id = <0x12>;
		clocks = <0x39 0x12>;
		clock-names = "scp-cam-rawb";
		phandle = <0x7e>;
	};

	smi_larb19@1b10f000 {
		compatible = "mediatek,smi_larb19\0mediatek,smi_larb";
		reg = <0x00 0x1b10f000 0x00 0x1000>;
		mediatek,larb-id = <0x13>;
		mediatek,smi-id = <0x13>;
		clocks = <0x39 0x0a 0x72 0x00>;
		clock-names = "scp-ipe\0ipe-larb19";
		phandle = <0x7f>;
	};

	smi_larb20@1b00f000 {
		compatible = "mediatek,smi_larb20\0mediatek,smi_larb";
		reg = <0x00 0x1b00f000 0x00 0x1000>;
		mediatek,larb-id = <0x14>;
		mediatek,smi-id = <0x14>;
		clocks = <0x39 0x0a 0x72 0x01>;
		clock-names = "scp-ipe\0ipe-larb20";
		phandle = <0x80>;
	};

	mmdvfs_pmqos {
		compatible = "mediatek,mmdvfs_pmqos";
		larb_groups = <0x00 0x01 0x02 0x04 0x07 0x09 0x0b 0x0d 0x0e 0x10 0x11 0x13 0x14>;
		larb0 = <0x08 0x07 0x08 0x09 0x08>;
		larb1 = <0x07 0x08 0x08 0x09 0x08 0x07 0x08>;
		larb2 = <0x07 0x07 0x07 0x07 0x08>;
		larb4 = <0x06 0x07 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x06 0x06 0x07>;
		larb7 = <0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x07 0x07 0x08 0x07 0x07 0x07 0x07 0x07>;
		larb9 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb11 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb13 = <0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07 0x08 0x07 0x07 0x08 0x07>;
		larb14 = <0x07 0x08 0x08 0x08 0x07 0x08 0x08 0x08 0x07 0x08>;
		larb16 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb17 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb19 = <0x07 0x08 0x07 0x08>;
		larb20 = <0x07 0x07 0x08 0x08 0x07 0x08>;
		cam_larb = <0x0d 0x0e 0x10 0x11 0x17 0x18>;
		max_ostd_larb = <0x00 0x01>;
		max_ostd = <0x30>;
		comm_freq = "disp_freq";
		disp_step0 = <0x222 0x01 0x00 0x0a>;
		disp_step1 = <0x1a0 0x01 0x00 0x0b>;
		disp_step2 = <0x138 0x01 0x00 0x0c>;
		disp_step3 = <0xd0 0x01 0x00 0x0d>;
		cam_step0 = <0x270 0x01 0x01 0x0e>;
		cam_step1 = <0x222 0x01 0x01 0x0a>;
		cam_step2 = <0x188 0x01 0x01 0x10>;
		cam_step3 = <0x129 0x01 0x01 0x0f>;
		img_step0 = <0x270 0x01 0x02 0x0e>;
		img_step1 = <0x1ca 0x01 0x02 0x14>;
		img_step2 = <0x157 0x01 0x02 0x12>;
		img_step3 = <0xe5 0x01 0x02 0x13>;
		dpe_step0 = <0x222 0x01 0x03 0x0a>;
		dpe_step1 = <0x1ca 0x01 0x03 0x14>;
		dpe_step2 = <0x16c 0x01 0x03 0x15>;
		dpe_step3 = <0xf9 0x01 0x03 0x16>;
		ipe_step0 = <0x222 0x01 0x04 0x0a>;
		ipe_step1 = <0x1a0 0x01 0x04 0x0b>;
		ipe_step2 = <0x138 0x01 0x04 0x0c>;
		ipe_step3 = <0xe5 0x01 0x04 0x13>;
		venc_step0 = <0x270 0x01 0x05 0x0e>;
		venc_step1 = <0x1ca 0x01 0x05 0x14>;
		venc_step2 = <0x157 0x01 0x05 0x12>;
		venc_step3 = <0xf9 0x01 0x05 0x16>;
		vdec_step0 = <0x222 0x01 0x06 0x0a>;
		vdec_step1 = <0x1a0 0x01 0x06 0x0b>;
		vdec_step2 = <0x138 0x01 0x06 0x0c>;
		vdec_step3 = <0xda 0x01 0x06 0x17>;
		mdp_step0 = <0x252 0x01 0x07 0x18>;
		mdp_step0_ext = <0x252 0x02 0x07 0x1a713b>;
		mdp_step1 = <0x1b4 0x01 0x07 0x09>;
		mdp_step1_ext = <0x1b4 0x02 0x07 0x1a713b>;
		mdp_step2 = <0x157 0x01 0x07 0x12>;
		mdp_step2_ext = <0x157 0x02 0x07 0x1a713b>;
		mdp_step3 = <0xe5 0x01 0x07 0x13>;
		mdp_step3_ext = <0xe5 0x02 0x07 0x1604ec>;
		ccu_step0 = <0x1f3 0x01 0x08 0x11>;
		ccu_step1 = <0x188 0x01 0x08 0x10>;
		ccu_step2 = <0x16c 0x01 0x08 0x15>;
		ccu_step3 = <0x113 0x01 0x08 0x13>;
		vcore-supply = <0x4c>;
		vopp_steps = <0x01 0x02 0x03 0x04>;
		disp_freq = "disp_step0\0disp_step1\0disp_step2\0disp_step3";
		cam_freq = "cam_step0\0cam_step1\0cam_step2\0cam_step3";
		img_freq = "img_step0\0img_step1\0img_step2\0img_step3";
		img2_freq = "img2_step0\0img2_step1\0img2_step2\0img2_step3";
		dpe_freq = "dpe_step0\0dpe_step1\0dpe_step2\0dpe_step3";
		ipe_freq = "ipe_step0\0ipe_step1\0ipe_step2\0ipe_step3";
		venc_freq = "venc_step0\0venc_step1\0venc_step2\0venc_step3";
		vdec_freq = "vdec_step0\0vdec_step1\0vdec_step2\0vdec_step3";
		mdp_freq = "mdp_step0\0mdp_step1\0mdp_step2\0mdp_step3";
		ccu_freq = "ccu_step0\0ccu_step1\0ccu_step2\0ccu_step3";
		clocks = <0x47 0x7e 0x47 0x83 0x47 0x80 0x47 0x82 0x47 0x81 0x47 0xaa 0x47 0xab 0x47 0x7f 0x47 0x84 0x47 0x07 0x47 0x02 0x47 0x1c 0x47 0x16 0x47 0x1d 0x47 0x15 0x47 0x3e 0x47 0x37 0x47 0x19 0x47 0x32 0x47 0x34 0x47 0x35 0x47 0x0b 0x47 0x1a 0x47 0x08 0x47 0x3d>;
		clock-names = "CLK_TOP_DISP_SEL\0CLK_TOP_CAM_SEL\0CLK_TOP_IMG1_SEL\0CLK_TOP_DPE_SEL\0CLK_TOP_IPE_SEL\0CLK_TOP_VENC_SEL\0CLK_TOP_VDEC_SEL\0CLK_TOP_MDP_SEL\0CLK_TOP_CCU_SEL\0CLK_TOP_MAINPLL_D5\0CLK_TOP_MAINPLL_D4\0CLK_TOP_UNIVPLL_D6\0CLK_TOP_UNIVPLL_D4_D2\0CLK_TOP_UNIVPLL_D6_D2\0CLK_TOP_UNIVPLL_D4\0CLK_TOP_TVDPLL_D2\0CLK_TOP_MMPLL_D7\0CLK_TOP_UNIVPLL_D5\0CLK_TOP_MMPLL_D4_D2\0CLK_TOP_MMPLL_D5_D2\0CLK_TOP_MMPLL_D6\0CLK_TOP_MAINPLL_D6\0CLK_TOP_UNIVPLL_D5_D2\0CLK_TOP_MAINPLL_D5_D2\0CLK_TOP_TVDPLL";
		phandle = <0x136>;
	};

	disp_ovl0@14005000 {
		compatible = "mediatek,disp_ovl0\0mediatek,mt6877-disp-ovl";
		reg = <0x00 0x14005000 0x00 0x1000>;
		interrupts = <0x00 0x12b 0x04>;
		clocks = <0x63 0x02>;
		mediatek,larb = <0x6c>;
		mediatek,smi-id = <0x00>;
		iommus = <0x6a 0x02 0x6a 0x01>;
		phandle = <0x137>;
	};

	disp_ovl0_2l@14006000 {
		compatible = "mediatek,disp_ovl0_2l\0mediatek,mt6877-disp-ovl";
		reg = <0x00 0x14006000 0x00 0x1000>;
		interrupts = <0x00 0x12c 0x04>;
		clocks = <0x63 0x04>;
		mediatek,larb = <0x6b>;
		mediatek,smi-id = <0x01>;
		iommus = <0x6a 0x21 0x6a 0x20>;
		phandle = <0x138>;
	};

	disp_rdma0@14007000 {
		compatible = "mediatek,disp_rdma0\0mediatek,mt6877-disp-rdma";
		reg = <0x00 0x14007000 0x00 0x1000>;
		interrupts = <0x00 0x12d 0x04>;
		clocks = <0x63 0x03>;
		mediatek,larb = <0x6c>;
		mediatek,smi-id = <0x00>;
		iommus = <0x6a 0x22>;
		phandle = <0x139>;
	};

	disp_rsz0@14008000 {
		compatible = "mediatek,disp_rsz0\0mediatek,mt6877-disp-rsz";
		reg = <0x00 0x14008000 0x00 0x1000>;
		interrupts = <0x00 0x12e 0x04>;
		clocks = <0x63 0x07>;
		phandle = <0x13a>;
	};

	disp_color0@14009000 {
		compatible = "mediatek,disp_color0\0mediatek,mt6877-disp-color";
		reg = <0x00 0x14009000 0x00 0x1000>;
		interrupts = <0x00 0x12f 0x04>;
		clocks = <0x63 0x0a>;
		phandle = <0x13b>;
	};

	disp_ccorr1@1400a000 {
		compatible = "mediatek,disp_ccorr1\0mediatek,mt6877-disp-ccorr";
		reg = <0x00 0x1400a000 0x00 0x1000>;
		interrupts = <0x00 0x131 0x04>;
		clocks = <0x63 0x06>;
		phandle = <0x13c>;
	};

	disp_ccorr0@1400b000 {
		compatible = "mediatek,disp_ccorr0\0mediatek,mt6877-disp-ccorr";
		reg = <0x00 0x1400b000 0x00 0x1000>;
		interrupts = <0x00 0x130 0x04>;
		clocks = <0x63 0x09>;
		phandle = <0x13d>;
	};

	disp_aal0@1400c000 {
		compatible = "mediatek,disp_aal0\0mediatek,mt6877-disp-aal";
		reg = <0x00 0x1400c000 0x00 0x1000>;
		interrupts = <0x00 0x132 0x04>;
		clocks = <0x63 0x08>;
		phandle = <0x13e>;
	};

	disp_gamma0@1400d000 {
		compatible = "mediatek,disp_gamma0\0mediatek,mt6877-disp-gamma";
		reg = <0x00 0x1400d000 0x00 0x1000>;
		interrupts = <0x00 0x133 0x04>;
		clocks = <0x63 0x0c>;
		phandle = <0x13f>;
	};

	disp_postmask0@1400e000 {
		compatible = "mediatek,disp_postmask0\0mediatek,mt6877-disp-postmask";
		reg = <0x00 0x1400e000 0x00 0x1000>;
		interrupts = <0x00 0x134 0x04>;
		clocks = <0x63 0x0d>;
		mediatek,larb = <0x6c>;
		mediatek,smi-id = <0x00>;
		iommus = <0x6a 0x00>;
		phandle = <0x140>;
	};

	disp_dither0@1400f000 {
		compatible = "mediatek,disp_dither0\0mediatek,mt6877-disp-dither";
		reg = <0x00 0x1400f000 0x00 0x1000>;
		interrupts = <0x00 0x135 0x04>;
		clocks = <0x63 0x0f>;
		phandle = <0x141>;
	};

	disp_cm0@14010000 {
		compatible = "mediatek,disp_cm0";
		reg = <0x00 0x14010000 0x00 0x1000>;
		interrupts = <0x00 0x136 0x04>;
		clocks = <0x63 0x11>;
	};

	disp_spr0@14011000 {
		compatible = "mediatek,disp_spr0";
		reg = <0x00 0x14011000 0x00 0x1000>;
		interrupts = <0x00 0x137 0x04>;
		clocks = <0x63 0x0e>;
	};

	disp_dsc_wrap@14012000 {
		compatible = "mediatek,disp_dsc_wrap\0mediatek,mt6877-disp-dsc";
		reg = <0x00 0x14012000 0x00 0x1000>;
		interrupts = <0x00 0x138 0x04>;
		clocks = <0x63 0x14>;
		phandle = <0x142>;
	};

	mipi_tx_config@11e50000 {
		compatible = "mediatek,mipi_tx_config0\0mediatek,mt6877-mipi-tx";
		reg = <0x00 0x11e50000 0x00 0x1000>;
		clocks = <0x38>;
		#clock-cells = <0x00>;
		#phy-cells = <0x00>;
		clock-output-names = "mipi_tx0_pll";
		phandle = <0x73>;
	};

	dsi@14013000 {
		compatible = "mediatek,dsi0\0mediatek,mt6877-dsi";
		reg = <0x00 0x14013000 0x00 0x1000>;
		interrupts = <0x00 0x139 0x04>;
		clocks = <0x63 0x12 0x63 0x18 0x73>;
		clock-names = "engine\0digital\0hs";
		phys = <0x73>;
		phy-names = "dphy";
		phandle = <0x143>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
		phandle = <0x144>;
	};

	disp_wdma0@14014000 {
		compatible = "mediatek,disp_wdma0\0mediatek,mt6877-disp-wdma";
		reg = <0x00 0x14014000 0x00 0x1000>;
		interrupts = <0x00 0x13a 0x04>;
		clocks = <0x63 0x05>;
		mediatek,larb = <0x6b>;
		mediatek,smi-id = <0x01>;
		iommus = <0x6a 0x23>;
		phandle = <0x145>;
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14015000 0x00 0x1000>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0x6a 0x04>;
		phandle = <0x146>;
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0x6a 0x04>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x00>;
		iommus = <0x6a 0x00 0x6a 0x01 0x6a 0x02 0x6a 0x03 0x6a 0x04>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x01>;
		iommus = <0x6a 0x20 0x6a 0x21 0x6a 0x22 0x6a 0x24 0x6a 0x25 0x6a 0x26>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x02>;
		iommus = <0x6a 0x40 0x6a 0x41 0x6a 0x42 0x6a 0x43 0x6a 0x44>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x04>;
		iommus = <0x6a 0x80 0x6a 0x81 0x6a 0x82 0x6a 0x83 0x6a 0x84 0x6a 0x85 0x6a 0x86 0x6a 0x87 0x6a 0x88 0x6a 0x89 0x6a 0x8a 0x6a 0x8b>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x07>;
		iommus = <0x6a 0xe0 0x6a 0xe1 0x6a 0xe2 0x6a 0xe3 0x6a 0xe4 0x6a 0xe5 0x6a 0xe6 0x6a 0xe7 0x6a 0xe8 0x6a 0xe9 0x6a 0xea 0x6a 0xeb 0x6a 0xec 0x6a 0xed 0x6a 0xee>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x09>;
		iommus = <0x6a 0x120 0x6a 0x121 0x6a 0x122 0x6a 0x123 0x6a 0x124 0x6a 0x125 0x6a 0x126 0x6a 0x127 0x6a 0x128 0x6a 0x129 0x6a 0x12a 0x6a 0x12b 0x6a 0x12c 0x6a 0x12d 0x6a 0x12e 0x6a 0x12f 0x6a 0x130 0x6a 0x131 0x6a 0x132 0x6a 0x133 0x6a 0x134 0x6a 0x135 0x6a 0x136 0x6a 0x137 0x6a 0x138 0x6a 0x139 0x6a 0x13a 0x6a 0x13b 0x6a 0x13c>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0b>;
		iommus = <0x6a 0x160 0x6a 0x161 0x6a 0x162 0x6a 0x163 0x6a 0x164 0x6a 0x165 0x6a 0x166 0x6a 0x167 0x6a 0x168 0x6a 0x169 0x6a 0x16a 0x6a 0x16b 0x6a 0x16c 0x6a 0x16d 0x6a 0x16e 0x6a 0x16f 0x6a 0x170 0x6a 0x171 0x6a 0x172 0x6a 0x173 0x6a 0x174 0x6a 0x175 0x6a 0x176 0x6a 0x177 0x6a 0x178 0x6a 0x179 0x6a 0x17a 0x6a 0x17b 0x6a 0x17c>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0d>;
		iommus = <0x6a 0x1a0 0x6a 0x1a1 0x6a 0x1a2 0x6a 0x1a3 0x6a 0x1a4 0x6a 0x1a5 0x6a 0x1a6 0x6a 0x1a7 0x6a 0x1a8 0x6a 0x1a9 0x6a 0x1aa 0x6a 0x1ab 0x6a 0x1ac 0x6a 0x1ad 0x6a 0x1ae>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0e>;
		iommus = <0x6a 0x1c0 0x6a 0x1c1 0x6a 0x1c2 0x6a 0x1c3 0x6a 0x1c4 0x6a 0x1c5 0x6a 0x1c6 0x6a 0x1c7 0x6a 0x1c8 0x6a 0x1c9>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x10>;
		iommus = <0x6a 0x200 0x6a 0x201 0x6a 0x202 0x6a 0x203 0x6a 0x204 0x6a 0x205 0x6a 0x206 0x6a 0x207 0x6a 0x208 0x6a 0x209 0x6a 0x20a 0x6a 0x20b 0x6a 0x20c 0x6a 0x20d 0x6a 0x20e 0x6a 0x20f 0x6a 0x210>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x11>;
		iommus = <0x6a 0x220 0x6a 0x221 0x6a 0x222 0x6a 0x223 0x6a 0x224 0x6a 0x225 0x6a 0x226 0x6a 0x227 0x6a 0x228 0x6a 0x229 0x6a 0x22a 0x6a 0x22b 0x6a 0x22c 0x6a 0x22d 0x6a 0x22e 0x6a 0x22f 0x6a 0x230>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x12>;
		iommus = <0x6a 0x240 0x6a 0x241 0x6a 0x242 0x6a 0x243 0x6a 0x244 0x6a 0x245 0x6a 0x246 0x6a 0x247 0x6a 0x248 0x6a 0x249 0x6a 0x24a 0x6a 0x24b 0x6a 0x24c 0x6a 0x24d 0x6a 0x24e 0x6a 0x24f 0x6a 0x250>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x13>;
		iommus = <0x6a 0x260 0x6a 0x261 0x6a 0x262 0x6a 0x263>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x14>;
		iommus = <0x6a 0x280 0x6a 0x281 0x6a 0x282 0x6a 0x283 0x6a 0x284 0x6a 0x285>;
	};

	dvs@1b100000 {
		compatible = "mediatek,dvs";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x1b8 0x04>;
		mboxes = <0x62 0x10 0x00 0x01>;
		EVENT_IPE_DVS_DONE = <0xb4>;
		iommus = <0x6a 0x260>;
		clocks = <0x47 0x82 0x72 0x06>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_DPE";
	};

	dvp@1b100800 {
		compatible = "mediatek,dvp";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x1b9 0x04>;
		EVENT_IPE_DVP_DONE = <0xb5>;
		iommus = <0x6a 0x260>;
		clocks = <0x47 0x82 0x72 0x06>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_DPE";
	};

	pseudo_m4u-ccu0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x16>;
		iommus = <0x6a 0x1a9 0x6a 0x1aa 0x6a 0x2c0>;
	};

	ccu@1a101000 {
		compatible = "mediatek,ccu";
		reg = <0x00 0x1a101000 0x00 0x1000>;
		interrupts = <0x00 0x193 0x04>;
		clocks = <0x6f 0x09 0x47 0x84 0x39 0x10>;
		clock-names = "CCU_CLK_CAM_CCU\0CCU_CLK_TOP_MUX\0CAM_PWR";
	};

	pseudo_m4u-ccu1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x17>;
		iommus = <0x6a 0x1c4 0x6a 0x1c5 0x6a 0x2e0>;
	};

	pseudo_m4u-misc {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x18>;
		iommus = <0x6a 0x04>;
	};

	pseudo_m4u-vpu-code {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x19>;
		iommus = <0x74 0x2a0>;
	};

	pseudo_m4u-vpu-data {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x1a>;
		iommus = <0x74 0x2a1>;
	};

	pseudo_m4u-vpu-vlm {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x1b>;
		iommus = <0x74 0x2a2>;
	};

	m4u@14016000 {
		cell-index = <0x00>;
		compatible = "mediatek,iommu_v0";
		reg = <0x00 0x14016000 0x00 0x1000>;
		mediatek,larbs = <0x6c 0x6b 0x75 0x76 0x77 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80>;
		interrupts = <0x00 0x13c 0x04>;
		clocks = <0x63 0x15 0x39 0x0d>;
		clock-names = "disp-iommu-ck\0power";
		#iommu-cells = <0x01>;
		phandle = <0x6a>;
	};

	m4u@14017000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank1_m4u0";
		reg = <0x00 0x14017000 0x00 0x1000>;
		interrupts = <0x00 0x13d 0x04>;
		phandle = <0x147>;
	};

	m4u@14018000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank2_m4u0";
		reg = <0x00 0x14018000 0x00 0x1000>;
		interrupts = <0x00 0x13e 0x04>;
		phandle = <0x148>;
	};

	m4u@14019000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank3_m4u0";
		reg = <0x00 0x14019000 0x00 0x1000>;
		interrupts = <0x00 0x13f 0x04>;
		phandle = <0x149>;
	};

	m4u@1401a000 {
		cell-index = <0x00>;
		compatible = "mediatek,sec_m4u0";
		reg = <0x00 0x1401a000 0x00 0x1000>;
		interrupts = <0x00 0x140 0x04>;
		phandle = <0x14a>;
	};

	m4u@19010000 {
		cell-index = <0x01>;
		compatible = "mediatek,iommu_v0";
		reg = <0x00 0x19010000 0x00 0x1000>;
		interrupts = <0x00 0x1e1 0x04>;
		clocks = <0x39 0x14>;
		clock-names = "power";
		#iommu-cells = <0x01>;
		phandle = <0x74>;
	};

	m4u@19011000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank1_m4u1";
		reg = <0x00 0x19011000 0x00 0x1000>;
		interrupts = <0x00 0x1e2 0x04>;
		phandle = <0x14b>;
	};

	m4u@19012000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank2_m4u1";
		reg = <0x00 0x19012000 0x00 0x1000>;
		interrupts = <0x00 0x1e3 0x04>;
		phandle = <0x14c>;
	};

	m4u@19013000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank3_m4u1";
		reg = <0x00 0x19013000 0x00 0x1000>;
		interrupts = <0x00 0x1e4 0x04>;
		phandle = <0x14d>;
	};

	m4u@19014000 {
		cell-index = <0x01>;
		compatible = "mediatek,sec_m4u1";
		reg = <0x00 0x19014000 0x00 0x1000>;
		interrupts = <0x00 0x1e5 0x04>;
		phandle = <0x14e>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1401d000 0x00 0x1000>;
	};

	disp_ovl1_2l@1401f000 {
		compatible = "mediatek,disp_ovl1_2l\0mediatek,mt6877-disp-ovl";
		reg = <0x00 0x1401f000 0x00 0x1000>;
		interrupts = <0x00 0x13b 0x04>;
		clocks = <0x63 0x16>;
		mediatek,larb = <0x6b>;
		mediatek,smi-id = <0x01>;
		iommus = <0x6a 0x26 0x6a 0x25>;
		phandle = <0x14f>;
	};

	disp_ufbc_wdma@14020000 {
		compatible = "mediatek,disp_ufbc_wdma";
		reg = <0x00 0x14020000 0x00 0x10000>;
		interrupts = <0x00 0x151 0x04>;
		clocks = <0x63 0x17>;
	};

	smi_larb9@1502e000 {
		compatible = "mediatek,smi_larb9\0mediatek,smi_larb";
		reg = <0x00 0x1502e000 0x00 0x1000>;
		mediatek,larb-id = <0x09>;
		interrupts = <0x00 0x1ab 0x04>;
		mediatek,smi-id = <0x09>;
		clocks = <0x39 0x08 0x81 0x00>;
		clock-names = "scp-isp\0img1-larb9";
		phandle = <0x78>;
	};

	smi_larb10@15030000 {
		compatible = "mediatek,smi_larb10\0mediatek,smi_larb";
		reg = <0x00 0x15030000 0x00 0x1000>;
		mediatek,larb-id = <0x0a>;
		mediatek,smi-id = <0x0a>;
		clocks = <0x39 0x08>;
		clock-names = "scp-isp";
	};

	reserved@14030000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14030000 0x00 0xd0000>;
	};

	wpe_a@15811000 {
		compatible = "mediatek,wpe_a";
		reg = <0x00 0x15811000 0x00 0x1000>;
		interrupts = <0x00 0x1af 0x04>;
		clocks = <0x82 0x00 0x82 0x03 0x39 0x08>;
		clock-names = "WPE_CLK_IMG_LARB9\0WPE_CLK_IMG_WPE_A\0WPE_CLK_IMG";
	};

	smi_larb11@1582e000 {
		compatible = "mediatek,smi_larb11\0mediatek,smi_larb";
		reg = <0x00 0x1582e000 0x00 0x1000>;
		mediatek,larb-id = <0x0b>;
		interrupts = <0x00 0x1ac 0x04>;
		mediatek,smi-id = <0x0b>;
		clocks = <0x39 0x09 0x82 0x00>;
		clock-names = "scp-isp2\0img2-larb9";
		phandle = <0x79>;
	};

	smi_larb12@15830000 {
		compatible = "mediatek,smi_larb12\0mediatek,smi_larb";
		reg = <0x00 0x15830000 0x00 0x1000>;
		mediatek,larb-id = <0x0c>;
		interrupts = <0x00 0x1ae 0x04>;
		mediatek,smi-id = <0x0c>;
		clocks = <0x39 0x09>;
		clock-names = "scp-isp2";
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		clocks = <0x81 0x00 0x81 0x01 0x82 0x00 0x82 0x04 0x82 0x02>;
		clock-names = "DIP_CG_IMG_LARB9\0DIP_CG_IMG_DIP\0DIP_CG_IMG_LARB11\0DIP_CG_IMG_DIP_MSS\0DIP_CG_IMG_MFB_DIP";
		phandle = <0x150>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		reg = <0x00 0x15021000 0x00 0xc000>;
		interrupts = <0x00 0x1a5 0x04>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2\0syscon";
		reg = <0x00 0x15820000 0x00 0x1000>;
		phandle = <0x151>;
	};

	msfdl@15810000 {
		compatible = "mediatek,msfdl";
		reg = <0x00 0x15810000 0x00 0x1000>;
		interrupts = <0x00 0x1b1 0x04>;
	};

	mssdl@15812000 {
		compatible = "mediatek,mssdl";
		reg = <0x00 0x15812000 0x00 0x1000>;
		interrupts = <0x00 0x1b2 0x04>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		reg = <0x00 0x15812000 0x00 0x1000>;
		interrupts = <0x00 0x1b2 0x04>;
		mboxes = <0x62 0x11 0x00 0x01>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
	};

	msf_b@15810000 {
		compatible = "mediatek,msf_b";
		reg = <0x00 0x15810000 0x00 0x1000>;
		interrupts = <0x00 0x1b1 0x04>;
		mboxes = <0x62 0x12 0x00 0x01>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		clocks = <0x82 0x00 0x82 0x04 0x82 0x02 0x39 0x08>;
		clock-names = "MFB_CG_IMG2_LARB11\0MFB_CG_IMG2_MSS\0MFB_CG_IMG2_MFB\0MFB_CG_IMG1_GALS";
	};

	imgsys_mfb_b@15820000 {
		compatible = "mediatek,imgsys_mfb_b";
		reg = <0x00 0x15820000 0x00 0x1000>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000>;
		iommus = <0x6a 0x80>;
		mediatek,mailbox-gce = <0x62>;
		mediatek,dec_gce_th_num = <0x01>;
		mediatek,enc_gce_th_num = <0x01>;
		mboxes = <0x62 0x07 0x00 0x01 0x62 0x0c 0x00 0x01 0x64 0x0c 0x00 0x01>;
		gce-event-names = "venc_eof\0venc_cmdq_pause_done\0venc_mb_done\0venc_sps_done\0venc_pps_done\0venc_128B_cnt_done\0vdec_pic_start\0vdec_decode_done\0vdec_pause\0vdec_dec_error\0vdec_mc_busy_overflow_timeout\0vdec_all_dram_req_done\0vdec_ini_fetch_rdy\0vdec_process_flag\0vdec_search_start_code_done\0vdec_ref_reorder_done\0vdec_wp_tble_done\0vdec_count_sram_clr_done\0vdec_gce_cnt_op_threshold";
		gce-events = <0x62 0x81 0x62 0x82 0x62 0x84 0x62 0x89 0x62 0x88 0x62 0x85 0x62 0xa0 0x62 0xa1 0x62 0xa2 0x62 0xa3 0x62 0xa4 0x62 0xa5 0x62 0xa6 0x62 0xa7 0x62 0xa8 0x62 0xa9 0x62 0xaa 0x62 0xab 0x62 0xaf>;
		gce-gpr = <0x0a 0x0b>;
		phandle = <0x83>;
	};

	vdec@16000000 {
		compatible = "mediatek,mt6877-vcodec-dec";
		reg = <0x00 0x1602f000 0x00 0x1000 0x00 0x16029800 0x00 0x400 0x00 0x16020000 0x00 0x400 0x00 0x16021000 0x00 0x1000 0x00 0x16023000 0x00 0x1000 0x00 0x16025000 0x00 0x1000>;
		iommus = <0x6a 0x80>;
		mediatek,larb = <0x76>;
		interrupts = <0x00 0x200 0x04>;
		mediatek,vcu = <0x83>;
		clocks = <0x6e 0x00>;
		clock-names = "MT_CG_VDEC";
	};

	vdec_gcon@16010000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0x00 0x16010000 0x00 0x8000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x16020000 0x00 0xd000>;
	};

	vdec@1602d000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x1602d000 0x00 0x1000>;
	};

	vdec@1602e000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x1602e000 0x00 0x1000>;
	};

	vdec@1602f000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x1602f000 0x00 0x1000>;
	};

	vdec@16030000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x16030000 0x00 0xfd0000>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon";
		reg = <0x00 0x17000000 0x00 0x10000>;
	};

	venc@17000000 {
		compatible = "mediatek,mt6877-vcodec-enc";
		reg = <0x00 0x17020000 0x00 0x2000>;
		iommus = <0x6a 0xe5>;
		mediatek,larb = <0x77>;
		interrupts = <0x00 0x17e 0x04>;
		mediatek,vcu = <0x83>;
		clocks = <0x84 0x01>;
		clock-names = "MT_CG_VENC";
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7\0mediatek,smi_larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
		mediatek,larb-id = <0x07>;
		interrupts = <0x00 0x17d 0x04>;
		mediatek,smi-id = <0x07>;
		clocks = <0x39 0x0c 0x84 0x01 0x84 0x02>;
		clock-names = "scp-venc\0venc-set1\0venc-set2";
		phandle = <0x77>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0x00 0x17020000 0x00 0x10000>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0x00 0x17030000 0x00 0x10000>;
		mediatek,larb = <0x77>;
		iommus = <0x6a 0xe6>;
		interrupts = <0x00 0x17f 0x04>;
		clocks = <0x84 0x02>;
		clock-names = "jpgenc";
		cshot-spec = <0x170>;
		port-id = <0xe6 0xe7 0xe8 0xe9>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17040000 0x00 0x10000>;
	};

	smi_larb8@17011000 {
		compatible = "mediatek,smi_larb8\0mediatek,smi_larb";
		reg = <0x00 0x17011000 0x00 0x1000>;
		mediatek,larb-id = <0x08>;
		mediatek,smi-id = <0x08>;
		clocks = <0x39 0x0c>;
		clock-names = "scp-venc";
	};

	consys@18000000 {
		compatible = "mediatek,mt6877-consys";
		reg = <0x00 0x18000000 0x00 0x470 0x00 0x18001000 0x00 0x658 0x00 0x18009000 0x00 0xa08 0x00 0x1800e000 0x00 0x3d8 0x00 0x18060000 0x00 0x460 0x00 0x10001000 0x00 0xfb8 0x00 0x10005000 0x00 0x718 0x00 0x10006000 0x00 0xfb0 0x00 0x10007000 0x00 0x51c 0x00 0x18005000 0x00 0x204 0x00 0x18052800 0x00 0x1000 0x00 0x18003000 0x00 0x128 0x00 0x18070000 0x00 0x8004 0x00 0x18004000 0x00 0x22c 0x00 0x11ea0000 0x00 0xa14 0x00 0x18002000 0x00 0x2c 0x00 0x1802e000 0x00 0x4c>;
		clocks = <0x39 0x07>;
		clock-names = "conn";
		memory-region = <0x85>;
		phandle = <0x152>;
	};

	syscon@19020000 {
		compatible = "mediatek,mt6877-apu_conn2\0syscon";
		reg = <0x00 0x19020000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x153>;
	};

	syscon@19024000 {
		compatible = "mediatek,mt6877-apu_conn1\0syscon";
		reg = <0x00 0x19024000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x154>;
	};

	connfem@18000000 {
		compatible = "mediatek,mt6877-connfem";
		pinctrl-names = "wlan7204h_wlan7102c";
		pinctrl-0 = <0x86 0x87 0x88 0x89>;
		phandle = <0x155>;

		nofem {
			vid = <0x00>;
			pid = <0x00>;
			phandle = <0x156>;
		};

		wlan7204h {
			vid = <0x02>;
			pid = <0x03>;
			phandle = <0x157>;
		};

		wlan7102c {
			vid = <0x02>;
			pid = <0x01>;
			phandle = <0x158>;
		};
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x700000>;
		interrupts = <0x00 0x1cf 0x04 0x00 0x1de 0x04>;
		memory-region = <0x8a>;
		phandle = <0x159>;
	};

	fm@18000000 {
		compatible = "mediatek,fm";
		family-id = <0x6877>;
		host-id = <0x6877>;
		conn-id = <0x206>;
		interrupts = <0x00 0x27d 0x04>;
		phandle = <0x15a>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x26e200>;
		interrupts = <0x00 0xd5 0x04 0x00 0xd6 0x04>;
		clocks = <0x45 0x07>;
		clock-names = "therm-main";
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <0x59 0x00>;
		io-channel-names = "thermistor-ch0";
		phandle = <0x15b>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <0x59 0x01>;
		io-channel-names = "thermistor-ch1";
		phandle = <0x15c>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channels = <0x59 0x02>;
		io-channel-names = "thermistor-ch2";
		phandle = <0x15d>;
	};

	gps@18C00000 {
		compatible = "mediatek,mt6877-gps";
		reg = <0x00 0x18000000 0x00 0x100000 0x00 0x18c00000 0x00 0x100000 0x00 0x10003304 0x00 0x04 0x00 0x1001c018 0x00 0x0c>;
		reg-names = "conn_infra_base\0conn_gps_base\0status_dummy_cr\0tia_gps";
		interrupts = <0x00 0x1d5 0x04 0x00 0x1d6 0x04 0x00 0x1d7 0x04 0x00 0x1d8 0x04 0x00 0x1d9 0x04 0x00 0x1da 0x04 0x00 0x1db 0x04>;
		memory-region = <0x8b>;
		b13b14-status-addr = <0x10003240>;
		phandle = <0x15e>;
	};

	syscon@19029000 {
		compatible = "mediatek,mt6877-apu_vcore\0syscon";
		reg = <0x00 0x19029000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x15f>;
	};

	syscon@19030000 {
		compatible = "mediatek,mt6877-apu0\0syscon";
		reg = <0x00 0x19030000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x160>;
	};

	syscon@19031000 {
		compatible = "mediatek,mt6877-apu1\0syscon";
		reg = <0x00 0x19031000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x161>;
	};

	syscon@19034000 {
		compatible = "mediatek,mt6877-apu_mdla0\0syscon";
		reg = <0x00 0x19034000 0x00 0x1000>;
		pwr-regmap = <0x39>;
		#clock-cells = <0x01>;
		phandle = <0x162>;
	};

	syscon@190f3000 {
		compatible = "mediatek,mt6877-apu_pll_ctrl\0syscon";
		reg = <0x00 0x190f3000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x163>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a004000 0x00 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a005000 0x00 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a006000 0x00 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a007000 0x00 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x00 0x1a008000 0x00 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x00 0x1a009000 0x00 0x1000>;
	};

	seninf7@1a00a000 {
		compatible = "mediatek,seninf7";
		reg = <0x00 0x1a00a000 0x00 0x1000>;
	};

	seninf8@1a00b000 {
		compatible = "mediatek,seninf8";
		reg = <0x00 0x1a00b000 0x00 0x1000>;
	};

	seninf_top@1a004000 {
		compatible = "mediatek,seninf_top";
		reg = <0x00 0x1a004000 0x00 0x1000>;
		clocks = <0x39 0x13 0x39 0x10 0x6f 0x04 0x47 0x9d 0x47 0x9e 0x47 0x9f 0x47 0xa0 0x47 0x8a 0x47 0x8b 0x47 0x8c 0x47 0x8d 0x47 0x8e 0x47 0x27 0x47 0x26 0x47 0x44 0x47 0x25 0x47 0x43 0x47 0x24 0x47 0x1f 0x47 0x03 0x47 0x19>;
		clock-names = "SCP_SYS_CSI\0SCP_SYS_CAM\0CAMSYS_SENINF_CGPDN\0TOP_MUX_SENINF\0TOP_MUX_SENINF1\0TOP_MUX_SENINF2\0TOP_MUX_SENINF3\0TOP_MUX_CAMTG\0TOP_MUX_CAMTG2\0TOP_MUX_CAMTG3\0TOP_MUX_CAMTG4\0TOP_MUX_CAMTG5\0TOP_UNIVP_192M_D32\0TOP_UNIVP_192M_D16\0TOP_F26M_CK_D2\0TOP_UNIVP_192M_D8\0TOP_CLK26M\0TOP_UNIVP_192M_D4\0TOP_UNIVPLL_D6_D8\0TOP_UNIVP_D4_D2\0TOP_MAINP_D5";
	};

	camsys@1a000000 {
		compatible = "mediatek,camsys\0syscon";
		reg = <0x00 0x1a000000 0x00 0x10000>;
		clocks = <0x39 0x10 0x39 0x11 0x39 0x12 0x6f 0x02 0x6f 0x03 0x6f 0x05 0x6f 0x06 0x6f 0x07 0x6f 0x08 0x6f 0x00 0x6f 0x01 0x6f 0x09 0x6f 0x04 0x6f 0x0d 0x70 0x00 0x70 0x01 0x70 0x02 0x71 0x00 0x71 0x01 0x71 0x02 0x47 0x84 0x47 0xac>;
		clock-names = "ISP_SCP_SYS_CAM\0ISP_SCP_SYS_RAWA\0ISP_SCP_SYS_RAWB\0CAMSYS_CAM_CGPDN\0CAMSYS_CAMTG_CGPDN\0CAMSYS_CAMSV0_CGPDN\0CAMSYS_CAMSV1_CGPDN\0CAMSYS_CAMSV2_CGPDN\0CAMSYS_CAMSV3_CGPDN\0CAMSYS_LARB13_CGPDN\0CAMSYS_LARB14_CGPDN\0CAMSYS_CCU0_CGPDN\0CAMSYS_SENINF_CGPDN\0CAMSYS_MAIN_CAM2MM_GALS_CGPDN\0CAMSYS_RAWALARB16_CGPDN\0CAMSYS_RAWACAM_CGPDN\0CAMSYS_RAWATG_CGPDN\0CAMSYS_RAWBLARB17_CGPDN\0CAMSYS_RAWBCAM_CGPDN\0CAMSYS_RAWBTG_CGPDN\0TOPCKGEN_TOP_MUX_CCU\0TOPCKGEN_TOP_MUX_CAMTM";
		phandle = <0x164>;
	};

	camsys_a@1a04f000 {
		compatible = "mediatek,camsys_a";
		reg = <0x00 0x1a04f000 0x00 0x1000>;
		phandle = <0x165>;
	};

	camsys_b@1a06f000 {
		compatible = "mediatek,camsys_b";
		reg = <0x00 0x1a06f000 0x00 0x1000>;
		phandle = <0x166>;
	};

	camsys_c@1a08f000 {
		compatible = "mediatek,camsys_c";
		reg = <0x00 0x1a08f000 0x00 0x1000>;
		phandle = <0x167>;
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0x168>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x169>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x01>;
		phandle = <0x16a>;

		channel@1 {
			type = <0x00>;
			ct = <0x00>;
			part = <0x00>;
		};

		channel@2 {
			type = <0x00>;
			ct = <0x01>;
			part = <0x00>;
		};
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x00 0x1a038000 0x00 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x00 0x1a058000 0x00 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x00 0x1a078000 0x00 0x8000>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		reg = <0x00 0x1a030000 0x00 0x8000>;
		interrupts = <0x00 0x188 0x04>;
		phandle = <0x36>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		reg = <0x00 0x1a050000 0x00 0x8000>;
		interrupts = <0x00 0x189 0x04>;
		phandle = <0x37>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a070000 0x00 0x8000>;
	};

	camsv1@1a090000 {
		compatible = "mediatek,camsv1";
		reg = <0x00 0x1a090000 0x00 0x1000>;
		interrupts = <0x00 0x18d 0x04>;
	};

	camsv2@1a091000 {
		compatible = "mediatek,camsv2";
		reg = <0x00 0x1a091000 0x00 0x1000>;
		interrupts = <0x00 0x18e 0x04>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		reg = <0x00 0x1a092000 0x00 0x1000>;
		interrupts = <0x00 0x18f 0x04>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		reg = <0x00 0x1a093000 0x00 0x1000>;
		interrupts = <0x00 0x190 0x04>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		reg = <0x00 0x1a094000 0x00 0x1000>;
		interrupts = <0x00 0x191 0x04>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		reg = <0x00 0x1a095000 0x00 0x1000>;
		interrupts = <0x00 0x192 0x04>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		reg = <0x00 0x1a096000 0x00 0x1000>;
		interrupts = <0x00 0x196 0x04>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		reg = <0x00 0x1a097000 0x00 0x1000>;
		interrupts = <0x00 0x197 0x04>;
	};

	pda@1a0b0000 {
		compatible = "mediatek,camera-pda";
		reg = <0x00 0x1a0b0000 0x00 0x1000>;
		interrupts = <0x00 0x1a3 0x04>;
		clocks = <0x6f 0x0f>;
		clock-names = "PDA_TOP_MUX";
		iommus = <0x6a 0x1ac 0x6a 0x1ad 0x6a 0x1ae>;
		phandle = <0x16b>;
	};

	ipesys_config@1b000000 {
		compatible = "mediatek,ipesys_config\0syscon";
		reg = <0x00 0x1b000000 0x00 0x1000>;
		phandle = <0x16c>;
	};

	fdvt@1b001000 {
		compatible = "mediatek,fdvt";
		reg = <0x00 0x1b001000 0x00 0x1000>;
		interrupts = <0x00 0x1b5 0x04>;
		clocks = <0x72 0x03>;
		clock-names = "FD_CLK_IPE_FD";
		mboxes = <0x62 0x0e 0x00 0x01 0x64 0x0b 0x00 0x01>;
		fdvt_frame_done = <0xb1>;
	};

	rsc@1b003000 {
		compatible = "mediatek,rsc";
		mediatek,larb = <0x80>;
		reg = <0x00 0x1b003000 0x00 0x1000>;
		interrupts = <0x00 0x1b6 0x04>;
		mboxes = <0x62 0x0d 0x00 0x01>;
		gce-event-names = "rsc_eof";
		gce-events = <0x62 0xb3>;
		clocks = <0x72 0x05>;
		clock-names = "RSC_CLK_IPE_RSC";
	};

	mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config\0syscon";
		reg = <0x00 0x1f000000 0x00 0x1000>;
		clocks = <0x6d 0x02 0x6d 0x03 0x6d 0x11 0x6d 0x12 0x6d 0x07>;
		clock-names = "MDP_IMG_DL_ASYNC0\0MDP_IMG_DL_ASYNC1\0MDP_IMG_DL_RELAY0_ASYNC0\0MDP_IMG_DL_RELAY1_ASYNC1\0MDP_APB_BUS";
		phandle = <0x8c>;
	};

	mdp_mutex@1f001000 {
		compatible = "mediatek,mdp_mutex";
		reg = <0x00 0x1f001000 0x00 0x1000>;
		clocks = <0x6d 0x0b>;
		clock-names = "MDP_MUTEX0";
		phandle = <0x8d>;
	};

	mdp_rdma0@1f003000 {
		compatible = "mediatek,mdp_rdma0\0mediatek,mdp";
		reg = <0x00 0x1f003000 0x00 0x1000>;
		clocks = <0x6d 0x00 0x45 0x06 0x45 0x13>;
		clock-names = "MDP_RDMA0\0GCE\0GCE_TIMER";
		mmsys_config = <0x8c>;
		mm_mutex = <0x8d>;
		mboxes = <0x64 0x0a 0x00 0x01 0x62 0x13 0x00 0x01 0x62 0x14 0x00 0x01 0x62 0x15 0x00 0x01 0x62 0x16 0x00 0x01>;
		mdp_rdma0 = <0x8e>;
		mdp_rdma1 = <0x8f>;
		mdp_rsz0 = <0x90>;
		mdp_rsz1 = <0x91>;
		mdp_wrot0 = <0x92>;
		mdp_wrot1 = <0x93>;
		mdp_tdshp0 = <0x94>;
		mdp_tdshp1 = <0x95>;
		mdp_aal0 = <0x96>;
		mdp_aal1 = <0x97>;
		mdp_color0 = <0x98>;
		mdp_hdr0 = <0x99>;
		thread_count = <0x18>;
		resetbit_change = <0x01>;
		mediatek,mailbox-gce = <0x62>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread15_frame_done = <0xf0>;
		dip_cq_thread16_frame_done = <0xf1>;
		dip_cq_thread17_frame_done = <0xf2>;
		dip_cq_thread18_frame_done = <0xf3>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		wpe_b_frame_done = <0xd7>;
		mdp_rdma0_sof = <0x100>;
		mdp_rdma1_sof = <0x101>;
		mdp_aal_sof = <0x102>;
		mdp_aal1_sof = <0x103>;
		mdp_hdr0_sof = <0x104>;
		mdp_rsz0_sof = <0x105>;
		mdp_rsz1_sof = <0x106>;
		mdp_wrot0_sof = <0x107>;
		mdp_wrot1_sof = <0x108>;
		mdp_tdshp_sof = <0x109>;
		mdp_tdshp1_sof = <0x10a>;
		img_dl_relay_sof = <0x10b>;
		img_dl_relay1_sof = <0x10c>;
		mdp_color_sof = <0x10d>;
		mdp_wrot1_write_frame_done = <0x122>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_tdshp1_frame_done = <0x126>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_rsz1_frame_done = <0x12a>;
		mdp_rsz0_frame_done = <0x12b>;
		mdp_rdma1_frame_done = <0x12e>;
		mdp_rdma0_frame_done = <0x12f>;
		mdp_hdr0_frame_done = <0x131>;
		mdp_color_frame_done = <0x132>;
		mdp_aal1_frame_done = <0x135>;
		mdp_aal_frame_done = <0x136>;
		dre30_hist_sram_start = <0x600>;
		phandle = <0x8e>;
	};

	mdp_rdma1@1f004000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0x00 0x1f004000 0x00 0x1000>;
		clocks = <0x6d 0x04>;
		clock-names = "MDP_RDMA1";
		phandle = <0x8f>;
	};

	mdp_aal0@1f005000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0x00 0x1f005000 0x00 0x1000>;
		clocks = <0x6d 0x0e>;
		clock-names = "MDP_AAL0";
		phandle = <0x96>;
	};

	mdp_aal1@1f006000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0x00 0x1f006000 0x00 0x1000>;
		clocks = <0x6d 0x0f>;
		clock-names = "MDP_AAL1";
		phandle = <0x97>;
	};

	mdp_hdr0@1f007000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0x00 0x1f007000 0x00 0x1000>;
		clocks = <0x6d 0x0a>;
		clock-names = "MDP_HDR0";
		phandle = <0x99>;
	};

	mdp_rsz@1f008000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x1f008000 0x00 0x1000>;
		clocks = <0x6d 0x09>;
		clock-names = "MDP_RSZ0";
		phandle = <0x90>;
	};

	mdp_rsz1@1f009000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x1f009000 0x00 0x1000>;
		clocks = <0x6d 0x10>;
		clock-names = "MDP_RSZ1";
		phandle = <0x91>;
	};

	mdp_wrot0@1f00a000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x1f00a000 0x00 0x1000>;
		clocks = <0x6d 0x08>;
		clock-names = "MDP_WROT0";
		phandle = <0x92>;
	};

	mdp_wrot1@1f00b000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0x00 0x1f00b000 0x00 0x1000>;
		clocks = <0x6d 0x0c>;
		clock-names = "MDP_WROT1";
		phandle = <0x93>;
	};

	mdp_tdshp0@1f00c000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x00 0x1f00c000 0x00 0x1000>;
		clocks = <0x6d 0x01>;
		clock-names = "MDP_TDSHP0";
		phandle = <0x94>;
	};

	mdp_tdshp1@1f00d000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0x00 0x1f00d000 0x00 0x1000>;
		clocks = <0x6d 0x05>;
		clock-names = "MDP_TDSHP1";
		phandle = <0x95>;
	};

	mdp_color0@1f00e000 {
		compatible = "mediatek,mdp_color0";
		reg = <0x00 0x1f00e000 0x00 0x1000>;
		clocks = <0x6d 0x0d>;
		clock-names = "MDP_COLOR0";
		phandle = <0x98>;
	};

	mtkfb {
		compatible = "mediatek,mtkfb";
		phandle = <0x16d>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x00>;
		pwm_data_invert = <0x00>;
		phandle = <0x16e>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x16f>;

		rt5133_eint {
			phandle = <0x170>;
		};

		rt5133-gpio1 {
			compatible = "regulator-fixed";
			regulator-name = "rt5133-gpio1";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			vin-supply = <0x9a>;
			enable-active-high;
			gpio = <0x9b 0x00 0x00>;
			phandle = <0x171>;
		};

		rt5133-gpio2 {
			compatible = "regulator-fixed";
			regulator-name = "rt5133-gpio2";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			vin-supply = <0x9a>;
			enable-active-high;
			gpio = <0x9b 0x01 0x00>;
			phandle = <0x172>;
		};

		rt5133-gpio3 {
			compatible = "regulator-fixed";
			regulator-name = "rt5133-gpio3";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			vin-supply = <0x9a>;
			enable-active-high;
			gpio = <0x9b 0x02 0x00>;
			phandle = <0x173>;
		};
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0x00 0x1a000000>;
		iris-recognition-size = <0x00 0x10000000>;
		2d_fr-size = <0x00 0x00>;
		tui-size = <0x00 0x4000000>;
		wfd-size = <0x00 0x4000000>;
		prot-region-based-size = <0x00 0xc000000>;
		ta-elf-size = <0x00 0x1000000>;
		ta-stack-heap-size = <0x00 0x6000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
		sdsp-firmware-size = <0x00 0x1000000>;
		phandle = <0x174>;
	};

	apusys_reviser@19021000 {
		compatible = "mediatek,apusys_reviser";
		reg = <0x00 0x19021000 0x00 0x1000 0x00 0x1d800000 0x00 0x200000 0x00 0x1d000000 0x00 0x00 0x00 0x19001000 0x00 0x1000>;
		interrupts = <0x00 0x1ee 0x04>;
		iommus = <0x74 0x2a2>;
	};

	apusys_devapc@19064000 {
		compatible = "mediatek,mt6877-apusys_devapc";
		reg = <0x00 0x19064000 0x00 0x1000>;
		interrupts = <0x00 0x1ee 0x04>;
	};

	apusys_mnoc@1906e000 {
		compatible = "mediatek,apusys_mnoc";
		reg = <0x00 0x1906e000 0x00 0x2000 0x00 0x19001000 0x00 0x1000 0x00 0x19020000 0x00 0x1000 0x00 0x10001000 0x00 0x1000 0x00 0x10215000 0x00 0x1000>;
		interrupts = <0x00 0x1ee 0x04>;
	};

	edma0@19025000 {
		compatible = "mtk,edma-sub-v30";
		reg = <0x00 0x19025000 0x00 0x1000>;
		interrupts = <0x00 0x1f7 0x04>;
		phandle = <0x31>;
	};

	edma {
		compatible = "mtk,edma";
		sub_nr = <0x01>;
		mediatek,edma-sub = <0x31>;
		phandle = <0x175>;
	};

	vpu_core0@19030000 {
		compatible = "mediatek,vpu_core0";
		reg = <0x00 0x19030000 0x00 0x1000 0x00 0x1d400000 0x00 0x40000 0x00 0x1d440000 0x00 0x30000 0x00 0xd190000 0x00 0x4000>;
		interrupts = <0x00 0x1fb 0x04>;
		id = <0x00>;
		reset-vector = <0x7da00000 0x100000 0x00>;
		main-prog = <0x7db00000 0x300000 0x100000>;
		kernel-lib = <0x7de00000 0x500000 0xffffffff>;
		work-buf = <0x00 0x12000 0xffffffff>;
		iommus = <0x74 0x2a0>;
		phandle = <0x2e>;
	};

	vpu_core1@19031000 {
		compatible = "mediatek,vpu_core1";
		reg = <0x00 0x19031000 0x00 0x1000 0x00 0x1d500000 0x00 0x40000 0x00 0x1d540000 0x00 0x30000 0x00 0xd194000 0x00 0x4000>;
		interrupts = <0x00 0x1fc 0x04>;
		id = <0x01>;
		reset-vector = <0x7e300000 0x100000 0x400000>;
		main-prog = <0x7e400000 0x300000 0x500000>;
		kernel-lib = <0x7e700000 0x500000 0xffffffff>;
		work-buf = <0x00 0x12000 0xffffffff>;
		iommus = <0x74 0x2a0>;
		phandle = <0x2f>;
	};

	mdla@19036000 {
		compatible = "mediatek, mt6877-mdla";
		core_num = <0x01>;
		version = <0x68770200>;
		reg = <0x00 0x19034000 0x00 0x1000 0x00 0x19036000 0x00 0x1000 0x00 0x19035000 0x00 0x1000 0x00 0x1d000000 0x00 0x100000 0x00 0x19020000 0x00 0x40000>;
		interrupts = <0x00 0x1f5 0x04>;
		phandle = <0x30>;
	};

	apusys_power@0x190f0000 {
		compatible = "mediatek,apusys_power";
		reg = <0x00 0x190f0000 0x00 0x1000 0x00 0x190f1000 0x00 0x1000 0x00 0x19029000 0x00 0x1000>;
		reg-names = "apusys_rpc\0apusys_pcu\0apusys_vcore";
		vvpu-supply = <0x9c>;
		vsram_apu-supply = <0x9d>;
		vcore-supply = <0x4c>;
		clocks = <0x39 0x14 0x47 0x55 0x47 0x56 0x47 0x57 0x47 0x58 0x47 0x59 0x47 0x03 0x47 0x16 0x47 0x1d>;
		clock-names = "mtcmos_scp_sys_vpu\0clk_top_dsp_sel\0clk_top_dsp1_sel\0clk_top_dsp2_sel\0clk_top_dsp5_sel\0clk_top_ipu_if_sel\0clk_top_mainpll_d4_d2\0clk_top_univpll_d4_d2\0clk_top_univpll_d6_d2";
		phandle = <0x176>;
	};

	syscon@190f4000 {
		compatible = "mediatek,mt6877-apu_acc\0syscon";
		reg = <0x00 0x190f4000 0x00 0x100>;
		phandle = <0x177>;
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1100a000 0x00 0x100>;
		interrupts = <0x00 0xcb 0x04>;
		clocks = <0x47 0x09 0x47 0x90 0x45 0x15>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x178>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11010000 0x00 0x100>;
		interrupts = <0x00 0xcc 0x04>;
		clocks = <0x47 0x09 0x47 0x90 0x45 0x28>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x179>;
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11012000 0x00 0x100>;
		interrupts = <0x00 0xcd 0x04>;
		clocks = <0x47 0x09 0x47 0x90 0x45 0x29>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x17a>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11013000 0x00 0x100>;
		interrupts = <0x00 0xce 0x04>;
		clocks = <0x47 0x09 0x47 0x90 0x45 0x2a>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x17b>;
	};

	spi4@11018000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11018000 0x00 0x100>;
		interrupts = <0x00 0xcf 0x04>;
		clocks = <0x47 0x09 0x47 0x90 0x45 0x2e>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x17c>;
	};

	spi5@11019000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11019000 0x00 0x100>;
		interrupts = <0x00 0xd0 0x04>;
		clocks = <0x47 0x09 0x47 0x90 0x45 0x2f>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x17d>;
	};

	spi6@1101d000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101d000 0x00 0x100>;
		interrupts = <0x00 0xd1 0x04>;
		clocks = <0x47 0x09 0x47 0x90 0x45 0x3c>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x17e>;
	};

	spi7@1101e000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101e000 0x00 0x100>;
		interrupts = <0x00 0xd2 0x04>;
		clocks = <0x47 0x09 0x47 0x90 0x45 0x3d>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x17f>;
	};

	i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		fifo_support = [01];
		i2c_dma_handshake_rst = [02];
		idvfs = [01];
		set_dt_div = [01];
		check_max_freq = [01];
		ver = [02];
		set_ltiming = [01];
		ext_time_config = [18 01];
		cnt_constraint = [01];
		dma_ver = [01];
		phandle = <0x180>;
	};

	i2c0@11e00000 {
		compatible = "mediatek,i2c";
		id = <0x00>;
		reg = <0x00 0x11e00000 0x00 0x1000 0x00 0x10220200 0x00 0x80>;
		interrupts = <0x00 0x90 0x04>;
		clocks = <0x9e 0x00 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x40>;
		sda-gpio-id = <0x41>;
		gpio_start = <0x11e20000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x80>;
		rsel_cfg = <0xa0>;
		aed = <0x1a>;
		phandle = <0x33>;
	};

	i2c1@11d20000 {
		compatible = "mediatek,i2c";
		id = <0x01>;
		reg = <0x00 0x11d20000 0x00 0x1000 0x00 0x10220380 0x00 0x80>;
		interrupts = <0x00 0x91 0x04>;
		clocks = <0x9f 0x00 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x82>;
		sda-gpio-id = <0x83>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x50>;
		pu_cfg = <0xc0>;
		rsel_cfg = <0xf0>;
		aed = <0x1a>;
		phandle = <0x181>;
	};

	i2c2@11d21000 {
		compatible = "mediatek,i2c";
		id = <0x02>;
		reg = <0x00 0x11d21000 0x00 0x1000 0x00 0x10220400 0x00 0x180>;
		interrupts = <0x00 0x92 0x04>;
		clocks = <0x9f 0x01 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x8f>;
		sda-gpio-id = <0x90>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x182>;
	};

	i2c3@11cb0000 {
		compatible = "mediatek,i2c";
		id = <0x03>;
		reg = <0x00 0x11cb0000 0x00 0x1000 0x00 0x10220580 0x00 0x80>;
		interrupts = <0x00 0x93 0x04>;
		clocks = <0xa0 0x00 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0xba>;
		sda-gpio-id = <0xbb>;
		gpio_start = <0x11ea0000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x90>;
		rsel_cfg = <0xc0>;
		aed = <0x1a>;
		phandle = <0x183>;

		rt5133@18 {
			status = "ok";
			compatible = "richtek,rt5133";
			reg = <0x18>;
			wakeup-source;
			interrupts-extended = <0x44 0x5c 0x00>;
			enable-gpio = <0x44 0xa2 0x00>;
			gpio-supply = <0x9a>;
			gpio-controller;
			#gpio-cells = <0x02>;
			regulator_nb = "rt5133-ldo1\0rt5133-ldo2\0rt5133-ldo3\0rt5133-ldo4\0rt5133-ldo5\0rt5133-ldo6\0rt5133-ldo7\0rt5133-ldo8";
			phandle = <0x9b>;

			regulators {

				BASE {
					regulator-name = "rt5133,base";
					oc_shutdown_all = <0x00>;
					pgb_shutdown_all = <0x00>;
				};

				LDO1 {
					regulator-name = "rt5133-ldo1";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0x9a>;
				};

				LDO2 {
					regulator-name = "rt5133-ldo2";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x30d400>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0x184>;
				};

				LDO3 {
					regulator-name = "rt5133-ldo3";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0x185>;
				};

				LDO4 {
					regulator-name = "rt5133-ldo4";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0x186>;
				};

				LDO5 {
					regulator-name = "rt5133-ldo5";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0x187>;
				};

				LDO6 {
					regulator-name = "rt5133-ldo6";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0x188>;
				};

				LDO7 {
					regulator-name = "rt5133-ldo7";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0x189>;
				};

				LDO8 {
					regulator-name = "rt5133-ldo8";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-active-discharge;
					oc_ptsel = <0x01>;
					pgb_ptsel = <0x01>;
					soft_start_time_sel = <0x01>;
					phandle = <0x18a>;
				};
			};
		};
	};

	i2c4@11d22000 {
		compatible = "mediatek,i2c";
		id = <0x04>;
		reg = <0x00 0x11d22000 0x00 0x1000 0x00 0x10220600 0x00 0x180>;
		interrupts = <0x00 0x94 0x04>;
		clocks = <0x9f 0x02 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x91>;
		sda-gpio-id = <0x92>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x18b>;
	};

	i2c5@11d00000 {
		compatible = "mediatek,i2c";
		id = <0x05>;
		reg = <0x00 0x11d00000 0x00 0x1000 0x00 0x10220780 0x00 0x80>;
		interrupts = <0x00 0x95 0x04>;
		clocks = <0xa1 0x00 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x84>;
		sda-gpio-id = <0x85>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xc0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x18c>;

		mt6360_pmu_dts {
			status = "ok";
			mt6360,intr_gpio_num = <0x04>;
			mt6360,intr_gpio = <0x44 0x04 0x00>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xa6>;

			adc {
				compatible = "mediatek,mt6360_pmu_adc";
				interrupts = <0x29 0x00 0x2b 0x00 0x2c 0x00>;
				interrupt-names = "bat_ovp_adc_evt\0adc_wakeup_evt\0adc_donei";
				#io-channel-cells = <0x01>;
				phandle = <0xa2>;
			};

			chg {
				compatible = "mediatek,mt6360_pmu_chg";
				interrupts = <0x04 0x00 0x06 0x00 0x07 0x00 0x09 0x00 0x0c 0x00 0x0d 0x00 0x0e 0x00 0x0f 0x00 0x1b 0x00 0x1d 0x00 0x20 0x00 0x23 0x00 0x28 0x00 0x30 0x00 0x3c 0x00>;
				interrupt-names = "chg_treg_evt\0chg_mivr_evt\0pwr_rdy_evt\0chg_batsysuv_evt\0chg_vsysuv_evt\0chg_vsysov_evt\0chg_vbatov_evt\0chg_vbusov_evt\0chg_tmri\0chg_adpbadi\0chg_aiccmeasl\0wdtmri\0pumpx_donei\0attachi\0chrdet_ext_evt";
				io-channels = <0xa2 0x00 0xa2 0x01 0xa2 0x03 0xa2 0x04 0xa2 0x05 0xa2 0x06 0xa2 0x08 0xa2 0x0a>;
				io-channel-names = "USBID\0VBUSDIV5\0VSYS\0VBAT\0IBUS\0IBAT\0TEMP_JC\0TS";
				bootmode = <0x52>;
				chg_name = "primary_chg";
				ichg = <0x1e8480>;
				aicr = <0x7a120>;
				mivr = <0x432380>;
				cv = <0x426030>;
				ieoc = <0x249f0>;
				safety_timer = <0x0c>;
				ircmp_resistor = <0x61a8>;
				ircmp_vclamp = <0x7d00>;
				en_te = <0x01>;
				en_wdt = <0x01>;
				en_otg_wdt = <0x01>;
				aicc_once = <0x01>;
				post_aicc = <0x01>;
				batoc_notify = <0x00>;
				charger = <0xa3>;
				bc12_sel = <0x00>;
				phys = <0xa4 0x03>;
				phy-names = "usb2-phy";
				usb = <0xa5>;
				phandle = <0xa3>;

				usb-otg-vbus {
					regulator-compatible = "usb-otg-vbus";
					regulator-name = "usb-otg-vbus";
					regulator-min-microvolt = <0x438528>;
					regulator-max-microvolt = <0x58e1e8>;
					regulator-min-microamp = <0x7a120>;
					regulator-max-microamp = <0x2dc6c0>;
					phandle = <0x18d>;
				};
			};

			fled {
				compatible = "mediatek,mt6360_pmu_fled";
				interrupts = <0x0b 0x00 0x4a 0x00 0x4b 0x00 0x4e 0x00 0x4f 0x00>;
				interrupt-names = "fled_chg_vinovp_evt\0fled_tx_evt\0fled_lvf_evt\0fled2_short_evt\0fled1_short_evt";
				fled_vmid_track = <0x00>;
				fled_strb_tout = <0x4e0>;
				fled1_tor_cur = <0x927c>;
				fled1_strb_cur = <0xb71b0>;
				fled2_tor_cur = <0x927c>;
				fled2_strb_cur = <0xc3500>;
			};

			rgbled {
				compatible = "mediatek,mt6360_pmu_rgbled";
				mt,led_name = "mt6360_pmu_led1\0mt6360_pmu_led2\0mt6360_pmu_led3\0mt6360_pmu_led4";
				mt,led_default_trigger = "cc_mode\0cc_mode\0cc_mode\0none";
			};

			core {
				compatible = "mediatek,mt6360_pmu_core";
				interrupts = <0x41 0x00 0x42 0x00 0x43 0x00 0x44 0x00 0x45 0x00 0x46 0x00 0x47 0x00>;
				interrupt-names = "ap_wdtrst_evt\0en_evt\0qonb_rst_evt\0mrstb_evt\0otp_evt\0vddaov_evt\0sysuv_evt";
				mren = <0x01>;
				apwdtrst_en = <0x01>;
				cc_open_sel = <0x03>;
				i2c_cc_open_tsel = <0x01>;
				ldo5_otp_en = <0x00>;
			};
		};

		mt6360_pmic_dts {
			status = "ok";
			interrupt-parent = <0xa6>;
			interrupts = <0x60 0x00 0x64 0x00 0x65 0x00 0x66 0x00 0x68 0x00 0x6c 0x00 0x6d 0x00 0x6e 0x00 0x76 0x00 0x77 0x00 0x7e 0x00 0x7f 0x00>;
			interrupt-names = "buck1_pgb_evt\0buck1_oc_evt\0buck1_ov_evt\0buck1_uv_evt\0buck2_pgb_evt\0buck2_oc_evt\0buck2_ov_evt\0buck2_uv_evt\0ldo6_oc_evt\0ldo7_oc_evt\0ldo6_pgb_evt\0ldo7_pgb_evt";
			pwr_off_seq = <0x6040002>;
			phandle = <0x18e>;

			buck1 {
				regulator-compatible = "BUCK1";
				regulator-name = "VMDLA";
				regulator-min-microvolt = <0x493e0>;
				regulator-max-microvolt = <0x13d620>;
				regulator-always-on;
			};

			buck2 {
				regulator-compatible = "BUCK2";
				regulator-name = "VDRAM1";
				regulator-min-microvolt = <0x493e0>;
				regulator-max-microvolt = <0x13d620>;
				regulator-always-on;
			};

			ldo6 {
				regulator-compatible = "LDO6";
				regulator-name = "VMDDR";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x200b20>;
				regulator-always-on;
			};

			ldo7 {
				regulator-compatible = "LDO7";
				regulator-name = "VDRAM2";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x200b20>;
				phandle = <0x18f>;
			};
		};

		mt6360_ldo_dts {
			status = "ok";
			interrupt-parent = <0xa6>;
			interrupts = <0x71 0x00 0x72 0x00 0x73 0x00 0x75 0x00 0x79 0x00 0x7a 0x00 0x7b 0x00 0x7d 0x00>;
			interrupt-names = "ldo1_oc_evt\0ldo2_oc_evt\0ldo3_oc_evt\0ldo5_oc_evt\0ldo1_pgb_evt\0ldo2_pgb_evt\0ldo3_pgb_evt\0ldo5_pgb_evt";
			phandle = <0x190>;

			ldo1 {
				regulator-compatible = "LDO1";
				regulator-name = "VFP";
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x36ee80>;
				phandle = <0x191>;
			};

			ldo2 {
				regulator-compatible = "LDO2";
				regulator-name = "VTP";
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x36ee80>;
				phandle = <0x192>;
			};

			ldo3 {
				regulator-compatible = "LDO3";
				regulator-name = "VMC";
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x2d0370>;
				phandle = <0x51>;
			};

			ldo5 {
				regulator-compatible = "LDO5";
				regulator-name = "VMCH";
				regulator-min-microvolt = <0x2932e0>;
				regulator-max-microvolt = <0x2d0370>;
				phandle = <0x50>;
			};
		};
	};

	i2c6@11f00000 {
		compatible = "mediatek,i2c";
		id = <0x06>;
		reg = <0x00 0x11f00000 0x00 0x1000 0x00 0x10220800 0x00 0x80>;
		interrupts = <0x00 0x96 0x04>;
		clocks = <0xa7 0x00 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x24>;
		sda-gpio-id = <0x25>;
		gpio_start = <0x11f30000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x80>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x193>;

		speaker_amp@5c {
			compatible = "mediatek,speaker_amp";
			#sound-dai-cells = <0x00>;
			reg = <0x5c>;
			status = "okay";
			phandle = <0xc3>;
		};

		ps5169@28 {
			compatible = "parade,ps5169";
			reg = <0x28>;
			status = "disabled";
			phandle = <0x194>;
		};
	};

	i2c7@11d01000 {
		compatible = "mediatek,i2c";
		id = <0x07>;
		reg = <0x00 0x11d01000 0x00 0x1000 0x00 0x10220880 0x00 0x180>;
		interrupts = <0x00 0x97 0x04>;
		clocks = <0xa1 0x01 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x86>;
		sda-gpio-id = <0x87>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x195>;
	};

	i2c8@11d02000 {
		compatible = "mediatek,i2c";
		id = <0x08>;
		reg = <0x00 0x11d02000 0x00 0x1000 0x00 0x10220a00 0x00 0x180>;
		interrupts = <0x00 0x98 0x04>;
		clocks = <0xa1 0x02 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x88>;
		sda-gpio-id = <0x89>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x90>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x196>;
	};

	i2c9@11d03000 {
		compatible = "mediatek,i2c";
		id = <0x09>;
		reg = <0x00 0x11d03000 0x00 0x1000 0x00 0x10220b80 0x00 0x180>;
		interrupts = <0x00 0x99 0x04>;
		clocks = <0xa1 0x03 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x93>;
		sda-gpio-id = <0x94>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x197>;
	};

	i2c10@11280000 {
		compatible = "mediatek,i2c";
		id = <0x0a>;
		reg = <0x00 0x11280000 0x00 0x1000 0x00 0x10220d00 0x00 0x80>;
		interrupts = <0x00 0x9a 0x04>;
		clocks = <0xa8 0x00 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x198>;
	};

	i2c11@11281000 {
		compatible = "mediatek,i2c";
		id = <0x0b>;
		reg = <0x00 0x11281000 0x00 0x1000 0x00 0x10220d80 0x00 0x80>;
		interrupts = <0x00 0x9b 0x04>;
		clocks = <0xa8 0x01 0x45 0x2d>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x199>;
	};

	usb_offload {
		compatible = "mediatek,usb-offload";
		xhci_host = <0xa9>;
		phandle = <0xab>;
	};

	usb0@11201000 {
		compatible = "mediatek,mtu3";
		reg = <0x00 0x11201000 0x00 0x2e00 0x00 0x11203e00 0x00 0x100>;
		reg-names = "mac\0ippc";
		interrupts = <0x00 0x80 0x04>;
		interrupt-names = "ssusb_mac";
		phy-cells = <0x01>;
		phys = <0xa4 0x03 0xaa 0x04>;
		clocks = <0x45 0x24 0x66 0x0c 0x45 0x2d 0x45 0x33>;
		clock-names = "sys_ck\0ref_ck\0dma_ck\0host_ck";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		dr_mode = "otg";
		maximum-speed = "high-speed";
		mediatek,force-vbus;
		mediatek,clk-mgr;
		mediatek,spm-mgr;
		mediatek,usb3-drd;
		mediatek,noise-still-tr;
		usb-role-switch;
		status = "okay";
		phandle = <0xa5>;

		xhci0@11200000 {
			compatible = "mediatek,mtk-xhci";
			reg = <0x00 0x11200000 0x00 0x1000>;
			reg-names = "mac";
			interrupts = <0x00 0x81 0x04>;
			clocks = <0x45 0x33>;
			clock-names = "sys_ck";
			status = "okay";
			mediatek,usb-offload = <0xab>;
			phandle = <0xa9>;
		};
	};

	usb-phy0@11e40000 {
		compatible = "mediatek,generic-tphy-v2";
		clocks = <0x38>;
		clock-names = "u3phya_ref";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		status = "okay";
		phandle = <0x19a>;

		usb2-phy0@11e40000 {
			reg = <0x00 0x11e40000 0x00 0x700>;
			#phy-cells = <0x01>;
			mediatek,eye-vrt = <0x07>;
			mediatek,eye-term = <0x07>;
			mediatek,eye-rev4 = <0x01>;
			mediatek,eye-rev6 = <0x01>;
			mediatek,eye-disc = <0x0c>;
			mediatek,eye-sqth = <0x01>;
			mediatek,eye-intr_cal = <0x19>;
			mediatek,eye-hstx_srctrl = <0x00>;
			mediatek,host-eye-vrt = <0x07>;
			mediatek,host-eye-term = <0x07>;
			mediatek,host-eye-rev4 = <0x01>;
			mediatek,host-eye-rev6 = <0x01>;
			mediatek,host-eye-disc = <0x0c>;
			mediatek,host-eye-sqth = <0x01>;
			mediatek,host-eye-intr_cal = <0x19>;
			mediatek,host-eye-hstx_srctrl = <0x00>;
			status = "okay";
			phandle = <0xa4>;
		};

		usb3-phy0@11e40700 {
			reg = <0x00 0x11e40700 0x00 0x900>;
			#phy-cells = <0x01>;
			status = "okay";
			phandle = <0xaa>;
		};
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		charger = <0xa3>;
		dev-conn = <0xa5>;
		mediatek,bypss-typec-sink = <0x01>;
		phandle = <0x19b>;
	};

	usb_boost_manager {
		compatible = "mediatek,usb_boost";
		boost_period = <0x00>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		force_mode = "SYSRST";
		mode = "RST";
		status = "okay";
		phandle = <0x19c>;
	};

	gyro {
		phandle = <0x19d>;
	};

	touch {
		compatible = "goodix,touch";
		phandle = <0x19e>;
	};

	touch_panel {
		phandle = <0x19f>;
	};

	alsps_mtk {
		phandle = <0x1a0>;
	};

	ptp3 {
		compatible = "mediatek,ptp3";
		brisket2_InitPath = <0xffffffff>;
		cttBitEn = <0xff>;
		cttImax_0 = <0x1ffe>;
		cttImax_1 = <0x1ffe>;
		cttImax_2 = <0x1ffe>;
		cttImax_3 = <0x1ffe>;
		cttImax_4 = <0x1ffe>;
		cttImax_5 = <0x1ffe>;
		cttImax_6 = <0x1ffe>;
		cttImax_7 = <0x1ffe>;
		cttTmax_0 = <0xff>;
		cttTmax_1 = <0xff>;
		cttTmax_2 = <0xff>;
		cttTmax_3 = <0xff>;
		cttTmax_4 = <0xff>;
		cttTmax_5 = <0xff>;
		cttTmax_6 = <0xff>;
		cttTmax_7 = <0xff>;
		cttImaxDelta_0 = <0xc8>;
		cttImaxDelta_1 = <0xc8>;
		cttImaxDelta_2 = <0xc8>;
		cttImaxDelta_3 = <0xc8>;
		cttImaxDelta_4 = <0xc8>;
		cttImaxDelta_5 = <0xc8>;
		cttImaxDelta_6 = <0xc8>;
		cttImaxDelta_7 = <0xc8>;
		cttTmaxDelta_0 = <0x0a>;
		cttTmaxDelta_1 = <0x0a>;
		cttTmaxDelta_2 = <0x0a>;
		cttTmaxDelta_3 = <0x0a>;
		cttTmaxDelta_4 = <0x0a>;
		cttTmaxDelta_5 = <0x0a>;
		cttTmaxDelta_6 = <0x0a>;
		cttTmaxDelta_7 = <0x0a>;
		drcc_state = <0x00>;
		drcc0_Vref = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Vref = <0xff>;
		drcc0_Code = <0xff>;
		drcc1_Code = <0xff>;
		drcc2_Code = <0xff>;
		drcc3_Code = <0xff>;
		drcc4_Code = <0xff>;
		drcc5_Code = <0xff>;
		drcc6_Code = <0xff>;
		drcc7_Code = <0xff>;
		drcc4_EdgeSel = <0xff>;
		drcc5_EdgeSel = <0xff>;
		drcc6_EdgeSel = <0xff>;
		drcc7_EdgeSel = <0xff>;
		pdp_state = <0xc2>;
		pdp_state_pinctl = <0x00>;
		dt_state = <0x00>;
		dt_state_pinctl = <0x00>;
		cinst_doe_init = <0x00>;
		cinst_doe_ls_enable = <0xc0>;
		cinst_doe_ls_period = <0xff>;
		cinst_doe_ls_credit = <0xff>;
		cinst_doe_vx_enable = <0xc0>;
		cinst_doe_vx_period = <0xff>;
		cinst_doe_vx_credit = <0xff>;
		cinst_doe_ls_low_en = <0x00>;
		cinst_doe_ls_low_period = <0xff>;
		cinst_doe_vx_low_en = <0x00>;
		cinst_doe_vx_low_period = <0xff>;
		cinst_doe_ls_const_en = <0x00>;
		cinst_doe_vx_const_en = <0x00>;
		igBitEn = <0xf0>;
		lreBitEn = <0xf0>;
		phandle = <0x1a1>;
	};

	bt@18000000 {
		compatible = "mediatek,bt";
		reg = <0x00 0x18000000 0x00 0x1000 0x00 0x18001000 0x00 0x1000 0x00 0x18050000 0x00 0x1000 0x00 0x18060000 0x00 0x1000 0x00 0x18800000 0x00 0x1000 0x00 0x18812000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		interrupts = <0x00 0x1d0 0x04 0x00 0x1df 0x04 0x00 0x1d1 0x04>;
		phandle = <0x35>;
	};

	mt6877-afe-pcm@11210000 {
		compatible = "mediatek,mt6877-sound";
		reg = <0x00 0x11210000 0x00 0x2000>;
		interrupts = <0x00 0xf6 0x04>;
		topckgen = <0x47>;
		infracfg_ao = <0x45>;
		clocks = <0xac 0x00 0xac 0x01 0xac 0x02 0xac 0x03 0xac 0x04 0xac 0x05 0xac 0x06 0xac 0x07 0xac 0x08 0xac 0x09 0xac 0x0a 0xac 0x0b 0xac 0x0c 0xac 0x0d 0xac 0x0e 0xac 0x0f 0xac 0x10 0xac 0x11 0xac 0x12 0xac 0x13 0xac 0x14 0xac 0x15 0xac 0x16 0x45 0x22 0x45 0x27 0x39 0x0e 0x47 0x94 0x47 0xae 0x47 0x95 0x47 0x04 0x47 0xa6 0x47 0x28 0x47 0xa7 0x47 0x2c 0x47 0xa2 0x47 0x2a 0x47 0xa3 0x47 0x2e 0x47 0xb9 0x47 0xba 0x47 0xbb 0x47 0xbc 0x47 0xbd 0x47 0xbe 0x47 0xbf 0x47 0xc0 0x47 0xc1 0x47 0xc2 0x47 0xc3 0x47 0xc4 0x47 0xc5 0x47 0xc6 0x47 0xc7 0x47 0xc8 0x47 0xc9 0x47 0xca 0x47 0xcb 0x47 0xcc 0x47 0xcd 0x47 0x43>;
		clock-names = "aud_afe_clk\0aud_22m_clk\0aud_24m_clk\0aud_apll2_tuner_clk\0aud_apll1_tuner_clk\0aud_tdm_clk\0aud_adc_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_tml_clk\0aud_nle_clk\0aud_consys_src_clk\0aud_general1_src_clk\0aud_general2_src_clk\0aud_dac_hires_clk\0aud_adc_hires_clk\0aud_adc_hires_tml\0aud_adda6_adc_clk\0aud_adda6_adc_hires_clk\0aud_3rd_dac_clk\0aud_3rd_dac_predis_clk\0aud_3rd_dac_tml\0aud_3rd_dac_hires_clk\0aud_infra_clk\0aud_infra_26m_clk\0scp_sys_audio\0top_mux_audio\0top_mux_audio_h\0top_mux_audio_int\0top_mainpll_d4_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_2\0top_apll2_ck\0top_mux_aud_eng1\0top_apll1_d4\0top_mux_aud_eng2\0top_apll2_d4\0top_i2s0_m_sel\0top_i2s1_m_sel\0top_i2s2_m_sel\0top_i2s3_m_sel\0top_i2s4_m_sel\0top_i2s5_m_sel\0top_i2s6_m_sel\0top_i2s7_m_sel\0top_i2s8_m_sel\0top_i2s9_m_sel\0top_apll12_div0\0top_apll12_div1\0top_apll12_div2\0top_apll12_div3\0top_apll12_div4\0top_apll12_divb\0top_apll12_div5\0top_apll12_div6\0top_apll12_div7\0top_apll12_div8\0top_apll12_div9\0top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off\0aud_clk_mosi_on\0aud_dat_miso0_off\0aud_dat_miso0_on\0aud_dat_miso1_off\0aud_dat_miso1_on\0aud_dat_miso2_off\0aud_dat_miso2_on\0aud_dat_mosi_off\0aud_dat_mosi_on\0aud_dat_mosi_ch34_off\0aud_dat_mosi_ch34_on\0aud_gpio_i2s0_off\0aud_gpio_i2s0_on\0aud_gpio_i2s3_off\0aud_gpio_i2s3_on\0vow_gpio_off\0vow_gpio_on";
		pinctrl-0 = <0xad>;
		pinctrl-1 = <0xae>;
		pinctrl-2 = <0xaf>;
		pinctrl-3 = <0xb0>;
		pinctrl-4 = <0xb1>;
		pinctrl-5 = <0xb2>;
		pinctrl-6 = <0xb3>;
		pinctrl-7 = <0xb4>;
		pinctrl-8 = <0xb5>;
		pinctrl-9 = <0xb6>;
		pinctrl-10 = <0xb7>;
		pinctrl-11 = <0xb8>;
		pinctrl-12 = <0xb9>;
		pinctrl-13 = <0xba>;
		pinctrl-14 = <0xbb>;
		pinctrl-15 = <0xbc>;
		pinctrl-16 = <0xbd>;
		pinctrl-17 = <0xbe>;
		phandle = <0xc1>;
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x57>;
		nvmem = <0xbf>;
		nvmem-names = "pmic-hp-efuse";
		io-channels = <0x56 0x0c 0x56 0x09>;
		io-channel-names = "pmic_hpofs_cal\0pmic_accdet";
		phandle = <0xc0>;
	};

	sound {
		compatible = "mediatek,mt6877-mt6359-sound";
		mediatek,audio-codec = <0xc0>;
		mediatek,platform = <0xc1>;
		mediatek,snd_audio_dsp = <0xc2>;
		mtk_spk_i2s_out = <0x03>;
		mtk_spk_i2s_in = <0x00>;
		phandle = <0x1a2>;

		mediatek,speaker-codec {
			sound-dai = <0xc3>;
		};
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_primary = <0x05 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_offload = <0x01 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_deep = <0x05 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_playback = <0x01 0x04 0xffffffff 0x14 0x30000>;
		mtk_dsp_music = <0x01 0xffffffff 0xffffffff 0xffffffff 0x00>;
		mtk_dsp_capture1 = <0x01 0xffffffff 0x0d 0x13 0x20000>;
		mtk_dsp_a2dp = <0x01 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_bledl = <0x01 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_bleul = <0x01 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_usbdl = <0x01 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_usbul = <0x01 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_mddl = <0x01 0xffffffff 0x13 0xffffffff 0x30000>;
		mtk_dsp_mdul = <0x01 0x02 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_dataprovider = <0x00 0xffffffff 0x0f 0xffffffff 0x30000>;
		mtk_dsp_call_final = <0x05 0x04 0x10 0x14 0x18000>;
		mtk_dsp_fast = <0x05 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x01 0x08 0x12 0xffffffff 0x10000>;
		mtk_dsp_capture_raw = <0x01 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_ulproc = <0x01 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_echoref = <0x01 0xffffffff 0x13 0xffffffff 0x20000>;
		mtk_dsp_echodl = <0x01 0x06 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_fm = <0x01 0xffffffff 0x10 0xffffffff 0x10000>;
		mtk_dsp_ver = <0x01>;
		swdsp_smartpa_process_enable = <0x05>;
		mtk_dsp_mem_afe = <0x01 0x40000>;
		phandle = <0xc2>;
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		scp_ultra_dl_memif_id = <0x07>;
		scp_ultra_ul_memif_id = <0x0f>;
		phandle = <0x1a3>;
	};

	audio_sram@11212000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11212000 0x00 0x18000>;
		prefer_mode = <0x00>;
		mode_size = <0x12000 0x18000>;
		block_size = <0x1000>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk-btcvsd-snd@18830000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18830000 0x00 0x2000 0x00 0x18840000 0x00 0x20000>;
		interrupts = <0x00 0x1cd 0x04>;
		mediatek,infracfg = <0x45>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		disable_write_silence = <0x01>;
		phandle = <0x1a4>;
	};

	gpufreq {
		compatible = "mediatek,gpufreq";
		clocks = <0x47 0xb5 0x47 0x00 0x47 0x77 0x47 0x01 0xc4 0x00 0x39 0x00 0x39 0x01 0x39 0x02 0x39 0x03 0x39 0x04 0x39 0x05>;
		clock-names = "clk_mux\0clk_main_parent\0clk_sub_parent\0clk_pll4\0subsys_bg3d\0mtcmos_mfg0\0mtcmos_mfg1\0mtcmos_mfg2\0mtcmos_mfg3\0mtcmos_mfg4\0mtcmos_mfg5";
		_vgpu-supply = <0xc5>;
		_vsram_gpu-supply = <0xc6>;
		phandle = <0xc7>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0xc7>;
		phandle = <0x1a5>;
	};

	typec_mux_switch {
		compatible = "mediatek,typec_switch";
		switch-names = "fusb340";
		status = "okay";
		phandle = <0x1a6>;
	};

	fusb340 {
		compatible = "mediatek,fusb340";
		status = "disabled";
		phandle = <0x1a7>;
	};

	ssusb_ip_sleep {
		compatible = "mediatek,usb_ipsleep";
		interrupt-parent = <0x44>;
		interrupts = <0x77 0x08 0xd9 0x00>;
		phandle = <0x1a8>;
	};

	type_c_port0 {
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,role_def = <0x05>;
		mt-tcpc,rp_level = <0x01>;
		mt-tcpc,vconn_supply = <0x01>;
		mt-tcpc,notifier_supply_num = <0x03>;
		mt6360pd,intr_gpio = <0x44 0x18 0x00>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x44 0x10 0x00>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x00>;
		interrupt-parent = <0xa6>;
		interrupts = <0x40 0x00>;
		interrupt-names = "usbid_evt";
		bootmode = <0x52>;
		phandle = <0x1a9>;

		pd-data {
			pd,vid = <0x29cf>;
			pd,pid = <0x6360>;
			pd,source-cap-ext = <0x636029cf 0x00 0x00 0x00 0x00 0x7000000>;
			pd,mfrs = "RichtekTCPC";
			pd,charging_policy = <0x31>;
			pd,source-pdo-size = <0x01>;
			pd,source-pdo-data = <0x19096>;
			pd,sink-pdo-size = <0x01>;
			pd,sink-pdo-data = <0x190c8>;
			pd,id-vdo-size = <0x06>;
			pd,id-vdo-data = <0xd54029cf 0x00 0x63600000 0x41800000 0x00 0x21800000>;
			bat,nr = <0x01>;

			bat-info0 {
				bat,vid = <0x29cf>;
				bat,pid = <0x6360>;
				bat,mfrs = "bat1";
				bat,design_cap = <0xbb8>;
			};
		};

		dpm_caps {
			local_dr_power;
			local_dr_data;
			local_usb_comm;
			local_no_suspend;
			local_vconn_supply;
			attemp_enter_dp_mode;
			attemp_discover_cable;
			attemp_discover_id;
			pr_check = <0x00>;
			dr_check = <0x00>;
		};

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;

			ufp_d {
			};

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
			};
		};
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x00>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x01>;
		tee-name = "nebula";

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	mif_pdata {
		compatible = "sec_modem,modem_pdata";
		status = "okay";
		mif,name = "MTKap";
		mif,modem_net = <0x00>;
		mif,modem_type = <0x0a>;
		mif,use_handover = <0x00>;
		mif,ipc_version = <0x32>;
		mif,link_types = <0x200>;
		mif,link_name = "shmem";
		mif,link_attrs = <0x7c8>;
		mif,num_iodevs = <0x05>;

		iodevs {

			io_device_0 {
				iod,name = "umts_boot0";
				iod,id = <0xec>;
				iod,minor = <0x52>;
				iod,format = <0x00>;
				iod,io_type = <0x00>;
				iod,links = <0x200>;
				iod,attrs = <0x02>;
				iod,app = "RIL";
			};

			io_device_1 {
				iod,name = "umts_ipc0";
				iod,id = <0xec>;
				iod,minor = <0x50>;
				iod,format = <0x00>;
				iod,io_type = <0x00>;
				iod,links = <0x200>;
				iod,attrs = <0x02>;
				iod,app = "RIL";
			};

			io_device_2 {
				iod,name = "umts_ipc1";
				iod,id = <0xec>;
				iod,minor = <0x51>;
				iod,format = <0x00>;
				iod,io_type = <0x00>;
				iod,links = <0x200>;
				iod,attrs = <0x02>;
				iod,app = "RIL";
			};

			io_device_3 {
				iod,name = "umts_router";
				iod,id = <0xec>;
				iod,minor = <0x03>;
				iod,format = <0x01>;
				iod,io_type = <0x00>;
				iod,links = <0x200>;
				iod,attrs = <0x02>;
				iod,app = "smdexe";
			};

			io_device_4 {
				iod,name = "umts_csd";
				iod,minor = <0x52>;
				iod,format = <0x01>;
				iod,io_type = <0x00>;
				iod,links = <0x200>;
				iod,attrs = <0x02>;
				iod,app = "CSVT";
			};
		};
	};

	dev_ril_bridge_pdata {
		compatible = "samsung,dev_ril_bridge_pdata";
		status = "okay";
	};

	__symbols__ {
		chosen = "/chosen";
		cluster0_opp = "/opp_table0";
		cluster1_opp = "/opp_table1";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@004";
		cpu5 = "/cpus/cpu@005";
		cpu6 = "/cpus/cpu@100";
		cpu7 = "/cpus/cpu@101";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		s2idle = "/cpus/idle-states/s2idle";
		mtk_lpm = "/mtk_lpm";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		level_vpu_core0 = "/mtk_lpm/irq-remain-list/level_vpu_core0";
		level_vpu_core1 = "/mtk_lpm/irq-remain-list/level_vpu_core1";
		level_mtk_mdla0 = "/mtk_lpm/irq-remain-list/level_mtk_mdla0";
		level_edma0 = "/mtk_lpm/irq-remain-list/level_edma0";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		level_i2c0 = "/mtk_lpm/irq-remain-list/level_i2c0";
		level_btif_tx = "/mtk_lpm/irq-remain-list/level_btif_tx";
		level_btif_rx = "/mtk_lpm/irq-remain-list/level_btif_rx";
		level_bt = "/mtk_lpm/irq-remain-list/level_bt";
		level_cam1 = "/mtk_lpm/irq-remain-list/level_cam1";
		level_cam2 = "/mtk_lpm/irq-remain-list/level_cam2";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		mcusys_ctrl = "/mcusys-ctrl@0c53a000";
		reserved_memory = "/reserved-memory";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		consys_mem = "/reserved-memory/consys-reserve-memory";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		gps_mem = "/reserved-memory/gps-reserve-memory";
		gic = "/interrupt-controller";
		hwrng = "/hwrng";
		clkitg = "/clkitg";
		clk32k = "/clocks/clk32k";
		clk26m = "/clocks/clk26m";
		clk13m = "/clocks/clk13m";
		ulposc = "/clocks/ulposc";
		mcupm = "/mcupm@c540000";
		topckgen = "/topckgen@10000000";
		topckgen_clk = "/syscon@10000000";
		infracfg_ao = "/infracfg_ao@10001000";
		infracfg_ao_clk = "/syscon@10001000";
		infracfg_rst = "/syscon@10001000/reset-controller";
		scp_infra = "/scp_infra@10001000";
		scpsys = "/power-controller@10006000";
		mdpsys_config_clk = "/syscon@1f000000";
		ipesys_clk = "/syscon@1b000000";
		vdec_gcon_clk = "/syscon@1602f000";
		venc_gcon_clk = "/syscon@17000000";
		imgsys1_clk = "/syscon@15020000";
		imgsys2_clk = "/syscon@15820000";
		camsys_main_clk = "/syscon@1a000000";
		camsys_rawa_clk = "/syscon@1a04f000";
		camsys_rawb_clk = "/syscon@1a06f000";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		pericfg = "/pericfg@10003000";
		iocfg_rm = "/iocfg_rm@11c20000";
		iocfg_rb = "/iocfg_rb@11c30000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_bl = "/iocfg_bl@11d30000";
		iocfg_br = "/iocfg_br@11d40000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iocfg_tl = "/iocfg_tl@11f30000";
		eint = "/eint@1000b000";
		gpio = "/gpio@10005000";
		udi = "/udi@10005000";
		pio = "/pinctrl";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_mosi_ch34_off = "/pinctrl/aud_dat_mosi_ch34_off";
		aud_dat_mosi_ch34_on = "/pinctrl/aud_dat_mosi_ch34_on";
		aud_dat_miso0_off = "/pinctrl/aud_dat_miso0_off";
		aud_dat_miso0_on = "/pinctrl/aud_dat_miso0_on";
		aud_dat_miso1_off = "/pinctrl/aud_dat_miso1_off";
		aud_dat_miso1_on = "/pinctrl/aud_dat_miso1_on";
		aud_dat_miso2_off = "/pinctrl/aud_dat_miso2_off";
		aud_dat_miso2_on = "/pinctrl/aud_dat_miso2_on";
		vow_gpio_off = "/pinctrl/vow_gpio_off";
		vow_gpio_on = "/pinctrl/vow_gpio_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		afc_switch = "/pinctrl/output";
		afc_output = "/pinctrl/output";
		mmc0_pins_default = "/pinctrl/mmc0default";
		mmc0_pins_uhs = "/pinctrl/mmc0@0";
		mmc0_pins_pull_down = "/pinctrl/mmc0@1";
		mmc1_pins_default = "/pinctrl/mmc1default";
		mmc1_pins_uhs = "/pinctrl/mmc1@0";
		mmc1_pins_pull_down = "/pinctrl/mmc1@1";
		wlan7204h_wf0 = "/pinctrl/wlan7204h_wf0";
		wlan7204h_wf1 = "/pinctrl/wlan7204h_wf1";
		wlan7102c_wf0 = "/pinctrl/wlan7102c_wf0";
		wlan7102c_wf1 = "/pinctrl/wlan7102c_wf1";
		apmixedsys_clk = "/syscon@1000C000";
		scp_par_top_clk = "/syscon@10720000";
		auxadc = "/auxadc@11001000";
		btif = "/btif@1100c000";
		audio_clk = "/syscon@11210000";
		mmc0 = "/mmc@11230000";
		mmc1 = "/mmc@11240000";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		imp_iic_wrap_c_clk = "/syscon@11282000";
		imp_iic_wrap_e_clk = "/syscon@11cb1000";
		imp_iic_wrap_s_clk = "/syscon@11d04000";
		imp_iic_wrap_ws_clk = "/syscon@11d23000";
		imp_iic_wrap_w_clk = "/syscon@11e01000";
		imp_iic_wrap_n_clk = "/syscon@11f01000";
		mt_charger = "/mt_charger";
		lk_charger = "/lk_charger";
		charger = "/charger";
		pd_adapter = "/pd_adapter";
		gpio_afc = "/gpio_afc";
		toprgu = "/toprgu@10007000";
		pwrap = "/pwrap@10026000";
		main_pmic = "/pwrap@10026000/mt6359-pmic";
		mt635x_ot_debug = "/pwrap@10026000/mt6359-pmic/mt635x-ot-debug";
		pmic_oc_debug = "/pwrap@10026000/mt6359-pmic/pmic-oc-debug";
		pmic = "/pwrap@10026000/mt6359-pmic/mt-pmic";
		pmic_efuse = "/pwrap@10026000/mt6359-pmic/pmic_efuse";
		pmic_auxadc = "/pwrap@10026000/mt6359-pmic/mt635x-auxadc";
		mtk_ts_pmic = "/pwrap@10026000/mt6359-pmic/mtk_ts_pmic";
		mt6359regulator = "/pwrap@10026000/mt6359-pmic/mt6359regulator";
		mt_pmic_vs1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vmodem_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpu_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vcore_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vs2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vpa_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vproc1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vaud18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vsim1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vibr_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vusb_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vio18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vcamio_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vcn13_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vaux18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vefuse_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vxo22_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mt_pmic_vrfck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vio28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vemc_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_va12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_va09_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_vrf18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vufs_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vm18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt6359_rtc = "/pwrap@10026000/mt6359-pmic/mt6359_rtc";
		mt6359_misc = "/pwrap@10026000/mt6359-pmic/mt6359_misc";
		pwraph = "/pwraphal@10026000";
		keypad = "/kp@10010000";
		dvfsrc = "/dvfsrc@10012000";
		boot_dramboost = "/boot_dramboost";
		irq_nfc = "/irq_nfc";
		gpio_usage_mapping = "/gpio_usage_mapping";
		radio_md_cfg = "/radio_md_cfg";
		md_auxadc = "/md_auxadc";
		dpmaif = "/dpmaif@10014000";
		ccifdriver = "/ccifdriver@10209000";
		mddriver = "/mddriver";
		timer = "/timer";
		uart_clk = "/dummy26m";
		apdma = "/dma-controller@10220e00";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		goodix_fp = "/fingerprint";
		accdet = "/accdet";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		emicen = "/emicen@10219000";
		dvfsp = "/dvfsp@0011bc00";
		mt_cpufreq = "/mt_cpufreq";
		mcucfg1 = "/mcucfg1@0c530000";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		upower = "/upower";
		cpumssv = "/cpumssv";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_sec = "/gce_mbox_sec@10228000";
		emichn = "/emichn@10235000";
		ufshci = "/ufshci@11270000";
		msdc1_ins = "/msdc1_ins";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		spmi_bus = "/spmi@10027000";
		mt6315_6 = "/spmi@10027000/mt6315@6";
		mt6315_6_regulator = "/spmi@10027000/mt6315@6/mt6315_6_regulator";
		mt6315_6_vbuck1 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck1";
		mt6315_6_vbuck3 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck3";
		mt6315_6_vbuck4 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck4";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		scp_clk_ctrl = "/scp_clk_ctrl@10721000";
		adsp_common = "/adsp_common@10800000";
		adsp_core0 = "/adsp_core0@10820000";
		dfd = "/dfd@0c600000";
		dfd_cache = "/dfd_cache";
		efuse = "/efuse@11c10000";
		efuse_segment = "/efuse@11c10000/segment@78";
		dcm = "/dcm@10001000";
		mali = "/mali@13000000";
		gpu_pll_ctrl_clk = "/syscon@13fa0000";
		mfgcfg_clk = "/syscon@13fbf000";
		disp_pwm = "/disp_pwm0@1100e000";
		mmsys_config_clk = "/syscon@14000000";
		dispsys_config = "/dispsys_config@14000000";
		disp_mutex0 = "/disp_mutex@14001000";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		smi_larb2 = "/smi_larb2@1f002000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		smi_larb19 = "/smi_larb19@1b10f000";
		smi_larb20 = "/smi_larb20@1b00f000";
		mmdvfs = "/mmdvfs_pmqos";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_color0 = "/disp_color0@14009000";
		disp_ccorr1 = "/disp_ccorr1@1400a000";
		disp_ccorr0 = "/disp_ccorr0@1400b000";
		disp_aal0 = "/disp_aal0@1400c000";
		disp_gamma0 = "/disp_gamma0@1400d000";
		disp_postmask0 = "/disp_postmask0@1400e000";
		disp_dither0 = "/disp_dither0@1400f000";
		disp_dsc_wrap = "/disp_dsc_wrap@14012000";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		dsi0 = "/dsi@14013000";
		dsi_te = "/dsi_te";
		disp_wdma0 = "/disp_wdma0@14014000";
		ion = "/iommu";
		iommu0 = "/m4u@14016000";
		iommu0_bank1 = "/m4u@14017000";
		iommu0_bank2 = "/m4u@14018000";
		iommu0_bank3 = "/m4u@14019000";
		iommu0_sec = "/m4u@1401a000";
		iommu1 = "/m4u@19010000";
		iommu1_bank1 = "/m4u@19011000";
		iommu1_bank2 = "/m4u@19012000";
		iommu1_bank3 = "/m4u@19013000";
		iommu1_sec = "/m4u@19014000";
		disp_ovl1_2l = "/disp_ovl1_2l@1401f000";
		smi_larb9 = "/smi_larb9@1502e000";
		smi_larb11 = "/smi_larb11@1582e000";
		imgsys_config = "/imgsys_config@15020000";
		imgsys2_config = "/imgsys2_config@15820000";
		vcu = "/vcu@16000000";
		smi_larb7 = "/smi_larb7@17010000";
		consys = "/consys@18000000";
		apu_conn2_clk = "/syscon@19020000";
		apu_conn1_clk = "/syscon@19024000";
		connfem = "/connfem@18000000";
		nofem = "/connfem@18000000/nofem";
		wlan7204h = "/connfem@18000000/wlan7204h";
		wlan7102c = "/connfem@18000000/wlan7102c";
		wifi = "/wifi@18000000";
		fm = "/fm@18000000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		gps = "/gps@18C00000";
		apusys_vcore_clk = "/syscon@19029000";
		apu0_clk = "/syscon@19030000";
		apu1_clk = "/syscon@19031000";
		apu_mdla0_clk = "/syscon@19034000";
		apu_pll_ctrl_clk = "/syscon@190f3000";
		camsys = "/camsys@1a000000";
		camsys_a = "/camsys_a@1a04f000";
		camsys_b = "/camsys_b@1a06f000";
		camsys_c = "/camsys_c@1a08f000";
		camera_af_hw_node = "/camera_af_hw_node";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		cam1 = "/cam1@1a030000";
		cam2 = "/cam2@1a050000";
		pda = "/pda@1a0b0000";
		ipesys_config = "/ipesys_config@1b000000";
		mdpsys_config = "/mdpsys_config@1f000000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f003000";
		mdp_rdma1 = "/mdp_rdma1@1f004000";
		mdp_aal0 = "/mdp_aal0@1f005000";
		mdp_aal1 = "/mdp_aal1@1f006000";
		mdp_hdr0 = "/mdp_hdr0@1f007000";
		mdp_rsz0 = "/mdp_rsz@1f008000";
		mdp_rsz1 = "/mdp_rsz1@1f009000";
		mdp_wrot0 = "/mdp_wrot0@1f00a000";
		mdp_wrot1 = "/mdp_wrot1@1f00b000";
		mdp_tdshp0 = "/mdp_tdshp0@1f00c000";
		mdp_tdshp1 = "/mdp_tdshp1@1f00d000";
		mdp_color0 = "/mdp_color0@1f00e000";
		mtkfb = "/mtkfb";
		irtx_pwm = "/irtx_pwm";
		odm = "/odm";
		rt5133_eint = "/odm/rt5133_eint";
		rt5133_gpio1 = "/odm/rt5133-gpio1";
		rt5133_gpio2 = "/odm/rt5133-gpio2";
		rt5133_gpio3 = "/odm/rt5133-gpio3";
		memory_ssmr_features = "/memory-ssmr-features";
		edma0 = "/edma0@19025000";
		edma = "/edma";
		vpu_core0 = "/vpu_core0@19030000";
		vpu_core1 = "/vpu_core1@19031000";
		mtk_mdla = "/mdla@19036000";
		apusys_power = "/apusys_power@0x190f0000";
		apu_acc = "/syscon@190f4000";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		i2c_common = "/i2c_common";
		i2c0 = "/i2c0@11e00000";
		i2c1 = "/i2c1@11d20000";
		i2c2 = "/i2c2@11d21000";
		i2c3 = "/i2c3@11cb0000";
		rt5133 = "/i2c3@11cb0000/rt5133@18";
		rt5133_ldo1 = "/i2c3@11cb0000/rt5133@18/regulators/LDO1";
		rt5133_ldo2 = "/i2c3@11cb0000/rt5133@18/regulators/LDO2";
		rt5133_ldo3 = "/i2c3@11cb0000/rt5133@18/regulators/LDO3";
		rt5133_ldo4 = "/i2c3@11cb0000/rt5133@18/regulators/LDO4";
		rt5133_ldo5 = "/i2c3@11cb0000/rt5133@18/regulators/LDO5";
		rt5133_ldo6 = "/i2c3@11cb0000/rt5133@18/regulators/LDO6";
		rt5133_ldo7 = "/i2c3@11cb0000/rt5133@18/regulators/LDO7";
		rt5133_ldo8 = "/i2c3@11cb0000/rt5133@18/regulators/LDO8";
		i2c4 = "/i2c4@11d22000";
		i2c5 = "/i2c5@11d00000";
		mt6360_pmu = "/i2c5@11d00000/mt6360_pmu_dts";
		adc = "/i2c5@11d00000/mt6360_pmu_dts/adc";
		mt6360_chg = "/i2c5@11d00000/mt6360_pmu_dts/chg";
		otg_vbus = "/i2c5@11d00000/mt6360_pmu_dts/chg/usb-otg-vbus";
		mt6360_pmic = "/i2c5@11d00000/mt6360_pmic_dts";
		mt_pmic_vdram2_ldo_reg = "/i2c5@11d00000/mt6360_pmic_dts/ldo7";
		mt6360_ldo = "/i2c5@11d00000/mt6360_ldo_dts";
		mt_pmic_vfp_ldo_reg = "/i2c5@11d00000/mt6360_ldo_dts/ldo1";
		mt_pmic_vtp_ldo_reg = "/i2c5@11d00000/mt6360_ldo_dts/ldo2";
		mt_pmic_vmc_ldo_reg = "/i2c5@11d00000/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/i2c5@11d00000/mt6360_ldo_dts/ldo5";
		i2c6 = "/i2c6@11f00000";
		speaker_amp = "/i2c6@11f00000/speaker_amp@5c";
		ps5169 = "/i2c6@11f00000/ps5169@28";
		i2c7 = "/i2c7@11d01000";
		i2c8 = "/i2c8@11d02000";
		i2c9 = "/i2c9@11d03000";
		i2c10 = "/i2c10@11280000";
		i2c11 = "/i2c11@11281000";
		usb_offload = "/usb_offload";
		ssusb = "/usb0@11201000";
		usb_host = "/usb0@11201000/xhci0@11200000";
		u3phy = "/usb-phy0@11e40000";
		u2port0 = "/usb-phy0@11e40000/usb2-phy0@11e40000";
		u3port0 = "/usb-phy0@11e40000/usb3-phy0@11e40700";
		extcon_usb = "/extcon_usb";
		mrdump_ext_rst = "/mrdump_ext_rst";
		gyro = "/gyro";
		touch = "/touch";
		touch_panel = "/touch_panel";
		alsps_mtk = "/alsps_mtk";
		ptp3 = "/ptp3";
		bt = "/bt@18000000";
		afe = "/mt6877-afe-pcm@11210000";
		mt6359_snd = "/mt6359_snd";
		sound = "/sound";
		snd_audio_dsp = "/snd_audio_dsp";
		snd_scp_ultra = "/snd_scp_ultra";
		btcvsd_snd = "/mtk-btcvsd-snd@18830000";
		gpufreq = "/gpufreq";
		ged = "/ged";
		typec_mux_switch = "/typec_mux_switch";
		fusb340 = "/fusb340";
		ssusb_ip_sleep = "/ssusb_ip_sleep";
		mt6360_typec = "/type_c_port0";
	};
};
