INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/lab/lab11/lab11.srcs/sources_1/new/lab11_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module barrel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/lab/lab11/lab11.srcs/sources_1/new/lab11_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32is
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/lab/lab11/lab11.srcs/sources_1/new/lab11_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module testmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/lab/lab11/lab11.srcs/sim_1/new/lab11_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_cpu
