// Seed: 3284833151
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  inout id_8;
  input id_7;
  input id_6;
  input id_5;
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  assign id_3 = id_5;
  type_12 id_9 (
      .id_0(id_7),
      .id_1(id_5)
  );
  logic id_10;
  wand  id_11;
  assign id_11[1] = ~id_7 & 1 ? "" : 1;
endmodule
