Analysis & Synthesis report for pll
Tue Jun 29 21:56:31 2021
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jun 29 21:56:31 2021           ;
; Quartus Prime Version       ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name               ; pll                                         ;
; Top-level Entity Name       ; pll                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; pll                ; pll                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Jun 29 21:56:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pll -c pll
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-bdf_type File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pll.vhd Line: 36
    Info (12023): Found entity 1: pll File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pll.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file dff_cont.vhd
    Info (12022): Found design unit 1: dff_cont-archcon File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dff_cont.vhd Line: 29
    Info (12023): Found entity 1: dff_cont File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dff_cont.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file car_edge.vhd
    Info (12022): Found design unit 1: car_edge-archedge File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/car_edge.vhd Line: 26
    Info (12023): Found entity 1: car_edge File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/car_edge.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file bor_edge.vhd
    Info (12022): Found design unit 1: bor_edge-archedge File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/bor_edge.vhd Line: 26
    Info (12023): Found entity 1: bor_edge File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/bor_edge.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file pfd.vhd
    Info (12022): Found design unit 1: pfd-pfd_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd Line: 28
    Info (12023): Found entity 1: pfd File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file sine_wave_gen.vhd
    Info (12022): Found design unit 1: sine_wave_gen-sine_wave_gen_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/sine_wave_gen.vhd Line: 14
    Info (12023): Found entity 1: sine_wave_gen File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/sine_wave_gen.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file d_ff.vhd
    Info (12022): Found design unit 1: d_ff-dff_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/d_ff.vhd Line: 20
    Info (12023): Found entity 1: d_ff File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/d_ff.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file divfreq.vhd
    Info (12022): Found design unit 1: divfreq-divfreq_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/divfreq.vhd Line: 30
    Info (12023): Found entity 1: divfreq File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/divfreq.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file k_counter.vhd
    Info (12022): Found design unit 1: k_counter-k_counter_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/k_counter.vhd Line: 26
    Info (12023): Found entity 1: k_counter File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/k_counter.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file dco.vhd
    Info (12022): Found design unit 1: dco-dco_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dco.vhd Line: 29
    Info (12023): Found entity 1: dco File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dco.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file div4.vhd
    Info (12022): Found design unit 1: div4-div4_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div4.vhd Line: 26
    Info (12023): Found entity 1: div4 File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div4.vhd Line: 17
Warning (12018): Entity "tff" will be ignored because it conflicts with Quartus Prime primitive name File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/tff.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file tff.vhd
    Info (12022): Found design unit 1: tff-tff_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/tff.vhd Line: 23
Error (10396): VHDL syntax error at div8.vhd(32): name used in construct must match previously specified name "div_8_arch" File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div8.vhd Line: 32
Info (12021): Found 0 design units, including 0 entities, in source file div8.vhd
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 5006 megabytes
    Error: Processing ended: Tue Jun 29 21:56:31 2021
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:35


