 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nworst 10
        -input_pins
        -nets
        -max_paths 30
        -transition_time
        -capacitance
Design : cpu_isle
Version: S-2021.06-SP5-4
Date   : Mon May 13 01:48:07 2024
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: Inactive.

  Startpoint: xirq_n_9 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_9_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_9 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_9 (net)                                1       1.0149              0.0000     1.2500 f
  iio_flops/xirq_n_9 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_9 (net)                              1.0149              0.0000     1.2500 f
  iio_flops/l_irq_9_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_9_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_14 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_14_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_14 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_14 (net)                               1       1.1319              0.0000     1.2500 f
  iio_flops/xirq_n_14 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_14 (net)                             1.1319              0.0000     1.2500 f
  iio_flops/l_irq_14_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_14_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_15 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_15_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_15 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_15 (net)                               1       1.1436              0.0000     1.2500 f
  iio_flops/xirq_n_15 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_15 (net)                             1.1436              0.0000     1.2500 f
  iio_flops/l_irq_15_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_15_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_5 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_5_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_5 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_5 (net)                                1       1.1488              0.0000     1.2500 f
  iio_flops/xirq_n_5 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_5 (net)                              1.1488              0.0000     1.2500 f
  iio_flops/l_irq_5_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_5_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_16 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_16_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_16 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_16 (net)                               1       1.1790              0.0000     1.2500 f
  iio_flops/xirq_n_16 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_16 (net)                             1.1790              0.0000     1.2500 f
  iio_flops/l_irq_16_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_16_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_12 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_12_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_12 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_12 (net)                               1       1.2043              0.0000     1.2500 f
  iio_flops/xirq_n_12 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_12 (net)                             1.2043              0.0000     1.2500 f
  iio_flops/l_irq_12_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_12_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_4 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_4_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_4 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_4 (net)                                1       1.2283              0.0000     1.2500 f
  iio_flops/xirq_n_4 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_4 (net)                              1.2283              0.0000     1.2500 f
  iio_flops/l_irq_4_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_4_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_8 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_8_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_8 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_8 (net)                                1       1.2768              0.0000     1.2500 f
  iio_flops/xirq_n_8 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_8 (net)                              1.2768              0.0000     1.2500 f
  iio_flops/l_irq_8_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_8_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_18 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_18_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_18 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_18 (net)                               1       1.3323              0.0000     1.2500 f
  iio_flops/xirq_n_18 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_18 (net)                             1.3323              0.0000     1.2500 f
  iio_flops/l_irq_18_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_18_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_6 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_6_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_6 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_6 (net)                                1       1.3227              0.0000     1.2500 f
  iio_flops/xirq_n_6 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_6 (net)                              1.3227              0.0000     1.2500 f
  iio_flops/l_irq_6_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_6_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_11 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_11_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_11 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_11 (net)                               1       1.3447              0.0000     1.2500 f
  iio_flops/xirq_n_11 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_11 (net)                             1.3447              0.0000     1.2500 f
  iio_flops/l_irq_11_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_11_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_7 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_7_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_7 (in)                                                   0.0000    0.0000     1.2500 f
  xirq_n_7 (net)                                1       1.3463              0.0000     1.2500 f
  iio_flops/xirq_n_7 (cpu_isle_io_flops_0)                                  0.0000     1.2500 f
  iio_flops/xirq_n_7 (net)                              1.3463              0.0000     1.2500 f
  iio_flops/l_irq_7_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_7_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1765


  Startpoint: xirq_n_10 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_10_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_10 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_10 (net)                               1       1.3950              0.0000     1.2500 f
  iio_flops/xirq_n_10 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_10 (net)                             1.3950              0.0000     1.2500 f
  iio_flops/l_irq_10_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_10_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_19 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_19_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_19 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_19 (net)                               1       1.4055              0.0000     1.2500 f
  iio_flops/xirq_n_19 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_19 (net)                             1.4055              0.0000     1.2500 f
  iio_flops/l_irq_19_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_19_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_13 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_13_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_13 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_13 (net)                               1       1.5470              0.0000     1.2500 f
  iio_flops/xirq_n_13 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_13 (net)                             1.5470              0.0000     1.2500 f
  iio_flops/l_irq_13_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_13_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: xirq_n_17 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_17_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  xirq_n_17 (in)                                                  0.0000    0.0000     1.2500 f
  xirq_n_17 (net)                               1       1.6159              0.0000     1.2500 f
  iio_flops/xirq_n_17 (cpu_isle_io_flops_0)                                 0.0000     1.2500 f
  iio_flops/xirq_n_17 (net)                             1.6159              0.0000     1.2500 f
  iio_flops/l_irq_17_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_17_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                         0.0235     0.0735
  data required time                                                                   0.0735
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0735
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1766


  Startpoint: ctrl_cpu_start
              (input port clocked by clk_in)
  Endpoint: iio_flops/i_start_synchro_r_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 f
  ctrl_cpu_start (in)                                             0.0000    0.0000     1.2500 f
  ctrl_cpu_start (net)                          1       1.8380              0.0000     1.2500 f
  iio_flops/ctrl_cpu_start (cpu_isle_io_flops_0)                            0.0000     1.2500 f
  iio_flops/ctrl_cpu_start (net)                        1.8380              0.0000     1.2500 f
  iio_flops/i_start_synchro_r_reg/D (DFFARX1_RVT)                 0.0001    0.0000 *   1.2500 f
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/i_start_synchro_r_reg/CLK (DFFARX1_RVT)                         0.0000     0.0500 r
  library hold time                                                         0.0201     0.0701
  data required time                                                                   0.0701
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0701
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1799


  Startpoint: ctrl_cpu_start
              (input port clocked by clk_in)
  Endpoint: iio_flops/i_start_synchro_r_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  ctrl_cpu_start (in)                                             0.0000    0.0000     1.2500 r
  ctrl_cpu_start (net)                          1       1.8536              0.0000     1.2500 r
  iio_flops/ctrl_cpu_start (cpu_isle_io_flops_0)                            0.0000     1.2500 r
  iio_flops/ctrl_cpu_start (net)                        1.8536              0.0000     1.2500 r
  iio_flops/i_start_synchro_r_reg/D (DFFARX1_RVT)                 0.0001    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/i_start_synchro_r_reg/CLK (DFFARX1_RVT)                         0.0000     0.0500 r
  library hold time                                                        -0.0081     0.0419
  data required time                                                                   0.0419
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0419
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2082


  Startpoint: xirq_n_9 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_9_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_9 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_9 (net)                                1       1.0256              0.0000     1.2500 r
  iio_flops/xirq_n_9 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_9 (net)                              1.0256              0.0000     1.2500 r
  iio_flops/l_irq_9_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_9_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_14 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_14_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_14 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_14 (net)                               1       1.1426              0.0000     1.2500 r
  iio_flops/xirq_n_14 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_14 (net)                             1.1426              0.0000     1.2500 r
  iio_flops/l_irq_14_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_14_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_15 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_15_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_15 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_15 (net)                               1       1.1544              0.0000     1.2500 r
  iio_flops/xirq_n_15 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_15 (net)                             1.1544              0.0000     1.2500 r
  iio_flops/l_irq_15_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_15_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_5 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_5_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_5 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_5 (net)                                1       1.1595              0.0000     1.2500 r
  iio_flops/xirq_n_5 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_5 (net)                              1.1595              0.0000     1.2500 r
  iio_flops/l_irq_5_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_5_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_16 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_16_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_16 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_16 (net)                               1       1.1897              0.0000     1.2500 r
  iio_flops/xirq_n_16 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_16 (net)                             1.1897              0.0000     1.2500 r
  iio_flops/l_irq_16_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_16_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_12 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_12_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_12 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_12 (net)                               1       1.2150              0.0000     1.2500 r
  iio_flops/xirq_n_12 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_12 (net)                             1.2150              0.0000     1.2500 r
  iio_flops/l_irq_12_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_12_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_4 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_4_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_4 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_4 (net)                                1       1.2390              0.0000     1.2500 r
  iio_flops/xirq_n_4 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_4 (net)                              1.2390              0.0000     1.2500 r
  iio_flops/l_irq_4_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_4_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_8 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_8_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_8 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_8 (net)                                1       1.2875              0.0000     1.2500 r
  iio_flops/xirq_n_8 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_8 (net)                              1.2875              0.0000     1.2500 r
  iio_flops/l_irq_8_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_8_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_18 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_18_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_18 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_18 (net)                               1       1.3430              0.0000     1.2500 r
  iio_flops/xirq_n_18 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_18 (net)                             1.3430              0.0000     1.2500 r
  iio_flops/l_irq_18_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_18_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_6 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_6_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_6 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_6 (net)                                1       1.3334              0.0000     1.2500 r
  iio_flops/xirq_n_6 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_6 (net)                              1.3334              0.0000     1.2500 r
  iio_flops/l_irq_6_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_6_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_11 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_11_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_11 (in)                                                  0.0000    0.0000     1.2500 r
  xirq_n_11 (net)                               1       1.3554              0.0000     1.2500 r
  iio_flops/xirq_n_11 (cpu_isle_io_flops_0)                                 0.0000     1.2500 r
  iio_flops/xirq_n_11 (net)                             1.3554              0.0000     1.2500 r
  iio_flops/l_irq_11_reg/D (DFFASX1_RVT)                          0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_11_reg/CLK (DFFASX1_RVT)                                  0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: xirq_n_7 (input port clocked by clk_in)
  Endpoint: iio_flops/l_irq_7_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.2500     1.2500 r
  xirq_n_7 (in)                                                   0.0000    0.0000     1.2500 r
  xirq_n_7 (net)                                1       1.3570              0.0000     1.2500 r
  iio_flops/xirq_n_7 (cpu_isle_io_flops_0)                                  0.0000     1.2500 r
  iio_flops/xirq_n_7 (net)                              1.3570              0.0000     1.2500 r
  iio_flops/l_irq_7_reg/D (DFFASX1_RVT)                           0.0000    0.0000 *   1.2500 r
  data arrival time                                                                    1.2500

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/l_irq_7_reg/CLK (DFFASX1_RVT)                                   0.0000     0.0500 r
  library hold time                                                        -0.0098     0.0402
  data required time                                                                   0.0402
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0402
  data arrival time                                                                   -1.2500
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2098


  Startpoint: iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: power_toggle
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg/Q (DFFARX1_RVT)   0.0811   0.2355   0.2355 f
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle (net)     2   8.8745    0.0000     0.2355 f
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle (cpu_isle_xaux_regs_0)   0.0000    0.2355 f
  iarc600/iquarc/iauxiliary/power_toggle (net)          8.8745              0.0000     0.2355 f
  iarc600/iquarc/iauxiliary/power_toggle (cpu_isle_auxiliary_0)             0.0000     0.2355 f
  iarc600/iquarc/power_toggle (net)                     8.8745              0.0000     0.2355 f
  iarc600/iquarc/power_toggle (cpu_isle_quarc_0)                            0.0000     0.2355 f
  iarc600/power_toggle (net)                            8.8745              0.0000     0.2355 f
  iarc600/power_toggle (cpu_isle_arc600_0)                                  0.0000     0.2355 f
  power_toggle (net)                                    8.8745              0.0000     0.2355 f
  power_toggle (out)                                              0.0811    0.0008 *   0.2363 f
  data arrival time                                                                    0.2363

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -0.2363
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.4363


  Startpoint: iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: power_toggle
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle_reg/Q (DFFARX1_RVT)   0.0903   0.2501   0.2501 r
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle (net)     2   8.8940    0.0000     0.2501 r
  iarc600/iquarc/iauxiliary/ixaux_regs/power_toggle (cpu_isle_xaux_regs_0)   0.0000    0.2501 r
  iarc600/iquarc/iauxiliary/power_toggle (net)          8.8940              0.0000     0.2501 r
  iarc600/iquarc/iauxiliary/power_toggle (cpu_isle_auxiliary_0)             0.0000     0.2501 r
  iarc600/iquarc/power_toggle (net)                     8.8940              0.0000     0.2501 r
  iarc600/iquarc/power_toggle (cpu_isle_quarc_0)                            0.0000     0.2501 r
  iarc600/power_toggle (net)                            8.8940              0.0000     0.2501 r
  iarc600/power_toggle (cpu_isle_arc600_0)                                  0.0000     0.2501 r
  power_toggle (net)                                    8.8940              0.0000     0.2501 r
  power_toggle (out)                                              0.0903    0.0008 *   0.2508 r
  data arrival time                                                                    0.2508

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -0.2508
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.4508


  Startpoint: iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: en (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg/CLK (DFFASX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg/QN (DFFASX1_RVT)   0.0785   0.2037   0.2037 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/n172 (net)     2   4.0561     0.0000     0.2037 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/U15/A (NBUFFX2_RVT)   0.0785   0.0001 *   0.2039 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/U15/Y (NBUFFX2_RVT)   0.2311   0.1939    0.3978 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/en_r (net)    25  53.3097     0.0000     0.3978 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/en_r (cpu_isle_flags_0)       0.0000     0.3978 r
  iarc600/iquarc/iauxiliary/iaux_regs/en (net)         53.3097              0.0000     0.3978 r
  iarc600/iquarc/iauxiliary/iaux_regs/en (cpu_isle_aux_regs_0)              0.0000     0.3978 r
  iarc600/iquarc/iauxiliary/en (net)                   53.3097              0.0000     0.3978 r
  iarc600/iquarc/iauxiliary/en (cpu_isle_auxiliary_0)                       0.0000     0.3978 r
  iarc600/iquarc/en (net)                              53.3097              0.0000     0.3978 r
  iarc600/iquarc/en (cpu_isle_quarc_0)                                      0.0000     0.3978 r
  iarc600/en (net)                                     53.3097              0.0000     0.3978 r
  iarc600/en (cpu_isle_arc600_0)                                            0.0000     0.3978 r
  n46 (net)                                            53.3097              0.0000     0.3978 r
  U44/A (NBUFFX2_RVT)                                             0.2311    0.0009 *   0.3987 r
  U44/Y (NBUFFX2_RVT)                                             0.0946    0.1157     0.5144 r
  en (net)                                      2      15.6829              0.0000     0.5144 r
  en (out)                                                        0.0946    0.0018 *   0.5162 r
  data arrival time                                                                    0.5162

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -0.5162
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.7162


  Startpoint: iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: en (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg/CLK (DFFASX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_en_r_reg/QN (DFFASX1_RVT)   0.0673   0.1794   0.1794 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/n172 (net)     2   4.0169     0.0000     0.1794 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/U15/A (NBUFFX2_RVT)   0.0673   0.0001 *   0.1795 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/U15/Y (NBUFFX2_RVT)   0.2020   0.1884    0.3680 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/en_r (net)    25  52.9954     0.0000     0.3680 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_flags/en_r (cpu_isle_flags_0)       0.0000     0.3680 f
  iarc600/iquarc/iauxiliary/iaux_regs/en (net)         52.9954              0.0000     0.3680 f
  iarc600/iquarc/iauxiliary/iaux_regs/en (cpu_isle_aux_regs_0)              0.0000     0.3680 f
  iarc600/iquarc/iauxiliary/en (net)                   52.9954              0.0000     0.3680 f
  iarc600/iquarc/iauxiliary/en (cpu_isle_auxiliary_0)                       0.0000     0.3680 f
  iarc600/iquarc/en (net)                              52.9954              0.0000     0.3680 f
  iarc600/iquarc/en (cpu_isle_quarc_0)                                      0.0000     0.3680 f
  iarc600/en (net)                                     52.9954              0.0000     0.3680 f
  iarc600/en (cpu_isle_arc600_0)                                            0.0000     0.3680 f
  n46 (net)                                            52.9954              0.0000     0.3680 f
  U44/A (NBUFFX2_RVT)                                             0.2020    0.0009 *   0.3689 f
  U44/Y (NBUFFX2_RVT)                                             0.0864    0.1468     0.5156 f
  en (net)                                      2      15.6607              0.0000     0.5156 f
  en (out)                                                        0.0864    0.0018 *   0.5174 f
  data arrival time                                                                    0.5174

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -0.5174
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.7174


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[10]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[10] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[10] (net)        3       4.1622              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[10] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[10] (net)                          4.1622              0.0000     1.5000 f
  iarc_ram/ldst_dout[10] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[10] (net)                                 4.1622              0.0000     1.5000 f
  iarc600/ldst_dout[10] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[10] (net)                           4.1622              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[10] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[10] (net)                      4.1622              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[10] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[10] (net)        4.1622              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U15/A (NBUFFX2_RVT)                  0.0002    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U15/Y (NBUFFX2_RVT)                  0.0149    0.0260     1.5261 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[10] (net)     1   0.1823        0.0000     1.5261 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[10] (cpu_isle_dccm_control_0)   0.0000     1.5261 f
  iarc600/idmp/ldst_dmi_rdata[10] (net)                 0.1823              0.0000     1.5261 f
  iarc600/idmp/ldst_dmi_rdata[10] (cpu_isle_dmp_0)                          0.0000     1.5261 f
  iarc600/ldst_dmi_rdata[10] (net)                      0.1823              0.0000     1.5261 f
  iarc600/ldst_dmi_rdata[10] (cpu_isle_arc600_0)                            0.0000     1.5261 f
  ldst_dmi_rdata[10] (net)                              0.1823              0.0000     1.5261 f
  ldst_dmi_rdata[10] (out)                                        0.0149    0.0000 *   1.5261 f
  data arrival time                                                                    1.5261

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5261
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7261


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[27]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[27] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[27] (net)     6     8.8183              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[27] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[27] (net)                     8.8183              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[27] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[27] (net)                            8.8183              0.0000     1.5000 f
  iarc600/code_ram_rdata[27] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[27] (net)                      8.8183              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[27] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[27] (net)               8.8183              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[27] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[27] (net)    8.8183              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[27] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[27] (net)   8.8183       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[27] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[27] (net)   8.8183   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U30/A (NBUFFX2_RVT)   0.0002   0.0001 *   1.5001 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U30/Y (NBUFFX2_RVT)   0.0149   0.0260   1.5261 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[27] (net)     1   0.1876   0.0000   1.5261 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[27] (cpu_isle_iccm_control_0)   0.0000   1.5261 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[27] (net)   0.1876       0.0000     1.5261 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[27] (cpu_isle_if_sys_0)   0.0000    1.5261 f
  iarc600/iquarc/iregisters/code_dmi_rdata[27] (net)    0.1876              0.0000     1.5261 f
  iarc600/iquarc/iregisters/code_dmi_rdata[27] (cpu_isle_registers_0)       0.0000     1.5261 f
  iarc600/iquarc/code_dmi_rdata[27] (net)               0.1876              0.0000     1.5261 f
  iarc600/iquarc/code_dmi_rdata[27] (cpu_isle_quarc_0)                      0.0000     1.5261 f
  iarc600/code_dmi_rdata[27] (net)                      0.1876              0.0000     1.5261 f
  iarc600/code_dmi_rdata[27] (cpu_isle_arc600_0)                            0.0000     1.5261 f
  code_dmi_rdata[27] (net)                              0.1876              0.0000     1.5261 f
  code_dmi_rdata[27] (out)                                        0.0149    0.0000 *   1.5261 f
  data arrival time                                                                    1.5261

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5261
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7261


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[9]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[9] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[9] (net)         3       4.2328              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[9] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[9] (net)                           4.2328              0.0000     1.5000 f
  iarc_ram/ldst_dout[9] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[9] (net)                                  4.2328              0.0000     1.5000 f
  iarc600/ldst_dout[9] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[9] (net)                            4.2328              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[9] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[9] (net)                       4.2328              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[9] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[9] (net)         4.2328              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U14/A (NBUFFX2_RVT)                  0.0002    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U14/Y (NBUFFX2_RVT)                  0.0149    0.0260     1.5261 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[9] (net)     1   0.1880         0.0000     1.5261 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[9] (cpu_isle_dccm_control_0)    0.0000     1.5261 f
  iarc600/idmp/ldst_dmi_rdata[9] (net)                  0.1880              0.0000     1.5261 f
  iarc600/idmp/ldst_dmi_rdata[9] (cpu_isle_dmp_0)                           0.0000     1.5261 f
  iarc600/ldst_dmi_rdata[9] (net)                       0.1880              0.0000     1.5261 f
  iarc600/ldst_dmi_rdata[9] (cpu_isle_arc600_0)                             0.0000     1.5261 f
  ldst_dmi_rdata[9] (net)                               0.1880              0.0000     1.5261 f
  ldst_dmi_rdata[9] (out)                                         0.0149    0.0000 *   1.5261 f
  data arrival time                                                                    1.5261

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5261
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7261


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[25]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[25] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[25] (net)     6     9.0133              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[25] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[25] (net)                     9.0133              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[25] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[25] (net)                            9.0133              0.0000     1.5000 f
  iarc600/code_ram_rdata[25] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[25] (net)                      9.0133              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[25] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[25] (net)               9.0133              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[25] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[25] (net)    9.0133              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[25] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[25] (net)   9.0133       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[25] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[25] (net)   9.0133   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U28/A (NBUFFX2_RVT)   0.0002   0.0002 *   1.5002 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U28/Y (NBUFFX2_RVT)   0.0149   0.0260   1.5262 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[25] (net)     1   0.1938   0.0000   1.5262 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[25] (cpu_isle_iccm_control_0)   0.0000   1.5262 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[25] (net)   0.1938       0.0000     1.5262 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[25] (cpu_isle_if_sys_0)   0.0000    1.5262 f
  iarc600/iquarc/iregisters/code_dmi_rdata[25] (net)    0.1938              0.0000     1.5262 f
  iarc600/iquarc/iregisters/code_dmi_rdata[25] (cpu_isle_registers_0)       0.0000     1.5262 f
  iarc600/iquarc/code_dmi_rdata[25] (net)               0.1938              0.0000     1.5262 f
  iarc600/iquarc/code_dmi_rdata[25] (cpu_isle_quarc_0)                      0.0000     1.5262 f
  iarc600/code_dmi_rdata[25] (net)                      0.1938              0.0000     1.5262 f
  iarc600/code_dmi_rdata[25] (cpu_isle_arc600_0)                            0.0000     1.5262 f
  code_dmi_rdata[25] (net)                              0.1938              0.0000     1.5262 f
  code_dmi_rdata[25] (out)                                        0.0149    0.0000 *   1.5262 f
  data arrival time                                                                    1.5262

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5262
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7262


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[28]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[28] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[28] (net)     6     9.2219              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[28] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[28] (net)                     9.2219              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[28] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[28] (net)                            9.2219              0.0000     1.5000 f
  iarc600/code_ram_rdata[28] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[28] (net)                      9.2219              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[28] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[28] (net)               9.2219              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[28] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[28] (net)    9.2219              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[28] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[28] (net)   9.2219       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[28] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[28] (net)   9.2219   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U31/A (NBUFFX2_RVT)   0.0002   0.0002 *   1.5002 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U31/Y (NBUFFX2_RVT)   0.0150   0.0262   1.5263 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[28] (net)     1   0.2279   0.0000   1.5263 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[28] (cpu_isle_iccm_control_0)   0.0000   1.5263 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[28] (net)   0.2279       0.0000     1.5263 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[28] (cpu_isle_if_sys_0)   0.0000    1.5263 f
  iarc600/iquarc/iregisters/code_dmi_rdata[28] (net)    0.2279              0.0000     1.5263 f
  iarc600/iquarc/iregisters/code_dmi_rdata[28] (cpu_isle_registers_0)       0.0000     1.5263 f
  iarc600/iquarc/code_dmi_rdata[28] (net)               0.2279              0.0000     1.5263 f
  iarc600/iquarc/code_dmi_rdata[28] (cpu_isle_quarc_0)                      0.0000     1.5263 f
  iarc600/code_dmi_rdata[28] (net)                      0.2279              0.0000     1.5263 f
  iarc600/code_dmi_rdata[28] (cpu_isle_arc600_0)                            0.0000     1.5263 f
  code_dmi_rdata[28] (net)                              0.2279              0.0000     1.5263 f
  code_dmi_rdata[28] (out)                                        0.0150    0.0000 *   1.5263 f
  data arrival time                                                                    1.5263

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5263
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7263


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[26]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[26] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[26] (net)     6     9.6328              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[26] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[26] (net)                     9.6328              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[26] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[26] (net)                            9.6328              0.0000     1.5000 f
  iarc600/code_ram_rdata[26] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[26] (net)                      9.6328              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[26] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[26] (net)               9.6328              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[26] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[26] (net)    9.6328              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[26] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[26] (net)   9.6328       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[26] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[26] (net)   9.6328   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U29/A (NBUFFX2_RVT)   0.0002   0.0002 *   1.5002 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U29/Y (NBUFFX2_RVT)   0.0150   0.0262   1.5264 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[26] (net)     1   0.2258   0.0000   1.5264 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[26] (cpu_isle_iccm_control_0)   0.0000   1.5264 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[26] (net)   0.2258       0.0000     1.5264 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[26] (cpu_isle_if_sys_0)   0.0000    1.5264 f
  iarc600/iquarc/iregisters/code_dmi_rdata[26] (net)    0.2258              0.0000     1.5264 f
  iarc600/iquarc/iregisters/code_dmi_rdata[26] (cpu_isle_registers_0)       0.0000     1.5264 f
  iarc600/iquarc/code_dmi_rdata[26] (net)               0.2258              0.0000     1.5264 f
  iarc600/iquarc/code_dmi_rdata[26] (cpu_isle_quarc_0)                      0.0000     1.5264 f
  iarc600/code_dmi_rdata[26] (net)                      0.2258              0.0000     1.5264 f
  iarc600/code_dmi_rdata[26] (cpu_isle_arc600_0)                            0.0000     1.5264 f
  code_dmi_rdata[26] (net)                              0.2258              0.0000     1.5264 f
  code_dmi_rdata[26] (out)                                        0.0150    0.0000 *   1.5264 f
  data arrival time                                                                    1.5264

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5264
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7264


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[29]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[29] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[29] (net)     6     9.6554              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[29] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[29] (net)                     9.6554              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[29] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[29] (net)                            9.6554              0.0000     1.5000 f
  iarc600/code_ram_rdata[29] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[29] (net)                      9.6554              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[29] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[29] (net)               9.6554              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[29] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[29] (net)    9.6554              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[29] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[29] (net)   9.6554       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[29] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[29] (net)   9.6554   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U32/A (NBUFFX2_RVT)   0.0003   0.0002 *   1.5002 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U32/Y (NBUFFX2_RVT)   0.0150   0.0262   1.5264 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[29] (net)     1   0.2290   0.0000   1.5264 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[29] (cpu_isle_iccm_control_0)   0.0000   1.5264 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[29] (net)   0.2290       0.0000     1.5264 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[29] (cpu_isle_if_sys_0)   0.0000    1.5264 f
  iarc600/iquarc/iregisters/code_dmi_rdata[29] (net)    0.2290              0.0000     1.5264 f
  iarc600/iquarc/iregisters/code_dmi_rdata[29] (cpu_isle_registers_0)       0.0000     1.5264 f
  iarc600/iquarc/code_dmi_rdata[29] (net)               0.2290              0.0000     1.5264 f
  iarc600/iquarc/code_dmi_rdata[29] (cpu_isle_quarc_0)                      0.0000     1.5264 f
  iarc600/code_dmi_rdata[29] (net)                      0.2290              0.0000     1.5264 f
  iarc600/code_dmi_rdata[29] (cpu_isle_arc600_0)                            0.0000     1.5264 f
  code_dmi_rdata[29] (net)                              0.2290              0.0000     1.5264 f
  code_dmi_rdata[29] (out)                                        0.0150    0.0000 *   1.5264 f
  data arrival time                                                                    1.5264

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5264
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7264


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[6]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[6] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[6] (net)         2       3.3208              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[6] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[6] (net)                           3.3208              0.0000     1.5000 f
  iarc_ram/ldst_dout[6] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[6] (net)                                  3.3208              0.0000     1.5000 f
  iarc600/ldst_dout[6] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[6] (net)                            3.3208              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[6] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[6] (net)                       3.3208              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[6] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[6] (net)         3.3208              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U11/A (NBUFFX2_RVT)                  0.0001    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U11/Y (NBUFFX2_RVT)                  0.0152    0.0264     1.5265 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[6] (net)     1   0.2834         0.0000     1.5265 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[6] (cpu_isle_dccm_control_0)    0.0000     1.5265 f
  iarc600/idmp/ldst_dmi_rdata[6] (net)                  0.2834              0.0000     1.5265 f
  iarc600/idmp/ldst_dmi_rdata[6] (cpu_isle_dmp_0)                           0.0000     1.5265 f
  iarc600/ldst_dmi_rdata[6] (net)                       0.2834              0.0000     1.5265 f
  iarc600/ldst_dmi_rdata[6] (cpu_isle_arc600_0)                             0.0000     1.5265 f
  ldst_dmi_rdata[6] (net)                               0.2834              0.0000     1.5265 f
  ldst_dmi_rdata[6] (out)                                         0.0152    0.0000 *   1.5265 f
  data arrival time                                                                    1.5265

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5265
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7265


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[5]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[5] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[5] (net)         2       3.3506              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[5] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[5] (net)                           3.3506              0.0000     1.5000 f
  iarc_ram/ldst_dout[5] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[5] (net)                                  3.3506              0.0000     1.5000 f
  iarc600/ldst_dout[5] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[5] (net)                            3.3506              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[5] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[5] (net)                       3.3506              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[5] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[5] (net)         3.3506              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U10/A (NBUFFX2_RVT)                  0.0001    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U10/Y (NBUFFX2_RVT)                  0.0152    0.0264     1.5265 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[5] (net)     1   0.2876         0.0000     1.5265 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[5] (cpu_isle_dccm_control_0)    0.0000     1.5265 f
  iarc600/idmp/ldst_dmi_rdata[5] (net)                  0.2876              0.0000     1.5265 f
  iarc600/idmp/ldst_dmi_rdata[5] (cpu_isle_dmp_0)                           0.0000     1.5265 f
  iarc600/ldst_dmi_rdata[5] (net)                       0.2876              0.0000     1.5265 f
  iarc600/ldst_dmi_rdata[5] (cpu_isle_arc600_0)                             0.0000     1.5265 f
  ldst_dmi_rdata[5] (net)                               0.2876              0.0000     1.5265 f
  ldst_dmi_rdata[5] (out)                                         0.0152    0.0000 *   1.5265 f
  data arrival time                                                                    1.5265

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5265
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7265


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[10]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[10] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[10] (net)     5     6.8407              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[10] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[10] (net)                     6.8407              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[10] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[10] (net)                            6.8407              0.0000     1.5000 f
  iarc600/code_ram_rdata[10] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[10] (net)                      6.8407              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[10] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[10] (net)               6.8407              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[10] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[10] (net)    6.8407              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[10] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[10] (net)   6.8407       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[10] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[10] (net)   6.8407   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U13/A (NBUFFX2_RVT)   0.0002   0.0002 *   1.5002 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U13/Y (NBUFFX2_RVT)   0.0152   0.0264   1.5266 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[10] (net)     1   0.2774   0.0000   1.5266 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[10] (cpu_isle_iccm_control_0)   0.0000   1.5266 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[10] (net)   0.2774       0.0000     1.5266 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[10] (cpu_isle_if_sys_0)   0.0000    1.5266 f
  iarc600/iquarc/iregisters/code_dmi_rdata[10] (net)    0.2774              0.0000     1.5266 f
  iarc600/iquarc/iregisters/code_dmi_rdata[10] (cpu_isle_registers_0)       0.0000     1.5266 f
  iarc600/iquarc/code_dmi_rdata[10] (net)               0.2774              0.0000     1.5266 f
  iarc600/iquarc/code_dmi_rdata[10] (cpu_isle_quarc_0)                      0.0000     1.5266 f
  iarc600/code_dmi_rdata[10] (net)                      0.2774              0.0000     1.5266 f
  iarc600/code_dmi_rdata[10] (cpu_isle_arc600_0)                            0.0000     1.5266 f
  code_dmi_rdata[10] (net)                              0.2774              0.0000     1.5266 f
  code_dmi_rdata[10] (out)                                        0.0152    0.0000 *   1.5266 f
  data arrival time                                                                    1.5266

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5266
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7266


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[22]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[22] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[22] (net)     5     8.8584              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[22] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[22] (net)                     8.8584              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[22] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[22] (net)                            8.8584              0.0000     1.5000 f
  iarc600/code_ram_rdata[22] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[22] (net)                      8.8584              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[22] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[22] (net)               8.8584              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[22] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[22] (net)    8.8584              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[22] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[22] (net)   8.8584       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[22] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[22] (net)   8.8584   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U25/A (NBUFFX2_RVT)   0.0003   0.0002 *   1.5002 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U25/Y (NBUFFX2_RVT)   0.0152   0.0264   1.5266 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[22] (net)     1   0.2778   0.0000   1.5266 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[22] (cpu_isle_iccm_control_0)   0.0000   1.5266 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[22] (net)   0.2778       0.0000     1.5266 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[22] (cpu_isle_if_sys_0)   0.0000    1.5266 f
  iarc600/iquarc/iregisters/code_dmi_rdata[22] (net)    0.2778              0.0000     1.5266 f
  iarc600/iquarc/iregisters/code_dmi_rdata[22] (cpu_isle_registers_0)       0.0000     1.5266 f
  iarc600/iquarc/code_dmi_rdata[22] (net)               0.2778              0.0000     1.5266 f
  iarc600/iquarc/code_dmi_rdata[22] (cpu_isle_quarc_0)                      0.0000     1.5266 f
  iarc600/code_dmi_rdata[22] (net)                      0.2778              0.0000     1.5266 f
  iarc600/code_dmi_rdata[22] (cpu_isle_arc600_0)                            0.0000     1.5266 f
  code_dmi_rdata[22] (net)                              0.2778              0.0000     1.5266 f
  code_dmi_rdata[22] (out)                                        0.0152    0.0000 *   1.5266 f
  data arrival time                                                                    1.5266

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5266
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7266


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[14]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[14] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[14] (net)        3       3.9920              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[14] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[14] (net)                          3.9920              0.0000     1.5000 f
  iarc_ram/ldst_dout[14] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[14] (net)                                 3.9920              0.0000     1.5000 f
  iarc600/ldst_dout[14] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[14] (net)                           3.9920              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[14] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[14] (net)                      3.9920              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[14] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[14] (net)        3.9920              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U19/A (NBUFFX2_RVT)                  0.0002    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U19/Y (NBUFFX2_RVT)                  0.0153    0.0265     1.5266 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[14] (net)     1   0.3217        0.0000     1.5266 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[14] (cpu_isle_dccm_control_0)   0.0000     1.5266 f
  iarc600/idmp/ldst_dmi_rdata[14] (net)                 0.3217              0.0000     1.5266 f
  iarc600/idmp/ldst_dmi_rdata[14] (cpu_isle_dmp_0)                          0.0000     1.5266 f
  iarc600/ldst_dmi_rdata[14] (net)                      0.3217              0.0000     1.5266 f
  iarc600/ldst_dmi_rdata[14] (cpu_isle_arc600_0)                            0.0000     1.5266 f
  ldst_dmi_rdata[14] (net)                              0.3217              0.0000     1.5266 f
  ldst_dmi_rdata[14] (out)                                        0.0153    0.0000 *   1.5266 f
  data arrival time                                                                    1.5266

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5266
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7266


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[19]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[19] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[19] (net)        3       4.1073              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[19] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[19] (net)                          4.1073              0.0000     1.5000 f
  iarc_ram/ldst_dout[19] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[19] (net)                                 4.1073              0.0000     1.5000 f
  iarc600/ldst_dout[19] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[19] (net)                           4.1073              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[19] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[19] (net)                      4.1073              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[19] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[19] (net)        4.1073              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U24/A (NBUFFX2_RVT)                  0.0002    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U24/Y (NBUFFX2_RVT)                  0.0153    0.0266     1.5267 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[19] (net)     1   0.3209        0.0000     1.5267 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[19] (cpu_isle_dccm_control_0)   0.0000     1.5267 f
  iarc600/idmp/ldst_dmi_rdata[19] (net)                 0.3209              0.0000     1.5267 f
  iarc600/idmp/ldst_dmi_rdata[19] (cpu_isle_dmp_0)                          0.0000     1.5267 f
  iarc600/ldst_dmi_rdata[19] (net)                      0.3209              0.0000     1.5267 f
  iarc600/ldst_dmi_rdata[19] (cpu_isle_arc600_0)                            0.0000     1.5267 f
  ldst_dmi_rdata[19] (net)                              0.3209              0.0000     1.5267 f
  ldst_dmi_rdata[19] (out)                                        0.0153    0.0000 *   1.5267 f
  data arrival time                                                                    1.5267

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5267
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7267


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[21]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[21] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[21] (net)        3       4.4883              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[21] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[21] (net)                          4.4883              0.0000     1.5000 f
  iarc_ram/ldst_dout[21] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[21] (net)                                 4.4883              0.0000     1.5000 f
  iarc600/ldst_dout[21] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[21] (net)                           4.4883              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[21] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[21] (net)                      4.4883              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[21] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[21] (net)        4.4883              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U26/A (NBUFFX2_RVT)                  0.0002    0.0002 *   1.5002 f
  iarc600/idmp/idccm_control/U26/Y (NBUFFX2_RVT)                  0.0155    0.0268     1.5270 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[21] (net)     1   0.3770        0.0000     1.5270 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[21] (cpu_isle_dccm_control_0)   0.0000     1.5270 f
  iarc600/idmp/ldst_dmi_rdata[21] (net)                 0.3770              0.0000     1.5270 f
  iarc600/idmp/ldst_dmi_rdata[21] (cpu_isle_dmp_0)                          0.0000     1.5270 f
  iarc600/ldst_dmi_rdata[21] (net)                      0.3770              0.0000     1.5270 f
  iarc600/ldst_dmi_rdata[21] (cpu_isle_arc600_0)                            0.0000     1.5270 f
  ldst_dmi_rdata[21] (net)                              0.3770              0.0000     1.5270 f
  ldst_dmi_rdata[21] (out)                                        0.0155    0.0000 *   1.5270 f
  data arrival time                                                                    1.5270

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5270
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7270


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[4]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[4] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[4] (net)         2       3.6424              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[4] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[4] (net)                           3.6424              0.0000     1.5000 f
  iarc_ram/ldst_dout[4] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[4] (net)                                  3.6424              0.0000     1.5000 f
  iarc600/ldst_dout[4] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[4] (net)                            3.6424              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[4] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[4] (net)                       3.6424              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[4] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[4] (net)         3.6424              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U9/A (NBUFFX2_RVT)                   0.0002    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U9/Y (NBUFFX2_RVT)                   0.0156    0.0269     1.5270 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[4] (net)     1   0.3940         0.0000     1.5270 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[4] (cpu_isle_dccm_control_0)    0.0000     1.5270 f
  iarc600/idmp/ldst_dmi_rdata[4] (net)                  0.3940              0.0000     1.5270 f
  iarc600/idmp/ldst_dmi_rdata[4] (cpu_isle_dmp_0)                           0.0000     1.5270 f
  iarc600/ldst_dmi_rdata[4] (net)                       0.3940              0.0000     1.5270 f
  iarc600/ldst_dmi_rdata[4] (cpu_isle_arc600_0)                             0.0000     1.5270 f
  ldst_dmi_rdata[4] (net)                               0.3940              0.0000     1.5270 f
  ldst_dmi_rdata[4] (out)                                         0.0156    0.0000 *   1.5270 f
  data arrival time                                                                    1.5270

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5270
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7270


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[12]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[12] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[12] (net)        3       4.1102              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[12] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[12] (net)                          4.1102              0.0000     1.5000 f
  iarc_ram/ldst_dout[12] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[12] (net)                                 4.1102              0.0000     1.5000 f
  iarc600/ldst_dout[12] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[12] (net)                           4.1102              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[12] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[12] (net)                      4.1102              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[12] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[12] (net)        4.1102              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U17/A (NBUFFX2_RVT)                  0.0002    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U17/Y (NBUFFX2_RVT)                  0.0156    0.0269     1.5270 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[12] (net)     1   0.3976        0.0000     1.5270 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[12] (cpu_isle_dccm_control_0)   0.0000     1.5270 f
  iarc600/idmp/ldst_dmi_rdata[12] (net)                 0.3976              0.0000     1.5270 f
  iarc600/idmp/ldst_dmi_rdata[12] (cpu_isle_dmp_0)                          0.0000     1.5270 f
  iarc600/ldst_dmi_rdata[12] (net)                      0.3976              0.0000     1.5270 f
  iarc600/ldst_dmi_rdata[12] (cpu_isle_arc600_0)                            0.0000     1.5270 f
  ldst_dmi_rdata[12] (net)                              0.3976              0.0000     1.5270 f
  ldst_dmi_rdata[12] (out)                                        0.0156    0.0000 *   1.5270 f
  data arrival time                                                                    1.5270

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5270
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7270


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[18]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[18] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[18] (net)        3       4.3828              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[18] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[18] (net)                          4.3828              0.0000     1.5000 f
  iarc_ram/ldst_dout[18] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[18] (net)                                 4.3828              0.0000     1.5000 f
  iarc600/ldst_dout[18] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[18] (net)                           4.3828              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[18] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[18] (net)                      4.3828              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[18] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[18] (net)        4.3828              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U23/A (NBUFFX2_RVT)                  0.0002    0.0002 *   1.5002 f
  iarc600/idmp/idccm_control/U23/Y (NBUFFX2_RVT)                  0.0155    0.0268     1.5270 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[18] (net)     1   0.3867        0.0000     1.5270 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[18] (cpu_isle_dccm_control_0)   0.0000     1.5270 f
  iarc600/idmp/ldst_dmi_rdata[18] (net)                 0.3867              0.0000     1.5270 f
  iarc600/idmp/ldst_dmi_rdata[18] (cpu_isle_dmp_0)                          0.0000     1.5270 f
  iarc600/ldst_dmi_rdata[18] (net)                      0.3867              0.0000     1.5270 f
  iarc600/ldst_dmi_rdata[18] (cpu_isle_arc600_0)                            0.0000     1.5270 f
  ldst_dmi_rdata[18] (net)                              0.3867              0.0000     1.5270 f
  ldst_dmi_rdata[18] (out)                                        0.0155    0.0000 *   1.5270 f
  data arrival time                                                                    1.5270

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5270
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7270


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[20]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[20] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[20] (net)     5     7.9760              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[20] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[20] (net)                     7.9760              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[20] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[20] (net)                            7.9760              0.0000     1.5000 f
  iarc600/code_ram_rdata[20] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[20] (net)                      7.9760              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[20] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[20] (net)               7.9760              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[20] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[20] (net)    7.9760              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[20] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[20] (net)   7.9760       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[20] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[20] (net)   7.9760   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U23/A (NBUFFX2_RVT)   0.0002   0.0002 *   1.5002 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U23/Y (NBUFFX2_RVT)   0.0155   0.0268   1.5270 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[20] (net)     1   0.3827   0.0000   1.5270 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[20] (cpu_isle_iccm_control_0)   0.0000   1.5270 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[20] (net)   0.3827       0.0000     1.5270 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[20] (cpu_isle_if_sys_0)   0.0000    1.5270 f
  iarc600/iquarc/iregisters/code_dmi_rdata[20] (net)    0.3827              0.0000     1.5270 f
  iarc600/iquarc/iregisters/code_dmi_rdata[20] (cpu_isle_registers_0)       0.0000     1.5270 f
  iarc600/iquarc/code_dmi_rdata[20] (net)               0.3827              0.0000     1.5270 f
  iarc600/iquarc/code_dmi_rdata[20] (cpu_isle_quarc_0)                      0.0000     1.5270 f
  iarc600/code_dmi_rdata[20] (net)                      0.3827              0.0000     1.5270 f
  iarc600/code_dmi_rdata[20] (cpu_isle_arc600_0)                            0.0000     1.5270 f
  code_dmi_rdata[20] (net)                              0.3827              0.0000     1.5270 f
  code_dmi_rdata[20] (out)                                        0.0155    0.0000 *   1.5270 f
  data arrival time                                                                    1.5270

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5270
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7270


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[2]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[2] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[2] (net)         2       3.0424              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[2] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[2] (net)                           3.0424              0.0000     1.5000 f
  iarc_ram/ldst_dout[2] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[2] (net)                                  3.0424              0.0000     1.5000 f
  iarc600/ldst_dout[2] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[2] (net)                            3.0424              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[2] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[2] (net)                       3.0424              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[2] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[2] (net)         3.0424              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U7/A (NBUFFX2_RVT)                   0.0001    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U7/Y (NBUFFX2_RVT)                   0.0156    0.0269     1.5270 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[2] (net)     1   0.4177         0.0000     1.5270 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[2] (cpu_isle_dccm_control_0)    0.0000     1.5270 f
  iarc600/idmp/ldst_dmi_rdata[2] (net)                  0.4177              0.0000     1.5270 f
  iarc600/idmp/ldst_dmi_rdata[2] (cpu_isle_dmp_0)                           0.0000     1.5270 f
  iarc600/ldst_dmi_rdata[2] (net)                       0.4177              0.0000     1.5270 f
  iarc600/ldst_dmi_rdata[2] (cpu_isle_arc600_0)                             0.0000     1.5270 f
  ldst_dmi_rdata[2] (net)                               0.4177              0.0000     1.5270 f
  ldst_dmi_rdata[2] (out)                                         0.0156    0.0000 *   1.5270 f
  data arrival time                                                                    1.5270

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5270
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7270


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[23]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[23] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[23] (net)        3       4.4998              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[23] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[23] (net)                          4.4998              0.0000     1.5000 f
  iarc_ram/ldst_dout[23] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[23] (net)                                 4.4998              0.0000     1.5000 f
  iarc600/ldst_dout[23] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[23] (net)                           4.4998              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[23] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[23] (net)                      4.4998              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[23] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[23] (net)        4.4998              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U28/A (NBUFFX2_RVT)                  0.0002    0.0002 *   1.5002 f
  iarc600/idmp/idccm_control/U28/Y (NBUFFX2_RVT)                  0.0156    0.0269     1.5271 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[23] (net)     1   0.4073        0.0000     1.5271 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[23] (cpu_isle_dccm_control_0)   0.0000     1.5271 f
  iarc600/idmp/ldst_dmi_rdata[23] (net)                 0.4073              0.0000     1.5271 f
  iarc600/idmp/ldst_dmi_rdata[23] (cpu_isle_dmp_0)                          0.0000     1.5271 f
  iarc600/ldst_dmi_rdata[23] (net)                      0.4073              0.0000     1.5271 f
  iarc600/ldst_dmi_rdata[23] (cpu_isle_arc600_0)                            0.0000     1.5271 f
  ldst_dmi_rdata[23] (net)                              0.4073              0.0000     1.5271 f
  ldst_dmi_rdata[23] (out)                                        0.0156    0.0000 *   1.5271 f
  data arrival time                                                                    1.5271

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5271
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7271


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[11]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[11] (fake_dccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[11] (net)        3       4.0026              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[11] (cpu_isle_dccm_ram_0)                    0.0000     1.5000 f
  iarc_ram/ldst_dout[11] (net)                          4.0026              0.0000     1.5000 f
  iarc_ram/ldst_dout[11] (cpu_isle_arc_ram_0)                               0.0000     1.5000 f
  i_ldst_dout[11] (net)                                 4.0026              0.0000     1.5000 f
  iarc600/ldst_dout[11] (cpu_isle_arc600_0)                                 0.0000     1.5000 f
  iarc600/ldst_dout[11] (net)                           4.0026              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[11] (cpu_isle_dmp_0)                               0.0000     1.5000 f
  iarc600/idmp/ldst_dout[11] (net)                      4.0026              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[11] (cpu_isle_dccm_control_0)        0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[11] (net)        4.0026              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U16/A (NBUFFX2_RVT)                  0.0001    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U16/Y (NBUFFX2_RVT)                  0.0157    0.0270     1.5271 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[11] (net)     1   0.4294        0.0000     1.5271 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[11] (cpu_isle_dccm_control_0)   0.0000     1.5271 f
  iarc600/idmp/ldst_dmi_rdata[11] (net)                 0.4294              0.0000     1.5271 f
  iarc600/idmp/ldst_dmi_rdata[11] (cpu_isle_dmp_0)                          0.0000     1.5271 f
  iarc600/ldst_dmi_rdata[11] (net)                      0.4294              0.0000     1.5271 f
  iarc600/ldst_dmi_rdata[11] (cpu_isle_arc600_0)                            0.0000     1.5271 f
  ldst_dmi_rdata[11] (net)                              0.4294              0.0000     1.5271 f
  ldst_dmi_rdata[11] (out)                                        0.0157    0.0000 *   1.5271 f
  data arrival time                                                                    1.5271

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5271
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7271


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[7]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[7] (fake_iccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[7] (net)     5      6.1914              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[7] (cpu_isle_iccm_ram_0)                0.0000     1.5000 f
  iarc_ram/code_ram_rdata[7] (net)                      6.1914              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[7] (cpu_isle_arc_ram_0)                           0.0000     1.5000 f
  i_code_ram_rdata[7] (net)                             6.1914              0.0000     1.5000 f
  iarc600/code_ram_rdata[7] (cpu_isle_arc600_0)                             0.0000     1.5000 f
  iarc600/code_ram_rdata[7] (net)                       6.1914              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[7] (cpu_isle_quarc_0)                       0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[7] (net)                6.1914              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[7] (cpu_isle_registers_0)        0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[7] (net)     6.1914              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[7] (cpu_isle_if_sys_0)   0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[7] (net)   6.1914        0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[7] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[7] (net)   6.1914   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U10/A (NBUFFX2_RVT)   0.0003   0.0002 *   1.5002 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U10/Y (NBUFFX2_RVT)   0.0156   0.0269   1.5271 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[7] (net)     1   0.3911   0.0000   1.5271 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[7] (cpu_isle_iccm_control_0)   0.0000   1.5271 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[7] (net)   0.3911        0.0000     1.5271 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[7] (cpu_isle_if_sys_0)   0.0000     1.5271 f
  iarc600/iquarc/iregisters/code_dmi_rdata[7] (net)     0.3911              0.0000     1.5271 f
  iarc600/iquarc/iregisters/code_dmi_rdata[7] (cpu_isle_registers_0)        0.0000     1.5271 f
  iarc600/iquarc/code_dmi_rdata[7] (net)                0.3911              0.0000     1.5271 f
  iarc600/iquarc/code_dmi_rdata[7] (cpu_isle_quarc_0)                       0.0000     1.5271 f
  iarc600/code_dmi_rdata[7] (net)                       0.3911              0.0000     1.5271 f
  iarc600/code_dmi_rdata[7] (cpu_isle_arc600_0)                             0.0000     1.5271 f
  code_dmi_rdata[7] (net)                               0.3911              0.0000     1.5271 f
  code_dmi_rdata[7] (out)                                         0.0156    0.0000 *   1.5271 f
  data arrival time                                                                    1.5271

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5271
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7271


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[24]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[24] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[24] (net)     6     8.5359              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[24] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[24] (net)                     8.5359              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[24] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[24] (net)                            8.5359              0.0000     1.5000 f
  iarc600/code_ram_rdata[24] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[24] (net)                      8.5359              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[24] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[24] (net)               8.5359              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[24] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[24] (net)    8.5359              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[24] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[24] (net)   8.5359       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[24] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[24] (net)   8.5359   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U27/A (NBUFFX2_RVT)   0.0002   0.0001 *   1.5001 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U27/Y (NBUFFX2_RVT)   0.0157   0.0271   1.5272 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[24] (net)     1   0.4427   0.0000   1.5272 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[24] (cpu_isle_iccm_control_0)   0.0000   1.5272 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[24] (net)   0.4427       0.0000     1.5272 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[24] (cpu_isle_if_sys_0)   0.0000    1.5272 f
  iarc600/iquarc/iregisters/code_dmi_rdata[24] (net)    0.4427              0.0000     1.5272 f
  iarc600/iquarc/iregisters/code_dmi_rdata[24] (cpu_isle_registers_0)       0.0000     1.5272 f
  iarc600/iquarc/code_dmi_rdata[24] (net)               0.4427              0.0000     1.5272 f
  iarc600/iquarc/code_dmi_rdata[24] (cpu_isle_quarc_0)                      0.0000     1.5272 f
  iarc600/code_dmi_rdata[24] (net)                      0.4427              0.0000     1.5272 f
  iarc600/code_dmi_rdata[24] (cpu_isle_arc600_0)                            0.0000     1.5272 f
  code_dmi_rdata[24] (net)                              0.4427              0.0000     1.5272 f
  code_dmi_rdata[24] (out)                                        0.0157    0.0000 *   1.5272 f
  data arrival time                                                                    1.5272

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5272
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7272


  Startpoint: iarc_ram/idccm_ram/U_fake_dccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: ldst_dmi_rdata[8]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/idccm_ram/U_fake_dccm/clk (fake_dccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/idccm_ram/U_fake_dccm/rd_data[8] (fake_dccm)           0.0000    1.5000     1.5000 f    d u 
  iarc_ram/idccm_ram/ldst_dout[8] (net)         3       4.1443              0.0000     1.5000 f
  iarc_ram/idccm_ram/ldst_dout[8] (cpu_isle_dccm_ram_0)                     0.0000     1.5000 f
  iarc_ram/ldst_dout[8] (net)                           4.1443              0.0000     1.5000 f
  iarc_ram/ldst_dout[8] (cpu_isle_arc_ram_0)                                0.0000     1.5000 f
  i_ldst_dout[8] (net)                                  4.1443              0.0000     1.5000 f
  iarc600/ldst_dout[8] (cpu_isle_arc600_0)                                  0.0000     1.5000 f
  iarc600/ldst_dout[8] (net)                            4.1443              0.0000     1.5000 f
  iarc600/idmp/ldst_dout[8] (cpu_isle_dmp_0)                                0.0000     1.5000 f
  iarc600/idmp/ldst_dout[8] (net)                       4.1443              0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[8] (cpu_isle_dccm_control_0)         0.0000     1.5000 f
  iarc600/idmp/idccm_control/ldst_dout[8] (net)         4.1443              0.0000     1.5000 f
  iarc600/idmp/idccm_control/U13/A (NBUFFX2_RVT)                  0.0002    0.0001 *   1.5001 f
  iarc600/idmp/idccm_control/U13/Y (NBUFFX2_RVT)                  0.0157    0.0271     1.5272 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[8] (net)     1   0.4472         0.0000     1.5272 f
  iarc600/idmp/idccm_control/ldst_dmi_rdata[8] (cpu_isle_dccm_control_0)    0.0000     1.5272 f
  iarc600/idmp/ldst_dmi_rdata[8] (net)                  0.4472              0.0000     1.5272 f
  iarc600/idmp/ldst_dmi_rdata[8] (cpu_isle_dmp_0)                           0.0000     1.5272 f
  iarc600/ldst_dmi_rdata[8] (net)                       0.4472              0.0000     1.5272 f
  iarc600/ldst_dmi_rdata[8] (cpu_isle_arc600_0)                             0.0000     1.5272 f
  ldst_dmi_rdata[8] (net)                               0.4472              0.0000     1.5272 f
  ldst_dmi_rdata[8] (out)                                         0.0157    0.0000 *   1.5272 f
  data arrival time                                                                    1.5272

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5272
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7272


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[30]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[30] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[30] (net)     6    10.0686              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[30] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[30] (net)                    10.0686              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[30] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[30] (net)                           10.0686              0.0000     1.5000 f
  iarc600/code_ram_rdata[30] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[30] (net)                     10.0686              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[30] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[30] (net)              10.0686              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[30] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[30] (net)   10.0686              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[30] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[30] (net)  10.0686       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[30] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[30] (net)  10.0686   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U33/A (NBUFFX2_RVT)   0.0002   0.0001 *   1.5001 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U33/Y (NBUFFX2_RVT)   0.0157   0.0271   1.5272 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[30] (net)     1   0.4519   0.0000   1.5272 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[30] (cpu_isle_iccm_control_0)   0.0000   1.5272 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[30] (net)   0.4519       0.0000     1.5272 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[30] (cpu_isle_if_sys_0)   0.0000    1.5272 f
  iarc600/iquarc/iregisters/code_dmi_rdata[30] (net)    0.4519              0.0000     1.5272 f
  iarc600/iquarc/iregisters/code_dmi_rdata[30] (cpu_isle_registers_0)       0.0000     1.5272 f
  iarc600/iquarc/code_dmi_rdata[30] (net)               0.4519              0.0000     1.5272 f
  iarc600/iquarc/code_dmi_rdata[30] (cpu_isle_quarc_0)                      0.0000     1.5272 f
  iarc600/code_dmi_rdata[30] (net)                      0.4519              0.0000     1.5272 f
  iarc600/code_dmi_rdata[30] (cpu_isle_arc600_0)                            0.0000     1.5272 f
  code_dmi_rdata[30] (net)                              0.4519              0.0000     1.5272 f
  code_dmi_rdata[30] (out)                                        0.0157    0.0000 *   1.5272 f
  data arrival time                                                                    1.5272

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5272
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7272


  Startpoint: iarc_ram/iiccm_ram/U_fake_iccm
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: code_dmi_rdata[16]
            (output port clocked by clk_in)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc_ram/iiccm_ram/U_fake_iccm/clk (fake_iccm)                  0.2000    0.0000     0.0000 r    d u i 
  iarc_ram/iiccm_ram/U_fake_iccm/rd_data[16] (fake_iccm)          0.0000    1.5000     1.5000 f    d u 
  iarc_ram/iiccm_ram/code_ram_rdata[16] (net)     5     7.5572              0.0000     1.5000 f
  iarc_ram/iiccm_ram/code_ram_rdata[16] (cpu_isle_iccm_ram_0)               0.0000     1.5000 f
  iarc_ram/code_ram_rdata[16] (net)                     7.5572              0.0000     1.5000 f
  iarc_ram/code_ram_rdata[16] (cpu_isle_arc_ram_0)                          0.0000     1.5000 f
  i_code_ram_rdata[16] (net)                            7.5572              0.0000     1.5000 f
  iarc600/code_ram_rdata[16] (cpu_isle_arc600_0)                            0.0000     1.5000 f
  iarc600/code_ram_rdata[16] (net)                      7.5572              0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[16] (cpu_isle_quarc_0)                      0.0000     1.5000 f
  iarc600/iquarc/code_ram_rdata[16] (net)               7.5572              0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[16] (cpu_isle_registers_0)       0.0000     1.5000 f
  iarc600/iquarc/iregisters/code_ram_rdata[16] (net)    7.5572              0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[16] (cpu_isle_if_sys_0)   0.0000    1.5000 f
  iarc600/iquarc/iregisters/iif_sys/code_ram_rdata[16] (net)   7.5572       0.0000     1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[16] (cpu_isle_iccm_control_0)   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_ram_rdata[16] (net)   7.5572   0.0000   1.5000 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U19/A (NBUFFX2_RVT)   0.0002   0.0001 *   1.5001 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/U19/Y (NBUFFX2_RVT)   0.0158   0.0271   1.5273 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[16] (net)     1   0.4577   0.0000   1.5273 f
  iarc600/iquarc/iregisters/iif_sys/iiccm_control/code_dmi_rdata[16] (cpu_isle_iccm_control_0)   0.0000   1.5273 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[16] (net)   0.4577       0.0000     1.5273 f
  iarc600/iquarc/iregisters/iif_sys/code_dmi_rdata[16] (cpu_isle_if_sys_0)   0.0000    1.5273 f
  iarc600/iquarc/iregisters/code_dmi_rdata[16] (net)    0.4577              0.0000     1.5273 f
  iarc600/iquarc/iregisters/code_dmi_rdata[16] (cpu_isle_registers_0)       0.0000     1.5273 f
  iarc600/iquarc/code_dmi_rdata[16] (net)               0.4577              0.0000     1.5273 f
  iarc600/iquarc/code_dmi_rdata[16] (cpu_isle_quarc_0)                      0.0000     1.5273 f
  iarc600/code_dmi_rdata[16] (net)                      0.4577              0.0000     1.5273 f
  iarc600/code_dmi_rdata[16] (cpu_isle_arc600_0)                            0.0000     1.5273 f
  code_dmi_rdata[16] (net)                              0.4577              0.0000     1.5273 f
  code_dmi_rdata[16] (out)                                        0.0158    0.0000 *   1.5273 f
  data arrival time                                                                    1.5273

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  output external delay                                                    -1.2500    -1.2000
  data required time                                                                  -1.2000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -1.2000
  data arrival time                                                                   -1.5273
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2.7273


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_11_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_11_/QN (SDFFARX1_RVT)   0.0391   0.1367   0.1367 f
  iarc600/iquarc/icontrol/ipcounter/n53 (net)     1     0.5269              0.0000     0.1367 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_11_/D (DFFASX1_RVT)   0.0391   0.0000 *   0.1367 f
  data arrival time                                                                    0.1367

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_11_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0014     0.0514
  data required time                                                                   0.0514
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0514
  data arrival time                                                                   -0.1367
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0854


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_1_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_1_/QN (SDFFARX1_RVT)   0.0394   0.1372   0.1372 f
  iarc600/iquarc/icontrol/ipcounter/n98 (net)     1     0.5598              0.0000     0.1372 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_1_/D (DFFASX1_RVT)   0.0394   0.0000 *   0.1372 f
  data arrival time                                                                    0.1372

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_1_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0012     0.0512
  data required time                                                                   0.0512
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0512
  data arrival time                                                                   -0.1372
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0859


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_15_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_15_/QN (SDFFARX1_RVT)   0.0394   0.1372   0.1372 f
  iarc600/iquarc/icontrol/ipcounter/n36 (net)     1     0.5620              0.0000     0.1372 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_15_/D (DFFASX1_RVT)   0.0394   0.0000 *   0.1372 f
  data arrival time                                                                    0.1372

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_15_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0012     0.0512
  data required time                                                                   0.0512
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0512
  data arrival time                                                                   -0.1372
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0860


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_13_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_13_/QN (SDFFARX1_RVT)   0.0395   0.1372   0.1372 f
  iarc600/iquarc/icontrol/ipcounter/n44 (net)     1     0.5654              0.0000     0.1372 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_13_/D (DFFASX1_RVT)   0.0395   0.0000 *   0.1372 f
  data arrival time                                                                    0.1372

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_13_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0012     0.0512
  data required time                                                                   0.0512
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0512
  data arrival time                                                                   -0.1372
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0860


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_9_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_9_/QN (SDFFARX1_RVT)   0.0396   0.1374   0.1374 f
  iarc600/iquarc/icontrol/ipcounter/n62 (net)     1     0.5804              0.0000     0.1374 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_9_/D (DFFASX1_RVT)   0.0396   0.0000 *   0.1374 f
  data arrival time                                                                    0.1374

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_9_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0011     0.0511
  data required time                                                                   0.0511
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0511
  data arrival time                                                                   -0.1374
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0863


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_12_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_12_/QN (SDFFARX1_RVT)   0.0399   0.1378   0.1378 f
  iarc600/iquarc/icontrol/ipcounter/n48 (net)     1     0.6105              0.0000     0.1378 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_12_/D (DFFASX1_RVT)   0.0399   0.0000 *   0.1378 f
  data arrival time                                                                    0.1378

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_12_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0010     0.0510
  data required time                                                                   0.0510
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0510
  data arrival time                                                                   -0.1378
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0868


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_3_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_3_/QN (SDFFARX1_RVT)   0.0401   0.1381   0.1381 f
  iarc600/iquarc/icontrol/ipcounter/n91 (net)     1     0.6336              0.0000     0.1381 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_3_/D (DFFASX1_RVT)   0.0401   0.0000 *   0.1381 f
  data arrival time                                                                    0.1381

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_3_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0009     0.0509
  data required time                                                                   0.0509
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0509
  data arrival time                                                                   -0.1381
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0872


  Startpoint: iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r2_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r_reg/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r_reg/QN (DFFARX1_RVT)   0.0401   0.1381   0.1381 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_debug/n3 (net)     1   0.6377       0.0000     0.1381 f
  iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r2_reg/D (DFFASX1_RVT)   0.0401   0.0000 *   0.1381 f
  data arrival time                                                                    0.1381

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_sleeping_r2_reg/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0008     0.0508
  data required time                                                                   0.0508
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0508
  data arrival time                                                                   -0.1381
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0872


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_4_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_4_/QN (SDFFARX1_RVT)   0.0406   0.1388   0.1388 f
  iarc600/iquarc/icontrol/ipcounter/n860 (net)     1    0.6937              0.0000     0.1388 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_4_/D (DFFASX1_RVT)   0.0406   0.0000 *   0.1388 f
  data arrival time                                                                    0.1388

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_4_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0006     0.0506
  data required time                                                                   0.0506
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0506
  data arrival time                                                                   -0.1388
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0882


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_21_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_21_/QN (SDFFARX1_RVT)   0.0415   0.1400   0.1400 f
  iarc600/iquarc/icontrol/ipcounter/n12 (net)     1     0.7929              0.0000     0.1400 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_21_/D (DFFASX1_RVT)   0.0415   0.0000 *   0.1400 f
  data arrival time                                                                    0.1400

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_21_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0001     0.0501
  data required time                                                                   0.0501
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0501
  data arrival time                                                                   -0.1400
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0900


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_10_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_10_/QN (SDFFARX1_RVT)   0.0415   0.1401   0.1401 f
  iarc600/iquarc/icontrol/ipcounter/n58 (net)     1     0.7963              0.0000     0.1401 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_10_/D (DFFASX1_RVT)   0.0415   0.0000 *   0.1401 f
  data arrival time                                                                    0.1401

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_10_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                         0.0001     0.0501
  data required time                                                                   0.0501
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0501
  data arrival time                                                                   -0.1401
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0900


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_19_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_19_/QN (SDFFARX1_RVT)   0.0421   0.1408   0.1408 f
  iarc600/iquarc/icontrol/ipcounter/n20 (net)     1     0.8563              0.0000     0.1408 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_19_/D (DFFASX1_RVT)   0.0421   0.0000 *   0.1408 f
  data arrival time                                                                    0.1408

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_19_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0002     0.0498
  data required time                                                                   0.0498
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0498
  data arrival time                                                                   -0.1408
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0910


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_8_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_8_/QN (SDFFARX1_RVT)   0.0421   0.1409   0.1409 f
  iarc600/iquarc/icontrol/ipcounter/n66 (net)     1     0.8619              0.0000     0.1409 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_8_/D (DFFASX1_RVT)   0.0421   0.0000 *   0.1409 f
  data arrival time                                                                    0.1409

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_8_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0003     0.0497
  data required time                                                                   0.0497
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0497
  data arrival time                                                                   -0.1409
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0911


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_23_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_23_/QN (SDFFARX1_RVT)   0.0424   0.1412   0.1412 f
  iarc600/iquarc/icontrol/ipcounter/n4 (net)     1      0.8911              0.0000     0.1412 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_23_/D (DFFASX1_RVT)   0.0424   0.0000 *   0.1412 f
  data arrival time                                                                    0.1412

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_23_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0004     0.0496
  data required time                                                                   0.0496
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0496
  data arrival time                                                                   -0.1412
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0916


  Startpoint: iibus_cksyn/icksyn_main/mask_r0_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus_cksyn/icksyn_main/sync_mask_r_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus_cksyn/icksyn_main/mask_r0_r_reg/CLK (SDFFARX1_RVT)        0.2000    0.0000     0.0000 r
  iibus_cksyn/icksyn_main/mask_r0_r_reg/QN (SDFFARX1_RVT)         0.0425    0.1413     0.1413 f
  iibus_cksyn/icksyn_main/n3 (net)              1       0.8993              0.0000     0.1413 f
  iibus_cksyn/icksyn_main/sync_mask_r_reg/D (DFFASX1_RVT)         0.0425    0.0000 *   0.1413 f
  data arrival time                                                                    0.1413

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus_cksyn/icksyn_main/sync_mask_r_reg/CLK (DFFASX1_RVT)                 0.0000     0.0500 r
  library hold time                                                        -0.0004     0.0496
  data required time                                                                   0.0496
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0496
  data arrival time                                                                   -0.1413
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0918


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_18_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_18_/QN (SDFFARX1_RVT)   0.0426   0.1415   0.1415 f
  iarc600/iquarc/icontrol/ipcounter/n24 (net)     1     0.9118              0.0000     0.1415 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_18_/D (DFFASX1_RVT)   0.0426   0.0000 *   0.1415 f
  data arrival time                                                                    0.1415

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_18_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0005     0.0495
  data required time                                                                   0.0495
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0495
  data arrival time                                                                   -0.1415
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0920


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_16_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_16_/QN (SDFFARX1_RVT)   0.0426   0.1416   0.1416 f
  iarc600/iquarc/icontrol/ipcounter/n32 (net)     1     0.9179              0.0000     0.1416 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_16_/D (DFFASX1_RVT)   0.0426   0.0000 *   0.1416 f
  data arrival time                                                                    0.1416

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_16_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0005     0.0495
  data required time                                                                   0.0495
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0495
  data arrival time                                                                   -0.1416
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0921


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_14_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_14_/QN (SDFFARX1_RVT)   0.0428   0.1418   0.1418 f
  iarc600/iquarc/icontrol/ipcounter/n40 (net)     1     0.9376              0.0000     0.1418 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_14_/D (DFFASX1_RVT)   0.0428   0.0000 *   0.1418 f
  data arrival time                                                                    0.1418

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_14_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0006     0.0494
  data required time                                                                   0.0494
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0494
  data arrival time                                                                   -0.1418
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0924


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_17_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_17_/QN (SDFFARX1_RVT)   0.0431   0.1422   0.1422 f
  iarc600/iquarc/icontrol/ipcounter/n28 (net)     1     0.9672              0.0000     0.1422 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_17_/D (DFFASX1_RVT)   0.0431   0.0000 *   0.1422 f
  data arrival time                                                                    0.1422

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_17_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0008     0.0492
  data required time                                                                   0.0492
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0492
  data arrival time                                                                   -0.1422
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0930


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_2_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_2_/QN (SDFFARX1_RVT)   0.0433   0.1425   0.1425 f
  iarc600/iquarc/icontrol/ipcounter/n92 (net)     1     0.9941              0.0000     0.1425 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_2_/D (DFFASX1_RVT)   0.0433   0.0000 *   0.1425 f
  data arrival time                                                                    0.1425

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_2_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0009     0.0491
  data required time                                                                   0.0491
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0491
  data arrival time                                                                   -0.1425
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0934


  Startpoint: iio_flops/i_start_synchro_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iio_flops/ctrl_cpu_start_sync_r_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iio_flops/i_start_synchro_r_reg/CLK (DFFARX1_RVT)               0.2000    0.0000     0.0000 r    i 
  iio_flops/i_start_synchro_r_reg/QN (DFFARX1_RVT)                0.0435    0.1426     0.1426 f
  iio_flops/n1 (net)                            1       1.0145              0.0000     0.1426 f
  iio_flops/ctrl_cpu_start_sync_r_reg/D (DFFASX1_RVT)             0.0435    0.0000 *   0.1427 f
  data arrival time                                                                    0.1427

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/ctrl_cpu_start_sync_r_reg/CLK (DFFASX1_RVT)                     0.0000     0.0500 r
  library hold time                                                        -0.0010     0.0490
  data required time                                                                   0.0490
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0490
  data arrival time                                                                   -0.1427
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0936


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_20_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_20_/QN (SDFFARX1_RVT)   0.0437   0.1430   0.1430 f
  iarc600/iquarc/icontrol/ipcounter/n16 (net)     1     1.0394              0.0000     0.1430 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_20_/D (DFFASX1_RVT)   0.0437   0.0000 *   0.1430 f
  data arrival time                                                                    0.1430

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_20_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0011     0.0489
  data required time                                                                   0.0489
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0489
  data arrival time                                                                   -0.1430
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0941


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_6_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_6_/QN (SDFFARX1_RVT)   0.0441   0.1435   0.1435 f
  iarc600/iquarc/icontrol/ipcounter/n76 (net)     1     1.0929              0.0000     0.1435 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_6_/D (DFFASX1_RVT)   0.0441   0.0000 *   0.1435 f
  data arrival time                                                                    0.1435

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_6_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0013     0.0487
  data required time                                                                   0.0487
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0487
  data arrival time                                                                   -0.1435
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0949


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_7_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_7_/QN (SDFFARX1_RVT)   0.0447   0.1442   0.1442 f
  iarc600/iquarc/icontrol/ipcounter/n71 (net)     1     1.1618              0.0000     0.1442 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_7_/D (DFFASX1_RVT)   0.0447   0.0000 *   0.1443 f
  data arrival time                                                                    0.1443

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_7_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0016     0.0484
  data required time                                                                   0.0484
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0484
  data arrival time                                                                   -0.1443
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0959


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_22_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_22_/QN (SDFFARX1_RVT)   0.0452   0.1449   0.1449 f
  iarc600/iquarc/icontrol/ipcounter/n8 (net)     1      1.2245              0.0000     0.1449 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_22_/D (DFFASX1_RVT)   0.0452   0.0000 *   0.1449 f
  data arrival time                                                                    0.1449

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_22_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0019     0.0481
  data required time                                                                   0.0481
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0481
  data arrival time                                                                   -0.1449
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0968


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_5_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_5_/QN (SDFFARX1_RVT)   0.0468   0.1470   0.1470 f
  iarc600/iquarc/icontrol/ipcounter/n81 (net)     1     1.4272              0.0000     0.1470 f
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_5_/D (DFFASX1_RVT)   0.0468   0.0000 *   0.1470 f
  data arrival time                                                                    0.1470

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_5_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0028     0.0472
  data required time                                                                   0.0472
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0472
  data arrival time                                                                   -0.1470
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0998


  Startpoint: iarc600/iquarc/icontrol/irctl/i_p2b_dest_imm_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/irctl/i_p3_dest_imm_r_reg
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/irctl/i_p2b_dest_imm_r_reg/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/irctl/i_p2b_dest_imm_r_reg/QN (DFFARX1_RVT)   0.0542   0.1561   0.1561 f
  iarc600/iquarc/icontrol/irctl/n698 (net)      2       2.4252              0.0000     0.1561 f
  iarc600/iquarc/icontrol/irctl/i_p3_dest_imm_r_reg/D (DFFASX1_RVT)   0.0542   0.0000 *   0.1562 f
  data arrival time                                                                    0.1562

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/irctl/i_p3_dest_imm_r_reg/CLK (DFFASX1_RVT)       0.0000     0.0500 r
  library hold time                                                        -0.0068     0.0432
  data required time                                                                   0.0432
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0432
  data arrival time                                                                   -0.1562
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1130


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_23_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_currentpc_r_reg_23_/QN (SDFFARX1_RVT)   0.0569   0.1593   0.1593 f
  iarc600/iquarc/icontrol/ipcounter/n2 (net)     1      2.7861              0.0000     0.1593 f
  iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_23_/D (DFFASX1_RVT)   0.0569   0.0001 *   0.1594 f
  data arrival time                                                                    0.1594

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p2_pc_r_reg_23_/CLK (DFFASX1_RVT)     0.0000     0.0500 r
  library hold time                                                        -0.0083     0.0417
  data required time                                                                   0.0417
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0417
  data arrival time                                                                   -0.1594
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1177


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_11_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_11_/QN (SDFFARX1_RVT)   0.0353   0.1503   0.1503 r
  iarc600/iquarc/icontrol/ipcounter/n53 (net)     1     0.5377              0.0000     0.1503 r
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_11_/D (DFFASX1_RVT)   0.0353   0.0000 *   0.1503 r
  data arrival time                                                                    0.1503

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_11_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0180     0.0320
  data required time                                                                   0.0320
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0320
  data arrival time                                                                   -0.1503
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1183


  Startpoint: iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk_in)
  Path Group: clk_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_1_/CLK (SDFFARX1_RVT)   0.2000   0.0000   0.0000 r
  iarc600/iquarc/icontrol/ipcounter/i_p3_target_buffer_r_reg_1_/QN (SDFFARX1_RVT)   0.0357   0.1507   0.1507 r
  iarc600/iquarc/icontrol/ipcounter/n98 (net)     1     0.5705              0.0000     0.1507 r
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_1_/D (DFFASX1_RVT)   0.0357   0.0000 *   0.1507 r
  data arrival time                                                                    0.1507

  clock clk_in (rise edge)                                                  0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iarc600/iquarc/icontrol/ipcounter/i_p4_target_buffer_r_reg_1_/CLK (DFFASX1_RVT)   0.0000   0.0500 r
  library hold time                                                        -0.0181     0.0319
  data required time                                                                   0.0319
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0319
  data arrival time                                                                   -0.1507
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1187


  Startpoint: iibus_cksyn/icksyn_sys/toggle_int_r_reg
              (rising edge-triggered flip-flop clocked by clk_system_in)
  Endpoint: iibus_cksyn/icksyn_sys/toggle_int_r_reg
            (rising edge-triggered flip-flop clocked by clk_system_in)
  Path Group: clk_system_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_system_in (rise edge)                                           0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/CLK (DFFARX1_RVT)       0.2000    0.0000     0.0000 r    i 
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/QN (DFFARX1_RVT)        0.0412    0.1396     0.1396 f
  iibus_cksyn/icksyn_sys/N0 (net)               1       0.7612              0.0000     0.1396 f
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/D (DFFARX1_RVT)         0.0412    0.0000 *   0.1396 f
  data arrival time                                                                    0.1396

  clock clk_system_in (rise edge)                                           0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/CLK (DFFARX1_RVT)                 0.0000     0.0500 r
  library hold time                                                         0.0002     0.0502
  data required time                                                                   0.0502
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0502
  data arrival time                                                                   -0.1396
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0893


  Startpoint: iibus_cksyn/icksyn_sys/toggle_int_r_reg
              (rising edge-triggered flip-flop clocked by clk_system_in)
  Endpoint: iibus_cksyn/icksyn_sys/toggle_int_r_reg
            (rising edge-triggered flip-flop clocked by clk_system_in)
  Path Group: clk_system_in
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_system_in (rise edge)                                           0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/CLK (DFFARX1_RVT)       0.2000    0.0000     0.0000 r    i 
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/QN (DFFARX1_RVT)        0.0374    0.1528     0.1528 r
  iibus_cksyn/icksyn_sys/N0 (net)               1       0.7768              0.0000     0.1528 r
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/D (DFFARX1_RVT)         0.0374    0.0000 *   0.1528 r
  data arrival time                                                                    0.1528

  clock clk_system_in (rise edge)                                           0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus_cksyn/icksyn_sys/toggle_int_r_reg/CLK (DFFARX1_RVT)                 0.0000     0.0500 r
  library hold time                                                        -0.0203     0.0297
  data required time                                                                   0.0297
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0297
  data arrival time                                                                   -0.1528
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1232


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_11_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U161/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2850 r
  iarc600/idmp/ildst_queue/U161/Y (NAND2X0_RVT)                   0.0282   -0.3778    14.9072 f
  iarc600/idmp/ildst_queue/n84 (net)            1       0.3361              0.0000    14.9072 f
  iarc600/idmp/ildst_queue/U162/A3 (OAI21X1_RVT)                  0.0282    0.0000 *  14.9072 f
  iarc600/idmp/ildst_queue/U162/Y (OAI21X1_RVT)                   0.0254    0.0849    14.9921 r
  iarc600/idmp/ildst_queue/q_wdata[11] (net)     1      0.7747              0.0000    14.9921 r
  iarc600/idmp/ildst_queue/q_wdata[11] (cpu_isle_ldst_queue_0)              0.0000    14.9921 r
  iarc600/idmp/q_wdata[11] (net)                        0.7747              0.0000    14.9921 r
  iarc600/idmp/q_wdata[11] (cpu_isle_dmp_0)                                 0.0000    14.9921 r
  iarc600/q_wdata[11] (net)                             0.7747              0.0000    14.9921 r
  iarc600/q_wdata[11] (cpu_isle_arc600_0)                                   0.0000    14.9921 r
  i_q_wdata[11] (net)                                   0.7747              0.0000    14.9921 r
  iibus/q_wdata[11] (cpu_isle_ibus_0)                                       0.0000    14.9921 r
  iibus/q_wdata[11] (net)                               0.7747              0.0000    14.9921 r
  iibus/iiarb/t0_wdata[11] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  14.9921 r
  iibus/iiarb/t0_wdata[11] (net)                        0.7747              0.0000    14.9921 r
  iibus/iiarb/U50/A (NBUFFX2_RVT)                                 0.0254    0.0000 *  14.9921 r
  iibus/iiarb/U50/Y (NBUFFX2_RVT)                                 0.0254    0.0451    15.0372 r
  iibus/iiarb/i_wdata[11] (net)                 2       2.2621              0.0000    15.0372 r
  iibus/iiarb/i_wdata[11] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0372 r
  iibus/iarb_wdata[11] (net)                            2.2621              0.0000    15.0372 r
  iibus/ibus_dcbri_ahb/t_wdata[11] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.0372 r
  iibus/ibus_dcbri_ahb/t_wdata[11] (net)                2.2621              0.0000    15.0372 r
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_11_/D (DFFARX1_RVT)     0.0254    0.0000 *  15.0372 r
  data arrival time                                                                   15.0372

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_11_/CLK (DFFARX1_RVT)             0.0000    15.0500 r
  library hold time                                                        -0.0165    15.0335
  data required time                                                                  15.0335
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0335
  data arrival time                                                                  -15.0372
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0038


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_6_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U198/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2849 r
  iarc600/idmp/ildst_queue/U198/Y (NAND2X0_RVT)                   0.0273   -0.3737    14.9113 f
  iarc600/idmp/ildst_queue/n117 (net)           1       0.3627              0.0000    14.9113 f
  iarc600/idmp/ildst_queue/U199/A3 (OAI21X1_RVT)                  0.0273    0.0000 *  14.9113 f
  iarc600/idmp/ildst_queue/U199/Y (OAI21X1_RVT)                   0.0346    0.0928    15.0041 r
  iarc600/idmp/ildst_queue/q_wdata[6] (net)     1       2.0067              0.0000    15.0041 r
  iarc600/idmp/ildst_queue/q_wdata[6] (cpu_isle_ldst_queue_0)               0.0000    15.0041 r
  iarc600/idmp/q_wdata[6] (net)                         2.0067              0.0000    15.0041 r
  iarc600/idmp/q_wdata[6] (cpu_isle_dmp_0)                                  0.0000    15.0041 r
  iarc600/q_wdata[6] (net)                              2.0067              0.0000    15.0041 r
  iarc600/q_wdata[6] (cpu_isle_arc600_0)                                    0.0000    15.0041 r
  i_q_wdata[6] (net)                                    2.0067              0.0000    15.0041 r
  iibus/q_wdata[6] (cpu_isle_ibus_0)                                        0.0000    15.0041 r
  iibus/q_wdata[6] (net)                                2.0067              0.0000    15.0041 r
  iibus/iiarb/t0_wdata[6] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0041 r
  iibus/iiarb/t0_wdata[6] (net)                         2.0067              0.0000    15.0041 r
  iibus/iiarb/U45/A (NBUFFX2_RVT)                                 0.0346    0.0000 *  15.0042 r
  iibus/iiarb/U45/Y (NBUFFX2_RVT)                                 0.0250    0.0477    15.0518 r
  iibus/iiarb/i_wdata[6] (net)                  2       2.0235              0.0000    15.0518 r
  iibus/iiarb/i_wdata[6] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0518 r
  iibus/iarb_wdata[6] (net)                             2.0235              0.0000    15.0518 r
  iibus/ibus_dcbri_ahb/t_wdata[6] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.0518 r
  iibus/ibus_dcbri_ahb/t_wdata[6] (net)                 2.0235              0.0000    15.0518 r
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_6_/D (DFFARX1_RVT)      0.0250    0.0000 *  15.0519 r
  data arrival time                                                                   15.0519

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_6_/CLK (DFFARX1_RVT)              0.0000    15.0500 r
  library hold time                                                        -0.0164    15.0336
  data required time                                                                  15.0336
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0336
  data arrival time                                                                  -15.0519
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0183


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_8_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U179/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2849 r
  iarc600/idmp/ildst_queue/U179/Y (NAND2X0_RVT)                   0.0306   -0.3440    14.9409 f
  iarc600/idmp/ildst_queue/n103 (net)           1       0.5548              0.0000    14.9409 f
  iarc600/idmp/ildst_queue/U180/A3 (OAI21X1_RVT)                  0.0306    0.0000 *  14.9410 f
  iarc600/idmp/ildst_queue/U180/Y (OAI21X1_RVT)                   0.0275    0.0883    15.0292 r
  iarc600/idmp/ildst_queue/q_wdata[8] (net)     1       1.0555              0.0000    15.0292 r
  iarc600/idmp/ildst_queue/q_wdata[8] (cpu_isle_ldst_queue_0)               0.0000    15.0292 r
  iarc600/idmp/q_wdata[8] (net)                         1.0555              0.0000    15.0292 r
  iarc600/idmp/q_wdata[8] (cpu_isle_dmp_0)                                  0.0000    15.0292 r
  iarc600/q_wdata[8] (net)                              1.0555              0.0000    15.0292 r
  iarc600/q_wdata[8] (cpu_isle_arc600_0)                                    0.0000    15.0292 r
  i_q_wdata[8] (net)                                    1.0555              0.0000    15.0292 r
  iibus/q_wdata[8] (cpu_isle_ibus_0)                                        0.0000    15.0292 r
  iibus/q_wdata[8] (net)                                1.0555              0.0000    15.0292 r
  iibus/iiarb/t0_wdata[8] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0292 r
  iibus/iiarb/t0_wdata[8] (net)                         1.0555              0.0000    15.0292 r
  iibus/iiarb/U47/A (NBUFFX2_RVT)                                 0.0275    0.0000 *  15.0292 r
  iibus/iiarb/U47/Y (NBUFFX2_RVT)                                 0.0233    0.0440    15.0733 r
  iibus/iiarb/i_wdata[8] (net)                  2       1.6864              0.0000    15.0733 r
  iibus/iiarb/i_wdata[8] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0733 r
  iibus/iarb_wdata[8] (net)                             1.6864              0.0000    15.0733 r
  iibus/ibus_dcbri_ahb/t_wdata[8] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.0733 r
  iibus/ibus_dcbri_ahb/t_wdata[8] (net)                 1.6864              0.0000    15.0733 r
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_8_/D (DFFARX1_RVT)      0.0233    0.0000 *  15.0733 r
  data arrival time                                                                   15.0733

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_8_/CLK (DFFARX1_RVT)              0.0000    15.0500 r
  library hold time                                                        -0.0158    15.0342
  data required time                                                                  15.0342
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0342
  data arrival time                                                                  -15.0733
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0391


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_7_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U185/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2849 r
  iarc600/idmp/ildst_queue/U185/Y (NAND2X0_RVT)                   0.0306   -0.3437    14.9412 f
  iarc600/idmp/ildst_queue/n108 (net)           1       0.5565              0.0000    14.9412 f
  iarc600/idmp/ildst_queue/U186/A3 (OAI21X1_RVT)                  0.0306    0.0000 *  14.9412 f
  iarc600/idmp/ildst_queue/U186/Y (OAI21X1_RVT)                   0.0293    0.0899    15.0311 r
  iarc600/idmp/ildst_queue/q_wdata[7] (net)     1       1.3085              0.0000    15.0311 r
  iarc600/idmp/ildst_queue/q_wdata[7] (cpu_isle_ldst_queue_0)               0.0000    15.0311 r
  iarc600/idmp/q_wdata[7] (net)                         1.3085              0.0000    15.0311 r
  iarc600/idmp/q_wdata[7] (cpu_isle_dmp_0)                                  0.0000    15.0311 r
  iarc600/q_wdata[7] (net)                              1.3085              0.0000    15.0311 r
  iarc600/q_wdata[7] (cpu_isle_arc600_0)                                    0.0000    15.0311 r
  i_q_wdata[7] (net)                                    1.3085              0.0000    15.0311 r
  iibus/q_wdata[7] (cpu_isle_ibus_0)                                        0.0000    15.0311 r
  iibus/q_wdata[7] (net)                                1.3085              0.0000    15.0311 r
  iibus/iiarb/t0_wdata[7] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0311 r
  iibus/iiarb/t0_wdata[7] (net)                         1.3085              0.0000    15.0311 r
  iibus/iiarb/U46/A (NBUFFX2_RVT)                                 0.0293    0.0000 *  15.0311 r
  iibus/iiarb/U46/Y (NBUFFX2_RVT)                                 0.0235    0.0449    15.0760 r
  iibus/iiarb/i_wdata[7] (net)                  2       1.7231              0.0000    15.0760 r
  iibus/iiarb/i_wdata[7] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0760 r
  iibus/iarb_wdata[7] (net)                             1.7231              0.0000    15.0760 r
  iibus/ibus_dcbri_ahb/t_wdata[7] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.0760 r
  iibus/ibus_dcbri_ahb/t_wdata[7] (net)                 1.7231              0.0000    15.0760 r
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_7_/D (DFFARX1_RVT)      0.0235    0.0000 *  15.0760 r
  data arrival time                                                                   15.0760

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_7_/CLK (DFFARX1_RVT)              0.0000    15.0500 r
  library hold time                                                        -0.0159    15.0341
  data required time                                                                  15.0341
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0341
  data arrival time                                                                  -15.0760
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0419


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_2_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U222/A2 (NAND2X0_RVT)                  3.1734    0.0002 *  15.2851 r
  iarc600/idmp/ildst_queue/U222/Y (NAND2X0_RVT)                   0.0325   -0.3314    14.9537 f
  iarc600/idmp/ildst_queue/n135 (net)           1       0.6370              0.0000    14.9537 f
  iarc600/idmp/ildst_queue/U223/A3 (OAI21X1_RVT)                  0.0325    0.0000 *  14.9537 f
  iarc600/idmp/ildst_queue/U223/Y (OAI21X1_RVT)                   0.0337    0.0949    15.0486 r
  iarc600/idmp/ildst_queue/q_wdata[2] (net)     1       1.8935              0.0000    15.0486 r
  iarc600/idmp/ildst_queue/q_wdata[2] (cpu_isle_ldst_queue_0)               0.0000    15.0486 r
  iarc600/idmp/q_wdata[2] (net)                         1.8935              0.0000    15.0486 r
  iarc600/idmp/q_wdata[2] (cpu_isle_dmp_0)                                  0.0000    15.0486 r
  iarc600/q_wdata[2] (net)                              1.8935              0.0000    15.0486 r
  iarc600/q_wdata[2] (cpu_isle_arc600_0)                                    0.0000    15.0486 r
  i_q_wdata[2] (net)                                    1.8935              0.0000    15.0486 r
  iibus/q_wdata[2] (cpu_isle_ibus_0)                                        0.0000    15.0486 r
  iibus/q_wdata[2] (net)                                1.8935              0.0000    15.0486 r
  iibus/iiarb/t0_wdata[2] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0486 r
  iibus/iiarb/t0_wdata[2] (net)                         1.8935              0.0000    15.0486 r
  iibus/iiarb/U41/A (NBUFFX2_RVT)                                 0.0337    0.0000 *  15.0486 r
  iibus/iiarb/U41/Y (NBUFFX2_RVT)                                 0.0278    0.0497    15.0983 r
  iibus/iiarb/i_wdata[2] (net)                  2       2.7829              0.0000    15.0983 r
  iibus/iiarb/i_wdata[2] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0983 r
  iibus/iarb_wdata[2] (net)                             2.7829              0.0000    15.0983 r
  iibus/ibus_dcbri_ahb/t_wdata[2] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.0983 r
  iibus/ibus_dcbri_ahb/t_wdata[2] (net)                 2.7829              0.0000    15.0983 r
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_2_/D (DFFARX1_RVT)      0.0278    0.0000 *  15.0984 r
  data arrival time                                                                   15.0984

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_2_/CLK (DFFARX1_RVT)              0.0000    15.0500 r
  library hold time                                                        -0.0173    15.0327
  data required time                                                                  15.0327
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0327
  data arrival time                                                                  -15.0984
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0657


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_10_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U164/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2850 r
  iarc600/idmp/ildst_queue/U164/Y (NAND2X0_RVT)                   0.0342   -0.3068    14.9782 f
  iarc600/idmp/ildst_queue/n92 (net)            1       0.7973              0.0000    14.9782 f
  iarc600/idmp/ildst_queue/U165/A3 (OAI21X1_RVT)                  0.0342    0.0000 *  14.9782 f
  iarc600/idmp/ildst_queue/U165/Y (OAI21X1_RVT)                   0.0238    0.0866    15.0648 r
  iarc600/idmp/ildst_queue/q_wdata[10] (net)     1      0.5745              0.0000    15.0648 r
  iarc600/idmp/ildst_queue/q_wdata[10] (cpu_isle_ldst_queue_0)              0.0000    15.0648 r
  iarc600/idmp/q_wdata[10] (net)                        0.5745              0.0000    15.0648 r
  iarc600/idmp/q_wdata[10] (cpu_isle_dmp_0)                                 0.0000    15.0648 r
  iarc600/q_wdata[10] (net)                             0.5745              0.0000    15.0648 r
  iarc600/q_wdata[10] (cpu_isle_arc600_0)                                   0.0000    15.0648 r
  i_q_wdata[10] (net)                                   0.5745              0.0000    15.0648 r
  iibus/q_wdata[10] (cpu_isle_ibus_0)                                       0.0000    15.0648 r
  iibus/q_wdata[10] (net)                               0.5745              0.0000    15.0648 r
  iibus/iiarb/t0_wdata[10] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0648 r
  iibus/iiarb/t0_wdata[10] (net)                        0.5745              0.0000    15.0648 r
  iibus/iiarb/U49/A (NBUFFX2_RVT)                                 0.0238    0.0000 *  15.0648 r
  iibus/iiarb/U49/Y (NBUFFX2_RVT)                                 0.0246    0.0439    15.1087 r
  iibus/iiarb/i_wdata[10] (net)                 2       2.0813              0.0000    15.1087 r
  iibus/iiarb/i_wdata[10] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.1087 r
  iibus/iarb_wdata[10] (net)                            2.0813              0.0000    15.1087 r
  iibus/ibus_dcbri_ahb/t_wdata[10] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.1087 r
  iibus/ibus_dcbri_ahb/t_wdata[10] (net)                2.0813              0.0000    15.1087 r
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_10_/D (DFFARX1_RVT)     0.0246    0.0000 *  15.1088 r
  data arrival time                                                                   15.1088

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_10_/CLK (DFFARX1_RVT)             0.0000    15.0500 r
  library hold time                                                        -0.0163    15.0337
  data required time                                                                  15.0337
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0337
  data arrival time                                                                  -15.1088
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0750


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_1_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U225/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2850 r
  iarc600/idmp/ildst_queue/U225/Y (NAND2X0_RVT)                   0.0339   -0.3230    14.9620 f
  iarc600/idmp/ildst_queue/n138 (net)           1       0.6919              0.0000    14.9620 f
  iarc600/idmp/ildst_queue/U226/A3 (OAI21X1_RVT)                  0.0339    0.0000 *  14.9620 f
  iarc600/idmp/ildst_queue/U226/Y (OAI21X1_RVT)                   0.0342    0.0960    15.0580 r
  iarc600/idmp/ildst_queue/q_wdata[1] (net)     1       1.9557              0.0000    15.0580 r
  iarc600/idmp/ildst_queue/q_wdata[1] (cpu_isle_ldst_queue_0)               0.0000    15.0580 r
  iarc600/idmp/q_wdata[1] (net)                         1.9557              0.0000    15.0580 r
  iarc600/idmp/q_wdata[1] (cpu_isle_dmp_0)                                  0.0000    15.0580 r
  iarc600/q_wdata[1] (net)                              1.9557              0.0000    15.0580 r
  iarc600/q_wdata[1] (cpu_isle_arc600_0)                                    0.0000    15.0580 r
  i_q_wdata[1] (net)                                    1.9557              0.0000    15.0580 r
  iibus/q_wdata[1] (cpu_isle_ibus_0)                                        0.0000    15.0580 r
  iibus/q_wdata[1] (net)                                1.9557              0.0000    15.0580 r
  iibus/iiarb/t0_wdata[1] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0580 r
  iibus/iiarb/t0_wdata[1] (net)                         1.9557              0.0000    15.0580 r
  iibus/iiarb/U40/A (NBUFFX2_RVT)                                 0.0342    0.0000 *  15.0581 r
  iibus/iiarb/U40/Y (NBUFFX2_RVT)                                 0.0302    0.0518    15.1099 r
  iibus/iiarb/i_wdata[1] (net)                  2       3.4001              0.0000    15.1099 r
  iibus/iiarb/i_wdata[1] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.1099 r
  iibus/iarb_wdata[1] (net)                             3.4001              0.0000    15.1099 r
  iibus/ibus_dcbri_ahb/t_wdata[1] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.1099 r
  iibus/ibus_dcbri_ahb/t_wdata[1] (net)                 3.4001              0.0000    15.1099 r
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_1_/D (DFFARX1_RVT)      0.0302    0.0001 *  15.1100 r
  data arrival time                                                                   15.1100

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_1_/CLK (DFFARX1_RVT)              0.0000    15.0500 r
  library hold time                                                        -0.0181    15.0319
  data required time                                                                  15.0319
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0319
  data arrival time                                                                  -15.1100
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0781


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_9_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U176/A2 (NAND2X0_RVT)                  3.1734    0.0000 *  15.2849 r
  iarc600/idmp/ildst_queue/U176/Y (NAND2X0_RVT)                   0.0347   -0.3031    14.9819 f
  iarc600/idmp/ildst_queue/n101 (net)           1       0.8218              0.0000    14.9819 f
  iarc600/idmp/ildst_queue/U177/A3 (OAI21X1_RVT)                  0.0347    0.0000 *  14.9819 f
  iarc600/idmp/ildst_queue/U177/Y (OAI21X1_RVT)                   0.0266    0.0896    15.0714 r
  iarc600/idmp/ildst_queue/q_wdata[9] (net)     1       0.9349              0.0000    15.0714 r
  iarc600/idmp/ildst_queue/q_wdata[9] (cpu_isle_ldst_queue_0)               0.0000    15.0714 r
  iarc600/idmp/q_wdata[9] (net)                         0.9349              0.0000    15.0714 r
  iarc600/idmp/q_wdata[9] (cpu_isle_dmp_0)                                  0.0000    15.0714 r
  iarc600/q_wdata[9] (net)                              0.9349              0.0000    15.0714 r
  iarc600/q_wdata[9] (cpu_isle_arc600_0)                                    0.0000    15.0714 r
  i_q_wdata[9] (net)                                    0.9349              0.0000    15.0714 r
  iibus/q_wdata[9] (cpu_isle_ibus_0)                                        0.0000    15.0714 r
  iibus/q_wdata[9] (net)                                0.9349              0.0000    15.0714 r
  iibus/iiarb/t0_wdata[9] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0714 r
  iibus/iiarb/t0_wdata[9] (net)                         0.9349              0.0000    15.0714 r
  iibus/iiarb/U48/A (NBUFFX2_RVT)                                 0.0266    0.0000 *  15.0714 r
  iibus/iiarb/U48/Y (NBUFFX2_RVT)                                 0.0251    0.0453    15.1167 r
  iibus/iiarb/i_wdata[9] (net)                  2       2.1786              0.0000    15.1167 r
  iibus/iiarb/i_wdata[9] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.1167 r
  iibus/iarb_wdata[9] (net)                             2.1786              0.0000    15.1167 r
  iibus/ibus_dcbri_ahb/t_wdata[9] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.1167 r
  iibus/ibus_dcbri_ahb/t_wdata[9] (net)                 2.1786              0.0000    15.1167 r
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_9_/D (DFFARX1_RVT)      0.0251    0.0000 *  15.1168 r
  data arrival time                                                                   15.1168

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_9_/CLK (DFFARX1_RVT)              0.0000    15.0500 r
  library hold time                                                        -0.0164    15.0336
  data required time                                                                  15.0336
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0336
  data arrival time                                                                  -15.1168
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0832


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_11_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U161/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2850 r
  iarc600/idmp/ildst_queue/U161/Y (NAND2X0_RVT)                   0.0282   -0.3778    14.9072 f
  iarc600/idmp/ildst_queue/n84 (net)            1       0.3361              0.0000    14.9072 f
  iarc600/idmp/ildst_queue/U162/A3 (OAI21X1_RVT)                  0.0282    0.0000 *  14.9072 f
  iarc600/idmp/ildst_queue/U162/Y (OAI21X1_RVT)                   0.0254    0.0849    14.9921 r
  iarc600/idmp/ildst_queue/q_wdata[11] (net)     1      0.7747              0.0000    14.9921 r
  iarc600/idmp/ildst_queue/q_wdata[11] (cpu_isle_ldst_queue_0)              0.0000    14.9921 r
  iarc600/idmp/q_wdata[11] (net)                        0.7747              0.0000    14.9921 r
  iarc600/idmp/q_wdata[11] (cpu_isle_dmp_0)                                 0.0000    14.9921 r
  iarc600/q_wdata[11] (net)                             0.7747              0.0000    14.9921 r
  iarc600/q_wdata[11] (cpu_isle_arc600_0)                                   0.0000    14.9921 r
  i_q_wdata[11] (net)                                   0.7747              0.0000    14.9921 r
  iibus/q_wdata[11] (cpu_isle_ibus_0)                                       0.0000    14.9921 r
  iibus/q_wdata[11] (net)                               0.7747              0.0000    14.9921 r
  iibus/iiarb/t0_wdata[11] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  14.9921 r
  iibus/iiarb/t0_wdata[11] (net)                        0.7747              0.0000    14.9921 r
  iibus/iiarb/U50/A (NBUFFX2_RVT)                                 0.0254    0.0000 *  14.9921 r
  iibus/iiarb/U50/Y (NBUFFX2_RVT)                                 0.0254    0.0451    15.0372 r
  iibus/iiarb/i_wdata[11] (net)                 2       2.2621              0.0000    15.0372 r
  iibus/iiarb/i_wdata[11] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0372 r
  iibus/iarb_wdata[11] (net)                            2.2621              0.0000    15.0372 r
  iibus/ibus_dcbri_ahb/t_wdata[11] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.0372 r
  iibus/ibus_dcbri_ahb/t_wdata[11] (net)                2.2621              0.0000    15.0372 r
  iibus/ibus_dcbri_ahb/U352/A3 (AO22X1_RVT)                       0.0254    0.0000 *  15.0372 r
  iibus/ibus_dcbri_ahb/U352/Y (AO22X1_RVT)                        0.0275    0.0567    15.0940 r
  iibus/ibus_dcbri_ahb/n159 (net)               1       0.8716              0.0000    15.0940 r
  iibus/ibus_dcbri_ahb/U354/A1 (OR2X1_RVT)                        0.0275    0.0000 *  15.0940 r
  iibus/ibus_dcbri_ahb/U354/Y (OR2X1_RVT)                         0.0232    0.0519    15.1458 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_nxt[11] (net)     1   1.0263            0.0000    15.1458 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_11_/D (DFFARX1_RVT)     0.0232    0.0000 *  15.1458 r
  data arrival time                                                                   15.1458

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_11_/CLK (DFFARX1_RVT)             0.0000    15.0500 r
  library hold time                                                        -0.0158    15.0342
  data required time                                                                  15.0342
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0342
  data arrival time                                                                  -15.1458
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1116


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_25_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U112/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2850 r
  iarc600/idmp/ildst_queue/U112/Y (NAND2X0_RVT)                   0.0395   -0.2692    15.0158 f
  iarc600/idmp/ildst_queue/n49 (net)            1       1.0480              0.0000    15.0158 f
  iarc600/idmp/ildst_queue/U113/A3 (OAI21X1_RVT)                  0.0395    0.0000 *  15.0158 f
  iarc600/idmp/ildst_queue/U113/Y (OAI21X1_RVT)                   0.0268    0.0924    15.1082 r
  iarc600/idmp/ildst_queue/q_wdata[25] (net)     1      0.9668              0.0000    15.1082 r
  iarc600/idmp/ildst_queue/q_wdata[25] (cpu_isle_ldst_queue_0)              0.0000    15.1082 r
  iarc600/idmp/q_wdata[25] (net)                        0.9668              0.0000    15.1082 r
  iarc600/idmp/q_wdata[25] (cpu_isle_dmp_0)                                 0.0000    15.1082 r
  iarc600/q_wdata[25] (net)                             0.9668              0.0000    15.1082 r
  iarc600/q_wdata[25] (cpu_isle_arc600_0)                                   0.0000    15.1082 r
  i_q_wdata[25] (net)                                   0.9668              0.0000    15.1082 r
  iibus/q_wdata[25] (cpu_isle_ibus_0)                                       0.0000    15.1082 r
  iibus/q_wdata[25] (net)                               0.9668              0.0000    15.1082 r
  iibus/iiarb/t0_wdata[25] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.1082 r
  iibus/iiarb/t0_wdata[25] (net)                        0.9668              0.0000    15.1082 r
  iibus/iiarb/U64/A (NBUFFX2_RVT)                                 0.0268    0.0000 *  15.1082 r
  iibus/iiarb/U64/Y (NBUFFX2_RVT)                                 0.0224    0.0430    15.1512 r
  iibus/iiarb/i_wdata[25] (net)                 2       1.4492              0.0000    15.1512 r
  iibus/iiarb/i_wdata[25] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.1512 r
  iibus/iarb_wdata[25] (net)                            1.4492              0.0000    15.1512 r
  iibus/ibus_dcbri_ahb/t_wdata[25] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.1512 r
  iibus/ibus_dcbri_ahb/t_wdata[25] (net)                1.4492              0.0000    15.1512 r
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_25_/D (DFFARX1_RVT)     0.0224    0.0000 *  15.1512 r
  data arrival time                                                                   15.1512

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_25_/CLK (DFFARX1_RVT)             0.0000    15.0500 r
  library hold time                                                        -0.0155    15.0345
  data required time                                                                  15.0345
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0345
  data arrival time                                                                  -15.1512
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1168


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_19_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U87/A2 (NAND2X0_RVT)                   3.1734    0.0001 *  15.2850 r
  iarc600/idmp/ildst_queue/U87/Y (NAND2X0_RVT)                    0.0387   -0.2709    15.0140 f
  iarc600/idmp/ildst_queue/n33 (net)            1       1.0351              0.0000    15.0140 f
  iarc600/idmp/ildst_queue/U88/A3 (OAI21X1_RVT)                   0.0387    0.0000 *  15.0141 f
  iarc600/idmp/ildst_queue/U88/Y (OAI21X1_RVT)                    0.0296    0.0945    15.1086 r
  iarc600/idmp/ildst_queue/q_wdata[19] (net)     1      1.3397              0.0000    15.1086 r
  iarc600/idmp/ildst_queue/q_wdata[19] (cpu_isle_ldst_queue_0)              0.0000    15.1086 r
  iarc600/idmp/q_wdata[19] (net)                        1.3397              0.0000    15.1086 r
  iarc600/idmp/q_wdata[19] (cpu_isle_dmp_0)                                 0.0000    15.1086 r
  iarc600/q_wdata[19] (net)                             1.3397              0.0000    15.1086 r
  iarc600/q_wdata[19] (cpu_isle_arc600_0)                                   0.0000    15.1086 r
  i_q_wdata[19] (net)                                   1.3397              0.0000    15.1086 r
  iibus/q_wdata[19] (cpu_isle_ibus_0)                                       0.0000    15.1086 r
  iibus/q_wdata[19] (net)                               1.3397              0.0000    15.1086 r
  iibus/iiarb/t0_wdata[19] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.1086 r
  iibus/iiarb/t0_wdata[19] (net)                        1.3397              0.0000    15.1086 r
  iibus/iiarb/U58/A (NBUFFX2_RVT)                                 0.0296    0.0000 *  15.1086 r
  iibus/iiarb/U58/Y (NBUFFX2_RVT)                                 0.0247    0.0461    15.1546 r
  iibus/iiarb/i_wdata[19] (net)                 2       2.0468              0.0000    15.1546 r
  iibus/iiarb/i_wdata[19] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.1546 r
  iibus/iarb_wdata[19] (net)                            2.0468              0.0000    15.1546 r
  iibus/ibus_dcbri_ahb/t_wdata[19] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.1546 r
  iibus/ibus_dcbri_ahb/t_wdata[19] (net)                2.0468              0.0000    15.1546 r
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_19_/D (DFFARX1_RVT)     0.0247    0.0000 *  15.1547 r
  data arrival time                                                                   15.1547

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_top_r_reg_19_/CLK (DFFARX1_RVT)             0.0000    15.0500 r
  library hold time                                                        -0.0163    15.0337
  data required time                                                                  15.0337
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0337
  data arrival time                                                                  -15.1547
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1210


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_6_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U198/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2849 r
  iarc600/idmp/ildst_queue/U198/Y (NAND2X0_RVT)                   0.0273   -0.3737    14.9113 f
  iarc600/idmp/ildst_queue/n117 (net)           1       0.3627              0.0000    14.9113 f
  iarc600/idmp/ildst_queue/U199/A3 (OAI21X1_RVT)                  0.0273    0.0000 *  14.9113 f
  iarc600/idmp/ildst_queue/U199/Y (OAI21X1_RVT)                   0.0346    0.0928    15.0041 r
  iarc600/idmp/ildst_queue/q_wdata[6] (net)     1       2.0067              0.0000    15.0041 r
  iarc600/idmp/ildst_queue/q_wdata[6] (cpu_isle_ldst_queue_0)               0.0000    15.0041 r
  iarc600/idmp/q_wdata[6] (net)                         2.0067              0.0000    15.0041 r
  iarc600/idmp/q_wdata[6] (cpu_isle_dmp_0)                                  0.0000    15.0041 r
  iarc600/q_wdata[6] (net)                              2.0067              0.0000    15.0041 r
  iarc600/q_wdata[6] (cpu_isle_arc600_0)                                    0.0000    15.0041 r
  i_q_wdata[6] (net)                                    2.0067              0.0000    15.0041 r
  iibus/q_wdata[6] (cpu_isle_ibus_0)                                        0.0000    15.0041 r
  iibus/q_wdata[6] (net)                                2.0067              0.0000    15.0041 r
  iibus/iiarb/t0_wdata[6] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0041 r
  iibus/iiarb/t0_wdata[6] (net)                         2.0067              0.0000    15.0041 r
  iibus/iiarb/U45/A (NBUFFX2_RVT)                                 0.0346    0.0000 *  15.0042 r
  iibus/iiarb/U45/Y (NBUFFX2_RVT)                                 0.0250    0.0477    15.0518 r
  iibus/iiarb/i_wdata[6] (net)                  2       2.0235              0.0000    15.0518 r
  iibus/iiarb/i_wdata[6] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0518 r
  iibus/iarb_wdata[6] (net)                             2.0235              0.0000    15.0518 r
  iibus/ibus_dcbri_ahb/t_wdata[6] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.0518 r
  iibus/ibus_dcbri_ahb/t_wdata[6] (net)                 2.0235              0.0000    15.0518 r
  iibus/ibus_dcbri_ahb/U337/A3 (AO22X1_RVT)                       0.0250    0.0000 *  15.0519 r
  iibus/ibus_dcbri_ahb/U337/Y (AO22X1_RVT)                        0.0256    0.0546    15.1064 r
  iibus/ibus_dcbri_ahb/n149 (net)               1       0.6280              0.0000    15.1064 r
  iibus/ibus_dcbri_ahb/U339/A1 (OR2X1_RVT)                        0.0256    0.0000 *  15.1064 r
  iibus/ibus_dcbri_ahb/U339/Y (OR2X1_RVT)                         0.0242    0.0520    15.1584 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_nxt[6] (net)     1   1.1575             0.0000    15.1584 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_6_/D (DFFARX1_RVT)      0.0242    0.0000 *  15.1585 r
  data arrival time                                                                   15.1585

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_6_/CLK (DFFARX1_RVT)              0.0000    15.0500 r
  library hold time                                                        -0.0161    15.0339
  data required time                                                                  15.0339
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0339
  data arrival time                                                                  -15.1585
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1246


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_8_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U179/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2849 r
  iarc600/idmp/ildst_queue/U179/Y (NAND2X0_RVT)                   0.0306   -0.3440    14.9409 f
  iarc600/idmp/ildst_queue/n103 (net)           1       0.5548              0.0000    14.9409 f
  iarc600/idmp/ildst_queue/U180/A3 (OAI21X1_RVT)                  0.0306    0.0000 *  14.9410 f
  iarc600/idmp/ildst_queue/U180/Y (OAI21X1_RVT)                   0.0275    0.0883    15.0292 r
  iarc600/idmp/ildst_queue/q_wdata[8] (net)     1       1.0555              0.0000    15.0292 r
  iarc600/idmp/ildst_queue/q_wdata[8] (cpu_isle_ldst_queue_0)               0.0000    15.0292 r
  iarc600/idmp/q_wdata[8] (net)                         1.0555              0.0000    15.0292 r
  iarc600/idmp/q_wdata[8] (cpu_isle_dmp_0)                                  0.0000    15.0292 r
  iarc600/q_wdata[8] (net)                              1.0555              0.0000    15.0292 r
  iarc600/q_wdata[8] (cpu_isle_arc600_0)                                    0.0000    15.0292 r
  i_q_wdata[8] (net)                                    1.0555              0.0000    15.0292 r
  iibus/q_wdata[8] (cpu_isle_ibus_0)                                        0.0000    15.0292 r
  iibus/q_wdata[8] (net)                                1.0555              0.0000    15.0292 r
  iibus/iiarb/t0_wdata[8] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0292 r
  iibus/iiarb/t0_wdata[8] (net)                         1.0555              0.0000    15.0292 r
  iibus/iiarb/U47/A (NBUFFX2_RVT)                                 0.0275    0.0000 *  15.0292 r
  iibus/iiarb/U47/Y (NBUFFX2_RVT)                                 0.0233    0.0440    15.0733 r
  iibus/iiarb/i_wdata[8] (net)                  2       1.6864              0.0000    15.0733 r
  iibus/iiarb/i_wdata[8] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0733 r
  iibus/iarb_wdata[8] (net)                             1.6864              0.0000    15.0733 r
  iibus/ibus_dcbri_ahb/t_wdata[8] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.0733 r
  iibus/ibus_dcbri_ahb/t_wdata[8] (net)                 1.6864              0.0000    15.0733 r
  iibus/ibus_dcbri_ahb/U343/A3 (AO22X1_RVT)                       0.0233    0.0000 *  15.0733 r
  iibus/ibus_dcbri_ahb/U343/Y (AO22X1_RVT)                        0.0255    0.0540    15.1273 r
  iibus/ibus_dcbri_ahb/n153 (net)               1       0.6193              0.0000    15.1273 r
  iibus/ibus_dcbri_ahb/U345/A1 (OR2X1_RVT)                        0.0255    0.0000 *  15.1273 r
  iibus/ibus_dcbri_ahb/U345/Y (OR2X1_RVT)                         0.0209    0.0488    15.1761 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_nxt[8] (net)     1   0.7175             0.0000    15.1761 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_8_/D (DFFARX1_RVT)      0.0209    0.0000 *  15.1761 r
  data arrival time                                                                   15.1761

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_8_/CLK (DFFARX1_RVT)              0.0000    15.0500 r
  library hold time                                                        -0.0150    15.0350
  data required time                                                                  15.0350
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0350
  data arrival time                                                                  -15.1761
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1411


  Startpoint: iarc600/idmp/ildst_queue/i_sel_dat_r_reg
              (rising edge-triggered flip-flop clocked by clk_in)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_7_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_in (rise edge)                                                 15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/CLK (DFFARX1_RVT)      0.2000    0.0000    15.0000 r
  iarc600/idmp/ildst_queue/i_sel_dat_r_reg/Q (DFFARX1_RVT)        0.0623    0.2295    15.2295 r
  iarc600/idmp/ildst_queue/n331 (net)           4       5.1027              0.0000    15.2295 r
  iarc600/idmp/ildst_queue/U30/A (NBUFFX8_RVT)                    0.0623    0.0001 *  15.2296 r
  iarc600/idmp/ildst_queue/U30/Y (NBUFFX8_RVT)                    3.1734    0.0552    15.2849 r
  iarc600/idmp/ildst_queue/n343 (net)          19      13.7388              0.0000    15.2849 r
  iarc600/idmp/ildst_queue/U185/A2 (NAND2X0_RVT)                  3.1734    0.0001 *  15.2849 r
  iarc600/idmp/ildst_queue/U185/Y (NAND2X0_RVT)                   0.0306   -0.3437    14.9412 f
  iarc600/idmp/ildst_queue/n108 (net)           1       0.5565              0.0000    14.9412 f
  iarc600/idmp/ildst_queue/U186/A3 (OAI21X1_RVT)                  0.0306    0.0000 *  14.9412 f
  iarc600/idmp/ildst_queue/U186/Y (OAI21X1_RVT)                   0.0293    0.0899    15.0311 r
  iarc600/idmp/ildst_queue/q_wdata[7] (net)     1       1.3085              0.0000    15.0311 r
  iarc600/idmp/ildst_queue/q_wdata[7] (cpu_isle_ldst_queue_0)               0.0000    15.0311 r
  iarc600/idmp/q_wdata[7] (net)                         1.3085              0.0000    15.0311 r
  iarc600/idmp/q_wdata[7] (cpu_isle_dmp_0)                                  0.0000    15.0311 r
  iarc600/q_wdata[7] (net)                              1.3085              0.0000    15.0311 r
  iarc600/q_wdata[7] (cpu_isle_arc600_0)                                    0.0000    15.0311 r
  i_q_wdata[7] (net)                                    1.3085              0.0000    15.0311 r
  iibus/q_wdata[7] (cpu_isle_ibus_0)                                        0.0000    15.0311 r
  iibus/q_wdata[7] (net)                                1.3085              0.0000    15.0311 r
  iibus/iiarb/t0_wdata[7] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0311 r
  iibus/iiarb/t0_wdata[7] (net)                         1.3085              0.0000    15.0311 r
  iibus/iiarb/U46/A (NBUFFX2_RVT)                                 0.0293    0.0000 *  15.0311 r
  iibus/iiarb/U46/Y (NBUFFX2_RVT)                                 0.0235    0.0449    15.0760 r
  iibus/iiarb/i_wdata[7] (net)                  2       1.7231              0.0000    15.0760 r
  iibus/iiarb/i_wdata[7] (cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0)   0.0000  15.0760 r
  iibus/iarb_wdata[7] (net)                             1.7231              0.0000    15.0760 r
  iibus/ibus_dcbri_ahb/t_wdata[7] (cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0)   0.0000  15.0760 r
  iibus/ibus_dcbri_ahb/t_wdata[7] (net)                 1.7231              0.0000    15.0760 r
  iibus/ibus_dcbri_ahb/U340/A3 (AO22X1_RVT)                       0.0235    0.0000 *  15.0760 r
  iibus/ibus_dcbri_ahb/U340/Y (AO22X1_RVT)                        0.0255    0.0541    15.1301 r
  iibus/ibus_dcbri_ahb/n151 (net)               1       0.6228              0.0000    15.1301 r
  iibus/ibus_dcbri_ahb/U342/A1 (OR2X1_RVT)                        0.0255    0.0000 *  15.1301 r
  iibus/ibus_dcbri_ahb/U342/Y (OR2X1_RVT)                         0.0214    0.0493    15.1794 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_nxt[7] (net)     1   0.7808             0.0000    15.1794 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_7_/D (DFFARX1_RVT)      0.0214    0.0000 *  15.1794 r
  data arrival time                                                                   15.1794

  clock hclk (rise edge)                                                   15.0000    15.0000
  clock network delay (ideal)                                               0.0000    15.0000
  clock uncertainty                                                         0.0500    15.0500
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_7_/CLK (DFFARX1_RVT)              0.0000    15.0500 r
  library hold time                                                        -0.0152    15.0348
  data required time                                                                  15.0348
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  15.0348
  data arrival time                                                                  -15.1794
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1446


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_0_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_0_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_0_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_0_/Q (DFFARX1_RVT)      0.0362    0.2003     0.2003 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[0] (net)     3    2.1341              0.0000     0.2003 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_0_/D (DFFARX1_RVT)   0.0362    0.0000 *   0.2003 f
  data arrival time                                                                    0.2003

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_0_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0030     0.0530
  data required time                                                                   0.0530
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0530
  data arrival time                                                                   -0.2003
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1473


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_1_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_1_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_1_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_1_/Q (DFFARX1_RVT)      0.0366    0.2007     0.2007 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[1] (net)     3    2.2103              0.0000     0.2007 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_1_/D (DFFARX1_RVT)   0.0366    0.0000 *   0.2007 f
  data arrival time                                                                    0.2007

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_1_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0027     0.0527
  data required time                                                                   0.0527
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0527
  data arrival time                                                                   -0.2007
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1480


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_20_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_20_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_20_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_20_/Q (DFFARX1_RVT)     0.0378    0.2018     0.2018 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[20] (net)     3   2.3989              0.0000     0.2018 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_20_/D (DFFARX1_RVT)   0.0378   0.0000 *   0.2018 f
  data arrival time                                                                    0.2018

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_20_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0021     0.0521
  data required time                                                                   0.0521
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0521
  data arrival time                                                                   -0.2018
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1497


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_11_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_11_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_11_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_11_/Q (DFFARX1_RVT)     0.0380    0.2020     0.2020 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[11] (net)     3   2.4349              0.0000     0.2020 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_11_/D (DFFARX1_RVT)   0.0380   0.0000 *   0.2020 f
  data arrival time                                                                    0.2020

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_11_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0020     0.0520
  data required time                                                                   0.0520
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0520
  data arrival time                                                                   -0.2020
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1501


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_10_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_10_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_10_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_10_/Q (DFFARX1_RVT)     0.0383    0.2023     0.2023 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[10] (net)     3   2.4843              0.0000     0.2023 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_10_/D (DFFARX1_RVT)   0.0383   0.0000 *   0.2023 f
  data arrival time                                                                    0.2023

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_10_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0018     0.0518
  data required time                                                                   0.0518
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0518
  data arrival time                                                                   -0.2023
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1505


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_26_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_26_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_26_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_26_/Q (DFFARX1_RVT)     0.0387    0.2027     0.2027 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[26] (net)     3   2.5514              0.0000     0.2027 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_26_/D (DFFARX1_RVT)   0.0387   0.0000 *   0.2027 f
  data arrival time                                                                    0.2027

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_26_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0016     0.0516
  data required time                                                                   0.0516
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0516
  data arrival time                                                                   -0.2027
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1511


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_28_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_28_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_28_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_28_/Q (DFFARX1_RVT)     0.0396    0.2035     0.2035 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[28] (net)     3   2.6908              0.0000     0.2035 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_28_/D (DFFARX1_RVT)   0.0396   0.0000 *   0.2035 f
  data arrival time                                                                    0.2035

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_28_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0011     0.0511
  data required time                                                                   0.0511
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0511
  data arrival time                                                                   -0.2035
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1524


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_9_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_9_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_9_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_9_/Q (DFFARX1_RVT)      0.0396    0.2035     0.2035 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[9] (net)     3    2.6961              0.0000     0.2035 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_9_/D (DFFARX1_RVT)   0.0396    0.0000 *   0.2035 f
  data arrival time                                                                    0.2035

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_9_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0011     0.0511
  data required time                                                                   0.0511
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0511
  data arrival time                                                                   -0.2035
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1524


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_14_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_14_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_14_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_14_/Q (DFFARX1_RVT)     0.0398    0.2037     0.2037 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[14] (net)     3   2.7258              0.0000     0.2037 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_14_/D (DFFARX1_RVT)   0.0398   0.0000 *   0.2037 f
  data arrival time                                                                    0.2037

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_14_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0010     0.0510
  data required time                                                                   0.0510
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0510
  data arrival time                                                                   -0.2037
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1527


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_17_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_17_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_17_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_17_/Q (DFFARX1_RVT)     0.0399    0.2038     0.2038 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[17] (net)     3   2.7448              0.0000     0.2038 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_17_/D (DFFARX1_RVT)   0.0399   0.0000 *   0.2038 f
  data arrival time                                                                    0.2038

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_17_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0009     0.0509
  data required time                                                                   0.0509
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0509
  data arrival time                                                                   -0.2038
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1529


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_18_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_18_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_18_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_18_/Q (DFFARX1_RVT)     0.0400    0.2039     0.2039 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[18] (net)     3   2.7573              0.0000     0.2039 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_18_/D (DFFARX1_RVT)   0.0400   0.0000 *   0.2039 f
  data arrival time                                                                    0.2039

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_18_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0009     0.0509
  data required time                                                                   0.0509
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0509
  data arrival time                                                                   -0.2039
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1530


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_22_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_22_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_22_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_22_/Q (DFFARX1_RVT)     0.0405    0.2043     0.2043 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[22] (net)     3   2.8351              0.0000     0.2043 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_22_/D (DFFARX1_RVT)   0.0405   0.0000 *   0.2044 f
  data arrival time                                                                    0.2044

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_22_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0006     0.0506
  data required time                                                                   0.0506
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0506
  data arrival time                                                                   -0.2044
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1537


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_29_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_29_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_29_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_29_/Q (DFFARX1_RVT)     0.0405    0.2043     0.2043 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[29] (net)     3   2.8362              0.0000     0.2043 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_29_/D (DFFARX1_RVT)   0.0405   0.0000 *   0.2044 f
  data arrival time                                                                    0.2044

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_29_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0006     0.0506
  data required time                                                                   0.0506
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0506
  data arrival time                                                                   -0.2044
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1537


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_7_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_7_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_7_/CLK (DFFARX1_RVT)    0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_7_/Q (DFFARX1_RVT)      0.0409    0.2047     0.2047 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[7] (net)     3    2.9004              0.0000     0.2047 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_7_/D (DFFARX1_RVT)   0.0409    0.0001 *   0.2047 f
  data arrival time                                                                    0.2047

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_7_/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0004     0.0504
  data required time                                                                   0.0504
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0504
  data arrival time                                                                   -0.2047
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1543


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_21_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_21_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_21_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_21_/Q (DFFARX1_RVT)     0.0412    0.2050     0.2050 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[21] (net)     3   2.9530              0.0000     0.2050 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_21_/D (DFFARX1_RVT)   0.0412   0.0001 *   0.2051 f
  data arrival time                                                                    0.2051

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_21_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0002     0.0502
  data required time                                                                   0.0502
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0502
  data arrival time                                                                   -0.2051
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1548


  Startpoint: iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_23_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_23_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_23_/CLK (DFFARX1_RVT)   0.2000    0.0000     0.0000 r
  iibus/ibus_dcbri_ahb/i_hwdata_out_r_reg_23_/Q (DFFARX1_RVT)     0.0414    0.2052     0.2052 f
  iibus/ibus_dcbri_ahb/i_hwdata_out_r[23] (net)     3   2.9832              0.0000     0.2052 f
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_23_/D (DFFARX1_RVT)   0.0414   0.0001 *   0.2052 f
  data arrival time                                                                    0.2052

  clock hclk (rise edge)                                                    0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iibus/ibus_dcbri_ahb/i_hwdata_lagged_r_reg_23_/CLK (DFFARX1_RVT)          0.0000     0.0500 r
  library hold time                                                         0.0001     0.0501
  data required time                                                                   0.0501
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0501
  data arrival time                                                                   -0.2052
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1551


  Startpoint: iio_flops/i_jtag_trst_synchro_r_reg/CLK
              (internal path startpoint clocked by jtag_tck)
  Endpoint: iio_flops/i_jtag_trst_r1_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.0000     0.0000 r
  iio_flops/i_jtag_trst_synchro_r_reg/CLK (DFFASX1_RVT)           0.2000    0.0000     0.0000 r    i 
  iio_flops/i_jtag_trst_synchro_r_reg/Q (DFFASX1_RVT)             0.0306    0.1953     0.1953 f
  iio_flops/i_jtag_trst_synchro_r (net)         1       1.0037              0.0000     0.1953 f
  iio_flops/i_jtag_trst_r1_reg/D (DFFASX1_RVT)                    0.0306    0.0000 *   0.1953 f
  data arrival time                                                                    0.1953

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/i_jtag_trst_r1_reg/CLK (DFFASX1_RVT)                            0.0000     0.0500 r
  library hold time                                                         0.0061     0.0561
  data required time                                                                   0.0561
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0561
  data arrival time                                                                   -0.1953
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1392


  Startpoint: iio_flops/i_jtag_trst_synchro_r_reg/CLK
              (internal path startpoint clocked by jtag_tck)
  Endpoint: iio_flops/i_jtag_trst_r1_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.0000     0.0000 r
  iio_flops/i_jtag_trst_synchro_r_reg/CLK (DFFASX1_RVT)           0.2000    0.0000     0.0000 r    i 
  iio_flops/i_jtag_trst_synchro_r_reg/Q (DFFASX1_RVT)             0.0304    0.1925     0.1925 r
  iio_flops/i_jtag_trst_synchro_r (net)         1       1.0145              0.0000     0.1925 r
  iio_flops/i_jtag_trst_r1_reg/D (DFFASX1_RVT)                    0.0304    0.0000 *   0.1925 r
  data arrival time                                                                    0.1925

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  iio_flops/i_jtag_trst_r1_reg/CLK (DFFASX1_RVT)                            0.0000     0.0500 r
  library hold time                                                        -0.0167     0.0333
  data required time                                                                   0.0333
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0333
  data arrival time                                                                   -0.1925
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1592


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_1_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_0_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/QN (SDFFASX1_RVT)      0.0632    0.1735     0.1735 f
  ijtag_port/u_debug_port/ir_sreg_r[1] (net)     2      3.3291              0.0000     0.1735 f
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/SE (SDFFARX1_RVT)      0.0632    0.0000 *   0.1736 f
  data arrival time                                                                    0.1736

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/CLK (SDFFARX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0762    -0.0262
  data required time                                                                  -0.0262
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0262
  data arrival time                                                                   -0.1736
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_2_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_1_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/Q (SDFFASX1_RVT)       0.0308    0.1953     0.1953 f
  ijtag_port/u_debug_port/n79 (net)             1       1.0284              0.0000     0.1953 f
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/SE (SDFFASX1_RVT)      0.0308    0.0000 *   0.1953 f
  data arrival time                                                                    0.1953

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0569    -0.0069
  data required time                                                                  -0.0069
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0069
  data arrival time                                                                   -0.1953
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_3_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_2_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_3_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_3_/Q (SDFFASX1_RVT)       0.0323    0.1972     0.1972 f
  ijtag_port/u_debug_port/n81 (net)             1       1.2990              0.0000     0.1972 f
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/SE (SDFFASX1_RVT)      0.0323    0.0000 *   0.1972 f
  data arrival time                                                                    0.1972

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0579    -0.0079
  data required time                                                                  -0.0079
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0079
  data arrival time                                                                   -0.1972
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_2_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_1_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/Q (SDFFASX1_RVT)       0.0305    0.1927     0.1927 r
  ijtag_port/u_debug_port/n79 (net)             1       1.0512              0.0000     0.1927 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/SE (SDFFASX1_RVT)      0.0305    0.0000 *   0.1927 r
  data arrival time                                                                    0.1927

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0636    -0.0136
  data required time                                                                  -0.0136
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0136
  data arrival time                                                                   -0.1927
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_3_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_2_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_3_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_3_/Q (SDFFASX1_RVT)       0.0323    0.1946     0.1946 r
  ijtag_port/u_debug_port/n81 (net)             1       1.3219              0.0000     0.1946 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/SE (SDFFASX1_RVT)      0.0323    0.0000 *   0.1946 r
  data arrival time                                                                    0.1946

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0641    -0.0141
  data required time                                                                  -0.0141
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0141
  data arrival time                                                                   -0.1946
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)   0.2000   0.0000    0.0000 r    i 
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/Q (DFFARX1_RVT)   0.0348    0.1988     0.1988 f
  ijtag_port/u_debug_port/do_bvci_cycle (net)     2     1.8996              0.0000     0.1988 f
  ijtag_port/u_debug_port/U92/A0 (HADDX1_RVT)                     0.0348    0.0000 *   0.1988 f
  ijtag_port/u_debug_port/U92/SO (HADDX1_RVT)                     0.0243    0.0541     0.2529 r
  ijtag_port/u_debug_port/n130 (net)            1       0.8133              0.0000     0.2529 r
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/D (DFFARX1_RVT)   0.0243    0.0000 *   0.2529 r
  data arrival time                                                                    0.2529

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                        -0.0162     0.0338
  data required time                                                                   0.0338
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0338
  data arrival time                                                                   -0.2529
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2191


  Startpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)   0.2000   0.0000    0.0000 r    i 
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/Q (DFFARX1_RVT)   0.0348    0.1988     0.1988 f
  ijtag_port/u_debug_port/do_bvci_cycle (net)     2     1.8996              0.0000     0.1988 f
  ijtag_port/u_debug_port/U92/A0 (HADDX1_RVT)                     0.0348    0.0000 *   0.1988 f
  ijtag_port/u_debug_port/U92/SO (HADDX1_RVT)                     0.0267    0.0824     0.2812 f
  ijtag_port/u_debug_port/n130 (net)            1       0.7977              0.0000     0.2812 f
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/D (DFFARX1_RVT)   0.0267    0.0000 *   0.2812 f
  data arrival time                                                                    0.2812

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0077     0.0577
  data required time                                                                   0.0577
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0577
  data arrival time                                                                   -0.2812
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2235


  Startpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_1_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_0_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/QN (SDFFASX1_RVT)      0.0730    0.1977     0.1977 r
  ijtag_port/u_debug_port/ir_sreg_r[1] (net)     2      3.3784              0.0000     0.1977 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/SE (SDFFARX1_RVT)      0.0730    0.0000 *   0.1977 r
  data arrival time                                                                    0.1977

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/CLK (SDFFARX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0791    -0.0291
  data required time                                                                  -0.0291
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0291
  data arrival time                                                                   -0.1977
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2268


  Startpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)   0.2000   0.0000    0.0000 r    i 
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/Q (DFFARX1_RVT)   0.0393    0.2109     0.2109 r
  ijtag_port/u_debug_port/do_bvci_cycle (net)     2     1.9604              0.0000     0.2109 r
  ijtag_port/u_debug_port/U92/A0 (HADDX1_RVT)                     0.0393    0.0000 *   0.2110 r
  ijtag_port/u_debug_port/U92/SO (HADDX1_RVT)                     0.0243    0.0552     0.2662 r
  ijtag_port/u_debug_port/n130 (net)            1       0.8133              0.0000     0.2662 r
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/D (DFFARX1_RVT)   0.0243    0.0000 *   0.2662 r
  data arrival time                                                                    0.2662

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                        -0.0162     0.0338
  data required time                                                                   0.0338
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0338
  data arrival time                                                                   -0.2662
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2324


  Startpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)   0.2000   0.0000    0.0000 r    i 
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/Q (DFFARX1_RVT)   0.0393    0.2109     0.2109 r
  ijtag_port/u_debug_port/do_bvci_cycle (net)     2     1.9604              0.0000     0.2109 r
  ijtag_port/u_debug_port/U92/A0 (HADDX1_RVT)                     0.0393    0.0000 *   0.2110 r
  ijtag_port/u_debug_port/U92/SO (HADDX1_RVT)                     0.0267    0.0849     0.2959 f
  ijtag_port/u_debug_port/n130 (net)            1       0.7977              0.0000     0.2959 f
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/D (DFFARX1_RVT)   0.0267    0.0000 *   0.2959 f
  data arrival time                                                                    0.2959

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0077     0.0577
  data required time                                                                   0.0577
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0577
  data arrival time                                                                   -0.2959
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2382


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_1_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_2_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_1_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_1_/QN (DFFARX1_RVT)   0.0647   0.1684   0.1684 f
  ijtag_port/u_tap_controller/n39 (net)         6       3.9373              0.0000     0.1684 f
  ijtag_port/u_tap_controller/U51/A3 (NAND3X0_RVT)                0.0647    0.0000 *   0.1685 f
  ijtag_port/u_tap_controller/U51/Y (NAND3X0_RVT)                 0.0358    0.0570     0.2255 r
  ijtag_port/u_tap_controller/n25 (net)         1       0.7410              0.0000     0.2255 r
  ijtag_port/u_tap_controller/U52/A4 (NAND4X0_RVT)                0.0358    0.0000 *   0.2255 r
  ijtag_port/u_tap_controller/U52/Y (NAND4X0_RVT)                 0.0614    0.0650     0.2905 f
  ijtag_port/u_tap_controller/N81 (net)         1       0.8855              0.0000     0.2905 f
  ijtag_port/u_tap_controller/i_tap_state_r_reg_2_/D (DFFARX1_RVT)   0.0614   0.0000 *   0.2905 f
  data arrival time                                                                    0.2905

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_tap_controller/i_tap_state_r_reg_2_/CLK (DFFARX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0108     0.0392
  data required time                                                                   0.0392
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0392
  data arrival time                                                                   -0.2905
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2513


  Startpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)   0.2000   0.0000    0.0000 r    i 
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/Q (DFFARX1_RVT)   0.0393    0.2109     0.2109 r
  ijtag_port/u_debug_port/do_bvci_cycle (net)     2     1.9604              0.0000     0.2109 r
  ijtag_port/u_debug_port/U92/A0 (HADDX1_RVT)                     0.0393    0.0000 *   0.2110 r
  ijtag_port/u_debug_port/U92/SO (HADDX1_RVT)                     0.0267    0.0985     0.3095 f
  ijtag_port/u_debug_port/n130 (net)            1       0.7977              0.0000     0.3095 f
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/D (DFFARX1_RVT)   0.0267    0.0000 *   0.3095 f
  data arrival time                                                                    0.3095

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                         0.0077     0.0577
  data required time                                                                   0.0577
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0577
  data arrival time                                                                   -0.3095
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2518


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_1_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/QN (DFFARX1_RVT)   0.0593   0.1622   0.1622 f
  ijtag_port/u_tap_controller/n36 (net)         5       3.1679              0.0000     0.1622 f
  ijtag_port/u_tap_controller/U25/A2 (AND2X1_RVT)                 0.0593    0.0000 *   0.1622 f
  ijtag_port/u_tap_controller/U25/Y (AND2X1_RVT)                  0.0412    0.0867     0.2489 f
  ijtag_port/u_tap_controller/capture_ir (net)     5    3.9124              0.0000     0.2489 f
  ijtag_port/u_tap_controller/capture_ir (cpu_isle_tap_controller_0)        0.0000     0.2489 f
  ijtag_port/i_capture_ir (net)                         3.9124              0.0000     0.2489 f
  ijtag_port/u_debug_port/capture_ir (cpu_isle_debug_port_0)                0.0000     0.2489 f
  ijtag_port/u_debug_port/capture_ir (net)              3.9124              0.0000     0.2489 f
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/D (SDFFASX1_RVT)       0.0412    0.0000 *   0.2489 f
  data arrival time                                                                    0.2489

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0532    -0.0032
  data required time                                                                  -0.0032
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0032
  data arrival time                                                                   -0.2489
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_2_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/QN (DFFARX1_RVT)   0.0593   0.1622   0.1622 f
  ijtag_port/u_tap_controller/n36 (net)         5       3.1679              0.0000     0.1622 f
  ijtag_port/u_tap_controller/U25/A2 (AND2X1_RVT)                 0.0593    0.0000 *   0.1622 f
  ijtag_port/u_tap_controller/U25/Y (AND2X1_RVT)                  0.0412    0.0867     0.2489 f
  ijtag_port/u_tap_controller/capture_ir (net)     5    3.9124              0.0000     0.2489 f
  ijtag_port/u_tap_controller/capture_ir (cpu_isle_tap_controller_0)        0.0000     0.2489 f
  ijtag_port/i_capture_ir (net)                         3.9124              0.0000     0.2489 f
  ijtag_port/u_debug_port/capture_ir (cpu_isle_debug_port_0)                0.0000     0.2489 f
  ijtag_port/u_debug_port/capture_ir (net)              3.9124              0.0000     0.2489 f
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/D (SDFFASX1_RVT)       0.0412    0.0001 *   0.2490 f
  data arrival time                                                                    0.2490

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0532    -0.0032
  data required time                                                                  -0.0032
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0032
  data arrival time                                                                   -0.2490
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_3_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/QN (DFFARX1_RVT)   0.0593   0.1622   0.1622 f
  ijtag_port/u_tap_controller/n36 (net)         5       3.1679              0.0000     0.1622 f
  ijtag_port/u_tap_controller/U25/A2 (AND2X1_RVT)                 0.0593    0.0000 *   0.1622 f
  ijtag_port/u_tap_controller/U25/Y (AND2X1_RVT)                  0.0412    0.0867     0.2489 f
  ijtag_port/u_tap_controller/capture_ir (net)     5    3.9124              0.0000     0.2489 f
  ijtag_port/u_tap_controller/capture_ir (cpu_isle_tap_controller_0)        0.0000     0.2489 f
  ijtag_port/i_capture_ir (net)                         3.9124              0.0000     0.2489 f
  ijtag_port/u_debug_port/capture_ir (cpu_isle_debug_port_0)                0.0000     0.2489 f
  ijtag_port/u_debug_port/capture_ir (net)              3.9124              0.0000     0.2489 f
  ijtag_port/u_debug_port/ir_sreg_r_reg_3_/SI (SDFFASX1_RVT)      0.0412    0.0000 *   0.2489 f
  data arrival time                                                                    0.2489

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_3_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0538    -0.0038
  data required time                                                                  -0.0038
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0038
  data arrival time                                                                   -0.2489
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/QN (DFFARX1_RVT)   0.0593   0.1622   0.1622 f
  ijtag_port/u_tap_controller/n36 (net)         5       3.1679              0.0000     0.1622 f
  ijtag_port/u_tap_controller/U40/A3 (NAND3X0_RVT)                0.0593    0.0000 *   0.1622 f
  ijtag_port/u_tap_controller/U40/Y (NAND3X0_RVT)                 0.0485    0.0647     0.2269 r
  ijtag_port/u_tap_controller/n24 (net)         3       1.6979              0.0000     0.2269 r
  ijtag_port/u_tap_controller/U42/A2 (NAND4X0_RVT)                0.0485    0.0000 *   0.2270 r
  ijtag_port/u_tap_controller/U42/Y (NAND4X0_RVT)                 0.0652    0.0642     0.2912 f
  ijtag_port/u_tap_controller/N79 (net)         1       1.0321              0.0000     0.2912 f
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/D (DFFARX1_RVT)   0.0652   0.0000 *   0.2912 f
  data arrival time                                                                    0.2912

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0128     0.0372
  data required time                                                                   0.0372
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0372
  data arrival time                                                                   -0.2912
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_0_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/QN (DFFARX1_RVT)   0.0593   0.1622   0.1622 f
  ijtag_port/u_tap_controller/n36 (net)         5       3.1679              0.0000     0.1622 f
  ijtag_port/u_tap_controller/U25/A2 (AND2X1_RVT)                 0.0593    0.0000 *   0.1622 f
  ijtag_port/u_tap_controller/U25/Y (AND2X1_RVT)                  0.0412    0.0867     0.2489 f
  ijtag_port/u_tap_controller/capture_ir (net)     5    3.9124              0.0000     0.2489 f
  ijtag_port/u_tap_controller/capture_ir (cpu_isle_tap_controller_0)        0.0000     0.2489 f
  ijtag_port/i_capture_ir (net)                         3.9124              0.0000     0.2489 f
  ijtag_port/u_debug_port/capture_ir (cpu_isle_debug_port_0)                0.0000     0.2489 f
  ijtag_port/u_debug_port/capture_ir (net)              3.9124              0.0000     0.2489 f
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/D (SDFFARX1_RVT)       0.0412    0.0001 *   0.2489 f
  data arrival time                                                                    0.2489

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/CLK (SDFFARX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0559    -0.0059
  data required time                                                                  -0.0059
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0059
  data arrival time                                                                   -0.2489
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_1_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_3_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_1_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_1_/QN (DFFARX1_RVT)   0.0647   0.1684   0.1684 f
  ijtag_port/u_tap_controller/n39 (net)         6       3.9373              0.0000     0.1684 f
  ijtag_port/u_tap_controller/U43/A4 (OA22X1_RVT)                 0.0647    0.0000 *   0.1685 f
  ijtag_port/u_tap_controller/U43/Y (OA22X1_RVT)                  0.0302    0.0780     0.2465 f
  ijtag_port/u_tap_controller/n33 (net)         2       1.0952              0.0000     0.2465 f
  ijtag_port/u_tap_controller/U54/A1 (NAND4X0_RVT)                0.0302    0.0000 *   0.2465 f
  ijtag_port/u_tap_controller/U54/Y (NAND4X0_RVT)                 0.0420    0.0435     0.2900 r
  ijtag_port/u_tap_controller/N82 (net)         1       1.1780              0.0000     0.2900 r
  ijtag_port/u_tap_controller/i_tap_state_r_reg_3_/D (DFFARX1_RVT)   0.0420   0.0000 *   0.2900 r
  data arrival time                                                                    0.2900

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_tap_controller/i_tap_state_r_reg_3_/CLK (DFFARX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0217     0.0283
  data required time                                                                   0.0283
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0283
  data arrival time                                                                   -0.2900
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2617


  Startpoint: ijtag_port/u_debug_port/bypass_reg_r_reg
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/bypass_reg_r_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/bypass_reg_r_reg/CLK (SDFFASX1_RVT)     0.2000    0.0000     0.0000 r
  ijtag_port/u_debug_port/bypass_reg_r_reg/QN (SDFFASX1_RVT)      0.0507    0.1549     0.1549 f
  ijtag_port/u_debug_port/bypass_reg_r (net)     2      1.3541              0.0000     0.1549 f
  ijtag_port/u_debug_port/U48/A1 (MUX21X1_RVT)                    0.0507    0.0000 *   0.1549 f
  ijtag_port/u_debug_port/U48/Y (MUX21X1_RVT)                     0.0412    0.0952     0.2501 f
  ijtag_port/u_debug_port/n4 (net)              1       1.3757              0.0000     0.2501 f
  ijtag_port/u_debug_port/bypass_reg_r_reg/SE (SDFFASX1_RVT)      0.0412    0.0000 *   0.2502 f
  data arrival time                                                                    0.2502

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/bypass_reg_r_reg/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0621    -0.0121
  data required time                                                                  -0.0121
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0121
  data arrival time                                                                   -0.2502
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2622


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_3_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_3_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_3_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_3_/QN (DFFARX1_RVT)   0.0630   0.1665   0.1665 f
  ijtag_port/u_tap_controller/n37 (net)         6       3.7003              0.0000     0.1665 f
  ijtag_port/u_tap_controller/U38/A5 (AO221X1_RVT)                0.0630    0.0000 *   0.1665 f
  ijtag_port/u_tap_controller/U38/Y (AO221X1_RVT)                 0.0312    0.0746     0.2412 f
  ijtag_port/u_tap_controller/n31 (net)         2       1.2905              0.0000     0.2412 f
  ijtag_port/u_tap_controller/U54/A3 (NAND4X0_RVT)                0.0312    0.0000 *   0.2412 f
  ijtag_port/u_tap_controller/U54/Y (NAND4X0_RVT)                 0.0420    0.0500     0.2912 r
  ijtag_port/u_tap_controller/N82 (net)         1       1.1780              0.0000     0.2912 r
  ijtag_port/u_tap_controller/i_tap_state_r_reg_3_/D (DFFARX1_RVT)   0.0420   0.0000 *   0.2912 r
  data arrival time                                                                    0.2912

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_tap_controller/i_tap_state_r_reg_3_/CLK (DFFARX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0217     0.0283
  data required time                                                                   0.0283
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0283
  data arrival time                                                                   -0.2912
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2629


  Startpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)   0.2000   0.0000    0.0000 r    i 
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/Q (DFFARX1_RVT)   0.0348    0.1988     0.1988 f
  ijtag_port/u_debug_port/do_bvci_cycle (net)     2     1.8996              0.0000     0.1988 f
  ijtag_port/u_debug_port/U92/A0 (HADDX1_RVT)                     0.0348    0.0000 *   0.1988 f
  ijtag_port/u_debug_port/U92/SO (HADDX1_RVT)                     0.0243    0.0997     0.2985 r
  ijtag_port/u_debug_port/n130 (net)            1       0.8133              0.0000     0.2985 r
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/D (DFFARX1_RVT)   0.0243    0.0000 *   0.2985 r
  data arrival time                                                                    0.2985

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/i_do_bvci_cycle_r_reg/CLK (DFFARX1_RVT)           0.0000     0.0500 r
  library hold time                                                        -0.0162     0.0338
  data required time                                                                   0.0338
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0338
  data arrival time                                                                   -0.2985
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2646


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_1_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_2_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_1_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_1_/QN (DFFARX1_RVT)   0.0646   0.1797   0.1797 r
  ijtag_port/u_tap_controller/n39 (net)         6       4.0037              0.0000     0.1797 r
  ijtag_port/u_tap_controller/U51/A3 (NAND3X0_RVT)                0.0646    0.0000 *   0.1797 r
  ijtag_port/u_tap_controller/U51/Y (NAND3X0_RVT)                 0.0497    0.0555     0.2352 f
  ijtag_port/u_tap_controller/n25 (net)         1       0.7271              0.0000     0.2352 f
  ijtag_port/u_tap_controller/U52/A4 (NAND4X0_RVT)                0.0497    0.0000 *   0.2352 f
  ijtag_port/u_tap_controller/U52/Y (NAND4X0_RVT)                 0.0374    0.0594     0.2946 r
  ijtag_port/u_tap_controller/N81 (net)         1       0.9012              0.0000     0.2946 r
  ijtag_port/u_tap_controller/i_tap_state_r_reg_2_/D (DFFARX1_RVT)   0.0374   0.0000 *   0.2946 r
  data arrival time                                                                    0.2946

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_tap_controller/i_tap_state_r_reg_2_/CLK (DFFARX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0203     0.0297
  data required time                                                                   0.0297
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0297
  data arrival time                                                                   -0.2946
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2650


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/QN (DFFARX1_RVT)   0.0593   0.1622   0.1622 f
  ijtag_port/u_tap_controller/n36 (net)         5       3.1679              0.0000     0.1622 f
  ijtag_port/u_tap_controller/U29/A3 (NAND4X0_RVT)                0.0593    0.0000 *   0.1622 f
  ijtag_port/u_tap_controller/U29/Y (NAND4X0_RVT)                 0.0548    0.0711     0.2333 r
  ijtag_port/u_tap_controller/n10 (net)         2       1.7269              0.0000     0.2333 r
  ijtag_port/u_tap_controller/U42/A3 (NAND4X0_RVT)                0.0548    0.0000 *   0.2334 r
  ijtag_port/u_tap_controller/U42/Y (NAND4X0_RVT)                 0.0652    0.0706     0.3040 f
  ijtag_port/u_tap_controller/N79 (net)         1       1.0321              0.0000     0.3040 f
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/D (DFFARX1_RVT)   0.0652   0.0000 *   0.3040 f
  data arrival time                                                                    0.3040

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0128     0.0372
  data required time                                                                   0.0372
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0372
  data arrival time                                                                   -0.3040
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2667


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/QN (DFFARX1_RVT)   0.0593   0.1622   0.1622 f
  ijtag_port/u_tap_controller/n36 (net)         5       3.1679              0.0000     0.1622 f
  ijtag_port/u_tap_controller/U29/A3 (NAND4X0_RVT)                0.0593    0.0000 *   0.1622 f
  ijtag_port/u_tap_controller/U29/Y (NAND4X0_RVT)                 0.0548    0.0711     0.2333 r
  ijtag_port/u_tap_controller/n10 (net)         2       1.7269              0.0000     0.2333 r
  ijtag_port/u_tap_controller/U42/A3 (NAND4X0_RVT)                0.0548    0.0000 *   0.2334 r
  ijtag_port/u_tap_controller/U42/Y (NAND4X0_RVT)                 0.0652    0.0706     0.3040 f
  ijtag_port/u_tap_controller/N79 (net)         1       1.0321              0.0000     0.3040 f
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/D (DFFARX1_RVT)   0.0652   0.0000 *   0.3040 f
  data arrival time                                                                    0.3040

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0128     0.0372
  data required time                                                                   0.0372
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0372
  data arrival time                                                                   -0.3040
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2667


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_1_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_3_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_1_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_1_/QN (DFFARX1_RVT)   0.0646   0.1797   0.1797 r
  ijtag_port/u_tap_controller/n39 (net)         6       4.0037              0.0000     0.1797 r
  ijtag_port/u_tap_controller/U43/A4 (OA22X1_RVT)                 0.0646    0.0000 *   0.1797 r
  ijtag_port/u_tap_controller/U43/Y (OA22X1_RVT)                  0.0310    0.0702     0.2499 r
  ijtag_port/u_tap_controller/n33 (net)         2       1.0901              0.0000     0.2499 r
  ijtag_port/u_tap_controller/U54/A1 (NAND4X0_RVT)                0.0310    0.0000 *   0.2499 r
  ijtag_port/u_tap_controller/U54/Y (NAND4X0_RVT)                 0.0691    0.0529     0.3028 f
  ijtag_port/u_tap_controller/N82 (net)         1       1.1624              0.0000     0.3028 f
  ijtag_port/u_tap_controller/i_tap_state_r_reg_3_/D (DFFARX1_RVT)   0.0691   0.0000 *   0.3028 f
  data arrival time                                                                    0.3028

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_tap_controller/i_tap_state_r_reg_3_/CLK (DFFARX1_RVT)        0.0000     0.0500 r
  library hold time                                                        -0.0145     0.0355
  data required time                                                                   0.0355
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.0355
  data arrival time                                                                   -0.3028
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2674


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_1_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/QN (DFFARX1_RVT)   0.0583   0.1737   0.1737 r
  ijtag_port/u_tap_controller/n36 (net)         5       3.2195              0.0000     0.1737 r
  ijtag_port/u_tap_controller/U25/A2 (AND2X1_RVT)                 0.0583    0.0000 *   0.1737 r
  ijtag_port/u_tap_controller/U25/Y (AND2X1_RVT)                  0.0483    0.0773     0.2510 r
  ijtag_port/u_tap_controller/capture_ir (net)     5    4.0132              0.0000     0.2510 r
  ijtag_port/u_tap_controller/capture_ir (cpu_isle_tap_controller_0)        0.0000     0.2510 r
  ijtag_port/i_capture_ir (net)                         4.0132              0.0000     0.2510 r
  ijtag_port/u_debug_port/capture_ir (cpu_isle_debug_port_0)                0.0000     0.2510 r
  ijtag_port/u_debug_port/capture_ir (net)              4.0132              0.0000     0.2510 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/D (SDFFASX1_RVT)       0.0483    0.0000 *   0.2510 r
  data arrival time                                                                    0.2510

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_1_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0687    -0.0187
  data required time                                                                  -0.0187
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0187
  data arrival time                                                                   -0.2510
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_2_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/QN (DFFARX1_RVT)   0.0583   0.1737   0.1737 r
  ijtag_port/u_tap_controller/n36 (net)         5       3.2195              0.0000     0.1737 r
  ijtag_port/u_tap_controller/U25/A2 (AND2X1_RVT)                 0.0583    0.0000 *   0.1737 r
  ijtag_port/u_tap_controller/U25/Y (AND2X1_RVT)                  0.0483    0.0773     0.2510 r
  ijtag_port/u_tap_controller/capture_ir (net)     5    4.0132              0.0000     0.2510 r
  ijtag_port/u_tap_controller/capture_ir (cpu_isle_tap_controller_0)        0.0000     0.2510 r
  ijtag_port/i_capture_ir (net)                         4.0132              0.0000     0.2510 r
  ijtag_port/u_debug_port/capture_ir (cpu_isle_debug_port_0)                0.0000     0.2510 r
  ijtag_port/u_debug_port/capture_ir (net)              4.0132              0.0000     0.2510 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/D (SDFFASX1_RVT)       0.0483    0.0001 *   0.2510 r
  data arrival time                                                                    0.2510

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_2_/CLK (SDFFASX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0687    -0.0187
  data required time                                                                  -0.0187
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0187
  data arrival time                                                                   -0.2510
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: ijtag_port/u_tap_controller/i_tap_state_r_reg_0_
              (rising edge-triggered flip-flop clocked by jtag_tck)
  Endpoint: ijtag_port/u_debug_port/ir_sreg_r_reg_0_
            (rising edge-triggered flip-flop clocked by jtag_tck)
  Path Group: jtag_tck
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/CLK (DFFARX1_RVT)   0.2000   0.0000   0.0000 r  i 
  ijtag_port/u_tap_controller/i_tap_state_r_reg_0_/QN (DFFARX1_RVT)   0.0583   0.1737   0.1737 r
  ijtag_port/u_tap_controller/n36 (net)         5       3.2195              0.0000     0.1737 r
  ijtag_port/u_tap_controller/U25/A2 (AND2X1_RVT)                 0.0583    0.0000 *   0.1737 r
  ijtag_port/u_tap_controller/U25/Y (AND2X1_RVT)                  0.0483    0.0773     0.2510 r
  ijtag_port/u_tap_controller/capture_ir (net)     5    4.0132              0.0000     0.2510 r
  ijtag_port/u_tap_controller/capture_ir (cpu_isle_tap_controller_0)        0.0000     0.2510 r
  ijtag_port/i_capture_ir (net)                         4.0132              0.0000     0.2510 r
  ijtag_port/u_debug_port/capture_ir (cpu_isle_debug_port_0)                0.0000     0.2510 r
  ijtag_port/u_debug_port/capture_ir (net)              4.0132              0.0000     0.2510 r
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/D (SDFFARX1_RVT)       0.0483    0.0001 *   0.2510 r
  data arrival time                                                                    0.2510

  clock jtag_tck (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock uncertainty                                                         0.0500     0.0500
  ijtag_port/u_debug_port/ir_sreg_r_reg_0_/CLK (SDFFARX1_RVT)               0.0000     0.0500 r
  library hold time                                                        -0.0704    -0.0204
  data required time                                                                  -0.0204
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0204
  data arrival time                                                                   -0.2510
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2715


1
