<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>VFPCLASSSD—Tests Types Of a Scalar Float64 Values </title></head>
<body>
<h1>VFPCLASSSD—Tests Types Of a Scalar Float64 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>EVEX.LIG.66.0F3A.W1 67 /r ib</p>
<p>VFPCLASSSD k2 {k1}, xmm2/m64, imm8</p></td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Tests the input for the following categories: NaN, +0, -0, +Infinity, -Infinity, denormal, finite negative. The immediate field provides a mask bit for each of these category tests. The masked test results are OR-ed together to form a mask result.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr></table>
<p><strong>Description</strong></p>
<p>The FPCLASSSD instruction checks the low double precision floating point value in the source operand for special categories, specified by the set bits in the imm8 byte. Each set bit in imm8 specifies a category of floating-point values that the input data element is classified against. The classified results of all specified categories of an input value are ORed together to form the final boolean result for the input element. The result is written to the low bit in a mask register k2 according to the writemask k1. Bits MAX_KL-1: 1 of the destination are cleared.</p>
<p>The classification categories specified by imm8 are shown in Figure 5-13. The classification test for each category is listed in Table 5-6.</p>
<p>EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
<p><strong>Operation</strong></p>
<p>CheckFPClassDP (tsrc[63:0], imm8[7:0]){</p>
<p>NegNum  (cid:197) tsrc[63];</p>
<p>IF (tsrc[62:52]=07FFh) Then ExpAllOnes (cid:197) 1; FI;</p>
<p>IF (tsrc[62:52]=0h) Then ExpAllZeros (cid:197) 1;</p>
<p>IF (ExpAllZeros AND MXCSR.DAZ) Then</p>
<p>MantAllZeros (cid:197) 1;</p>
<p>ELSIF (tsrc[51:0]=0h) Then</p>
<p>MantAllZeros (cid:197) 1;</p>
<p>FI;</p>
<p>ZeroNumber (cid:197) ExpAllZeros AND MantAllZeros</p>
<p>SignalingBit (cid:197) tsrc[51];</p>
<p>sNaN_res (cid:197) ExpAllOnes AND  NOT(MantAllZeros) AND NOT(SignalingBit) ; // sNaN</p>
<p>qNaN_res (cid:197) ExpAllOnes AND  NOT(MantAllZeros) AND SignalingBit;; // qNaN</p>
<p>Pzero_res (cid:197) NOT(NegNum) AND ExpAllZeros AND MantAllZeros;; // +0</p>
<p>Nzero_res (cid:197) NegNum AND ExpAllZeros AND MantAllZeros;; // -0</p>
<p>PInf_res (cid:197) NOT(NegNum) AND ExpAllOnes AND MantAllZeros;; // +Inf</p>
<p>NInf_res (cid:197) NegNum AND ExpAllOnes AND MantAllZeros;; // -Inf</p>
<p>Denorm_res (cid:197) ExpAllZeros AND  NOT(MantAllZeros);; // denorm</p>
<p>FinNeg_res (cid:197) NegNum AND NOT(ExpAllOnes) AND NOT(ZeroNumber);; // -finite</p>
<p>bResult = ( imm8[0] AND qNaN_res ) OR (imm8[1] AND Pzero_res ) OR</p>
<p>( imm8[2] AND Nzero_res ) OR ( imm8[3] AND PInf_res ) OR</p>
<p>( imm8[4] AND NInf_res ) OR ( imm8[5] AND Denorm_res ) OR</p>
<p>( imm8[6] AND FinNeg_res ) OR ( imm8[7] AND sNaN_res ) ;</p>
<p>Return bResult;</p>
<p>} //* end of CheckFPClassDP() *//</p>
<p><strong>VFPCLASSSD (EVEX encoded version)</strong></p>
<p>IF k1[0] OR *no writemask*</p>
<p>THEN DEST[0] (cid:197)</p>
<p>CheckFPClassDP(SRC1[63:0], imm8[7:0])</p>
<p>ELSE  DEST[0] (cid:197) 0</p>
<p>; zeroing-masking only</p>
<p>FI; DEST[MAX_KL-1:1] (cid:197) 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VFPCLASSSD __mmask8 _mm_fpclass_sd_mask( __m128d a, int c)</p>
<p>VFPCLASSSD __mmask8 _mm_mask_fpclass_sd_mask( __mmask8 m, __m128d a, int c)</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None</p>
<p><strong>Other Exceptions</strong></p>
<p>See Exceptions Type E6</p>
<table>
<tr>
<td>#UD</td>
<td>If EVEX.vvvv != 1111B.</td></tr></table></body></html>