FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _GSC_HWMON_H
/* bench 4219.3.0 2a09911f5750 */
/* bench 4219.3.1 12cd5028eee5 */
/* bench 4219.3.2 f8644c93a83d */
/* bench 4219.3.3 a1eddf1140e1 */
/* bench 4219.3.4 c6bb23934784 */
/* bench 4219.3.5 2f740dcb8684 */
/* bench 4219.3.6 0bf4aef17b6d */
/* bench 4219.3.7 bc96b76d0f98 */
/* bench 4219.3.8 52aa033dd08f */
/* bench 4219.3.9 1a4ccd1551e9 */

enum gsc_hwmon_mode {
/* bench 3959.6.0 737d5f6abd05 */
/* bench 3959.6.1 a62b74e749f2 */
/* bench 3959.6.2 2730ce44a23d */
/* bench 3959.6.3 8f7a9d714b95 */
/* bench 3959.6.4 6de0e6800a1c */
/* bench 3959.6.5 8b447608bc6f */
/* bench 3959.6.6 106a89f6f9ef */
/* bench 3959.6.7 ae98bd4b3ec6 */
/* bench 3959.6.8 ffe4ab880fcf */
/* bench 3959.6.9 19c4aca63dae */
	mode_temperature,
	mode_voltage_24bit,
	mode_voltage_raw,
	mode_voltage_16bit,
	mode_fan,
	mode_max,
};

/**
 * struct gsc_hwmon_channel - configuration parameters
 * @reg:  I2C register offset
 * @mode: channel mode
 * @name: channel name
 * @mvoffset: voltage offset
 * @vdiv: voltage divider array (2 resistor values in milli-ohms)
 */
struct gsc_hwmon_channel {
	unsigned int reg;
	unsigned int mode;
	const char *name;
	unsigned int mvoffset;
	unsigned int vdiv[2];
};

/**
 * struct gsc_hwmon_platform_data - platform data for gsc_hwmon driver
 * @channels:	pointer to array of gsc_hwmon_channel structures
 *		describing channels
 * @nchannels:	number of elements in @channels array
 * @vreference: voltage reference (mV)
 * @resolution: ADC bit resolution
 * @fan_base: register base for FAN controller
 */
struct gsc_hwmon_platform_data {
	const struct gsc_hwmon_channel *channels;
	int nchannels;
	unsigned int resolution;
	unsigned int vreference;
	unsigned int fan_base;
};
#endif
