HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:W_74HC85
Implementation;Synthesis||null||@N: Running in 64-bit mode||W_74HC85.srr(11);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||W_74HC85.srr(15);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module W_74HC85 in library work.||W_74HC85.srr(29);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/29||W_74HC85.v(2);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\hdl\W_74HC85.v'/linenumber/2
Implementation;Synthesis||null||@N: Running in 64-bit mode||W_74HC85.srr(41);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/41||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||W_74HC85.srr(83);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/83||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||W_74HC85.srr(84);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/84||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\EDA\W_74HC85\synthesis\W_74HC85.sap.||W_74HC85.srr(105);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/105||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||W_74HC85.srr(132);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/132||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||W_74HC85.srr(133);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/133||null;null
Implementation;Synthesis|| MF179 ||@N: Found 4 by 4 bit less-than operator ('<') Q8 (in view: work.W_74HC85(verilog))||W_74HC85.srr(151);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/151||w_74hc85.v(9);liberoaction://cross_probe/hdl/file/'c:\eda\w_74hc85\hdl\w_74hc85.v'/linenumber/9
Implementation;Synthesis|| MF179 ||@N: Found 4 by 4 bit less-than operator ('<') Q9 (in view: work.W_74HC85(verilog))||W_74HC85.srr(152);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/152||w_74hc85.v(9);liberoaction://cross_probe/hdl/file/'c:\eda\w_74hc85\hdl\w_74hc85.v'/linenumber/9
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||W_74HC85.srr(240);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/240||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||W_74HC85.srr(242);liberoaction://cross_probe/hdl/file/'C:\EDA\W_74HC85\synthesis\W_74HC85.srr'/linenumber/242||null;null
Implementation;Compile;RootName:W_74HC85
Implementation;Compile||(null)||Please refer to the log file for details||W_74HC85_compile_log.rpt;liberoaction://open_report/file/W_74HC85_compile_log.rpt||(null);(null)
