{
  "id": "12",
  "stream": "electronics-and-communication-engineering",
  "packet": "2020",
  "year": "2020",
  "type": "MCQ",
  "key": "(48) \nSol. \nGiven two port network is shown in below figure,\nI\n2\nI\n1\n10 \n\uf057\nV\n2\n\uf05b\uf05d\nZ\nZ\nL\n120 V\nV\n1\n\n40\n60\n[ ]\n60\n120\nZ\n\uf0e9\n\uf0f9\n\uf03d\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\nZ \nparameter equation from matrix is,\n1\n1\n2\n40\n60\nV\nI\nI\n\uf03d\n\uf02b\n2\n1\n2\n60\n120\nV\nI\nI\n\uf03d\n\uf02b\n2\nI\n1\nI\n120\n\u0005\n10\n\u0005\n40\n\u0005\n\u0006\n\u0006\n1\nV\n2\nV\n2\n60\n I\n120V\n1\n60\n I\n\u0007\n\u0007\n\n1\nI\ndc\nI\n120\n\u0005\n10\n\u0005\n40\n\u0005\n\u0006\n\u0006\nV\nR\nI\n\u0003\n1\nV\ndc\nV\ndC\nth\ndC\n60\ndc\nI\n1\n60\n I\n\u0007\n\u0007\nApplying KVL in output loop,\n1\n120\n60\n0\ndc\ndc\nV\nI\nI\n\uf02d\n\uf02b\n\uf02b\n\uf03d\n1\n120\n60\ndc\ndc\nV\nI\nI\n\uf03d\n\uf02b\n \n \n \u2026 (i)\nApplying KVL in input loop,\n1\n0 50\n60\n0\ndc\nI\nI\n\uf02b\n\uf02b\n\uf03d\n1\n6\n5\ndc\nI\nI\n\uf02d\n\uf03d\nSubstituting the value of \n1\nI\n  in equation (i),\n6\n120\n60\n5\ndc\ndc\ndc\nV\nI\nI\n\uf02d\n\uf0e6\n\uf0f6\n\uf03d\n\uf02b\n\uf0e7\n\uf0f7\n\uf0e8\n\uf0f8\n\nGATE 2020 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n18\n\nV\nR\nI\n\uf03d\n\uf03d\n48 \u2126\ndc\nth\ndc\nFrom maximum power transfer theorem,\nL\nth\nZ\nZ\n\uf03d\n\uf05c\n  \n48 \u2126\nL\nZ\n \uf03d\nHence, the value of \nL\nZ\n  for which maximum power is transferred to the load is \n48 \u2126\n.",
  "question_text": "Question 12 \n \nIn an 8085 microprocessor, the number of address lines required to access a 16 K bytes memory bank is \n______ .  \nAns. \n(14) \nSol.\n \n16 Kbytes memory bytes \n16 1024\n\uf03d\n\uf0b4\n4\n10\n(2)\n(2)\n\uf03d\n\uf0b4\n14\n(2)\n\uf03d\nThe number of address lines required to access a 16 K bytes memory bank \n14\n\uf03d\n \nAns. \nQuestion 13\nIn the given circuit, the two-port network has the impedance matrix \n\uf05b\uf05d\n40\n60 .\n60 120\nZ\n\uf0e9\n\uf0f9\n\uf03d\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\n The value of \nL\nZ\nfor which maximum power is transferred to the load is ______ \n\uf057\n.\n\nGATE 2020 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n17\n\nI\n2\nI\n1\n10 \n\uf057\nV\n2\n\uf05b\uf05d\nZ\nZ\nL\n120 V\nV\n1",
  "answer_text": "(48) \nSol. \nGiven two port network is shown in below figure,\nI\n2\nI\n1\n10 \n\uf057\nV\n2\n\uf05b\uf05d\nZ\nZ\nL\n120 V\nV\n1\n\n40\n60\n[ ]\n60\n120\nZ\n\uf0e9\n\uf0f9\n\uf03d\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\nZ \nparameter equation from matrix is,\n1\n1\n2\n40\n60\nV\nI\nI\n\uf03d\n\uf02b\n2\n1\n2\n60\n120\nV\nI\nI\n\uf03d\n\uf02b\n2\nI\n1\nI\n120\n\u0005\n10\n\u0005\n40\n\u0005\n\u0006\n\u0006\n1\nV\n2\nV\n2\n60\n I\n120V\n1\n60\n I\n\u0007\n\u0007\n\n1\nI\ndc\nI\n120\n\u0005\n10\n\u0005\n40\n\u0005\n\u0006\n\u0006\nV\nR\nI\n\u0003\n1\nV\ndc\nV\ndC\nth\ndC\n60\ndc\nI\n1\n60\n I\n\u0007\n\u0007\nApplying KVL in output loop,\n1\n120\n60\n0\ndc\ndc\nV\nI\nI\n\uf02d\n\uf02b\n\uf02b\n\uf03d\n1\n120\n60\ndc\ndc\nV\nI\nI\n\uf03d\n\uf02b\n \n \n \u2026 (i)\nApplying KVL in input loop,\n1\n0 50\n60\n0\ndc\nI\nI\n\uf02b\n\uf02b\n\uf03d\n1\n6\n5\ndc\nI\nI\n\uf02d\n\uf03d\nSubstituting the value of \n1\nI\n  in equation (i),\n6\n120\n60\n5\ndc\ndc\ndc\nV\nI\nI\n\uf02d\n\uf0e6\n\uf0f6\n\uf03d\n\uf02b\n\uf0e7\n\uf0f7\n\uf0e8\n\uf0f8\n\nGATE 2020 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n18\n\nV\nR\nI\n\uf03d\n\uf03d\n48 \u2126\ndc\nth\ndc\nFrom maximum power transfer theorem,\nL\nth\nZ\nZ\n\uf03d\n\uf05c\n  \n48 \u2126\nL\nZ\n \uf03d\nHence, the value of \nL\nZ\n  for which maximum power is transferred to the load is \n48 \u2126\n.",
  "explanation_text": ""
}