// Seed: 663705027
module module_0 ();
  assign id_1 = 1;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_13;
  supply1 id_14 = ~1 & id_6;
  always id_11 = id_11;
  wire id_15;
  wire id_16 = |id_2;
  assign id_11 = ~|1;
  always_latch id_1 <= 1;
  module_0();
endmodule
