#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 10 23:08:04 2022
# Process ID: 18512
# Current directory: /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1/system_wrapper.vdi
# Journal file: /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/skillet/git/ECE530/Lab03/Lab03/led_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.xci
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.xci
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.xci
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/system_axi_bram_ctrl_0_bram_0.xci
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1857.348 ; gain = 0.000 ; free physical = 4544 ; free virtual = 25186
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_timer_0_1/system_axi_timer_0_1.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/sources_1/bd/system/ip/system_axi_timer_0_1/system_axi_timer_0_1.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2273.750 ; gain = 0.000 ; free physical = 4435 ; free virtual = 25078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2273.750 ; gain = 646.828 ; free physical = 4434 ; free virtual = 25077
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:01 . Memory (MB): peak = 2273.750 ; gain = 0.000 ; free physical = 4428 ; free virtual = 25071

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18ca8bde3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.020 ; gain = 283.270 ; free physical = 4003 ; free virtual = 24646

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b2b4b792

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2712.957 ; gain = 0.000 ; free physical = 3874 ; free virtual = 24517
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 111 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13279b7a6

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2712.957 ; gain = 0.000 ; free physical = 3864 ; free virtual = 24507
INFO: [Opt 31-389] Phase Constant propagation created 80 cells and removed 259 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fa6cab94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2712.957 ; gain = 0.000 ; free physical = 3864 ; free virtual = 24507
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 949 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst to drive 2363 load(s) on clock net system_i/processing_system7_0/inst/FCLK_CLK0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1d6b8a8c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.957 ; gain = 0.000 ; free physical = 3864 ; free virtual = 24507
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d6b8a8c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.957 ; gain = 0.000 ; free physical = 3864 ; free virtual = 24507
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d6b8a8c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.957 ; gain = 0.000 ; free physical = 3864 ; free virtual = 24507
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |             111  |                                              8  |
|  Constant propagation         |              80  |             259  |                                              0  |
|  Sweep                        |               0  |             949  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.957 ; gain = 0.000 ; free physical = 3864 ; free virtual = 24507
Ending Logic Optimization Task | Checksum: 15bcc08ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.957 ; gain = 0.000 ; free physical = 3864 ; free virtual = 24507

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.551 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 15bcc08ab

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3863 ; free virtual = 24509
Ending Power Optimization Task | Checksum: 15bcc08ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3058.770 ; gain = 345.812 ; free physical = 3868 ; free virtual = 24514

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15bcc08ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3868 ; free virtual = 24514

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3868 ; free virtual = 24514
Ending Netlist Obfuscation Task | Checksum: 15bcc08ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3868 ; free virtual = 24514
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3058.770 ; gain = 785.020 ; free physical = 3868 ; free virtual = 24514
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3868 ; free virtual = 24514
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3861 ; free virtual = 24509
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3853 ; free virtual = 24502
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: db22815a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3853 ; free virtual = 24502
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3853 ; free virtual = 24502

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: febe94fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3851 ; free virtual = 24500

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c93054db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3845 ; free virtual = 24493

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c93054db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3845 ; free virtual = 24493
Phase 1 Placer Initialization | Checksum: c93054db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3845 ; free virtual = 24493

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d38094a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3833 ; free virtual = 24481

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 119 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 53 nets or cells. Created 0 new cell, deleted 53 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3829 ; free virtual = 24477

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             53  |                    53  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             53  |                    53  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: c70bfd11

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3828 ; free virtual = 24477
Phase 2.2 Global Placement Core | Checksum: c99d11e9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3828 ; free virtual = 24476
Phase 2 Global Placement | Checksum: c99d11e9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3828 ; free virtual = 24476

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 159c174bd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3829 ; free virtual = 24478

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cb95f257

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3828 ; free virtual = 24477

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18e4b4e0c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3828 ; free virtual = 24477

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 112f40937

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3828 ; free virtual = 24477

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ad295165

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3825 ; free virtual = 24474

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17ac7bee6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3826 ; free virtual = 24475

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fea0fa33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3826 ; free virtual = 24475
Phase 3 Detail Placement | Checksum: fea0fa33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3826 ; free virtual = 24475

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15d41bd1b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15d41bd1b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3825 ; free virtual = 24474
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.507. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a10ea4d6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3824 ; free virtual = 24472
Phase 4.1 Post Commit Optimization | Checksum: 1a10ea4d6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3824 ; free virtual = 24472

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a10ea4d6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3824 ; free virtual = 24472

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a10ea4d6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3825 ; free virtual = 24474

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3825 ; free virtual = 24474
Phase 4.4 Final Placement Cleanup | Checksum: fb163c09

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3825 ; free virtual = 24474
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fb163c09

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3825 ; free virtual = 24474
Ending Placer Task | Checksum: 37999297

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3825 ; free virtual = 24474
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3830 ; free virtual = 24479
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3830 ; free virtual = 24479
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3812 ; free virtual = 24468
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3819 ; free virtual = 24470
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3829 ; free virtual = 24480
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3799 ; free virtual = 24451
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3775 ; free virtual = 24434
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 23e61cee ConstDB: 0 ShapeSum: 13b375a9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10ec69ec8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3726 ; free virtual = 24381
Post Restoration Checksum: NetGraph: 5f511ee3 NumContArr: af757fe5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10ec69ec8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3727 ; free virtual = 24381

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10ec69ec8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3695 ; free virtual = 24349

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10ec69ec8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3695 ; free virtual = 24349
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17e646201

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3683 ; free virtual = 24338
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.615  | TNS=0.000  | WHS=-0.352 | THS=-56.512|

Phase 2 Router Initialization | Checksum: 1581b6c49

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3682 ; free virtual = 24337

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3944
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3944
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 185d07f91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3683 ; free virtual = 24338

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.449  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 71debc90

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3681 ; free virtual = 24336

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.449  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14c58759d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3682 ; free virtual = 24336
Phase 4 Rip-up And Reroute | Checksum: 14c58759d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3682 ; free virtual = 24336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1218c6b13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3681 ; free virtual = 24336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.462  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1218c6b13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3681 ; free virtual = 24336

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1218c6b13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3681 ; free virtual = 24336
Phase 5 Delay and Skew Optimization | Checksum: 1218c6b13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3681 ; free virtual = 24336

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1804bb260

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3681 ; free virtual = 24336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.462  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 156bf0b33

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3681 ; free virtual = 24336
Phase 6 Post Hold Fix | Checksum: 156bf0b33

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3681 ; free virtual = 24336

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.61177 %
  Global Horizontal Routing Utilization  = 2.16429 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117b4c0ef

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3681 ; free virtual = 24336

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117b4c0ef

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3678 ; free virtual = 24333

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14ac81699

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3678 ; free virtual = 24333

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.462  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14ac81699

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3679 ; free virtual = 24334
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3712 ; free virtual = 24367

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3712 ; free virtual = 24367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3712 ; free virtual = 24367
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3058.770 ; gain = 0.000 ; free physical = 3693 ; free virtual = 24356
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/skillet/git/ECE530/Lab07c/Lab07c/Lab07c.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jan 10 23:09:18 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3242.641 ; gain = 183.871 ; free physical = 3644 ; free virtual = 24307
INFO: [Common 17-206] Exiting Vivado at Mon Jan 10 23:09:18 2022...
