Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: loopback.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "loopback.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "loopback"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : loopback
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\vhdl_stuff\loopback2\ipcore_dir\mydcm.vhd" into library work
Parsing entity <mydcm>.
Parsing architecture <xilinx> of entity <mydcm>.
Parsing VHDL file "C:\vhdl_stuff\loopback2\loopback.vhd" into library work
Parsing entity <loopback>.
Parsing architecture <Behavioral> of entity <loopback>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <loopback> (architecture <Behavioral>) from library <work>.

Elaborating entity <mydcm> (architecture <xilinx>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <loopback>.
    Related source file is "C:\vhdl_stuff\loopback2\loopback.vhd".
WARNING:Xst:647 - Input <reset_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <d_int>.
    Found 10-bit register for signal <h_counter>.
    Found 10-bit register for signal <v_counter>.
    Found 1-bit register for signal <rd_l>.
    Found 1-bit register for signal <oe_l>.
    Found 1-bit register for signal <wr_l>.
    Found 1-bit register for signal <siwua>.
    Found 1-bit register for signal <en_i>.
    Found 1-bit register for signal <en_o>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <h_sync>.
    Found 1-bit register for signal <v_sync>.
    Found 1-bit register for signal <tmp_r0>.
    Found 1-bit register for signal <tmp_r1>.
    Found 1-bit register for signal <tmp_r2>.
    Found 1-bit register for signal <tmp_g0>.
    Found 1-bit register for signal <tmp_g1>.
    Found 1-bit register for signal <tmp_g2>.
    Found 1-bit register for signal <tmp_b0>.
    Found 1-bit register for signal <tmp_b1>.
    Found 1-bit register for signal <tmp_b2>.
    Found 1-bit register for signal <r0>.
    Found 1-bit register for signal <r1>.
    Found 1-bit register for signal <r2>.
    Found 1-bit register for signal <g0>.
    Found 1-bit register for signal <g1>.
    Found 1-bit register for signal <g2>.
    Found 1-bit register for signal <b0>.
    Found 1-bit register for signal <b1>.
    Found 1-bit register for signal <b2>.
    Found 1-bit register for signal <tmp_h_sync>.
    Found 1-bit register for signal <tmp_v_sync>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 13                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | d_clk (rising_edge)                            |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <h_counter[9]_GND_6_o_add_4_OUT> created at line 131.
    Found 10-bit adder for signal <v_counter[9]_GND_6_o_add_8_OUT> created at line 138.
    Found 10-bit comparator lessequal for signal <h_counter[9]_GND_6_o_LessThan_19_o> created at line 224
    Found 10-bit comparator lessequal for signal <v_counter[9]_GND_6_o_LessThan_20_o> created at line 230
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <loopback> synthesized.

Synthesizing Unit <mydcm>.
    Related source file is "C:\vhdl_stuff\loopback2\ipcore_dir\mydcm.vhd".
    Summary:
	no macro.
Unit <mydcm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Registers                                            : 32
 1-bit register                                        : 28
 10-bit register                                       : 2
 8-bit register                                        : 2
# Comparators                                          : 2
 10-bit comparator lessequal                           : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <loopback>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <loopback> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 2
 10-bit comparator lessequal                           : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 s0    | 00000000001
 s1    | 00000000010
 s2    | 00000000100
 s3    | 00000001000
 s4    | 00000010000
 s5    | 00000100000
 s6    | 00001000000
 s7    | 00010000000
 s8    | 00100000000
 s9    | 01000000000
 s10   | 10000000000
----------------------

Optimizing unit <loopback> ...
WARNING:Xst:1710 - FF/Latch <d_int_0> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_int_1> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_int_2> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_int_3> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_int_4> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_int_5> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_int_6> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_int_7> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_0> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_1> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_2> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_3> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_4> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_5> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_6> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_7> (without init value) has a constant value of 0 in block <loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <en_o> is unconnected in block <loopback>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <en_i> is unconnected in block <loopback>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block loopback, actual ratio is 1.

Final Macro Processing ...

Processing Unit <loopback> :
	Found 2-bit shift register for signal <r0_OBUF>.
	Found 2-bit shift register for signal <g0_OBUF>.
	Found 2-bit shift register for signal <r1_OBUF>.
	Found 2-bit shift register for signal <r2_OBUF>.
	Found 2-bit shift register for signal <g1_OBUF>.
	Found 2-bit shift register for signal <g2_OBUF>.
	Found 2-bit shift register for signal <b0_OBUF>.
	Found 2-bit shift register for signal <b1_OBUF>.
	Found 2-bit shift register for signal <b2_OBUF>.
	Found 2-bit shift register for signal <state_FSM_FFd3>.
	Found 2-bit shift register for signal <state_FSM_FFd1>.
Unit <loopback> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35
# Shift Registers                                      : 11
 2-bit shift register                                  : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : loopback.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 107
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 18
#      LUT2                        : 13
#      LUT3                        : 13
#      LUT4                        : 11
#      LUT5                        : 5
#      LUT6                        : 3
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 46
#      FD                          : 35
#      FDE                         : 11
# Shift Registers                  : 11
#      SRLC16E                     : 11
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 26
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 23
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  11440     0%  
 Number of Slice LUTs:                   78  out of   5720     1%  
    Number used as Logic:                67  out of   5720     1%  
    Number used as Memory:               11  out of   1440     0%  
       Number used as SRL:               11

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     83
   Number with an unused Flip Flop:      37  out of     83    44%  
   Number with an unused LUT:             5  out of     83     6%  
   Number of fully used LUT-FF pairs:    41  out of     83    49%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  26  out of    102    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | DCM_SP:CLKFX           | 42    |
clk_in                             | DCM_SP:CLK0            | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.950ns (Maximum Frequency: 512.794MHz)
   Minimum input arrival time before clock: 2.374ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 484 / 57
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            state_FSM_FFd5 (FF)
  Destination:       wr_l (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: state_FSM_FFd5 to wr_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  state_FSM_FFd5 (state_FSM_FFd5)
     INV:I->O              1   0.206   0.579  wr_l_rstpot1_INV_0 (wr_l_rstpot)
     FD:D                      0.102          wr_l
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.374ns (Levels of Logic = 2)
  Source:            rxf_l (PAD)
  Destination:       state_FSM_FFd11 (FF)
  Destination Clock: clk_in rising

  Data Path: rxf_l to state_FSM_FFd11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  rxf_l_IBUF (rxf_l_IBUF)
     LUT3:I0->O            1   0.205   0.000  state_FSM_FFd11-In1 (state_FSM_FFd11-In)
     FD:D                      0.102          state_FSM_FFd11
    ----------------------------------------
    Total                      2.374ns (1.529ns logic, 0.845ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            oe_l (FF)
  Destination:       oe_l (PAD)
  Source Clock:      clk_in rising

  Data Path: oe_l to oe_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  oe_l (oe_l_OBUF)
     OBUF:I->O                 2.571          oe_l_OBUF (oe_l)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.871|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.17 secs
 
--> 

Total memory usage is 256052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    0 (   0 filtered)

