<!DOCTYPE html>
<html>
<head>
	<title>Xiangdong - Homepage</title>
	<meta charset="utf-8">
	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="style.css">
</head>
<body>
	<header>
		<h1 style="text-align: center; font-size: 36px; font-weight: bold; font-family: 'Helvetica Neue', sans-serif; margin-top: 50px;">Xiangdong Jia</h1>
		<nav>
			<ul>
				<li><a href="#experience">Experience</a></li>
				<li><a href="#education">Education</a></li>
				<li><a href="#papers">Papers</a></li>
				<li><a href="#analog">Analog Layout Sharing</a></li>
			</ul>
		</nav>
	</header>

	<main>
		<section id="experience">
			<h2>Experience</h2>
			<ul>
				<li>
					<h3>Rambus</h3>
					<p>Physical Design Manager</p>
					<p>Date: July 2021 - Present</p>
					<ul>
						<li>Lead and Manage Serdes Layout Team</li>
					</ul>
				</li>
                <li>
					<h3>AnalogX</h3>
					<p>Physical Design</p>
					<p>Date: May 2018 - July 2021</p>
					<ul>
						<li>Lead and Manage Serdes Layout Team</li>
                        <li>Serdes layout design in 5nm/7nm/22nm</li>
                        <li>AnalogX acquired by Rambus</li>
					</ul>
				</li>
				<!-- Add more work experience as needed -->
			</ul>
		</section>

		<section id="education">
			<h2>Education</h2>
			<ul>
				<li>
					<h3>Concordia University</h3>
					<p>Master's degree (MASc)</p>
                    				</li>
				<!-- Add more education background as needed -->
			</ul>
		</section>

		<section id="papers">
			<h2>Papers</h2>
			<ul>
				<li>
					<h3>A 8-Gb/S 0.256-pJ/B Transceiver for 5-mm on-Chip Interconnects in 130-nm CMOS</h3>
					<p>The 2017 IEEE International Symposium on Circuits & Systems (ISCAS)</p>
					<p>This paper presents a transceiver for a long on- chip link in 130-nm CMOS. It features a hybrid-mode transmitter with a current sense amplifier receiver. From the perspective of power efficiency, voltage-mode pre-emphasis is preferred because it reduces the current consumption of the circuit. Based on simulations, an on-chip link in 130-nm CMOS achieves 8 Gb/s over 5-mm long interconnects, while consuming 256 fJ/bit corresponding to 51.2 fJ/bit/mm with 1.2 V supply.</p>
					<p><a href="https://ieeexplore.ieee.org/document/8050443">Link to the paper</a></p>
				</li>
				<!-- Add more papers as needed -->
			</ul>
		</section>

		<section id="analog">
			<h2>Analog Layout Sharing</h2>
			<p>Sharing:</p>
			<ul>
				<li><img src="example1.jpg" alt="Example 1"></li>
				<li><img src="example2.jpg" alt="Example 2"></li>
				<li><img src="example3.jpg" alt="Example 3"></li>
			</ul>
			<p>Please contact me at xd.chia[AT]email.com</a>.</p>
		</section>
	</main>

	<footer>
		<p>&copy; 2023 Xiangdong</p>
	</footer>
</body>
</html>
