<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cc2538_uart_t Struct Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structcc2538__uart__t.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cc2538_uart_t Struct Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc2538.html">TI CC2538</a> &raquo; <a class="el" href="group__cpu__cc2538__regs.html">TI CC2538 CMSIS-style Headers</a> &raquo; <a class="el" href="group__cpu__cc2538__uart.html">CC2538 UART</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>UART component registers.  
 <a href="structcc2538__uart__t.html#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART component registers. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__uart_8h_source.html#l00032">32</a> of file <a class="el" href="cc2538__uart_8h_source.html">cc2538_uart.h</a>.</p>
</div>
<p><code>#include &lt;<a class="el" href="cc2538__uart_8h_source.html">cc2538_uart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a35256c199b607ee1b1a5948411603971"><td class="memItemLeft" align="right" valign="top"><a id="a35256c199b607ee1b1a5948411603971"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a35256c199b607ee1b1a5948411603971">DR</a></td></tr>
<tr class="memdesc:a35256c199b607ee1b1a5948411603971"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Data Register. <br /></td></tr>
<tr class="separator:a35256c199b607ee1b1a5948411603971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6f17567ef6982d4006c5a26edad383"><td class="memItemLeft" ><a id="a6b6f17567ef6982d4006c5a26edad383"></a>
union {</td></tr>
<tr class="memitem:a42b5845529e8f134f7325edd37700b5a"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a81b31f346375040719fbcbc0230d478e">RSR</a></td></tr>
<tr class="memdesc:a42b5845529e8f134f7325edd37700b5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive status and error clear. <br /></td></tr>
<tr class="separator:a42b5845529e8f134f7325edd37700b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14fd163de8b4fe30d5412b3d1d71ec5d"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a9f78f0408488395f1df7a46a32417a4d">ECR</a></td></tr>
<tr class="memdesc:a14fd163de8b4fe30d5412b3d1d71ec5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive status and error clear. <br /></td></tr>
<tr class="separator:a14fd163de8b4fe30d5412b3d1d71ec5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6f17567ef6982d4006c5a26edad383"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a6b6f17567ef6982d4006c5a26edad383">cc2538_uart_dr</a></td></tr>
<tr class="memdesc:a6b6f17567ef6982d4006c5a26edad383"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register. <br /></td></tr>
<tr class="separator:a6b6f17567ef6982d4006c5a26edad383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b581f8424477e44a90d38de65378ec8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a6b581f8424477e44a90d38de65378ec8">RESERVED1</a> [4]</td></tr>
<tr class="memdesc:a6b581f8424477e44a90d38de65378ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses.  <a href="#a6b581f8424477e44a90d38de65378ec8">More...</a><br /></td></tr>
<tr class="separator:a6b581f8424477e44a90d38de65378ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34572d5dfe0747796e1537c806a68d5"><td class="memItemLeft" ><a id="af34572d5dfe0747796e1537c806a68d5"></a>
union {</td></tr>
<tr class="memitem:ae91059406e15d54b3637411b8062fbfc"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aa3c58b4e3c5a04529fb4fce66417522c">FR</a></td></tr>
<tr class="memdesc:ae91059406e15d54b3637411b8062fbfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Flag Register. <br /></td></tr>
<tr class="separator:ae91059406e15d54b3637411b8062fbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a656ffb5a375ed69b1a66afec76da9"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2200bee613dd68cd76feaef4eedde175"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aecceb55beb00f85f0f449ae78d22d998">CTS</a>: 1</td></tr>
<tr class="memdesc:a2200bee613dd68cd76feaef4eedde175"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear to send (UART1 only) <br /></td></tr>
<tr class="separator:a2200bee613dd68cd76feaef4eedde175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91aa67990ca7339e58a28ca410926b37"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a79bc37cad070e46159975d3e3c1c5471">RESERVED2</a>: 2</td></tr>
<tr class="memdesc:a91aa67990ca7339e58a28ca410926b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a91aa67990ca7339e58a28ca410926b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a72bcbe1387d674783e0723d2808e3c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ac8afe61f859271e1c0b983b12bef5c14">BUSY</a>: 1</td></tr>
<tr class="memdesc:a8a72bcbe1387d674783e0723d2808e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART busy. <br /></td></tr>
<tr class="separator:a8a72bcbe1387d674783e0723d2808e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade9ba33c16518403301c4fcb7401018d"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a7fb98187980cd7329e28635c2e3fe86f">RXFE</a>: 1</td></tr>
<tr class="memdesc:ade9ba33c16518403301c4fcb7401018d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive FIFO empty. <br /></td></tr>
<tr class="separator:ade9ba33c16518403301c4fcb7401018d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab2af600cebf4884eed6edd5e214c74"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aa48e571b9645fc2fc25b26b434ac0f46">TXFF</a>: 1</td></tr>
<tr class="memdesc:aeab2af600cebf4884eed6edd5e214c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit FIFO full. <br /></td></tr>
<tr class="separator:aeab2af600cebf4884eed6edd5e214c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b109ea2a552d7e9544dfb89bcfbc74"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a1832523a38dc6b1496adaf36e45093c0">RXFF</a>: 1</td></tr>
<tr class="memdesc:ac5b109ea2a552d7e9544dfb89bcfbc74"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive FIFO full. <br /></td></tr>
<tr class="separator:ac5b109ea2a552d7e9544dfb89bcfbc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa874b7aa8a757a529a45575755338e9c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aa7fb1a3442407f5669faec44380a19c3">TXFE</a>: 1</td></tr>
<tr class="memdesc:aa874b7aa8a757a529a45575755338e9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit FIFO empty. <br /></td></tr>
<tr class="separator:aa874b7aa8a757a529a45575755338e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2baea7a45ea1bf6a5330397fb038a6b3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a6b581f8424477e44a90d38de65378ec8">RESERVED1</a>: 24</td></tr>
<tr class="memdesc:a2baea7a45ea1bf6a5330397fb038a6b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a2baea7a45ea1bf6a5330397fb038a6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a656ffb5a375ed69b1a66afec76da9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>FRbits</b></td></tr>
<tr class="separator:a71a656ffb5a375ed69b1a66afec76da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34572d5dfe0747796e1537c806a68d5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#af34572d5dfe0747796e1537c806a68d5">cc2538_uart_fr</a></td></tr>
<tr class="memdesc:af34572d5dfe0747796e1537c806a68d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag register. <br /></td></tr>
<tr class="separator:af34572d5dfe0747796e1537c806a68d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5793b1b913d5ad0bc052bec811d14ebd"><td class="memItemLeft" align="right" valign="top"><a id="a5793b1b913d5ad0bc052bec811d14ebd"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a5793b1b913d5ad0bc052bec811d14ebd">ILPR</a></td></tr>
<tr class="memdesc:a5793b1b913d5ad0bc052bec811d14ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART IrDA Low-Power Register. <br /></td></tr>
<tr class="separator:a5793b1b913d5ad0bc052bec811d14ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d848ebc095b2d197e3ea2193d0a566"><td class="memItemLeft" align="right" valign="top"><a id="a24d848ebc095b2d197e3ea2193d0a566"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a24d848ebc095b2d197e3ea2193d0a566">IBRD</a></td></tr>
<tr class="memdesc:a24d848ebc095b2d197e3ea2193d0a566"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Integer Baud-Rate Divisor. <br /></td></tr>
<tr class="separator:a24d848ebc095b2d197e3ea2193d0a566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae424e15310e74001f41868db30baad39"><td class="memItemLeft" align="right" valign="top"><a id="ae424e15310e74001f41868db30baad39"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#ae424e15310e74001f41868db30baad39">FBRD</a></td></tr>
<tr class="memdesc:ae424e15310e74001f41868db30baad39"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Fractional Baud-Rate Divisor. <br /></td></tr>
<tr class="separator:ae424e15310e74001f41868db30baad39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af551b895dfca3caf481c7d193bc9c384"><td class="memItemLeft" ><a id="af551b895dfca3caf481c7d193bc9c384"></a>
union {</td></tr>
<tr class="memitem:ac4b6925f3ccdff8c7add88a032f6b6ad"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a8d001810d35c952598b5a7093176fd65">LCRH</a></td></tr>
<tr class="memdesc:ac4b6925f3ccdff8c7add88a032f6b6ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Line Control Register. <br /></td></tr>
<tr class="separator:ac4b6925f3ccdff8c7add88a032f6b6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3724acf3210d6d435fc9fd5df81ded9b"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa9288cd22180d6fb1bafbab2eecacc9b"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#acff366cc2ebf1e74faf0973f342622aa">BRK</a>: 1</td></tr>
<tr class="memdesc:aa9288cd22180d6fb1bafbab2eecacc9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART send break. <br /></td></tr>
<tr class="separator:aa9288cd22180d6fb1bafbab2eecacc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdf374cc9b4755e01e3047361d2b554"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a1f1f7bb9c4b67b40c2ed32e23f51f24f">PEN</a>: 1</td></tr>
<tr class="memdesc:a3cdf374cc9b4755e01e3047361d2b554"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART parity enable. <br /></td></tr>
<tr class="separator:a3cdf374cc9b4755e01e3047361d2b554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0927c60381b820bfd930e9c14953eb03"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a342b53eb754439cbcfb95a0b22e53f39">EPS</a>: 1</td></tr>
<tr class="memdesc:a0927c60381b820bfd930e9c14953eb03"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART even parity select. <br /></td></tr>
<tr class="separator:a0927c60381b820bfd930e9c14953eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078f964860172c6091ef1fcc2c978916"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aa21b68a630b47dc0529d29bcfbcaee44">STP2</a>: 1</td></tr>
<tr class="memdesc:a078f964860172c6091ef1fcc2c978916"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART two stop bits select. <br /></td></tr>
<tr class="separator:a078f964860172c6091ef1fcc2c978916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66008ca5393d3dc15af5b5ed80dccaa9"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ad8763df5df5f7c6e3dffe236d5319d22">FEN</a>: 1</td></tr>
<tr class="memdesc:a66008ca5393d3dc15af5b5ed80dccaa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART enable FIFOs. <br /></td></tr>
<tr class="separator:a66008ca5393d3dc15af5b5ed80dccaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9cfe0abcb271c4a4bb18814fa757de3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ad8d7e7e222df88a73a2d0ec1b04fcf0d">WLEN</a>: 2</td></tr>
<tr class="memdesc:ab9cfe0abcb271c4a4bb18814fa757de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART word length. <br /></td></tr>
<tr class="separator:ab9cfe0abcb271c4a4bb18814fa757de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a217b4d236fd5dedb72f152a674f34"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ab8b4cee0de76506ea5325d2bd80398fd">SPS</a>: 1</td></tr>
<tr class="memdesc:ab8a217b4d236fd5dedb72f152a674f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART stick parity select. <br /></td></tr>
<tr class="separator:ab8a217b4d236fd5dedb72f152a674f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108cbf1799725e9381ae420e7cd8fe43"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a65c2db2127d6bb1721feebd2c08b442a">RESERVED</a>: 24</td></tr>
<tr class="memdesc:a108cbf1799725e9381ae420e7cd8fe43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a108cbf1799725e9381ae420e7cd8fe43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3724acf3210d6d435fc9fd5df81ded9b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>LCRHbits</b></td></tr>
<tr class="separator:a3724acf3210d6d435fc9fd5df81ded9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af551b895dfca3caf481c7d193bc9c384"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#af551b895dfca3caf481c7d193bc9c384">cc2538_uart_lcrh</a></td></tr>
<tr class="memdesc:af551b895dfca3caf481c7d193bc9c384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line control register. <br /></td></tr>
<tr class="separator:af551b895dfca3caf481c7d193bc9c384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab53d46b0030b46c9141ac9336c5dab"><td class="memItemLeft" ><a id="a8ab53d46b0030b46c9141ac9336c5dab"></a>
union {</td></tr>
<tr class="memitem:a02c60db818505d048ab96a639a8e1e3d"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a2defa477a27f62af2180537ca660095d">CTL</a></td></tr>
<tr class="memdesc:a02c60db818505d048ab96a639a8e1e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control. <br /></td></tr>
<tr class="separator:a02c60db818505d048ab96a639a8e1e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af615c214338c89caa16aa68fb963453e"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afbaf5f01bddeff219064476ab780bec5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a4936e099ddb1abfcca3e9e382f59ca86">UARTEN</a>: 1</td></tr>
<tr class="memdesc:afbaf5f01bddeff219064476ab780bec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART enable. <br /></td></tr>
<tr class="separator:afbaf5f01bddeff219064476ab780bec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e44d58c8c81469b058ad71acebd1a6"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a08305e62dbe9cc994b534189ee4cd66d">SIREN</a>: 1</td></tr>
<tr class="memdesc:ae2e44d58c8c81469b058ad71acebd1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART SIR enable. <br /></td></tr>
<tr class="separator:ae2e44d58c8c81469b058ad71acebd1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24aa95bfeab993df5b911f8e52c04f5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a3e74cfca0ff392a6e6885bc0aea534b4">SIRLP</a>: 1</td></tr>
<tr class="memdesc:ae24aa95bfeab993df5b911f8e52c04f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART SIR low-power mode. <br /></td></tr>
<tr class="separator:ae24aa95bfeab993df5b911f8e52c04f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b18e315b0c4a4e36320146a8356bb2"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ab8d0474e15d53357e1e435e0a0d5cb74">RESERVED11</a>: 1</td></tr>
<tr class="memdesc:a42b18e315b0c4a4e36320146a8356bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a42b18e315b0c4a4e36320146a8356bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965d9c8d09bfc0992cef84c12cc6c8ba"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a07bd83de6604fb007afb6174a64b7b5f">EOT</a>: 1</td></tr>
<tr class="memdesc:a965d9c8d09bfc0992cef84c12cc6c8ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of transmission. <br /></td></tr>
<tr class="separator:a965d9c8d09bfc0992cef84c12cc6c8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b484ffe3a34dc0fe640f87b6ff6ab7"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aa44e09c684c0812a5dc8721ce13f6583">HSE</a>: 1</td></tr>
<tr class="memdesc:a69b484ffe3a34dc0fe640f87b6ff6ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-speed enable. <br /></td></tr>
<tr class="separator:a69b484ffe3a34dc0fe640f87b6ff6ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c29a1bda3de2b73327d12dac02bc05"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ab6aefe691711954c0aa4067d53d7c052">LIN</a>: 1</td></tr>
<tr class="memdesc:a42c29a1bda3de2b73327d12dac02bc05"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode enable. <br /></td></tr>
<tr class="separator:a42c29a1bda3de2b73327d12dac02bc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f802358576899adf1aa4480d4a944f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a97c0088d2ebe5150ba6d3d98eaefb7ab">LBE</a>: 1</td></tr>
<tr class="memdesc:a57f802358576899adf1aa4480d4a944f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART loop back enable. <br /></td></tr>
<tr class="separator:a57f802358576899adf1aa4480d4a944f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f256102a66218de49cb83e8f60541bf"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a26f275d1e9627b1c46de35bb65d0c46f">TXE</a>: 1</td></tr>
<tr class="memdesc:a0f256102a66218de49cb83e8f60541bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit enable. <br /></td></tr>
<tr class="separator:a0f256102a66218de49cb83e8f60541bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be42638ed60ad4c103e65a021905f8a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a80747bb006541b8f0be508a24d5a8f5c">RXE</a>: 1</td></tr>
<tr class="memdesc:a9be42638ed60ad4c103e65a021905f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive enable. <br /></td></tr>
<tr class="separator:a9be42638ed60ad4c103e65a021905f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9573bedf70b60706b7dc75bde957f652"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a90bdd30feab0e663fef8e1100fb4f218">RESERVED12</a>: 4</td></tr>
<tr class="memdesc:a9573bedf70b60706b7dc75bde957f652"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a9573bedf70b60706b7dc75bde957f652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27226d7754795aa3538aa89bcf8f268f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a7272f02977656d574d9bdf47313b452c">RTSEN</a>: 1</td></tr>
<tr class="memdesc:a27226d7754795aa3538aa89bcf8f268f"><td class="mdescLeft">&#160;</td><td class="mdescRight">U1RTS Hardware flow control enable. <br /></td></tr>
<tr class="separator:a27226d7754795aa3538aa89bcf8f268f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da110ff228836a19039031440a856ba"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a023aa70e7727d97730971e2dfbb1bc8c">CTSEN</a>: 1</td></tr>
<tr class="memdesc:a9da110ff228836a19039031440a856ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">U1CTS Hardware flow control enable. <br /></td></tr>
<tr class="separator:a9da110ff228836a19039031440a856ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe679cf7a74dc937dd60022542db201e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a87d852537e8fe1724599680d2ff47a77">RESERVED13</a>: 16</td></tr>
<tr class="memdesc:abe679cf7a74dc937dd60022542db201e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:abe679cf7a74dc937dd60022542db201e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af615c214338c89caa16aa68fb963453e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>CTLbits</b></td></tr>
<tr class="separator:af615c214338c89caa16aa68fb963453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab53d46b0030b46c9141ac9336c5dab"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a8ab53d46b0030b46c9141ac9336c5dab">cc2538_uart_ctl</a></td></tr>
<tr class="memdesc:a8ab53d46b0030b46c9141ac9336c5dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register. <br /></td></tr>
<tr class="separator:a8ab53d46b0030b46c9141ac9336c5dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b344cb3d89c2b0731fab64e31a6bb1"><td class="memItemLeft" ><a id="a86b344cb3d89c2b0731fab64e31a6bb1"></a>
union {</td></tr>
<tr class="memitem:ad1f8c3068b9ec74346524215c5a0b0d1"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a70e73b26147b1a886a7ff4371c7305be">IFLS</a></td></tr>
<tr class="memdesc:ad1f8c3068b9ec74346524215c5a0b0d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt FIFO Level Select. <br /></td></tr>
<tr class="separator:ad1f8c3068b9ec74346524215c5a0b0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569ea633ee076e5d186670a64f79aa5a"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac3c30431d1139a4f26c586fc0bcbc167"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ab3ad423e019e1e6c50600df8464e4e15">TXIFLSEL</a>: 3</td></tr>
<tr class="memdesc:ac3c30431d1139a4f26c586fc0bcbc167"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit interrupt FIFO level select. <br /></td></tr>
<tr class="separator:ac3c30431d1139a4f26c586fc0bcbc167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8a348bd1624cadd5adf5c889139ee5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ac335b92a85f374604499019843be3121">RXIFLSEL</a>: 3</td></tr>
<tr class="memdesc:a0d8a348bd1624cadd5adf5c889139ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive interrupt FIFO level select. <br /></td></tr>
<tr class="separator:a0d8a348bd1624cadd5adf5c889139ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5744e0139d461fc5656f8bfd04a867d5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a65c2db2127d6bb1721feebd2c08b442a">RESERVED</a>: 26</td></tr>
<tr class="memdesc:a5744e0139d461fc5656f8bfd04a867d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a5744e0139d461fc5656f8bfd04a867d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569ea633ee076e5d186670a64f79aa5a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>IFLSbits</b></td></tr>
<tr class="separator:a569ea633ee076e5d186670a64f79aa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b344cb3d89c2b0731fab64e31a6bb1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a86b344cb3d89c2b0731fab64e31a6bb1">cc2538_uart_ifls</a></td></tr>
<tr class="memdesc:a86b344cb3d89c2b0731fab64e31a6bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt FIFO level select register. <br /></td></tr>
<tr class="separator:a86b344cb3d89c2b0731fab64e31a6bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e9c97271f1b4e2eea8110bd05ce1ec"><td class="memItemLeft" ><a id="a12e9c97271f1b4e2eea8110bd05ce1ec"></a>
union {</td></tr>
<tr class="memitem:a398f19dba6104f0c255f17b509c3369e"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ab816da4cf438268c4df77b3d184dd7b1">IM</a></td></tr>
<tr class="memdesc:a398f19dba6104f0c255f17b509c3369e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Mask. <br /></td></tr>
<tr class="separator:a398f19dba6104f0c255f17b509c3369e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131cbb02bd0859c541a084aaf0ad9020"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acbbbc9ce3a540cdbd438139c12bccc8b"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#abe539a027e24354ccece50e088894f2a">RESERVED3</a>: 4</td></tr>
<tr class="memdesc:acbbbc9ce3a540cdbd438139c12bccc8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:acbbbc9ce3a540cdbd438139c12bccc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66cfb78198a53e73a99e4412e443d991"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a476fbb8bc12bcd7256983656c765862c">RXIM</a>: 1</td></tr>
<tr class="memdesc:a66cfb78198a53e73a99e4412e443d991"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive interrupt mask. <br /></td></tr>
<tr class="separator:a66cfb78198a53e73a99e4412e443d991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7377e782a8eb2b566ecce7b52ed010f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a2a08486318b1244fd41acc061c767371">TXIM</a>: 1</td></tr>
<tr class="memdesc:ac7377e782a8eb2b566ecce7b52ed010f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit interrupt mask. <br /></td></tr>
<tr class="separator:ac7377e782a8eb2b566ecce7b52ed010f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b57d8b26eba0c3642b8aa086135755"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a843cd4f13254a05554620256effd0746">RTIM</a>: 1</td></tr>
<tr class="memdesc:a24b57d8b26eba0c3642b8aa086135755"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive time-out interrupt mask. <br /></td></tr>
<tr class="separator:a24b57d8b26eba0c3642b8aa086135755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41db70bf44be3b41a3a8666e8c793167"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a99fd32c1be901edcec20afaa1d8c1aa6">FEIM</a>: 1</td></tr>
<tr class="memdesc:a41db70bf44be3b41a3a8666e8c793167"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART framing error interrupt mask. <br /></td></tr>
<tr class="separator:a41db70bf44be3b41a3a8666e8c793167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8365c9a348aaef7bbbb9a5238049eef0"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a28b9460887d3d94d58f3f857597e06e1">PEIM</a>: 1</td></tr>
<tr class="memdesc:a8365c9a348aaef7bbbb9a5238049eef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART parity error interrupt mask. <br /></td></tr>
<tr class="separator:a8365c9a348aaef7bbbb9a5238049eef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb31a61e2a6fecf22e548755ea27080"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a6d15f8e05337b53219d75338c2415954">BEIM</a>: 1</td></tr>
<tr class="memdesc:a1fb31a61e2a6fecf22e548755ea27080"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART break error interrupt mask. <br /></td></tr>
<tr class="separator:a1fb31a61e2a6fecf22e548755ea27080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb90163f99cc32893473823e8e60b69"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a4d8e4068f2ea152a5c43001fd128b78d">OEIM</a>: 1</td></tr>
<tr class="memdesc:aedb90163f99cc32893473823e8e60b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART overrun error interrupt mask. <br /></td></tr>
<tr class="separator:aedb90163f99cc32893473823e8e60b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ec9ed830ff4688ec8d159c69b62557"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a79bc37cad070e46159975d3e3c1c5471">RESERVED2</a>: 1</td></tr>
<tr class="memdesc:a08ec9ed830ff4688ec8d159c69b62557"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a08ec9ed830ff4688ec8d159c69b62557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41172cce11cb02c79ec7cfddfbabf51"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a7d17fbc0cc6190f188e203483fd66a8e">NINEBITM</a>: 1</td></tr>
<tr class="memdesc:ae41172cce11cb02c79ec7cfddfbabf51"><td class="mdescLeft">&#160;</td><td class="mdescRight">9-bit mode interrupt mask <br /></td></tr>
<tr class="separator:ae41172cce11cb02c79ec7cfddfbabf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b7a4708b6950b837cc005af552f632"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a519ca86fe5deaf095b3b516ace449d69">LMSBIM</a>: 1</td></tr>
<tr class="memdesc:a23b7a4708b6950b837cc005af552f632"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode sync break interrupt mask. <br /></td></tr>
<tr class="separator:a23b7a4708b6950b837cc005af552f632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d5a6908a53b46326a42929eff9a7b9"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a5929f38f84623f0841a765648384eff9">LME1IM</a>: 1</td></tr>
<tr class="memdesc:ac1d5a6908a53b46326a42929eff9a7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 1 interrupt mask. <br /></td></tr>
<tr class="separator:ac1d5a6908a53b46326a42929eff9a7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7f37cc77f5b2067b5794cb41febf171"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a862c03f1ff965091b629c624a2fe1aea">LME5IM</a>: 1</td></tr>
<tr class="memdesc:ad7f37cc77f5b2067b5794cb41febf171"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 5 interrupt mask. <br /></td></tr>
<tr class="separator:ad7f37cc77f5b2067b5794cb41febf171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342a7f9bdb5d416ddc1d9074700137bd"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a6b581f8424477e44a90d38de65378ec8">RESERVED1</a>: 16</td></tr>
<tr class="memdesc:a342a7f9bdb5d416ddc1d9074700137bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a342a7f9bdb5d416ddc1d9074700137bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131cbb02bd0859c541a084aaf0ad9020"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>IMbits</b></td></tr>
<tr class="separator:a131cbb02bd0859c541a084aaf0ad9020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e9c97271f1b4e2eea8110bd05ce1ec"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a12e9c97271f1b4e2eea8110bd05ce1ec">cc2538_uart_im</a></td></tr>
<tr class="memdesc:a12e9c97271f1b4e2eea8110bd05ce1ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register. <br /></td></tr>
<tr class="separator:a12e9c97271f1b4e2eea8110bd05ce1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3bad31a166a372531b82e022fc48036"><td class="memItemLeft" align="right" valign="top"><a id="aa3bad31a166a372531b82e022fc48036"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#aa3bad31a166a372531b82e022fc48036">RIS</a></td></tr>
<tr class="memdesc:aa3bad31a166a372531b82e022fc48036"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Raw Interrupt Status. <br /></td></tr>
<tr class="separator:aa3bad31a166a372531b82e022fc48036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c985260ee7a73c568ca80094b46045a"><td class="memItemLeft" ><a id="a0c985260ee7a73c568ca80094b46045a"></a>
union {</td></tr>
<tr class="memitem:ad48697817a0cbf7d9266fa0e2cf9a181"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a7b6ea68d21ad1460d60aba0f642bc73c">MIS</a></td></tr>
<tr class="memdesc:ad48697817a0cbf7d9266fa0e2cf9a181"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Masked Interrupt Status. <br /></td></tr>
<tr class="separator:ad48697817a0cbf7d9266fa0e2cf9a181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fd8832bb033189900bb7434d2ffd0b"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae87326f2b933e09af4ec8f41d5a7039f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a5dc5766da53b41a1cfcc25efbdd6d51a">RESERVED8</a>: 4</td></tr>
<tr class="memdesc:ae87326f2b933e09af4ec8f41d5a7039f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ae87326f2b933e09af4ec8f41d5a7039f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358f8ae7b3fd9fcc7a12e676add309f4"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#af181fba0b745828796045b15f40546e0">RXMIS</a>: 1</td></tr>
<tr class="memdesc:a358f8ae7b3fd9fcc7a12e676add309f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive masked interrupt status. <br /></td></tr>
<tr class="separator:a358f8ae7b3fd9fcc7a12e676add309f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d641ea2e05d463d8354b7c30eac93b8"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#af1f2e9cb3ea3bef34671a84fe2507ac5">TXMIS</a>: 1</td></tr>
<tr class="memdesc:a3d641ea2e05d463d8354b7c30eac93b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit masked interrupt status. <br /></td></tr>
<tr class="separator:a3d641ea2e05d463d8354b7c30eac93b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48fd6bb9f7e0b95de1ed4d87a5c09596"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a8ac1563c8f39bfb4505fbd174b4fb00e">RTMIS</a>: 1</td></tr>
<tr class="memdesc:a48fd6bb9f7e0b95de1ed4d87a5c09596"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive time-out masked interrupt status. <br /></td></tr>
<tr class="separator:a48fd6bb9f7e0b95de1ed4d87a5c09596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e26dc5b8e2eca32cb877a843ec5858"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a63bcfbd894ab25da3b41cebe3921be56">FEMIS</a>: 1</td></tr>
<tr class="memdesc:a20e26dc5b8e2eca32cb877a843ec5858"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART framing error masked interrupt status. <br /></td></tr>
<tr class="separator:a20e26dc5b8e2eca32cb877a843ec5858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0a5e2ed4079ce7dcfcb934db633616"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a2b648d51f91e4d762ba236a6ac551548">PEMIS</a>: 1</td></tr>
<tr class="memdesc:afc0a5e2ed4079ce7dcfcb934db633616"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART parity error masked interrupt status. <br /></td></tr>
<tr class="separator:afc0a5e2ed4079ce7dcfcb934db633616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67af929da84aaaeaae1d4c683f109b00"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#afa12c157887540ec5b3bf92d5dcf8211">BEMIS</a>: 1</td></tr>
<tr class="memdesc:a67af929da84aaaeaae1d4c683f109b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART break error masked interrupt status. <br /></td></tr>
<tr class="separator:a67af929da84aaaeaae1d4c683f109b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab535ad0b184ba6ee225ed6d55d8adec4"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ae9b959412c27d72cd6b772d2d2c5fb07">OEMIS</a>: 1</td></tr>
<tr class="memdesc:ab535ad0b184ba6ee225ed6d55d8adec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART overrun error masked interrupt status. <br /></td></tr>
<tr class="separator:ab535ad0b184ba6ee225ed6d55d8adec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d30851e14d5f5ef1eb9277d97d1bcdb"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a7e150bf6b00f989d7640eee5e5ccf5ab">RESERVED9</a>: 1</td></tr>
<tr class="memdesc:a2d30851e14d5f5ef1eb9277d97d1bcdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a2d30851e14d5f5ef1eb9277d97d1bcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97839cb5f3d5eb39fce2ae1aa6eda05"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ae2ba5b5f87b218b3bba73006b2797b61">NINEBITMIS</a>: 1</td></tr>
<tr class="memdesc:ae97839cb5f3d5eb39fce2ae1aa6eda05"><td class="mdescLeft">&#160;</td><td class="mdescRight">9-bit mode masked interrupt status <br /></td></tr>
<tr class="separator:ae97839cb5f3d5eb39fce2ae1aa6eda05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a711620b3fccbc4b0eae9af6c0a37c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a55ca7374f13e3be111bc0ece79ad0f39">LMSBMIS</a>: 1</td></tr>
<tr class="memdesc:ad4a711620b3fccbc4b0eae9af6c0a37c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode sync break masked interrupt status. <br /></td></tr>
<tr class="separator:ad4a711620b3fccbc4b0eae9af6c0a37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e266e5d31881d52b15e042ae5d25a28"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a118dda294c9b8433c0bf188f8d587cd8">LME1MIS</a>: 1</td></tr>
<tr class="memdesc:a4e266e5d31881d52b15e042ae5d25a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 1 masked interrupt status. <br /></td></tr>
<tr class="separator:a4e266e5d31881d52b15e042ae5d25a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1337aa40ca320f0cd43266902b3df2"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a8719c0053f08051e0ce124986ed7c7ac">LME5MIS</a>: 1</td></tr>
<tr class="memdesc:a2c1337aa40ca320f0cd43266902b3df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 5 masked interrupt status. <br /></td></tr>
<tr class="separator:a2c1337aa40ca320f0cd43266902b3df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ce4e9831b49d767958e768b31fef20"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ad507451c3628317fc67111da191911ee">RESERVED10</a>: 16</td></tr>
<tr class="memdesc:ac1ce4e9831b49d767958e768b31fef20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ac1ce4e9831b49d767958e768b31fef20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fd8832bb033189900bb7434d2ffd0b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>MISbits</b></td></tr>
<tr class="separator:af0fd8832bb033189900bb7434d2ffd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c985260ee7a73c568ca80094b46045a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a0c985260ee7a73c568ca80094b46045a">cc2538_uart_mis</a></td></tr>
<tr class="memdesc:a0c985260ee7a73c568ca80094b46045a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Masked interrupt status register. <br /></td></tr>
<tr class="separator:a0c985260ee7a73c568ca80094b46045a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d52bce58e477354b88c272471197976"><td class="memItemLeft" align="right" valign="top"><a id="a5d52bce58e477354b88c272471197976"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a5d52bce58e477354b88c272471197976">ICR</a></td></tr>
<tr class="memdesc:a5d52bce58e477354b88c272471197976"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Clear Register. <br /></td></tr>
<tr class="separator:a5d52bce58e477354b88c272471197976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3d2d043dc6456df906ee89b644bd56"><td class="memItemLeft" align="right" valign="top"><a id="a2b3d2d043dc6456df906ee89b644bd56"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a2b3d2d043dc6456df906ee89b644bd56">DMACTL</a></td></tr>
<tr class="memdesc:a2b3d2d043dc6456df906ee89b644bd56"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA Control. <br /></td></tr>
<tr class="separator:a2b3d2d043dc6456df906ee89b644bd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685425c8e5776f92857b3d0de312cc82"><td class="memItemLeft" align="right" valign="top"><a id="a685425c8e5776f92857b3d0de312cc82"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a685425c8e5776f92857b3d0de312cc82">LCTL</a></td></tr>
<tr class="memdesc:a685425c8e5776f92857b3d0de312cc82"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART LIN Control. <br /></td></tr>
<tr class="separator:a685425c8e5776f92857b3d0de312cc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2af887d19b89f7680d39fd0c1484115"><td class="memItemLeft" align="right" valign="top"><a id="ae2af887d19b89f7680d39fd0c1484115"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#ae2af887d19b89f7680d39fd0c1484115">LSS</a></td></tr>
<tr class="memdesc:ae2af887d19b89f7680d39fd0c1484115"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART LIN Snap Shot. <br /></td></tr>
<tr class="separator:ae2af887d19b89f7680d39fd0c1484115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5229064027c1a883021349ea6ae84c"><td class="memItemLeft" align="right" valign="top"><a id="aeb5229064027c1a883021349ea6ae84c"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#aeb5229064027c1a883021349ea6ae84c">LTIM</a></td></tr>
<tr class="memdesc:aeb5229064027c1a883021349ea6ae84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART LIN <a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a>. <br /></td></tr>
<tr class="separator:aeb5229064027c1a883021349ea6ae84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbfd2906249a8982712a589c2821857"><td class="memItemLeft" align="right" valign="top"><a id="afbbfd2906249a8982712a589c2821857"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#afbbfd2906249a8982712a589c2821857">RESERVED4</a> [2]</td></tr>
<tr class="memdesc:afbbfd2906249a8982712a589c2821857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:afbbfd2906249a8982712a589c2821857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ea79c69ebf4d79055545955ecb9387"><td class="memItemLeft" align="right" valign="top"><a id="a01ea79c69ebf4d79055545955ecb9387"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a01ea79c69ebf4d79055545955ecb9387">NINEBITADDR</a></td></tr>
<tr class="memdesc:a01ea79c69ebf4d79055545955ecb9387"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 9-bit self Address. <br /></td></tr>
<tr class="separator:a01ea79c69ebf4d79055545955ecb9387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334e173275f78e03d05263bad034d191"><td class="memItemLeft" align="right" valign="top"><a id="a334e173275f78e03d05263bad034d191"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a334e173275f78e03d05263bad034d191">NINEBITAMASK</a></td></tr>
<tr class="memdesc:a334e173275f78e03d05263bad034d191"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 9-bit self Address Mask. <br /></td></tr>
<tr class="separator:a334e173275f78e03d05263bad034d191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf214c417a0542cba2055d23639be7c5"><td class="memItemLeft" align="right" valign="top"><a id="abf214c417a0542cba2055d23639be7c5"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#abf214c417a0542cba2055d23639be7c5">RESERVED5</a> [965]</td></tr>
<tr class="memdesc:abf214c417a0542cba2055d23639be7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:abf214c417a0542cba2055d23639be7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe778c335f2cfcf7a1159b9b7c080425"><td class="memItemLeft" align="right" valign="top"><a id="abe778c335f2cfcf7a1159b9b7c080425"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#abe778c335f2cfcf7a1159b9b7c080425">PP</a></td></tr>
<tr class="memdesc:abe778c335f2cfcf7a1159b9b7c080425"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Peripheral Properties. <br /></td></tr>
<tr class="separator:abe778c335f2cfcf7a1159b9b7c080425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abfe91484da48370d84e73d3a01a198"><td class="memItemLeft" align="right" valign="top"><a id="a7abfe91484da48370d84e73d3a01a198"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a7abfe91484da48370d84e73d3a01a198">RESERVED6</a></td></tr>
<tr class="memdesc:a7abfe91484da48370d84e73d3a01a198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:a7abfe91484da48370d84e73d3a01a198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891532c7f9e1cf36a892e9ee7bbbac6d"><td class="memItemLeft" align="right" valign="top"><a id="a891532c7f9e1cf36a892e9ee7bbbac6d"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a891532c7f9e1cf36a892e9ee7bbbac6d">CC</a></td></tr>
<tr class="memdesc:a891532c7f9e1cf36a892e9ee7bbbac6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Clock Configuration. <br /></td></tr>
<tr class="separator:a891532c7f9e1cf36a892e9ee7bbbac6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbdae1a5881b22df6c3a185710bde00"><td class="memItemLeft" align="right" valign="top"><a id="aecbdae1a5881b22df6c3a185710bde00"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#aecbdae1a5881b22df6c3a185710bde00">RESERVED7</a> [13]</td></tr>
<tr class="memdesc:aecbdae1a5881b22df6c3a185710bde00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:aecbdae1a5881b22df6c3a185710bde00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a6b581f8424477e44a90d38de65378ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b581f8424477e44a90d38de65378ec8">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_uart_t::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved addresses. </p>
<p>Reserved bits. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__uart_8h_source.html#l00043">43</a> of file <a class="el" href="cc2538__uart_8h_source.html">cc2538_uart.h</a>.</p>

</div>
</div>
<a id="a79bc37cad070e46159975d3e3c1c5471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79bc37cad070e46159975d3e3c1c5471">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_uart_t::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved bits. </p>
<p>Reserved byte. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__uart_8h_source.html#l00052">52</a> of file <a class="el" href="cc2538__uart_8h_source.html">cc2538_uart.h</a>.</p>

</div>
</div>
<a id="abe539a027e24354ccece50e088894f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe539a027e24354ccece50e088894f2a">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_uart_t::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved bits. </p>
<p>Reserved addresses. </p>

<p class="definition">Definition at line <a class="el" href="cc2538__uart_8h_source.html#l00125">125</a> of file <a class="el" href="cc2538__uart_8h_source.html">cc2538_uart.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/cc2538/include/<a class="el" href="cc2538__uart_8h_source.html">cc2538_uart.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Wed Mar 12 2025 10:21:35 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
