/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [18:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [10:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_43z;
  wire [26:0] celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [8:0] celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [19:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_65z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [3:0] celloutsig_0_75z;
  wire celloutsig_0_79z;
  reg [2:0] celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire [5:0] celloutsig_0_85z;
  wire [2:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(celloutsig_1_2z[2] ? celloutsig_1_1z : celloutsig_1_0z[0]);
  assign celloutsig_0_52z = ~((celloutsig_0_29z[3] | celloutsig_0_19z[3]) & celloutsig_0_20z[1]);
  assign celloutsig_1_6z = ~((celloutsig_1_2z[0] | celloutsig_1_0z[4]) & celloutsig_1_0z[4]);
  assign celloutsig_0_44z = { celloutsig_0_3z[10:2], celloutsig_0_25z, celloutsig_0_25z } + in_data[88:62];
  assign celloutsig_0_17z = celloutsig_0_5z[11:0] + in_data[23:12];
  assign celloutsig_0_75z = { celloutsig_0_2z[4:2], celloutsig_0_4z } & celloutsig_0_2z[3:0];
  assign celloutsig_1_0z = in_data[118:113] & in_data[167:162];
  assign celloutsig_0_10z = { celloutsig_0_2z[6:1], celloutsig_0_2z } & { celloutsig_0_5z[14:6], celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_16z, celloutsig_0_8z } & celloutsig_0_3z[8:0];
  assign celloutsig_0_49z = { celloutsig_0_20z[3:1], celloutsig_0_43z } >= { celloutsig_0_5z[12:7], celloutsig_0_27z };
  assign celloutsig_0_36z = { celloutsig_0_25z[5:2], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_24z } > celloutsig_0_35z[14:1];
  assign celloutsig_0_57z = { celloutsig_0_17z[10:2], celloutsig_0_40z } > celloutsig_0_23z[10:1];
  assign celloutsig_0_11z = in_data[76:72] <= celloutsig_0_2z[7:3];
  assign celloutsig_0_12z = { celloutsig_0_2z[2], celloutsig_0_0z } <= { celloutsig_0_2z[3:2], celloutsig_0_6z };
  assign celloutsig_0_21z = { celloutsig_0_16z[6:1], celloutsig_0_19z, celloutsig_0_9z } <= { in_data[90:71], celloutsig_0_7z };
  assign celloutsig_0_41z = { celloutsig_0_29z[5:0], celloutsig_0_8z } || celloutsig_0_17z[6:0];
  assign celloutsig_0_61z = { celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_37z, celloutsig_0_49z } || { celloutsig_0_23z[9:0], celloutsig_0_37z, celloutsig_0_29z };
  assign celloutsig_0_29z = celloutsig_0_14z[12:6] % { 1'h1, celloutsig_0_16z[6:2], celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_0z[0], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[4:2] };
  assign celloutsig_0_20z = celloutsig_0_16z[4:1] % { 1'h1, celloutsig_0_13z[5:3] };
  assign celloutsig_0_5z = { celloutsig_0_3z[10:3], celloutsig_0_4z, celloutsig_0_3z } * { celloutsig_0_3z[10:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_2z[5:3], celloutsig_0_4z } * celloutsig_0_5z[6:3];
  assign celloutsig_1_18z = { celloutsig_1_2z[3:2], celloutsig_1_5z, celloutsig_1_4z } * celloutsig_1_2z;
  assign celloutsig_0_13z = { celloutsig_0_2z[7:4], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z } * { in_data[24:21], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_2z[7:3], celloutsig_0_1z } !== in_data[80:75];
  assign celloutsig_0_15z = { celloutsig_0_3z[10:9], celloutsig_0_7z } !== celloutsig_0_10z[6:2];
  assign celloutsig_0_0z = ~ in_data[16:12];
  assign celloutsig_1_2z = ~ celloutsig_1_0z[3:0];
  assign celloutsig_0_16z = ~ { celloutsig_0_14z[13:7], celloutsig_0_4z };
  assign celloutsig_0_43z = celloutsig_0_16z[3:0] | { celloutsig_0_9z[7:5], celloutsig_0_41z };
  assign celloutsig_0_37z = & { celloutsig_0_36z, celloutsig_0_2z[7:3], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_73z = & { celloutsig_0_28z[2:0], celloutsig_0_20z, celloutsig_0_10z[13:8] };
  assign celloutsig_0_83z = & { celloutsig_0_75z, celloutsig_0_40z, celloutsig_0_31z };
  assign celloutsig_0_8z = & in_data[64:59];
  assign celloutsig_0_26z = & celloutsig_0_2z[7:3];
  assign celloutsig_0_33z = & { celloutsig_0_28z[2:0], celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_40z = celloutsig_0_31z & celloutsig_0_12z;
  assign celloutsig_0_59z = celloutsig_0_14z[5] & celloutsig_0_8z;
  assign celloutsig_0_65z = celloutsig_0_12z & celloutsig_0_59z;
  assign celloutsig_1_19z = celloutsig_1_6z & celloutsig_1_11z;
  assign celloutsig_0_22z = celloutsig_0_0z[0] & in_data[73];
  assign celloutsig_0_24z = celloutsig_0_1z & celloutsig_0_6z[2];
  assign celloutsig_0_27z = celloutsig_0_18z[0] & celloutsig_0_10z[1];
  assign celloutsig_1_4z = | in_data[127:105];
  assign celloutsig_1_11z = | { celloutsig_1_8z, celloutsig_1_5z, in_data[154:148] };
  assign celloutsig_0_1z = | { in_data[69:50], celloutsig_0_0z };
  assign celloutsig_0_54z = { in_data[26:25], celloutsig_0_11z, celloutsig_0_37z, celloutsig_0_36z, celloutsig_0_43z } >> celloutsig_0_32z;
  assign celloutsig_0_85z = { celloutsig_0_54z[8:7], celloutsig_0_57z, celloutsig_0_52z, celloutsig_0_79z, celloutsig_0_61z } >> celloutsig_0_23z[5:0];
  assign celloutsig_0_86z = { celloutsig_0_43z[1], celloutsig_0_52z, celloutsig_0_73z } >> { celloutsig_0_44z[4:3], celloutsig_0_83z };
  assign celloutsig_0_14z = celloutsig_0_10z >> { celloutsig_0_5z[14:3], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_6z[3], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_11z } >> { celloutsig_0_17z[1], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_32z = { celloutsig_0_2z[6:2], celloutsig_0_28z } >> celloutsig_0_17z[10:2];
  assign celloutsig_0_35z = { celloutsig_0_17z, celloutsig_0_29z } ~^ { celloutsig_0_3z[4:3], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_31z };
  assign celloutsig_0_9z = celloutsig_0_5z[19:9] ~^ { in_data[33:24], celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[43:36] ~^ in_data[19:12];
  assign celloutsig_0_18z = celloutsig_0_17z[9:1] ~^ { celloutsig_0_3z[5:2], celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_7z[2:1], celloutsig_0_18z } ~^ { celloutsig_0_17z[9:0], celloutsig_0_15z };
  assign celloutsig_0_28z = { celloutsig_0_25z[2:0], celloutsig_0_26z } ~^ celloutsig_0_13z[6:3];
  assign celloutsig_0_79z = ~((celloutsig_0_28z[2] & celloutsig_0_41z) | celloutsig_0_65z);
  assign celloutsig_1_1z = ~((in_data[182] & celloutsig_1_0z[1]) | in_data[175]);
  assign celloutsig_0_31z = ~((celloutsig_0_19z[1] & celloutsig_0_19z[2]) | celloutsig_0_21z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_7z = { in_data[25:24], celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = { in_data[55], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign { out_data[131:128], out_data[96], out_data[37:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
