library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mejia_arr_mult_Nov16 is
	port ( clk, ld, clr: in std_logic;
			 IMMin:        in std_logic_vector(15 downto 0);
			 RSin:         in std_logic_vector(31 downto 0);
			 RTout:        out std_logic_vector(31 downto 0));
end mejia_arr_mult_Nov16;

architecture arch of mejia_arr_mult_Nov16 is

	component mejia_register32_Oct28 port(
	d:            IN std_logic_vector(31 downto 0);
	ld, clr, clk: IN std_logic;
	q:            OUT std_logic_vector(31 downto 0));
	end component;
	
	component mejia_fulladd_Nov16
		Port ( A : in STD_LOGIC;
				 B : in STD_LOGIC;
				 Cin : in STD_LOGIC;
				 S : out STD_LOGIC;
				 Cout : out STD_LOGIC);
	end component;
	
	component mejia_and_Nov16
		Port ( A : in STD_LOGIC;
				 B : in STD_LOGIC;
				 Z : out STD_LOGIC);
	end component;