
*** Running vivado
    with args -log DebUART_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DebUART_lmb_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DebUART_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:51 . Memory (MB): peak = 294.066 ; gain = 83.750
INFO: [Synth 8-638] synthesizing module 'DebUART_lmb_bram_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_lmb_bram_0/synth/DebUART_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'DebUART_lmb_bram_0' (11#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_lmb_bram_0/synth/DebUART_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:01:41 . Memory (MB): peak = 493.500 ; gain = 283.184
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:42 . Memory (MB): peak = 493.500 ; gain = 283.184
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 609.617 ; gain = 0.012
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:02:21 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:02:21 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:02:21 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:02:23 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:02:26 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:02:52 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:02:52 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:02:53 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:02:54 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:02:54 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:02:54 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:02:54 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:02:54 . Memory (MB): peak = 609.617 ; gain = 399.301
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:02:54 . Memory (MB): peak = 609.617 ; gain = 399.301

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:02:54 . Memory (MB): peak = 609.617 ; gain = 399.301
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:02:20 . Memory (MB): peak = 635.859 ; gain = 420.973
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:01:36 . Memory (MB): peak = 635.859 ; gain = 0.000
