{"Source Block": ["oh/elink/hdl/erx_remap.v@68:88@HdlStmProcess", "   \n   assign remap_mux[31:0]  = (remap_bypass | ~remap_en)  ? addr_in[31:0] :\n\t\t\t     (remap_mode[1:0]==2'b01)    ? static_remap[31:0] :\n\t  \t\t                                   dynamic_remap[31:0];\n      \n   always @ (posedge clk)\n     if (reset)\n       begin\n\t  emesh_access_out         <= 'b0;\n       end\n     else if((write_in & ~rx_wr_wait) | (~write_in & ~rx_rd_wait))    \n       begin\n\t  emesh_access_out         <= emesh_access_in;\n\t  emesh_packet_out[PW-1:0] <= {emesh_packet_in[103:40],\n                                       remap_mux[31:0],\n                                       emesh_packet_in[7:0]\n\t\t\t\t       };\n       end\n   \nendmodule // etx_mux\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[75, "       begin\n"], [76, "\t  emesh_access_out         <= 'b0;\n"], [77, "       end\n"], [78, "     else if((write_in & ~rx_wr_wait) | (~write_in & ~rx_rd_wait))    \n"], [79, "       begin\n"], [80, "\t  emesh_access_out         <= emesh_access_in;\n"], [81, "\t  emesh_packet_out[PW-1:0] <= {emesh_packet_in[103:40],\n"], [82, "                                       remap_mux[31:0],\n"], [83, "                                       emesh_packet_in[7:0]\n"], [84, "\t\t\t\t       };\n"], [85, "       end\n"]], "Add": [[85, "       emesh_access_out         <= 1'b0;\n"], [85, "     else if((write_in & ~rx_wr_wait) | (read_in & ~rx_rd_wait))    \n"], [85, "       emesh_access_out         <= emesh_access_in;\n"], [85, "   always @ (posedge clk)\n"], [85, "     if((write_in & ~rx_wr_wait) | (read_in & ~rx_rd_wait))    \n"], [85, "       emesh_packet_out[PW-1:0] <= {emesh_packet_in[103:40],\n"], [85, "                                    remap_mux[31:0],\n"], [85, "                                    emesh_packet_in[7:0]\n"], [85, "\t\t\t\t    };\n"]]}}