{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762509834498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762509834509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 07 13:03:53 2025 " "Processing started: Fri Nov 07 13:03:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762509834509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509834509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta signal_adc_fsmc -c signal_adc_fsmc " "Command: quartus_sta signal_adc_fsmc -c signal_adc_fsmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509834509 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1762509834803 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835443 ""}
{ "Info" "ISTA_SDC_FOUND" "signal_adc_fsmc.sdc " "Reading SDC File: 'signal_adc_fsmc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835671 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762509835673 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 52 clk_80mhz clock " "Ignored filter at signal_adc_fsmc.sdc(52): clk_80mhz could not be matched with a clock" {  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay signal_adc_fsmc.sdc 52 Argument -clock is an empty collection " "Ignored set_output_delay at signal_adc_fsmc.sdc(52): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 8.000 \[all_outputs\] " "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 8.000 \[all_outputs\]" {  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762509835676 ""}  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay signal_adc_fsmc.sdc 59 Argument -clock is an empty collection " "Ignored set_output_delay at signal_adc_fsmc.sdc(59): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 5.000 \\\n    \[get_ports \{EMA_PULSE_N EMA_PULSE_P\}\] " "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 5.000 \\\n    \[get_ports \{EMA_PULSE_N EMA_PULSE_P\}\]" {  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762509835677 ""}  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay signal_adc_fsmc.sdc 63 Argument -clock is an empty collection " "Ignored set_output_delay at signal_adc_fsmc.sdc(63): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 10.000 \\\n    \[get_ports \{ON_32 CTRL_SW\}\] " "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 10.000 \\\n    \[get_ports \{ON_32 CTRL_SW\}\]" {  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762509835678 ""}  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 73 cnt* register " "Ignored filter at signal_adc_fsmc.sdc(73): cnt* could not be matched with a register" {  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path signal_adc_fsmc.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at signal_adc_fsmc.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{cnt*\}\] -to \[get_registers \{cnt*\}\] " "set_false_path -from \[get_registers \{cnt*\}\] -to \[get_registers \{cnt*\}\]" {  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762509835678 ""}  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path signal_adc_fsmc.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at signal_adc_fsmc.sdc(73): Argument <to> is an empty collection" {  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path signal_adc_fsmc.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at signal_adc_fsmc.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$cnt_regs -to \$cnt_regs " "set_false_path -from \$cnt_regs -to \$cnt_regs" {  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762509835679 ""}  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path signal_adc_fsmc.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at signal_adc_fsmc.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/signal(15)/signal_adc_fsmc/signal_adc_fsmc.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835680 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input clk_20mhz rising clk_20mhz fall min " "Port \"clk_20mhz\" relative to the rising edge of clock \"clk_20mhz\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835686 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input clk_20mhz rising clk_20mhz rise min " "Port \"clk_20mhz\" relative to the rising edge of clock \"clk_20mhz\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835687 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835687 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1762509835689 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1762509835698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.099 " "Worst-case setup slack is 4.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.099               0.000 n/a  " "    4.099               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.457               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.457               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.429 " "Worst-case hold slack is 0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.429               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.959 " "Worst-case minimum pulse width slack is 5.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.959               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.959               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.865               0.000 clk_20mhz  " "   24.865               0.000 clk_20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509835734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835734 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1762509835762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509835804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836262 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.949 " "Worst-case setup slack is 4.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.949               0.000 n/a  " "    4.949               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.107               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.107               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.345               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.949 " "Worst-case minimum pulse width slack is 5.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.949               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.949               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.889               0.000 clk_20mhz  " "   24.889               0.000 clk_20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836295 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1762509836336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836504 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.400 " "Worst-case setup slack is 6.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.400               0.000 n/a  " "    6.400               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.940               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.940               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.180               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.026 " "Worst-case minimum pulse width slack is 6.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.026               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.026               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.629               0.000 clk_20mhz  " "   24.629               0.000 clk_20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762509836546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509836546 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509837051 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509837052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762509837120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 07 13:03:57 2025 " "Processing ended: Fri Nov 07 13:03:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762509837120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762509837120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762509837120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762509837120 ""}
