--- verilog_rtlil
+++ uhdm_rtlil
@@ -1,7 +1,7 @@
 # Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
 autoidx 2
-attribute \src "dut.sv:1.1-20.10"
 attribute \cells_not_processed 1
+attribute \src "dut.sv:1.1-20.10"
 attribute \dynports 1
 module \param_test
   parameter \WIDTH 8
@@ -18,14 +18,15 @@
   attribute \src "dut.sv:13.5-18.8"
   wire width 8 $0\data_out[7:0]
   attribute \src "dut.sv:13.5-18.8"
+  attribute \always_ff 1
   process $proc$dut.sv:13$1
     assign $0\data_out[7:0] \data_out
     attribute \src "dut.sv:14.9-17.33"
     switch \rst
-    attribute \src "dut.sv:14.13-14.16"
+    attribute \src "dut.sv:15.13-15.35"
       case 1'1
         assign $0\data_out[7:0] 8'10101010
-    attribute \src "dut.sv:16.9-16.13"
+    attribute \src "dut.sv:17.13-17.32"
       case 
         assign $0\data_out[7:0] \data_in
     end
