$date
	Sun Oct 23 02:07:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#207709
b1010 !
1"
#207710
b1010 &
b1010 %
1$
#207711
0"
#207714
b101 &
b101 %
#207718
b10000 &
b10000 %
#207722
b1000 &
b1000 %
#207726
b100 &
b100 %
#207730
b10 &
b10 %
#207734
b1 &
1#
b1 %
#207738
b0 &
b0 %
0#
0$
#1220231
b10000 !
1"
#1220234
b10000 &
b10000 %
1$
#1220235
0"
#1220238
b1000 &
b1000 %
#1220242
b100 &
b100 %
#1220246
b10 &
b10 %
#1220250
b1 &
b1 %
1#
#1220254
b0 &
0#
b0 %
0$
#2215881
b1011 !
1"
#2215882
b1011 &
b1011 %
1$
#2215883
0"
#2215886
b100010 &
b100010 %
#2215890
b10001 &
b10001 %
#2215894
b110100 &
b110100 %
#2215898
b11010 &
b11010 %
#2215902
b1101 &
b1101 %
#2215906
b101000 &
b101000 %
#2215910
b10100 &
b10100 %
#2215914
b1010 &
b1010 %
#2215918
b101 &
b101 %
#2215922
b10000 &
b10000 %
#2215926
b1000 &
b1000 %
#2215930
b100 &
b100 %
#2215934
b10 &
b10 %
#2215938
b1 &
b1 %
1#
#2215942
b0 &
0#
b0 %
0$
#4500012
