
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.29    0.29 ^ _231_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.QSPI_master.state_q_prv (net)
                  0.05    0.00    0.29 ^ _181_/A1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.03    0.10    0.39 ^ _181_/X (sky130_fd_sc_hd__a211o_1)
                                         _018_ (net)
                  0.03    0.00    0.39 ^ _231_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _229_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.05    0.30    0.30 v _229_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[15] (net)
                  0.05    0.00    0.30 v _170_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.02    0.04    0.34 ^ _170_/Y (sky130_fd_sc_hd__inv_2)
                                         _048_ (net)
                  0.02    0.00    0.34 ^ _172_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.02    0.04    0.38 v _172_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _016_ (net)
                  0.02    0.00    0.38 v _229_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _229_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _240_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _240_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _240_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.29    0.29 ^ _240_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.QSPI_master.cntr_state_q[1] (net)
                  0.05    0.00    0.29 ^ _209_/B1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.04    0.05    0.34 v _209_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _076_ (net)
                  0.04    0.00    0.34 v _210_/C (sky130_fd_sc_hd__nand3b_1)
     1    0.00    0.04    0.07    0.41 ^ _210_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _027_ (net)
                  0.04    0.00    0.41 ^ _240_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _240_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.29    0.29 v _232_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.QSPI_master.state_q[0] (net)
                  0.05    0.00    0.29 v _184_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.02    0.10    0.39 v _184_/X (sky130_fd_sc_hd__o211a_1)
                                         _019_ (net)
                  0.02    0.00    0.39 v _232_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06   -0.06   library hold time
                                 -0.06   data required time
-----------------------------------------------------------------------------
                                 -0.06   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _239_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _239_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _239_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.31 ^ _239_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.QSPI_master.cntr_state_q[2] (net)
                  0.08    0.00    0.31 ^ _208_/A1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.10    0.42 ^ _208_/X (sky130_fd_sc_hd__a21o_1)
                                         _026_ (net)
                  0.03    0.00    0.42 ^ _239_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _239_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _241_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _241_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _241_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.09    0.32    0.32 ^ _241_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.QSPI_master.cntr_state_q[0] (net)
                  0.09    0.00    0.32 ^ _212_/A1 (sky130_fd_sc_hd__a21bo_1)
     1    0.00    0.03    0.10    0.42 ^ _212_/X (sky130_fd_sc_hd__a21bo_1)
                                         _028_ (net)
                  0.03    0.00    0.42 ^ _241_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _241_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _224_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.06    0.31    0.31 v _224_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[10] (net)
                  0.06    0.00    0.31 v _155_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.07    0.11    0.42 ^ _155_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _011_ (net)
                  0.07    0.00    0.42 ^ _224_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _224_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _221_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.06    0.31    0.31 v _221_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[7] (net)
                  0.06    0.00    0.31 v _146_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.07    0.11    0.42 ^ _146_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _008_ (net)
                  0.07    0.00    0.42 ^ _221_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _221_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _215_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _215_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _215_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.06    0.31    0.31 v _215_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[1] (net)
                  0.06    0.00    0.31 v _128_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.07    0.11    0.42 ^ _128_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _002_ (net)
                  0.07    0.00    0.42 ^ _215_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _215_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.06    0.31    0.31 v _218_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.06    0.00    0.31 v _137_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.07    0.11    0.42 ^ _137_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _005_ (net)
                  0.07    0.00    0.42 ^ _218_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _220_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.30 ^ _220_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[6] (net)
                  0.07    0.00    0.30 ^ _143_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.03    0.06    0.37 v _143_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _030_ (net)
                  0.03    0.00    0.37 v _144_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.43 ^ _144_/Y (sky130_fd_sc_hd__nor2_1)
                                         _007_ (net)
                  0.06    0.00    0.43 ^ _220_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _220_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _223_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.30 ^ _223_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[9] (net)
                  0.07    0.00    0.30 ^ _152_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.03    0.06    0.37 v _152_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _036_ (net)
                  0.03    0.00    0.37 v _153_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.43 ^ _153_/Y (sky130_fd_sc_hd__nor2_1)
                                         _010_ (net)
                  0.06    0.00    0.43 ^ _223_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _223_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _237_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _237_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _237_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.09    0.32    0.32 ^ _237_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_cntr[1] (net)
                  0.09    0.00    0.32 ^ _203_/A1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.12    0.43 ^ _203_/X (sky130_fd_sc_hd__o21a_1)
                                         _024_ (net)
                  0.03    0.00    0.43 ^ _237_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _237_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _226_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.30 ^ _226_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[12] (net)
                  0.07    0.00    0.30 ^ _162_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.03    0.07    0.37 v _162_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _043_ (net)
                  0.03    0.00    0.37 v _163_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.43 ^ _163_/Y (sky130_fd_sc_hd__nor2_1)
                                         _013_ (net)
                  0.06    0.00    0.43 ^ _226_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _226_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _217_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.30 ^ _217_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[3] (net)
                  0.07    0.00    0.30 ^ _135_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.14    0.44 ^ _135_/X (sky130_fd_sc_hd__o211a_1)
                                         _004_ (net)
                  0.03    0.00    0.44 ^ _217_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _217_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.08    0.32    0.32 v _235_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_state[1] (net)
                  0.08    0.00    0.32 v _193_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.04    0.06    0.38 ^ _193_/Y (sky130_fd_sc_hd__inv_2)
                                         _065_ (net)
                  0.04    0.00    0.38 ^ _195_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.02    0.04    0.43 v _195_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _022_ (net)
                  0.02    0.00    0.43 v _235_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _236_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _236_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _236_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.13    0.35    0.35 ^ _236_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_cntr[0] (net)
                  0.13    0.00    0.35 ^ _199_/A1 (sky130_fd_sc_hd__o21ba_1)
     1    0.00    0.03    0.13    0.48 ^ _199_/X (sky130_fd_sc_hd__o21ba_1)
                                         _023_ (net)
                  0.03    0.00    0.48 ^ _236_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _236_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _227_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.14    0.35    0.35 ^ _227_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[13] (net)
                  0.14    0.00    0.35 ^ _165_/A1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.13    0.48 ^ _165_/X (sky130_fd_sc_hd__o21a_1)
                                         _014_ (net)
                  0.03    0.00    0.48 ^ _227_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _227_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _214_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _214_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _214_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.29    0.29 ^ _214_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[0] (net)
                  0.05    0.00    0.29 ^ _124_/B1 (sky130_fd_sc_hd__a21o_1)
     6    0.01    0.12    0.14    0.43 ^ _124_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.12    0.00    0.43 ^ _125_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.02    0.05    0.48 v _125_/Y (sky130_fd_sc_hd__nor2_1)
                                         _001_ (net)
                  0.02    0.00    0.48 v _214_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _214_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _233_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.28    0.28 v _231_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.QSPI_master.state_q_prv (net)
                  0.03    0.00    0.28 v _173_/B_N (sky130_fd_sc_hd__or2b_1)
     3    0.01    0.07    0.16    0.44 ^ _173_/X (sky130_fd_sc_hd__or2b_1)
                                         _050_ (net)
                  0.07    0.00    0.44 ^ _185_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.49 v _185_/Y (sky130_fd_sc_hd__nand2_1)
                                         _020_ (net)
                  0.03    0.00    0.49 v _233_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _233_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06   -0.06   library hold time
                                 -0.06   data required time
-----------------------------------------------------------------------------
                                 -0.06   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _238_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _238_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _238_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.04    0.29    0.29 v _238_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_cntr[2] (net)
                  0.04    0.00    0.29 v _186_/A (sky130_fd_sc_hd__inv_2)
     2    0.01    0.04    0.05    0.34 ^ _186_/Y (sky130_fd_sc_hd__inv_2)
                                         _059_ (net)
                  0.04    0.00    0.34 ^ _205_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _205_/X (sky130_fd_sc_hd__mux2_1)
                                         _074_ (net)
                  0.04    0.00    0.46 ^ _206_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ _206_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.03    0.00    0.52 ^ _238_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _238_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _216_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.08    0.31    0.31 ^ _216_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[2] (net)
                  0.08    0.00    0.31 ^ _130_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.08    0.39 ^ _130_/X (sky130_fd_sc_hd__a21o_1)
                                         _094_ (net)
                  0.03    0.00    0.39 ^ _131_/B (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.13    0.52 ^ _131_/X (sky130_fd_sc_hd__and3b_1)
                                         _095_ (net)
                  0.05    0.00    0.52 ^ _132_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ _132_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.03    0.00    0.59 ^ _216_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _216_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)


Startpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.30    0.30 v _228_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[14] (net)
                  0.05    0.00    0.30 v _167_/B (sky130_fd_sc_hd__nand3_1)
     2    0.00    0.06    0.09    0.38 ^ _167_/Y (sky130_fd_sc_hd__nand3_1)
                                         _046_ (net)
                  0.06    0.00    0.38 ^ _168_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.14    0.53 ^ _168_/X (sky130_fd_sc_hd__and3_1)
                                         _047_ (net)
                  0.05    0.00    0.53 ^ _169_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ _169_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.03    0.00    0.60 ^ _228_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _219_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.08    0.31    0.31 ^ _219_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[5] (net)
                  0.08    0.00    0.31 ^ _139_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.08    0.39 ^ _139_/X (sky130_fd_sc_hd__a21o_1)
                                         _100_ (net)
                  0.03    0.00    0.39 ^ _140_/C (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.14    0.53 ^ _140_/X (sky130_fd_sc_hd__and3b_1)
                                         _101_ (net)
                  0.05    0.00    0.53 ^ _141_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ _141_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.03    0.00    0.60 ^ _219_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _219_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _225_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.08    0.31    0.31 ^ _225_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[11] (net)
                  0.08    0.00    0.31 ^ _157_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.08    0.39 ^ _157_/X (sky130_fd_sc_hd__a21o_1)
                                         _039_ (net)
                  0.03    0.00    0.39 ^ _158_/C (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.14    0.53 ^ _158_/X (sky130_fd_sc_hd__and3b_1)
                                         _040_ (net)
                  0.05    0.00    0.53 ^ _159_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ _159_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.03    0.00    0.60 ^ _225_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _225_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _222_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.08    0.31    0.31 ^ _222_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[8] (net)
                  0.08    0.00    0.31 ^ _148_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.08    0.39 ^ _148_/X (sky130_fd_sc_hd__a21o_1)
                                         _033_ (net)
                  0.03    0.00    0.39 ^ _149_/C (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.14    0.53 ^ _149_/X (sky130_fd_sc_hd__and3b_1)
                                         _034_ (net)
                  0.05    0.00    0.53 ^ _150_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.61 ^ _150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.03    0.00    0.61 ^ _222_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.61   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _222_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.02    0.06    0.33    0.33 v _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.06    0.00    0.33 v _190_/A (sky130_fd_sc_hd__nand2_1)
     2    0.00    0.05    0.07    0.39 ^ _190_/Y (sky130_fd_sc_hd__nand2_1)
                                         _063_ (net)
                  0.05    0.00    0.39 ^ _191_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.14    0.54 ^ _191_/X (sky130_fd_sc_hd__and3_1)
                                         _064_ (net)
                  0.05    0.00    0.54 ^ _192_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.61 ^ _192_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.03    0.00    0.61 ^ _234_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _230_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _230_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _230_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.31    0.31 ^ _230_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net3 (net)
                  0.07    0.00    0.31 ^ _175_/A (sky130_fd_sc_hd__or2_1)
     2    0.00    0.05    0.11    0.41 ^ _175_/X (sky130_fd_sc_hd__or2_1)
                                         _052_ (net)
                  0.05    0.00    0.41 ^ _177_/B (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.14    0.55 ^ _177_/X (sky130_fd_sc_hd__and3b_1)
                                         _054_ (net)
                  0.05    0.00    0.55 ^ _178_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.62 ^ _178_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.03    0.00    0.62 ^ _230_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.62   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _230_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _213_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _223_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.30    0.30 ^ _223_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_clk_cntr[9] (net)
                  0.07    0.00    0.30 ^ _114_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.04    0.10    0.40 ^ _114_/X (sky130_fd_sc_hd__or4_1)
                                         _081_ (net)
                  0.04    0.00    0.40 ^ _119_/A (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.02    0.04    0.44 v _119_/Y (sky130_fd_sc_hd__nor2_1)
                                         _086_ (net)
                  0.02    0.00    0.44 v _120_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.19    0.63 v _120_/X (sky130_fd_sc_hd__or2_1)
                                         _087_ (net)
                  0.04    0.00    0.63 v _121_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.71 v _121_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.02    0.00    0.71 v _213_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.71   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _213_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)



worst slack corner Typical: 0.4267
