Analysis & Synthesis Status : Successful - Mon Nov 10 18:40:23 2025
Quartus II Version : 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition
Revision Name : half_adder
Top-level Entity Name : half_adder
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 2
    Dedicated logic registers : 0
Total registers : 0
Total pins : 4
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
