# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 08:51:19  March 09, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		AES_128_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY wrapper
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:51:19  MARCH 09, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 672
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE FASTEST
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name VECTOR_OUTPUT_FORMAT VWF
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE "C:/Project_Quartus/AES_128/Waveform_top.vwf"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name QIP_FILE system/synthesis/system.qip
set_global_assignment -name MIF_FILE sbox.mif
set_global_assignment -name QIP_FILE ROM_2port.qip
set_global_assignment -name VERILOG_FILE S_box.v
set_global_assignment -name VERILOG_FILE register.v
set_global_assignment -name VERILOG_FILE addr_decoder.v
set_global_assignment -name VERILOG_FILE asROM.v
set_global_assignment -name VERILOG_FILE RotWord.v
set_global_assignment -name VERILOG_FILE SubWord.v
set_global_assignment -name VERILOG_FILE RoundKeyExpander.v
set_global_assignment -name VERILOG_FILE KeyLogic.v
set_global_assignment -name VERILOG_FILE KeyLogicController.v
set_global_assignment -name VERILOG_FILE MixColumnsAddRoundKey.v
set_global_assignment -name VERILOG_FILE ProcessingCoreController.v
set_global_assignment -name VERILOG_FILE ProcessingCore.v
set_global_assignment -name VERILOG_FILE ShiftRow.v
set_global_assignment -name VERILOG_FILE AES_EncryptionCore.v
set_global_assignment -name VERILOG_FILE InputInterface.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform_Shiftrow.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform_MixcolumnsAddRoundKey.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform_SBox.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform_RoundKeyExpand.vwf
set_global_assignment -name VERILOG_TEST_BENCH_FILE tb_KeyLogic.sv
set_global_assignment -name VERILOG_FILE SystemController.v
set_global_assignment -name VERILOG_FILE AES_Top.v
set_global_assignment -name VERILOG_FILE mux_2to1_128bit.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform_top.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform_S_box.vwf
set_global_assignment -name VERILOG_FILE wrapper.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"