# Verilog Basics

This repository contains beginner to intermediate Verilog RTL designs with testbenches.

## Topics Covered
- Basic logic gates  
- Combinational circuits  
- Sequential circuits  
- FSM designs  
- Mini RTL projects (coming soon)

## Tools Used
- EDA Playground  
- GTKWave  

## Goal
To build strong RTL fundamentals for VLSI / FPGA roles.
