---
{"dg-publish":true,"permalink":"/leeds-university/computer-science/compulsory-modules/computer-architecture/section-17-the-system-bus/control-lines/"}
---

Control lines are used to control access to the [[Leeds University/Computer Science/Compulsory Modules/Computer Architecture/Section 17 - The System Bus/Data Lines\|data]] and address lines
**Example of control signals:**
	- Timing information and clock signals
	- Memory and I/O read or write signals
	- Interrupt requests
	- Bus requests and grants