$date
  Fri Oct 25 11:53:18 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module test_std_ulogic_to_bit_vector $end
$var reg 16 ! v1[0:15] $end
$var reg 16 " v2[0:15] $end
$scope module dut $end
$var reg 16 # v1[0:15] $end
$var reg 16 $ v2[0:15] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bU01LHXWZ-------- !
b0010100000000000 "
bU01LHXWZ-------- #
b0010100000000000 $
#10000000
bXXXXXXXXXXXXXXXX !
b0000000000000000 "
bXXXXXXXXXXXXXXXX #
b0000000000000000 $
#20000000
bHHHHHHHHHHHHHHHH !
b1111111111111111 "
bHHHHHHHHHHHHHHHH #
b1111111111111111 $
#30000000
b1111111111111111 !
b1111111111111111 #
#40000000
b0000000000000000 !
b0000000000000000 "
b0000000000000000 #
b0000000000000000 $
#50000000
bU01LHXWZ-------- !
b0010100000000000 "
bU01LHXWZ-------- #
b0010100000000000 $
#60000000
bXXXXXXXXXXXXXXXX !
b0000000000000000 "
bXXXXXXXXXXXXXXXX #
b0000000000000000 $
#70000000
bHHHHHHHHHHHHHHHH !
b1111111111111111 "
bHHHHHHHHHHHHHHHH #
b1111111111111111 $
#80000000
b1111111111111111 !
b1111111111111111 #
#90000000
b0000000000000000 !
b0000000000000000 "
b0000000000000000 #
b0000000000000000 $
#100000000
bU01LHXWZ-------- !
b0010100000000000 "
bU01LHXWZ-------- #
b0010100000000000 $
