<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/arm/kvm/armv8_cpu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>arch/arm/kvm/armv8_cpu.cc</h1><a href="armv8__cpu_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2015 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00015"></a>00015 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00016"></a>00016 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00017"></a>00017 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00018"></a>00018 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00019"></a>00019 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00020"></a>00020 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00021"></a>00021 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00022"></a>00022 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00023"></a>00023 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00026"></a>00026 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00027"></a>00027 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00028"></a>00028 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00029"></a>00029 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00030"></a>00030 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00032"></a>00032 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00033"></a>00033 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00034"></a>00034 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00035"></a>00035 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00036"></a>00036 <span class="comment"> *</span>
<a name="l00037"></a>00037 <span class="comment"> * Authors: Andreas Sandberg</span>
<a name="l00038"></a>00038 <span class="comment"> */</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="armv8__cpu_8hh.html">arch/arm/kvm/armv8_cpu.hh</a>&quot;</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;linux/kvm.h&gt;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;debug/KvmContext.hh&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;params/ArmV8KvmCPU.hh&quot;</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="comment">// Unlike gem5, kvm doesn&apos;t count the SP as a normal integer register,</span>
<a name="l00048"></a>00048 <span class="comment">// which means we only have 31 normal integer registers.</span>
<a name="l00049"></a><a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">00049</a> constexpr <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a> = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">NUM_ARCH_INTREGS</a> - 1;
<a name="l00050"></a>00050 <a class="code" href="namespaceArmISA.html#a807a31461864ef4e3306fb6879fe34b5">static_assert</a>(<a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a> == 31, <span class="stringliteral">&quot;Unexpected number of aarch64 int. regs.&quot;</span>);
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <span class="comment">// The KVM interface accesses vector registers of 4 single precision</span>
<a name="l00053"></a>00053 <span class="comment">// floats instead of individual registers.</span>
<a name="l00054"></a><a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">00054</a> constexpr <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a> = <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> / 4;
<a name="l00055"></a>00055 <a class="code" href="namespaceArmISA.html#a807a31461864ef4e3306fb6879fe34b5">static_assert</a>(<a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a> == 32, <span class="stringliteral">&quot;Unexpected number of aarch64 vector regs.&quot;</span>);
<a name="l00056"></a>00056 
<a name="l00057"></a><a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">00057</a> <span class="preprocessor">#define EXTRACT_FIELD(v, name) \</span>
<a name="l00058"></a>00058 <span class="preprocessor">    (((v) &amp; name ## _MASK) &gt;&gt; name ## _SHIFT)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a><a class="code" href="armv8__cpu_8cc.html#a804c632d35b2e17ba1d3fc43799a365e">00060</a> <span class="preprocessor">#define CORE_REG(name, size)                               \</span>
<a name="l00061"></a>00061 <span class="preprocessor">    (KVM_REG_ARM64 | KVM_REG_ARM_CORE |                    \</span>
<a name="l00062"></a>00062 <span class="preprocessor">     KVM_REG_SIZE_ ## size |                               \</span>
<a name="l00063"></a>00063 <span class="preprocessor">     KVM_REG_ARM_CORE_REG(name))</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a><a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">00065</a> <span class="preprocessor">#define INT_REG(name) CORE_REG(name, U64)</span>
<a name="l00066"></a><a class="code" href="armv8__cpu_8cc.html#af407aa5f67b45fa399d6c6b5e69a3e5f">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define SIMD_REG(name) CORE_REG(name, U128)</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span>
<a name="l00068"></a>00068 constexpr uint64_t
<a name="l00069"></a><a class="code" href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">00069</a> <a class="code" href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">kvmXReg</a>(<span class="keyword">const</span> <span class="keywordtype">int</span> num)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="keywordflow">return</span> <a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.regs[0]) +
<a name="l00072"></a>00072         (<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.regs[1]) - <a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.regs[0])) * num;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 constexpr uint64_t
<a name="l00076"></a><a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">00076</a> <a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<span class="keyword">const</span> <span class="keywordtype">int</span> num)
<a name="l00077"></a>00077 {
<a name="l00078"></a>00078     <span class="keywordflow">return</span> <a class="code" href="armv8__cpu_8cc.html#af407aa5f67b45fa399d6c6b5e69a3e5f">SIMD_REG</a>(fp_regs.vregs[0]) +
<a name="l00079"></a>00079         (<a class="code" href="armv8__cpu_8cc.html#af407aa5f67b45fa399d6c6b5e69a3e5f">SIMD_REG</a>(fp_regs.vregs[1]) - <a class="code" href="armv8__cpu_8cc.html#af407aa5f67b45fa399d6c6b5e69a3e5f">SIMD_REG</a>(fp_regs.vregs[0])) * num;
<a name="l00080"></a>00080 }
<a name="l00081"></a>00081 
<a name="l00082"></a><a class="code" href="unionKvmFPReg.html">00082</a> <span class="keyword">union </span><a class="code" href="unionKvmFPReg.html">KvmFPReg</a> {
<a name="l00083"></a>00083     <span class="keyword">union </span>{
<a name="l00084"></a><a class="code" href="unionKvmFPReg.html#ad9eb5e0198588a1c430396a786dbfa29">00084</a>         uint32_t <a class="code" href="unionKvmFPReg.html#ad9eb5e0198588a1c430396a786dbfa29">i</a>;
<a name="l00085"></a><a class="code" href="unionKvmFPReg.html#a6f4d3786c8d9b945daff26dc1281f363">00085</a>         <span class="keywordtype">float</span> <a class="code" href="unionKvmFPReg.html#a6f4d3786c8d9b945daff26dc1281f363">f</a>;
<a name="l00086"></a>00086     } <a class="code" href="unionKvmFPReg.html#a29840942d4f1ea0e61b07346dbba259b">s</a>[4];
<a name="l00087"></a>00087 
<a name="l00088"></a>00088     <span class="keyword">union </span>{
<a name="l00089"></a><a class="code" href="unionKvmFPReg.html#a49995af7eb56090b918078bb6e849622">00089</a>         uint64_t <a class="code" href="unionKvmFPReg.html#ad9eb5e0198588a1c430396a786dbfa29">i</a>;
<a name="l00090"></a><a class="code" href="unionKvmFPReg.html#a80e17a716a8b1a435db70d79c5416a83">00090</a>         <span class="keywordtype">double</span> <a class="code" href="unionKvmFPReg.html#a6f4d3786c8d9b945daff26dc1281f363">f</a>;
<a name="l00091"></a>00091     } <a class="code" href="unionKvmFPReg.html#aeb90ac3d13537b86982c3e73e1161786">d</a>[2];
<a name="l00092"></a>00092 
<a name="l00093"></a><a class="code" href="unionKvmFPReg.html#a2e7d011c39cb33e918b47504538ad8c4">00093</a>     uint8_t <a class="code" href="unionKvmFPReg.html#a2e7d011c39cb33e918b47504538ad8c4">data</a>[32];
<a name="l00094"></a>00094 };
<a name="l00095"></a>00095 
<a name="l00096"></a><a class="code" href="armv8__cpu_8cc.html#a9e4518ace4725b6e8ed88c465ce0bf9b">00096</a> <span class="preprocessor">#define FP_REGS_PER_VFP_REG 4</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><a class="code" href="namespaceArmISA.html#a807a31461864ef4e3306fb6879fe34b5">static_assert</a>(<span class="keyword">sizeof</span>(<a class="code" href="namespaceAlphaISA.html#a320a4070bf0f71a598dac381b6afe14e">FloatRegBits</a>) == 4, <span class="stringliteral">&quot;Unexpected float reg size&quot;</span>);
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::IntRegInfo&gt;</a> <a class="code" href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c" title="Mapping between gem5 integer registers and integer registers in kvm.">ArmV8KvmCPU::intRegMap</a> = {
<a name="l00100"></a>00100     { <a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.sp), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa">INTREG_SP0</a>, <span class="stringliteral">&quot;SP(EL0)&quot;</span> },
<a name="l00101"></a>00101     { <a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(sp_el1), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51">INTREG_SP1</a>, <span class="stringliteral">&quot;SP(EL1)&quot;</span> },
<a name="l00102"></a>00102 };
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::MiscRegInfo&gt;</a> <a class="code" href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065" title="Mapping between gem5 misc registers registers and registers in kvm.">ArmV8KvmCPU::miscRegMap</a> = {
<a name="l00105"></a>00105     <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.pstate), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, <span class="stringliteral">&quot;PSTATE&quot;</span>),
<a name="l00106"></a>00106     <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(elr_el1), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748">MISCREG_ELR_EL1</a>, <span class="stringliteral">&quot;ELR(EL1)&quot;</span>),
<a name="l00107"></a>00107     <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(spsr[KVM_SPSR_EL1]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803">MISCREG_SPSR_EL1</a>, <span class="stringliteral">&quot;SPSR(EL1)&quot;</span>),
<a name="l00108"></a>00108     <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(spsr[KVM_SPSR_ABT]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">MISCREG_SPSR_ABT</a>, <span class="stringliteral">&quot;SPSR(ABT)&quot;</span>),
<a name="l00109"></a>00109     <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(spsr[KVM_SPSR_UND]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">MISCREG_SPSR_UND</a>, <span class="stringliteral">&quot;SPSR(UND)&quot;</span>),
<a name="l00110"></a>00110     <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(spsr[KVM_SPSR_IRQ]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">MISCREG_SPSR_IRQ</a>, <span class="stringliteral">&quot;SPSR(IRQ)&quot;</span>),
<a name="l00111"></a>00111     <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(spsr[KVM_SPSR_FIQ]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">MISCREG_SPSR_FIQ</a>, <span class="stringliteral">&quot;SPSR(FIQ)&quot;</span>),
<a name="l00112"></a>00112     <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(fp_regs.fpsr), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">MISCREG_FPSR</a>, <span class="stringliteral">&quot;FPSR&quot;</span>),
<a name="l00113"></a>00113     <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(fp_regs.fpcr), <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">MISCREG_FPCR</a>, <span class="stringliteral">&quot;FPCR&quot;</span>),
<a name="l00114"></a>00114 };
<a name="l00115"></a>00115 
<a name="l00116"></a><a class="code" href="classArmV8KvmCPU.html#a09126d3e5985281f3f96eaeeb69bc329">00116</a> <a class="code" href="classArmV8KvmCPU.html#a09126d3e5985281f3f96eaeeb69bc329">ArmV8KvmCPU::ArmV8KvmCPU</a>(ArmV8KvmCPUParams *params)
<a name="l00117"></a>00117     : <a class="code" href="classBaseArmKvmCPU.html">BaseArmKvmCPU</a>(params)
<a name="l00118"></a>00118 {
<a name="l00119"></a>00119 }
<a name="l00120"></a>00120 
<a name="l00121"></a><a class="code" href="classArmV8KvmCPU.html#a05e821a52905ea2158b43e6286882722">00121</a> <a class="code" href="classArmV8KvmCPU.html#a05e821a52905ea2158b43e6286882722">ArmV8KvmCPU::~ArmV8KvmCPU</a>()
<a name="l00122"></a>00122 {
<a name="l00123"></a>00123 }
<a name="l00124"></a>00124 
<a name="l00125"></a>00125 <span class="keywordtype">void</span>
<a name="l00126"></a><a class="code" href="classArmV8KvmCPU.html#a2938f217fc7f8ac55515d07440d0b99e">00126</a> <a class="code" href="classArmV8KvmCPU.html#a2938f217fc7f8ac55515d07440d0b99e" title="Dump the internal state to the terminal.">ArmV8KvmCPU::dump</a>()
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;Integer registers:\n&quot;</span>);
<a name="l00129"></a>00129     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  PC: %s\n&quot;</span>, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.pc)));
<a name="l00130"></a>00130     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l00131"></a>00131         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  X%i: %s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">kvmXReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)));
<a name="l00132"></a>00132 
<a name="l00133"></a>00133     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l00134"></a>00134         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  Q%i: %s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)));
<a name="l00135"></a>00135 
<a name="l00136"></a>00136     <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c" title="Mapping between gem5 integer registers and integer registers in kvm.">intRegMap</a>)
<a name="l00137"></a>00137         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  %s: %s\n&quot;</span>, ri.name, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(ri.kvm));
<a name="l00138"></a>00138 
<a name="l00139"></a>00139     <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065" title="Mapping between gem5 misc registers registers and registers in kvm.">miscRegMap</a>)
<a name="l00140"></a>00140         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  %s: %s\n&quot;</span>, ri.name, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(ri.kvm));
<a name="l00141"></a>00141 
<a name="l00142"></a>00142     <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> : <a class="code" href="classBaseArmKvmCPU.html#ac5ae078ac09149b0caa0bfb06b99c699" title="Get a list of registers supported by getOneReg() and setOneReg().">getRegList</a>()) {
<a name="l00143"></a>00143         <span class="keyword">const</span> uint64_t arch(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> &amp; KVM_REG_ARCH_MASK);
<a name="l00144"></a>00144         <span class="keywordflow">if</span> (arch != KVM_REG_ARM64) {
<a name="l00145"></a>00145             <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;0x%x: %s\n&quot;</span>, <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>));
<a name="l00146"></a>00146             <span class="keywordflow">continue</span>;
<a name="l00147"></a>00147         }
<a name="l00148"></a>00148 
<a name="l00149"></a>00149         <span class="keyword">const</span> uint64_t <a class="code" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> &amp; KVM_REG_ARM_COPROC_MASK);
<a name="l00150"></a>00150         <span class="keywordflow">switch</span> (type) {
<a name="l00151"></a>00151           <span class="keywordflow">case</span> KVM_REG_ARM_CORE:
<a name="l00152"></a>00152             <span class="comment">// These have already been printed</span>
<a name="l00153"></a>00153             <span class="keywordflow">break</span>;
<a name="l00154"></a>00154 
<a name="l00155"></a>00155           <span class="keywordflow">case</span> KVM_REG_ARM64_SYSREG: {
<a name="l00156"></a>00156               <span class="keyword">const</span> uint64_t op0(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP0));
<a name="l00157"></a>00157               <span class="keyword">const</span> uint64_t op1(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP1));
<a name="l00158"></a>00158               <span class="keyword">const</span> uint64_t crn(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_CRN));
<a name="l00159"></a>00159               <span class="keyword">const</span> uint64_t crm(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_CRM));
<a name="l00160"></a>00160               <span class="keyword">const</span> uint64_t op2(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP2));
<a name="l00161"></a>00161               <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> idx(
<a name="l00162"></a>00162                   <a class="code" href="namespaceArmISA.html#aa997a57492cbf2204c7b0ec435873edb">decodeAArch64SysReg</a>(op0, op1, crn, crm, op2));
<a name="l00163"></a>00163 
<a name="l00164"></a>00164               <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  %s (op0: %i, op1: %i, crn: %i, crm: %i, op2: %i): %s&quot;</span>,
<a name="l00165"></a>00165                      <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx], op0, op1, crn, crm, op2,
<a name="l00166"></a>00166                      <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>));
<a name="l00167"></a>00167           } <span class="keywordflow">break</span>;
<a name="l00168"></a>00168 
<a name="l00169"></a>00169           <span class="keywordflow">case</span> KVM_REG_ARM_DEMUX: {
<a name="l00170"></a>00170               <span class="keyword">const</span> uint64_t <a class="code" href="namespaceSparcISA.html#a357da58af3e424cc3f2c4793e67a0688">id</a>(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM_DEMUX_ID));
<a name="l00171"></a>00171               <span class="keyword">const</span> uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM_DEMUX_VAL));
<a name="l00172"></a>00172               <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == KVM_REG_ARM_DEMUX_ID_CCSIDR) {
<a name="l00173"></a>00173                   <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  CSSIDR[%i]: %s\n&quot;</span>, val,
<a name="l00174"></a>00174                          <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>));
<a name="l00175"></a>00175               } <span class="keywordflow">else</span> {
<a name="l00176"></a>00176                   <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  UNKNOWN[%i:%i]: %s\n&quot;</span>, <span class="keywordtype">id</span>, val,
<a name="l00177"></a>00177                          <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>));
<a name="l00178"></a>00178               }
<a name="l00179"></a>00179           } <span class="keywordflow">break</span>;
<a name="l00180"></a>00180 
<a name="l00181"></a>00181           <span class="keywordflow">default</span>:
<a name="l00182"></a>00182             <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;0x%x: %s\n&quot;</span>, <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>));
<a name="l00183"></a>00183         }
<a name="l00184"></a>00184     }
<a name="l00185"></a>00185 }
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 <span class="keywordtype">void</span>
<a name="l00188"></a><a class="code" href="classArmV8KvmCPU.html#aceb73c045ccd95c5f651a4fbc5957ce2">00188</a> <a class="code" href="classArmV8KvmCPU.html#aceb73c045ccd95c5f651a4fbc5957ce2" title="Update the KVM state from the current thread context.">ArmV8KvmCPU::updateKvmState</a>()
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;In updateKvmState():\n&quot;</span>);
<a name="l00191"></a>00191     <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065" title="Mapping between gem5 misc registers registers and registers in kvm.">miscRegMap</a>) {
<a name="l00192"></a>00192         <span class="keyword">const</span> uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(ri.idx));
<a name="l00193"></a>00193         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);
<a name="l00194"></a>00194         <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(ri.kvm, value);
<a name="l00195"></a>00195     }
<a name="l00196"></a>00196 
<a name="l00197"></a>00197     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00198"></a>00198         <span class="keyword">const</span> uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">INTREG_X0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00199"></a>00199         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  X%i := 0x%x\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, value);
<a name="l00200"></a>00200         <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">kvmXReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), value);
<a name="l00201"></a>00201     }
<a name="l00202"></a>00202 
<a name="l00203"></a>00203     <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c" title="Mapping between gem5 integer registers and integer registers in kvm.">intRegMap</a>) {
<a name="l00204"></a>00204         <span class="keyword">const</span> uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(ri.idx));
<a name="l00205"></a>00205         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);
<a name="l00206"></a>00206         <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(ri.kvm, value);
<a name="l00207"></a>00207     }
<a name="l00208"></a>00208 
<a name="l00209"></a>00209     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00210"></a>00210         <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> reg_base(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> * <a class="code" href="armv8__cpu_8cc.html#a9e4518ace4725b6e8ed88c465ce0bf9b">FP_REGS_PER_VFP_REG</a>);
<a name="l00211"></a>00211         <a class="code" href="unionKvmFPReg.html">KvmFPReg</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;
<a name="l00212"></a>00212         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; FP_REGS_PER_VFP_REG; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++)
<a name="l00213"></a>00213             reg.<a class="code" href="unionKvmFPReg.html#a29840942d4f1ea0e61b07346dbba259b">s</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>].<a class="code" href="unionKvmFPReg.html#ad9eb5e0198588a1c430396a786dbfa29">i</a> = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a6a8c24030c5ca6030a3d2aacf17b171d">readFloatRegBits</a>(reg_base + <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>);
<a name="l00214"></a>00214 
<a name="l00215"></a>00215         <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), reg.<a class="code" href="unionKvmFPReg.html#a2e7d011c39cb33e918b47504538ad8c4">data</a>);
<a name="l00216"></a>00216         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  Q%i: %s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)));
<a name="l00217"></a>00217     }
<a name="l00218"></a>00218 
<a name="l00219"></a>00219     <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#afa13cd1d32a5b92717bf153c5155e038" title="Get a map between system registers in kvm and gem5 registers.">getSysRegMap</a>()) {
<a name="l00220"></a>00220         <span class="keyword">const</span> uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(ri.idx));
<a name="l00221"></a>00221         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);
<a name="l00222"></a>00222         <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(ri.kvm, value);
<a name="l00223"></a>00223     }
<a name="l00224"></a>00224 
<a name="l00225"></a>00225     <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.pc), <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a78ae75b2c7b52b090ea58d8aafaae452">instAddr</a>());
<a name="l00226"></a>00226     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  PC := 0x%x\n&quot;</span>, <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a78ae75b2c7b52b090ea58d8aafaae452">instAddr</a>());
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 
<a name="l00229"></a>00229 <span class="keywordtype">void</span>
<a name="l00230"></a><a class="code" href="classArmV8KvmCPU.html#a13ac7e75d2ca44b73861ca2170115747">00230</a> <a class="code" href="classArmV8KvmCPU.html#a13ac7e75d2ca44b73861ca2170115747" title="Update the current thread context with the KVM state.">ArmV8KvmCPU::updateThreadContext</a>()
<a name="l00231"></a>00231 {
<a name="l00232"></a>00232     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;In updateThreadContext():\n&quot;</span>);
<a name="l00233"></a>00233 
<a name="l00234"></a>00234     <span class="comment">// Update core misc regs first as they (particularly PSTATE/CPSR)</span>
<a name="l00235"></a>00235     <span class="comment">// affect how other registers are mapped.</span>
<a name="l00236"></a>00236     <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065" title="Mapping between gem5 misc registers registers and registers in kvm.">miscRegMap</a>) {
<a name="l00237"></a>00237         <span class="keyword">const</span> <span class="keyword">auto</span> value(<a class="code" href="classBaseKvmCPU.html#a3c337154c6c20c1667b4b63088d72d6e">getOneRegU64</a>(ri.kvm));
<a name="l00238"></a>00238         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);
<a name="l00239"></a>00239         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(ri.idx, value);
<a name="l00240"></a>00240     }
<a name="l00241"></a>00241 
<a name="l00242"></a>00242     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00243"></a>00243         <span class="keyword">const</span> <span class="keyword">auto</span> value(<a class="code" href="classBaseKvmCPU.html#a3c337154c6c20c1667b4b63088d72d6e">getOneRegU64</a>(<a class="code" href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">kvmXReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)));
<a name="l00244"></a>00244         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  X%i := 0x%x\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, value);
<a name="l00245"></a>00245         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">INTREG_X0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, value);
<a name="l00246"></a>00246     }
<a name="l00247"></a>00247 
<a name="l00248"></a>00248     <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c" title="Mapping between gem5 integer registers and integer registers in kvm.">intRegMap</a>) {
<a name="l00249"></a>00249         <span class="keyword">const</span> <span class="keyword">auto</span> value(<a class="code" href="classBaseKvmCPU.html#a3c337154c6c20c1667b4b63088d72d6e">getOneRegU64</a>(ri.kvm));
<a name="l00250"></a>00250         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);
<a name="l00251"></a>00251         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(ri.idx, value);
<a name="l00252"></a>00252     }
<a name="l00253"></a>00253 
<a name="l00254"></a>00254     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00255"></a>00255         <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> reg_base(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> * <a class="code" href="armv8__cpu_8cc.html#a9e4518ace4725b6e8ed88c465ce0bf9b">FP_REGS_PER_VFP_REG</a>);
<a name="l00256"></a>00256         <a class="code" href="unionKvmFPReg.html">KvmFPReg</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;
<a name="l00257"></a>00257         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  Q%i: %s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)));
<a name="l00258"></a>00258         <a class="code" href="classBaseKvmCPU.html#a37fb3b90d1db602a691b8d507d8b28f8">getOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), reg.<a class="code" href="unionKvmFPReg.html#a2e7d011c39cb33e918b47504538ad8c4">data</a>);
<a name="l00259"></a>00259         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; FP_REGS_PER_VFP_REG; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++)
<a name="l00260"></a>00260             <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a6cfd6de3e1524055c4df2c2cf46832ca">setFloatRegBits</a>(reg_base + <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>, reg.<a class="code" href="unionKvmFPReg.html#a29840942d4f1ea0e61b07346dbba259b">s</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>].<a class="code" href="unionKvmFPReg.html#ad9eb5e0198588a1c430396a786dbfa29">i</a>);
<a name="l00261"></a>00261     }
<a name="l00262"></a>00262 
<a name="l00263"></a>00263     <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#afa13cd1d32a5b92717bf153c5155e038" title="Get a map between system registers in kvm and gem5 registers.">getSysRegMap</a>()) {
<a name="l00264"></a>00264         <span class="keyword">const</span> <span class="keyword">auto</span> value(<a class="code" href="classBaseKvmCPU.html#a3c337154c6c20c1667b4b63088d72d6e">getOneRegU64</a>(ri.kvm));
<a name="l00265"></a>00265         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);
<a name="l00266"></a>00266         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(ri.idx, value);
<a name="l00267"></a>00267     }
<a name="l00268"></a>00268 
<a name="l00269"></a>00269     <span class="keyword">const</span> CPSR <a class="code" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>));
<a name="l00270"></a>00270     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(<a class="code" href="classBaseKvmCPU.html#a3c337154c6c20c1667b4b63088d72d6e">getOneRegU64</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.pc)));
<a name="l00271"></a>00271     pc.aarch64(<a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>));
<a name="l00272"></a>00272     pc.thumb(<a class="code" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>.t);
<a name="l00273"></a>00273     pc.nextAArch64(<a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>));
<a name="l00274"></a>00274     <span class="comment">// TODO: This is a massive assumption that will break when</span>
<a name="l00275"></a>00275     <span class="comment">// switching to thumb.</span>
<a name="l00276"></a>00276     pc.nextThumb(<a class="code" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>.t);
<a name="l00277"></a>00277     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  PC := 0x%x (t: %i, a64: %i)\n&quot;</span>,
<a name="l00278"></a>00278             pc.instAddr(), pc.thumb(), pc.aarch64());
<a name="l00279"></a>00279     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00280"></a>00280 }
<a name="l00281"></a>00281 
<a name="l00282"></a>00282 <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::MiscRegInfo&gt;</a> &amp;
<a name="l00283"></a><a class="code" href="classArmV8KvmCPU.html#afa13cd1d32a5b92717bf153c5155e038">00283</a> <a class="code" href="classArmV8KvmCPU.html#afa13cd1d32a5b92717bf153c5155e038" title="Get a map between system registers in kvm and gem5 registers.">ArmV8KvmCPU::getSysRegMap</a>()<span class="keyword"> const</span>
<a name="l00284"></a>00284 <span class="keyword"></span>{
<a name="l00285"></a>00285     <span class="comment">// Try to use the cached map</span>
<a name="l00286"></a>00286     <span class="keywordflow">if</span> (!<a class="code" href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242" title="Cached mapping between system registers in kvm and misc regs in gem5.">sysRegMap</a>.empty())
<a name="l00287"></a>00287         <span class="keywordflow">return</span> <a class="code" href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242" title="Cached mapping between system registers in kvm and misc regs in gem5.">sysRegMap</a>;
<a name="l00288"></a>00288 
<a name="l00289"></a>00289     <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> : <a class="code" href="classBaseArmKvmCPU.html#ac5ae078ac09149b0caa0bfb06b99c699" title="Get a list of registers supported by getOneReg() and setOneReg().">getRegList</a>()) {
<a name="l00290"></a>00290         <span class="keyword">const</span> uint64_t arch(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> &amp; KVM_REG_ARCH_MASK);
<a name="l00291"></a>00291         <span class="keywordflow">if</span> (arch != KVM_REG_ARM64)
<a name="l00292"></a>00292             <span class="keywordflow">continue</span>;
<a name="l00293"></a>00293 
<a name="l00294"></a>00294         <span class="keyword">const</span> uint64_t <a class="code" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> &amp; KVM_REG_ARM_COPROC_MASK);
<a name="l00295"></a>00295         <span class="keywordflow">if</span> (type != KVM_REG_ARM64_SYSREG)
<a name="l00296"></a>00296             <span class="keywordflow">continue</span>;
<a name="l00297"></a>00297 
<a name="l00298"></a>00298         <span class="keyword">const</span> uint64_t op0(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP0));
<a name="l00299"></a>00299         <span class="keyword">const</span> uint64_t op1(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP1));
<a name="l00300"></a>00300         <span class="keyword">const</span> uint64_t crn(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_CRN));
<a name="l00301"></a>00301         <span class="keyword">const</span> uint64_t crm(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_CRM));
<a name="l00302"></a>00302         <span class="keyword">const</span> uint64_t op2(<a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP2));
<a name="l00303"></a>00303         <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> idx(<a class="code" href="namespaceArmISA.html#aa997a57492cbf2204c7b0ec435873edb">decodeAArch64SysReg</a>(op0, op1, crn, crm, op2));
<a name="l00304"></a>00304         <span class="keyword">const</span> <span class="keyword">auto</span> &amp;info(<a class="code" href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">miscRegInfo</a>[idx]);
<a name="l00305"></a>00305         <span class="keyword">const</span> <span class="keywordtype">bool</span> writeable(
<a name="l00306"></a>00306             info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa9e862c2191adc37fe47d9058c11fe1f9">MISCREG_USR_NS_WR</a>] || info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa15794884e1952d420be6834b237344b7">MISCREG_USR_S_WR</a>] ||
<a name="l00307"></a>00307             info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa39266f1f413296016df38e86adf75d0c">MISCREG_PRI_S_WR</a>] || info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaf75440e1d43702ec106e0567bcb61a60">MISCREG_PRI_NS_WR</a>] ||
<a name="l00308"></a>00308             info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa309967c12a6738370049c2564d0acc84">MISCREG_HYP_WR</a>] ||
<a name="l00309"></a>00309             info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa4887ef41fd2292581c2da2bc9ed489b6">MISCREG_MON_NS0_WR</a>] || info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaea520d2a66138d5419924c635da57fc4">MISCREG_MON_NS1_WR</a>]);
<a name="l00310"></a>00310         <span class="keyword">const</span> <span class="keywordtype">bool</span> implemented(
<a name="l00311"></a>00311             info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48">MISCREG_IMPLEMENTED</a>] || info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016">MISCREG_WARN_NOT_FAIL</a>]);
<a name="l00312"></a>00312 
<a name="l00313"></a>00313         <span class="comment">// Only add implemented registers that we are going to be able</span>
<a name="l00314"></a>00314         <span class="comment">// to write.</span>
<a name="l00315"></a>00315         <span class="keywordflow">if</span> (implemented &amp;&amp; writeable)
<a name="l00316"></a>00316             <a class="code" href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242" title="Cached mapping between system registers in kvm and misc regs in gem5.">sysRegMap</a>.emplace_back(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, idx, <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx]);
<a name="l00317"></a>00317     }
<a name="l00318"></a>00318 
<a name="l00319"></a>00319     <span class="keywordflow">return</span> <a class="code" href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242" title="Cached mapping between system registers in kvm and misc regs in gem5.">sysRegMap</a>;
<a name="l00320"></a>00320 }
<a name="l00321"></a>00321 
<a name="l00322"></a>00322 <a class="code" href="classArmV8KvmCPU.html" title="This is an implementation of a KVM-based ARMv8-compatible CPU.">ArmV8KvmCPU</a> *
<a name="l00323"></a>00323 ArmV8KvmCPUParams::create()
<a name="l00324"></a>00324 {
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmV8KvmCPU.html#a09126d3e5985281f3f96eaeeb69bc329">ArmV8KvmCPU</a>(<span class="keyword">this</span>);
<a name="l00326"></a>00326 }
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:07 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
