<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2959513-A1" country="EP" doc-number="2959513" kind="A1" date="20151230" family-id="50190815" file-reference-id="271002" date-produced="20180825" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160453148" ucid="EP-2959513-A1"><document-id><country>EP</country><doc-number>2959513</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-14707587-A" is-representative="NO"><document-id mxw-id="PAPP193869264" load-source="patent-office" format="original"><country>EP</country><doc-number>14707587.3</doc-number><date>20140217</date><lang>EN</lang></document-id><document-id mxw-id="PAPP193869265" load-source="docdb" format="epo"><country>EP</country><doc-number>14707587</doc-number><kind>A</kind><date>20140217</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162032172" ucid="US-201313770005-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201313770005</doc-number><kind>A</kind><date>20130219</date></document-id></priority-claim><priority-claim mxw-id="PPC162029808" ucid="US-2014016703-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2014016703</doc-number><kind>W</kind><date>20140217</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1988519977" load-source="docdb">H01L  29/94        20060101ALI20140912BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988522925" load-source="docdb">H01L  29/66        20060101AFI20140912BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988524070" load-source="docdb">H01L  29/93        20060101ALI20140912BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988525433" load-source="docdb">H01L  27/08        20060101ALI20140912BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1987763270" load-source="docdb" scheme="CPC">H01L  29/66181     20130101 LI20140514BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987770695" load-source="docdb" scheme="CPC">H01L  29/945       20130101 LI20140514BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987781398" load-source="docdb" scheme="CPC">H01L  29/93        20130101 FI20140822BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987794223" load-source="docdb" scheme="CPC">H01L  29/66174     20130101 LI20140514BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987795450" load-source="docdb" scheme="CPC">H01L  27/0808      20130101 LI20140514BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165550910" lang="DE" load-source="patent-office">DREIPOLIGES HALBLEITERBAUELEMENT MIT VARIABLER KAPAZITÄT</invention-title><invention-title mxw-id="PT165550911" lang="EN" load-source="patent-office">THREE TERMINAL SEMICONDUCTOR DEVICE WITH VARIABLE CAPACITANCE</invention-title><invention-title mxw-id="PT165550912" lang="FR" load-source="patent-office">DISPOSITIF À SEMI-CONDUCTEURS À TROIS BORNES AYANT UNE CAPACITÉ VARIABLE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103319150" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>QUALCOMM INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR1103303032" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>QUALCOMM INCORPORATED</last-name></addressbook></applicant><applicant mxw-id="PPAR1101654074" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Qualcomm Incorporated</last-name><iid>101331414</iid><address><street>5775 Morehouse Drive</street><city>San Diego, CA 92121</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103320083" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>DUTTA RANADEEP</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103324974" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>DUTTA, RANADEEP</last-name></addressbook></inventor><inventor mxw-id="PPAR1101642232" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>DUTTA, RANADEEP</last-name><address><street>Qualcomm Incorporated 5775 Morehouse Drive</street><city>San Diego, California 92121</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101643773" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Dunlop, Hugh Christopher</last-name><suffix>et al</suffix><iid>101206041</iid><address><street>RGC Jenkins &amp; Co. 26 Caxton Street</street><city>London SW1H 0RJ</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2014016703-W"><document-id><country>US</country><doc-number>2014016703</doc-number><kind>W</kind><date>20140217</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014130394-A1"><document-id><country>WO</country><doc-number>2014130394</doc-number><kind>A1</kind><date>20140828</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660635638" load-source="docdb">AL</country><country mxw-id="DS660634124" load-source="docdb">AT</country><country mxw-id="DS660635648" load-source="docdb">BE</country><country mxw-id="DS660721212" load-source="docdb">BG</country><country mxw-id="DS660715992" load-source="docdb">CH</country><country mxw-id="DS660791809" load-source="docdb">CY</country><country mxw-id="DS660634125" load-source="docdb">CZ</country><country mxw-id="DS660635649" load-source="docdb">DE</country><country mxw-id="DS660791810" load-source="docdb">DK</country><country mxw-id="DS660791811" load-source="docdb">EE</country><country mxw-id="DS660740910" load-source="docdb">ES</country><country mxw-id="DS660721213" load-source="docdb">FI</country><country mxw-id="DS660721214" load-source="docdb">FR</country><country mxw-id="DS660635650" load-source="docdb">GB</country><country mxw-id="DS660791812" load-source="docdb">GR</country><country mxw-id="DS660635659" load-source="docdb">HR</country><country mxw-id="DS660634126" load-source="docdb">HU</country><country mxw-id="DS660715993" load-source="docdb">IE</country><country mxw-id="DS660635660" load-source="docdb">IS</country><country mxw-id="DS660721215" load-source="docdb">IT</country><country mxw-id="DS660791813" load-source="docdb">LI</country><country mxw-id="DS660712165" load-source="docdb">LT</country><country mxw-id="DS660634131" load-source="docdb">LU</country><country mxw-id="DS660712166" load-source="docdb">LV</country><country mxw-id="DS660712171" load-source="docdb">MC</country><country mxw-id="DS660632981" load-source="docdb">MK</country><country mxw-id="DS660632982" load-source="docdb">MT</country><country mxw-id="DS660635661" load-source="docdb">NL</country><country mxw-id="DS660721216" load-source="docdb">NO</country><country mxw-id="DS660712173" load-source="docdb">PL</country><country mxw-id="DS660715994" load-source="docdb">PT</country><country mxw-id="DS660635662" load-source="docdb">RO</country><country mxw-id="DS660715999" load-source="docdb">RS</country><country mxw-id="DS660712174" load-source="docdb">SE</country><country mxw-id="DS660716000" load-source="docdb">SI</country><country mxw-id="DS660721217" load-source="docdb">SK</country><country mxw-id="DS660712183" load-source="docdb">SM</country><country mxw-id="DS660791814" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA139073519" ref-ucid="WO-2014130394-A1" lang="EN" load-source="patent-office"><p num="0000">Methods and apparatus for implementing variable, e.g., tunable, 3 terminal capacitance devices are described. In various embodiments vertical control pillars spaced apart from one another extend in a well having an opposite polarity than the polarity of the control pillars. The control pillars are arranged in a line that extends parallel to but between a deep trench gate and a well pickup. By varying the voltage applied to the control pillars the size of the depletion zone around the pillars can be varied resulting in a change in capacitance between the trench gate and pickup terminal connected to the well pickup. The generally vertical nature of the control pillars facilities control over a wide range of voltages while allowing for manufacturing using common semiconductor manufacturing steps making the device easy to implement on a chip with other semiconductor devices.</p></abstract><abstract mxw-id="PA139541168" ref-ucid="WO-2014130394-A1" lang="EN" source="national office" load-source="docdb"><p>Methods and apparatus for implementing variable, e.g., tunable, 3 terminal capacitance devices are described. In various embodiments vertical control pillars spaced apart from one another extend in a well having an opposite polarity than the polarity of the control pillars. The control pillars are arranged in a line that extends parallel to but between a deep trench gate and a well pickup. By varying the voltage applied to the control pillars the size of the depletion zone around the pillars can be varied resulting in a change in capacitance between the trench gate and pickup terminal connected to the well pickup. The generally vertical nature of the control pillars facilities control over a wide range of voltages while allowing for manufacturing using common semiconductor manufacturing steps making the device easy to implement on a chip with other semiconductor devices.</p></abstract><abstract mxw-id="PA139073520" ref-ucid="WO-2014130394-A1" lang="FR" load-source="patent-office"><p num="0000">La présente invention se rapporte à des procédés et à un appareil permettant de mettre en œuvre des dispositifs à 3 bornes à capacité variable, par exemple accordable. Selon divers modes de réalisation, des piliers de commande verticaux espacés les uns des autres s'étendent dans un puits qui présente une polarité opposée à la polarité des piliers de commande. Les piliers de commande sont agencés sur une ligne qui s'étend de façon parallèle à une grille à tranchée profonde et à un capteur de puits mais entre ces éléments. En faisant varier la tension appliquée aux piliers de commande, la taille de la zone de déplétion autour des piliers peut être modifiée, ce qui entraîne un changement de la capacité entre la grille à tranchée et une borne de capteur raccordée au capteur de puits. La nature généralement verticale des piliers de commande facilite la régulation sur une large plage de tensions tout en permettant la fabrication au cours des étapes de fabrication de semi-conducteurs classiques, ce qui permet de mettre facilement en œuvre le dispositif sur une puce avec d'autres dispositifs à semi-conducteurs.</p></abstract><abstract mxw-id="PA139541169" ref-ucid="WO-2014130394-A1" lang="FR" source="national office" load-source="docdb"><p>La présente invention se rapporte à des procédés et à un appareil permettant de mettre en œuvre des dispositifs à 3 bornes à capacité variable, par exemple accordable. Selon divers modes de réalisation, des piliers de commande verticaux espacés les uns des autres s'étendent dans un puits qui présente une polarité opposée à la polarité des piliers de commande. Les piliers de commande sont agencés sur une ligne qui s'étend de façon parallèle à une grille à tranchée profonde et à un capteur de puits mais entre ces éléments. En faisant varier la tension appliquée aux piliers de commande, la taille de la zone de déplétion autour des piliers peut être modifiée, ce qui entraîne un changement de la capacité entre la grille à tranchée et une borne de capteur raccordée au capteur de puits. La nature généralement verticale des piliers de commande facilite la régulation sur une large plage de tensions tout en permettant la fabrication au cours des étapes de fabrication de semi-conducteurs classiques, ce qui permet de mettre facilement en œuvre le dispositif sur une puce avec d'autres dispositifs à semi-conducteurs.</p></abstract><description mxw-id="PDES78477003" ref-ucid="WO-2014130394-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> THREE TERMINAL SEMICONDUCTOR DEVICE WITH VARIABLE </p><p id="p0002" num="0002"> CAPACITANCE </p><p id="p0003" num="0003">PRIORITY APPLICATION </p><p id="p0004" num="0004"> [0001] The present application claims priority to U.S. Patent Application Serial No. 13/770,005 filed on February 19, 2013 entitled "THREE TERMINAL SEMICONDUCTOR DEVICE WITH VARIABLE CAPACITANCE," which is incorporated herein by reference in its entirety. </p><p id="p0005" num="0005">FIELD </p><p id="p0006" num="0006"> [0002] Methods and apparatus relating to electronic semiconductor devices and, more particularly, to devices whose capacitance between two terminals can be varied by the application of a control voltage to a third terminal, are described. </p><p id="p0007" num="0007">BACKGROUND </p><p id="p0008" num="0008"> [0003] Various electronic communications systems such as the tunable antenna systems benefit significantly from variable, e.g., tunable, capacitors. Since the capacitance of a tunable capacitor can be varied, an antenna system using such a capacitor can be used for different frequency ranges and/or controlled to exhibit different characteristics, by changing the capacitance of the tunable capacitor. Thus, tunable capacitors can be used to reduce or eliminate the need for multiple antenna systems by allowing tuning to be performed thereby allowing a single antenna system to operate in a variety of different frequency bands and/or by reducing the size, cost, and/or complexity of antenna systems as compared to antenna system which used fixed (non-tunable) capacitors. </p><p id="p0009" num="0009"> [0004] In many applications tunable capacitors needs to be able to sustain large voltage swings (e.g., +/- 35V) which may be present in an antenna system. Such large voltage swings generally require use of a thick oxide (of the order of -1000-2000 A) when the capacitor is implemented as a semiconductor device. Unfortunately, the use of such a thick oxide kills or substantially reduces the tuneability of standard CMOS (complementary metal oxide semiconductor) based accumulation varactors where the tuneability maybe expressed as a ratio of a devices maximum capacitance (Cmax) divided by its minimum capacitance (Cmin). That is, for thick oxide devices the tuning 
<!-- EPO <DP n="3"/>-->
 ratio approaches 1 (Cmax/Cmin~l), making the use of thick oxide CMOS varactors undesirable or even unusable as variable capacitors for many applications. </p><p id="p0010" num="0010"> [0005] The relation between the capacitance and voltage of a MOS (metal oxide semiconductor) capacitor can be appreciated from the following equation: 
<img id="imgf000003_0001" he="12" wi="67" file="imgf000003_0001.tif" img-format="tif" img-content="drawing" orientation="portrait" inline="no"/>
 where C(V) is the capacitance as a function of voltage, T<sub>ox</sub> is the oxide thickness, ε<sub>οχ</sub> is the oxide permittivity, e<sub>S</sub>i is the silicon (Si) permittivity, W(V) is the depletion width as a function of voltage. </p><p id="p0011" num="0011"> [0006] Thus, the tuning ratio, which is expressed as Cmax/Cmin, approaches 1 as T<sub>ox</sub> increases thereby making use of thick oxide undesirable for applications where high tuning ratio is desired. </p><p id="p0012" num="0012"> [0007] In the past few years some attempts have been made to address some of the above discussed issues and manufacture capacitor devices with somewhat improved tunability such as the 3 terminal gated varactor with improved tuning range illustrated in Figure 1. The 3 terminal gated varactor 100 shown in Figure 1 has a structure similar to a standard PMOS transistor, with the exception that the semiconductor material of the drain terminal is replaced by N+ in place of the P type semiconductor material which is normally used in the PMOS. The 3 terminal gated varactor 100 includes three terminal i.e., a source terminal 104, a gate terminal 106 and a drain terminal 108. Application of a positive drain potential expands the depletion layer under the gate terminal decreasing the capacitance further. Thus, the known varactor 100 suffers from a relatively limited capacitance range making it less than ideal for many applications. </p><p id="p0013" num="0013"> [0008] In view of the above discussion it should be appreciated that there is a need for variable, e.g., tunable, capacitors with high tunability and having the capability to withstand large voltage swings. While not critical, it is desirable that new tunable capacitors can be integrated with standard semiconductor fabrication processing flows without adding much complexity and/or significantly increasing the cost of semiconductor devices and/or systems incorporating new tunable capacitors. </p><p id="p0014" num="0014">SUMMARY 
<!-- EPO <DP n="4"/>-->
 [0009] Methods and apparatus relating to variable three terminal capacitance devices, e.g., tunable capacitors, that can be implemented on a semiconductor material are described. </p><p id="p0015" num="0015"> [0010] In various embodiments vertical control pillars spaced apart from one another extend in a well having an opposite polarity than the polarity of the control pillars. The control pillars are arranged in a line that extends parallel to but between a deep trench gate and a well pickup. By varying the voltage applied to the control pillars the size of the depletion zone around the pillars can be varied resulting in a change in capacitance between the trench gate and pickup terminal connected to the well pickup. The generally vertical nature of the control pillars facilities control over a wide range of voltages while allowing for manufacturing using common semiconductor manufacturing steps making the device easy to implement on a chip with other semiconductor devices, </p><p id="p0016" num="0016"> [0011] In various implementations capacitance between two terminals of the device can be varied by the application of a control voltage to a third terminal, e.g., the control pillar terminal, of the device. </p><p id="p0017" num="0017"> [0012] In addition to describing the device, the present application also describes methods of fabricating such variable capacitance semiconductor devices and using such devices, e.g., as apart of an electronic circuit. The variable capacitance devices can be implemented using relatively conventional semiconductor manufacturing techniques and/or steps thereby allowing the devices to be used and integrated into a large number of devices, e.g., chips, intended to support a wide range of operations. </p><p id="p0018" num="0018"> [0013] In at least some embodiments the variable capacitance device supports a wider tuning range and/or higher voltages than some known semiconductor based variable capacitance devices. </p><p id="p0019" num="0019"> [0014] In various embodiments, a tunable capacitor includes a substrate, a trench gate supported by said substrate with the trench gate having a first, e.g., deep, depth and extending in a first direction. The tunable capacitor also includes a first well of a first polarity where the first well extends in the first direction parallel to the trench gate and a first well pickup of said first polarity adjacent said first well and extending in the first direction. The trench gate may, and in some embodiments is, implemented by filling a deep well extending down to a buried oxide layer that covers the substrate or actually extends into the buried oxide layer that covers the substrate. The tunable capacitor includes at least a first plurality of depletion control pillars of a second 
<!-- EPO <DP n="5"/>-->
 polarity positioned in said first well between the trench gate and a first well pickup. Thus, the pillars may stand vertically, spaced apart from each other in a line which extends between a sidewall of the well pickup and a sidewall of the trench gate. In various embodiments, second polarity is different from the first polarity, e.g., the polarity of the control pillars is different from the polarity of the trench gate and well pickup. For example in some embodiments the trench gate has a negative polarity and is formed of an N+ doped poly material while the control pillars in such an exemplary embodiment are formed of a P+ doped material . </p><p id="p0020" num="0020"> [0015] The terminals of the exemplary controllable capacitance devices include a first, e.g., well pickup terminal, that is in electrical contact with the well pickup, a second, e.g., control terminal, in contact with the control pillars, and a third terminal, e.g., a gate terminal in contact with the gate material forming the trench gate. The control pillars may, and in some embodiments are, arranged spaced apart from one another in a line extending in a first direction, e.g., a direction extending parallel to the sidewall of the trench gate and parallel to the sidewall of the well pickup. </p><p id="p0021" num="0021"> [0016] In various embodiments the depletion control pillars are taller than they are wide and are arranged at or approximately halfway between the sidewall of the trench gate and the sidewall of the well pickup. Thus the height of depletion control pillars in various embodiments is greater than their width. </p><p id="p0022" num="0022"> [0017] The tunable 3 terminal capacitors fabricated using the novel approach described herein offer the possibility of a higher tuning ratio than is possible with conventional CMOS varactors of the type described in the background section of the application. Various embodiments are compatible with CMOS, BiCMOS, BCD process flows on SOI or bulk substrates. In addition at least some embodiments allow for tunable capacitors with high tuneability even with thick oxide implementations. </p><p id="p0023" num="0023"> [0018] While various embodiments have been discussed in the summary above, it should be appreciated that not necessarily all embodiments include the same features and some of the features described above are not necessary but can be desirable in some embodiments. Numerous additional features, embodiments and benefits of various embodiments are discussed in the detailed description which follows. </p><p id="p0024" num="0024">BRIEF DESCRIPTION OF THE FIGURES </p><p id="p0025" num="0025"> [0019] Figure 1 illustrates a known 3 terminal variable capacitor. 
<!-- EPO <DP n="6"/>-->
 [0020] Figure 2 illustrates a left to right cross section of an exemplary electronic semiconductor device which can be used as a variable capacitor and which can be fabricated using an exemplary method in accordance with some embodiments. </p><p id="p0026" num="0026"> [0021] Figure 3 illustrates a top view of the exemplary electronic semiconductor device of figure 2 if sliced along the horizontal plane and then viewed from the top. </p><p id="p0027" num="0027"> [0022] Figure 4 illustrates an alternative embodiment to the Figure 2 example which has a similar structure to that of the device shown in figure 2 but with N (negative) rather than a positive (P) substrate. </p><p id="p0028" num="0028"> [0023] Figure 5 illustrates an alternative three terminal semiconductor device which can be used as a variable capacitor implemented using a thick SOI base. </p><p id="p0029" num="0029"> [0024] Figure 6 shows another exemplary embodiment but using bulk SI instead of thick SOI. </p><p id="p0030" num="0030"> [0025] Figure 7 is a drawing showing a Capacitance versus Voltage (VSB) plot for a NMOS-N Well Varactor. </p><p id="p0031" num="0031"> [0026] Figure 8 is a drawing illustrating a Capacitance versus Voltage (depletion control voltage) plot for an exemplary semiconductor device, e.g., tunable depletion control capacitor, in accordance with an exemplary embodiment. </p><p id="p0032" num="0032"> [0027] Figure 9 is a flowchart illustrating an exemplary method of controlling a device, in accordance with one exemplary embodiment. </p><p id="p0033" num="0033"> [0028] Figure 10 illustrates an exemplary communications device that uses an exemplary tunable capacitor implemented in accordance with some embodiments. </p><p id="p0034" num="0034">DETAILED DESCRIPTION </p><p id="p0035" num="0035"> [0029] Figure 2 illustrates the structure of an exemplary electronic semiconductor device 200, e.g., a tunable 3 terminal depletion control capacitor implemented in accordance with one exemplary embodiment. The three terminals of the device include an N well (NW) pickup terminal 216, a depletion control terminal 218 and a capacitor gate terminal 220. A voltage applied to the depletion control terminal which can be measured relative to the NW pickup terminal 216 controls the capacitance between the capacitor gate terminal 220 and the NW pickup. Accordingly, by varying the voltage applied to the depletion control terminal 218 the capacitance can be varied. A relatively wide range of voltages can be applied to the depletion control terminal 218 with the applied voltage ranging, in some embodiments by at least +/- 35 
<!-- EPO <DP n="7"/>-->
 volts for a total voltage range of 70 volts or even more. While the +/- 35 volt range is supported in some embodiments in other embodiments smaller and/or larger voltage ranges are supported and used. </p><p id="p0036" num="0036"> [0030] As illustrated the exemplary three terminal depletion control capacitor device 200 comprises a substrate 202 which in this embodiment is a P-type silicon (Si) substrate, however it should be appreciated that in other implementations other type of substrates with different polarity, e.g., N-type Si etc., may be used. </p><p id="p0037" num="0037"> [0031] The device 200 further includes, a deep trench gate 208 supported by the substrate 202 and having a first depth and extending in a first direction. The capacitor gate terminal 220 is in electrical content with the contents of the deep trench gate. In the Figure 2 example, the first direction extends from the front of the device 200 towards the back of the device 200 with the depth of the trench gate corresponding to the vertical direction which is perpendicular to said first direction. The device 200 further includes a first N (negative) well 206 extending in the first direction parallel to the trench gate 208, a first N well pickup 204 adjacent to the first N well 206 and extending in the first direction, and a first plurality of depletion control pillars 210 positioned in the first N well region 206 between the deep trench gate 208 and the first N well pickup 204. The N well pickup terminal 216 is in electrical contact with the N+ doped contents of the N well 204 while the depletion control terminal 218 is in electrical contact with the material forming the depletion control pillars 210. In some embodiments the pillars are highly positively doped (P+) pillars. </p><p id="p0038" num="0038"> [0032] A liner oxide 214 is positioned on the sides of the trench gate 208 forming trench gate sidewalls separating the N+ (highly negatively doped) contents of the deep trench 208 from the N doped material of the N well 206. The liner oxide is used to form trench walls 217, 217' in the form of a vertical layer which lines the sidewalls of the trench gate 208 and thus separates the material of trench gate 208 from the contents of the first and second N wells 206, 206'. The oxide material 214 is also used to form a layer over the P substrate 202 and to form silicon trench isolation walls 215, 215'. The liner material used for trench walls 217, 217' may be the same oxide material used to line the substrate 202 or a different material. The gate material that fills the deep trench 208 and forms the gate electrode is PoC13 doped poly silicon in some embodiments. 
<!-- EPO <DP n="8"/>-->
 [0033] In the Figure 2 example, it can be seen that the structure shown on the left side of the figure can be, and is, replicated on the right side to further increase the overall capacitance of the device. However, is should be appreciated that the variable capacitor 200 could be implemented and used without the duplication and/or extension of particular elements to the right side of the deep trench gate 208. </p><p id="p0039" num="0039"> [0034] The device 200 includes, in addition to the left side components, on the right side of the a deep trench gate 208, a second N well region 206' extending in the first direction parallel to the deep trench gate 208, a second N well pickup 204' adjacent to the second N well region 206' and extending in the first direction, and a second plurality of depletion control pillars 210' positioned in the second N well region 206' between the trench gate 208 and the second N well pickup 204'. In some embodiments the first plurality of depletion control pillars 210 is equal in number to the second plurality of depletion control pillars 210' with all the depletion control pillars being interconnected. Similarly the N well pickup 204 in one such embodiment is interconnected with the N well pickup 204' on the right side of the deep trench 208. </p><p id="p0040" num="0040"> [0035] By mirroring the structure shown on the left side of the deep trench gate 208 to the right side, greater capacitance is achieved than would be achieved without such duplication. It should be appreciated that as an alternative or in addition to the replication of elements on the right side of the trench gate, the trench gate structure may be extended in the first direction to increase the capacitance of the device, e.g., by increasing the length in the first direction of the N well pickup, row of depletion control pillars 210, N well 206 and lined trench gate 208. </p><p id="p0041" num="0041"> [0036] It should be appreciated from Figure 2 that in the Figure 2 embodiment the depletion control pillars 210, 210' extend to the bottom of the N well 206, 206' while the deep trench gate has a greater depth extending into the liner oxide 214 which separates the P substrate 202 from the elements supported by the substrate 202. It should also be appreciated that the depletion control pillars in the Figure 2 embodiment have a height which is greater than the width of the individual depletion control pillars 210, 210' which are arranged in a row in the first direction. The depletion control pillars 210, 210' are arranged in a geometric pattern with individual pillars, in the set of pillars 210 being arranged in a line extending in the first direction and the pillars 210' being arranged in a second line extending in the first direction with the pillars in the sets 210, 210' having the same or similar spacing from one another and from the nearest sidewall 
<!-- EPO <DP n="9"/>-->
 217 or 217' of the deep trench gate 208. In the Figure 2 example, the depletion control pillars have a height which is greater than the width of the depletion control pillar in either the first direction or a second direction (left to right direction in Figure 2) which is perpendicular to the first direction. The implementation shown in Figure 2 results in an embodiment where a vertical type implementation of the capacitance control elements (e.g., depletion control pillars 210, 210') and gate is used. Such an implementation is in contrast to the structure of the standard varactor shown in Figure 1 where the gate is a layered structure which sits, for the most part, above the N well of the device shown in Figure 1. </p><p id="p0042" num="0042"> [0037] In some embodiments, including the one shown in Figure 2, the depletion control pillars 210, 210' are positioned at, or approximately halfway between, the nearest sidewall of the trench gate 217 or 217' and the nearest N+ well pickup (204, 204') which forms a wall along the side of the N well 206 or 206'. </p><p id="p0043" num="0043"> [0038] Figure 3 shows a top view 300 of the device shown in Figure 2. In the Figure 3 illustration the dashed line 305 extending between A and A' indicates the location to which the cross section of Figure 2 corresponds. That is, Figure 2 illustrates an angled view of a cross section of the device 200 taken along the line 305 shown in Figure 3. Reference numbers shown in Figure 3 which correspond to the elements previously discussed with regard to Figure 2 are identified using the same reference numbers as used in Figure 2 and will not be discussed in detail again. </p><p id="p0044" num="0044"> [0039] The exemplary depletion control capacitor device 200 and the exemplary method of making the capacitor 200 involve various distinctive features that can, and in some embodiments does, provide improved characteristics compared to previously known variable capacitance devices. </p><p id="p0045" num="0045"> [0040] In some embodiments the deep trench 208 is etched into the Buried oxide of SOI (Silicon of Insulator) substrate, CMOS or BiCMOS (Bipolar CMOS), or into existing N buried layer of a bulk BCD (Bipolar/CMOS/DMOS), or BiCMOS process. In various embodiments, the Liner oxide layer on the deep trench sidewalls, e.g., as shown using reference numbers 217, 217', forms the oxide of the tunable capacitor 200. In various embodiments the liner oxide layer 214 extends in the direction in which the deep trench extends, e.g., in the first direction as well as vertically, and separates the first and second N well 206, 206' from the contents of the deep trench gate 208. PoC13 doped Poly Silicon is used to fill the deep trench 208 that is etched into the substrate, 
<!-- EPO <DP n="10"/>-->
 and CMP (Chemical Mechanical Polishing/Planarization) is used to planarize the surface, forming the gate electrode 208 in some implementations. Thus in some embodiments, PoC13 doped Poly Silicon is used as the material to fill the deep trench 208 and forms the gate terminal. </p><p id="p0046" num="0046"> [0041] The P doped pillars 210 are interspersed in sea of N region, e.g., such as in the N well 206 in the Figure 2 embodiment. </p><p id="p0047" num="0047"> [0042] In various embodiments, negative bias on P region, i.e., the Depletion control pins 210, 210', with respect to the N region depletes the N region adjacent to Gate, i.e., the N well region 206, 206', thereby lowering capacitance between Gate 208 and the N well region. </p><p id="p0048" num="0048"> [0043] Compared to the standard CMOS varactor shown in Figure 1, the exemplary 3 terminal depletion control capacitor shown in Figure 2 has, at least in some embodiments, a significantly superior Tuning Ratio = Cmax / Cmin, for a given Q- factor. </p><p id="p0049" num="0049"> [0044] Custom targeting of Tuning ratio vs Q factor achieved for a particular implementation can be achieved by the layout, e.g., location of N well pickup 204 relative to the deep trench sidewall 217 and/or the spacing between the P pillars, e.g., distance between the deep trench 208 sidewall 217 of the deep trench gate 208. For example, as the spacing between N well pickup and the sidewall 217 of the deep trench is increased the Q of factor of the device will suffer. </p><p id="p0050" num="0050"> [0045] While the Figure 2 and 3 embodiment shows an example where an N well and N substrate are used in combination with P pillars, it should be appreciated that the same design could be implemented using elements of the opposite polarity. </p><p id="p0051" num="0051"> [0046] For example, Figure 4 shows an embodiment wherein the 3 terminal device 400 uses the same or similar configuration to that shown in Figure 2 but with the polarity of the components reversed. For example, in Figure 4, the device 400 includes P wells 406, 406', a P+ filled deep trench 408, P+ well pick ups 404, 404' and an N substrate 402 instead of the similar elements in Figure 2 which have the opposite polarity. In addition the mentioned elements, the Figure 4 embodiment includes a P well pickup terminal 416 having an electrical connection with the P well pickup (404, 404'), a capacitance gate terminal 420 having an electrical connection with the contents of the P+ filled deep trench 408 and a depletion control terminal 418 in electrical 
<!-- EPO <DP n="11"/>-->
 connection with the N+ depletion control pillars 410, 410 which are interconnected with each other. </p><p id="p0052" num="0052"> [0047] The substrate in the Figure 4 embodiment and liner walls 415, 415' and gate walls 417, 417' are made of an oxide as in the case of the Figure 2 embodiment. The material used for trench walls 417, 417' may be the same oxide material used to line the substrate 402 or a different material. </p><p id="p0053" num="0053"> [0048] The general configuration of the 3 terminal controllable device described with regard to the Figure 2 and 4 implementations can be applied to other implementations, e.g., thick SOI implementations and implementations on bulk SI shown in Figures 5 and 6 respectively. </p><p id="p0054" num="0054"> [0049] Figure 5 illustrates an exemplary semiconductor device 500 which is an alternative embodiment of the semiconductor device shown in Figure 2. The semiconductor device 500 is implemented on thick Silicon on Insulator (SOI) substrate, e.g., using a HV (high voltage) BiCMOS process. </p><p id="p0055" num="0055"> [0050] Various structures such as the Nburied, Nsink, Psink and Deep trench which are easily created as part of the thick SOI HV BiCMOS (Silicon on Insulator High Voltage Bipolar-CMOS) process flow, are utilized in the Figure 5 embodiment for tunable capacitor implementation. In this embodiment, deep trench 508 is etched into an N+ buried layer 504 generated as part of the BiCMOS manufacturing process. The liner oxide 515 on the deep trench 508 sidewalls form the oxide of the tunable capacitor. PoC13 doped Poly Si fills the deep trench 508 and then in some embodiments polishing is performed. Thus the PoC13 doped Poly Si fill and polish forms the trench gate 508 which is in electoral contact with the gate terminal 520. P sinks 510 and 510' are used in the Figure 5 embodiments as P doped pillars which serve as the depletion control pillars. The pillars 510 are in electrical contact with the depletion control terminal 51. The N sinks 504, 504' are linked to N+ buried material which sits on the buried oxide substrate and which also extends up the oxide sidewalls 511, 51 Γ to form the well pickups 504, 504' which are connected to well pickup terminal 516. It should be noted that the oxide material which forms the buried oxide layer 514 that separates the P substrate 502 from the N doped wells 506, 506' is also used as the oxide layer 515, 515' which separate the sidewalls of the trench gate 508 from the N doped regions in which the control pillars 510, 510' are located. 
<!-- EPO <DP n="12"/>-->
 [0051] As in the other embodiments the pillars 510, 510' are arranged in a line, separated apart from one another, extending in the same direction as the trench gate 508 at or approximately halfway between the trench gate and the sidewall of the well pickup 504, 504'. </p><p id="p0056" num="0056"> [0052] Figure 6 illustrates another exemplary semiconductor device 600 which is an alternative embodiment to the semiconductor devices shown in Figures 2 and 5. The semiconductor device 600 is implemented on Bulk Silicon substrate 602, e.g., using BCD (Bipolar CMOS DMOS) or BiCMOS (Silicon on Insulator High Voltage Bipolar- CMOS) process. </p><p id="p0057" num="0057"> [0053] Various structures such as the N+ buried area, N sink, and P sink are easily created as part of a normal bulk BCD or BiCMOS process flow and these elements are positioned and utilized in the Figure 6 embodiment for a tunable capacitor implementation. </p><p id="p0058" num="0058"> [0054] In the illustrated exemplary implementation, the deep trench 608 is etched into an N+ buried layer 604. The liner oxide walls 615, 615' and oxide bottom of the deep trench 608 separates the N+ doped poly of the trench gate from the N doped regions 606, 606' which form the N wells. The oxide layer on the bottom of the trench gate 608 isolates the trench gate from the N+ buried material that sits on the Si P substrate 602. During manufacture PoC13 doped Poly Si fills the deep trench 608 and then in some embodiments polishing is performed. Capacitor gate 620 is in electrical contact with the N+ material which forms the gate trench 608. Thus the PoC13 doped Poly Si fill and polish forms the gate electrode 620. The P sinks 610, 610' which are used as the P doped control pillars which are connected to the depletion control terminal 618. The N sinks 604, 604' which extend in the first direction parallel to the trench gate are linked to the N+ buried material and forms the N well pickups 604, 604' which are connected to the well pickup terminal 616. The outside surface of the N sinks 604, 604' are lined with eh oxide material also used to line the sidewalls of the trench gate 608 to form the structure shown in Figure 6. </p><p id="p0059" num="0059"> [0055] As with the Figure 2 embodiment, the polarity of the elements in the Figure 5 and 6 embodiments can be reversed, e.g., with P elements being replaced by N elements. Numerous additional embodiments and variations on the exemplary 3 terminal variable capacitor devices are also possible. 
<!-- EPO <DP n="13"/>-->
 [0056] Figure 7 is a drawing 700 illustrating a Capacitance versus Voltage (source-bulk voltage VSB) plot for a standard NMOS-N Well Varactor. The capacitance is shown on the Y axis 702 and expressed in Femto Farad/micrometer<sup>2</sup> (fF/μηι<sup>2</sup>) while the voltage is shown on the X-axis 704 and expressed in volts. </p><p id="p0060" num="0060"> [0057] In the illustrated plot, the variation of capacitance with voltage is shown for two different oxide thicknesses (Tox) and the doping concentration N is assumed to be N=lel7/cc. As illustrated in the plot 700, variation of capacitance with voltage for oxide thickness Tox = 1000A is indicated by reference 706 while variation of capacitance with voltage for oxide thickness Tox = 2000A is indicated by reference 708. The tuning ratio for the standard varactor for which the plot is shown is approximately equal to 1. </p><p id="p0061" num="0061"> [0058] Figure 8 is a drawing 800 illustrating a Capacitance versus Voltage (depletion control voltage) plot for an exemplary semiconductor device, e.g., a tunable depletion control capacitor such as the one illustrated in Figure 2 example, in accordance with an exemplary embodiment. The total capacitance is shown on the Y axis 802 and expressed in Pico Farad (pF) while the voltage is shown on the X-axis 804 and expressed in volts. </p><p id="p0062" num="0062"> [0059] In the illustrated plot, the variation of capacitance with voltage is shown for a given oxide thickness (Tox), with the doping concentration N being assumed to be N=lel7/cc, and lateral depletion width = 1 μιη (1 micron). In the plot 800, variation of capacitance with voltage for an oxide thickness Tox = 1000A is illustrated as indicated by reference 806. As should be appreciated, for the exemplary tunable depletion control capacitor analytical calculations indicate that the tuning ratio is significantly larger than that of a standard NMOS varactor. For example, calculations performed for the exemplary tunable depletion control capacitor for which the plot 800 is shown the tuning ratio is approximately = 7.6, and the quality factor (Q) = 148 at 2 GHz. </p><p id="p0063" num="0063"> [0060] Figure 9 is a flowchart 900 illustrating the steps of an exemplary method of controlling a device, in accordance with one exemplary embodiment. In some embodiments the device controlled by the method shown in Figure 9 is the device 1000 shown in Figure 10. In some embodiments the device is e.g., a wireless mobile communication device such as a wireless terminal. The device includes an exemplary tunable capacitor device with variable capacitance such as the tunable capacitor devices 200, 400, 500 and 600 discussed in Figures 2, 4, 5 and 6. 
<!-- EPO <DP n="14"/>-->
 [0061] Operation starts in step 902. In step 902 the device is powered on and initialized. Operation proceeds from start step 902 to step 904. In step 904 a determination is made regarding the device mode of operation. For example, the device may select a particular mode of operation to be used based on the communications frequencies available, and/or communications protocols supported, in the region in which the device is located. In accordance with one aspect the device is a multi-mode device capable of operating in a plurality of modes where the modes correspond to use of different frequency bands and/or different communications technologies. For discussion purposes, consider that in step 904 it is determined that the device is to operate in a first mode, e.g., a mode in which a first frequency band is used for communications. In such a case it will be important that the devices antenna and/or related circuit are tuned for the frequency band to be used for the first mode of operation. </p><p id="p0064" num="0064"> [0062] Operation proceeds from step 904 to step 906. In step 906 a control voltage, e.g., a first voltage, corresponding to the determined device mode of operation, e.g., first mode, is applied to a plurality of depletion control pillars of a tunable capacitor. This voltage may be predetermined with the voltage to be used specified by information stored in memory indicating a control voltage to be used for different modes of operation, e.g., a first control voltage for a first mode of operation and a second different control voltage for a second mode of operation. </p><p id="p0065" num="0065"> In some embodiments the tunable capacitor includes: a substrate; a trench gate supported by said substrate, said trench gate having a first depth and extending in a first direction; a well of a first polarity, said well extending in said first direction parallel to said trench gate; a well pickup, said well pickup being of said first polarity and being adjacent said well and extending in said first direction; and a plurality of depletion control pillars, said plurality of depletion control pillars being of a second polarity and being positioned in said well between said trench gate and said well pickup, said second polarity being different from said first polarity; and a trench gate terminal where the trench gate terminal is in contact with the trench gate of the capacitor. </p><p id="p0066" num="0066"> [0063] For example, the control voltage used for the first mode may be applied to, e.g., pillars 210 of the tunable capacitor 200 to control a capacitance between a trench gate terminal (e.g., trench gate 208) of the tunable capacitor and a well pickup terminal (e.g., 216) of the tunable capacitor 200. As discussed earlier, the application of 
<!-- EPO <DP n="15"/>-->
 voltage on the depletion control terminal controls the capacitance of the tunable capacitor and thus the device that employs the tunable capacitor can operate in various modes depending on the desired capacitance as controlled by the voltage applied to the depletion control terminal of the variable capacitor. </p><p id="p0067" num="0067"> [0064] Operation proceeds from step 906 to step 908. In step 908 it is determined based on received input, to switch the device's mode of operation from the first mode to a second mode, e.g., a communications mode in which a second frequency band is used for communications, the first and second modes being different. The input may be an interference signal, a received signal from a second base station using the second frequency band which is stronger than a received signal from a first base station using the first frequency band, a control signal from a base station, or user input specifying that the second communications mode of operation should be used instead of the first mode. The first and second modes may correspond to the same communications technology, e.g., CDMA or different communications technologies, e.g., CDMA and OFDM, respectively. </p><p id="p0068" num="0068"> [0065] Operation proceeds from step 908 to step 910. Following the determination that device's mode of operation is to be changed in step 908, operation proceeds to step 910 in which the device's mode of operation is changed from the first mode of operation to the second mode of operation. This change involves changing the control voltage applied to the plurality of depletion control pillars of the tunable capacitor from the first voltage corresponding to the first mode of operation to a second voltage corresponding to the second mode of operation. The first and second voltages are different resulting in a change in the capacitance of the controllable capacitor making the capacitor suitable for use during the second mode of operation. </p><p id="p0069" num="0069"> [0066] Following the application of the second voltage to the plurality of depletion control pillars, the device operates in second mode of operation, e.g., and communicates with other devices in the second frequency band. Operation proceeds from step 910 back to step 904 in some embodiments. As should be appreciated the device may switch between modes of operation as its position and/or channel conditions change with the control voltage being applied to the variable capacitor changing so that the capacitor provides the capacitance appropriate for the particular mode of operation. </p><p id="p0070" num="0070"> [0067] Figure 10 illustrates an exemplary communications device 1000, e.g., a wireless mobile terminal such as a user equipment (UE) device, that uses an exemplary 
<!-- EPO <DP n="16"/>-->
 tunable capacitor implemented in accordance with some embodiments. In various embodiments the communications device 1000 can be, and sometimes is, used to implement the method of flowchart 900. </p><p id="p0071" num="0071"> [0068] The device 1000 includes a circuit 1002, e.g., an RLC circuit, a user input device 1010, an output device 1012, a processor 1014, a depletion control circuit 1016 and memory 1018 coupled together via a bus 1026 over which the various elements may interchange data and information. The user input device 1010 may be e.g., a keypad or another device that can be used to receive input from a user of the device 1000, e.g., input selecting a mode of operation or providing data to be communicated to another device. In some embodiments the output device 1012 is a display device and/or speaker. </p><p id="p0072" num="0072"> [0069] The circuit 1002 includes an individual R (resistor) element 1004, an L (inductor) element 1006 and a C (capacitor) element 1008 which is e.g., a tunable capacitance device such as the device 200, 400, 500 and/or 600. The device 1000 further includes wireless communications antenna 1030 coupled to the circuit 1002 through which wireless signals may be received and/or transmitted. In some embodiments, the same antenna is used for both input and output wireless communications signaling and for communications in multiple, e.g., different, frequency bands. Memory 1018 includes routines and a plurality of modules including a mode control module 1020, a mode determination module 1022 and a voltage determination module 1024. The modules can, and in some embodiments are, implemented fully in hardware within the processor 1014, e.g., as individual circuits. In other embodiments some of the modules are implemented, e.g., as circuits, within the processor 1014 with other modules being implemented, e.g., as circuits, external to and coupled to the processor. Combinations of software and hardware are also possible for implementing the modules. </p><p id="p0073" num="0073"> [0070] The processor 1014, in some embodiments, operating under control of the mode determination module 1022, determines the mode of communications operation to be used at a particular point in time, e.g., based on received signals and/or user input. When executed, mode control module 1020 causes the processor 1014 to configure the device 1000 to operate in accordance with the mode of operation, e.g., a first or second mode of operation, determined by the mode determination module 1022. Mode control module 1020 interacts with the voltage determination module 1024 which 
<!-- EPO <DP n="17"/>-->
 determines the control voltage to be supplied to the depletion control circuit 1016 for the mode of operation in which the device 1000 is to operate. The initial voltage setting for a mode of operation may be determined from a predetermined value stored in memory for the particular mode of operation with the voltage being adjusted, in some embodiments, based on feedback or other information to finely adjust and/or tune the RLC circuit 1002 for the particular mode of operation. The processor 1014 signals, via the control signal CTRL, to the depletion control circuit 1016, the voltage to applied to the depletion control terminal of the tunable capacitor 1008. In response to the control signal the depletion control circuit 1016 adjusts its voltage output to the appropriate level so that the depletion control terminal of the tunable capacitor 1008 is supplied with the control voltage to be used for the determined mode of operation. As the mode of operation is changed, the processor 1014 will signal the depletion control circuit 1016 to change the control voltage applied to the depletion control terminal of the tunable capacitor 1008. </p><p id="p0074" num="0074"> [0071] While the RLC circuit 1002 is shown as a series RLC circuit, in some embodiments a parallel RLC circuit is used where the resistor 1004, inductor 1006, and tunable capacitor 1008are arranged in parallel rather than in series. In such an embodiment the tunable capacitor 1008 is still controlled by application of a control voltage to the depletion control terminal of the capacitor while the other two terminals of the tunable capacitor, i.e., the gate and well pickup, are the terminals between which the capacitance is used and controlled. </p><p id="p0075" num="0075"> [0072] Some of the features and advantages of the novel tunable three terminal capacitor devices implemented in accordance with various embodiments include one or more of the following: </p><p id="p0076" num="0076"> i) significantly higher tuning ratio at a given quality factor, or vice versa, unlike conventional NMOS-on-NW or PMOS-on-PW varactors with thick oxide where tuning ratio is very poor (near unity); </p><p id="p0077" num="0077"> ii) compatibility with thick oxide allowing the device to withstand large (-+/- 35V) voltage swings as required on many tunable antenna designs; </p><p id="p0078" num="0078"> iii) easy integration of the variable capacitor into CMOS, BiCMOS or BCD processes on Bulk or SOI process flows allowing the variable capacitors to be easily integrated into a large number of semi-conductor devices and/or processors. 
<!-- EPO <DP n="18"/>-->
 [0073] An exemplary process flow used in fabrication of an exemplary semiconductor device, e.g., the device of Figure 2, includes the following sequence of operations: </p><p id="p0079" num="0079"> • Padox (Pattern dependent oxidation) </p><p id="p0080" num="0080"> • Pad nitride (Polymer assisted deposition of nitride) </p><p id="p0081" num="0081"> • ARC (Anti reflection coating) </p><p id="p0082" num="0082"> • Deep trench Mask </p><p id="p0083" num="0083"> • Nitride etch </p><p id="p0084" num="0084"> • Ash/Clean </p><p id="p0085" num="0085"> • Si trench etch (stop at BOX, e.g., perform etching and stop at buried oxide)</p><p id="p0086" num="0086">• Aniso oxide etch (BOX) (timed etch) </p><p id="p0087" num="0087"> • Sac ox, etch (Sacrificial oxidation etching) </p><p id="p0088" num="0088"> • Liner ox </p><p id="p0089" num="0089"> • In-situ doped Poly dep (HSG(Hemispherical grained) poly dep condition for larger cap density) </p><p id="p0090" num="0090"> • Poly etchback </p><p id="p0091" num="0091"> • Nitride etch, Clean </p><p id="p0092" num="0092"> • The process flow may proceed from this point using standard CMOS process flow steps to produce a final semiconductor device, e.g., chip or other device including a tunable and/or variable capacitance device such as the semiconductor device shown in any of Figure 2. </p><p id="p0093" num="0093"> [0074] While the present application uses several terms and abbreviations that are well known in the semiconductor field, set forth below is list along with the corresponding meaning of at least some of the terms used in the present application: </p><p id="p0094" num="0094">Poly: Polycrystalline Silicon also referred to as Polysilicon or simply </p><p id="p0095" num="0095"> Poly </p><p id="p0096" num="0096">SOI: Silicon on Insulator </p><p id="p0097" num="0097">CMOS: Complementary metal-oxide-semiconductor </p><p id="p0098" num="0098">MOSFET: Metal-oxide-semiconductor field effect transistor 
<!-- EPO <DP n="19"/>-->
 NMOS: n-channel MOSFET </p><p id="p0099" num="0099"> PMOS: p-channel MOSFET </p><p id="p0100" num="0100">BiCMOS Combination of Bipolar and CMOS technology, simply </p><p id="p0101" num="0101"> referred to as BiCMOS </p><p id="p0102" num="0102">HV BiCMOS: High Voltage 5 CMOS process </p><p id="p0103" num="0103">BCD: Bipolar CMOS DMOS </p><p id="p0104" num="0104">BOX: Buried Oxide </p><p id="p0105" num="0105">[0075] The techniques of various embodiments may be implemented using software, hardware and/or a combination of software and hardware. For example, software may be used to in combination with hardware to control the voltage applied to the terminals of a capacitor device described herein so that the capacitance of the device corresponds to a desired mode of operation, e.g., transmission or receipt in a particular frequency band. </p><p id="p0106" num="0106"> [0076] Various embodiments are directed to an electronic semiconductor device, e.g., a tunable capacitor. Various embodiments are also directed to methods, e.g., method of fabricating and/or manufacturing an electronic semiconductor device, e.g., a tunable capacitor and/or other electronic semiconductor device. </p><p id="p0107" num="0107"> [0077] It is understood that the specific order or hierarchy of steps in the processes disclosed is an example of exemplary approaches. Based upon design preferences, it is understood that the specific order or hierarchy of steps in the processes may be rearranged while remaining within the scope of the present disclosure. The accompanying method claims present elements of the various steps in a sample order, and are not meant to be limited to the specific order or hierarchy presented. </p><p id="p0108" num="0108"> [0078] In some embodiments, one or of the variable capacitance devices described here are included in a processor or processors, e.g., CPUs, of one or more devices, e.g., communications devices such as wireless terminals (UEs), and/or access nodes, e.g., base stations or wireless terminals, e.g., user equipment devices. 
<!-- EPO <DP n="20"/>-->
 [0079] Various variations to the embodiments described above will be apparent to those skilled in the art in view of the above description. Such variations are to be considered within the scope. The methods and apparatus may be, and in various embodiments are, used with CDMA, orthogonal frequency division multiplexing (OFDM), and/or various other types of communications techniques which may be used to provide wireless communications links between devices. 
</p></description><claims mxw-id="PCLM70077267" ref-ucid="WO-2014130394-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="21"/>-->WHAT IS CLAIMED IS: </claim-statement><claim id="clm-0001" num="1"><claim-text> 1. A tunable capacitor comprising: </claim-text><claim-text> a substrate; </claim-text><claim-text> a trench gate supported by said substrate, said trench gate having a first depth and extending in a first direction; </claim-text><claim-text> a first well of a first polarity, said first well extending in said first direction parallel to said trench gate; </claim-text><claim-text> a first well pickup of said first polarity adjacent said first well and extending in said first direction; and </claim-text><claim-text> a first plurality of depletion control pillars of a second polarity positioned in said first well of first polarity between said trench gate and said first well pickup, said second polarity being different from said first polarity. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The tunable capacitor of claim 1 , wherein said first polarity is negative (N) and said second polarity is positive (P). </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The tunable capacitor of claim 1, </claim-text><claim-text> wherein said first well is a negative well (N well); and </claim-text><claim-text> wherein said first well pickup is a negative well (N well) pickup. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The tunable capacitor of claim 3, </claim-text><claim-text> wherein said trench gate is a N+ region, </claim-text><claim-text> wherein said depletion control pillars are P+ pillars; and </claim-text><claim-text> wherein said first well pickup is an N+ region. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The tunable capacitor of claim 1, wherein said depletion control pillars extend to a depth which is less than the depth of the trench gate. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The tunable capacitor of claim 1, wherein an individual depletion control pillar in said first plurality of depletion control pillars has a depth which is greater than the width of the individual depletion control pillar in the first direction. 
<!-- EPO <DP n="22"/>-->
</claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The tunable capacitor of claim 6, wherein the depletion control pillars are electrically connected while being spaced apart from one another in the first direction by a distance at least as wide as the width of the depletion control pillar in the first direction. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The tunable capacitor of claim 1, wherein said depletion control pillars are positioned in said first well at or approximately halfway between said trench gate and said first well pickup. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. The tunable capacitor of claim 1, further comprising: </claim-text><claim-text> a capacitor gate terminal coupled to said trench gate; </claim-text><claim-text> a depletion control terminal coupled to at least one depletion control pillar in said first plurality of depletion control pillars; and </claim-text><claim-text> a well pickup terminal coupled to said first well pickup of first polarity. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. The tunable capacitor of claim 9, wherein said first plurality of depletion control pillars include depletion control pillars that are spaced apart from one another forming a row of depletion control pillars extending in said first direction. </claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. The tunable capacitor of claim 10, further comprising: </claim-text><claim-text> a first liner oxide layer extending in said first direction and separating said first well region from said trench gate. </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. The tunable capacitor of claim 10, further comprising: </claim-text><claim-text> a second well of said first polarity extending in said first direction parallel to said trench gate; </claim-text><claim-text> a second well pickup adjacent said second well and extending in said first direction; and </claim-text><claim-text> a second plurality of depletion control pillars of said second polarity positioned in said second well region between said trench gate and said second well pickup. 
<!-- EPO <DP n="23"/>-->
</claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. The tunable capacitor of claim 12, wherein both sides of said trench gate which extend in said first direction are lined by a liner oxide which separates said trench gate from said first and second wells. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. The tunable capacitor of claim 9, </claim-text><claim-text> wherein said substrate is an SOI substrate; </claim-text><claim-text> wherein said trench gate is a POCL3 doped N+ region; </claim-text><claim-text> wherein said depletion control pillars are P+ doped regions; and </claim-text><claim-text> wherein said first well pickup is an N+ doped region. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. The tunable capacitor of claim 14, wherein said first well pickup has a second depth, said first depth being greater than said second depth, said trench gate extending into an oxide layer of said substrate. </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. The tunable capacitor of claim 9, </claim-text><claim-text> wherein said substrate is a thick SOI substrate; </claim-text><claim-text> wherein said trench gate is a POCL3 doped N+ region; </claim-text><claim-text> wherein said depletion control pillars are P regions; and </claim-text><claim-text> wherein said first well pickup is an N sink region. </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. The tunable capacitor of claim 9, </claim-text><claim-text> wherein said substrate is a Si substrate; </claim-text><claim-text> wherein said trench gate is a POCL3 doped N+ region; </claim-text><claim-text> wherein said depletion control pillars are P regions; and </claim-text><claim-text> wherein said first well pickup is an N sink region. </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. A method of controlling a device, the method comprising: </claim-text><claim-text> determining a device mode of operation; </claim-text><claim-text> applying a control voltage corresponding to said determined mode of operation to a plurality of depletion control pillars of a tunable capacitor to control a capacitance between a trench gate terminal of said tunable capacitor and a well pickup terminal of said tunable capacitor, said tunable capacitor including: </claim-text><claim-text> a substrate; 
<!-- EPO <DP n="24"/>-->
 a trench gate supported by said substrate, said trench gate having a first depth and extending in a first direction; </claim-text><claim-text> a well of a first polarity, said well extending in said first direction parallel to said trench gate; </claim-text><claim-text> a well pickup, said well pickup being of said first polarity and being adjacent said well and extending in said first direction; and </claim-text><claim-text> said plurality of depletion control pillars, said plurality of depletion control pillars being of a second polarity and being positioned in said well between said trench gate and said well pickup, said second polarity being different from said first polarity; and </claim-text><claim-text> said trench gate terminal, said trench gate terminal being in contact with said trench gate. </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. The method of claim 18, further comprising: </claim-text><claim-text> changing the device mode of operation from a first mode of operation to a second mode of operation, said changing including changing the control voltage applied to the plurality of depletion control pillars of the tunable capacitor from a first voltage corresponding to the first mode of operation to a second voltage corresponding to the second mode of operation, said first and second voltages being different. </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. The method of claim 19, </claim-text><claim-text> wherein said device is a communications device; </claim-text><claim-text> wherein said first mode of operation is a first communications mode of operation in which communications is implemented in a first frequency band; and </claim-text><claim-text> wherein said second mode of operation is a second communications mode of operation in which communications is implemented in a second frequency band, said first and second frequency bands being different. 
</claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
