INFO: [VRFC 10-163] Analyzing VHDL file "/home/lilultime/PersonalProjects/Vivado_Projects/UART_RX/UART_RX.srcs/sources_1/new/RX_UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RX_UART'
