simSeconds 0.020955842141
simTicks 20955930782.478
finalTick 427625962901951.3
simFreq 1000001000000.0
hostSeconds 171.69954408
hostTickRate 127892196.628962
hostMemory 53690846.34042
simInsts 104323612.22912797
simOps 110997913.84538102
hostInstRate 645408.1113329999
hostOpRate 686652.753968
system.clk_domain.clock 1000.001
system.cpu_clk_domain.clock 500.0005
system.cpu_voltage_domain.voltage 1.000001
system.l2.demandHits::switch_cpus.inst 2.498741
system.l2.demandHits::switch_cpus.data 9899.326288
system.l2.demandHits::total 9901.825029
system.l2.overallHits::switch_cpus.inst 2.498741
system.l2.overallHits::switch_cpus.data 9899.326288
system.l2.overallHits::total 9901.825029
system.l2.demandMisses::cpu.inst 3.4031939999999996
system.l2.demandMisses::cpu.data 2.8339420000000004
system.l2.demandMisses::switch_cpus.inst 57.755328
system.l2.demandMisses::switch_cpus.data 33756.93174100001
system.l2.demandMisses::total 33814.68706900001
system.l2.overallMisses::cpu.inst 3.4031939999999996
system.l2.overallMisses::cpu.data 2.8339420000000004
system.l2.overallMisses::switch_cpus.inst 57.755328
system.l2.overallMisses::switch_cpus.data 33756.93174100001
system.l2.overallMisses::total 33814.68706900001
system.l2.demandMissLatency::switch_cpus.inst 4871871.4805000005
system.l2.demandMissLatency::switch_cpus.data 3064636044.9159994
system.l2.demandMissLatency::total 3069507916.3965006
system.l2.overallMissLatency::switch_cpus.inst 4871871.4805000005
system.l2.overallMissLatency::switch_cpus.data 3064636044.9159994
system.l2.overallMissLatency::total 3069507916.3965006
system.l2.demandAccesses::cpu.inst 3.4031939999999996
system.l2.demandAccesses::cpu.data 2.8339420000000004
system.l2.demandAccesses::switch_cpus.inst 60.254069
system.l2.demandAccesses::switch_cpus.data 43656.258029000004
system.l2.demandAccesses::total 43716.51209800001
system.l2.overallAccesses::cpu.inst 3.4031939999999996
system.l2.overallAccesses::cpu.data 2.8339420000000004
system.l2.overallAccesses::switch_cpus.inst 60.254069
system.l2.overallAccesses::switch_cpus.data 43656.258029000004
system.l2.overallAccesses::total 43716.51209800001
system.l2.demandMissRate::cpu.inst 1.000001
system.l2.demandMissRate::cpu.data 0.911679
system.l2.demandMissRate::switch_cpus.inst 0.9257686092949998
system.l2.demandMissRate::switch_cpus.data 0.7772437834860002
system.l2.demandMissRate::total 0.7774640398190001
system.l2.overallMissRate::cpu.inst 1.000001
system.l2.overallMissRate::cpu.data 0.911679
system.l2.overallMissRate::switch_cpus.inst 0.9257686092949998
system.l2.overallMissRate::switch_cpus.data 0.7772437834860002
system.l2.overallMissRate::total 0.7774640398190001
system.l2.demandAvgMissLatency::switch_cpus.inst 89252.04865107674
system.l2.demandAvgMissLatency::switch_cpus.data 90743.81867490432
system.l2.demandAvgMissLatency::total 90733.58953362412
system.l2.overallAvgMissLatency::switch_cpus.inst 89252.04865107674
system.l2.overallAvgMissLatency::switch_cpus.data 90743.81867490432
system.l2.overallAvgMissLatency::total 90733.58953362412
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 57.755328
system.l2.demandMshrMisses::switch_cpus.data 33756.93174100001
system.l2.demandMshrMisses::total 33814.68706900001
system.l2.overallMshrMisses::switch_cpus.inst 57.755328
system.l2.overallMshrMisses::switch_cpus.data 33756.93174100001
system.l2.overallMshrMisses::total 33814.68706900001
system.l2.demandMshrMissLatency::switch_cpus.inst 4294317.110684
system.l2.demandMshrMissLatency::switch_cpus.data 2727067548.0059996
system.l2.demandMshrMissLatency::total 2731361865.1166835
system.l2.overallMshrMissLatency::switch_cpus.inst 4294317.110684
system.l2.overallMshrMissLatency::switch_cpus.data 2727067548.0059996
system.l2.overallMshrMissLatency::total 2731361865.1166835
system.l2.demandMshrMissRate::switch_cpus.inst 0.9257686092949998
system.l2.demandMshrMissRate::switch_cpus.data 0.7772437834860002
system.l2.demandMshrMissRate::total 0.7774640398190001
system.l2.overallMshrMissRate::switch_cpus.inst 0.9257686092949998
system.l2.overallMshrMissRate::switch_cpus.data 0.7772437834860002
system.l2.overallMshrMissRate::total 0.7774640398190001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 79252.03767541332
system.l2.demandAvgMshrMissLatency::switch_cpus.data 80743.88429702527
system.l2.demandAvgMshrMissLatency::total 80733.65504681194
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 79252.03767541332
system.l2.overallAvgMshrMissLatency::switch_cpus.data 80743.88429702527
system.l2.overallAvgMshrMissLatency::total 80733.65504681194
system.l2.replacements 6620.357628
system.l2.InvalidateReq.hits::switch_cpus.data 195.53788000000003
system.l2.InvalidateReq.hits::total 195.53788000000003
system.l2.InvalidateReq.misses::switch_cpus.data 5530.168736999999
system.l2.InvalidateReq.misses::total 5530.168736999999
system.l2.InvalidateReq.accesses::switch_cpus.data 5725.706616999999
system.l2.InvalidateReq.accesses::total 5725.706616999999
system.l2.InvalidateReq.missRate::switch_cpus.data 0.12274452942
system.l2.InvalidateReq.missRate::total 0.12274452942
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 5530.168736999999
system.l2.InvalidateReq.mshrMisses::total 5530.168736999999
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 108258815.96150002
system.l2.InvalidateReq.mshrMissLatency::total 108258815.96150002
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.12274452942
system.l2.InvalidateReq.mshrMissRate::total 0.12274452942
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 19044.329756584975
system.l2.InvalidateReq.avgMshrMissLatency::total 19044.329756584975
system.l2.ReadCleanReq.hits::switch_cpus.inst 2.498741
system.l2.ReadCleanReq.hits::total 2.498741
system.l2.ReadCleanReq.misses::cpu.inst 3.4031939999999996
system.l2.ReadCleanReq.misses::switch_cpus.inst 57.755328
system.l2.ReadCleanReq.misses::total 57.755328
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 4871871.4805000005
system.l2.ReadCleanReq.missLatency::total 4871871.4805000005
system.l2.ReadCleanReq.accesses::cpu.inst 3.4031939999999996
system.l2.ReadCleanReq.accesses::switch_cpus.inst 60.254069
system.l2.ReadCleanReq.accesses::total 60.254069
system.l2.ReadCleanReq.missRate::cpu.inst 1.000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.9257686092949998
system.l2.ReadCleanReq.missRate::total 0.9257686092949998
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 89252.04865107674
system.l2.ReadCleanReq.avgMissLatency::total 89252.04865107674
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 57.755328
system.l2.ReadCleanReq.mshrMisses::total 57.755328
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 4294317.110684
system.l2.ReadCleanReq.mshrMissLatency::total 4294317.110684
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.9257686092949998
system.l2.ReadCleanReq.mshrMissRate::total 0.9257686092949998
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 79252.03767541332
system.l2.ReadCleanReq.avgMshrMissLatency::total 79252.03767541332
system.l2.ReadExReq.hits::switch_cpus.data 3163.415127
system.l2.ReadExReq.hits::total 3163.415127
system.l2.ReadExReq.misses::switch_cpus.data 361.956447
system.l2.ReadExReq.misses::total 361.956447
system.l2.ReadExReq.missLatency::switch_cpus.data 29066095.1075
system.l2.ReadExReq.missLatency::total 29066095.1075
system.l2.ReadExReq.accesses::switch_cpus.data 3525.3715739999993
system.l2.ReadExReq.accesses::total 3525.3715739999993
system.l2.ReadExReq.missRate::switch_cpus.data 0.11140686683199998
system.l2.ReadExReq.missRate::total 0.11140686683199998
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 80209.86071481147
system.l2.ReadExReq.avgMissLatency::total 80209.86071481147
system.l2.ReadExReq.mshrMisses::switch_cpus.data 361.956447
system.l2.ReadExReq.mshrMisses::total 361.956447
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 25446530.637499996
system.l2.ReadExReq.mshrMissLatency::total 25446530.637499996
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.11140686683199998
system.l2.ReadExReq.mshrMissRate::total 0.11140686683199998
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 70209.85071481147
system.l2.ReadExReq.avgMshrMissLatency::total 70209.85071481147
system.l2.ReadSharedReq.hits::switch_cpus.data 6735.911161
system.l2.ReadSharedReq.hits::total 6735.911161
system.l2.ReadSharedReq.misses::cpu.data 2.3973710000000006
system.l2.ReadSharedReq.misses::switch_cpus.data 33394.975293999996
system.l2.ReadSharedReq.misses::total 33394.975293999996
system.l2.ReadSharedReq.missLatency::switch_cpus.data 3035569949.8085
system.l2.ReadSharedReq.missLatency::total 3035569949.8085
system.l2.ReadSharedReq.accesses::cpu.data 2.3973710000000006
system.l2.ReadSharedReq.accesses::switch_cpus.data 40130.886455
system.l2.ReadSharedReq.accesses::total 40130.886455
system.l2.ReadSharedReq.missRate::cpu.data 0.911679
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.836121923384
system.l2.ReadSharedReq.missRate::total 0.836121923384
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 90870.37471839644
system.l2.ReadSharedReq.avgMissLatency::total 90870.37471839644
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 33394.975293999996
system.l2.ReadSharedReq.mshrMisses::total 33394.975293999996
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 2701621017.3685
system.l2.ReadSharedReq.mshrMissLatency::total 2701621017.3685
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.836121923384
system.l2.ReadSharedReq.mshrMissRate::total 0.836121923384
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 80870.44278683815
system.l2.ReadSharedReq.avgMshrMissLatency::total 80870.44278683815
system.l2.UpgradeReq.hits::switch_cpus.data 5.644820000000001
system.l2.UpgradeReq.hits::total 5.644820000000001
system.l2.UpgradeReq.accesses::switch_cpus.data 5.645548000000001
system.l2.UpgradeReq.accesses::total 5.645548000000001
system.l2.WritebackDirty.hits::writebacks 32731.214565999995
system.l2.WritebackDirty.hits::total 32731.214565999995
system.l2.WritebackDirty.accesses::writebacks 32731.214565999995
system.l2.WritebackDirty.accesses::total 32731.214565999995
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.l2.tags.tagsInUse 22707.29797193346
system.l2.tags.totalRefs 101108.487055
system.l2.tags.sampledRefs 45324.70364099999
system.l2.tags.avgRefs 2.3882618790759995
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 108.35499637770701
system.l2.tags.occupancies::cpu.inst 3.379504813763999
system.l2.tags.occupancies::cpu.data 2.7386840244740003
system.l2.tags.occupancies::switch_cpus.inst 661.0190431110809
system.l2.tags.occupancies::switch_cpus.data 21931.80576202868
system.l2.tags.avgOccs::writebacks 0.001653352486
system.l2.tags.avgOccs::cpu.inst 5.1780816e-05
system.l2.tags.avgOccs::cpu.data 4.1960986e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.010086438434
system.l2.tags.avgOccs::switch_cpus.data 0.334652883108
system.l2.tags.avgOccs::total 0.346485974329
system.l2.tags.occupanciesTaskId::1024 38508.808133
system.l2.tags.ageTaskId_1024::0 18.840287999999994
system.l2.tags.ageTaskId_1024::1 149.49344799999997
system.l2.tags.ageTaskId_1024::2 1459.146595
system.l2.tags.ageTaskId_1024::3 14338.619055999998
system.l2.tags.ratioOccsTaskId::1024 0.587598000267
system.l2.tags.tagAccesses 824136.6787579999
system.l2.tags.dataAccesses 824136.6787579999
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 57.755328
system.mem_ctrls.avgPriority_switch_cpus.data::samples 33756.410148
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 0.012629611212495749
system.mem_ctrls.numReadWriteTurnArounds 72.76768300000002
system.mem_ctrls.numWriteReadTurnArounds 72.76695500000001
system.mem_ctrls.numStayReadState 72334.97678599998
system.mem_ctrls.numStayWriteState 6231.072422999999
system.mem_ctrls.readReqs 33814.68706900001
system.mem_ctrls.writeReqs 6161.496088000002
system.mem_ctrls.readBursts 33814.68706900001
system.mem_ctrls.writeBursts 6161.496088000002
system.mem_ctrls.servicedByWrQ 0.5215930000000001
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.3232184100000002
system.mem_ctrls.avgWrQLen 12.016922560000001
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 5.690048
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 33814.68706900001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 6161.496088000002
system.mem_ctrls.rdQLenPdf::0 25258.617275999997
system.mem_ctrls.rdQLenPdf::1 8318.728485
system.mem_ctrls.rdQLenPdf::2 212.43472200000005
system.mem_ctrls.rdQLenPdf::3 23.300706
system.mem_ctrls.rdQLenPdf::4 0.8631169999999999
system.mem_ctrls.rdQLenPdf::5 0.220442
system.mem_ctrls.rdQLenPdf::6 0.000728
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.999273
system.mem_ctrls.wrQLenPdf::1 0.917223
system.mem_ctrls.wrQLenPdf::2 0.917223
system.mem_ctrls.wrQLenPdf::3 0.917223
system.mem_ctrls.wrQLenPdf::4 0.917223
system.mem_ctrls.wrQLenPdf::5 0.917223
system.mem_ctrls.wrQLenPdf::6 0.917223
system.mem_ctrls.wrQLenPdf::7 0.917223
system.mem_ctrls.wrQLenPdf::8 0.917223
system.mem_ctrls.wrQLenPdf::9 0.917223
system.mem_ctrls.wrQLenPdf::10 0.917223
system.mem_ctrls.wrQLenPdf::11 0.917223
system.mem_ctrls.wrQLenPdf::12 0.917223
system.mem_ctrls.wrQLenPdf::13 0.917223
system.mem_ctrls.wrQLenPdf::14 0.917223
system.mem_ctrls.wrQLenPdf::15 71.91937000000001
system.mem_ctrls.wrQLenPdf::16 116.149457
system.mem_ctrls.wrQLenPdf::17 148.151836
system.mem_ctrls.wrQLenPdf::18 180.71919300000002
system.mem_ctrls.wrQLenPdf::19 150.52706900000004
system.mem_ctrls.wrQLenPdf::20 228.60215700000003
system.mem_ctrls.wrQLenPdf::21 202.975433
system.mem_ctrls.wrQLenPdf::22 246.284153
system.mem_ctrls.wrQLenPdf::23 251.195335
system.mem_ctrls.wrQLenPdf::24 232.05370999999997
system.mem_ctrls.wrQLenPdf::25 368.62089
system.mem_ctrls.wrQLenPdf::26 315.37520199999994
system.mem_ctrls.wrQLenPdf::27 386.3959969999999
system.mem_ctrls.wrQLenPdf::28 387.95278099999996
system.mem_ctrls.wrQLenPdf::29 446.4363579999999
system.mem_ctrls.wrQLenPdf::30 426.43233399999997
system.mem_ctrls.wrQLenPdf::31 332.64167899999995
system.mem_ctrls.wrQLenPdf::32 401.47788299999996
system.mem_ctrls.wrQLenPdf::33 203.418488
system.mem_ctrls.wrQLenPdf::34 200.248048
system.mem_ctrls.wrQLenPdf::35 124.530952
system.mem_ctrls.wrQLenPdf::36 72.08292
system.mem_ctrls.wrQLenPdf::37 43.325464000000004
system.mem_ctrls.wrQLenPdf::38 19.29928
system.mem_ctrls.wrQLenPdf::39 16.151408
system.mem_ctrls.wrQLenPdf::40 19.302192
system.mem_ctrls.wrQLenPdf::41 22.926904
system.mem_ctrls.wrQLenPdf::42 22.61532
system.mem_ctrls.wrQLenPdf::43 34.141744
system.mem_ctrls.wrQLenPdf::44 22.13484
system.mem_ctrls.wrQLenPdf::45 23.402288000000002
system.mem_ctrls.wrQLenPdf::46 29.393728
system.mem_ctrls.wrQLenPdf::47 15.180256
system.mem_ctrls.wrQLenPdf::48 22.756552
system.mem_ctrls.wrQLenPdf::49 23.701496000000002
system.mem_ctrls.wrQLenPdf::50 26.863928
system.mem_ctrls.wrQLenPdf::51 33.180056
system.mem_ctrls.wrQLenPdf::52 24.336312
system.mem_ctrls.wrQLenPdf::53 34.444592
system.mem_ctrls.wrQLenPdf::54 30.33576
system.mem_ctrls.wrQLenPdf::55 22.437688
system.mem_ctrls.wrQLenPdf::56 24.968944
system.mem_ctrls.wrQLenPdf::57 22.443512000000002
system.mem_ctrls.wrQLenPdf::58 18.652088
system.mem_ctrls.wrQLenPdf::59 24.023272000000002
system.mem_ctrls.wrQLenPdf::60 36.037456
system.mem_ctrls.wrQLenPdf::61 12.012728000000001
system.mem_ctrls.wrQLenPdf::62 10.430056
system.mem_ctrls.wrQLenPdf::63 18.966584
system.mem_ctrls.bytesReadWrQ 33.381952000000005
system.mem_ctrls.bytesReadSys 2164139.9724160004
system.mem_ctrls.bytesWrittenSys 394335.7496320001
system.mem_ctrls.avgRdBWSys 103086063.13251066
system.mem_ctrls.avgWrBWSys 6485077.071299461
system.mem_ctrls.totGap 20957350394.642
system.mem_ctrls.avgGap 616055.1826055499
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 3696.340992
system.mem_ctrls.requestorReadBytes::switch_cpus.data 2160410.249472
system.mem_ctrls.requestorReadRate::switch_cpus.inst 167828.09357006603
system.mem_ctrls.requestorReadRate::switch_cpus.data 102916746.9001511
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 57.755328
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 33756.93174100001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 1914865.8754999998
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1328503702.11225
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 38029.426227679985
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 39313.963923330004
system.mem_ctrls.dram.bytesRead::cpu.inst 217.80441599999997
system.mem_ctrls.dram.bytesRead::cpu.data 181.37228800000003
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 3696.340992
system.mem_ctrls.dram.bytesRead::switch_cpus.data 2160443.6314240005
system.mem_ctrls.dram.bytesRead::total 2164139.9724160004
system.mem_ctrls.dram.bytesInstRead::cpu.inst 217.80441599999997
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 3696.340992
system.mem_ctrls.dram.bytesInstRead::total 3696.340992
system.mem_ctrls.dram.numReads::cpu.inst 3.4031939999999996
system.mem_ctrls.dram.numReads::cpu.data 2.8339420000000004
system.mem_ctrls.dram.numReads::switch_cpus.inst 57.755328
system.mem_ctrls.dram.numReads::switch_cpus.data 33756.93174100001
system.mem_ctrls.dram.numReads::total 33814.68706900001
system.mem_ctrls.dram.bwRead::cpu.inst 94410.155765
system.mem_ctrls.dram.bwRead::cpu.data 78718.903053
system.mem_ctrls.dram.bwRead::switch_cpus.inst 167828.19379900003
system.mem_ctrls.dram.bwRead::switch_cpus.data 102918234.98875198
system.mem_ctrls.dram.bwRead::total 103086063.186752
system.mem_ctrls.dram.bwInstRead::cpu.inst 94410.155765
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 167828.19379900003
system.mem_ctrls.dram.bwInstRead::total 167828.19379900003
system.mem_ctrls.dram.bwTotal::cpu.inst 94410.155765
system.mem_ctrls.dram.bwTotal::cpu.data 78718.903053
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 167828.19379900003
system.mem_ctrls.dram.bwTotal::switch_cpus.data 102918234.98875198
system.mem_ctrls.dram.bwTotal::total 109571140.15089
system.mem_ctrls.dram.readBursts 33814.165476
system.mem_ctrls.dram.writeBursts 6139.502549000002
system.mem_ctrls.dram.perBankRdBursts::0 2129.0398059999998
system.mem_ctrls.dram.perBankRdBursts::1 2120.682769
system.mem_ctrls.dram.perBankRdBursts::2 2123.7002799999996
system.mem_ctrls.dram.perBankRdBursts::3 2081.664983
system.mem_ctrls.dram.perBankRdBursts::4 2107.6484600000003
system.mem_ctrls.dram.perBankRdBursts::5 2126.856041
system.mem_ctrls.dram.perBankRdBursts::6 2121.2307029999997
system.mem_ctrls.dram.perBankRdBursts::7 2138.3556879999996
system.mem_ctrls.dram.perBankRdBursts::8 2139.7420120000006
system.mem_ctrls.dram.perBankRdBursts::9 2131.3680470000004
system.mem_ctrls.dram.perBankRdBursts::10 2098.675256
system.mem_ctrls.dram.perBankRdBursts::11 2091.8668250000005
system.mem_ctrls.dram.perBankRdBursts::12 2083.006622
system.mem_ctrls.dram.perBankRdBursts::13 2099.4793799999998
system.mem_ctrls.dram.perBankRdBursts::14 2093.6297430000004
system.mem_ctrls.dram.perBankRdBursts::15 2127.2188610000003
system.mem_ctrls.dram.perBankWrBursts::0 382.717153
system.mem_ctrls.dram.perBankWrBursts::1 385.60288199999997
system.mem_ctrls.dram.perBankWrBursts::2 387.90753700000005
system.mem_ctrls.dram.perBankWrBursts::3 385.5805860000001
system.mem_ctrls.dram.perBankWrBursts::4 388.69764200000003
system.mem_ctrls.dram.perBankWrBursts::5 386.11784299999994
system.mem_ctrls.dram.perBankWrBursts::6 385.353067
system.mem_ctrls.dram.perBankWrBursts::7 389.636569
system.mem_ctrls.dram.perBankWrBursts::8 384.02199999999993
system.mem_ctrls.dram.perBankWrBursts::9 381.766318
system.mem_ctrls.dram.perBankWrBursts::10 379.897809
system.mem_ctrls.dram.perBankWrBursts::11 376.875258
system.mem_ctrls.dram.perBankWrBursts::12 381.00989300000003
system.mem_ctrls.dram.perBankWrBursts::13 380.093605
system.mem_ctrls.dram.perBankWrBursts::14 380.6982830000001
system.mem_ctrls.dram.perBankWrBursts::15 383.52610400000003
system.mem_ctrls.dram.totQLat 696402965.3127501
system.mem_ctrls.dram.totBusLat 169070827.38000003
system.mem_ctrls.dram.totMemAccLat 1330418567.98775
system.mem_ctrls.dram.avgQLat 20554.705282099992
system.mem_ctrls.dram.avgBusLat 5000.005
system.mem_ctrls.dram.avgMemAccLat 39304.7240321
system.mem_ctrls.dram.readRowHits 12148.632286
system.mem_ctrls.dram.writeRowHits 5164.134101000001
system.mem_ctrls.dram.readRowHitRate 35.91127543
system.mem_ctrls.dram.writeRowHitRate 0.98367238
system.mem_ctrls.dram.bytesPerActivate::samples 22639.131205000005
system.mem_ctrls.dram.bytesPerActivate::mean 99.66177175854699
system.mem_ctrls.dram.bytesPerActivate::gmean 92.56239291971102
system.mem_ctrls.dram.bytesPerActivate::stdev 43.371461223283
system.mem_ctrls.dram.bytesPerActivate::0-127 11170.618032
system.mem_ctrls.dram.bytesPerActivate::128-255 11081.892459
system.mem_ctrls.dram.bytesPerActivate::256-383 15.574594
system.mem_ctrls.dram.bytesPerActivate::384-511 7.7444120000000005
system.mem_ctrls.dram.bytesPerActivate::512-639 6.613818999999999
system.mem_ctrls.dram.bytesPerActivate::640-767 6.620952000000001
system.mem_ctrls.dram.bytesPerActivate::768-895 4.337048
system.mem_ctrls.dram.bytesPerActivate::896-1023 5.660376000000001
system.mem_ctrls.dram.bytesPerActivate::1024-1151 345.08203299999997
system.mem_ctrls.dram.bytesPerActivate::total 22639.131205000005
system.mem_ctrls.dram.dramBytesRead 2164106.590464
system.mem_ctrls.dram.dramBytesWritten 392928.1631360001
system.mem_ctrls.dram.avgRdBW 103.08457499474798
system.mem_ctrls.dram.avgWrBW 6.421057906469
system.mem_ctrls.dram.peakBW 12800.012799999999
system.mem_ctrls.dram.busUtil 0.8553922399999999
system.mem_ctrls.dram.busUtilRead 0.80505888
system.mem_ctrls.dram.busUtilWrite 0.04984498999999999
system.mem_ctrls.dram.pageHitRate 35.39319872
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.mem_ctrls.dram.rank0.actEnergy 81103279.9206
system.mem_ctrls.dram.rank0.preEnergy 43102538.09466
system.mem_ctrls.dram.rank0.readEnergy 121017136.1322
system.mem_ctrls.dram.rank0.writeEnergy 16138221.31638
system.mem_ctrls.dram.rank0.refreshEnergy 1654222160.1516
system.mem_ctrls.dram.rank0.actBackEnergy 7184665663.267679
system.mem_ctrls.dram.rank0.preBackEnergy 1996832677.7822402
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 11097081676.66536
system.mem_ctrls.dram.rank0.averagePower 528.890591872693
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 5123018219.13225
system.mem_ctrls.dram.rank0.pwrStateTime::REF 699755566.9
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 15133156996.445753
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 80552762.97264
system.mem_ctrls.dram.rank1.preEnergy 42812964.828315
system.mem_ctrls.dram.rank1.readEnergy 120416005.36644
system.mem_ctrls.dram.rank1.writeEnergy 15909985.789560001
system.mem_ctrls.dram.rank1.refreshEnergy 1654222160.1516
system.mem_ctrls.dram.rank1.actBackEnergy 7167772502.414971
system.mem_ctrls.dram.rank1.preBackEnergy 2011058497.4476802
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 11092744878.971203
system.mem_ctrls.dram.rank1.averagePower 528.585447772042
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 5160203213.674
system.mem_ctrls.dram.rank1.pwrStateTime::REF 699755566.9
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 15095972001.904001
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.membus.transDist::ReadResp 33452.730622
system.membus.transDist::ReadExReq 361.956447
system.membus.transDist::ReadExResp 361.956447
system.membus.transDist::ReadSharedReq 33452.730622
system.membus.transDist::InvalidateReq 5530.171648999999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 79684.730864
system.membus.pktCount::total 79684.730864
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 2558475.722048
system.membus.pktSize::total 2558475.722048
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 39344.859446
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 39344.859446
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 39344.859446
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.membus.reqLayer0.occupancy 77834313.18150002
system.membus.reqLayer0.utilization 0.0004368
system.membus.respLayer1.occupancy 182154821.73600003
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 45875.733843
system.membus.snoop_filter.hitSingleRequests 6530.875125
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 41911861.564956
system.switch_cpus.cpi 0.445319356236
system.switch_cpus.ipc 2.249880281781
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 129072229.808066
system.switch_cpus.instsIssued 118328374.589673
system.switch_cpus.squashedInstsIssued 256444.57122900002
system.switch_cpus.squashedInstsExamined 28710430.542325996
system.switch_cpus.squashedOperandsExamined 24282464.661333002
system.switch_cpus.numIssuedDist::samples 41908152.724054985
system.switch_cpus.numIssuedDist::mean 2.8249242878829994
system.switch_cpus.numIssuedDist::stdev 2.4170338748790003
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 9078269.956195
system.switch_cpus.numIssuedDist::1 6394966.490757
system.switch_cpus.numIssuedDist::2 6187175.114739
system.switch_cpus.numIssuedDist::3 5259570.261825999
system.switch_cpus.numIssuedDist::4 4306618.907102
system.switch_cpus.numIssuedDist::5 3740886.509824
system.switch_cpus.numIssuedDist::6 3341569.2087470004
system.switch_cpus.numIssuedDist::7 1998011.8608350002
system.switch_cpus.numIssuedDist::8 899311.775398
system.switch_cpus.numIssuedDist::9 434555.069288
system.switch_cpus.numIssuedDist::10 239161.70924300002
system.switch_cpus.numIssuedDist::11 19836.612312999998
system.switch_cpus.numIssuedDist::12 8219.247788
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 12.000011999999998
system.switch_cpus.numIssuedDist::total 41908152.724054985
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 1709643.5125300002
system.switch_cpus.statFuBusy::IntMult 42787.344356999994
system.switch_cpus.statFuBusy::IntDiv 0.076786
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 5140.062433
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 106.151685
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0060479999999999996
system.switch_cpus.statFuBusy::SimdCmp 1.5708829999999998
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 2.192669
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.057071
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 108.911969
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 647524.7785959998
system.switch_cpus.statFuBusy::MemWrite 341506.8278990001
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 3055.5126410000003
system.switch_cpus.statIssuedInstType_0::IntAlu 84737118.985406
system.switch_cpus.statIssuedInstType_0::IntMult 1696147.1309459999
system.switch_cpus.statIssuedInstType_0::IntDiv 5639.226487
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.120638
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.140072
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.18314099999999997
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 1179359.327575
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 611828.6268740002
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 545023.9071939999
system.switch_cpus.statIssuedInstType_0::SimdCmp 44675.082629000004
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 255701.64891100005
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 35645.710211
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 19775.692201
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20856687.148007005
system.switch_cpus.statIssuedInstType_0::MemWrite 8337716.14674
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 118328374.589673
system.switch_cpus.issueRate 2.824693637739
system.switch_cpus.fuBusy 2746821.4929260006
system.switch_cpus.fuBusyRate 0.023162273811000004
system.switch_cpus.intInstQueueReads 274001606.585093
system.switch_cpus.intInstQueueWrites 153651004.088133
system.switch_cpus.intInstQueueWakeupAccesses 111548988.164616
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 7566560.302082999
system.switch_cpus.vecInstQueueWrites 4154257.2329450003
system.switch_cpus.vecInstQueueWakeupAccesses 3671210.0185710005
system.switch_cpus.intAluAccesses 117247481.012678
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 3824659.55728
system.switch_cpus.numSquashedInsts 1935017.2233420003
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 36.27751500000001
system.switch_cpus.idleCycles 3708.8409009999996
system.switch_cpus.MemDepUnit__0.insertedLoads 22113502.093470994
system.switch_cpus.MemDepUnit__0.insertedStores 9428153.870302
system.switch_cpus.MemDepUnit__0.conflictingLoads 1361398.5015589998
system.switch_cpus.MemDepUnit__0.conflictingStores 1349421.1432510002
system.switch_cpus.MemDepUnit__0.MDPLookups 31541655.963772997
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 15522000.292963997
system.switch_cpus.MemDepUnit__0.LFSTWrites 7032973.794224
system.switch_cpus.MemDepUnit__0.hits 2713080.348929
system.switch_cpus.MemDepUnit__0.predictions 31541655.963772997
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 775843.6173640001
system.switch_cpus.branchPred.lookups_0::CallDirect 788120.1493960002
system.switch_cpus.branchPred.lookups_0::CallIndirect 1.174251
system.switch_cpus.branchPred.lookups_0::DirectCond 13924444.492194002
system.switch_cpus.branchPred.lookups_0::DirectUncond 1552697.102074
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 42.448145999999994
system.switch_cpus.branchPred.lookups_0::total 17041148.983425
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 254106.38264500003
system.switch_cpus.branchPred.squashes_0::CallDirect 266385.028449
system.switch_cpus.branchPred.squashes_0::CallIndirect 0.196746
system.switch_cpus.branchPred.squashes_0::DirectCond 4274422.684429
system.switch_cpus.branchPred.squashes_0::DirectUncond 569748.71223
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 24.942833
system.switch_cpus.branchPred.squashes_0::total 5364687.947332
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 607.662269
system.switch_cpus.branchPred.corrected_0::CallDirect 12599.035794
system.switch_cpus.branchPred.corrected_0::CallIndirect 0.571991
system.switch_cpus.branchPred.corrected_0::DirectCond 942031.5102350002
system.switch_cpus.branchPred.corrected_0::DirectUncond 23251.496135
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 5.0543949999999995
system.switch_cpus.branchPred.corrected_0::total 978495.3308190001
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 521737.1998839999
system.switch_cpus.branchPred.committed_0::CallDirect 521735.302243
system.switch_cpus.branchPred.committed_0::CallIndirect 0.977505
system.switch_cpus.branchPred.committed_0::DirectCond 9650015.351085
system.switch_cpus.branchPred.committed_0::DirectUncond 982946.1466659999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 17.505313
system.switch_cpus.branchPred.committed_0::total 11676452.482695997
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 23.172211999999995
system.switch_cpus.branchPred.mispredicted_0::CallDirect 9848.814328999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 0.569079
system.switch_cpus.branchPred.mispredicted_0::DirectCond 824231.6010370001
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 9472.549454000002
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 4.330402
system.switch_cpus.branchPred.mispredicted_0::total 843581.0365129999
system.switch_cpus.branchPred.targetProvider_0::NoTarget 6352332.495457
system.switch_cpus.branchPred.targetProvider_0::BTB 9912955.970266
system.switch_cpus.branchPred.targetProvider_0::RAS 775843.481045
system.switch_cpus.branchPred.targetProvider_0::Indirect 17.036657
system.switch_cpus.branchPred.targetProvider_0::total 17041148.983425
system.switch_cpus.branchPred.targetWrong_0::NoBranch 515170.95737599995
system.switch_cpus.branchPred.targetWrong_0::Return 462716.3752550001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 607.616344
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 0.381844
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 978495.3308190001
system.switch_cpus.branchPred.condPredicted 13924444.492194002
system.switch_cpus.branchPred.condPredictedTaken 7822282.4277530005
system.switch_cpus.branchPred.condIncorrect 978495.3308190001
system.switch_cpus.branchPred.predTakenBTBMiss 126254.21911799996
system.switch_cpus.branchPred.NotTakenMispredicted 515778.95556399995
system.switch_cpus.branchPred.TakenMispredicted 462716.3752550001
system.switch_cpus.branchPred.BTBLookups 17041148.983425
system.switch_cpus.branchPred.BTBUpdates 515165.66690899996
system.switch_cpus.branchPred.BTBHits 14619930.727300998
system.switch_cpus.branchPred.BTBHitRatio 0.858228635006
system.switch_cpus.branchPred.BTBMispredicted 135100.344026
system.switch_cpus.branchPred.indirectLookups 43.622397
system.switch_cpus.branchPred.indirectHits 17.036657
system.switch_cpus.branchPred.indirectMisses 26.58574
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 775843.6173640001
system.switch_cpus.branchPred.btb.lookups::CallDirect 788120.1493960002
system.switch_cpus.branchPred.btb.lookups::CallIndirect 1.174251
system.switch_cpus.branchPred.btb.lookups::DirectCond 13924444.492194002
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1552697.102074
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 42.448145999999994
system.switch_cpus.branchPred.btb.lookups::total 17041148.983425
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 775843.6173640001
system.switch_cpus.branchPred.btb.misses::CallDirect 13344.803359000003
system.switch_cpus.branchPred.btb.misses::CallIndirect 1.174251
system.switch_cpus.branchPred.btb.misses::DirectCond 1605573.1733620001
system.switch_cpus.branchPred.btb.misses::DirectUncond 26413.039642000003
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 42.448145999999994
system.switch_cpus.branchPred.btb.misses::total 2421218.256123999
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 12599.035794
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 479315.13498000003
system.switch_cpus.branchPred.btb.updates::DirectUncond 23251.496135
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 515165.66690899996
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 12599.035794
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 479315.13498000003
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 23251.496135
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 515165.66690899996
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.switch_cpus.branchPred.indirectBranchPred.lookups 43.622397
system.switch_cpus.branchPred.indirectBranchPred.hits 17.036657
system.switch_cpus.branchPred.indirectBranchPred.misses 26.58574
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 5.626386
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 49.248783
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.144553
system.switch_cpus.branchPred.ras.pushes 1042227.7062919999
system.switch_cpus.branchPred.ras.pops 1042228.8425589999
system.switch_cpus.branchPred.ras.squashes 520491.6078400001
system.switch_cpus.branchPred.ras.used 521737.1998839999
system.switch_cpus.branchPred.ras.correct 521714.0276720001
system.switch_cpus.branchPred.ras.incorrect 23.172211999999995
system.switch_cpus.commit.commitSquashedInsts 28710916.616738006
system.switch_cpus.commit.branchMispredicts 945512.434261
system.switch_cpus.commit.numCommittedDist::samples 38867449.99729501
system.switch_cpus.commit.numCommittedDist::mean 2.582341468703
system.switch_cpus.commit.numCommittedDist::stdev 3.661560644683
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 15140699.972390998
system.switch_cpus.commit.numCommittedDist::1 8196104.084767001
system.switch_cpus.commit.numCommittedDist::2 3740995.240867001
system.switch_cpus.commit.numCommittedDist::3 2245515.074331
system.switch_cpus.commit.numCommittedDist::4 1788765.6662830005
system.switch_cpus.commit.numCommittedDist::5 1323554.168938
system.switch_cpus.commit.numCommittedDist::6 711642.465571
system.switch_cpus.commit.numCommittedDist::7 930980.04501
system.switch_cpus.commit.numCommittedDist::8 512974.0201670002
system.switch_cpus.commit.numCommittedDist::9 391502.05236499995
system.switch_cpus.commit.numCommittedDist::10 317432.2133699999
system.switch_cpus.commit.numCommittedDist::11 221481.48315200003
system.switch_cpus.commit.numCommittedDist::12 3345803.5100829997
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 12.000011999999998
system.switch_cpus.commit.numCommittedDist::total 38867449.99729501
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 521736.29061300005
system.switch_cpus.commit.committedInstType_0::No_OpClass 12.641592
system.switch_cpus.commit.committedInstType_0::IntAlu 71609055.95983599
system.switch_cpus.commit.committedInstType_0::IntMult 1499153.3698709996
system.switch_cpus.commit.committedInstType_0::IntDiv 5624.559173
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 1165858.9693549997
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 601867.234653
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 542627.2196429999
system.switch_cpus.commit.committedInstType_0::SimdCmp 44146.624597
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 232479.32055800004
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 35405.764285
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 17718.635787
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 17246192.607977003
system.switch_cpus.commit.committedInstType_0::MemWrite 7361616.702474
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 100361759.609801
system.switch_cpus.commit.commitEligibleSamples 3345803.5100829997
system.switch_cpus.commitStats0.numInsts 94323604.87557
system.switch_cpus.commitStats0.numOps 100361759.609801
system.switch_cpus.commitStats0.numInstsNotNOP 94323580.18122199
system.switch_cpus.commitStats0.numOpsNotNOP 100361734.91545299
system.switch_cpus.commitStats0.cpi 0.445319356236
system.switch_cpus.commitStats0.ipc 2.249880281781
system.switch_cpus.commitStats0.numMemRefs 24607809.31045101
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 90848949.02166098
system.switch_cpus.commitStats0.numLoadInsts 17246192.607977003
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7361616.702474
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 3551948.1520219995
system.switch_cpus.commitStats0.committedInstType::No_OpClass 12.641592
system.switch_cpus.commitStats0.committedInstType::IntAlu 71609055.95983599
system.switch_cpus.commitStats0.committedInstType::IntMult 1499153.3698709996
system.switch_cpus.commitStats0.committedInstType::IntDiv 5624.559173
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 1165858.9693549997
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 601867.234653
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 542627.2196429999
system.switch_cpus.commitStats0.committedInstType::SimdCmp 44146.624597
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 232479.32055800004
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 35405.764285
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 17718.635787
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 17246192.607977003
system.switch_cpus.commitStats0.committedInstType::MemWrite 7361616.702474
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 100361759.609801
system.switch_cpus.commitStats0.committedControl::IsControl 11676452.657043999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 11154697.049950998
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 521755.60709299997
system.switch_cpus.commitStats0.committedControl::IsCondControl 9650015.486619998
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2026437.1704240004
system.switch_cpus.commitStats0.committedControl::IsCall 521736.29061300005
system.switch_cpus.commitStats0.committedControl::IsReturn 521737.1242749999
system.switch_cpus.decode.idleCycles 16442601.574386
system.switch_cpus.decode.blockedCycles 2322919.6523049995
system.switch_cpus.decode.runCycles 21820194.111719
system.switch_cpus.decode.unblockCycles 360064.570551
system.switch_cpus.decode.squashCycles 962372.8150940001
system.switch_cpus.decode.branchResolved 9613866.783074
system.switch_cpus.decode.branchMispred 37179.272064
system.switch_cpus.decode.decodedInsts 139506213.886534
system.switch_cpus.decode.squashedInsts 78685.6607
system.switch_cpus.executeStats0.numInsts 116393356.285951
system.switch_cpus.executeStats0.numNop 29.819592
system.switch_cpus.executeStats0.numBranches 13604877.804798
system.switch_cpus.executeStats0.numLoadInsts 20398866.381960005
system.switch_cpus.executeStats0.numStoreInsts 8189009.676481999
system.switch_cpus.executeStats0.instRate 2.7783154602319997
system.switch_cpus.executeStats0.numCCRegReads 38784867.84414299
system.switch_cpus.executeStats0.numCCRegWrites 36635930.594125
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 131885156.53555803
system.switch_cpus.executeStats0.numIntRegWrites 83215113.79096
system.switch_cpus.executeStats0.numMemRefs 28587876.058441993
system.switch_cpus.executeStats0.numMiscRegReads 16115802.368857998
system.switch_cpus.executeStats0.numMiscRegWrites 1.000001
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 2899544.0918340003
system.switch_cpus.executeStats0.numVecRegWrites 2440569.367789
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 10688816.487968002
system.switch_cpus.fetch.cycles 23639332.668704
system.switch_cpus.fetch.squashCycles 1996446.694046
system.switch_cpus.fetch.miscStallCycles 3308.8798119999997
system.switch_cpus.fetch.pendingTrapStallCycles 18616.484806999997
system.switch_cpus.fetch.icacheWaitRetryStallCycles 16.432586999999998
system.switch_cpus.fetch.cacheLines 16736061.980449002
system.switch_cpus.fetch.icacheSquashes 419546.52276799997
system.switch_cpus.fetch.nisnDist::samples 41908152.724054985
system.switch_cpus.fetch.nisnDist::mean 3.440683226727
system.switch_cpus.fetch.nisnDist::stdev 4.234568846948
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 18597695.819771
system.switch_cpus.fetch.nisnDist::1 2159471.3699009996
system.switch_cpus.fetch.nisnDist::2 2723359.106224
system.switch_cpus.fetch.nisnDist::3 2737594.557092
system.switch_cpus.fetch.nisnDist::4 3367623.2759770006
system.switch_cpus.fetch.nisnDist::5 1297555.084152
system.switch_cpus.fetch.nisnDist::6 1477454.4208779996
system.switch_cpus.fetch.nisnDist::7 1123160.655914
system.switch_cpus.fetch.nisnDist::8 1332507.0031519998
system.switch_cpus.fetch.nisnDist::9 640195.0831699999
system.switch_cpus.fetch.nisnDist::10 821150.188602
system.switch_cpus.fetch.nisnDist::11 719881.1776960001
system.switch_cpus.fetch.nisnDist::12 4910504.981526
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 12.000011999999998
system.switch_cpus.fetch.nisnDist::total 41908152.724054985
system.switch_cpus.fetchStats0.numInsts 135068766.25220498
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 3.227602025958
system.switch_cpus.fetchStats0.numBranches 17041148.983425
system.switch_cpus.fetchStats0.branchRate 0.40685084046000003
system.switch_cpus.fetchStats0.icacheStallCycles 17248668.390047997
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 962372.8150940001
system.switch_cpus.iew.blockCycles 2148023.3303650003
system.switch_cpus.iew.unblockCycles 3670.4536500000004
system.switch_cpus.iew.dispatchedInsts 129072259.95567699
system.switch_cpus.iew.dispSquashedInsts 794373.9464959998
system.switch_cpus.iew.dispLoadInsts 22113502.093470994
system.switch_cpus.iew.dispStoreInsts 9428153.870302
system.switch_cpus.iew.dispNonSpecInsts 0.328019
system.switch_cpus.iew.iqFullEvents 2604.7744749999997
system.switch_cpus.iew.lsqFullEvents 626.2659580000001
system.switch_cpus.iew.memOrderViolationEvents 25786.137108000003
system.switch_cpus.iew.predictedTakenIncorrect 503487.25546799996
system.switch_cpus.iew.predictedNotTakenIncorrect 532032.161063
system.switch_cpus.iew.PNDLoadViolations 0.0
system.switch_cpus.iew.branchMispredicts 1035519.416531
system.switch_cpus.iew.instsToCommit 115468484.086749
system.switch_cpus.iew.writebackCount 115220198.18318702
system.switch_cpus.iew.producerInst 78007093.394858
system.switch_cpus.iew.consumerInst 128813685.068116
system.switch_cpus.iew.wbRate 2.750266335123
system.switch_cpus.iew.wbFanout 0.605865154568
system.switch_cpus.lsq0.forwLoads 676441.717759
system.switch_cpus.lsq0.squashedLoads 4867299.700557999
system.switch_cpus.lsq0.ignoredResponses 14211.330662000002
system.switch_cpus.lsq0.memOrderViolation 25786.137108000003
system.switch_cpus.lsq0.squashedStores 2066531.5862010003
system.switch_cpus.lsq0.rescheduledLoads 200625.087704
system.switch_cpus.lsq0.blockedByCache 6689.153280999999
system.switch_cpus.lsq0.loadToUse::samples 17246192.930074
system.switch_cpus.lsq0.loadToUse::mean 4.859039685069001
system.switch_cpus.lsq0.loadToUse::stdev 16.772601133303
system.switch_cpus.lsq0.loadToUse::0-9 17043175.833502997
system.switch_cpus.lsq0.loadToUse::10-19 19918.827451999998
system.switch_cpus.lsq0.loadToUse::20-29 20074.544553
system.switch_cpus.lsq0.loadToUse::30-39 3477.122877999999
system.switch_cpus.lsq0.loadToUse::40-49 2662.4423439999996
system.switch_cpus.lsq0.loadToUse::50-59 2401.589702
system.switch_cpus.lsq0.loadToUse::60-69 2364.8904310000003
system.switch_cpus.lsq0.loadToUse::70-79 2528.760285
system.switch_cpus.lsq0.loadToUse::80-89 2412.492611999999
system.switch_cpus.lsq0.loadToUse::90-99 3239.7280490000003
system.switch_cpus.lsq0.loadToUse::100-109 4864.0168730000005
system.switch_cpus.lsq0.loadToUse::110-119 5043.078675
system.switch_cpus.lsq0.loadToUse::120-129 6233.456101
system.switch_cpus.lsq0.loadToUse::130-139 10959.044641
system.switch_cpus.lsq0.loadToUse::140-149 17280.531987999995
system.switch_cpus.lsq0.loadToUse::150-159 8388.612027
system.switch_cpus.lsq0.loadToUse::160-169 4411.8187179999995
system.switch_cpus.lsq0.loadToUse::170-179 53252.23610200001
system.switch_cpus.lsq0.loadToUse::180-189 8832.946136
system.switch_cpus.lsq0.loadToUse::190-199 529.907522
system.switch_cpus.lsq0.loadToUse::200-209 16040.83504
system.switch_cpus.lsq0.loadToUse::210-219 2734.557893
system.switch_cpus.lsq0.loadToUse::220-229 109.76386500000001
system.switch_cpus.lsq0.loadToUse::230-239 112.6037
system.switch_cpus.lsq0.loadToUse::240-249 108.22909699999998
system.switch_cpus.lsq0.loadToUse::250-259 117.578813
system.switch_cpus.lsq0.loadToUse::260-269 127.76963200000002
system.switch_cpus.lsq0.loadToUse::270-279 124.71592399999997
system.switch_cpus.lsq0.loadToUse::280-289 132.153104
system.switch_cpus.lsq0.loadToUse::290-299 116.958482
system.switch_cpus.lsq0.loadToUse::overflows 4415.883932
system.switch_cpus.lsq0.loadToUse::min_value 1.856177
system.switch_cpus.lsq0.loadToUse::max_value 890.2587610000002
system.switch_cpus.lsq0.loadToUse::total 17246192.930074
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 20955930782.478
system.switch_cpus.rename.squashCycles 962372.8150940001
system.switch_cpus.rename.idleCycles 16980996.530362003
system.switch_cpus.rename.blockCycles 2233749.1594470004
system.switch_cpus.rename.serializeStallCycles 381.645133
system.switch_cpus.rename.runCycles 21608913.195864
system.switch_cpus.rename.unblockCycles 121739.37815500001
system.switch_cpus.rename.renamedInsts 136141685.82735798
system.switch_cpus.rename.ROBFullEvents 2300.2352019999994
system.switch_cpus.rename.IQFullEvents 7229.581670999999
system.switch_cpus.rename.SQFullEvents 89172.778844
system.switch_cpus.rename.renamedOperands 156976680.21337903
system.switch_cpus.rename.lookups 223986823.16491497
system.switch_cpus.rename.intLookups 157320088.02525598
system.switch_cpus.rename.vecLookups 3224010.901692
system.switch_cpus.rename.committedMaps 115611691.60802701
system.switch_cpus.rename.undoneMaps 41364913.569845
system.switch_cpus.rename.serializing 8.44401
system.switch_cpus.rename.tempSerializing 1.155509
system.switch_cpus.rename.skidInsts 171967.54413000002
system.switch_cpus.rob.reads 164594318.47789598
system.switch_cpus.rob.writes 261201669.17363203
system.switch_cpus.rob.squashedLoads 5319735.749755
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 2264777.3611789998
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 94323580.18122199
system.switch_cpus.thread_0.numOps 100361734.91545299
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 40196.418558000005
system.tol2bus.transDist::WritebackDirty 38892.708470000005
system.tol2bus.transDist::CleanEvict 16376.499726999999
system.tol2bus.transDist::UpgradeReq 5.645548000000001
system.tol2bus.transDist::UpgradeResp 5.645548000000001
system.tol2bus.transDist::ReadExReq 3525.3715739999993
system.tol2bus.transDist::ReadExResp 3525.3715739999993
system.tol2bus.transDist::ReadCleanReq 65.61415299999999
system.tol2bus.transDist::ReadSharedReq 40130.886455
system.tol2bus.transDist::InvalidateReq 5725.706616999999
system.tol2bus.transDist::InvalidateResp 5725.709528999999
system.tol2bus.pktCount::total 147550.11716
system.tol2bus.pktSize::total 4892686.715712001
system.tol2bus.snoops 6625.717712
system.tol2bus.snoopTraffic 394678.65523199993
system.tol2bus.snoopFanout::samples 56073.417875
system.tol2bus.snoopFanout::mean 0.003101119464
system.tol2bus.snoopFanout::stdev 0.053604221869999996
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 55923.63223999999
system.tol2bus.snoopFanout::1 149.78563499999998
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.000001
system.tol2bus.snoopFanout::total 56073.417875
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 20955930782.478
system.tol2bus.reqLayer0.occupancy 81783047.95250002
system.tol2bus.reqLayer0.utilization 0.00014560000000000002
system.tol2bus.respLayer0.occupancy 98421.2295
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 68349861.021864
system.tol2bus.respLayer1.utilization 7.280000000000001e-05
system.tol2bus.snoop_filter.totRequests 98102.49613499998
system.tol2bus.snoop_filter.hitSingleRequests 48654.792723
system.tol2bus.snoop_filter.hitMultiRequests 47.700829
system.tol2bus.snoop_filter.totSnoops 96.90355199999999
system.tol2bus.snoop_filter.hitSingleSnoops 96.90355199999999
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 6161.493904000002
system.l2.writebacks::total 6161.493904000002
system.l2.tags.ageTaskId_1024::4 22542.708745999993
system.mem_ctrls.avgPriority_writebacks::samples 6161.496088000002
system.mem_ctrls.rdPerTurnAround::samples 72.76695500000001
system.mem_ctrls.rdPerTurnAround::mean 1437.9385978789762
system.mem_ctrls.rdPerTurnAround::gmean 481.581613164688
system.mem_ctrls.rdPerTurnAround::stdev 4611.024779744182
system.mem_ctrls.rdPerTurnAround::0-1023 31.301685000000006
system.mem_ctrls.rdPerTurnAround::1024-2047 1.769367
system.mem_ctrls.rdPerTurnAround::26624-27647 0.48613799999999996
system.mem_ctrls.rdPerTurnAround::total 72.76695500000001
system.mem_ctrls.wrPerTurnAround::samples 72.76768300000002
system.mem_ctrls.wrPerTurnAround::mean 16.570773554048
system.mem_ctrls.wrPerTurnAround::gmean 16.557744152265
system.mem_ctrls.wrPerTurnAround::stdev 0.38385942868699996
system.mem_ctrls.wrPerTurnAround::16 1.4903379999999997
system.mem_ctrls.wrPerTurnAround::18 31.113728000000002
system.mem_ctrls.wrPerTurnAround::total 72.76768300000002
system.mem_ctrls.requestorWriteBytes::writebacks 392928.1631360001
system.mem_ctrls.requestorWriteRate::writebacks 6421057.8553931555
system.mem_ctrls.requestorWriteAccesses::writebacks 6161.496088000002
system.mem_ctrls.requestorWriteTotalLat::writebacks 254765048622.55603
system.mem_ctrls.requestorWriteAvgLat::writebacks 476912197.6789482
system.mem_ctrls.dram.bytesWritten::writebacks 394335.7496320001
system.mem_ctrls.dram.bytesWritten::total 394335.7496320001
system.mem_ctrls.dram.numWrites::writebacks 6161.496088000002
system.mem_ctrls.dram.numWrites::total 6161.496088000002
system.mem_ctrls.dram.bwWrite::writebacks 6485076.906227998
system.mem_ctrls.dram.bwWrite::total 6485076.906227998
system.mem_ctrls.dram.bwTotal::writebacks 6485076.906227998
system.membus.transDist::WritebackDirty 6161.496088000002
system.membus.transDist::CleanEvict 363.688261
system.switch_cpus.rename.LQFullEvents 626.318188
system.l2.ReadExReq.misses::cpu.data 0.436571
system.l2.ReadExReq.accesses::cpu.data 0.436571
system.l2.ReadExReq.missRate::cpu.data 0.34959399999999996
system.l2.CleanEvict.mshrMisses::writebacks 1.7280890000000002
system.l2.CleanEvict.mshrMisses::total 1.7280890000000002
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::2048-3071 0.20050400000000002
system.mem_ctrls.rdPerTurnAround::25600-26623 0.374014
system.mem_ctrls.wrPerTurnAround::19 1.499246
system.switch_cpus.executeStats0.numVecPredRegReads 26.305754
system.switch_cpus.executeStats0.numVecPredRegWrites 8.854946
system.switch_cpus.rename.vecPredLookups 20.192304
system.mem_ctrls.wrPerTurnAround::17 0.08546699999999999
system.l2.WritebackClean.hits::writebacks 0.585319
system.l2.WritebackClean.hits::total 0.585319
system.l2.WritebackClean.accesses::writebacks 0.585319
system.l2.WritebackClean.accesses::total 0.585319
system.switch_cpus.nonSpecInstsAdded 0.328019
system.switch_cpus.commit.commitNonSpecStalls 0.325835
system.tol2bus.transDist::WritebackClean 0.585319
system.l2.InvalidateReq.misses::cpu.data 0.00364
system.l2.InvalidateReq.accesses::cpu.data 0.00364
system.l2.InvalidateReq.missRate::cpu.data 0.000728
system.mem_ctrls.rdPerTurnAround::0 37.294712000000004
system.mem_ctrls.rdPerTurnAround::1 0.012376
system.mem_ctrls.wrPerTurnAround::32-39 0.002184
system.mem_ctrls.wrPerTurnAround::72-79 0.001456
system.mem_ctrls.wrPerTurnAround::80-87 0.002912
system.mem_ctrls.wrPerTurnAround::88-95 0.631904
system.mem_ctrls.wrPerTurnAround::96-103 0.315952
system.mem_ctrls.wrPerTurnAround::112-119 0.947856
system.mem_ctrls.wrPerTurnAround::120-127 0.002184
system.mem_ctrls.wrPerTurnAround::128-135 27.496560000000002
system.mem_ctrls.wrPerTurnAround::136-143 0.001456
system.mem_ctrls.wrPerTurnAround::144-151 1.895712
system.mem_ctrls.wrPerTurnAround::152-159 0.315952
system.mem_ctrls.wrPerTurnAround::160-167 0.631904
system.mem_ctrls.wrPerTurnAround::168-175 0.000728
system.mem_ctrls.wrPerTurnAround::176-183 0.001456
system.mem_ctrls.wrPerTurnAround::192-199 0.000728
system.mem_ctrls.wrPerTurnAround::216-223 0.000728
system.mem_ctrls.wrPerTurnAround::224-231 1.57976
system.mem_ctrls.wrPerTurnAround::232-239 0.315952
system.mem_ctrls.wrPerTurnAround::240-247 0.632632
system.mem_ctrls.wrPerTurnAround::248-255 0.31668
system.mem_ctrls.wrPerTurnAround::256-263 0.315952
system.mem_ctrls.wrPerTurnAround::264-271 0.000728
system.mem_ctrls.wrPerTurnAround::272-279 0.947856
system.mem_ctrls.wrPerTurnAround::280-287 0.001456
system.mem_ctrls.wrPerTurnAround::288-295 0.315952
system.mem_ctrls.wrPerTurnAround::296-303 0.000728
system.mem_ctrls.wrPerTurnAround::304-311 0.000728
system.mem_ctrls.wrPerTurnAround::360-367 0.000728
system.mem_ctrls.wrPerTurnAround::368-375 0.000728
system.mem_ctrls.wrPerTurnAround::376-383 0.631904
system.membus.transDist::InvalidateResp 0.00364
system.l2.UpgradeReq.misses::switch_cpus.data 0.000728
system.l2.UpgradeReq.misses::total 0.000728
system.l2.UpgradeReq.missRate::switch_cpus.data 0.000728
system.l2.UpgradeReq.missRate::total 0.000728
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 0.000728
system.l2.UpgradeReq.mshrMisses::total 0.000728
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 14.924000000000001
system.l2.UpgradeReq.mshrMissLatency::total 14.924000000000001
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.000728
system.l2.UpgradeReq.mshrMissRate::total 0.000728
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 14.924000000000001
system.l2.UpgradeReq.avgMshrMissLatency::total 14.924000000000001
system.mem_ctrls.rdPerTurnAround::2 0.001456
system.mem_ctrls.rdPerTurnAround::4 0.002184
system.mem_ctrls.rdPerTurnAround::5 0.000728
system.mem_ctrls.rdPerTurnAround::6 0.004368
system.mem_ctrls.rdPerTurnAround::7 0.004368
system.mem_ctrls.rdPerTurnAround::8 0.008736
system.mem_ctrls.rdPerTurnAround::9 0.034216
system.mem_ctrls.rdPerTurnAround::10 0.063336
system.mem_ctrls.rdPerTurnAround::11 0.064064
system.mem_ctrls.rdPerTurnAround::12 0.061880000000000004
system.mem_ctrls.rdPerTurnAround::13 0.072072
system.mem_ctrls.rdPerTurnAround::14 0.064792
system.mem_ctrls.rdPerTurnAround::15 0.058968
system.mem_ctrls.rdPerTurnAround::16 0.07498400000000001
system.mem_ctrls.rdPerTurnAround::17 0.113568
system.mem_ctrls.rdPerTurnAround::18 0.42515200000000003
system.mem_ctrls.rdPerTurnAround::19 0.18782400000000002
system.mem_ctrls.rdPerTurnAround::20 0.026208000000000002
system.mem_ctrls.rdPerTurnAround::21 0.002184
system.mem_ctrls.wrPerTurnAround::16-23 1.278368
system.mem_ctrls.wrPerTurnAround::24-31 0.002184
system.mem_ctrls.wrPerTurnAround::40-47 0.000728
system.mem_ctrls.wrPerTurnAround::64-71 0.000728
system.membus.transDist::UpgradeReq 0.000728
system.switch_cpus.squashedNonSpecRemoved 0.002184
system.mem_ctrls.rdPerTurnAround::28672-29695 0.030412
system.mem_ctrls.rdPerTurnAround::23552-24575 0.026659
CPI 0.44434129286050833
