Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 22:28:21 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.735        0.000                      0                31968        0.046        0.000                      0                31968        4.238        0.000                       0                  8726  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.735        0.000                      0                31968        0.046        0.000                      0                31968        4.238        0.000                       0                  8726  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 2.705ns (43.199%)  route 3.557ns (56.801%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X12Y195        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/Q
                         net (fo=1, routed)           0.800     0.956    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672[4]
    SLICE_X12Y160        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     1.143 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126/O
                         net (fo=1, routed)           0.018     1.161    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     1.397 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99/CO[7]
                         net (fo=1, routed)           0.030     1.427    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.533 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_162/O[1]
                         net (fo=2, routed)           0.439     1.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_628_fu_9894_p1[9]
    SLICE_X9Y161         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.196 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169/O
                         net (fo=1, routed)           0.013     2.209    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     2.384 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_97/O[2]
                         net (fo=2, routed)           0.359     2.743    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_700_fu_9907_p1[10]
    SLICE_X6Y161         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.893 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103/O
                         net (fo=1, routed)           0.015     2.908    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.081     2.989 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_55/O[2]
                         net (fo=2, routed)           0.614     3.603    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_701_fu_9917_p1[10]
    SLICE_X8Y176         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     3.659 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49/O
                         net (fo=2, routed)           0.268     3.927    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49_n_0
    SLICE_X6Y176         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     4.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57/O
                         net (fo=1, routed)           0.013     4.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27/CO[7]
                         net (fo=1, routed)           0.030     4.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.364 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18/O[2]
                         net (fo=2, routed)           0.380     4.744    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18_n_13
    SLICE_X7Y171         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     4.969 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7/O
                         net (fo=2, routed)           0.176     5.146    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7_n_0
    SLICE_X6Y172         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     5.367 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15/O
                         net (fo=1, routed)           0.013     5.380    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     5.600 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.630    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.179     5.809 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_2/O[7]
                         net (fo=2, routed)           0.278     6.087    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[15]
    SLICE_X5Y173         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     6.225 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_2/O
                         net (fo=1, routed)           0.080     6.305    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_2_n_0
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.031    10.031    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X5Y173         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.701ns (43.993%)  route 3.439ns (56.007%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X12Y195        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/Q
                         net (fo=1, routed)           0.800     0.956    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672[4]
    SLICE_X12Y160        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     1.143 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126/O
                         net (fo=1, routed)           0.018     1.161    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     1.397 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99/CO[7]
                         net (fo=1, routed)           0.030     1.427    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.533 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_162/O[1]
                         net (fo=2, routed)           0.439     1.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_628_fu_9894_p1[9]
    SLICE_X9Y161         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.196 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169/O
                         net (fo=1, routed)           0.013     2.209    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     2.384 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_97/O[2]
                         net (fo=2, routed)           0.359     2.743    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_700_fu_9907_p1[10]
    SLICE_X6Y161         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.893 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103/O
                         net (fo=1, routed)           0.015     2.908    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.081     2.989 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_55/O[2]
                         net (fo=2, routed)           0.614     3.603    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_701_fu_9917_p1[10]
    SLICE_X8Y176         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     3.659 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49/O
                         net (fo=2, routed)           0.268     3.927    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49_n_0
    SLICE_X6Y176         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     4.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57/O
                         net (fo=1, routed)           0.013     4.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27/CO[7]
                         net (fo=1, routed)           0.030     4.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.364 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18/O[2]
                         net (fo=2, routed)           0.380     4.744    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18_n_13
    SLICE_X7Y171         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     4.969 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7/O
                         net (fo=2, routed)           0.176     5.146    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7_n_0
    SLICE_X6Y172         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     5.367 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15/O
                         net (fo=1, routed)           0.013     5.380    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     5.600 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.630    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.127     5.757 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_2/O[4]
                         net (fo=2, routed)           0.145     5.902    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[12]
    SLICE_X5Y173         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     6.088 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[12]_i_1/O
                         net (fo=1, routed)           0.095     6.183    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[12]_i_1_n_0
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030    10.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X5Y173         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 2.674ns (43.882%)  route 3.420ns (56.118%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X12Y195        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/Q
                         net (fo=1, routed)           0.800     0.956    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672[4]
    SLICE_X12Y160        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     1.143 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126/O
                         net (fo=1, routed)           0.018     1.161    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     1.397 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99/CO[7]
                         net (fo=1, routed)           0.030     1.427    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.533 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_162/O[1]
                         net (fo=2, routed)           0.439     1.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_628_fu_9894_p1[9]
    SLICE_X9Y161         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.196 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169/O
                         net (fo=1, routed)           0.013     2.209    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     2.384 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_97/O[2]
                         net (fo=2, routed)           0.359     2.743    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_700_fu_9907_p1[10]
    SLICE_X6Y161         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.893 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103/O
                         net (fo=1, routed)           0.015     2.908    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.081     2.989 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_55/O[2]
                         net (fo=2, routed)           0.614     3.603    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_701_fu_9917_p1[10]
    SLICE_X8Y176         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     3.659 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49/O
                         net (fo=2, routed)           0.268     3.927    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49_n_0
    SLICE_X6Y176         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     4.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57/O
                         net (fo=1, routed)           0.013     4.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27/CO[7]
                         net (fo=1, routed)           0.030     4.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.364 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18/O[2]
                         net (fo=2, routed)           0.380     4.744    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18_n_13
    SLICE_X7Y171         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     4.969 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7/O
                         net (fo=2, routed)           0.176     5.146    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7_n_0
    SLICE_X6Y172         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     5.367 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15/O
                         net (fo=1, routed)           0.013     5.380    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     5.600 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.630    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.101     5.731 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.154     5.885    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[10]
    SLICE_X6Y174         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     6.070 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[10]_i_1/O
                         net (fo=1, routed)           0.067     6.137    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[10]_i_1_n_0
    SLICE_X6Y174         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.029    10.029    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X6Y174         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X6Y174         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 2.697ns (44.316%)  route 3.389ns (55.684%))
  Logic Levels:           15  (CARRY8=7 LUT2=3 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X12Y195        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/Q
                         net (fo=1, routed)           0.800     0.956    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672[4]
    SLICE_X12Y160        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     1.143 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126/O
                         net (fo=1, routed)           0.018     1.161    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     1.397 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99/CO[7]
                         net (fo=1, routed)           0.030     1.427    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.533 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_162/O[1]
                         net (fo=2, routed)           0.439     1.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_628_fu_9894_p1[9]
    SLICE_X9Y161         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.196 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169/O
                         net (fo=1, routed)           0.013     2.209    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     2.384 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_97/O[2]
                         net (fo=2, routed)           0.359     2.743    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_700_fu_9907_p1[10]
    SLICE_X6Y161         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.893 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103/O
                         net (fo=1, routed)           0.015     2.908    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.081     2.989 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_55/O[2]
                         net (fo=2, routed)           0.614     3.603    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_701_fu_9917_p1[10]
    SLICE_X8Y176         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     3.659 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49/O
                         net (fo=2, routed)           0.268     3.927    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49_n_0
    SLICE_X6Y176         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     4.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57/O
                         net (fo=1, routed)           0.013     4.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     4.279 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27/O[5]
                         net (fo=2, routed)           0.259     4.538    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27_n_10
    SLICE_X6Y171         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.230     4.768 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_21/O
                         net (fo=2, routed)           0.265     5.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_21_n_0
    SLICE_X6Y171         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     5.260 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_29/O
                         net (fo=1, routed)           0.012     5.272    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_29_n_0
    SLICE_X6Y171         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     5.443 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.473    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_2_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.179     5.652 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1/O[7]
                         net (fo=2, routed)           0.158     5.810    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[7]
    SLICE_X5Y172         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     6.034 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[7]_i_1/O
                         net (fo=1, routed)           0.095     6.129    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[7]_i_1_n_0
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.031    10.031    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X5Y172         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.503ns (41.203%)  route 3.572ns (58.797%))
  Logic Levels:           15  (CARRY8=7 LUT2=3 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X12Y195        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/Q
                         net (fo=1, routed)           0.800     0.956    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672[4]
    SLICE_X12Y160        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     1.143 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126/O
                         net (fo=1, routed)           0.018     1.161    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     1.397 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99/CO[7]
                         net (fo=1, routed)           0.030     1.427    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.533 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_162/O[1]
                         net (fo=2, routed)           0.439     1.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_628_fu_9894_p1[9]
    SLICE_X9Y161         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.196 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169/O
                         net (fo=1, routed)           0.013     2.209    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     2.384 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_97/O[2]
                         net (fo=2, routed)           0.359     2.743    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_700_fu_9907_p1[10]
    SLICE_X6Y161         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.893 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103/O
                         net (fo=1, routed)           0.015     2.908    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.081     2.989 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_55/O[2]
                         net (fo=2, routed)           0.614     3.603    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_701_fu_9917_p1[10]
    SLICE_X8Y176         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     3.659 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49/O
                         net (fo=2, routed)           0.268     3.927    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49_n_0
    SLICE_X6Y176         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     4.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57/O
                         net (fo=1, routed)           0.013     4.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     4.279 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27/O[5]
                         net (fo=2, routed)           0.259     4.538    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27_n_10
    SLICE_X6Y171         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.230     4.768 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_21/O
                         net (fo=2, routed)           0.265     5.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_21_n_0
    SLICE_X6Y171         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     5.260 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_29/O
                         net (fo=1, routed)           0.012     5.272    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_29_n_0
    SLICE_X6Y171         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     5.443 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.473    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_2_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.127     5.600 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1/O[4]
                         net (fo=2, routed)           0.355     5.955    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[4]
    SLICE_X5Y172         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     6.037 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[4]_i_1/O
                         net (fo=1, routed)           0.081     6.118    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[4]_i_1_n_0
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030    10.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X5Y172         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.636ns (43.580%)  route 3.413ns (56.420%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X12Y195        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/Q
                         net (fo=1, routed)           0.800     0.956    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672[4]
    SLICE_X12Y160        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     1.143 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126/O
                         net (fo=1, routed)           0.018     1.161    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     1.397 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99/CO[7]
                         net (fo=1, routed)           0.030     1.427    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.533 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_162/O[1]
                         net (fo=2, routed)           0.439     1.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_628_fu_9894_p1[9]
    SLICE_X9Y161         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.196 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169/O
                         net (fo=1, routed)           0.013     2.209    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     2.384 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_97/O[2]
                         net (fo=2, routed)           0.359     2.743    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_700_fu_9907_p1[10]
    SLICE_X6Y161         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.893 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103/O
                         net (fo=1, routed)           0.015     2.908    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.081     2.989 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_55/O[2]
                         net (fo=2, routed)           0.614     3.603    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_701_fu_9917_p1[10]
    SLICE_X8Y176         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     3.659 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49/O
                         net (fo=2, routed)           0.268     3.927    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49_n_0
    SLICE_X6Y176         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     4.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57/O
                         net (fo=1, routed)           0.013     4.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27/CO[7]
                         net (fo=1, routed)           0.030     4.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.364 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18/O[2]
                         net (fo=2, routed)           0.380     4.744    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18_n_13
    SLICE_X7Y171         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     4.969 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7/O
                         net (fo=2, routed)           0.176     5.146    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7_n_0
    SLICE_X6Y172         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     5.367 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15/O
                         net (fo=1, routed)           0.013     5.380    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     5.600 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.630    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.165     5.795 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_2/O[6]
                         net (fo=2, routed)           0.141     5.936    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[14]
    SLICE_X5Y173         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083     6.019 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[14]_i_1/O
                         net (fo=1, routed)           0.073     6.092    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[14]_i_1_n_0
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030    10.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X5Y173         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    10.039    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 2.614ns (43.295%)  route 3.424ns (56.705%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X12Y195        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/Q
                         net (fo=1, routed)           0.800     0.956    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672[4]
    SLICE_X12Y160        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     1.143 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126/O
                         net (fo=1, routed)           0.018     1.161    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     1.397 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99/CO[7]
                         net (fo=1, routed)           0.030     1.427    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.533 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_162/O[1]
                         net (fo=2, routed)           0.439     1.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_628_fu_9894_p1[9]
    SLICE_X9Y161         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.196 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169/O
                         net (fo=1, routed)           0.013     2.209    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     2.384 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_97/O[2]
                         net (fo=2, routed)           0.359     2.743    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_700_fu_9907_p1[10]
    SLICE_X6Y161         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.893 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103/O
                         net (fo=1, routed)           0.015     2.908    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.081     2.989 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_55/O[2]
                         net (fo=2, routed)           0.614     3.603    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_701_fu_9917_p1[10]
    SLICE_X8Y176         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     3.659 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49/O
                         net (fo=2, routed)           0.268     3.927    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49_n_0
    SLICE_X6Y176         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     4.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57/O
                         net (fo=1, routed)           0.013     4.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27/CO[7]
                         net (fo=1, routed)           0.030     4.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.364 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18/O[2]
                         net (fo=2, routed)           0.380     4.744    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18_n_13
    SLICE_X7Y171         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     4.969 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7/O
                         net (fo=2, routed)           0.176     5.146    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7_n_0
    SLICE_X6Y172         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     5.367 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15/O
                         net (fo=1, routed)           0.013     5.380    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     5.600 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.630    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169     5.799 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_2/O[5]
                         net (fo=2, routed)           0.144     5.943    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[13]
    SLICE_X5Y173         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     6.000 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[13]_i_1/O
                         net (fo=1, routed)           0.081     6.081    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[13]_i_1_n_0
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030    10.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X5Y173         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 2.644ns (43.856%)  route 3.385ns (56.144%))
  Logic Levels:           15  (CARRY8=7 LUT2=3 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X12Y195        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/Q
                         net (fo=1, routed)           0.800     0.956    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672[4]
    SLICE_X12Y160        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     1.143 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126/O
                         net (fo=1, routed)           0.018     1.161    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     1.397 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99/CO[7]
                         net (fo=1, routed)           0.030     1.427    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.533 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_162/O[1]
                         net (fo=2, routed)           0.439     1.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_628_fu_9894_p1[9]
    SLICE_X9Y161         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.196 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169/O
                         net (fo=1, routed)           0.013     2.209    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     2.384 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_97/O[2]
                         net (fo=2, routed)           0.359     2.743    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_700_fu_9907_p1[10]
    SLICE_X6Y161         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.893 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103/O
                         net (fo=1, routed)           0.015     2.908    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.081     2.989 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_55/O[2]
                         net (fo=2, routed)           0.614     3.603    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_701_fu_9917_p1[10]
    SLICE_X8Y176         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     3.659 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49/O
                         net (fo=2, routed)           0.268     3.927    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49_n_0
    SLICE_X6Y176         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     4.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57/O
                         net (fo=1, routed)           0.013     4.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     4.279 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27/O[5]
                         net (fo=2, routed)           0.259     4.538    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27_n_10
    SLICE_X6Y171         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.230     4.768 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_21/O
                         net (fo=2, routed)           0.265     5.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_21_n_0
    SLICE_X6Y171         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     5.260 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_29/O
                         net (fo=1, routed)           0.012     5.272    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_29_n_0
    SLICE_X6Y171         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     5.443 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.030     5.473    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_2_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.122     5.595 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.169     5.764    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[3]
    SLICE_X5Y172         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     5.992 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[3]_i_1/O
                         net (fo=1, routed)           0.080     6.072    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[3]_i_1_n_0
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.031    10.031    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X5Y172         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.566ns (42.783%)  route 3.432ns (57.217%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X12Y195        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/Q
                         net (fo=1, routed)           0.800     0.956    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672[4]
    SLICE_X12Y160        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     1.143 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126/O
                         net (fo=1, routed)           0.018     1.161    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     1.397 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99/CO[7]
                         net (fo=1, routed)           0.030     1.427    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.533 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_162/O[1]
                         net (fo=2, routed)           0.439     1.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_628_fu_9894_p1[9]
    SLICE_X9Y161         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.196 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169/O
                         net (fo=1, routed)           0.013     2.209    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     2.384 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_97/O[2]
                         net (fo=2, routed)           0.359     2.743    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_700_fu_9907_p1[10]
    SLICE_X6Y161         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.893 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103/O
                         net (fo=1, routed)           0.015     2.908    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.081     2.989 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_55/O[2]
                         net (fo=2, routed)           0.614     3.603    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_701_fu_9917_p1[10]
    SLICE_X8Y176         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     3.659 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49/O
                         net (fo=2, routed)           0.268     3.927    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49_n_0
    SLICE_X6Y176         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     4.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57/O
                         net (fo=1, routed)           0.013     4.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27/CO[7]
                         net (fo=1, routed)           0.030     4.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.364 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18/O[2]
                         net (fo=2, routed)           0.380     4.744    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18_n_13
    SLICE_X7Y171         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     4.969 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7/O
                         net (fo=2, routed)           0.176     5.146    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7_n_0
    SLICE_X6Y172         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     5.367 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15/O
                         net (fo=1, routed)           0.013     5.380    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     5.600 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.630    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.122     5.752 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.137     5.889    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[11]
    SLICE_X5Y173         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     5.945 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[11]_i_1/O
                         net (fo=1, routed)           0.096     6.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[11]_i_1_n_0
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030    10.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X5Y173         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.583ns (43.067%)  route 3.415ns (56.933%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X12Y195        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672_reg[4]/Q
                         net (fo=1, routed)           0.800     0.956    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_241_reg_11672[4]
    SLICE_X12Y160        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     1.143 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126/O
                         net (fo=1, routed)           0.018     1.161    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_126_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     1.397 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99/CO[7]
                         net (fo=1, routed)           0.030     1.427    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_99_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.533 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_162/O[1]
                         net (fo=2, routed)           0.439     1.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_628_fu_9894_p1[9]
    SLICE_X9Y161         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.196 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169/O
                         net (fo=1, routed)           0.013     2.209    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_169_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     2.384 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_97/O[2]
                         net (fo=2, routed)           0.359     2.743    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_700_fu_9907_p1[10]
    SLICE_X6Y161         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.893 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103/O
                         net (fo=1, routed)           0.015     2.908    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[15]_i_103_n_0
    SLICE_X6Y161         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.081     2.989 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_55/O[2]
                         net (fo=2, routed)           0.614     3.603    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/sext_ln31_701_fu_9917_p1[10]
    SLICE_X8Y176         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     3.659 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49/O
                         net (fo=2, routed)           0.268     3.927    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_49_n_0
    SLICE_X6Y176         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     4.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57/O
                         net (fo=1, routed)           0.013     4.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_57_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27/CO[7]
                         net (fo=1, routed)           0.030     4.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_27_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.364 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18/O[2]
                         net (fo=2, routed)           0.380     4.744    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_18_n_13
    SLICE_X7Y171         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225     4.969 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7/O
                         net (fo=2, routed)           0.176     5.146    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_7_n_0
    SLICE_X6Y172         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     5.367 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15/O
                         net (fo=1, routed)           0.013     5.380    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2[7]_i_15_n_0
    SLICE_X6Y172         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     5.600 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.630    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[7]_i_1_n_0
    SLICE_X6Y173         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.114     5.744 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/data_p2_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.147     5.891    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p2_reg[15]_0[9]
    SLICE_X6Y174         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     5.972 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[9]_i_1/O
                         net (fo=1, routed)           0.069     6.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[9]_i_1_n_0
    SLICE_X6Y174         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.029    10.029    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X6Y174         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X6Y174         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  3.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y77        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X2Y77        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X2Y77        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y77        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X2Y77        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X2Y77        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y77        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X2Y77        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X2Y77        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y77        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X2Y77        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X2Y77        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y77        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X2Y77        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X2Y77        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y77        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X2Y77        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X2Y77        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y77        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X2Y77        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X2Y77        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y77        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X2Y77        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X2Y77        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y77        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X2Y77        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X2Y77        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y77        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X2Y77        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<18>
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y77        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X2Y77        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10ns_28_4_1_U26/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[10]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[11]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[12]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[13]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[14]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[15]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X5Y191  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[16]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y190  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln31_163_reg_10998_pp0_iter2_reg_reg[13]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[1]
                                                                      r  output_r_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[2]
                                                                      r  output_r_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[5]
                                                                      r  output_r_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[8]
                                                                      r  output_r_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X8Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y182         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.159    output_r_tvalid
                                                                      r  output_r_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.157    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.157    output_r_tdata[3]
                                                                      r  output_r_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[0]
                                                                      r  output_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[0]
                                                                      r  output_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[4]
                                                                      r  output_r_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[6]
                                                                      r  output_r_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[7]
                                                                      r  output_r_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y173         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[1]
                                                                      r  output_r_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.060ns (7.141%)  route 0.780ns (92.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X8Y181         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1/O
                         net (fo=16, routed)          0.780     0.840    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X6Y174         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X6Y174         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.060ns (7.141%)  route 0.780ns (92.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X8Y181         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1/O
                         net (fo=16, routed)          0.780     0.840    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X6Y174         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X6Y174         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/C

Slack:                    inf
  Source:                 input_r_tdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.137ns (17.059%)  route 0.666ns (82.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[5] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[5]
    SLICE_X16Y179        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     0.137 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_reg_reg_i_12__2/O
                         net (fo=2, routed)           0.666     0.803    bd_0_i/hls_inst/inst/regslice_both_input_r_U/D[5]
    SLICE_X17Y178        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X17Y178        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[5]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.060ns (8.471%)  route 0.648ns (91.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X8Y181         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1/O
                         net (fo=16, routed)          0.648     0.708    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.060ns (8.471%)  route 0.648ns (91.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X8Y181         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1/O
                         net (fo=16, routed)          0.648     0.708    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.060ns (8.471%)  route 0.648ns (91.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X8Y181         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1/O
                         net (fo=16, routed)          0.648     0.708    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.060ns (8.471%)  route 0.648ns (91.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X8Y181         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1/O
                         net (fo=16, routed)          0.648     0.708    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X5Y172         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C

Slack:                    inf
  Source:                 input_r_tdata[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.137ns (21.507%)  route 0.500ns (78.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[8] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[8]
    SLICE_X15Y180        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     0.137 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_reg_reg_i_9__4/O
                         net (fo=2, routed)           0.500     0.637    bd_0_i/hls_inst/inst/regslice_both_input_r_U/D[8]
    SLICE_X17Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X17Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]/C

Slack:                    inf
  Source:                 input_r_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.137ns (21.714%)  route 0.494ns (78.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[12] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[12]
    SLICE_X16Y180        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     0.137 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_reg_reg_i_5__1/O
                         net (fo=2, routed)           0.494     0.631    bd_0_i/hls_inst/inst/regslice_both_input_r_U/D[12]
    SLICE_X16Y183        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X16Y183        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[12]/C

Slack:                    inf
  Source:                 input_r_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.138ns (22.193%)  route 0.484ns (77.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[13] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[13]
    SLICE_X19Y180        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.138     0.138 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_reg_reg_i_4__4/O
                         net (fo=2, routed)           0.484     0.622    bd_0_i/hls_inst/inst/regslice_both_input_r_U/D[13]
    SLICE_X16Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X16Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[0] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[0]
    SLICE_X16Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X16Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 input_r_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[10] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[10]
    SLICE_X16Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X16Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 input_r_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[12] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[12]
    SLICE_X16Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X16Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 input_r_tdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[4] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[4]
    SLICE_X16Y179        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X16Y179        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/C

Slack:                    inf
  Source:                 input_r_tdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[7] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[7]
    SLICE_X19Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X19Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/C

Slack:                    inf
  Source:                 input_r_tdata[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[9] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[9]
    SLICE_X16Y179        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X16Y179        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[9]/C

Slack:                    inf
  Source:                 input_r_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[13] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[13]
    SLICE_X19Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X19Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 input_r_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[14] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[14]
    SLICE_X16Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X16Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_r_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[15] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[15]
    SLICE_X16Y179        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X16Y179        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 input_r_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[1] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[1]
    SLICE_X19Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9068, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X19Y180        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/C





