Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: FPadd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPadd.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPadd"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : FPadd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/fplzc_fplzc.vhd" into library work
Parsing entity <FPlzc>.
Parsing architecture <FPlzc> of entity <fplzc>.
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/unpackfp_unpackfp.vhd" into library work
Parsing entity <UnpackFP>.
Parsing architecture <UnpackFP> of entity <unpackfp>.
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/packfp_packfp.vhd" into library work
Parsing entity <PackFP>.
Parsing architecture <PackFP> of entity <packfp>.
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/fpswap_fpswap.vhd" into library work
Parsing entity <FPswap>.
Parsing architecture <FPswap> of entity <fpswap>.
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/fpselcomplement_fpselcomplement.vhd" into library work
Parsing entity <FPselComplement>.
Parsing architecture <FPselComplement> of entity <fpselcomplement>.
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/fpround_fpround.vhd" into library work
Parsing entity <FPround>.
Parsing architecture <FPround> of entity <fpround>.
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/fpnormalize_fpnormalize.vhd" into library work
Parsing entity <FPnormalize>.
Parsing architecture <FPnormalize> of entity <fpnormalize>.
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/fpinvert_fpinvert.vhd" into library work
Parsing entity <FPinvert>.
Parsing architecture <FPinvert> of entity <fpinvert>.
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/fpalign_struct.vhd" into library work
Parsing entity <FPalign>.
Parsing architecture <struct> of entity <fpalign>.
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/fpadd_normalize_struct.vhd" into library work
Parsing entity <FPadd_normalize>.
Parsing architecture <struct> of entity <fpadd_normalize>.
Parsing VHDL file "/home/alonso/xilinxdev/fpuvhdl/source/adder/fpadd_single_cycle.vhd" into library work
Parsing entity <FPadd>.
Parsing architecture <single_cycle> of entity <fpadd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FPadd> (architecture <single_cycle>) from library <work>.
INFO:HDLCompiler:679 - "/home/alonso/xilinxdev/fpuvhdl/source/adder/fpadd_single_cycle.vhd" Line 354. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/alonso/xilinxdev/fpuvhdl/source/adder/fpadd_single_cycle.vhd" Line 407. Case statement is complete. others clause is never selected

Elaborating entity <FPadd_normalize> (architecture <struct>) from library <work>.

Elaborating entity <FPlzc> (architecture <FPlzc>) from library <work>.

Elaborating entity <FPalign> (architecture <struct>) from library <work>.

Elaborating entity <FPinvert> (architecture <FPinvert>) with generics from library <work>.

Elaborating entity <FPnormalize> (architecture <FPnormalize>) with generics from library <work>.

Elaborating entity <FPround> (architecture <FPround>) with generics from library <work>.

Elaborating entity <FPselComplement> (architecture <FPselComplement>) with generics from library <work>.

Elaborating entity <FPswap> (architecture <FPswap>) with generics from library <work>.

Elaborating entity <PackFP> (architecture <PackFP>) from library <work>.

Elaborating entity <UnpackFP> (architecture <UnpackFP>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FPadd>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/source/adder/fpadd_single_cycle.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit adder for signal <n0118> created at line 396.
    Found 30-bit adder for signal <I4combo.mw_I4sum> created at line 396.
    Found 10-bit subtractor for signal <a_exp_in[8]_b_exp_in[8]_sub_21_OUT<9:0>> created at line 433.
    Found 9-bit subtractor for signal <I3combo.diff<8:0>> created at line 427.
    Found 8x2-bit Read Only RAM for signal <_n0142>
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  24 Multiplexer(s).
Unit <FPadd> synthesized.

Synthesizing Unit <FPadd_normalize>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/fpadd_normalize_struct.vhd".
    Found 9-bit adder for signal <I4combo.sum> created at line 169.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_3_OUT<4:0>> created at line 95.
    Found 9-bit subtractor for signal <EXP_in[7]_add_in[7]_sub_32_OUT<8:0>> created at line 216.
    Found 8-bit comparator greater for signal <denormal> created at line 94
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <FPadd_normalize> synthesized.

Synthesizing Unit <FPlzc>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/fplzc_fplzc.vhd".
    Summary:
	inferred  26 Multiplexer(s).
Unit <FPlzc> synthesized.

Synthesizing Unit <FPalign>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/fpalign_struct.vhd".
    Found 9-bit adder for signal <diff_int[8]_GND_8_o_add_1_OUT> created at line 67.
    Found 6-bit adder for signal <diff_int[5]_GND_8_o_add_8_OUT> created at line 86.
    Found 9-bit adder for signal <diff[8]_GND_8_o_add_10_OUT> created at line 97.
    Found 9-bit comparator greater for signal <GND_8_o_diff_int[8]_LessThan_3_o> created at line 67
    Found 9-bit comparator greater for signal <GND_8_o_diff_int[8]_LessThan_5_o> created at line 73
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <FPalign> synthesized.

Synthesizing Unit <FPinvert>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/fpinvert_fpinvert.vhd".
        width = 29
    Summary:
	inferred   2 Multiplexer(s).
Unit <FPinvert> synthesized.

Synthesizing Unit <FPnormalize>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/fpnormalize_fpnormalize.vhd".
        SIG_width = 28
    Found 8-bit adder for signal <EXP_in[7]_GND_10_o_add_0_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <FPnormalize> synthesized.

Synthesizing Unit <FPround>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/fpround_fpround.vhd".
        SIG_width = 28
    Found 25-bit adder for signal <SIG_in[27]_GND_11_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <FPround> synthesized.

Synthesizing Unit <FPselComplement>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/fpselcomplement_fpselcomplement.vhd".
        SIG_width = 28
    Found 28-bit adder for signal <SIG_in[27]_GND_12_o_add_2_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <FPselComplement> synthesized.

Synthesizing Unit <FPswap>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/fpswap_fpswap.vhd".
        width = 29
    Summary:
	inferred   2 Multiplexer(s).
Unit <FPswap> synthesized.

Synthesizing Unit <PackFP>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/packfp_packfp.vhd".
    Summary:
	inferred  93 Multiplexer(s).
Unit <PackFP> synthesized.

Synthesizing Unit <UnpackFP>.
    Related source file is "/home/alonso/xilinxdev/fpuvhdl/unpackfp_unpackfp.vhd".
    Summary:
	no macro.
Unit <UnpackFP> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x2-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 13
 10-bit subtractor                                     : 1
 25-bit adder                                          : 1
 28-bit adder                                          : 1
 30-bit adder                                          : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 3
 9-bit subtractor                                      : 2
# Comparators                                          : 3
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 2
# Multiplexers                                         : 176
 1-bit 2-to-1 multiplexer                              : 117
 28-bit 2-to-1 multiplexer                             : 11
 29-bit 2-to-1 multiplexer                             : 13
 5-bit 2-to-1 multiplexer                              : 27
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FPadd>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0142> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(A_SIGN,B_XSIGN,I4combo.mw_I4sum<28>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FPadd> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x2-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 11
 25-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder carry in                                 : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit subtractor borrow in                            : 1
# Comparators                                          : 3
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 2
# Multiplexers                                         : 176
 1-bit 2-to-1 multiplexer                              : 117
 28-bit 2-to-1 multiplexer                             : 11
 29-bit 2-to-1 multiplexer                             : 13
 5-bit 2-to-1 multiplexer                              : 27
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FPadd> ...

Optimizing unit <FPselComplement> ...

Optimizing unit <FPadd_normalize> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPadd, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FPadd.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 726
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 1
#      LUT2                        : 10
#      LUT3                        : 79
#      LUT4                        : 38
#      LUT5                        : 77
#      LUT6                        : 296
#      MUXCY                       : 94
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 99
# IO Buffers                       : 97
#      IBUF                        : 65
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                  528  out of   9112     5%  
    Number used as Logic:               528  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    528
   Number with an unused Flip Flop:     528  out of    528   100%  
   Number with an unused LUT:             0  out of    528     0%  
   Number of fully used LUT-FF pairs:     0  out of    528     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          98
 Number of bonded IOBs:                  97  out of    232    41%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 58.906ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 574079478939636 / 32
-------------------------------------------------------------------------
Delay:               58.906ns (Levels of Logic = 74)
  Source:            FP_A<25> (PAD)
  Destination:       FP_Z<21> (PAD)

  Data Path: FP_A<25> to FP_Z<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.172  FP_A_25_IBUF (FP_A_25_IBUF)
     LUT3:I0->O            1   0.235   0.682  I0/expZ<7>_SW0 (N15)
     LUT6:I5->O            9   0.254   1.084  I0/expZ<7> (I0/expZ)
     LUT2:I0->O            1   0.250   0.681  cin_sub_inv1 (cin_sub_inv)
     MUXCY:CI->O           1   0.023   0.000  Msub_I3combo.diff<8:0>_Madd_cy<0> (Msub_I3combo.diff<8:0>_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_I3combo.diff<8:0>_Madd_cy<1> (Msub_I3combo.diff<8:0>_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_I3combo.diff<8:0>_Madd_cy<2> (Msub_I3combo.diff<8:0>_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_I3combo.diff<8:0>_Madd_cy<3> (Msub_I3combo.diff<8:0>_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_I3combo.diff<8:0>_Madd_cy<4> (Msub_I3combo.diff<8:0>_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_I3combo.diff<8:0>_Madd_cy<5> (Msub_I3combo.diff<8:0>_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_I3combo.diff<8:0>_Madd_cy<6> (Msub_I3combo.diff<8:0>_Madd_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  Msub_I3combo.diff<8:0>_Madd_cy<7> (Msub_I3combo.diff<8:0>_Madd_cy<7>)
     XORCY:CI->O          92   0.206   2.577  Msub_I3combo.diff<8:0>_Madd_xor<8> (I3combo.diff<8>)
     LUT6:I1->O            4   0.254   1.080  I6/Mmux_diff_int41 (I6/diff_int<3>)
     LUT5:I1->O           15   0.254   1.263  I6/Madd_diff_int[5]_GND_8_o_add_8_OUT_cy<3>1 (I6/Madd_diff_int[5]_GND_8_o_add_8_OUT_cy<3>)
     LUT4:I2->O           27   0.250   1.544  I6/Mmux_shift_B61 (I6/shift_B<5>)
     LUT4:I2->O            2   0.250   1.156  I6/shift_B<5>11 (I6/shift_B<5>_mmx_out1)
     LUT6:I1->O            3   0.254   0.766  I6/shift_B<3> (I6/shift_B<3>_mmx_out)
     LUT6:I5->O            2   0.254   0.726  I6/shift_B<2>184 (I6/shift_B<2>_mmx_out24)
     LUT5:I4->O            2   0.254   0.726  I6/shift_B<1>18 (I6/shift_B<1>_mmx_out25)
     LUT6:I5->O            1   0.254   0.790  I6/shift_B<0>27 (I6/shift_B<0>_mmx_out9)
     LUT4:I2->O            1   0.250   0.000  Madd_I4combo.mw_I4sum_Madd_Madd_lut<0> (Madd_I4combo.mw_I4sum_Madd_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_I4combo.mw_I4sum_Madd_Madd_cy<0> (Madd_I4combo.mw_I4sum_Madd_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_I4combo.mw_I4sum_Madd_Madd_cy<1> (Madd_I4combo.mw_I4sum_Madd_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_I4combo.mw_I4sum_Madd_Madd_cy<2> (Madd_I4combo.mw_I4sum_Madd_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_I4combo.mw_I4sum_Madd_Madd_cy<3> (Madd_I4combo.mw_I4sum_Madd_Madd_cy<3>)
     XORCY:CI->O           5   0.206   0.840  Madd_I4combo.mw_I4sum_Madd_Madd_xor<4> (I4combo.mw_I4sum<4>)
     INV:I->O              1   0.255   0.000  I12/n0010<4>1_INV_0 (I12/n0010<4>)
     MUXCY:S->O            1   0.215   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<4> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<5> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<6> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<7> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<8> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<9> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<10> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<11> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<12> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<13> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<14> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<15> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<16> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<17> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<18> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<19> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<20> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<21> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<22> (I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_cy<22>)
     XORCY:CI->O           1   0.206   0.790  I12/Madd_SIG_in[27]_GND_12_o_add_2_OUT_xor<23> (I12/SIG_in[27]_GND_12_o_add_2_OUT<23>)
     LUT3:I1->O            9   0.250   1.431  I12/Mmux_SIG_out161 (SIG_selC<23>)
     LUT6:I0->O            2   0.254   0.726  I8/I0/Mmux_count4111 (I8/I0/Mmux_count411)
     LUT5:I4->O            3   0.254   1.221  I8/I0/Mmux_count412 (I8/I0/Mmux_count41)
     LUT6:I0->O            9   0.254   1.431  I8/I0/zero12 (I8/I0/zero1)
     LUT6:I0->O            3   0.254   1.221  I8/I0/Mmux_count23111 (I8/I0/Mmux_count2311)
     LUT6:I0->O            7   0.254   1.365  I8/I0/zero221 (I8/I0/zero22)
     LUT6:I0->O            4   0.254   1.259  I8/I0/zero21 (I8/I0/zero2)
     LUT6:I0->O            6   0.254   1.331  I8/I0/zero311 (I8/I0/zero31)
     LUT6:I0->O            3   0.254   1.221  I8/I0/Mmux_count33 (I8/count<2>)
     LUT6:I0->O            2   0.254   0.954  I8/denormal1 (I8/denormal1)
     LUT6:I3->O            1   0.235   0.682  I8/denormal21 (I8/denormal2)
     LUT5:I4->O           19   0.254   1.691  I8/denormal23 (I8/denormal)
     LUT5:I0->O           37   0.254   2.034  I8/Mmux_lshift_cnt31 (I8/lshift_cnt<2>)
     LUT5:I0->O            3   0.254   1.196  I8/lshift_cnt<2>611 (I8/lshift_cnt<2>61)
     LUT6:I1->O            3   0.254   0.766  I8/lshift_cnt<2>62 (I8/lshift_cnt<2>_mmx_out14)
     LUT6:I5->O            3   0.254   0.874  I8/lshift_cnt<1>103 (I8/lshift_cnt<1>_mmx_out17)
     LUT3:I1->O            2   0.250   0.726  I8/Mmux_SIG_out384 (I8/Mmux_SIG_out383)
     LUT6:I5->O            0   0.254   0.000  I8/Mmux_SIG_out3851 (I8/Mmux_SIG_out385)
     XORCY:LI->O           3   0.149   0.874  I10/Madd_SIG_in[27]_GND_11_o_add_1_OUT_xor<24> (I10/SIG_in[27]_GND_11_o_add_1_OUT<24>)
     LUT3:I1->O           30   0.250   1.487  I10/Mmux_SIG_out201 (SIG_round<27>)
     LUT5:I4->O            2   0.254   0.954  I11/Mmux_EXP_out271 (Z_EXP<3>)
     LUT6:I3->O            1   0.235   0.682  isINF5_SW0 (N101)
     LUT6:I5->O           10   0.254   1.008  isINF5 (isINF)
     LUT3:I2->O           22   0.254   1.789  I2/Mmux_FP<0>111 (I2/Mmux_FP<0>11)
     LUT6:I0->O            1   0.254   0.681  I2/Mmux_FP<14>11 (FP_Z_14_OBUF)
     OBUF:I->O                 2.912          FP_Z_14_OBUF (FP_Z<14>)
    ----------------------------------------
    Total                     58.906ns (15.425ns logic, 43.481ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.09 secs
 
--> 


Total memory usage is 387916 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

