<?xml version="1.0" encoding="utf-8"?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="test_ddr_mgr" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Automatic `includes</ClosedNode>
         <ClosedNode>/pcb |home|cct|FPGA_Project|fractal-fpga|verification|check_ddr_mgr|src|pcb.v/ddr_mgr_main_inst - ddr_mgr_main/ddr2_mgr_inst - ddr2_mgr</ClosedNode>
         <ClosedNode>/pcb |home|cct|FPGA_Project|fractal-fpga|verification|check_ddr_mgr|src|pcb.v/ddr_mgr_main_inst - ddr_mgr_main/u_mem_controller - ddr2_512M16_mig/infrastructure_top0 - ddr2_512M16_mig_infrastructure_top/cal_top0 - ddr2_512M16_mig_cal_top</ClosedNode>
         <ClosedNode>/pcb |home|cct|FPGA_Project|fractal-fpga|verification|check_ddr_mgr|src|pcb.v/ddr_mgr_main_inst - ddr_mgr_main/u_mem_controller - ddr2_512M16_mig/top_00 - ddr2_512M16_mig_top_0/data_path0 - ddr2_512M16_mig_data_path_0/data_read0 - ddr2_512M16_mig_data_read_0</ClosedNode>
         <ClosedNode>/pcb |home|cct|FPGA_Project|fractal-fpga|verification|check_ddr_mgr|src|pcb.v/ddr_mgr_main_inst - ddr_mgr_main/u_mem_controller - ddr2_512M16_mig/top_00 - ddr2_512M16_mig_top_0/data_path0 - ddr2_512M16_mig_data_path_0/data_read_controller0 - ddr2_512M16_mig_data_read_controller_0</ClosedNode>
         <ClosedNode>/pcb |home|cct|FPGA_Project|fractal-fpga|verification|check_ddr_mgr|src|pcb.v/top_btn_filter_inst - btn_filter</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>pcb (/home/cct/FPGA_Project/fractal-fpga/verification/check_ddr_mgr/src/pcb.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >28</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000533000000020000000000000000000000000200000064ffffffff000000810000000300000002000005330000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>pcb (/home/cct/FPGA_Project/fractal-fpga/verification/check_ddr_mgr/src/pcb.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001e3000000010000000100000000000000000000000064ffffffff000000810000000000000001000001e30000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000000000000000100000000000000000000000000000000000002ec000000040101000100000000000000000000000064ffffffff0000008100000000000000040000004800000001000000000000002200000001000000000000006700000001000000000000021b0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000112000000010001000100000000000000000000000064ffffffff000000810000000000000001000001120000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Configure Target Device</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001e3000000010000000100000000000000000000000064ffffffff000000810000000000000001000001e30000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Configure Target Device</CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff0000000000000002000001320000012001000000060100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
</Project>
