$version Generated by VerilatedVcd $end
$date Sun Nov 27 19:32:18 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 32 * dec_imm_o [31:0] $end
  $var wire  1 ) dec_rd_en_o $end
  $var wire  5 & dec_rd_idx_o [4:0] $end
  $var wire  1 ' dec_rs1_en_o $end
  $var wire 32 + dec_rs1_i [31:0] $end
  $var wire  5 $ dec_rs1_idx_o [4:0] $end
  $var wire  1 ( dec_rs2_en_o $end
  $var wire 32 , dec_rs2_i [31:0] $end
  $var wire  5 % dec_rs2_idx_o [4:0] $end
  $var wire 32 # instr_i [31:0] $end
  $scope module decode $end
   $var wire 32 * dec_imm_o [31:0] $end
   $var wire  1 ) dec_rd_en_o $end
   $var wire  5 & dec_rd_idx_o [4:0] $end
   $var wire  1 ' dec_rs1_en_o $end
   $var wire 32 + dec_rs1_i [31:0] $end
   $var wire  5 $ dec_rs1_idx_o [4:0] $end
   $var wire  1 ( dec_rs2_en_o $end
   $var wire 32 , dec_rs2_i [31:0] $end
   $var wire  5 % dec_rs2_idx_o [4:0] $end
   $var wire  3 / fun3 [2:0] $end
   $var wire  7 2 fun7 [6:0] $end
   $var wire 32 # instr_i [31:0] $end
   $var wire  7 - opcode [6:0] $end
   $var wire  5 . rd [4:0] $end
   $var wire  5 0 rs1 [4:0] $end
   $var wire  5 1 rs2 [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000011110 #
b00000 $
b00000 %
b00000 &
0'
0(
0)
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b0011110 -
b00000 .
b000 /
b00000 0
b00000 1
b0000000 2
#1
#2
#3
#4
#5
#6
#7
#8
#9
#10
#11
#12
#13
#14
#15
#16
#17
#18
#19
