<h1 id="id-2020-04-19Progress:-Highlights:"><style>[data-colorid=gy5ld81i9r]{color:#002060} html[data-color-mode=dark] [data-colorid=gy5ld81i9r]{color:#9fbfff}[data-colorid=cbe4juv9pa]{color:#3b73af} html[data-color-mode=dark] [data-colorid=cbe4juv9pa]{color:#5088c4}[data-colorid=cg8sbtoqi8]{color:#002060} html[data-color-mode=dark] [data-colorid=cg8sbtoqi8]{color:#9fbfff}[data-colorid=evfinco71q]{color:#002060} html[data-color-mode=dark] [data-colorid=evfinco71q]{color:#9fbfff}</style><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ul><li><u><span class="legacy-color-text-blue1"><strong>IT Issues:</strong></span></u><ul><li>VNC slowness is reported since Dec. 22nd and still not resolved...&nbsp;
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf" />
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li><strong>Need update on eval of No-Machines. Please install ASAP and provide eval license for evaluation.</strong></li><li>Need more transparency and tracking of each IT ticket on common issues on weekly basis.<br /><br /></li></ul></li><li><u><strong>Randomizer</strong></u>:<ul><li>Mokhtar provided the first version of Randomizer with integrated whitelist (from Anton) on 4/18... Thanks Mokhtar.</li><li>Will review and starting using it from 4/20.&nbsp;<br /><br /></li></ul></li><li><strong><u><span class="legacy-color-text-default">DV Schedule:</span></u></strong><ul><li>Created the first version DV schedule for 7/30 delivery.&nbsp;</li><li>Review conclusion:<ul><li>Not get any designs from AE Team now for code coverage closure.&nbsp;</li><li>Once we get the designs between 7/30 and 11/30, we will try close code coverage from our top level test bench.&nbsp;</li><li>We will continue our focus on randomizer and 4x4 random configs to gain confidence and get close as possible to our TACHL and parameter coverage goals.</li><li>Need to add new JIRAs Syed on all the dependencies comes from the schedule.</li><li>Goals is achieve closure on both TACHL and Parameter coverage goals by 11/30.&nbsp;<br /><br /></li></ul></li></ul></li></ul><ul><li>Symphony-Maestro inter-dependencies are track at<strong>&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171846/Maestro-Symphony+Priority+List+1+highest" data-linked-resource-id="16171846" data-linked-resource-version="106" data-linked-resource-type="page">Maestro-Symphony Priority List (1 = highest):</a></strong><strong><br /></strong></li></ul><ul><li>Symphony<strong>&nbsp;</strong><span class="legacy-color-text-default">RTL bugs&nbsp;s</span>tatistics in last week:&nbsp;<strong>Created=4 (</strong><span class="legacy-color-text-purple1">A</span><span class="legacy-color-text-purple1">XI/APB_ATU=2, Multi-VC=2</span><strong>)</strong><strong>, Resolved=4, Updated=17.</strong></li><li style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16157860/bugs_this_week.jpg?api=v2" /></span></li><li style="margin-left: 30.0px;">Label = illegalConfig = 0</li><li style="margin-left: 30.0px;">Label = modifiedConfig = 0</li><li style="margin-left: 30.0px;">DV mainly focus on resolution of corner cases issues (discovered from latest sudo-random 4x4 configuration generated via Mokhtar's TCL script) in scoreboard related to narrow align transfers from AXI-APB and AXI-AXI.</li><li style="margin-left: 30.0px;">Design team mainly focus on Samsung performance and then bugs.&nbsp;<br /><br /></li></ul><ul><li>Symphony&nbsp;RTL bugs <strong>open / in-progress&nbsp;Total=34</strong>. Details at&nbsp;<span class="legacy-color-text-blue4"><span class="legacy-color-text-blue4"><a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12101" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12101</a></span></span><ol><li><span class="legacy-color-text-blue4"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16157860/bugs_owners.jpg?api=v2" /></span>&nbsp;<span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16157860/bugs_resolved.jpg?api=v2" /></span><br /></span></li></ol></li><li><span class="legacy-color-text-default"><u><strong>MAESTRO JIRAs from Symphony</strong></u>:&nbsp;(Details at Maestro Dashboard :&nbsp;<a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12204" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12204</a>)</span></li></ul><p style="margin-left: 60.0px;"><span class="legacy-color-text-default"><u><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16157860/maes_trend.jpg?api=v2" /></span><br /></strong></u></span></p><p><span class="legacy-color-text-default"><u><strong><br /></strong></u></span></p><ul><li><span class="legacy-color-text-default"><u><strong>Hiring:</strong></u></span><ol><li><span class="legacy-color-text-default"><span>No new updates.</span></span></li></ol><span class="legacy-color-text-default"><br /></span></li><li><span class="legacy-color-text-default"><u><strong>MULTI-VC Bring up Verification:</strong></u></span><ol><li><span class="legacy-color-text-default"><span>Blockers:</span></span><ol><li><span class="legacy-color-text-default"><span>4x4 configuration...&nbsp;
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf" />
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br /></span></span></li></ol></li><li><span class="legacy-color-text-default"><span>1x1 configuration:</span></span><span class="legacy-color-text-default"><span><br /></span></span><ol><li><span class="legacy-color-text-default"><span>Completed&nbsp;successfully for VC=2.</span></span><span class="legacy-color-text-default"><span><br /></span></span></li><li><span class="legacy-color-text-default"><span>Pending for VC=4.&nbsp;
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf" />
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</span></span></li></ol></li><li><span class="legacy-color-text-default"><span>3x1 configuration:</span></span><ol><li><span class="legacy-color-text-default"><span>Completed successfully for VC=2.</span></span></li><li><span class="legacy-color-text-default"><span>Pending for VC=4.&nbsp;
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf" />
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
<br /></span></span></li></ol></li></ol></li><li><span class="legacy-color-text-default"><u><strong>SAMSUNG Downsizer design progress:</strong></u></span><ol><li><span class="legacy-color-text-default">First version of RTL delivered to AE team 4/3/2020.</span></li><li><span class="legacy-color-text-default">Second version of RTL is delivered on 4/18/2020 after performance fixes.</span></li><li><span class="legacy-color-text-default">JP finds real bandwidth is 80% of theoretical bandwidth. Design team will look into this.</span></li></ol></li></ul><ul><li><span class="legacy-color-text-default"><u><strong>Multicast Adapter Verification:</strong></u></span><ul><li style="list-style-type: none;background-image: none;"><ol><li><span class="legacy-color-text-default">Both multicast and Enflame bring-up is completed... details&nbsp;at&nbsp;</span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171762/Multicast+Bring-up+Enflame+Progress" data-linked-resource-id="16171762" data-linked-resource-version="69" data-linked-resource-type="page">Multicast Bring-up &amp; Enflame Progress:</a></li><li><span class="legacy-color-text-default">Multicast: Enable assertions and generate end of simulation latency and Bandwidth table. -&nbsp;</span><span class="legacy-color-text-default"><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2597" rel="nofollow" style="text-decoration: underline;"><span data-colorid="cbe4juv9pa">SYM-2597</span></a></span></li><li>Performance:<ol><li>Performance optimization is also completed by RTL team.</li></ol></li></ol></li></ul><span class="legacy-color-text-default"><span><br /></span></span></li><li><span class="legacy-color-text-default"><span class="legacy-color-text-default"><u><strong><span class="legacy-color-text-default"><u><strong>JIRAs Need Attention:</strong></u></span><span class="legacy-color-text-default"><u><strong><br /></strong></u></span></strong></u></span></span><ol><li><span class="legacy-color-text-default">
    

            

        
     <div class="jim-error-message jim-error-message-table">
        <table class="aui">
            <tbody>
                                <tr />

                <tr>
                                        <th>key</th>
                                        <th>summary</th>
                                        <th>assignee</th>
                                        <th>status</th>
                                        <th>created</th>
                                    </tr>

                <tr>
                    <td colspan="5">
                        <div class="aui-message aui-message-warning">
                            <p class="message">
                                <span class="icon-in-pdf" />
                                Unable to locate Jira server for this macro. It may be due to Application Link configuration.
                            </p>
                                                    </div>
                    </td>
                </tr>
            </tbody>
        </table>
    </div>
</span></li></ol><span class="legacy-color-text-default"><u><strong><br /></strong></u></span></li><li><span class="legacy-color-text-default"><u><strong>ATUs &amp; CTL Verification:</strong></u></span></li></ul><ol><li style="list-style-type: none;background-image: none;"><ol><li><span class="legacy-color-text-default">Worked on top_axi_axi pass rate which went from 49% to 62% this week.</span></li><li><span class="legacy-color-text-default">Started sending a morning email with the most important Symphony RTL and DV JIRAs.</span></li><li><span class="legacy-color-text-default">Added multiple 4x4 configurations to checkin to beef up the the bar.</span></li><li><strong>SYM-2555</strong>:: This issue was originated in the sym_scoreboard and the top_scoreboard. The fix had been pushed on the repo on Thursday.</li><li><strong>SYM-2451</strong>&nbsp;&ndash; currently debugging the fail. It looks like the issue is o<span class="legacy-color-text-default">riginated by the scoreboard. Expecting to come up with a fix by EOF</span><strong>.</strong></li><li>Working on TXN_TIMEOUT bug in&nbsp;<a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2475" rel="nofollow" title="https://arterisip.atlassian.net/browse/SYM-2475">https://arterisip.atlassian.net/browse/SYM-2475</a>. Had to go back and forth multiple times with Design Team &amp; later got the required behavior confirmed from Syed.&nbsp;<br />The AXI testbench does not consider the AWSIZE while calculating the no of bytes of transaction that are valid. I modified the function in axi4_seq_item which makes my sim of 1txn from axi-apb pass but breaks 3 tests in checkin. While speaking with Andrew we realized there are some active changes in his work area which ware inter-dependent. Today didn&rsquo;t get much opportunity to debug them due to power outage.</li><li><span>JIRA&nbsp;<a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2549" rel="nofollow">SYM-2549</a>&nbsp;:&nbsp;Time out vif.master.master_cb.apb_pready waiting for 1'b1.&nbsp;</span><ol><li><span>Increased Time out value which fixed all the failures</span></li></ol></li><li><span>JIRA&nbsp;<a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2212" rel="nofollow" title="https://arterisip.atlassian.net/browse/SYM-2212">SYM-2212</a>&nbsp;:&nbsp;reset_clk driver was using hardcoded delay.&nbsp;Replaced hardcode delay by certain clock cycles.</span></li><li><span>JIRA&nbsp;<a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2594" rel="nofollow" title="https://arterisip.atlassian.net/browse/SYM-2594">SYM-2594</a>&nbsp;: Debugged and found out test failing because of RTL issue (Updated comment).</span></li><li><span style="color: black;">Analyzed (SYM-2534 &amp;&nbsp;SYM-2569) and Fixed issue in SB for narrow incr split SYM-2569.</span><br /><br /></li></ol></li></ol><ul><li><u class="legacy-color-text-default"><strong>CTL ATU Verification:</strong></u></li></ul><ol><li style="list-style-type: none;background-image: none;"><ol><li>Plan is hold on verification till its priority become high.<br /><br /></li></ol></li></ol><ul><li><span class="legacy-color-text-default"><u><strong>Firewall Adapter Verification:</strong></u></span></li></ul><ol><li style="list-style-type: none;background-image: none;"><ol><li>TOP_AXI:<ol><li>Blockers:<ol><li><span>Waiting for Mokhtar to produce firewall topology with configuration network &ndash; MAES &ndash; 410</span></li></ol></li><li class="xmsolistparagraph">Pre-Tachl fix for Firewall &ndash;&nbsp;<a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-2469" rel="nofollow" style="text-decoration: underline;" title="https://arterisip.atlassian.net/browse/SYM-2469">SYM-2469</a></li></ol></li><li class="xmsolistparagraph">TOP_ATP:<ol><li>Solved env issues in multiple gen_pkg and made checkins.</li><li>Developed a javascript to randomly generate firewall configs.<br /><br /></li></ol></li></ol></li></ol><ul><li><u><span class="legacy-color-text-default"><strong>PMON Adapter Verification</strong></span></u>:</li></ul><ol><li style="list-style-type: none;background-image: none;"><ol><li class="xmsolistparagraph"><strong>Blockers</strong>:<ol><li class="xmsolistparagraph">Need configuration network with PMON topology from Maestro (MAES-401).</li></ol></li><li class="xmsolistparagraph"><span class="legacy-color-text-default">Errors and Interrupt testplan:&nbsp;<a class="external-link" href="https://confluence.arteris.com/pages/editpage.action?pageId=13443175" rel="nofollow" style="text-decoration: underline;"><span style="text-decoration: underline;" class="legacy-color-text-default">https://confluence.arteris.com/pages/editpage.action?pageId=13443175</span></a></span></li><li class="xmsolistparagraph"><span class="legacy-color-text-default">Errors and Interrupt bring-up page:&nbsp;<a class="external-link" href="https://confluence.arteris.com/display/ENGR/Errors+and+Interrupts+Bring-up+Progress" rel="nofollow" style="text-decoration: underline;"><span style="text-decoration: underline;" class="legacy-color-text-default">https://confluence.arteris.com/display/ENGR/Errors+and+Interrupts+Bring-up+Progress</span></a></span><br /><br /></li></ol></li></ol><ul><li><span class="legacy-color-text-default"><strong><u>DV Environment &amp; Infrastructure:</u></strong></span></li></ul><ol><li style="list-style-type: none;background-image: none;"><ol><li>Added new maestro_module&nbsp;<a class="external-link" href="https://arterisip.atlassian.net/browse/MAES-686" rel="nofollow">https://arterisip.atlassian.net/browse/MAES-686</a>.</li><li>Helped Santosh setup runsim to enable Assertions in TACHL. He&rsquo;ll open a JIRA to update the runsim for immediate Override support in TACHL command line. This will be useful to turn on Assertions and verilator related JSON parameters globally from command line.<br /><span data-colorid="gy5ld81i9r"><span data-colorid="evfinco71q"><span data-colorid="cg8sbtoqi8"><br /></span></span></span></li></ol></li></ol><ul><li><span class="legacy-color-text-default"><u><strong>Regression:</strong></u></span></li></ul><ol><li style="list-style-type: none;background-image: none;"><ol><li>Symphony nightly regression&nbsp;<strong>passing rate are 48%</strong>. Details at&nbsp;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/</a></li></ol></li></ol><p>&nbsp;</p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16157860/regr.jpg?api=v2" /></span></p><ul><li><u><strong>Miscellaneous Items:</strong></u></li></ul><ol><li style="list-style-type: none;background-image: none;"><ol><li style="text-align: left;">Daily sync-up meetings with Symphony DV team.</li><li style="text-align: left;"><span class="legacy-color-text-default">Sync-up meeting with Mokhtar, Khaled &amp; Ben on Maestro-Symphony high priority tasks.</span></li><li style="text-align: left;"><span class="legacy-color-text-default">Regular sync-up meetings with India team.</span></li><li style="text-align: left;"><span class="legacy-color-text-default">Board demo + EA Ramp sync-up meetings. Updated status from verification side.</span></li><li style="text-align: left;"><span class="legacy-color-text-default">Regular engineering staff meetings.</span></li></ol></li></ol><p>&nbsp;</p><h1 id="id-2020-04-19Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><ul><li><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</li></ul><p>&nbsp;</p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16157860/blockers.jpg?api=v2" /></span></p><p>&nbsp;</p><ul><li><u><strong>Bugs Statistics Table : Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></li></ul><p>&nbsp;</p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16157860/bugs_table.jpg?api=v2" /></span></p><p>&nbsp;</p><ul><li><u><strong>Bugs Statistics Trend : Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11401" rel="nofollow">Click Here:</a></strong></u></li></ul><p>&nbsp;</p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16157860/bugs_trend.jpg?api=v2" /></span></p><ul><li><u style="font-size: 20.0px;"><strong>Regression Triaging Table:</strong></u></li></ul><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16157860/triage.jpg?api=v2" /></span></p><ul><li><strong style="font-size: 20.0px;"><u>Travel / Vacation</u></strong>:</li></ul><p style="list-style-type: none;margin-left: 60.0px;">&nbsp;</p>