INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'anubhav' on host 'anubhav-acer' (Linux_x86_64 version 5.11.0-41-generic) on Sat Feb 19 18:17:17 IST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/home/anubhav/workspace/ip_repo'
Sourcing Tcl script '/home/anubhav/workspace/ip_repo/forward_fcc/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project forward_fcc 
INFO: [HLS 200-10] Opening project '/home/anubhav/workspace/ip_repo/forward_fcc'.
INFO: [HLS 200-1510] Running: set_top forward_fcc 
INFO: [HLS 200-1510] Running: add_files forward_fcc/fwprop.cpp 
INFO: [HLS 200-10] Adding design file 'forward_fcc/fwprop.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/anubhav/workspace/ip_repo/forward_fcc/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/anubhav/workspace/ip_repo/forward_fcc/forward_fcc.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name forward_fcc forward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.909 MB.
INFO: [HLS 200-10] Analyzing design file 'forward_fcc/fwprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.3 seconds; current allocated memory: 156.199 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)' (forward_fcc/fwprop.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.84 seconds; current allocated memory: 158.979 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 160.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.532 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'forward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'forward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 180.209 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP1' (forward_fcc/fwprop.cpp:35:19) in function 'forward_fcc' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (forward_fcc/fwprop.cpp:37:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:37:12)
INFO: [HLS 200-472] Inferring partial write operation for 'mulbuffer_t' (forward_fcc/fwprop.cpp:42:16)
INFO: [HLS 200-472] Inferring partial write operation for 'y_t' (forward_fcc/fwprop.cpp:48:8)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 173.331 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 7, loop 'LOOP2'
INFO: [SCHED 204-61] Pipelining loop 'LOOPADD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 7, Depth = 7, loop 'LOOPADD'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 174.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 174.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/xdimension' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_fcc/ydimension' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y', 'b', 'xdimension', 'ydimension' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 176.870 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'forward_fcc_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'forward_fcc_mul_7s_7s_7_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'forward_fcc_x_t_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 188.370 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for forward_fcc.
INFO: [VLOG 209-307] Generating Verilog RTL for forward_fcc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.43 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.29 seconds; current allocated memory: 188.833 MB.
INFO: [HLS 200-112] Total CPU user time: 7.1 seconds. Total CPU system time: 0.86 seconds. Total elapsed time: 6.66 seconds; peak allocated memory: 188.370 MB.
