<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ZeroMate: src/core/arm1176jzf_s/context.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ZeroMate
   &#160;<span id="projectnumber">v0.3.0</span>
   </div>
   <div id="projectbrief">Raspberry Pi Zero Emulator</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('context_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">context.hpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="context_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// ---------------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/// \file context.hpp</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/// \date 23. 05. 2023</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/// \author Jakub Silhavy (jakub.silhavy.cz@gmail.com)</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/// \brief This file defines the context (registers) of the CPU.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span><span class="comment">// ---------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// STL imports (excluded from Doxygen)</span><span class="comment"></span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// \cond</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="preprocessor">#include &lt;array&gt;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;unordered_map&gt;</span><span class="comment"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/// \endcond</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// Project file imports</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;../utils/logger/logger.hpp&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacezero__mate_1_1arm1176jzf__s.html">zero_mate::arm1176jzf_s</a></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;{</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    <span class="comment">// -----------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">    /// \class CCPU_Context</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">    /// \brief This class represents the context (registers) of the CPU.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span>    <span class="comment">// -----------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html">   28</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html">CCPU_Context</a> final</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">        /// Total number of CPU registers</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ac4948fa820e156f7505bbf3014ba3733">   32</a></span>&#160;<span class="comment"></span>        <span class="keyword">static</span> constexpr std::size_t <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ac4948fa820e156f7505bbf3014ba3733">NUMBER_OF_REGS</a> = 16;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">        /// Number of general-purpose registers (LR, SP, PC are considered to be special registers)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a0947821872bfe58acdc42f4df8bd86ad">   35</a></span>&#160;<span class="comment"></span>        <span class="keyword">static</span> constexpr std::size_t <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a0947821872bfe58acdc42f4df8bd86ad">NUMBER_OF_GENERAL_REGS</a> = 13;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">        /// Register size (4B)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a4da96711ed542bed76f292525c40d8ce">   38</a></span>&#160;<span class="comment"></span>        <span class="keyword">static</span> constexpr <span class="keyword">auto</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a4da96711ed542bed76f292525c40d8ce">REG_SIZE</a> = <span class="keyword">static_cast&lt;</span>std::uint32_t<span class="keyword">&gt;</span>(<span class="keyword">sizeof</span>(std::uint32_t));</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">        /// The least significant 5 bits in the CPS register represent the mode of the CPU</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a053ed9b34d5aa41c59432d7bb4ad7e09">   41</a></span>&#160;<span class="comment"></span>        <span class="keyword">static</span> constexpr std::uint32_t <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a053ed9b34d5aa41c59432d7bb4ad7e09">CPU_MODE_MASK</a> = 0b11111U;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">        /// The lowest 8 bits of CPSR are called control bits</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a3e4cf80c6456e949aec471c292e42378">   44</a></span>&#160;<span class="comment"></span>        <span class="keyword">static</span> constexpr std::uint32_t <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a3e4cf80c6456e949aec471c292e42378">CPU_CONTROL_BITS_MASK</a> = 0xFFU;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">        /// Index of the PC (program counter) register</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a359cbf5c6efb754156cb3b046db2acbd">   47</a></span>&#160;<span class="comment"></span>        <span class="keyword">static</span> constexpr std::size_t <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a359cbf5c6efb754156cb3b046db2acbd">PC_REG_IDX</a> = 15;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">        /// Index of the LR (link register) register</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a7cc06e6d24db355ceafb1017459922a8">   50</a></span>&#160;<span class="comment"></span>        <span class="keyword">static</span> constexpr std::size_t <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a7cc06e6d24db355ceafb1017459922a8">LR_REG_IDX</a> = 14;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">        /// Index of the SP (stack pointer) register</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a89a9a0aa8e0bf3e321d04f8eb14c70ab">   53</a></span>&#160;<span class="comment"></span>        <span class="keyword">static</span> constexpr std::size_t <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a89a9a0aa8e0bf3e321d04f8eb14c70ab">SP_REG_IDX</a> = 13;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">        /// \enum NFlag</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">        /// \brief This enumeration lists out different flags in the CPSR register.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">   59</a></span>&#160;        <span class="keyword">enum class</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a> : std::uint32_t</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a8d9c307cb7f3c4a32822a51922d1ceaa">N</a> = 0b1U &lt;&lt; 31U, <span class="comment">///&lt; Negative flag</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a21c2e59531c8710156d34a3c30ac81d5">Z</a> = 0b1U &lt;&lt; 30U, <span class="comment">///&lt; Zero flag</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a0d61f8370cad1d412f80b84d143e1257">C</a> = 0b1U &lt;&lt; 29U, <span class="comment">///&lt; Carry flag</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a5206560a306a2e085a437fd258eb57ce">V</a> = 0b1U &lt;&lt; 28U, <span class="comment">///&lt; Overflow flag</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a7fc56270e7a70fa81a5935b72eacbe29">A</a> = 0b1U &lt;&lt; 8U,  <span class="comment">///&lt; Imprecise abort (not used)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7add7536794b63bf90eccfd37f9b147d7f">I</a> = 0b1U &lt;&lt; 7U,  <span class="comment">///&lt; Disable interrupts flag</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a800618943025315f869e4e1f09471012">F</a> = 0b1U &lt;&lt; 6U   <span class="comment">///&lt; Disable fast interrupts flag</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        };</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">        /// \enum NCPU_Mode</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">        /// \brief This enumeration represents different modes of the CPU.</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">   74</a></span>&#160;        <span class="keyword">enum class</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> : std::uint32_t</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba8f9bfe9d1345237cb3b2b205864da075">User</a> = 0b10000,       <span class="comment">///&lt; User (normal program execution mode)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba515b9a5d45581087efc00a8dbacb13ca">FIQ</a> = 0b10001,        <span class="comment">///&lt; FIQ (supports a high-speed data transfer or channel process)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba19d751dff27aea339cf66284e97e1d5e">IRQ</a> = 0b10010,        <span class="comment">///&lt; IRQ (used for general-purpose interrupt handling)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba18eba6bb36aa9078c38ff2fe5a9f0d0d">Supervisor</a> = 0b10011, <span class="comment">///&lt; Supervisor (protected mode for the operating system)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba727b63583e01fa2b3952dab580c84dc2">Abort</a> = 0b10111,      <span class="comment">///&lt; Abort (implements virtual memory and/or memory protection)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352baec0fc0100c4fc1ce4eea230c3dc10360">Undefined</a> = 0b11011,  <span class="comment">///&lt; Undefined (supports software emulation of hardware coprocessors)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;            <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352baa45da96d0bf6575970f2d27af22be28a">System</a> = 0b11111,     <span class="comment">///&lt; System (runs privileged operating system tasks (ARMv4 and above))</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        };</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">        /// Alias for the CPU banked registers (just to make the code less wordy)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a110b4d2a333fb510bb627a3fc109c35f">   86</a></span>&#160;<span class="comment"></span>        <span class="keyword">using</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a110b4d2a333fb510bb627a3fc109c35f">Banked_Registers_t</a> = std::unordered_map&lt;NCPU_Mode, std::unordered_map&lt;std::uint32_t, std::uint32_t&gt;&gt;;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keyword">public</span>:</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">        /// \brief Constructor of the class.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#afb2bc49ac16284a27b81cec3322f8898">CCPU_Context</a>();</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">        /// \brief Resets the context of the CPU.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">        /// It sets all registers to 0, disables FIQ and RIQ, and sets the CPU mode to Supervisor.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a286edf7ca93bc920f9896b5b777b4b8b">Reset</a>();</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">        /// \brief Returns a const reference to a register of the current CPU mode.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">        /// \param idx Index of the register to be returned (0 - 15)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">        /// \return Const Reference to the register</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        [[nodiscard]] <span class="keyword">const</span> std::uint32_t&amp; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a509b98ecf06c3100d69232f696d50150">operator[]</a>(std::uint32_t idx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">        /// \brief Returns a reference to a register of the current CPU mode.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">        /// \param idx Index of the register to be returned (0 - 15)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">        /// \return Reference to the register</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        [[nodiscard]] std::uint32_t&amp; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a509b98ecf06c3100d69232f696d50150">operator[]</a>(std::uint32_t idx);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">        /// \brief Returns a const reference to a register of a particular CPU mode.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">        /// \param idx Index of the register to be returned (0 - 15)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">        /// \param mode Mode of the CPU used to retrieve the register</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">        /// \return Const reference to the register</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        [[nodiscard]] <span class="keyword">const</span> std::uint32_t&amp; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a22efcb34f3c1bd9f46f1f75771103ef9">Get_Register</a>(std::uint32_t idx, <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">        /// \brief Returns a reference to a register of a particular CPU mode.</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">        /// \param idx Index of the register to be returned (0 - 15)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">        /// \param mode Mode of the CPU used to retrieve the register</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">        /// \return Reference to the register</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        [[nodiscard]] std::uint32_t&amp; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a22efcb34f3c1bd9f46f1f75771103ef9">Get_Register</a>(std::uint32_t idx, <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">        /// \brief Returns a reference the CPSR register of the current CPU mode.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">        /// \return Reference to the CPSR register</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        [[nodiscard]] std::uint32_t&amp; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#acf66c6ff905975912dbf52133ddfeceb">Get_CPSR</a>();</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">        /// \brief Returns a const reference the CPSR register of the current CPU mode.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">        /// \return Const reference to the CPSR register</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        [[nodiscard]] <span class="keyword">const</span> std::uint32_t&amp; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#acf66c6ff905975912dbf52133ddfeceb">Get_CPSR</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">        /// \brief Sets a new value to the CPSR register.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">        /// If the new value is supposed to change the current mode of the CPU, the function is only allowed to be</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">        /// called from a privileged mode. Otherwise, no effect will take place.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">        /// \param value New value of the CPSR register.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a53765299c790cc790e15deb2c701bd2a">Set_CPSR</a>(std::uint32_t value);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">        /// \brief Returns the value of the SPSR register of the current CPU mode.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">        /// \throws exceptions::CReset if the CPU is in a mode where the SPSR register is not supported</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">        /// \return Value of the SPSR register of the current CPU mode</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        [[nodiscard]] std::uint32_t <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ae00681efcbc4adfcfde001a67c5baeca">Get_SPSR</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">        /// \brief Returns a reference to the SPSR register of the CPU mode passed in as a parameter.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">        /// \param mode Mode of the CPU</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">        /// \throws exceptions::CReset if the provided CPU does not support the SPSR register</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">        /// \return Reference to the SPSR register</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        [[nodiscard]] std::uint32_t&amp; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ae00681efcbc4adfcfde001a67c5baeca">Get_SPSR</a>(<a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">        /// \brief Returns a const reference to the SPSR register of the CPU mode passed in as a parameter.</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">        /// \param mode Mode of the CPU</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">        /// \throws exceptions::CReset if the provided CPU does not support the SPSR register</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">        /// \return Const reference to the SPSR register</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        [[nodiscard]] <span class="keyword">const</span> std::uint32_t&amp; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ae00681efcbc4adfcfde001a67c5baeca">Get_SPSR</a>(<a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">        /// \brief Sets the value of the SPSR register in the CPU mode passed in as a parameter.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">        /// \throws exceptions::CReset if the provided CPU does not support the SPSR register</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">        /// \param value New value of the SPSR register</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a1b322131a1168763d2b8083c17a1079b">Set_SPSR</a>(std::uint32_t value);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">        /// \brief Sets/resets a flag in the CPSR register of the current CPU mode.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">        /// \param flag Flag to be set/reset</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">        /// \param set Indication of whether the flag should be set to 1 (set) or 0</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a984bace2773aca71cf04701aa0ce9c54">Set_Flag</a>(<a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a> flag, <span class="keywordtype">bool</span> set) noexcept;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">        /// \brief Sets/resets a flag in the given value which is treated as if it was the CPSR register.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">        /// \param cpsr Value to be treated as the CPSR register.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">        /// \param flag Flag to be set/reset</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">        /// \param set Indication of whether the flag should be set to 1 (set) or 0</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a984bace2773aca71cf04701aa0ce9c54">Set_Flag</a>(std::uint32_t&amp; cpsr, <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a> flag, <span class="keywordtype">bool</span> set) noexcept;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">        /// \brief Checks whether a given flag is set in the CPSR register of the current CPU mode.</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">        /// \param flag Type of flag to be checked</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">        /// \return true, if the flag is set. false, otherwise</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        [[nodiscard]] <span class="keywordtype">bool</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a0013811c3eef6d91ddfd2423a08889ef">Is_Flag_Set</a>(<a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a> flag) <span class="keyword">const</span> noexcept;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">        /// \brief Sets the mode of the CPU.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">        /// \param mode New mode of the CPU</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a7efff674f8141eab73cb69099220f0d5">Set_CPU_Mode</a>(<a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode) noexcept;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">        /// \brief Returns the current mode of the CPU.</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">        /// \return Current mode of the CPU</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        [[nodiscard]] <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aa740f9219bb413d707ac72f373e60d3a">Get_CPU_Mode</a>() const noexcept;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">        /// \brief Checks if the CPU is in a privileged mode.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">        /// Privileged modes are considered to all CPU modes except for the User mode.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">        /// \return true, if the CPU is currently in a privileged mode. false, otherwise.</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        [[nodiscard]] <span class="keywordtype">bool</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a573470217091c27cf30f1411ea453e5d">Is_In_Privileged_Mode</a>() const noexcept;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">        /// \brief Checks if the CPU mode passed in as a parameter supports the SPSR register or not.</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">        /// The SPSR register is supported (is accessible) in all modes except for the User and System mode.</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">        /// \param mode CPU mode to be checked</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">        /// \return true, if the mode does support the SPSR register. false, otherwise</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        [[nodiscard]] static <span class="keywordtype">bool</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6fc387fa0b0dd040c4e2463606d933e4">Is_Mode_With_No_SPSR</a>(<a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode) noexcept;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">        /// \brief Globally enables/disables IRQ (interrupts)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">        /// \param enable Indication of whether interrupts should be enabled</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">        ///               (true means interrupts will be enabled)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a4b48d0f9508c738b62d96e5593e6d704">Enable_IRQ</a>(<span class="keywordtype">bool</span> enable);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">        /// \brief Globally enables/disables FIQ (fast interrupts)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">        /// \param enable Indication of whether interrupts should be enabled</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">        ///               (true means fast interrupts will be enabled)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a2dd5a3a65e28cce65d01bdef2746cf1a">Enable_FIQ</a>(<span class="keywordtype">bool</span> enable);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    private:</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">        /// \brief Initializes (resets) all CPU registers.</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">        /// Registers r0-r15 in all CPU modes are set to 0. The CPSR registers of all modes hold only info about their</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">        /// corresponding mode (least significant 5 bits). The SPSR registers are cleared out to 0.</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        inline <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a2f550e28044af7ff0ddb866527a95356">Init_Registers</a>();</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">        /// \brief Resets the banked registers of the FIQ mode to 0.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        inline <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a651a92dac2106063a9988c63fb80fcdd">Init_FIQ_Banked_Regs</a>();</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">        /// \brief Resets the banked registers of the IRQ mode to 0.</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        inline <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a38524842c1e4f158af18c1e2cafd14ed">Init_IRQ_Banked_Regs</a>();</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">        /// \brief Resets the banked registers of the Supervisor mode to 0.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        inline <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a945204938f4a5e92be738c48711218c2">Init_Supervisor_Banked_Regs</a>();</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">        /// \brief Resets the banked registers of the Undefined mode to 0.</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        inline <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6eb0ee94a81e166d7b02a78f45b4d028">Init_Undefined_Banked_Regs</a>();</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">        /// \brief Resets the banked registers of the Abort mode to 0.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        inline <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aacfb4cc6e44ca967a9e258ba583f588b">Init_Abort_Banked_Regs</a>();</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">        /// \brief Resets the CPSR register in all CPU modes.</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">        /// The registers are reset to 0, except for their 5 least significant bits as they hold information about the</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">        /// mode itself.</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        inline <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a68f089f1b45e6f22295a7339eeeade33">Init_CPSR</a>();</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">        /// \brief Resets all SPSR registers (in all CPU modes) to 0.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        inline <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af24fe774c931e6fe4c0abe70956463de">Init_SPSR</a>();</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">        /// Makes sure the SPSR register is accessible from the given mode of the CPU (helper function).</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">        /// \param mode CPU mode to be checked if it supports the SPSR register</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">        /// \throws exceptions::CReset if the mode does not support the SPSR register</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        inline <span class="keywordtype">void</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a050dada520ca82a21874045815c596a8">Verify_SPSR_Accessibility</a>(<a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode) const;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">        /// \brief Checks if a flag is set in the given value which is treated as the CPSR register.</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">        /// \param cpsr Value treated as the CPSR register</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">        /// \param flag Flag to be checked</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">        /// \return true, if the given flag is set (1). false, otherwise</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        [[nodiscard]] static <span class="keywordtype">bool</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a0013811c3eef6d91ddfd2423a08889ef">Is_Flag_Set</a>(std::uint32_t cpsr, <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a> flag) noexcept;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">        /// \brief Returns the mode of the CPU from the value given as a parameter.</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">        /// \param cpsr Value to be treated as the CPSR register.</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">        /// \return Mode of the CPU retrieved from the given value</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        [[nodiscard]] static <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aa740f9219bb413d707ac72f373e60d3a">Get_CPU_Mode</a>(std::uint32_t cpsr) noexcept;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">        /// \brief Checks if there is an invalid attempt to change the control bits of the CPSR register.</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">        /// The control bits of the CPSR register can be changed only from a privileged mode. If the CPU is in the</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">        /// User mode, it is not allowed the change the least significant byte of CPSR (control bits).</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">        ///</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">        /// \param new_cpsr New value of the CPSR register</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">        /// \return true, if an invalid attempt takes place. false, otherwise.</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        [[nodiscard]] <span class="keywordtype">bool</span> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aa53dae8f0dd16d916a852e572dfa95ba">Invalid_Change_Of_Control_Bits</a>(std::uint32_t new_cpsr) noexcept;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    private:</div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#acf71b6238b5cb0b9c0c2235bf296fdca">  331</a></span>&#160;        <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#acf71b6238b5cb0b9c0c2235bf296fdca">m_mode</a>;                                    <span class="comment">///&lt; Current mode of the CPU</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ac8e26506e2bb7f5413531be9d7bdb183">  332</a></span>&#160;        std::array&lt;std::uint32_t, <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ac4948fa820e156f7505bbf3014ba3733">NUMBER_OF_REGS</a>&gt; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ac8e26506e2bb7f5413531be9d7bdb183">m_regs</a>;    <span class="comment">///&lt; USR and SYS mode registers</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a3dcb0bac27ee95ddb44ba376ac7c268d">  333</a></span>&#160;        <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a110b4d2a333fb510bb627a3fc109c35f">Banked_Registers_t</a> <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a3dcb0bac27ee95ddb44ba376ac7c268d">m_banked_regs</a>;                    <span class="comment">///&lt; Banked registers</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a43b8f9cf97fb52ce2b6eec7cb1ed5ae6">  334</a></span>&#160;        std::unordered_map&lt;<a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>, std::uint32_t&gt; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a43b8f9cf97fb52ce2b6eec7cb1ed5ae6">m_spsr</a>; <span class="comment">///&lt; SPSR registers (for different CPU modes)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6763c648704a19923a5aae4fb314a31f">  335</a></span>&#160;        std::unordered_map&lt;<a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>, std::uint32_t&gt; <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6763c648704a19923a5aae4fb314a31f">m_cpsr</a>; <span class="comment">///&lt; CPSR registers (for different CPU modes)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af3064b2b4039870158575655cfce8e41">  336</a></span>&#160;        utils::CLogging_System* <a class="code" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af3064b2b4039870158575655cfce8e41">m_logging_system</a>;            <span class="comment">///&lt; Logging system</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    };</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;} <span class="comment">// namespace zero_mate::arm1176jzf_s</span></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html">zero_mate::arm1176jzf_s::CCPU_Context</a></div><div class="ttdoc">This class represents the context (registers) of the CPU.</div><div class="ttdef"><b>Definition:</b> context.hpp:29</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a0013811c3eef6d91ddfd2423a08889ef"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a0013811c3eef6d91ddfd2423a08889ef">zero_mate::arm1176jzf_s::CCPU_Context::Is_Flag_Set</a></div><div class="ttdeci">bool Is_Flag_Set(NFlag flag) const noexcept</div><div class="ttdoc">Checks whether a given flag is set in the CPSR register of the current CPU mode.</div><div class="ttdef"><b>Definition:</b> context.cpp:242</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a050dada520ca82a21874045815c596a8"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a050dada520ca82a21874045815c596a8">zero_mate::arm1176jzf_s::CCPU_Context::Verify_SPSR_Accessibility</a></div><div class="ttdeci">void Verify_SPSR_Accessibility(NCPU_Mode mode) const</div><div class="ttdef"><b>Definition:</b> context.cpp:200</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a053ed9b34d5aa41c59432d7bb4ad7e09"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a053ed9b34d5aa41c59432d7bb4ad7e09">zero_mate::arm1176jzf_s::CCPU_Context::CPU_MODE_MASK</a></div><div class="ttdeci">static constexpr std::uint32_t CPU_MODE_MASK</div><div class="ttdoc">The least significant 5 bits in the CPS register represent the mode of the CPU.</div><div class="ttdef"><b>Definition:</b> context.hpp:41</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a0947821872bfe58acdc42f4df8bd86ad"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a0947821872bfe58acdc42f4df8bd86ad">zero_mate::arm1176jzf_s::CCPU_Context::NUMBER_OF_GENERAL_REGS</a></div><div class="ttdeci">static constexpr std::size_t NUMBER_OF_GENERAL_REGS</div><div class="ttdoc">Number of general-purpose registers (LR, SP, PC are considered to be special registers)</div><div class="ttdef"><b>Definition:</b> context.hpp:35</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a110b4d2a333fb510bb627a3fc109c35f"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a110b4d2a333fb510bb627a3fc109c35f">zero_mate::arm1176jzf_s::CCPU_Context::Banked_Registers_t</a></div><div class="ttdeci">std::unordered_map&lt; NCPU_Mode, std::unordered_map&lt; std::uint32_t, std::uint32_t &gt; &gt; Banked_Registers_t</div><div class="ttdoc">Alias for the CPU banked registers (just to make the code less wordy)</div><div class="ttdef"><b>Definition:</b> context.hpp:86</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a1b322131a1168763d2b8083c17a1079b"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a1b322131a1168763d2b8083c17a1079b">zero_mate::arm1176jzf_s::CCPU_Context::Set_SPSR</a></div><div class="ttdeci">void Set_SPSR(std::uint32_t value)</div><div class="ttdoc">Sets the value of the SPSR register in the CPU mode passed in as a parameter.</div><div class="ttdef"><b>Definition:</b> context.cpp:231</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a22efcb34f3c1bd9f46f1f75771103ef9"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a22efcb34f3c1bd9f46f1f75771103ef9">zero_mate::arm1176jzf_s::CCPU_Context::Get_Register</a></div><div class="ttdeci">const std::uint32_t &amp; Get_Register(std::uint32_t idx, NCPU_Mode mode) const</div><div class="ttdoc">Returns a const reference to a register of a particular CPU mode.</div><div class="ttdef"><b>Definition:</b> context.cpp:136</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a286edf7ca93bc920f9896b5b777b4b8b"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a286edf7ca93bc920f9896b5b777b4b8b">zero_mate::arm1176jzf_s::CCPU_Context::Reset</a></div><div class="ttdeci">void Reset()</div><div class="ttdoc">Resets the context of the CPU.</div><div class="ttdef"><b>Definition:</b> context.cpp:30</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a2dd5a3a65e28cce65d01bdef2746cf1a"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a2dd5a3a65e28cce65d01bdef2746cf1a">zero_mate::arm1176jzf_s::CCPU_Context::Enable_FIQ</a></div><div class="ttdeci">void Enable_FIQ(bool enable)</div><div class="ttdoc">Globally enables/disables FIQ (fast interrupts)</div><div class="ttdef"><b>Definition:</b> context.cpp:68</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a2f550e28044af7ff0ddb866527a95356"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a2f550e28044af7ff0ddb866527a95356">zero_mate::arm1176jzf_s::CCPU_Context::Init_Registers</a></div><div class="ttdeci">void Init_Registers()</div><div class="ttdoc">Initializes (resets) all CPU registers.</div><div class="ttdef"><b>Definition:</b> context.cpp:42</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a359cbf5c6efb754156cb3b046db2acbd"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a359cbf5c6efb754156cb3b046db2acbd">zero_mate::arm1176jzf_s::CCPU_Context::PC_REG_IDX</a></div><div class="ttdeci">static constexpr std::size_t PC_REG_IDX</div><div class="ttdoc">Index of the PC (program counter) register.</div><div class="ttdef"><b>Definition:</b> context.hpp:47</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a38524842c1e4f158af18c1e2cafd14ed"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a38524842c1e4f158af18c1e2cafd14ed">zero_mate::arm1176jzf_s::CCPU_Context::Init_IRQ_Banked_Regs</a></div><div class="ttdeci">void Init_IRQ_Banked_Regs()</div><div class="ttdoc">Resets the banked registers of the IRQ mode to 0.</div><div class="ttdef"><b>Definition:</b> context.cpp:82</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a391d3ef35a11316f2d9690ddae7bd8e7"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">zero_mate::arm1176jzf_s::CCPU_Context::NFlag</a></div><div class="ttdeci">NFlag</div><div class="ttdoc">This enumeration lists out different flags in the CPSR register.</div><div class="ttdef"><b>Definition:</b> context.hpp:60</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a391d3ef35a11316f2d9690ddae7bd8e7a0d61f8370cad1d412f80b84d143e1257"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a0d61f8370cad1d412f80b84d143e1257">zero_mate::arm1176jzf_s::CCPU_Context::NFlag::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">Carry flag.</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a391d3ef35a11316f2d9690ddae7bd8e7a21c2e59531c8710156d34a3c30ac81d5"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a21c2e59531c8710156d34a3c30ac81d5">zero_mate::arm1176jzf_s::CCPU_Context::NFlag::Z</a></div><div class="ttdeci">@ Z</div><div class="ttdoc">Zero flag.</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a391d3ef35a11316f2d9690ddae7bd8e7a5206560a306a2e085a437fd258eb57ce"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a5206560a306a2e085a437fd258eb57ce">zero_mate::arm1176jzf_s::CCPU_Context::NFlag::V</a></div><div class="ttdeci">@ V</div><div class="ttdoc">Overflow flag.</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a391d3ef35a11316f2d9690ddae7bd8e7a7fc56270e7a70fa81a5935b72eacbe29"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a7fc56270e7a70fa81a5935b72eacbe29">zero_mate::arm1176jzf_s::CCPU_Context::NFlag::A</a></div><div class="ttdeci">@ A</div><div class="ttdoc">Imprecise abort (not used)</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a391d3ef35a11316f2d9690ddae7bd8e7a800618943025315f869e4e1f09471012"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a800618943025315f869e4e1f09471012">zero_mate::arm1176jzf_s::CCPU_Context::NFlag::F</a></div><div class="ttdeci">@ F</div><div class="ttdoc">Disable fast interrupts flag.</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a391d3ef35a11316f2d9690ddae7bd8e7a8d9c307cb7f3c4a32822a51922d1ceaa"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a8d9c307cb7f3c4a32822a51922d1ceaa">zero_mate::arm1176jzf_s::CCPU_Context::NFlag::N</a></div><div class="ttdeci">@ N</div><div class="ttdoc">Negative flag.</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a391d3ef35a11316f2d9690ddae7bd8e7add7536794b63bf90eccfd37f9b147d7f"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7add7536794b63bf90eccfd37f9b147d7f">zero_mate::arm1176jzf_s::CCPU_Context::NFlag::I</a></div><div class="ttdeci">@ I</div><div class="ttdoc">Disable interrupts flag.</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a3dcb0bac27ee95ddb44ba376ac7c268d"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a3dcb0bac27ee95ddb44ba376ac7c268d">zero_mate::arm1176jzf_s::CCPU_Context::m_banked_regs</a></div><div class="ttdeci">Banked_Registers_t m_banked_regs</div><div class="ttdoc">Banked registers.</div><div class="ttdef"><b>Definition:</b> context.hpp:333</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a3e4cf80c6456e949aec471c292e42378"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a3e4cf80c6456e949aec471c292e42378">zero_mate::arm1176jzf_s::CCPU_Context::CPU_CONTROL_BITS_MASK</a></div><div class="ttdeci">static constexpr std::uint32_t CPU_CONTROL_BITS_MASK</div><div class="ttdoc">The lowest 8 bits of CPSR are called control bits.</div><div class="ttdef"><b>Definition:</b> context.hpp:44</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a43b8f9cf97fb52ce2b6eec7cb1ed5ae6"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a43b8f9cf97fb52ce2b6eec7cb1ed5ae6">zero_mate::arm1176jzf_s::CCPU_Context::m_spsr</a></div><div class="ttdeci">std::unordered_map&lt; NCPU_Mode, std::uint32_t &gt; m_spsr</div><div class="ttdoc">SPSR registers (for different CPU modes)</div><div class="ttdef"><b>Definition:</b> context.hpp:334</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a4b48d0f9508c738b62d96e5593e6d704"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a4b48d0f9508c738b62d96e5593e6d704">zero_mate::arm1176jzf_s::CCPU_Context::Enable_IRQ</a></div><div class="ttdeci">void Enable_IRQ(bool enable)</div><div class="ttdoc">Globally enables/disables IRQ (interrupts)</div><div class="ttdef"><b>Definition:</b> context.cpp:62</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a4da96711ed542bed76f292525c40d8ce"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a4da96711ed542bed76f292525c40d8ce">zero_mate::arm1176jzf_s::CCPU_Context::REG_SIZE</a></div><div class="ttdeci">static constexpr auto REG_SIZE</div><div class="ttdoc">Register size (4B)</div><div class="ttdef"><b>Definition:</b> context.hpp:38</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a509b98ecf06c3100d69232f696d50150"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a509b98ecf06c3100d69232f696d50150">zero_mate::arm1176jzf_s::CCPU_Context::operator[]</a></div><div class="ttdeci">const std::uint32_t &amp; operator[](std::uint32_t idx) const</div><div class="ttdoc">Returns a const reference to a register of the current CPU mode.</div><div class="ttdef"><b>Definition:</b> context.cpp:126</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a53765299c790cc790e15deb2c701bd2a"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a53765299c790cc790e15deb2c701bd2a">zero_mate::arm1176jzf_s::CCPU_Context::Set_CPSR</a></div><div class="ttdeci">void Set_CPSR(std::uint32_t value)</div><div class="ttdoc">Sets a new value to the CPSR register.</div><div class="ttdef"><b>Definition:</b> context.cpp:168</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a573470217091c27cf30f1411ea453e5d"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a573470217091c27cf30f1411ea453e5d">zero_mate::arm1176jzf_s::CCPU_Context::Is_In_Privileged_Mode</a></div><div class="ttdeci">bool Is_In_Privileged_Mode() const noexcept</div><div class="ttdoc">Checks if the CPU is in a privileged mode.</div><div class="ttdef"><b>Definition:</b> context.cpp:285</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a651a92dac2106063a9988c63fb80fcdd"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a651a92dac2106063a9988c63fb80fcdd">zero_mate::arm1176jzf_s::CCPU_Context::Init_FIQ_Banked_Regs</a></div><div class="ttdeci">void Init_FIQ_Banked_Regs()</div><div class="ttdoc">Resets the banked registers of the FIQ mode to 0.</div><div class="ttdef"><b>Definition:</b> context.cpp:74</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a6763c648704a19923a5aae4fb314a31f"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6763c648704a19923a5aae4fb314a31f">zero_mate::arm1176jzf_s::CCPU_Context::m_cpsr</a></div><div class="ttdeci">std::unordered_map&lt; NCPU_Mode, std::uint32_t &gt; m_cpsr</div><div class="ttdoc">CPSR registers (for different CPU modes)</div><div class="ttdef"><b>Definition:</b> context.hpp:335</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a68f089f1b45e6f22295a7339eeeade33"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a68f089f1b45e6f22295a7339eeeade33">zero_mate::arm1176jzf_s::CCPU_Context::Init_CPSR</a></div><div class="ttdeci">void Init_CPSR()</div><div class="ttdoc">Resets the CPSR register in all CPU modes.</div><div class="ttdef"><b>Definition:</b> context.cpp:106</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a6eb0ee94a81e166d7b02a78f45b4d028"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6eb0ee94a81e166d7b02a78f45b4d028">zero_mate::arm1176jzf_s::CCPU_Context::Init_Undefined_Banked_Regs</a></div><div class="ttdeci">void Init_Undefined_Banked_Regs()</div><div class="ttdoc">Resets the banked registers of the Undefined mode to 0.</div><div class="ttdef"><b>Definition:</b> context.cpp:94</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a6fc387fa0b0dd040c4e2463606d933e4"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6fc387fa0b0dd040c4e2463606d933e4">zero_mate::arm1176jzf_s::CCPU_Context::Is_Mode_With_No_SPSR</a></div><div class="ttdeci">static bool Is_Mode_With_No_SPSR(NCPU_Mode mode) noexcept</div><div class="ttdoc">Checks if the CPU mode passed in as a parameter supports the SPSR register or not.</div><div class="ttdef"><b>Definition:</b> context.cpp:292</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a7cc06e6d24db355ceafb1017459922a8"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a7cc06e6d24db355ceafb1017459922a8">zero_mate::arm1176jzf_s::CCPU_Context::LR_REG_IDX</a></div><div class="ttdeci">static constexpr std::size_t LR_REG_IDX</div><div class="ttdoc">Index of the LR (link register) register.</div><div class="ttdef"><b>Definition:</b> context.hpp:50</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a7efff674f8141eab73cb69099220f0d5"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a7efff674f8141eab73cb69099220f0d5">zero_mate::arm1176jzf_s::CCPU_Context::Set_CPU_Mode</a></div><div class="ttdeci">void Set_CPU_Mode(NCPU_Mode mode) noexcept</div><div class="ttdoc">Sets the mode of the CPU.</div><div class="ttdef"><b>Definition:</b> context.cpp:247</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a80df62c0bceb498b0a6cc65d54c8352b"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">zero_mate::arm1176jzf_s::CCPU_Context::NCPU_Mode</a></div><div class="ttdeci">NCPU_Mode</div><div class="ttdoc">This enumeration represents different modes of the CPU.</div><div class="ttdef"><b>Definition:</b> context.hpp:75</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a80df62c0bceb498b0a6cc65d54c8352ba18eba6bb36aa9078c38ff2fe5a9f0d0d"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba18eba6bb36aa9078c38ff2fe5a9f0d0d">zero_mate::arm1176jzf_s::CCPU_Context::NCPU_Mode::Supervisor</a></div><div class="ttdeci">@ Supervisor</div><div class="ttdoc">Supervisor (protected mode for the operating system)</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a80df62c0bceb498b0a6cc65d54c8352ba19d751dff27aea339cf66284e97e1d5e"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba19d751dff27aea339cf66284e97e1d5e">zero_mate::arm1176jzf_s::CCPU_Context::NCPU_Mode::IRQ</a></div><div class="ttdeci">@ IRQ</div><div class="ttdoc">IRQ (used for general-purpose interrupt handling)</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a80df62c0bceb498b0a6cc65d54c8352ba515b9a5d45581087efc00a8dbacb13ca"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba515b9a5d45581087efc00a8dbacb13ca">zero_mate::arm1176jzf_s::CCPU_Context::NCPU_Mode::FIQ</a></div><div class="ttdeci">@ FIQ</div><div class="ttdoc">FIQ (supports a high-speed data transfer or channel process)</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a80df62c0bceb498b0a6cc65d54c8352ba727b63583e01fa2b3952dab580c84dc2"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba727b63583e01fa2b3952dab580c84dc2">zero_mate::arm1176jzf_s::CCPU_Context::NCPU_Mode::Abort</a></div><div class="ttdeci">@ Abort</div><div class="ttdoc">Abort (implements virtual memory and/or memory protection)</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a80df62c0bceb498b0a6cc65d54c8352ba8f9bfe9d1345237cb3b2b205864da075"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba8f9bfe9d1345237cb3b2b205864da075">zero_mate::arm1176jzf_s::CCPU_Context::NCPU_Mode::User</a></div><div class="ttdeci">@ User</div><div class="ttdoc">User (normal program execution mode)</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a80df62c0bceb498b0a6cc65d54c8352baa45da96d0bf6575970f2d27af22be28a"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352baa45da96d0bf6575970f2d27af22be28a">zero_mate::arm1176jzf_s::CCPU_Context::NCPU_Mode::System</a></div><div class="ttdeci">@ System</div><div class="ttdoc">System (runs privileged operating system tasks (ARMv4 and above))</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a80df62c0bceb498b0a6cc65d54c8352baec0fc0100c4fc1ce4eea230c3dc10360"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352baec0fc0100c4fc1ce4eea230c3dc10360">zero_mate::arm1176jzf_s::CCPU_Context::NCPU_Mode::Undefined</a></div><div class="ttdeci">@ Undefined</div><div class="ttdoc">Undefined (supports software emulation of hardware coprocessors)</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a89a9a0aa8e0bf3e321d04f8eb14c70ab"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a89a9a0aa8e0bf3e321d04f8eb14c70ab">zero_mate::arm1176jzf_s::CCPU_Context::SP_REG_IDX</a></div><div class="ttdeci">static constexpr std::size_t SP_REG_IDX</div><div class="ttdoc">Index of the SP (stack pointer) register.</div><div class="ttdef"><b>Definition:</b> context.hpp:53</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a945204938f4a5e92be738c48711218c2"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a945204938f4a5e92be738c48711218c2">zero_mate::arm1176jzf_s::CCPU_Context::Init_Supervisor_Banked_Regs</a></div><div class="ttdeci">void Init_Supervisor_Banked_Regs()</div><div class="ttdoc">Resets the banked registers of the Supervisor mode to 0.</div><div class="ttdef"><b>Definition:</b> context.cpp:88</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_a984bace2773aca71cf04701aa0ce9c54"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a984bace2773aca71cf04701aa0ce9c54">zero_mate::arm1176jzf_s::CCPU_Context::Set_Flag</a></div><div class="ttdeci">void Set_Flag(NFlag flag, bool set) noexcept</div><div class="ttdoc">Sets/resets a flag in the CPSR register of the current CPU mode.</div><div class="ttdef"><b>Definition:</b> context.cpp:237</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_aa53dae8f0dd16d916a852e572dfa95ba"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aa53dae8f0dd16d916a852e572dfa95ba">zero_mate::arm1176jzf_s::CCPU_Context::Invalid_Change_Of_Control_Bits</a></div><div class="ttdeci">bool Invalid_Change_Of_Control_Bits(std::uint32_t new_cpsr) noexcept</div><div class="ttdoc">Checks if there is an invalid attempt to change the control bits of the CPSR register.</div><div class="ttdef"><b>Definition:</b> context.cpp:188</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_aa740f9219bb413d707ac72f373e60d3a"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aa740f9219bb413d707ac72f373e60d3a">zero_mate::arm1176jzf_s::CCPU_Context::Get_CPU_Mode</a></div><div class="ttdeci">NCPU_Mode Get_CPU_Mode() const noexcept</div><div class="ttdoc">Returns the current mode of the CPU.</div><div class="ttdef"><b>Definition:</b> context.cpp:258</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_aacfb4cc6e44ca967a9e258ba583f588b"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aacfb4cc6e44ca967a9e258ba583f588b">zero_mate::arm1176jzf_s::CCPU_Context::Init_Abort_Banked_Regs</a></div><div class="ttdeci">void Init_Abort_Banked_Regs()</div><div class="ttdoc">Resets the banked registers of the Abort mode to 0.</div><div class="ttdef"><b>Definition:</b> context.cpp:100</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_ac4948fa820e156f7505bbf3014ba3733"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ac4948fa820e156f7505bbf3014ba3733">zero_mate::arm1176jzf_s::CCPU_Context::NUMBER_OF_REGS</a></div><div class="ttdeci">static constexpr std::size_t NUMBER_OF_REGS</div><div class="ttdoc">Total number of CPU registers.</div><div class="ttdef"><b>Definition:</b> context.hpp:32</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_ac8e26506e2bb7f5413531be9d7bdb183"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ac8e26506e2bb7f5413531be9d7bdb183">zero_mate::arm1176jzf_s::CCPU_Context::m_regs</a></div><div class="ttdeci">std::array&lt; std::uint32_t, NUMBER_OF_REGS &gt; m_regs</div><div class="ttdoc">USR and SYS mode registers.</div><div class="ttdef"><b>Definition:</b> context.hpp:332</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_acf66c6ff905975912dbf52133ddfeceb"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#acf66c6ff905975912dbf52133ddfeceb">zero_mate::arm1176jzf_s::CCPU_Context::Get_CPSR</a></div><div class="ttdeci">std::uint32_t &amp; Get_CPSR()</div><div class="ttdoc">Returns a reference the CPSR register of the current CPU mode.</div><div class="ttdef"><b>Definition:</b> context.cpp:158</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_acf71b6238b5cb0b9c0c2235bf296fdca"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#acf71b6238b5cb0b9c0c2235bf296fdca">zero_mate::arm1176jzf_s::CCPU_Context::m_mode</a></div><div class="ttdeci">NCPU_Mode m_mode</div><div class="ttdoc">Current mode of the CPU.</div><div class="ttdef"><b>Definition:</b> context.hpp:331</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_ae00681efcbc4adfcfde001a67c5baeca"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ae00681efcbc4adfcfde001a67c5baeca">zero_mate::arm1176jzf_s::CCPU_Context::Get_SPSR</a></div><div class="ttdeci">std::uint32_t Get_SPSR() const</div><div class="ttdoc">Returns the value of the SPSR register of the current CPU mode.</div><div class="ttdef"><b>Definition:</b> context.cpp:213</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_af24fe774c931e6fe4c0abe70956463de"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af24fe774c931e6fe4c0abe70956463de">zero_mate::arm1176jzf_s::CCPU_Context::Init_SPSR</a></div><div class="ttdeci">void Init_SPSR()</div><div class="ttdoc">Resets all SPSR registers (in all CPU modes) to 0.</div><div class="ttdef"><b>Definition:</b> context.cpp:117</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_af3064b2b4039870158575655cfce8e41"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af3064b2b4039870158575655cfce8e41">zero_mate::arm1176jzf_s::CCPU_Context::m_logging_system</a></div><div class="ttdeci">utils::CLogging_System * m_logging_system</div><div class="ttdoc">Logging system.</div><div class="ttdef"><b>Definition:</b> context.hpp:336</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html_afb2bc49ac16284a27b81cec3322f8898"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#afb2bc49ac16284a27b81cec3322f8898">zero_mate::arm1176jzf_s::CCPU_Context::CCPU_Context</a></div><div class="ttdeci">CCPU_Context()</div><div class="ttdoc">Constructor of the class.</div><div class="ttdef"><b>Definition:</b> context.cpp:22</div></div>
<div class="ttc" id="anamespacezero__mate_1_1arm1176jzf__s_html"><div class="ttname"><a href="namespacezero__mate_1_1arm1176jzf__s.html">zero_mate::arm1176jzf_s</a></div><div class="ttdef"><b>Definition:</b> alu.cpp:20</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_5c2a493d5805d567e6a0ff4c1ba80ec6.html">arm1176jzf_s</a></li><li class="navelem"><a class="el" href="context_8hpp.html">context.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
