#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  1 05:10:05 2019
# Process ID: 6356
# Current directory: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1
# Command line: vivado.exe -log display_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_top.tcl
# Log file: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1/display_top.vds
# Journal file: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display_top.tcl -notrace
Command: synth_design -top display_top -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off -effort_level quick
WARNING: [Vivado_Tcl 4-135] The effort_level switch has been deprecated. Please use the -directive switch. Processing will continue in the default mode.
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 439.754 ; gain = 178.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_top' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (1#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/vga_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'ROMreader' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:1]
INFO: [Synth 8-6157] synthesizing module 'object1_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object1_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object1_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'object1_rom' (2#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object1_rom.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'row' does not match port width (7) of module 'object1_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:10]
WARNING: [Synth 8-689] width (10) of port connection 'col' does not match port width (4) of module 'object1_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:10]
INFO: [Synth 8-6157] synthesizing module 'object2_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object2_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object2_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'object2_rom' (3#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object2_rom.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'row' does not match port width (7) of module 'object2_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:11]
WARNING: [Synth 8-689] width (10) of port connection 'col' does not match port width (4) of module 'object2_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:11]
INFO: [Synth 8-6157] synthesizing module 'object3_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object3_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object3_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'object3_rom' (4#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object3_rom.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'row' does not match port width (7) of module 'object3_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:12]
WARNING: [Synth 8-689] width (10) of port connection 'col' does not match port width (4) of module 'object3_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:12]
INFO: [Synth 8-6157] synthesizing module 'object4_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object4_rom.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object4_rom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'object4_rom' (5#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object4_rom.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'row' does not match port width (7) of module 'object4_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:13]
WARNING: [Synth 8-689] width (10) of port connection 'col' does not match port width (4) of module 'object4_rom' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ROMreader' (6#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/ROMreader.v:1]
INFO: [Synth 8-6157] synthesizing module 'object_test' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/object_test.v:1]
	Parameter MIN_X bound to: 0 - type: integer 
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter MIN_Y bound to: 16 - type: integer 
	Parameter T_W bound to: 16 - type: integer 
	Parameter T_H bound to: 16 - type: integer 
	Parameter START_X bound to: 320 - type: integer 
	Parameter START_Y bound to: 320 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter DOWN bound to: 1 - type: integer 
	Parameter no_dir bound to: 3'b000 
	Parameter left bound to: 3'b001 
	Parameter right bound to: 3'b010 
	Parameter up bound to: 3'b011 
	Parameter down bound to: 3'b100 
	Parameter jump_up bound to: 3'b101 
	Parameter jump_extra bound to: 3'b110 
	Parameter jump_down bound to: 3'b111 
	Parameter TIME_START_X bound to: 800000 - type: integer 
	Parameter TIME_STEP_X bound to: 6000 - type: integer 
	Parameter TIME_MIN_X bound to: 500000 - type: integer 
	Parameter TIME_START_Y bound to: 100000 - type: integer 
	Parameter TIME_STEP_Y bound to: 8000 - type: integer 
	Parameter TIME_MAX_Y bound to: 600000 - type: integer 
	Parameter TIME_TERM_Y bound to: 250000 - type: integer 
	Parameter BEGIN_COUNT_EXTRA bound to: 450000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/object_test.v:169]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/object_test.v:322]
INFO: [Synth 8-6155] done synthesizing module 'object_test' (7#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/object_test.v:1]
WARNING: [Synth 8-350] instance 'object_unit' of module 'object_test' requires 30 connections, but only 25 given [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'key_detect' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/debouncer.v:23]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (8#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/PS2Receiver.v:59]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (9#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/PS2Receiver.v:23]
WARNING: [Synth 8-567] referenced signal 'keycodev' should be on the sensitivity list [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_top.v:35]
INFO: [Synth 8-6157] synthesizing module 'key_fsm' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_fsm.v:1]
	Parameter desired_key_id bound to: 8'b01110101 
INFO: [Synth 8-6155] done synthesizing module 'key_fsm' (10#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_fsm__parameterized0' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_fsm.v:1]
	Parameter desired_key_id bound to: 8'b01110010 
INFO: [Synth 8-6155] done synthesizing module 'key_fsm__parameterized0' (10#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_fsm__parameterized1' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_fsm.v:1]
	Parameter desired_key_id bound to: 8'b01101011 
INFO: [Synth 8-6155] done synthesizing module 'key_fsm__parameterized1' (10#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_fsm__parameterized2' [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_fsm.v:1]
	Parameter desired_key_id bound to: 8'b01110100 
INFO: [Synth 8-6155] done synthesizing module 'key_fsm__parameterized2' (10#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_fsm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key_detect' (11#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_top.v:5]
WARNING: [Synth 8-3848] Net bg_rgb in module/entity display_top does not have driver. [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:18]
INFO: [Synth 8-6155] done synthesizing module 'display_top' (12#1) [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:5]
WARNING: [Synth 8-3331] design key_fsm__parameterized2 has unconnected port reset
WARNING: [Synth 8-3331] design key_fsm__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design key_fsm__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design key_fsm has unconnected port reset
WARNING: [Synth 8-3331] design object_test has unconnected port collision
WARNING: [Synth 8-3331] design ROMreader has unconnected port row[9]
WARNING: [Synth 8-3331] design ROMreader has unconnected port row[8]
WARNING: [Synth 8-3331] design ROMreader has unconnected port row[7]
WARNING: [Synth 8-3331] design ROMreader has unconnected port col[9]
WARNING: [Synth 8-3331] design ROMreader has unconnected port col[8]
WARNING: [Synth 8-3331] design ROMreader has unconnected port col[7]
WARNING: [Synth 8-3331] design ROMreader has unconnected port col[6]
WARNING: [Synth 8-3331] design ROMreader has unconnected port col[5]
WARNING: [Synth 8-3331] design ROMreader has unconnected port col[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 504.031 ; gain = 242.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin object_unit:t_y[9] to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
WARNING: [Synth 8-3295] tying undriven pin object_unit:t_y[8] to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
WARNING: [Synth 8-3295] tying undriven pin object_unit:t_y[7] to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
WARNING: [Synth 8-3295] tying undriven pin object_unit:t_y[6] to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
WARNING: [Synth 8-3295] tying undriven pin object_unit:t_y[5] to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
WARNING: [Synth 8-3295] tying undriven pin object_unit:t_y[4] to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
WARNING: [Synth 8-3295] tying undriven pin object_unit:t_y[3] to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
WARNING: [Synth 8-3295] tying undriven pin object_unit:t_y[2] to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
WARNING: [Synth 8-3295] tying undriven pin object_unit:t_y[1] to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
WARNING: [Synth 8-3295] tying undriven pin object_unit:t_y[0] to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
WARNING: [Synth 8-3295] tying undriven pin object_unit:trans_y_on to constant 0 [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v:38]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 504.031 ; gain = 242.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 504.031 ; gain = 242.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.539 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.539 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 766.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 766.539 ; gain = 504.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 766.539 ; gain = 504.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 766.539 ; gain = 504.938
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/object_test.v:169]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/object_test.v:322]
INFO: [Synth 8-5546] ROM "x_start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_time_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "y_state_next" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_start_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_time_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temp_pressed0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_pressed0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_pressed0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_pressed0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 766.539 ; gain = 504.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   7 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 42    
	   4 Input     20 Bit        Muxes := 2     
	   7 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 69    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module object1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module object2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module object3_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module object4_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module object_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
+---Muxes : 
	   7 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 42    
	   4 Input     20 Bit        Muxes := 2     
	   7 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 61    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module key_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module key_fsm__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module key_fsm__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module key_fsm__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module key_detect 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'nolabel_line47/uut/dataprev_reg[6]' (FDE) to 'nolabel_line47/uut/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line47/uut/dataprev_reg[7]' (FDE) to 'nolabel_line47/uut/keycode_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line47/uut/dataprev_reg[5]' (FDE) to 'nolabel_line47/uut/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line47/uut/dataprev_reg[4]' (FDE) to 'nolabel_line47/uut/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line47/uut/dataprev_reg[3]' (FDE) to 'nolabel_line47/uut/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line47/uut/dataprev_reg[2]' (FDE) to 'nolabel_line47/uut/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line47/uut/dataprev_reg[1]' (FDE) to 'nolabel_line47/uut/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line47/uut/dataprev_reg[0]' (FDE) to 'nolabel_line47/uut/keycode_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_start_reg_reg[19] )
INFO: [Synth 8-3886] merging instance 'object_unit/x_dir_reg_reg[2]' (FDCE) to 'object_unit/x_dir_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_dir_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'object_unit/y_dir_reg_reg[2]' (FDCE) to 'object_unit/y_dir_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\y_dir_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_state_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_time_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_state_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/\x_state_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'object_unit/s_x_next_inferred__2/s_x_reg_reg[0]' (FDCE) to 'object_unit/s_x_next_inferred__2/s_x_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'object_unit/s_x_next_inferred__2/s_x_reg_reg[1]' (FDCE) to 'object_unit/s_x_next_inferred__2/s_x_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'object_unit/s_x_next_inferred__2/s_x_reg_reg[2]' (FDCE) to 'object_unit/s_x_next_inferred__2/s_x_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'object_unit/s_x_next_inferred__2/s_x_reg_reg[3]' (FDCE) to 'object_unit/s_x_next_inferred__2/s_x_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'object_unit/s_x_next_inferred__2/s_x_reg_reg[4]' (FDCE) to 'object_unit/s_x_next_inferred__2/s_x_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'object_unit/s_x_next_inferred__2/s_x_reg_reg[6]' (FDPE) to 'object_unit/s_x_next_inferred__2/s_x_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'object_unit/s_x_next_inferred__2/s_x_reg_reg[7]' (FDCE) to 'object_unit/s_x_next_inferred__2/s_x_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (object_unit/s_x_next_inferred__2/\s_x_reg_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 766.539 ; gain = 504.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance objects_rom/object_rom_unit1/i_0/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 766.539 ; gain = 504.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance objects_rom/object_rom_unit1/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 780.758 ; gain = 519.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 780.758 ; gain = 519.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 780.758 ; gain = 519.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 780.758 ; gain = 519.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    48|
|3     |LUT1     |    90|
|4     |LUT2     |    77|
|5     |LUT3     |    41|
|6     |LUT4     |    73|
|7     |LUT5     |    80|
|8     |LUT6     |   115|
|9     |RAMB36E1 |     1|
|10    |FDCE     |   126|
|11    |FDPE     |     4|
|12    |FDRE     |    77|
|13    |IBUF     |     4|
|14    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+------------------------+------+
|      |Instance             |Module                  |Cells |
+------+---------------------+------------------------+------+
|1     |top                  |                        |   751|
|2     |  vsync_unit         |vga_sync                |    57|
|3     |  objects_rom        |ROMreader               |     1|
|4     |    object_rom_unit1 |object1_rom             |     1|
|5     |  object_unit        |object_test             |   529|
|6     |  nolabel_line47     |key_detect              |   120|
|7     |    uut              |PS2Receiver             |    78|
|8     |      db_clk         |debouncer__1            |    16|
|9     |      db_data        |debouncer               |    16|
|10    |    up_fsm           |key_fsm                 |     6|
|11    |    down_fsm         |key_fsm__parameterized0 |     6|
|12    |    left_fsm         |key_fsm__parameterized1 |     6|
|13    |    right_fsm        |key_fsm__parameterized2 |     6|
+------+---------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 780.758 ; gain = 519.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 780.758 ; gain = 256.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 780.758 ; gain = 519.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 780.758 ; gain = 532.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 780.758 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1/display_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_top_utilization_synth.rpt -pb display_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  1 05:10:43 2019...
