{
  "module_name": "xrs700x_reg.h",
  "hash_id": "770a95882dbdc5d0db10042bc3cbcc42fc1e464f62fe7c07674af720897eaf9e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/xrs700x/xrs700x_reg.h",
  "human_readable_source": " \n\n \n#define XRS_DEVICE_ID_BASE\t\t0x0\n#define XRS_GPIO_BASE\t\t\t0x10000\n#define XRS_PORT_OFFSET\t\t\t0x10000\n#define XRS_PORT_BASE(x)\t\t(0x200000 + XRS_PORT_OFFSET * (x))\n#define XRS_RTC_BASE\t\t\t0x280000\n#define XRS_TS_OFFSET\t\t\t0x8000\n#define XRS_TS_BASE(x)\t\t\t(0x290000 + XRS_TS_OFFSET * (x))\n#define XRS_SWITCH_CONF_BASE\t\t0x300000\n\n \n#define XRS_DEV_ID0\t\t\t(XRS_DEVICE_ID_BASE + 0)\n#define XRS_DEV_ID1\t\t\t(XRS_DEVICE_ID_BASE + 2)\n#define XRS_INT_ID0\t\t\t(XRS_DEVICE_ID_BASE + 4)\n#define XRS_INT_ID1\t\t\t(XRS_DEVICE_ID_BASE + 6)\n#define XRS_REV_ID\t\t\t(XRS_DEVICE_ID_BASE + 8)\n\n \n#define XRS_CONFIG0\t\t\t(XRS_GPIO_BASE + 0x1000)\n#define XRS_INPUT_STATUS0\t\t(XRS_GPIO_BASE + 0x1002)\n#define XRS_CONFIG1\t\t\t(XRS_GPIO_BASE + 0x1004)\n#define XRS_INPUT_STATUS1\t\t(XRS_GPIO_BASE + 0x1006)\n#define XRS_CONFIG2\t\t\t(XRS_GPIO_BASE + 0x1008)\n#define XRS_INPUT_STATUS2\t\t(XRS_GPIO_BASE + 0x100a)\n\n \n#define XRS_PORT_GEN_BASE(x)\t\t(XRS_PORT_BASE(x) + 0x0)\n#define XRS_PORT_HSR_BASE(x)\t\t(XRS_PORT_BASE(x) + 0x2000)\n#define XRS_PORT_PTP_BASE(x)\t\t(XRS_PORT_BASE(x) + 0x4000)\n#define XRS_PORT_CNT_BASE(x)\t\t(XRS_PORT_BASE(x) + 0x6000)\n#define XRS_PORT_IPO_BASE(x)\t\t(XRS_PORT_BASE(x) + 0x8000)\n\n \n#define XRS_PORT_STATE(x)\t\t(XRS_PORT_GEN_BASE(x) + 0x0)\n#define XRS_PORT_FORWARDING\t\t0\n#define XRS_PORT_LEARNING\t\t1\n#define XRS_PORT_DISABLED\t\t2\n#define XRS_PORT_MODE_NORMAL\t\t0\n#define XRS_PORT_MODE_MANAGEMENT\t1\n#define XRS_PORT_SPEED_1000\t\t0x12\n#define XRS_PORT_SPEED_100\t\t0x20\n#define XRS_PORT_SPEED_10\t\t0x30\n#define XRS_PORT_VLAN(x)\t\t(XRS_PORT_GEN_BASE(x) + 0x10)\n#define XRS_PORT_VLAN0_MAPPING(x)\t(XRS_PORT_GEN_BASE(x) + 0x12)\n#define XRS_PORT_FWD_MASK(x)\t\t(XRS_PORT_GEN_BASE(x) + 0x14)\n#define XRS_PORT_VLAN_PRIO(x)\t\t(XRS_PORT_GEN_BASE(x) + 0x16)\n\n \n#define XRS_HSR_CFG(x)\t\t\t(XRS_PORT_HSR_BASE(x) + 0x0)\n#define XRS_HSR_CFG_HSR_PRP\t\tBIT(0)\n#define XRS_HSR_CFG_HSR\t\t\t0\n#define XRS_HSR_CFG_PRP\t\t\tBIT(8)\n#define XRS_HSR_CFG_LANID_A\t\t0\n#define XRS_HSR_CFG_LANID_B\t\tBIT(10)\n\n \n#define XRS_PTP_RX_SYNC_DELAY_NS_LO(x)\t(XRS_PORT_PTP_BASE(x) + 0x2)\n#define XRS_PTP_RX_SYNC_DELAY_NS_HI(x)\t(XRS_PORT_PTP_BASE(x) + 0x4)\n#define XRS_PTP_RX_EVENT_DELAY_NS(x)\t(XRS_PORT_PTP_BASE(x) + 0xa)\n#define XRS_PTP_TX_EVENT_DELAY_NS(x)\t(XRS_PORT_PTP_BASE(x) + 0x12)\n\n \n#define XRS_CNT_CTRL(x)\t\t\t(XRS_PORT_CNT_BASE(x) + 0x0)\n#define XRS_RX_GOOD_OCTETS_L\t\t(XRS_PORT_CNT_BASE(0) + 0x200)\n#define XRS_RX_GOOD_OCTETS_H\t\t(XRS_PORT_CNT_BASE(0) + 0x202)\n#define XRS_RX_BAD_OCTETS_L\t\t(XRS_PORT_CNT_BASE(0) + 0x204)\n#define XRS_RX_BAD_OCTETS_H\t\t(XRS_PORT_CNT_BASE(0) + 0x206)\n#define XRS_RX_UNICAST_L\t\t(XRS_PORT_CNT_BASE(0) + 0x208)\n#define XRS_RX_UNICAST_H\t\t(XRS_PORT_CNT_BASE(0) + 0x20a)\n#define XRS_RX_BROADCAST_L\t\t(XRS_PORT_CNT_BASE(0) + 0x20c)\n#define XRS_RX_BROADCAST_H\t\t(XRS_PORT_CNT_BASE(0) + 0x20e)\n#define XRS_RX_MULTICAST_L\t\t(XRS_PORT_CNT_BASE(0) + 0x210)\n#define XRS_RX_MULTICAST_H\t\t(XRS_PORT_CNT_BASE(0) + 0x212)\n#define XRS_RX_UNDERSIZE_L\t\t(XRS_PORT_CNT_BASE(0) + 0x214)\n#define XRS_RX_UNDERSIZE_H\t\t(XRS_PORT_CNT_BASE(0) + 0x216)\n#define XRS_RX_FRAGMENTS_L\t\t(XRS_PORT_CNT_BASE(0) + 0x218)\n#define XRS_RX_FRAGMENTS_H\t\t(XRS_PORT_CNT_BASE(0) + 0x21a)\n#define XRS_RX_OVERSIZE_L\t\t(XRS_PORT_CNT_BASE(0) + 0x21c)\n#define XRS_RX_OVERSIZE_H\t\t(XRS_PORT_CNT_BASE(0) + 0x21e)\n#define XRS_RX_JABBER_L\t\t\t(XRS_PORT_CNT_BASE(0) + 0x220)\n#define XRS_RX_JABBER_H\t\t\t(XRS_PORT_CNT_BASE(0) + 0x222)\n#define XRS_RX_ERR_L\t\t\t(XRS_PORT_CNT_BASE(0) + 0x224)\n#define XRS_RX_ERR_H\t\t\t(XRS_PORT_CNT_BASE(0) + 0x226)\n#define XRS_RX_CRC_L\t\t\t(XRS_PORT_CNT_BASE(0) + 0x228)\n#define XRS_RX_CRC_H\t\t\t(XRS_PORT_CNT_BASE(0) + 0x22a)\n#define XRS_RX_64_L\t\t\t(XRS_PORT_CNT_BASE(0) + 0x22c)\n#define XRS_RX_64_H\t\t\t(XRS_PORT_CNT_BASE(0) + 0x22e)\n#define XRS_RX_65_127_L\t\t\t(XRS_PORT_CNT_BASE(0) + 0x230)\n#define XRS_RX_65_127_H\t\t\t(XRS_PORT_CNT_BASE(0) + 0x232)\n#define XRS_RX_128_255_L\t\t(XRS_PORT_CNT_BASE(0) + 0x234)\n#define XRS_RX_128_255_H\t\t(XRS_PORT_CNT_BASE(0) + 0x236)\n#define XRS_RX_256_511_L\t\t(XRS_PORT_CNT_BASE(0) + 0x238)\n#define XRS_RX_256_511_H\t\t(XRS_PORT_CNT_BASE(0) + 0x23a)\n#define XRS_RX_512_1023_L\t\t(XRS_PORT_CNT_BASE(0) + 0x23c)\n#define XRS_RX_512_1023_H\t\t(XRS_PORT_CNT_BASE(0) + 0x23e)\n#define XRS_RX_1024_1536_L\t\t(XRS_PORT_CNT_BASE(0) + 0x240)\n#define XRS_RX_1024_1536_H\t\t(XRS_PORT_CNT_BASE(0) + 0x242)\n#define XRS_RX_HSR_PRP_L\t\t(XRS_PORT_CNT_BASE(0) + 0x244)\n#define XRS_RX_HSR_PRP_H\t\t(XRS_PORT_CNT_BASE(0) + 0x246)\n#define XRS_RX_WRONGLAN_L\t\t(XRS_PORT_CNT_BASE(0) + 0x248)\n#define XRS_RX_WRONGLAN_H\t\t(XRS_PORT_CNT_BASE(0) + 0x24a)\n#define XRS_RX_DUPLICATE_L\t\t(XRS_PORT_CNT_BASE(0) + 0x24c)\n#define XRS_RX_DUPLICATE_H\t\t(XRS_PORT_CNT_BASE(0) + 0x24e)\n#define XRS_TX_OCTETS_L\t\t\t(XRS_PORT_CNT_BASE(0) + 0x280)\n#define XRS_TX_OCTETS_H\t\t\t(XRS_PORT_CNT_BASE(0) + 0x282)\n#define XRS_TX_UNICAST_L\t\t(XRS_PORT_CNT_BASE(0) + 0x284)\n#define XRS_TX_UNICAST_H\t\t(XRS_PORT_CNT_BASE(0) + 0x286)\n#define XRS_TX_BROADCAST_L\t\t(XRS_PORT_CNT_BASE(0) + 0x288)\n#define XRS_TX_BROADCAST_H\t\t(XRS_PORT_CNT_BASE(0) + 0x28a)\n#define XRS_TX_MULTICAST_L\t\t(XRS_PORT_CNT_BASE(0) + 0x28c)\n#define XRS_TX_MULTICAST_H\t\t(XRS_PORT_CNT_BASE(0) + 0x28e)\n#define XRS_TX_HSR_PRP_L\t\t(XRS_PORT_CNT_BASE(0) + 0x290)\n#define XRS_TX_HSR_PRP_H\t\t(XRS_PORT_CNT_BASE(0) + 0x292)\n#define XRS_PRIQ_DROP_L\t\t\t(XRS_PORT_CNT_BASE(0) + 0x2c0)\n#define XRS_PRIQ_DROP_H\t\t\t(XRS_PORT_CNT_BASE(0) + 0x2c2)\n#define XRS_EARLY_DROP_L\t\t(XRS_PORT_CNT_BASE(0) + 0x2c4)\n#define XRS_EARLY_DROP_H\t\t(XRS_PORT_CNT_BASE(0) + 0x2c6)\n\n \n#define XRS_ETH_ADDR_CFG(x, p)\t\t(XRS_PORT_IPO_BASE(x) + \\\n\t\t\t\t\t (p) * 0x20 + 0x0)\n#define XRS_ETH_ADDR_FWD_ALLOW(x, p)\t(XRS_PORT_IPO_BASE(x) + \\\n\t\t\t\t\t (p) * 0x20 + 0x2)\n#define XRS_ETH_ADDR_FWD_MIRROR(x, p)\t(XRS_PORT_IPO_BASE(x) + \\\n\t\t\t\t\t (p) * 0x20 + 0x4)\n#define XRS_ETH_ADDR_0(x, p)\t\t(XRS_PORT_IPO_BASE(x) + \\\n\t\t\t\t\t (p) * 0x20 + 0x8)\n#define XRS_ETH_ADDR_1(x, p)\t\t(XRS_PORT_IPO_BASE(x) + \\\n\t\t\t\t\t (p) * 0x20 + 0xa)\n#define XRS_ETH_ADDR_2(x, p)\t\t(XRS_PORT_IPO_BASE(x) + \\\n\t\t\t\t\t (p) * 0x20 + 0xc)\n\n \n#define XRS_CUR_NSEC0\t\t\t(XRS_RTC_BASE + 0x1004)\n#define XRS_CUR_NSEC1\t\t\t(XRS_RTC_BASE + 0x1006)\n#define XRS_CUR_SEC0\t\t\t(XRS_RTC_BASE + 0x1008)\n#define XRS_CUR_SEC1\t\t\t(XRS_RTC_BASE + 0x100a)\n#define XRS_CUR_SEC2\t\t\t(XRS_RTC_BASE + 0x100c)\n#define XRS_TIME_CC0\t\t\t(XRS_RTC_BASE + 0x1010)\n#define XRS_TIME_CC1\t\t\t(XRS_RTC_BASE + 0x1012)\n#define XRS_TIME_CC2\t\t\t(XRS_RTC_BASE + 0x1014)\n#define XRS_STEP_SIZE0\t\t\t(XRS_RTC_BASE + 0x1020)\n#define XRS_STEP_SIZE1\t\t\t(XRS_RTC_BASE + 0x1022)\n#define XRS_STEP_SIZE2\t\t\t(XRS_RTC_BASE + 0x1024)\n#define XRS_ADJUST_NSEC0\t\t(XRS_RTC_BASE + 0x1034)\n#define XRS_ADJUST_NSEC1\t\t(XRS_RTC_BASE + 0x1036)\n#define XRS_ADJUST_SEC0\t\t\t(XRS_RTC_BASE + 0x1038)\n#define XRS_ADJUST_SEC1\t\t\t(XRS_RTC_BASE + 0x103a)\n#define XRS_ADJUST_SEC2\t\t\t(XRS_RTC_BASE + 0x103c)\n#define XRS_TIME_CMD\t\t\t(XRS_RTC_BASE + 0x1040)\n\n \n#define XRS_TS_CTRL(x)\t\t\t(XRS_TS_BASE(x) + 0x1000)\n#define XRS_TS_INT_MASK(x)\t\t(XRS_TS_BASE(x) + 0x1008)\n#define XRS_TS_INT_STATUS(x)\t\t(XRS_TS_BASE(x) + 0x1010)\n#define XRS_TS_NSEC0(x)\t\t\t(XRS_TS_BASE(x) + 0x1104)\n#define XRS_TS_NSEC1(x)\t\t\t(XRS_TS_BASE(x) + 0x1106)\n#define XRS_TS_SEC0(x)\t\t\t(XRS_TS_BASE(x) + 0x1108)\n#define XRS_TS_SEC1(x)\t\t\t(XRS_TS_BASE(x) + 0x110a)\n#define XRS_TS_SEC2(x)\t\t\t(XRS_TS_BASE(x) + 0x110c)\n#define XRS_PNCT0(x)\t\t\t(XRS_TS_BASE(x) + 0x1110)\n#define XRS_PNCT1(x)\t\t\t(XRS_TS_BASE(x) + 0x1112)\n\n \n#define XRS_SWITCH_GEN_BASE\t\t(XRS_SWITCH_CONF_BASE + 0x0)\n#define XRS_SWITCH_TS_BASE\t\t(XRS_SWITCH_CONF_BASE + 0x2000)\n#define XRS_SWITCH_VLAN_BASE\t\t(XRS_SWITCH_CONF_BASE + 0x4000)\n\n \n#define XRS_GENERAL\t\t\t(XRS_SWITCH_GEN_BASE + 0x10)\n#define XRS_GENERAL_TIME_TRAILER\tBIT(9)\n#define XRS_GENERAL_MOD_SYNC\t\tBIT(10)\n#define XRS_GENERAL_CUT_THRU\t\tBIT(13)\n#define XRS_GENERAL_CLR_MAC_TBL\t\tBIT(14)\n#define XRS_GENERAL_RESET\t\tBIT(15)\n#define XRS_MT_CLEAR_MASK\t\t(XRS_SWITCH_GEN_BASE + 0x12)\n#define XRS_ADDRESS_AGING\t\t(XRS_SWITCH_GEN_BASE + 0x20)\n#define XRS_TS_CTRL_TX\t\t\t(XRS_SWITCH_GEN_BASE + 0x28)\n#define XRS_TS_CTRL_RX\t\t\t(XRS_SWITCH_GEN_BASE + 0x2a)\n#define XRS_INT_MASK\t\t\t(XRS_SWITCH_GEN_BASE + 0x2c)\n#define XRS_INT_STATUS\t\t\t(XRS_SWITCH_GEN_BASE + 0x2e)\n#define XRS_MAC_TABLE0\t\t\t(XRS_SWITCH_GEN_BASE + 0x200)\n#define XRS_MAC_TABLE1\t\t\t(XRS_SWITCH_GEN_BASE + 0x202)\n#define XRS_MAC_TABLE2\t\t\t(XRS_SWITCH_GEN_BASE + 0x204)\n#define XRS_MAC_TABLE3\t\t\t(XRS_SWITCH_GEN_BASE + 0x206)\n\n \n#define XRS_TX_TS_NS_LO(t)\t\t(XRS_SWITCH_TS_BASE + 0x80 * (t) + 0x0)\n#define XRS_TX_TS_NS_HI(t)\t\t(XRS_SWITCH_TS_BASE + 0x80 * (t) + 0x2)\n#define XRS_TX_TS_S_LO(t)\t\t(XRS_SWITCH_TS_BASE + 0x80 * (t) + 0x4)\n#define XRS_TX_TS_S_HI(t)\t\t(XRS_SWITCH_TS_BASE + 0x80 * (t) + 0x6)\n#define XRS_TX_TS_HDR(t, h)\t\t(XRS_SWITCH_TS_BASE + 0x80 * (t) + \\\n\t\t\t\t\t 0x2 * (h) + 0xe)\n#define XRS_RX_TS_NS_LO(t)\t\t(XRS_SWITCH_TS_BASE + 0x80 * (t) + \\\n\t\t\t\t\t 0x200)\n#define XRS_RX_TS_NS_HI(t)\t\t(XRS_SWITCH_TS_BASE + 0x80 * (t) + \\\n\t\t\t\t\t 0x202)\n#define XRS_RX_TS_S_LO(t)\t\t(XRS_SWITCH_TS_BASE + 0x80 * (t) + \\\n\t\t\t\t\t 0x204)\n#define XRS_RX_TS_S_HI(t)\t\t(XRS_SWITCH_TS_BASE + 0x80 * (t) + \\\n\t\t\t\t\t 0x206)\n#define XRS_RX_TS_HDR(t, h)\t\t(XRS_SWITCH_TS_BASE + 0x80 * (t) + \\\n\t\t\t\t\t 0x2 * (h) + 0xe)\n\n \n#define XRS_VLAN(v)\t\t\t(XRS_SWITCH_VLAN_BASE + 0x2 * (v))\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}