Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 13:56:03 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/square20/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  400         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (400)
5. checking no_input_delay (20)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 400 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (400)
--------------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  425          inf        0.000                      0                  425           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           425 Endpoints
Min Delay           425 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.267ns  (logic 4.773ns (46.484%)  route 5.495ns (53.516%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  src11_reg[11]/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src11_reg[11]/Q
                         net (fo=7, routed)           0.932     1.273    compressor/comp/gpc20/src11[3]
    SLICE_X10Y67                                                      r  compressor/comp/gpc20/lut5_prop0/I1
    SLICE_X10Y67         LUT5 (Prop_lut5_I1_O)        0.097     1.370 r  compressor/comp/gpc20/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.370    compressor/comp/gpc20/lut5_prop0_n_0
    SLICE_X10Y67                                                      r  compressor/comp/gpc20/carry4_inst0/S[0]
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     1.776 r  compressor/comp/gpc20/carry4_inst0/O[2]
                         net (fo=4, routed)           1.220     2.996    compressor/comp/gpc70/lut6_2_inst2/I1
    SLICE_X4Y68                                                       r  compressor/comp/gpc70/lut6_2_inst2/LUT6/I1
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.217     3.213 r  compressor/comp/gpc70/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.213    compressor/comp/gpc70/lut6_2_inst2_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc70/carry4_inst0/S[2]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.514 r  compressor/comp/gpc70/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.932     4.446    compressor/comp/gpc110/src1[5]
    SLICE_X6Y70                                                       r  compressor/comp/gpc110/lut5_prop2/I4
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.097     4.543 r  compressor/comp/gpc110/lut5_prop2/O
                         net (fo=1, routed)           0.000     4.543    compressor/comp/gpc110/lut5_prop2_n_0
    SLICE_X6Y70                                                       r  compressor/comp/gpc110/carry4_inst0/S[2]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     4.829 r  compressor/comp/gpc110/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.073     5.902    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene18_0[4]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop18/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.999 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop18/O
                         net (fo=1, routed)           0.000     5.999    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[18]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/S[2]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.300 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.300    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.530 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[1]
                         net (fo=1, routed)           1.338     7.868    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400    10.267 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.267    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 4.785ns (46.739%)  route 5.453ns (53.261%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  src11_reg[11]/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src11_reg[11]/Q
                         net (fo=7, routed)           0.932     1.273    compressor/comp/gpc20/src11[3]
    SLICE_X10Y67                                                      r  compressor/comp/gpc20/lut5_prop0/I1
    SLICE_X10Y67         LUT5 (Prop_lut5_I1_O)        0.097     1.370 r  compressor/comp/gpc20/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.370    compressor/comp/gpc20/lut5_prop0_n_0
    SLICE_X10Y67                                                      r  compressor/comp/gpc20/carry4_inst0/S[0]
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     1.776 r  compressor/comp/gpc20/carry4_inst0/O[2]
                         net (fo=4, routed)           1.220     2.996    compressor/comp/gpc70/lut6_2_inst2/I1
    SLICE_X4Y68                                                       r  compressor/comp/gpc70/lut6_2_inst2/LUT6/I1
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.217     3.213 r  compressor/comp/gpc70/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.213    compressor/comp/gpc70/lut6_2_inst2_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc70/carry4_inst0/S[2]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.514 r  compressor/comp/gpc70/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.932     4.446    compressor/comp/gpc110/src1[5]
    SLICE_X6Y70                                                       r  compressor/comp/gpc110/lut5_prop2/I4
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.097     4.543 r  compressor/comp/gpc110/lut5_prop2/O
                         net (fo=1, routed)           0.000     4.543    compressor/comp/gpc110/lut5_prop2_n_0
    SLICE_X6Y70                                                       r  compressor/comp/gpc110/carry4_inst0/S[2]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     4.829 r  compressor/comp/gpc110/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.073     5.902    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene18_0[4]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop18/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.999 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop18/O
                         net (fo=1, routed)           0.000     5.999    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[18]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/S[2]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.300 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.300    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.534 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[3]
                         net (fo=1, routed)           1.296     7.830    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.408    10.238 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.238    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.171ns  (logic 4.722ns (46.430%)  route 5.449ns (53.570%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  src11_reg[11]/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src11_reg[11]/Q
                         net (fo=7, routed)           0.932     1.273    compressor/comp/gpc20/src11[3]
    SLICE_X10Y67                                                      r  compressor/comp/gpc20/lut5_prop0/I1
    SLICE_X10Y67         LUT5 (Prop_lut5_I1_O)        0.097     1.370 r  compressor/comp/gpc20/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.370    compressor/comp/gpc20/lut5_prop0_n_0
    SLICE_X10Y67                                                      r  compressor/comp/gpc20/carry4_inst0/S[0]
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     1.776 r  compressor/comp/gpc20/carry4_inst0/O[2]
                         net (fo=4, routed)           1.220     2.996    compressor/comp/gpc70/lut6_2_inst2/I1
    SLICE_X4Y68                                                       r  compressor/comp/gpc70/lut6_2_inst2/LUT6/I1
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.217     3.213 r  compressor/comp/gpc70/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.213    compressor/comp/gpc70/lut6_2_inst2_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc70/carry4_inst0/S[2]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.514 r  compressor/comp/gpc70/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.932     4.446    compressor/comp/gpc110/src1[5]
    SLICE_X6Y70                                                       r  compressor/comp/gpc110/lut5_prop2/I4
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.097     4.543 r  compressor/comp/gpc110/lut5_prop2/O
                         net (fo=1, routed)           0.000     4.543    compressor/comp/gpc110/lut5_prop2_n_0
    SLICE_X6Y70                                                       r  compressor/comp/gpc110/carry4_inst0/S[2]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     4.829 r  compressor/comp/gpc110/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.073     5.902    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene18_0[4]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop18/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.999 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop18/O
                         net (fo=1, routed)           0.000     5.999    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[18]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/S[2]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.300 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.300    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.481 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[2]
                         net (fo=1, routed)           1.292     7.773    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398    10.171 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.171    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.148ns  (logic 5.124ns (50.488%)  route 5.025ns (49.512%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE                         0.000     0.000 r  src8_reg[5]/C
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src8_reg[5]/Q
                         net (fo=5, routed)           0.940     1.253    compressor/comp/gpc11/lut6_2_inst2/I0
    SLICE_X10Y63                                                      r  compressor/comp/gpc11/lut6_2_inst2/LUT5/I0
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.216     1.469 r  compressor/comp/gpc11/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.469    compressor/comp/gpc11/lut6_2_inst2_n_0
    SLICE_X10Y63                                                      r  compressor/comp/gpc11/carry4_inst0/DI[2]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     1.758 r  compressor/comp/gpc11/carry4_inst0/O[3]
                         net (fo=6, routed)           0.893     2.652    compressor/comp/gpc69/src1[3]
    SLICE_X6Y65                                                       r  compressor/comp/gpc69/lut5_prop1/I2
    SLICE_X6Y65          LUT5 (Prop_lut5_I2_O)        0.222     2.874 r  compressor/comp/gpc69/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.874    compressor/comp/gpc69/lut5_prop1_n_0
    SLICE_X6Y65                                                       r  compressor/comp/gpc69/carry4_inst0/S[1]
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.276 r  compressor/comp/gpc69/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.921     4.196    compressor/comp/gpc109/stage2_12[1]
    SLICE_X5Y68                                                       r  compressor/comp/gpc109/lut4_prop0/I2
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.097     4.293 r  compressor/comp/gpc109/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.293    compressor/comp/gpc109/lut4_prop0_n_0
    SLICE_X5Y68                                                       r  compressor/comp/gpc109/carry4_inst0/S[0]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.596 r  compressor/comp/gpc109/carry4_inst0/O[1]
                         net (fo=2, routed)           0.813     5.409    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[1]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I0
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.225     5.634 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.634    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.046 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.046    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.276 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[1]
                         net (fo=1, routed)           1.458     7.734    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    10.148 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.148    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.083ns  (logic 4.697ns (46.584%)  route 5.386ns (53.416%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  src11_reg[11]/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src11_reg[11]/Q
                         net (fo=7, routed)           0.932     1.273    compressor/comp/gpc20/src11[3]
    SLICE_X10Y67                                                      r  compressor/comp/gpc20/lut5_prop0/I1
    SLICE_X10Y67         LUT5 (Prop_lut5_I1_O)        0.097     1.370 r  compressor/comp/gpc20/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.370    compressor/comp/gpc20/lut5_prop0_n_0
    SLICE_X10Y67                                                      r  compressor/comp/gpc20/carry4_inst0/S[0]
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     1.776 r  compressor/comp/gpc20/carry4_inst0/O[2]
                         net (fo=4, routed)           1.220     2.996    compressor/comp/gpc70/lut6_2_inst2/I1
    SLICE_X4Y68                                                       r  compressor/comp/gpc70/lut6_2_inst2/LUT6/I1
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.217     3.213 r  compressor/comp/gpc70/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.213    compressor/comp/gpc70/lut6_2_inst2_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc70/carry4_inst0/S[2]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.514 r  compressor/comp/gpc70/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.932     4.446    compressor/comp/gpc110/src1[5]
    SLICE_X6Y70                                                       r  compressor/comp/gpc110/lut5_prop2/I4
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.097     4.543 r  compressor/comp/gpc110/lut5_prop2/O
                         net (fo=1, routed)           0.000     4.543    compressor/comp/gpc110/lut5_prop2_n_0
    SLICE_X6Y70                                                       r  compressor/comp/gpc110/carry4_inst0/S[2]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     4.829 r  compressor/comp/gpc110/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.073     5.902    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene18_0[4]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop18/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.999 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop18/O
                         net (fo=1, routed)           0.000     5.999    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[18]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/S[2]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.300 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.300    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.459 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/O[0]
                         net (fo=1, routed)           1.229     7.688    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395    10.083 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.083    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.072ns  (logic 4.950ns (49.140%)  route 5.123ns (50.860%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.311     1.652    compressor/comp/gpc6/src6[0]
    SLICE_X8Y60                                                       r  compressor/comp/gpc6/lut2_prop3/I1
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.097     1.749 r  compressor/comp/gpc6/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.749    compressor/comp/gpc6/lut2_prop3_n_0
    SLICE_X8Y60                                                       r  compressor/comp/gpc6/carry4_inst0/S[3]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191     1.940 r  compressor/comp/gpc6/carry4_inst0/O[3]
                         net (fo=2, routed)           0.767     2.707    compressor/comp/gpc65/src3[0]
    SLICE_X4Y60                                                       r  compressor/comp/gpc65/lut2_prop3/I0
    SLICE_X4Y60          LUT2 (Prop_lut2_I0_O)        0.222     2.929 r  compressor/comp/gpc65/lut2_prop3/O
                         net (fo=1, routed)           0.000     2.929    compressor/comp/gpc65/lut2_prop3_n_0
    SLICE_X4Y60                                                       r  compressor/comp/gpc65/carry4_inst0/S[3]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.228 r  compressor/comp/gpc65/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.956     4.183    compressor/comp/gpc107/lut6_2_inst1/I1
    SLICE_X4Y64                                                       r  compressor/comp/gpc107/lut6_2_inst1/LUT6/I1
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.097     4.280 r  compressor/comp/gpc107/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.280    compressor/comp/gpc107/lut6_2_inst1_n_1
    SLICE_X4Y64                                                       r  compressor/comp/gpc107/carry4_inst0/S[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.712 r  compressor/comp/gpc107/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.314    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene11_0[2]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop9/I1
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.230     5.544 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.544    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[9]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst2/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.956 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.956    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[11]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.186 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/O[1]
                         net (fo=1, routed)           1.488     7.674    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399    10.072 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.072    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.069ns  (logic 4.495ns (44.642%)  route 5.574ns (55.358%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  src11_reg[11]/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src11_reg[11]/Q
                         net (fo=7, routed)           0.932     1.273    compressor/comp/gpc20/src11[3]
    SLICE_X10Y67                                                      r  compressor/comp/gpc20/lut5_prop0/I1
    SLICE_X10Y67         LUT5 (Prop_lut5_I1_O)        0.097     1.370 r  compressor/comp/gpc20/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.370    compressor/comp/gpc20/lut5_prop0_n_0
    SLICE_X10Y67                                                      r  compressor/comp/gpc20/carry4_inst0/S[0]
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     1.776 r  compressor/comp/gpc20/carry4_inst0/O[2]
                         net (fo=4, routed)           1.220     2.996    compressor/comp/gpc70/lut6_2_inst2/I1
    SLICE_X4Y68                                                       r  compressor/comp/gpc70/lut6_2_inst2/LUT6/I1
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.217     3.213 r  compressor/comp/gpc70/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.213    compressor/comp/gpc70/lut6_2_inst2_n_1
    SLICE_X4Y68                                                       r  compressor/comp/gpc70/carry4_inst0/S[2]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.514 r  compressor/comp/gpc70/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.932     4.446    compressor/comp/gpc110/src1[5]
    SLICE_X6Y70                                                       r  compressor/comp/gpc110/lut5_prop2/I4
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.097     4.543 r  compressor/comp/gpc110/lut5_prop2/O
                         net (fo=1, routed)           0.000     4.543    compressor/comp/gpc110/lut5_prop2_n_0
    SLICE_X6Y70                                                       r  compressor/comp/gpc110/carry4_inst0/S[2]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     4.829 r  compressor/comp/gpc110/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.073     5.902    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene18_0[4]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop18/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.999 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop18/O
                         net (fo=1, routed)           0.000     5.999    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[18]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/S[2]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.300 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.300    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[19]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.389 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst5/CO[3]
                         net (fo=1, routed)           1.417     7.806    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.263    10.069 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.069    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.017ns  (logic 5.060ns (50.518%)  route 4.956ns (49.482%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE                         0.000     0.000 r  src8_reg[5]/C
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src8_reg[5]/Q
                         net (fo=5, routed)           0.940     1.253    compressor/comp/gpc11/lut6_2_inst2/I0
    SLICE_X10Y63                                                      r  compressor/comp/gpc11/lut6_2_inst2/LUT5/I0
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.216     1.469 r  compressor/comp/gpc11/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.469    compressor/comp/gpc11/lut6_2_inst2_n_0
    SLICE_X10Y63                                                      r  compressor/comp/gpc11/carry4_inst0/DI[2]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     1.758 r  compressor/comp/gpc11/carry4_inst0/O[3]
                         net (fo=6, routed)           0.893     2.652    compressor/comp/gpc69/src1[3]
    SLICE_X6Y65                                                       r  compressor/comp/gpc69/lut5_prop1/I2
    SLICE_X6Y65          LUT5 (Prop_lut5_I2_O)        0.222     2.874 r  compressor/comp/gpc69/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.874    compressor/comp/gpc69/lut5_prop1_n_0
    SLICE_X6Y65                                                       r  compressor/comp/gpc69/carry4_inst0/S[1]
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.276 r  compressor/comp/gpc69/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.921     4.196    compressor/comp/gpc109/stage2_12[1]
    SLICE_X5Y68                                                       r  compressor/comp/gpc109/lut4_prop0/I2
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.097     4.293 r  compressor/comp/gpc109/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.293    compressor/comp/gpc109/lut4_prop0_n_0
    SLICE_X5Y68                                                       r  compressor/comp/gpc109/carry4_inst0/S[0]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.596 r  compressor/comp/gpc109/carry4_inst0/O[1]
                         net (fo=2, routed)           0.813     5.409    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[1]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I0
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.225     5.634 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.634    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.046 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.046    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.205 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[0]
                         net (fo=1, routed)           1.389     7.594    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    10.017 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.017    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.880ns (48.742%)  route 5.132ns (51.258%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.311     1.652    compressor/comp/gpc6/src6[0]
    SLICE_X8Y60                                                       r  compressor/comp/gpc6/lut2_prop3/I1
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.097     1.749 r  compressor/comp/gpc6/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.749    compressor/comp/gpc6/lut2_prop3_n_0
    SLICE_X8Y60                                                       r  compressor/comp/gpc6/carry4_inst0/S[3]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191     1.940 r  compressor/comp/gpc6/carry4_inst0/O[3]
                         net (fo=2, routed)           0.767     2.707    compressor/comp/gpc65/src3[0]
    SLICE_X4Y60                                                       r  compressor/comp/gpc65/lut2_prop3/I0
    SLICE_X4Y60          LUT2 (Prop_lut2_I0_O)        0.222     2.929 r  compressor/comp/gpc65/lut2_prop3/O
                         net (fo=1, routed)           0.000     2.929    compressor/comp/gpc65/lut2_prop3_n_0
    SLICE_X4Y60                                                       r  compressor/comp/gpc65/carry4_inst0/S[3]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.228 r  compressor/comp/gpc65/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.956     4.183    compressor/comp/gpc107/lut6_2_inst1/I1
    SLICE_X4Y64                                                       r  compressor/comp/gpc107/lut6_2_inst1/LUT6/I1
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.097     4.280 r  compressor/comp/gpc107/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.280    compressor/comp/gpc107/lut6_2_inst1_n_1
    SLICE_X4Y64                                                       r  compressor/comp/gpc107/carry4_inst0/S[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.712 r  compressor/comp/gpc107/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.314    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene11_0[2]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop9/I1
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.230     5.544 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.544    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[9]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst2/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.956 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.956    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[11]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.115 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/O[0]
                         net (fo=1, routed)           1.498     7.612    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400    10.012 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.012    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.992ns  (logic 5.088ns (50.916%)  route 4.904ns (49.084%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE                         0.000     0.000 r  src8_reg[5]/C
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src8_reg[5]/Q
                         net (fo=5, routed)           0.940     1.253    compressor/comp/gpc11/lut6_2_inst2/I0
    SLICE_X10Y63                                                      r  compressor/comp/gpc11/lut6_2_inst2/LUT5/I0
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.216     1.469 r  compressor/comp/gpc11/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.469    compressor/comp/gpc11/lut6_2_inst2_n_0
    SLICE_X10Y63                                                      r  compressor/comp/gpc11/carry4_inst0/DI[2]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     1.758 r  compressor/comp/gpc11/carry4_inst0/O[3]
                         net (fo=6, routed)           0.893     2.652    compressor/comp/gpc69/src1[3]
    SLICE_X6Y65                                                       r  compressor/comp/gpc69/lut5_prop1/I2
    SLICE_X6Y65          LUT5 (Prop_lut5_I2_O)        0.222     2.874 r  compressor/comp/gpc69/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.874    compressor/comp/gpc69/lut5_prop1_n_0
    SLICE_X6Y65                                                       r  compressor/comp/gpc69/carry4_inst0/S[1]
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.276 r  compressor/comp/gpc69/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.921     4.196    compressor/comp/gpc109/stage2_12[1]
    SLICE_X5Y68                                                       r  compressor/comp/gpc109/lut4_prop0/I2
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.097     4.293 r  compressor/comp/gpc109/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.293    compressor/comp/gpc109/lut4_prop0_n_0
    SLICE_X5Y68                                                       r  compressor/comp/gpc109/carry4_inst0/S[0]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.596 r  compressor/comp/gpc109/carry4_inst0/O[1]
                         net (fo=2, routed)           0.813     5.409    compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_gene15_0[1]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/I0
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.225     5.634 r  compressor/ra/ra/rowadder_0/cascade_fa_24/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.634    compressor/ra/ra/rowadder_0/cascade_fa_24/prop[13]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/S[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.046 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.046    compressor/ra/ra/rowadder_0/cascade_fa_24/carryout[15]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/CI
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.227 r  compressor/ra/ra/rowadder_0/cascade_fa_24/carry4_inst4/O[2]
                         net (fo=1, routed)           1.337     7.564    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428     9.992 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.992    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src8_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.283%)  route 0.062ns (32.717%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  src8_reg[9]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[9]/Q
                         net (fo=5, routed)           0.062     0.190    src8[9]
    SLICE_X9Y65          FDRE                                         r  src8_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.786%)  route 0.064ns (31.214%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  src10_reg[1]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[1]/Q
                         net (fo=5, routed)           0.064     0.205    src10[1]
    SLICE_X1Y66          FDRE                                         r  src10_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE                         0.000     0.000 r  src3_reg[17]/C
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[17]/Q
                         net (fo=3, routed)           0.066     0.207    src3[17]
    SLICE_X8Y59          FDRE                                         r  src3_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.728%)  route 0.110ns (46.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  src19_reg[9]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[9]/Q
                         net (fo=5, routed)           0.110     0.238    src19[9]
    SLICE_X5Y72          FDRE                                         r  src19_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.036%)  route 0.113ns (46.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  src7_reg[12]/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[12]/Q
                         net (fo=5, routed)           0.113     0.241    src7[12]
    SLICE_X9Y62          FDRE                                         r  src7_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.178%)  route 0.106ns (42.822%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  src18_reg[5]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src18_reg[5]/Q
                         net (fo=2, routed)           0.106     0.247    src18[5]
    SLICE_X3Y74          FDRE                                         r  src18_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.544%)  route 0.120ns (48.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  src1_reg[6]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[6]/Q
                         net (fo=2, routed)           0.120     0.248    src1[6]
    SLICE_X1Y58          FDRE                                         r  src1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.431%)  route 0.121ns (48.569%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE                         0.000     0.000 r  src6_reg[15]/C
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[15]/Q
                         net (fo=2, routed)           0.121     0.249    src6[15]
    SLICE_X10Y64         FDRE                                         r  src6_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.212%)  route 0.122ns (48.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE                         0.000     0.000 r  src14_reg[8]/C
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[8]/Q
                         net (fo=3, routed)           0.122     0.250    src14[8]
    SLICE_X9Y74          FDRE                                         r  src14_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE                         0.000     0.000 r  src9_reg[18]/C
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[18]/Q
                         net (fo=2, routed)           0.122     0.250    src9[18]
    SLICE_X5Y67          FDRE                                         r  src9_reg[19]/D
  -------------------------------------------------------------------    -------------------





