{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 00:39:33 2019 " "Info: Processing started: Sun Jun 16 00:39:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_4bit-SYN " "Info: Found design unit 1: reg_4bit-SYN" {  } { { "reg_4bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_4bit.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_4bit " "Info: Found entity 1: reg_4bit" {  } { { "reg_4bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_4bit.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_6bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_6bit-Structure " "Info: Found design unit 1: ALU_6bit-Structure" {  } { { "ALU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ALU_6bit.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU_6bit " "Info: Found entity 1: ALU_6bit" {  } { { "ALU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ALU_6bit.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-behavioral " "Info: Found design unit 1: bcd7seg-behavioral" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Info: Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_6bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6bit-cpu " "Info: Found design unit 1: CPU_6bit-cpu" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6bit " "Info: Found entity 1: CPU_6bit" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode38.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode38-behavioral " "Info: Found design unit 1: decode38-behavioral" {  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode38 " "Info: Found entity 1: decode38" {  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ov7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7seg-behavioral " "Info: Found design unit 1: ov7seg-behavioral" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ov7seg " "Info: Found entity 1: ov7seg" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_2bit-SYN " "Info: Found design unit 1: reg_2bit-SYN" {  } { { "reg_2bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_2bit.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_2bit " "Info: Found entity 1: reg_2bit" {  } { { "reg_2bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_2bit.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_3bit-SYN " "Info: Found design unit 1: reg_3bit-SYN" {  } { { "reg_3bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_3bit.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_3bit " "Info: Found entity 1: reg_3bit" {  } { { "reg_3bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_3bit.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_6bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_6bit-SYN " "Info: Found design unit 1: reg_6bit-SYN" {  } { { "reg_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_6bit.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_6bit " "Info: Found entity 1: reg_6bit" {  } { { "reg_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_6bit.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_4beat.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timing_4beat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing_4beat-behavioral " "Info: Found design unit 1: timing_4beat-behavioral" {  } { { "timing_4beat.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/timing_4beat.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timing_4beat " "Info: Found entity 1: timing_4beat" {  } { { "timing_4beat.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/timing_4beat.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_6bit " "Info: Elaborating entity \"CPU_6bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_4beat timing_4beat:timing " "Info: Elaborating entity \"timing_4beat\" for hierarchy \"timing_4beat:timing\"" {  } { { "CPU_6bit.vhd" "timing" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3bit reg_3bit:IR " "Info: Elaborating entity \"reg_3bit\" for hierarchy \"reg_3bit:IR\"" {  } { { "CPU_6bit.vhd" "IR" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch reg_3bit:IR\|lpm_latch:reg " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"reg_3bit:IR\|lpm_latch:reg\"" {  } { { "reg_3bit.vhd" "reg" { Text "D:/Programming/VHDL/6-bit CPU/reg_3bit.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_3bit:IR\|lpm_latch:reg " "Info: Elaborated megafunction instantiation \"reg_3bit:IR\|lpm_latch:reg\"" {  } { { "reg_3bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_3bit.vhd" 28 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_3bit:IR\|lpm_latch:reg " "Info: Instantiated megafunction \"reg_3bit:IR\|lpm_latch:reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_3bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_3bit.vhd" 28 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode38 decode38:dec " "Info: Elaborating entity \"decode38\" for hierarchy \"decode38:dec\"" {  } { { "CPU_6bit.vhd" "dec" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_6bit reg_6bit:regA " "Info: Elaborating entity \"reg_6bit\" for hierarchy \"reg_6bit:regA\"" {  } { { "CPU_6bit.vhd" "regA" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch reg_6bit:regA\|lpm_latch:reg " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"reg_6bit:regA\|lpm_latch:reg\"" {  } { { "reg_6bit.vhd" "reg" { Text "D:/Programming/VHDL/6-bit CPU/reg_6bit.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_6bit:regA\|lpm_latch:reg " "Info: Elaborated megafunction instantiation \"reg_6bit:regA\|lpm_latch:reg\"" {  } { { "reg_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_6bit.vhd" 28 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_6bit:regA\|lpm_latch:reg " "Info: Instantiated megafunction \"reg_6bit:regA\|lpm_latch:reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_6bit.vhd" 28 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_6bit ALU_6bit:op " "Info: Elaborating entity \"ALU_6bit\" for hierarchy \"ALU_6bit:op\"" {  } { { "CPU_6bit.vhd" "op" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_4bit reg_4bit:DR " "Info: Elaborating entity \"reg_4bit\" for hierarchy \"reg_4bit:DR\"" {  } { { "CPU_6bit.vhd" "DR" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch reg_4bit:DR\|lpm_latch:reg " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"reg_4bit:DR\|lpm_latch:reg\"" {  } { { "reg_4bit.vhd" "reg" { Text "D:/Programming/VHDL/6-bit CPU/reg_4bit.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_4bit:DR\|lpm_latch:reg " "Info: Elaborated megafunction instantiation \"reg_4bit:DR\|lpm_latch:reg\"" {  } { { "reg_4bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_4bit.vhd" 28 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_4bit:DR\|lpm_latch:reg " "Info: Instantiated megafunction \"reg_4bit:DR\|lpm_latch:reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_4bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_4bit.vhd" 28 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2bit reg_2bit:PSW " "Info: Elaborating entity \"reg_2bit\" for hierarchy \"reg_2bit:PSW\"" {  } { { "CPU_6bit.vhd" "PSW" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch reg_2bit:PSW\|lpm_latch:reg " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"reg_2bit:PSW\|lpm_latch:reg\"" {  } { { "reg_2bit.vhd" "reg" { Text "D:/Programming/VHDL/6-bit CPU/reg_2bit.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_2bit:PSW\|lpm_latch:reg " "Info: Elaborated megafunction instantiation \"reg_2bit:PSW\|lpm_latch:reg\"" {  } { { "reg_2bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_2bit.vhd" 28 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_2bit:PSW\|lpm_latch:reg " "Info: Instantiated megafunction \"reg_2bit:PSW\|lpm_latch:reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_2bit.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/reg_2bit.vhd" 28 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:segA " "Info: Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:segA\"" {  } { { "CPU_6bit.vhd" "segA" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7seg ov7seg:segV " "Info: Elaborating entity \"ov7seg\" for hierarchy \"ov7seg:segV\"" {  } { { "CPU_6bit.vhd" "segV" { Text "D:/Programming/VHDL/6-bit CPU/CPU_6bit.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "36 " "Info: Inferred 36 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segY\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segY\|Mux0\"" {  } { { "bcd7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segY\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segY\|Mux1\"" {  } { { "bcd7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segY\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segY\|Mux2\"" {  } { { "bcd7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segY\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segY\|Mux3\"" {  } { { "bcd7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segY\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segY\|Mux4\"" {  } { { "bcd7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segY\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segY\|Mux5\"" {  } { { "bcd7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segY\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segY\|Mux6\"" {  } { { "bcd7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:segV\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:segV\|Mux0\"" {  } { { "ov7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:segV\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:segV\|Mux1\"" {  } { { "ov7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:segV\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:segV\|Mux2\"" {  } { { "ov7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:segV\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:segV\|Mux3\"" {  } { { "ov7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:segV\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:segV\|Mux4\"" {  } { { "ov7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:segV\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:segV\|Mux5\"" {  } { { "ov7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:segV\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:segV\|Mux6\"" {  } { { "ov7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segB\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segB\|Mux0\"" {  } { { "bcd7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segB\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segB\|Mux1\"" {  } { { "bcd7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segB\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segB\|Mux2\"" {  } { { "bcd7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segB\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segB\|Mux3\"" {  } { { "bcd7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segB\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segB\|Mux4\"" {  } { { "bcd7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segB\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segB\|Mux5\"" {  } { { "bcd7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segB\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segB\|Mux6\"" {  } { { "bcd7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segA\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segA\|Mux0\"" {  } { { "bcd7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segA\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segA\|Mux1\"" {  } { { "bcd7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segA\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segA\|Mux2\"" {  } { { "bcd7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segA\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segA\|Mux3\"" {  } { { "bcd7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segA\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segA\|Mux4\"" {  } { { "bcd7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segA\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segA\|Mux5\"" {  } { { "bcd7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:segA\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:segA\|Mux6\"" {  } { { "bcd7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode38:dec\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode38:dec\|Mux0\"" {  } { { "decode38.vhd" "Mux0" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode38:dec\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode38:dec\|Mux1\"" {  } { { "decode38.vhd" "Mux1" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode38:dec\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode38:dec\|Mux2\"" {  } { { "decode38.vhd" "Mux2" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode38:dec\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode38:dec\|Mux3\"" {  } { { "decode38.vhd" "Mux3" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode38:dec\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode38:dec\|Mux4\"" {  } { { "decode38.vhd" "Mux4" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode38:dec\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode38:dec\|Mux5\"" {  } { { "decode38.vhd" "Mux5" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode38:dec\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode38:dec\|Mux6\"" {  } { { "decode38.vhd" "Mux6" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode38:dec\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode38:dec\|Mux7\"" {  } { { "decode38.vhd" "Mux7" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:segY\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"bcd7seg:segY\|lpm_mux:Mux0\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:segY\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"bcd7seg:segY\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "D:/Programming/VHDL/6-bit CPU/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:segY\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"bcd7seg:segY\|lpm_mux:Mux1\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:segY\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"bcd7seg:segY\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:segY\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"bcd7seg:segY\|lpm_mux:Mux2\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:segY\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"bcd7seg:segY\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:segY\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"bcd7seg:segY\|lpm_mux:Mux3\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:segY\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"bcd7seg:segY\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:segY\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"bcd7seg:segY\|lpm_mux:Mux4\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:segY\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"bcd7seg:segY\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:segY\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"bcd7seg:segY\|lpm_mux:Mux5\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:segY\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"bcd7seg:segY\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:segY\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"bcd7seg:segY\|lpm_mux:Mux6\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:segY\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"bcd7seg:segY\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7seg:segV\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ov7seg:segV\|lpm_mux:Mux0\"" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7seg:segV\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ov7seg:segV\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "D:/Programming/VHDL/6-bit CPU/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7seg:segV\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"ov7seg:segV\|lpm_mux:Mux1\"" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7seg:segV\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"ov7seg:segV\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7seg:segV\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"ov7seg:segV\|lpm_mux:Mux3\"" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7seg:segV\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"ov7seg:segV\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7seg:segV\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"ov7seg:segV\|lpm_mux:Mux6\"" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7seg:segV\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"ov7seg:segV\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode38:dec\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"decode38:dec\|lpm_mux:Mux0\"" {  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode38:dec\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"decode38:dec\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Info: Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "D:/Programming/VHDL/6-bit CPU/db/mux_3nc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode38:dec\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"decode38:dec\|lpm_mux:Mux1\"" {  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode38:dec\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"decode38:dec\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode38:dec\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"decode38:dec\|lpm_mux:Mux2\"" {  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode38:dec\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"decode38:dec\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode38:dec\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"decode38:dec\|lpm_mux:Mux3\"" {  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode38:dec\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"decode38:dec\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode38:dec\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"decode38:dec\|lpm_mux:Mux4\"" {  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode38:dec\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"decode38:dec\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode38:dec\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"decode38:dec\|lpm_mux:Mux5\"" {  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode38:dec\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"decode38:dec\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode38:dec\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"decode38:dec\|lpm_mux:Mux6\"" {  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode38:dec\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"decode38:dec\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode38:dec\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"decode38:dec\|lpm_mux:Mux7\"" {  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode38:dec\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"decode38:dec\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode38.vhd" "" { Text "D:/Programming/VHDL/6-bit CPU/decode38.vhd" 19 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 00:39:36 2019 " "Info: Processing ended: Sun Jun 16 00:39:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
