// Seed: 1892998425
module module_0;
  bit id_1;
  assign module_2.id_0 = 0;
  integer id_2;
  wire id_3;
  assign module_1.id_5 = 0;
  always id_1 <= 1;
  assign id_2 = -1;
endmodule : SymbolIdentifier
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output uwire id_4,
    output tri0  id_5,
    input  wor   id_6
);
  assign id_5 = 1'b0 == id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4
);
  always id_0 <= id_3;
  module_0 modCall_1 ();
  wire id_6;
endmodule
