{
    "code": "module TopModule (\n    input wire clk,\n    input wire reset,\n    input wire [7:0] d,\n    output reg [7:0] q\n);\n\n  always @(posedge clk) begin\n    if (reset) begin\n      q <= 8'b00000000;\n    end else begin\n      q <= d;\n    end\n  end\n\nendmodule",
    "test_results": {
        "num_mismatch": 1,
        "passfail": "R"
    },
    "iterations_used": 1
}