Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 14 09:49:07 2025
| Host         : Datdatnguyen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bcd2led7seg_timing_summary_routed.rpt -pb bcd2led7seg_timing_summary_routed.pb -rpx bcd2led7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd2led7seg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.503        0.000                      0                  443        0.177        0.000                      0                  443        4.500        0.000                       0                   432  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.503        0.000                      0                  443        0.177        0.000                      0                  443        4.500        0.000                       0                   432  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 gen_debounce[13].u_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/bcd_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 1.554ns (20.615%)  route 5.984ns (79.385%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.628     5.231    gen_debounce[13].u_debounce/CLK
    SLICE_X32Y70         FDCE                                         r  gen_debounce[13].u_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  gen_debounce[13].u_debounce/btn_state_reg/Q
                         net (fo=36, routed)          1.382     7.069    gen_debounce[9].u_debounce/p_0_in[1]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.193 r  gen_debounce[9].u_debounce/bcd_out[3]_i_48/O
                         net (fo=8, routed)           1.001     8.194    gen_debounce[9].u_debounce/btn_state_reg_12
    SLICE_X7Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.318 r  gen_debounce[9].u_debounce/bcd_out[3]_i_51/O
                         net (fo=9, routed)           0.769     9.087    gen_debounce[9].u_debounce/bcd_out[3]_i_51_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I1_O)        0.124     9.211 r  gen_debounce[9].u_debounce/bcd_out[3]_i_41/O
                         net (fo=5, routed)           0.951    10.162    gen_debounce[9].u_debounce/bcd_out[3]_i_41_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.124    10.286 r  gen_debounce[9].u_debounce/bcd_out[3]_i_19/O
                         net (fo=7, routed)           0.469    10.755    gen_debounce[10].u_debounce/bcd_out[1]_i_4_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I3_O)        0.124    10.879 r  gen_debounce[10].u_debounce/bcd_out[3]_i_25/O
                         net (fo=4, routed)           0.633    11.512    ssc1/bcd_out_reg[3]_4
    SLICE_X2Y67          LUT5 (Prop_lut5_I3_O)        0.150    11.662 f  ssc1/bcd_out[1]_i_4/O
                         net (fo=1, routed)           0.779    12.441    ssc1/bcd_out[1]_i_4_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I2_O)        0.328    12.769 r  ssc1/bcd_out[1]_i_1/O
                         net (fo=1, routed)           0.000    12.769    ssc1/bcd_out[1]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  ssc1/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.597    15.020    ssc1/CLK
    SLICE_X1Y67          FDRE                                         r  ssc1/bcd_out_reg[1]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.029    15.272    ssc1/bcd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 gen_debounce[13].u_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/bcd_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 1.324ns (17.806%)  route 6.112ns (82.194%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.628     5.231    gen_debounce[13].u_debounce/CLK
    SLICE_X32Y70         FDCE                                         r  gen_debounce[13].u_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  gen_debounce[13].u_debounce/btn_state_reg/Q
                         net (fo=36, routed)          1.382     7.069    gen_debounce[9].u_debounce/p_0_in[1]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.193 r  gen_debounce[9].u_debounce/bcd_out[3]_i_48/O
                         net (fo=8, routed)           1.001     8.194    gen_debounce[9].u_debounce/btn_state_reg_12
    SLICE_X7Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.318 r  gen_debounce[9].u_debounce/bcd_out[3]_i_51/O
                         net (fo=9, routed)           0.769     9.087    gen_debounce[9].u_debounce/bcd_out[3]_i_51_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I1_O)        0.124     9.211 r  gen_debounce[9].u_debounce/bcd_out[3]_i_41/O
                         net (fo=5, routed)           1.151    10.362    gen_debounce[9].u_debounce/bcd_out[3]_i_41_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.124    10.486 f  gen_debounce[9].u_debounce/bcd_out[3]_i_23/O
                         net (fo=8, routed)           1.082    11.568    gen_debounce[9].u_debounce/btn_state_reg_1
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.692 f  gen_debounce[9].u_debounce/bcd_out[1]_i_9/O
                         net (fo=2, routed)           0.575    12.267    ssc1/bcd_out_reg[0]_2
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124    12.391 r  ssc1/bcd_out[0]_i_3/O
                         net (fo=1, routed)           0.151    12.542    ssc1/bcd_out[0]_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I1_O)        0.124    12.666 r  ssc1/bcd_out[0]_i_1/O
                         net (fo=1, routed)           0.000    12.666    ssc1/bcd_out[0]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  ssc1/bcd_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.595    15.018    ssc1/CLK
    SLICE_X1Y68          FDRE                                         r  ssc1/bcd_out_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.031    15.272    ssc1/bcd_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 gen_debounce[13].u_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/bcd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 1.324ns (17.811%)  route 6.110ns (82.189%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.628     5.231    gen_debounce[13].u_debounce/CLK
    SLICE_X32Y70         FDCE                                         r  gen_debounce[13].u_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  gen_debounce[13].u_debounce/btn_state_reg/Q
                         net (fo=36, routed)          1.382     7.069    gen_debounce[9].u_debounce/p_0_in[1]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.193 r  gen_debounce[9].u_debounce/bcd_out[3]_i_48/O
                         net (fo=8, routed)           1.001     8.194    gen_debounce[9].u_debounce/btn_state_reg_12
    SLICE_X7Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.318 r  gen_debounce[9].u_debounce/bcd_out[3]_i_51/O
                         net (fo=9, routed)           0.769     9.087    gen_debounce[9].u_debounce/bcd_out[3]_i_51_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I1_O)        0.124     9.211 r  gen_debounce[9].u_debounce/bcd_out[3]_i_41/O
                         net (fo=5, routed)           0.829    10.040    gen_debounce[9].u_debounce/bcd_out[3]_i_41_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.124    10.164 r  gen_debounce[9].u_debounce/bcd_out[3]_i_34/O
                         net (fo=7, routed)           0.783    10.947    gen_debounce[9].u_debounce/bcd_out[3]_i_34_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I4_O)        0.124    11.071 r  gen_debounce[9].u_debounce/bcd_out[3]_i_17/O
                         net (fo=4, routed)           0.539    11.610    gen_debounce[12].u_debounce/bcd_out_reg[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.124    11.734 r  gen_debounce[12].u_debounce/bcd_out[3]_i_4/O
                         net (fo=1, routed)           0.806    12.540    ssc1/bcd_out_reg[3]_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124    12.664 r  ssc1/bcd_out[3]_i_2/O
                         net (fo=1, routed)           0.000    12.664    ssc1/bcd_out[3]_i_2_n_0
    SLICE_X3Y67          FDRE                                         r  ssc1/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.597    15.020    ssc1/CLK
    SLICE_X3Y67          FDRE                                         r  ssc1/bcd_out_reg[3]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.029    15.272    ssc1/bcd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 gen_debounce[13].u_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/bcd_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 1.324ns (17.787%)  route 6.119ns (82.213%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.628     5.231    gen_debounce[13].u_debounce/CLK
    SLICE_X32Y70         FDCE                                         r  gen_debounce[13].u_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  gen_debounce[13].u_debounce/btn_state_reg/Q
                         net (fo=36, routed)          1.382     7.069    gen_debounce[9].u_debounce/p_0_in[1]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.193 r  gen_debounce[9].u_debounce/bcd_out[3]_i_48/O
                         net (fo=8, routed)           1.001     8.194    gen_debounce[9].u_debounce/btn_state_reg_12
    SLICE_X7Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.318 r  gen_debounce[9].u_debounce/bcd_out[3]_i_51/O
                         net (fo=9, routed)           0.769     9.087    gen_debounce[9].u_debounce/bcd_out[3]_i_51_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I1_O)        0.124     9.211 r  gen_debounce[9].u_debounce/bcd_out[3]_i_41/O
                         net (fo=5, routed)           0.829    10.040    gen_debounce[9].u_debounce/bcd_out[3]_i_41_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.124    10.164 r  gen_debounce[9].u_debounce/bcd_out[3]_i_34/O
                         net (fo=7, routed)           0.783    10.947    gen_debounce[9].u_debounce/bcd_out[3]_i_34_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I4_O)        0.124    11.071 r  gen_debounce[9].u_debounce/bcd_out[3]_i_17/O
                         net (fo=4, routed)           0.626    11.697    gen_debounce[12].u_debounce/bcd_out_reg[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124    11.821 r  gen_debounce[12].u_debounce/bcd_out[2]_i_3/O
                         net (fo=1, routed)           0.729    12.550    gen_debounce[10].u_debounce/bcd_out_reg[2]
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.124    12.674 r  gen_debounce[10].u_debounce/bcd_out[2]_i_1/O
                         net (fo=1, routed)           0.000    12.674    ssc1/D[0]
    SLICE_X2Y68          FDRE                                         r  ssc1/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.595    15.018    ssc1/CLK
    SLICE_X2Y68          FDRE                                         r  ssc1/bcd_out_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)        0.077    15.318    ssc1/bcd_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -12.674    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 gen_debounce[15].u_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/refresh_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 2.217ns (37.604%)  route 3.679ns (62.396%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.723     5.326    gen_debounce[15].u_debounce/CLK
    SLICE_X3Y59          FDCE                                         r  gen_debounce[15].u_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  gen_debounce[15].u_debounce/btn_state_reg/Q
                         net (fo=46, routed)          0.486     6.267    gen_debounce[15].u_debounce/count_max_cur0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     6.965 r  gen_debounce[15].u_debounce/tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.809     7.774    ssc1/tick0[2]
    SLICE_X1Y58          LUT4 (Prop_lut4_I2_O)        0.310     8.084 r  ssc1/tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.084    ssc1/tick_carry_i_5_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  ssc1/tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.485    ssc1/tick_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  ssc1/tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    ssc1/tick_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  ssc1/tick_carry__1/CO[3]
                         net (fo=4, routed)           0.913     9.626    ssc1/tick
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.124     9.750 r  ssc1/bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.471    11.221    ssc1/bcd_out[3]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  ssc1/refresh_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.602    15.025    ssc1/CLK
    SLICE_X0Y61          FDRE                                         r  ssc1/refresh_counter_reg[16]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.835    ssc1/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 gen_debounce[15].u_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/refresh_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 2.217ns (37.604%)  route 3.679ns (62.396%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.723     5.326    gen_debounce[15].u_debounce/CLK
    SLICE_X3Y59          FDCE                                         r  gen_debounce[15].u_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  gen_debounce[15].u_debounce/btn_state_reg/Q
                         net (fo=46, routed)          0.486     6.267    gen_debounce[15].u_debounce/count_max_cur0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     6.965 r  gen_debounce[15].u_debounce/tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.809     7.774    ssc1/tick0[2]
    SLICE_X1Y58          LUT4 (Prop_lut4_I2_O)        0.310     8.084 r  ssc1/tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.084    ssc1/tick_carry_i_5_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  ssc1/tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.485    ssc1/tick_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  ssc1/tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    ssc1/tick_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  ssc1/tick_carry__1/CO[3]
                         net (fo=4, routed)           0.913     9.626    ssc1/tick
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.124     9.750 r  ssc1/bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.471    11.221    ssc1/bcd_out[3]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  ssc1/refresh_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.602    15.025    ssc1/CLK
    SLICE_X0Y61          FDRE                                         r  ssc1/refresh_counter_reg[17]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.835    ssc1/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 gen_debounce[15].u_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/refresh_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 2.217ns (37.604%)  route 3.679ns (62.396%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.723     5.326    gen_debounce[15].u_debounce/CLK
    SLICE_X3Y59          FDCE                                         r  gen_debounce[15].u_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  gen_debounce[15].u_debounce/btn_state_reg/Q
                         net (fo=46, routed)          0.486     6.267    gen_debounce[15].u_debounce/count_max_cur0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     6.965 r  gen_debounce[15].u_debounce/tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.809     7.774    ssc1/tick0[2]
    SLICE_X1Y58          LUT4 (Prop_lut4_I2_O)        0.310     8.084 r  ssc1/tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.084    ssc1/tick_carry_i_5_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  ssc1/tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.485    ssc1/tick_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  ssc1/tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    ssc1/tick_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  ssc1/tick_carry__1/CO[3]
                         net (fo=4, routed)           0.913     9.626    ssc1/tick
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.124     9.750 r  ssc1/bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.471    11.221    ssc1/bcd_out[3]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  ssc1/refresh_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.602    15.025    ssc1/CLK
    SLICE_X0Y61          FDRE                                         r  ssc1/refresh_counter_reg[18]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.835    ssc1/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 gen_debounce[15].u_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/refresh_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 2.217ns (37.604%)  route 3.679ns (62.396%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.723     5.326    gen_debounce[15].u_debounce/CLK
    SLICE_X3Y59          FDCE                                         r  gen_debounce[15].u_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  gen_debounce[15].u_debounce/btn_state_reg/Q
                         net (fo=46, routed)          0.486     6.267    gen_debounce[15].u_debounce/count_max_cur0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     6.965 r  gen_debounce[15].u_debounce/tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.809     7.774    ssc1/tick0[2]
    SLICE_X1Y58          LUT4 (Prop_lut4_I2_O)        0.310     8.084 r  ssc1/tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.084    ssc1/tick_carry_i_5_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  ssc1/tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.485    ssc1/tick_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  ssc1/tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    ssc1/tick_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  ssc1/tick_carry__1/CO[3]
                         net (fo=4, routed)           0.913     9.626    ssc1/tick
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.124     9.750 r  ssc1/bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.471    11.221    ssc1/bcd_out[3]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  ssc1/refresh_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.602    15.025    ssc1/CLK
    SLICE_X0Y61          FDRE                                         r  ssc1/refresh_counter_reg[19]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.835    ssc1/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 gen_debounce[15].u_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/refresh_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 2.217ns (38.354%)  route 3.563ns (61.646%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.723     5.326    gen_debounce[15].u_debounce/CLK
    SLICE_X3Y59          FDCE                                         r  gen_debounce[15].u_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  gen_debounce[15].u_debounce/btn_state_reg/Q
                         net (fo=46, routed)          0.486     6.267    gen_debounce[15].u_debounce/count_max_cur0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     6.965 r  gen_debounce[15].u_debounce/tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.809     7.774    ssc1/tick0[2]
    SLICE_X1Y58          LUT4 (Prop_lut4_I2_O)        0.310     8.084 r  ssc1/tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.084    ssc1/tick_carry_i_5_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  ssc1/tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.485    ssc1/tick_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  ssc1/tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    ssc1/tick_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  ssc1/tick_carry__1/CO[3]
                         net (fo=4, routed)           0.913     9.626    ssc1/tick
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.124     9.750 r  ssc1/bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.356    11.106    ssc1/bcd_out[3]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  ssc1/refresh_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.603    15.026    ssc1/CLK
    SLICE_X0Y60          FDRE                                         r  ssc1/refresh_counter_reg[12]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y60          FDRE (Setup_fdre_C_R)       -0.429    14.836    ssc1/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 gen_debounce[15].u_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc1/refresh_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 2.217ns (38.354%)  route 3.563ns (61.646%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.723     5.326    gen_debounce[15].u_debounce/CLK
    SLICE_X3Y59          FDCE                                         r  gen_debounce[15].u_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  gen_debounce[15].u_debounce/btn_state_reg/Q
                         net (fo=46, routed)          0.486     6.267    gen_debounce[15].u_debounce/count_max_cur0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.698     6.965 r  gen_debounce[15].u_debounce/tick_carry_i_9/CO[2]
                         net (fo=2, routed)           0.809     7.774    ssc1/tick0[2]
    SLICE_X1Y58          LUT4 (Prop_lut4_I2_O)        0.310     8.084 r  ssc1/tick_carry_i_5/O
                         net (fo=1, routed)           0.000     8.084    ssc1/tick_carry_i_5_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.485 r  ssc1/tick_carry/CO[3]
                         net (fo=1, routed)           0.000     8.485    ssc1/tick_carry_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  ssc1/tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    ssc1/tick_carry__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  ssc1/tick_carry__1/CO[3]
                         net (fo=4, routed)           0.913     9.626    ssc1/tick
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.124     9.750 r  ssc1/bcd_out[3]_i_1/O
                         net (fo=28, routed)          1.356    11.106    ssc1/bcd_out[3]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  ssc1/refresh_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.603    15.026    ssc1/CLK
    SLICE_X0Y60          FDRE                                         r  ssc1/refresh_counter_reg[13]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y60          FDRE (Setup_fdre_C_R)       -0.429    14.836    ssc1/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  3.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 gen_debounce[11].u_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce[11].u_debounce/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.078%)  route 0.073ns (25.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.572     1.491    gen_debounce[11].u_debounce/CLK
    SLICE_X14Y62         FDCE                                         r  gen_debounce[11].u_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  gen_debounce[11].u_debounce/btn_sync_1_reg/Q
                         net (fo=23, routed)          0.073     1.728    gen_debounce[11].u_debounce/btn_sync_1_reg_n_0
    SLICE_X15Y62         LUT4 (Prop_lut4_I2_O)        0.045     1.773 r  gen_debounce[11].u_debounce/counter[0]_i_1__10/O
                         net (fo=1, routed)           0.000     1.773    gen_debounce[11].u_debounce/counter[0]_i_1__10_n_0
    SLICE_X15Y62         FDCE                                         r  gen_debounce[11].u_debounce/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.842     2.007    gen_debounce[11].u_debounce/CLK
    SLICE_X15Y62         FDCE                                         r  gen_debounce[11].u_debounce/counter_reg[0]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X15Y62         FDCE (Hold_fdce_C_D)         0.092     1.596    gen_debounce[11].u_debounce/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gen_debounce[5].u_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce[5].u_debounce/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.957%)  route 0.121ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.590     1.509    gen_debounce[5].u_debounce/CLK
    SLICE_X4Y75          FDCE                                         r  gen_debounce[5].u_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  gen_debounce[5].u_debounce/btn_sync_1_reg/Q
                         net (fo=23, routed)          0.121     1.771    gen_debounce[5].u_debounce/btn_sync_1_reg_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.048     1.819 r  gen_debounce[5].u_debounce/counter[21]_i_1__4/O
                         net (fo=1, routed)           0.000     1.819    gen_debounce[5].u_debounce/counter[21]_i_1__4_n_0
    SLICE_X5Y75          FDCE                                         r  gen_debounce[5].u_debounce/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.858     2.023    gen_debounce[5].u_debounce/CLK
    SLICE_X5Y75          FDCE                                         r  gen_debounce[5].u_debounce/counter_reg[21]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.107     1.629    gen_debounce[5].u_debounce/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gen_debounce[5].u_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce[5].u_debounce/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.190ns (60.887%)  route 0.122ns (39.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.590     1.509    gen_debounce[5].u_debounce/CLK
    SLICE_X4Y75          FDCE                                         r  gen_debounce[5].u_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  gen_debounce[5].u_debounce/btn_sync_1_reg/Q
                         net (fo=23, routed)          0.122     1.772    gen_debounce[5].u_debounce/btn_sync_1_reg_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.049     1.821 r  gen_debounce[5].u_debounce/counter[20]_i_1__4/O
                         net (fo=1, routed)           0.000     1.821    gen_debounce[5].u_debounce/counter[20]_i_1__4_n_0
    SLICE_X5Y75          FDCE                                         r  gen_debounce[5].u_debounce/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.858     2.023    gen_debounce[5].u_debounce/CLK
    SLICE_X5Y75          FDCE                                         r  gen_debounce[5].u_debounce/counter_reg[20]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.107     1.629    gen_debounce[5].u_debounce/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gen_debounce[5].u_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce[5].u_debounce/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.590     1.509    gen_debounce[5].u_debounce/CLK
    SLICE_X4Y75          FDCE                                         r  gen_debounce[5].u_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  gen_debounce[5].u_debounce/btn_sync_1_reg/Q
                         net (fo=23, routed)          0.121     1.771    gen_debounce[5].u_debounce/btn_sync_1_reg_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.045     1.816 r  gen_debounce[5].u_debounce/counter[18]_i_1__4/O
                         net (fo=1, routed)           0.000     1.816    gen_debounce[5].u_debounce/counter[18]_i_1__4_n_0
    SLICE_X5Y75          FDCE                                         r  gen_debounce[5].u_debounce/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.858     2.023    gen_debounce[5].u_debounce/CLK
    SLICE_X5Y75          FDCE                                         r  gen_debounce[5].u_debounce/counter_reg[18]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.091     1.613    gen_debounce[5].u_debounce/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gen_debounce[5].u_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce[5].u_debounce/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.590     1.509    gen_debounce[5].u_debounce/CLK
    SLICE_X4Y75          FDCE                                         r  gen_debounce[5].u_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  gen_debounce[5].u_debounce/btn_sync_1_reg/Q
                         net (fo=23, routed)          0.122     1.772    gen_debounce[5].u_debounce/btn_sync_1_reg_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I2_O)        0.045     1.817 r  gen_debounce[5].u_debounce/counter[19]_i_1__4/O
                         net (fo=1, routed)           0.000     1.817    gen_debounce[5].u_debounce/counter[19]_i_1__4_n_0
    SLICE_X5Y75          FDCE                                         r  gen_debounce[5].u_debounce/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.858     2.023    gen_debounce[5].u_debounce/CLK
    SLICE_X5Y75          FDCE                                         r  gen_debounce[5].u_debounce/counter_reg[19]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.092     1.614    gen_debounce[5].u_debounce/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 gen_debounce[13].u_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce[13].u_debounce/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.848%)  route 0.125ns (40.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.562     1.481    gen_debounce[13].u_debounce/CLK
    SLICE_X31Y70         FDCE                                         r  gen_debounce[13].u_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  gen_debounce[13].u_debounce/btn_sync_1_reg/Q
                         net (fo=23, routed)          0.125     1.747    gen_debounce[13].u_debounce/btn_sync_1_reg_n_0
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.045     1.792 r  gen_debounce[13].u_debounce/counter[0]_i_1__12/O
                         net (fo=1, routed)           0.000     1.792    gen_debounce[13].u_debounce/counter[0]_i_1__12_n_0
    SLICE_X32Y70         FDCE                                         r  gen_debounce[13].u_debounce/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.831     1.996    gen_debounce[13].u_debounce/CLK
    SLICE_X32Y70         FDCE                                         r  gen_debounce[13].u_debounce/counter_reg[0]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X32Y70         FDCE (Hold_fdce_C_D)         0.092     1.587    gen_debounce[13].u_debounce/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 gen_debounce[14].u_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce[14].u_debounce/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.190ns (50.633%)  route 0.185ns (49.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.567     1.486    gen_debounce[14].u_debounce/CLK
    SLICE_X13Y69         FDCE                                         r  gen_debounce[14].u_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  gen_debounce[14].u_debounce/btn_sync_1_reg/Q
                         net (fo=23, routed)          0.185     1.813    gen_debounce[14].u_debounce/btn_sync_1_reg_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.049     1.862 r  gen_debounce[14].u_debounce/counter[3]_i_1__13/O
                         net (fo=1, routed)           0.000     1.862    gen_debounce[14].u_debounce/counter[3]_i_1__13_n_0
    SLICE_X14Y69         FDCE                                         r  gen_debounce[14].u_debounce/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.836     2.001    gen_debounce[14].u_debounce/CLK
    SLICE_X14Y69         FDCE                                         r  gen_debounce[14].u_debounce/counter_reg[3]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X14Y69         FDCE (Hold_fdce_C_D)         0.131     1.631    gen_debounce[14].u_debounce/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 gen_debounce[1].u_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce[1].u_debounce/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.643%)  route 0.163ns (46.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.599     1.518    gen_debounce[1].u_debounce/CLK
    SLICE_X4Y63          FDCE                                         r  gen_debounce[1].u_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  gen_debounce[1].u_debounce/btn_sync_1_reg/Q
                         net (fo=23, routed)          0.163     1.823    gen_debounce[1].u_debounce/btn_sync_1_reg_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I2_O)        0.048     1.871 r  gen_debounce[1].u_debounce/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    gen_debounce[1].u_debounce/counter[16]_i_1__0_n_0
    SLICE_X7Y64          FDCE                                         r  gen_debounce[1].u_debounce/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.869     2.034    gen_debounce[1].u_debounce/CLK
    SLICE_X7Y64          FDCE                                         r  gen_debounce[1].u_debounce/counter_reg[16]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y64          FDCE (Hold_fdce_C_D)         0.107     1.640    gen_debounce[1].u_debounce/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gen_debounce[14].u_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce[14].u_debounce/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.233%)  route 0.187ns (49.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.567     1.486    gen_debounce[14].u_debounce/CLK
    SLICE_X13Y69         FDCE                                         r  gen_debounce[14].u_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  gen_debounce[14].u_debounce/btn_sync_1_reg/Q
                         net (fo=23, routed)          0.187     1.815    gen_debounce[14].u_debounce/btn_sync_1_reg_n_0
    SLICE_X14Y70         LUT4 (Prop_lut4_I2_O)        0.048     1.863 r  gen_debounce[14].u_debounce/counter[8]_i_1__13/O
                         net (fo=1, routed)           0.000     1.863    gen_debounce[14].u_debounce/counter[8]_i_1__13_n_0
    SLICE_X14Y70         FDCE                                         r  gen_debounce[14].u_debounce/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.835     2.000    gen_debounce[14].u_debounce/CLK
    SLICE_X14Y70         FDCE                                         r  gen_debounce[14].u_debounce/counter_reg[8]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X14Y70         FDCE (Hold_fdce_C_D)         0.131     1.630    gen_debounce[14].u_debounce/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 gen_debounce[14].u_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debounce[14].u_debounce/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.101%)  route 0.185ns (49.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.567     1.486    gen_debounce[14].u_debounce/CLK
    SLICE_X13Y69         FDCE                                         r  gen_debounce[14].u_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  gen_debounce[14].u_debounce/btn_sync_1_reg/Q
                         net (fo=23, routed)          0.185     1.813    gen_debounce[14].u_debounce/btn_sync_1_reg_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I2_O)        0.045     1.858 r  gen_debounce[14].u_debounce/counter[2]_i_1__13/O
                         net (fo=1, routed)           0.000     1.858    gen_debounce[14].u_debounce/counter[2]_i_1__13_n_0
    SLICE_X14Y69         FDCE                                         r  gen_debounce[14].u_debounce/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.836     2.001    gen_debounce[14].u_debounce/CLK
    SLICE_X14Y69         FDCE                                         r  gen_debounce[14].u_debounce/counter_reg[2]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X14Y69         FDCE (Hold_fdce_C_D)         0.121     1.621    gen_debounce[14].u_debounce/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     gen_debounce[0].u_debounce/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     gen_debounce[0].u_debounce/btn_sync_0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     gen_debounce[0].u_debounce/btn_sync_1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y66    gen_debounce[10].u_debounce/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y69    gen_debounce[10].u_debounce/btn_sync_0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y69    gen_debounce[10].u_debounce/btn_sync_1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59     gen_debounce[15].u_debounce/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y60     gen_debounce[15].u_debounce/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y61     gen_debounce[15].u_debounce/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     gen_debounce[5].u_debounce/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     gen_debounce[5].u_debounce/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     gen_debounce[5].u_debounce/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     gen_debounce[5].u_debounce/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     gen_debounce[6].u_debounce/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     gen_debounce[6].u_debounce/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     gen_debounce[6].u_debounce/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     gen_debounce[6].u_debounce/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     gen_debounce[5].u_debounce/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     gen_debounce[5].u_debounce/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     gen_debounce[1].u_debounce/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     gen_debounce[1].u_debounce/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     gen_debounce[1].u_debounce/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     gen_debounce[1].u_debounce/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     gen_debounce[1].u_debounce/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     gen_debounce[2].u_debounce/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     gen_debounce[2].u_debounce/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     gen_debounce[2].u_debounce/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     gen_debounce[2].u_debounce/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     gen_debounce[2].u_debounce/counter_reg[21]/C



