
---------- Begin Simulation Statistics ----------
final_tick                               1147558809030                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118464                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383464                       # Number of bytes of host memory used
host_op_rate                                   137897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20009.25                       # Real time elapsed on the host
host_tick_rate                                8808753                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2370376534                       # Number of instructions simulated
sim_ops                                    2759225610                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.176257                       # Number of seconds simulated
sim_ticks                                176256569208                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1130775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2261541                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.243069                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        24024572                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     66287356                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       110091                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     57909145                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2401532                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2402192                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          660                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        70523096                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         3557684                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         107111589                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         96668124                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       109973                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           69091407                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26496798                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      5278604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6193302                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    370376533                       # Number of instructions committed
system.switch_cpus.commit.committedOps      432064127                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    421856965                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.024196                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.211539                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    299408872     70.97%     70.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     49312818     11.69%     82.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     17574345      4.17%     86.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8327031      1.97%     88.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6281978      1.49%     90.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      5142733      1.22%     91.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5381165      1.28%     92.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      3931225      0.93%     93.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26496798      6.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    421856965                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      3537699                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         395989366                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              90594060                       # Number of loads committed
system.switch_cpus.commit.membars             6451612                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    252373646     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     10050028      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     90594060     20.97%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     79046393     18.30%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    432064127                       # Class of committed instruction
system.switch_cpus.commit.refs              169640453                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          19685683                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           370376533                       # Number of Instructions Simulated
system.switch_cpus.committedOps             432064127                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.141211                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.141211                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     344952967                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           124                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     23720090                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      439836039                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         16830001                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          44194510                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         116496                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           463                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      16582082                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            70523096                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          46759168                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             375706456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              379122521                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          233228                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166848                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     46852958                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     29983788                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.896954                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    422676058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.047800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.417093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        339163058     80.24%     80.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         10857651      2.57%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          5967736      1.41%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8709015      2.06%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9793138      2.32%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4612176      1.09%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6284889      1.49%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4290023      1.01%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         32998372      7.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    422676058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       147305                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         69527004                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.054690                       # Inst execution rate
system.switch_cpus.iew.exec_refs            180931709                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           79668393                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21387995                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      92146915                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      5296974                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          901                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     80477083                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    438243656                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     101263316                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        94049                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     445793831                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         494687                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      31342653                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         116496                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      31911752                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      7791432                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11605                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      9688217                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1552848                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1430690                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        11605                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        14820                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       132485                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         393255665                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             435986932                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.595558                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         234206484                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.031488                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              436029339                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        531635233                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       304626086                       # number of integer regfile writes
system.switch_cpus.ipc                       0.876262                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.876262                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     254834136     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     10056824      2.26%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    101293089     22.72%     82.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     79703834     17.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      445887886                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            10680449                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023953                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          496698      4.65%      4.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          16642      0.16%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4905634     45.93%     50.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5261475     49.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      426930614                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1267054096                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    415987235                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    422422790                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          432946681                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         445887886                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      5296975                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6179507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4638                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18371                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5358525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    422676058                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.054916                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.876658                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    276840492     65.50%     65.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     46135347     10.92%     76.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     25752317      6.09%     82.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     19717725      4.66%     87.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18852935      4.46%     91.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     14073513      3.33%     94.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11081248      2.62%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4951911      1.17%     98.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5270570      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    422676058                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.054912                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       29637721                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     58082815                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     19999697                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     22011971                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      7533640                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8860834                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     92146915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     80477083                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       591803141                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       21114380                       # number of misc regfile writes
system.switch_cpus.numCycles                422677624                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       148510852                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     414468396                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3473132                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         23896246                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       20230962                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        258902                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     692173975                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      438779417                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    420789449                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          53073653                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10128451                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         116496                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      44954962                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6321010                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    525128638                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    152123847                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      6488358                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          92627328                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      5296976                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     13884377                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            833617479                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           877335110                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         13314613                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         6685582                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1130768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1130759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2261536                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1130761                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1130750                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       433603                       # Transaction distribution
system.membus.trans_dist::CleanEvict           697170                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1130750                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1712441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1679868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3392309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3392309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    100998912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     99240576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    200239488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               200239488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1130768                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1130768    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1130768                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3399347755                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3352451295                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10604232569                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1147558809030                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1130750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       867199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1827933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              18                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1130712                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3392190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3392304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    200233728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              200243456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1564402                       # Total snoops (count)
system.tol2bus.snoopTraffic                  55501184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2695170                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419552                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493487                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1564407     58.04%     58.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1130761     41.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2695170                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1666362024                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2357572050                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     73060992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          73063552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     27935360                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       27935360                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       570789                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             570809                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       218245                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            218245                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        14524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    414515001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            414529525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        14524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           14524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     158492589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           158492589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     158492589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        14524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    414515001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           573022115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    436490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1141578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000116652388                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        25093                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        25093                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1948975                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            412211                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     570809                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    218245                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1141618                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  436490                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           192530                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           115780                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            41304                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            67618                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            99700                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            69918                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            41568                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            53856                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            51556                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            26376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           25220                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           19484                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           41248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           44698                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          106512                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          144250                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            73344                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            74490                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             6876                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            29796                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            73287                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            36608                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6900                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           61804                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           73336                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.31                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.91                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 20834948028                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5708090000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            42240285528                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18250.37                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37000.37                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  839540                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 393355                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.54                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.12                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1141618                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              436490                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 481872                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 481914                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  88929                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  88891                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 16726                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 17191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 24466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 24690                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 25096                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 25097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 25209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 25227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 25114                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 25111                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 25480                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 25469                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 25239                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 25258                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 25118                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 25095                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 25093                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 25093                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   697                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       345178                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   292.591903                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   218.256243                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   268.557559                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1856      0.54%      0.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       190209     55.10%     55.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        65470     18.97%     74.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        30275      8.77%     83.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        12932      3.75%     87.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6421      1.86%     88.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         6086      1.76%     90.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4706      1.36%     92.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        27223      7.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       345178                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        25093                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.493325                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    44.021725                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.597964                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19            2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          335      1.34%      1.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          552      2.20%      3.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          862      3.44%      6.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         1671      6.66%     13.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         4788     19.08%     32.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3532     14.08%     46.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3988     15.89%     62.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2137      8.52%     71.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1268      5.05%     76.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1794      7.15%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1576      6.28%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1157      4.61%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1262      5.03%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          166      0.66%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        25093                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        25093                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.393656                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.365782                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.974149                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            7831     31.21%     31.21% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             440      1.75%     32.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           16128     64.27%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             501      2.00%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             193      0.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        25093                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              73063552                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               27933376                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               73063552                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            27935360                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      414.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      158.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   414.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   158.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.48                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.24                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 176255615529                       # Total gap between requests
system.mem_ctrls0.avgGap                    223375.86                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     73060992                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     27933376                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 14524.281344537856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 414515001.218370914459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 158481332.783891201019                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1141578                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       436490                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1429422                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  42238856106                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4178931401495                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35735.55                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37000.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9573945.34                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1021584060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           542977215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3279716160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         741542760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    13912991040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     65721143640                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     12338297280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       97558252155                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       553.501368                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  31451219446                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5885360000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 138919989762                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1443015420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           766973295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4871436360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1536773220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    13912991040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     72281148810                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      6814179840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      101626517985                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       576.582867                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  17038169561                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5885360000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 153333039647                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     71672448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          71674752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     27565824                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       27565824                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       559941                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             559959                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       215358                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            215358                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        13072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    406637031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            406650103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        13072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           13072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     156396009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           156396009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     156396009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        13072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    406637031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           563046112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    430716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1119882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000129582724                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        24799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        24799                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1915462                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            406374                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     559959                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    215358                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1119918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  430716                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           184498                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           108920                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            30934                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            87076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            96270                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            66462                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            25674                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            32076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            36680                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            27500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           52738                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           41252                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           44684                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           40092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          101952                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          143110                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            73344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            73362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             5730                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            30942                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            73291                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            35464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            3432                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           61800                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           73326                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.22                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.44                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 20252411554                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5599590000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            41250874054                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18083.83                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36833.83                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  833224                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 389040                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.40                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.32                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1119918                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              430716                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 484242                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 484257                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  75710                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  75696                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 14506                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 16015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 23733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 24745                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 24847                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 24842                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 24955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 24960                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 25016                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 25139                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 25143                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 25044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 24865                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 24879                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 24962                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 24924                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 24807                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 24802                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       328335                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   302.244866                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   223.997501                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   274.865125                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2395      0.73%      0.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       175697     53.51%     54.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        59107     18.00%     72.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        34329     10.46%     82.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         9976      3.04%     85.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         8776      2.67%     88.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5370      1.64%     90.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5036      1.53%     91.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        27649      8.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       328335                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        24799                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.158273                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.946869                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.744392                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          247      1.00%      1.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          215      0.87%      1.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          633      2.55%      4.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2145      8.65%     13.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         4470     18.02%     31.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         5410     21.82%     52.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3171     12.79%     65.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2469      9.96%     75.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1406      5.67%     81.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1569      6.33%     87.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          721      2.91%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1552      6.26%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          271      1.09%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          316      1.27%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          181      0.73%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           21      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        24799                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        24799                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.367273                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.332026                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.105764                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            8676     34.99%     34.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1122      4.52%     39.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           12928     52.13%     91.64% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1470      5.93%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             499      2.01%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             101      0.41%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        24799                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              71674752                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               27564224                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               71674752                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            27565824                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      406.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      156.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   406.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   156.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.40                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.18                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 176255405778                       # Total gap between requests
system.mem_ctrls1.avgGap                    227333.34                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     71672448                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     27564224                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 13071.853210084071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 406637031.017093598843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 156386931.414008855820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1119882                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       430716                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1772144                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  41249101910                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4156952528678                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     49226.22                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36833.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9651260.99                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1052000460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           559136325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3484377120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         723272760                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    13912991040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     67357594260                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     10960325280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       98049697245                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       556.289605                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  27879777972                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5885360000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 142491431236                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1292382840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           686895000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4511837400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1524934260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    13912991040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     71515103580                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      7459221600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      100903365720                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       572.480028                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  18766653352                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5885360000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 151604555856                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1130730                       # number of demand (read+write) misses
system.l2.demand_misses::total                1130768                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1130730                       # number of overall misses
system.l2.overall_misses::total               1130768                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3595374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  99586719858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      99590315232                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3595374                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  99586719858                       # number of overall miss cycles
system.l2.overall_miss_latency::total     99590315232                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1130730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1130768                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1130730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1130768                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94615.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88072.943902                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88073.163754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94615.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88072.943902                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88073.163754                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              433603                       # number of writebacks
system.l2.writebacks::total                    433603                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1130730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1130768                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1130730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1130768                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3271602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  89925533110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  89928804712                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3271602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  89925533110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  89928804712                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 86094.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79528.740822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79528.961478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 86094.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79528.740822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79528.961478                       # average overall mshr miss latency
system.l2.replacements                        1564402                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       433596                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           433596                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       433596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       433596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       697132                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        697132                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1428642                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1428642                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        79369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        79369                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1274491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1274491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70805.055556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70805.055556                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3595374                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3595374                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94615.105263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94615.105263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3271602                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3271602                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 86094.789474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86094.789474                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      1130712                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1130712                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  99585291216                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  99585291216                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1130712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1130712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88073.082461                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88073.082461                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1130712                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1130712                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  89924258619                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  89924258619                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79528.879696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79528.879696                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     1564466                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1564466                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.013362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    45.985336                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.281459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.718521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37748946                       # Number of tag accesses
system.l2.tags.data_accesses                 37748946                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971302239822                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   176256569208                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     46759111                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2048858788                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099677                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     46759111                       # number of overall hits
system.cpu.icache.overall_hits::total      2048858788                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          808                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total           865                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5080728                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5080728                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5080728                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5080728                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     46759168                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2048859653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     46759168                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2048859653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89135.578947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5873.673988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89135.578947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5873.673988                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          278                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          222                       # number of writebacks
system.cpu.icache.writebacks::total               222                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3643329                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3643329                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3643329                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3643329                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 95877.078947                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95877.078947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 95877.078947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95877.078947                       # average overall mshr miss latency
system.cpu.icache.replacements                    222                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     46759111                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2048858788                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           865                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5080728                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5080728                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     46759168                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2048859653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89135.578947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5873.673988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3643329                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3643329                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 95877.078947                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95877.078947                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.505396                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2048859634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2421819.898345                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.944542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.560854                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.008912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999207                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79905527313                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79905527313                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820174210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    151164748                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        971338958                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820174210                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    151164748                       # number of overall hits
system.cpu.dcache.overall_hits::total       971338958                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9039363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2412805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11452168                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9039363                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2412805                       # number of overall misses
system.cpu.dcache.overall_misses::total      11452168                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 162865470726                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162865470726                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 162865470726                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162865470726                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829213573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    153577553                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    982791126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829213573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    153577553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    982791126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011653                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67500.469672                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14221.365834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67500.469672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14221.365834                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8286                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                87                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    95.241379                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6344628                       # number of writebacks
system.cpu.dcache.writebacks::total           6344628                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1282093                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1282093                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1282093                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1282093                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1130712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1130712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1130712                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1130712                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 101010477537                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 101010477537                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 101010477537                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 101010477537                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007362                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001151                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007362                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001151                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89333.515110                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89333.515110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89333.515110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89333.515110                       # average overall mshr miss latency
system.cpu.dcache.replacements               10171448                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429273055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     77397022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       506670077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5066664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2412733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7479397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 162859325397                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 162859325397                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434339719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     79809755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    514149474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67499.936958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21774.392427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1282039                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1282039                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1130694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1130694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 101009026377                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101009026377                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89333.653824                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89333.653824                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390901155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     73767726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      464668881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3972699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           72                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3972771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      6145329                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6145329                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394873854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     73767798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    468641652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85351.791667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.546862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1451160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1451160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        80620                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        80620                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24189075                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5278600                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     29467675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1611                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1629                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1565001                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1565001                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24190686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5278618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     29469304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000067                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 86944.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total   960.712707                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1549989                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1549989                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 86110.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 86110.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24190686                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5278595                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     29469281                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24190686                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5278595                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     29469281                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1147558809030                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998814                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1040447618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10171704                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.288429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   224.975248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    31.023566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.878810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.121186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33345522456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33345522456                       # Number of data accesses

---------- End Simulation Statistics   ----------
