Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2166c27af0bb4e038b6b997386d763a3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_func_impl xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101000101...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture structure of entity xil_defaultlib.design_1_PC_0_1_PC [design_1_pc_0_1_pc_default]
Compiling architecture structure of entity xil_defaultlib.design_1_PC_0_1 [design_1_pc_0_1_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_generic_cstr [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_top [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6 [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0 [design_1_blk_mem_gen_0_0_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=8.0,...]
Compiling architecture structure of entity xil_defaultlib.design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz [design_1_clk_wiz_0_0_design_1_cl...]
Compiling architecture structure of entity xil_defaultlib.design_1_clk_wiz_0_0 [design_1_clk_wiz_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture arch_tb of entity xil_defaultlib.tb
Built simulation snapshot TB_func_impl
