
# Generate C++ simulator
simulator: FORCE
	sbt "run --Wall --backend c --debug --assert --vcd --targetDir generated_cpp"
	g++ -Os -std=c++11 -o simulator src/main/cpp/simmain.cpp generated_cpp/Testbench.cpp -Igenerated_cpp

run: simulator
	./simulator
	convert -depth 8 -size 64x64 rgba:memory.bin output.png

# Generate verilog sources
verilog:
	sbt "run --Wall --backend v --assert --targetDir generated_verilog --noInlineMem"

clean:
	rm -rf generated_cpp
	rm -rf generated_verilog
	sbt clean
	rm simulator

FORCE: