$date
	Tue May 24 17:19:48 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BitSampleCounter_tb $end
$var wire 1 ! rst $end
$var wire 1 " idEnable $end
$var wire 1 # dataOut $end
$var reg 1 $ clk $end
$var reg 1 % dataIn $end
$var reg 4 & enable [3:0] $end
$scope module bsc $end
$var wire 1 $ clk $end
$var wire 1 % dataIn $end
$var wire 1 # dataOut $end
$var wire 4 ' enable [3:0] $end
$var wire 1 " idEnable $end
$var wire 1 ! rst $end
$var reg 3 ( count [2:0] $end
$var reg 1 ) data $end
$var reg 1 * id $end
$var reg 1 + startFlag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
1*
x)
b0 (
b0 '
b0 &
0%
1$
x#
1"
z!
$end
#1
0$
#2
b1 &
b1 '
1+
1$
#3
0$
#4
0#
0)
b1 (
b100 &
b100 '
1$
#5
0$
#6
1%
b111 &
b111 '
b10 (
1$
#7
0$
#8
1#
1)
b11 (
0%
b1 &
b1 '
1$
#9
0$
#10
1%
b0 &
b0 '
0#
0)
b100 (
1$
#11
0$
#12
1#
1)
b101 (
1$
#13
0$
#14
b110 (
1$
#15
0$
#16
b111 (
1$
