blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ram_win_coe.v,verilog,xil_defaultlib,../../../../DigitalRX.gen/sources_1/ip/ram_win_coe/sim/ram_win_coe.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
