// Seed: 3200073720
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wire id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri id_5,
    input tri0 id_6,
    output wire id_7,
    input supply0 id_8,
    output wor id_9,
    output supply0 id_10,
    input wire id_11,
    input wand id_12,
    output tri id_13,
    input supply0 id_14
);
  assign id_10 = id_0;
  assign module_1.id_1 = 0;
  wire id_16;
  tri1 id_17 = 1'b0;
endmodule
module module_1 (
    input  wor   id_0,
    output tri1  id_1,
    input  uwire id_2,
    input  tri   id_3
);
  assign id_1 = 1'b0 + 1;
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_1,
      id_3
  );
endmodule
